Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Feb  4 12:59:48 2019
| Host         : W0D9A8A70C19943 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MasterComponent_timing_summary_routed.rpt -pb MasterComponent_timing_summary_routed.pb -rpx MasterComponent_timing_summary_routed.rpx -warn_on_violation
| Design       : MasterComponent
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 20 register/latch pins with no clock driven by root clock pin: inFast (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: compClock1Hz/clockOut_reg/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: compClock250Hz/clockOut_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 46 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.404        0.000                      0                  107        0.186        0.000                      0                  107        3.000        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)       Period(ns)      Frequency(MHz)
-----                           ------------       ----------      --------------
C100Mhz_pin                     {0.000 5.000}      10.000          100.000         
compClockManager/inst/in100MHz  {0.000 5.000}      10.000          100.000         
  clkfbout_ClockManager         {0.000 5.000}      10.000          100.000         
  out100MHz_ClockManager        {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
C100Mhz_pin                           5.603        0.000                      0                   15        0.186        0.000                      0                   15        4.500        0.000                       0                    16  
compClockManager/inst/in100MHz                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_ClockManager                                                                                                                                                           7.845        0.000                       0                     3  
  out100MHz_ClockManager              6.118        0.000                      0                   46        0.264        0.000                      0                   46        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              ----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**       C100Mhz_pin             out100MHz_ClockManager        1.404        0.000                      0                   46        2.684        0.000                      0                   46  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  C100Mhz_pin
  To Clock:  C100Mhz_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.603ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.603ns  (required time - arrival time)
  Source:                 compDebouncer/highCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/Output_reg/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (C100Mhz_pin rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        4.284ns  (logic 2.059ns (48.061%)  route 2.225ns (51.939%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.413     2.872    compDebouncer/inClock
    SLICE_X64Y12         FDRE                                         r  compDebouncer/highCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y12         FDRE (Prop_fdre_C_Q)         0.518     3.390 r  compDebouncer/highCount_reg[2]/Q
                         net (fo=3, routed)           0.422     3.812    compDebouncer/highCount[2]
    SLICE_X63Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.486 r  compDebouncer/highCount0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.486    compDebouncer/highCount0_carry_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.799 r  compDebouncer/highCount0_carry__0/O[3]
                         net (fo=2, routed)           0.830     5.629    compDebouncer/highCount0[8]
    SLICE_X62Y14         LUT6 (Prop_lut6_I2_O)        0.306     5.935 r  compDebouncer/Output_i_5/O
                         net (fo=1, routed)           0.667     6.602    compDebouncer/Output_i_5_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I0_O)        0.124     6.726 r  compDebouncer/Output_i_2/O
                         net (fo=1, routed)           0.306     7.032    compDebouncer/Output_i_2_n_0
    SLICE_X62Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.156 r  compDebouncer/Output_i_1/O
                         net (fo=1, routed)           0.000     7.156    compDebouncer/Output_i_1_n_0
    SLICE_X62Y12         FDRE                                         r  compDebouncer/Output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.255    12.643    compDebouncer/inClock
    SLICE_X62Y12         FDRE                                         r  compDebouncer/Output_reg/C
                         clock pessimism              0.122    12.766    
                         clock uncertainty           -0.035    12.730    
    SLICE_X62Y12         FDRE (Setup_fdre_C_D)        0.029    12.759    compDebouncer/Output_reg
  -------------------------------------------------------------------
                         required time                         12.759    
                         arrival time                          -7.156    
  -------------------------------------------------------------------
                         slack                                  5.603    

Slack (MET) :             6.842ns  (required time - arrival time)
  Source:                 compDebouncer/highCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (C100Mhz_pin rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        3.068ns  (logic 1.829ns (59.617%)  route 1.239ns (40.383%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns = ( 12.665 - 10.000 ) 
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.413     2.872    compDebouncer/inClock
    SLICE_X64Y12         FDRE                                         r  compDebouncer/highCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y12         FDRE (Prop_fdre_C_Q)         0.518     3.390 r  compDebouncer/highCount_reg[2]/Q
                         net (fo=3, routed)           0.422     3.812    compDebouncer/highCount[2]
    SLICE_X63Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.486 r  compDebouncer/highCount0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.486    compDebouncer/highCount0_carry_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.820 r  compDebouncer/highCount0_carry__0/O[1]
                         net (fo=2, routed)           0.816     5.637    compDebouncer/highCount0[6]
    SLICE_X62Y13         LUT4 (Prop_lut4_I0_O)        0.303     5.940 r  compDebouncer/highCount[6]_i_1/O
                         net (fo=1, routed)           0.000     5.940    compDebouncer/sel0[6]
    SLICE_X62Y13         FDRE                                         r  compDebouncer/highCount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.277    12.665    compDebouncer/inClock
    SLICE_X62Y13         FDRE                                         r  compDebouncer/highCount_reg[6]/C
                         clock pessimism              0.122    12.788    
                         clock uncertainty           -0.035    12.752    
    SLICE_X62Y13         FDRE (Setup_fdre_C_D)        0.029    12.781    compDebouncer/highCount_reg[6]
  -------------------------------------------------------------------
                         required time                         12.781    
                         arrival time                          -5.940    
  -------------------------------------------------------------------
                         slack                                  6.842    

Slack (MET) :             6.861ns  (required time - arrival time)
  Source:                 compDebouncer/highCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (C100Mhz_pin rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 1.953ns (64.029%)  route 1.097ns (35.971%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.621ns = ( 12.621 - 10.000 ) 
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.413     2.872    compDebouncer/inClock
    SLICE_X64Y12         FDRE                                         r  compDebouncer/highCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y12         FDRE (Prop_fdre_C_Q)         0.518     3.390 r  compDebouncer/highCount_reg[2]/Q
                         net (fo=3, routed)           0.422     3.812    compDebouncer/highCount[2]
    SLICE_X63Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.486 r  compDebouncer/highCount0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.486    compDebouncer/highCount0_carry_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.600 r  compDebouncer/highCount0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.600    compDebouncer/highCount0_carry__0_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.913 r  compDebouncer/highCount0_carry__1/O[3]
                         net (fo=2, routed)           0.675     5.588    compDebouncer/highCount0[12]
    SLICE_X62Y14         LUT4 (Prop_lut4_I0_O)        0.334     5.922 r  compDebouncer/highCount[12]_i_1/O
                         net (fo=1, routed)           0.000     5.922    compDebouncer/sel0[12]
    SLICE_X62Y14         FDRE                                         r  compDebouncer/highCount_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.233    12.621    compDebouncer/inClock
    SLICE_X62Y14         FDRE                                         r  compDebouncer/highCount_reg[12]/C
                         clock pessimism              0.122    12.743    
                         clock uncertainty           -0.035    12.708    
    SLICE_X62Y14         FDRE (Setup_fdre_C_D)        0.075    12.783    compDebouncer/highCount_reg[12]
  -------------------------------------------------------------------
                         required time                         12.783    
                         arrival time                          -5.922    
  -------------------------------------------------------------------
                         slack                                  6.861    

Slack (MET) :             6.872ns  (required time - arrival time)
  Source:                 compDebouncer/highCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (C100Mhz_pin rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        2.969ns  (logic 1.811ns (60.991%)  route 1.158ns (39.009%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.595ns = ( 12.595 - 10.000 ) 
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.413     2.872    compDebouncer/inClock
    SLICE_X64Y12         FDRE                                         r  compDebouncer/highCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y12         FDRE (Prop_fdre_C_Q)         0.518     3.390 r  compDebouncer/highCount_reg[2]/Q
                         net (fo=3, routed)           0.422     3.812    compDebouncer/highCount[2]
    SLICE_X63Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.486 r  compDebouncer/highCount0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.486    compDebouncer/highCount0_carry_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.799 r  compDebouncer/highCount0_carry__0/O[3]
                         net (fo=2, routed)           0.736     5.535    compDebouncer/highCount0[8]
    SLICE_X62Y15         LUT4 (Prop_lut4_I0_O)        0.306     5.841 r  compDebouncer/highCount[8]_i_1/O
                         net (fo=1, routed)           0.000     5.841    compDebouncer/sel0[8]
    SLICE_X62Y15         FDRE                                         r  compDebouncer/highCount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.207    12.595    compDebouncer/inClock
    SLICE_X62Y15         FDRE                                         r  compDebouncer/highCount_reg[8]/C
                         clock pessimism              0.122    12.718    
                         clock uncertainty           -0.035    12.682    
    SLICE_X62Y15         FDRE (Setup_fdre_C_D)        0.031    12.713    compDebouncer/highCount_reg[8]
  -------------------------------------------------------------------
                         required time                         12.713    
                         arrival time                          -5.841    
  -------------------------------------------------------------------
                         slack                                  6.872    

Slack (MET) :             6.996ns  (required time - arrival time)
  Source:                 compDebouncer/highCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (C100Mhz_pin rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 1.827ns (64.194%)  route 1.019ns (35.806%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.595ns = ( 12.595 - 10.000 ) 
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.413     2.872    compDebouncer/inClock
    SLICE_X64Y12         FDRE                                         r  compDebouncer/highCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y12         FDRE (Prop_fdre_C_Q)         0.518     3.390 r  compDebouncer/highCount_reg[2]/Q
                         net (fo=3, routed)           0.422     3.812    compDebouncer/highCount[2]
    SLICE_X63Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.486 r  compDebouncer/highCount0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.486    compDebouncer/highCount0_carry_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.600 r  compDebouncer/highCount0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.600    compDebouncer/highCount0_carry__0_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.822 r  compDebouncer/highCount0_carry__1/O[0]
                         net (fo=2, routed)           0.597     5.419    compDebouncer/highCount0[9]
    SLICE_X62Y15         LUT4 (Prop_lut4_I0_O)        0.299     5.718 r  compDebouncer/highCount[9]_i_1/O
                         net (fo=1, routed)           0.000     5.718    compDebouncer/sel0[9]
    SLICE_X62Y15         FDRE                                         r  compDebouncer/highCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.207    12.595    compDebouncer/inClock
    SLICE_X62Y15         FDRE                                         r  compDebouncer/highCount_reg[9]/C
                         clock pessimism              0.122    12.718    
                         clock uncertainty           -0.035    12.682    
    SLICE_X62Y15         FDRE (Setup_fdre_C_D)        0.031    12.713    compDebouncer/highCount_reg[9]
  -------------------------------------------------------------------
                         required time                         12.713    
                         arrival time                          -5.718    
  -------------------------------------------------------------------
                         slack                                  6.996    

Slack (MET) :             7.001ns  (required time - arrival time)
  Source:                 compDebouncer/highCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (C100Mhz_pin rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 1.588ns (54.958%)  route 1.302ns (45.042%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.413     2.872    compDebouncer/inClock
    SLICE_X64Y12         FDRE                                         r  compDebouncer/highCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y12         FDRE (Prop_fdre_C_Q)         0.518     3.390 r  compDebouncer/highCount_reg[2]/Q
                         net (fo=3, routed)           0.422     3.812    compDebouncer/highCount[2]
    SLICE_X63Y12         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     4.576 r  compDebouncer/highCount0_carry/O[3]
                         net (fo=2, routed)           0.879     5.455    compDebouncer/highCount0[4]
    SLICE_X62Y12         LUT4 (Prop_lut4_I0_O)        0.306     5.761 r  compDebouncer/highCount[4]_i_1/O
                         net (fo=1, routed)           0.000     5.761    compDebouncer/sel0[4]
    SLICE_X62Y12         FDRE                                         r  compDebouncer/highCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.255    12.643    compDebouncer/inClock
    SLICE_X62Y12         FDRE                                         r  compDebouncer/highCount_reg[4]/C
                         clock pessimism              0.122    12.766    
                         clock uncertainty           -0.035    12.730    
    SLICE_X62Y12         FDRE (Setup_fdre_C_D)        0.032    12.762    compDebouncer/highCount_reg[4]
  -------------------------------------------------------------------
                         required time                         12.762    
                         arrival time                          -5.761    
  -------------------------------------------------------------------
                         slack                                  7.001    

Slack (MET) :             7.140ns  (required time - arrival time)
  Source:                 compDebouncer/highCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (C100Mhz_pin rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 1.847ns (68.416%)  route 0.853ns (31.584%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.595ns = ( 12.595 - 10.000 ) 
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.413     2.872    compDebouncer/inClock
    SLICE_X64Y12         FDRE                                         r  compDebouncer/highCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y12         FDRE (Prop_fdre_C_Q)         0.518     3.390 r  compDebouncer/highCount_reg[2]/Q
                         net (fo=3, routed)           0.422     3.812    compDebouncer/highCount[2]
    SLICE_X63Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.486 r  compDebouncer/highCount0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.486    compDebouncer/highCount0_carry_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.600 r  compDebouncer/highCount0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.600    compDebouncer/highCount0_carry__0_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.839 r  compDebouncer/highCount0_carry__1/O[2]
                         net (fo=2, routed)           0.430     5.269    compDebouncer/highCount0[11]
    SLICE_X62Y15         LUT4 (Prop_lut4_I0_O)        0.302     5.571 r  compDebouncer/highCount[11]_i_1/O
                         net (fo=1, routed)           0.000     5.571    compDebouncer/sel0[11]
    SLICE_X62Y15         FDRE                                         r  compDebouncer/highCount_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.207    12.595    compDebouncer/inClock
    SLICE_X62Y15         FDRE                                         r  compDebouncer/highCount_reg[11]/C
                         clock pessimism              0.122    12.718    
                         clock uncertainty           -0.035    12.682    
    SLICE_X62Y15         FDRE (Setup_fdre_C_D)        0.029    12.711    compDebouncer/highCount_reg[11]
  -------------------------------------------------------------------
                         required time                         12.711    
                         arrival time                          -5.571    
  -------------------------------------------------------------------
                         slack                                  7.140    

Slack (MET) :             7.156ns  (required time - arrival time)
  Source:                 compDebouncer/highCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (C100Mhz_pin rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 1.943ns (72.330%)  route 0.743ns (27.670%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.595ns = ( 12.595 - 10.000 ) 
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.413     2.872    compDebouncer/inClock
    SLICE_X64Y12         FDRE                                         r  compDebouncer/highCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y12         FDRE (Prop_fdre_C_Q)         0.518     3.390 r  compDebouncer/highCount_reg[2]/Q
                         net (fo=3, routed)           0.422     3.812    compDebouncer/highCount[2]
    SLICE_X63Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.486 r  compDebouncer/highCount0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.486    compDebouncer/highCount0_carry_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.600 r  compDebouncer/highCount0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.600    compDebouncer/highCount0_carry__0_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.934 r  compDebouncer/highCount0_carry__1/O[1]
                         net (fo=2, routed)           0.321     5.255    compDebouncer/highCount0[10]
    SLICE_X62Y15         LUT4 (Prop_lut4_I0_O)        0.303     5.558 r  compDebouncer/highCount[10]_i_1/O
                         net (fo=1, routed)           0.000     5.558    compDebouncer/sel0[10]
    SLICE_X62Y15         FDRE                                         r  compDebouncer/highCount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.207    12.595    compDebouncer/inClock
    SLICE_X62Y15         FDRE                                         r  compDebouncer/highCount_reg[10]/C
                         clock pessimism              0.122    12.718    
                         clock uncertainty           -0.035    12.682    
    SLICE_X62Y15         FDRE (Setup_fdre_C_D)        0.032    12.714    compDebouncer/highCount_reg[10]
  -------------------------------------------------------------------
                         required time                         12.714    
                         arrival time                          -5.558    
  -------------------------------------------------------------------
                         slack                                  7.156    

Slack (MET) :             7.172ns  (required time - arrival time)
  Source:                 compDebouncer/highCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (C100Mhz_pin rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 1.713ns (62.532%)  route 1.026ns (37.468%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.619ns = ( 12.619 - 10.000 ) 
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.413     2.872    compDebouncer/inClock
    SLICE_X64Y12         FDRE                                         r  compDebouncer/highCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y12         FDRE (Prop_fdre_C_Q)         0.518     3.390 r  compDebouncer/highCount_reg[2]/Q
                         net (fo=3, routed)           0.422     3.812    compDebouncer/highCount[2]
    SLICE_X63Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.486 r  compDebouncer/highCount0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.486    compDebouncer/highCount0_carry_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.708 r  compDebouncer/highCount0_carry__0/O[0]
                         net (fo=2, routed)           0.604     5.312    compDebouncer/highCount0[5]
    SLICE_X64Y13         LUT4 (Prop_lut4_I0_O)        0.299     5.611 r  compDebouncer/highCount[5]_i_1/O
                         net (fo=1, routed)           0.000     5.611    compDebouncer/sel0[5]
    SLICE_X64Y13         FDRE                                         r  compDebouncer/highCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.231    12.619    compDebouncer/inClock
    SLICE_X64Y13         FDRE                                         r  compDebouncer/highCount_reg[5]/C
                         clock pessimism              0.122    12.741    
                         clock uncertainty           -0.035    12.706    
    SLICE_X64Y13         FDRE (Setup_fdre_C_D)        0.077    12.783    compDebouncer/highCount_reg[5]
  -------------------------------------------------------------------
                         required time                         12.783    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                  7.172    

Slack (MET) :             7.217ns  (required time - arrival time)
  Source:                 compDebouncer/highCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (C100Mhz_pin rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        2.691ns  (logic 1.941ns (72.140%)  route 0.750ns (27.860%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.616ns = ( 12.616 - 10.000 ) 
    Source Clock Delay      (SCD):    2.872ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.413     2.872    compDebouncer/inClock
    SLICE_X64Y12         FDRE                                         r  compDebouncer/highCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y12         FDRE (Prop_fdre_C_Q)         0.518     3.390 r  compDebouncer/highCount_reg[2]/Q
                         net (fo=3, routed)           0.422     3.812    compDebouncer/highCount[2]
    SLICE_X63Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.486 r  compDebouncer/highCount0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.486    compDebouncer/highCount0_carry_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.600 r  compDebouncer/highCount0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.600    compDebouncer/highCount0_carry__0_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.714 r  compDebouncer/highCount0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.714    compDebouncer/highCount0_carry__1_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.936 r  compDebouncer/highCount0_carry__2/O[0]
                         net (fo=2, routed)           0.327     5.263    compDebouncer/highCount0[13]
    SLICE_X64Y14         LUT4 (Prop_lut4_I0_O)        0.299     5.562 r  compDebouncer/highCount[13]_i_1/O
                         net (fo=1, routed)           0.000     5.562    compDebouncer/sel0[13]
    SLICE_X64Y14         FDRE                                         r  compDebouncer/highCount_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.228    12.616    compDebouncer/inClock
    SLICE_X64Y14         FDRE                                         r  compDebouncer/highCount_reg[13]/C
                         clock pessimism              0.122    12.738    
                         clock uncertainty           -0.035    12.703    
    SLICE_X64Y14         FDRE (Setup_fdre_C_D)        0.077    12.780    compDebouncer/highCount_reg[13]
  -------------------------------------------------------------------
                         required time                         12.780    
                         arrival time                          -5.562    
  -------------------------------------------------------------------
                         slack                                  7.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 compDebouncer/lastState_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C100Mhz_pin rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.960%)  route 0.105ns (36.040%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.167ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.658     0.885    compDebouncer/inClock
    SLICE_X63Y12         FDRE                                         r  compDebouncer/lastState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y12         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  compDebouncer/lastState_reg/Q
                         net (fo=15, routed)          0.105     1.130    compDebouncer/lastState
    SLICE_X62Y12         LUT4 (Prop_lut4_I1_O)        0.045     1.175 r  compDebouncer/highCount[3]_i_1/O
                         net (fo=1, routed)           0.000     1.175    compDebouncer/sel0[3]
    SLICE_X62Y12         FDRE                                         r  compDebouncer/highCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.753     1.167    compDebouncer/inClock
    SLICE_X62Y12         FDRE                                         r  compDebouncer/highCount_reg[3]/C
                         clock pessimism             -0.270     0.898    
    SLICE_X62Y12         FDRE (Hold_fdre_C_D)         0.092     0.990    compDebouncer/highCount_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 compDebouncer/lastState_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C100Mhz_pin rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.707%)  route 0.106ns (36.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.167ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.658     0.885    compDebouncer/inClock
    SLICE_X63Y12         FDRE                                         r  compDebouncer/lastState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y12         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  compDebouncer/lastState_reg/Q
                         net (fo=15, routed)          0.106     1.132    compDebouncer/lastState
    SLICE_X62Y12         LUT4 (Prop_lut4_I1_O)        0.045     1.177 r  compDebouncer/highCount[4]_i_1/O
                         net (fo=1, routed)           0.000     1.177    compDebouncer/sel0[4]
    SLICE_X62Y12         FDRE                                         r  compDebouncer/highCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.753     1.167    compDebouncer/inClock
    SLICE_X62Y12         FDRE                                         r  compDebouncer/highCount_reg[4]/C
                         clock pessimism             -0.270     0.898    
    SLICE_X62Y12         FDRE (Hold_fdre_C_D)         0.092     0.990    compDebouncer/highCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 compDebouncer/lastState_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C100Mhz_pin rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.800%)  route 0.187ns (50.200%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.135ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.658     0.885    compDebouncer/inClock
    SLICE_X63Y12         FDRE                                         r  compDebouncer/lastState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y12         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  compDebouncer/lastState_reg/Q
                         net (fo=15, routed)          0.187     1.213    compDebouncer/lastState
    SLICE_X64Y12         LUT4 (Prop_lut4_I1_O)        0.045     1.258 r  compDebouncer/highCount[2]_i_1/O
                         net (fo=1, routed)           0.000     1.258    compDebouncer/sel0[2]
    SLICE_X64Y12         FDRE                                         r  compDebouncer/highCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.720     1.135    compDebouncer/inClock
    SLICE_X64Y12         FDRE                                         r  compDebouncer/highCount_reg[2]/C
                         clock pessimism             -0.219     0.916    
    SLICE_X64Y12         FDRE (Hold_fdre_C_D)         0.120     1.036    compDebouncer/highCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 compDebouncer/lastState_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C100Mhz_pin rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.426%)  route 0.252ns (57.574%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.658     0.885    compDebouncer/inClock
    SLICE_X63Y12         FDRE                                         r  compDebouncer/lastState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y12         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  compDebouncer/lastState_reg/Q
                         net (fo=15, routed)          0.252     1.278    compDebouncer/lastState
    SLICE_X64Y13         LUT4 (Prop_lut4_I1_O)        0.045     1.323 r  compDebouncer/highCount[5]_i_1/O
                         net (fo=1, routed)           0.000     1.323    compDebouncer/sel0[5]
    SLICE_X64Y13         FDRE                                         r  compDebouncer/highCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.752     1.166    compDebouncer/inClock
    SLICE_X64Y13         FDRE                                         r  compDebouncer/highCount_reg[5]/C
                         clock pessimism             -0.219     0.947    
    SLICE_X64Y13         FDRE (Hold_fdre_C_D)         0.120     1.067    compDebouncer/highCount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 compDebouncer/highCount_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C100Mhz_pin rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.653     0.879    compDebouncer/inClock
    SLICE_X64Y14         FDRE                                         r  compDebouncer/highCount_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDRE (Prop_fdre_C_Q)         0.164     1.043 r  compDebouncer/highCount_reg[13]/Q
                         net (fo=3, routed)           0.175     1.218    compDebouncer/highCount[13]
    SLICE_X64Y14         LUT4 (Prop_lut4_I3_O)        0.045     1.263 r  compDebouncer/highCount[13]_i_1/O
                         net (fo=1, routed)           0.000     1.263    compDebouncer/sel0[13]
    SLICE_X64Y14         FDRE                                         r  compDebouncer/highCount_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.746     1.160    compDebouncer/inClock
    SLICE_X64Y14         FDRE                                         r  compDebouncer/highCount_reg[13]/C
                         clock pessimism             -0.281     0.879    
    SLICE_X64Y14         FDRE (Hold_fdre_C_D)         0.120     0.999    compDebouncer/highCount_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 compDebouncer/lastState_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C100Mhz_pin rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.348%)  route 0.183ns (49.652%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.167ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.658     0.885    compDebouncer/inClock
    SLICE_X63Y12         FDRE                                         r  compDebouncer/lastState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y12         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  compDebouncer/lastState_reg/Q
                         net (fo=15, routed)          0.183     1.209    compDebouncer/lastState
    SLICE_X62Y12         LUT4 (Prop_lut4_I1_O)        0.045     1.254 r  compDebouncer/highCount[1]_i_1/O
                         net (fo=1, routed)           0.000     1.254    compDebouncer/sel0[1]
    SLICE_X62Y12         FDRE                                         r  compDebouncer/highCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.753     1.167    compDebouncer/inClock
    SLICE_X62Y12         FDRE                                         r  compDebouncer/highCount_reg[1]/C
                         clock pessimism             -0.270     0.898    
    SLICE_X62Y12         FDRE (Hold_fdre_C_D)         0.092     0.990    compDebouncer/highCount_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 compDebouncer/highCount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C100Mhz_pin rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.137ns
    Source Clock Delay      (SCD):    0.856ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.629     0.856    compDebouncer/inClock
    SLICE_X62Y15         FDRE                                         r  compDebouncer/highCount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDRE (Prop_fdre_C_Q)         0.141     0.997 r  compDebouncer/highCount_reg[10]/Q
                         net (fo=3, routed)           0.173     1.170    compDebouncer/highCount[10]
    SLICE_X62Y15         LUT4 (Prop_lut4_I3_O)        0.045     1.215 r  compDebouncer/highCount[10]_i_1/O
                         net (fo=1, routed)           0.000     1.215    compDebouncer/sel0[10]
    SLICE_X62Y15         FDRE                                         r  compDebouncer/highCount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.723     1.137    compDebouncer/inClock
    SLICE_X62Y15         FDRE                                         r  compDebouncer/highCount_reg[10]/C
                         clock pessimism             -0.282     0.856    
    SLICE_X62Y15         FDRE (Hold_fdre_C_D)         0.092     0.948    compDebouncer/highCount_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.948    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 compDebouncer/highCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C100Mhz_pin rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.339%)  route 0.183ns (49.661%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.132ns
    Source Clock Delay      (SCD):    0.841ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.614     0.841    compDebouncer/inClock
    SLICE_X62Y13         FDRE                                         r  compDebouncer/highCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.141     0.982 r  compDebouncer/highCount_reg[6]/Q
                         net (fo=3, routed)           0.183     1.165    compDebouncer/highCount[6]
    SLICE_X62Y13         LUT4 (Prop_lut4_I3_O)        0.045     1.210 r  compDebouncer/highCount[6]_i_1/O
                         net (fo=1, routed)           0.000     1.210    compDebouncer/sel0[6]
    SLICE_X62Y13         FDRE                                         r  compDebouncer/highCount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.718     1.132    compDebouncer/inClock
    SLICE_X62Y13         FDRE                                         r  compDebouncer/highCount_reg[6]/C
                         clock pessimism             -0.292     0.841    
    SLICE_X62Y13         FDRE (Hold_fdre_C_D)         0.091     0.932    compDebouncer/highCount_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 compDebouncer/highCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/Output_reg/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C100Mhz_pin rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.319%)  route 0.264ns (58.681%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.167ns
    Source Clock Delay      (SCD):    0.868ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.642     0.868    compDebouncer/inClock
    SLICE_X62Y14         FDRE                                         r  compDebouncer/highCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDRE (Prop_fdre_C_Q)         0.141     1.009 f  compDebouncer/highCount_reg[0]/Q
                         net (fo=4, routed)           0.264     1.274    compDebouncer/highCount[0]
    SLICE_X62Y12         LUT6 (Prop_lut6_I3_O)        0.045     1.319 r  compDebouncer/Output_i_1/O
                         net (fo=1, routed)           0.000     1.319    compDebouncer/Output_i_1_n_0
    SLICE_X62Y12         FDRE                                         r  compDebouncer/Output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.753     1.167    compDebouncer/inClock
    SLICE_X62Y12         FDRE                                         r  compDebouncer/Output_reg/C
                         clock pessimism             -0.219     0.949    
    SLICE_X62Y12         FDRE (Hold_fdre_C_D)         0.091     1.040    compDebouncer/Output_reg
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 compDebouncer/highCount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C100Mhz_pin rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.137ns
    Source Clock Delay      (SCD):    0.856ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.629     0.856    compDebouncer/inClock
    SLICE_X62Y15         FDRE                                         r  compDebouncer/highCount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDRE (Prop_fdre_C_Q)         0.141     0.997 r  compDebouncer/highCount_reg[11]/Q
                         net (fo=3, routed)           0.185     1.182    compDebouncer/highCount[11]
    SLICE_X62Y15         LUT4 (Prop_lut4_I3_O)        0.045     1.227 r  compDebouncer/highCount[11]_i_1/O
                         net (fo=1, routed)           0.000     1.227    compDebouncer/sel0[11]
    SLICE_X62Y15         FDRE                                         r  compDebouncer/highCount_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.723     1.137    compDebouncer/inClock
    SLICE_X62Y15         FDRE                                         r  compDebouncer/highCount_reg[11]/C
                         clock pessimism             -0.282     0.856    
    SLICE_X62Y15         FDRE (Hold_fdre_C_D)         0.091     0.947    compDebouncer/highCount_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.947    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         C100Mhz_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inClock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y13  compDebouncer/highCount_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y15  compDebouncer/highCount_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y15  compDebouncer/highCount_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y12  compDebouncer/lastState_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y12  compDebouncer/Output_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y14  compDebouncer/highCount_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y15  compDebouncer/highCount_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y15  compDebouncer/highCount_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y14  compDebouncer/highCount_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y14  compDebouncer/highCount_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y13  compDebouncer/highCount_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15  compDebouncer/highCount_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15  compDebouncer/highCount_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y12  compDebouncer/lastState_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y12  compDebouncer/lastState_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y12  compDebouncer/Output_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y12  compDebouncer/Output_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15  compDebouncer/highCount_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y15  compDebouncer/highCount_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y14  compDebouncer/highCount_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y14  compDebouncer/highCount_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y13  compDebouncer/highCount_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y13  compDebouncer/highCount_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y12  compDebouncer/lastState_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y12  compDebouncer/Output_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y14  compDebouncer/highCount_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y14  compDebouncer/highCount_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y14  compDebouncer/highCount_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y14  compDebouncer/highCount_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y12  compDebouncer/highCount_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  compClockManager/inst/in100MHz
  To Clock:  compClockManager/inst/in100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         compClockManager/inst/in100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { compClockManager/inst/in100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockManager
  To Clock:  clkfbout_ClockManager

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockManager
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { compClockManager/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    compClockManager/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  out100MHz_ClockManager
  To Clock:  out100MHz_ClockManager

Setup :            0  Failing Endpoints,  Worst Slack        6.118ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.118ns  (required time - arrival time)
  Source:                 compClock250Hz/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 0.828ns (21.581%)  route 3.009ns (78.419%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns = ( 7.136 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.233     1.233    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.638    -2.332    compClock250Hz/out100MHz
    SLICE_X61Y2          FDCE                                         r  compClock250Hz/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDCE (Prop_fdce_C_Q)         0.456    -1.876 f  compClock250Hz/counter_reg[8]/Q
                         net (fo=2, routed)           0.866    -1.009    compClock250Hz/counter[8]
    SLICE_X61Y2          LUT6 (Prop_lut6_I0_O)        0.124    -0.885 r  compClock250Hz/counter[16]_i_5/O
                         net (fo=1, routed)           0.595    -0.290    compClock250Hz/counter[16]_i_5_n_0
    SLICE_X61Y4          LUT5 (Prop_lut5_I4_O)        0.124    -0.166 r  compClock250Hz/counter[16]_i_2/O
                         net (fo=18, routed)          1.547     1.381    compClock250Hz/counter[16]_i_2_n_0
    SLICE_X61Y2          LUT5 (Prop_lut5_I0_O)        0.124     1.505 r  compClock250Hz/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.505    compClock250Hz/p_0_in[4]
    SLICE_X61Y2          FDCE                                         r  compClock250Hz/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                   IBUF                         0.000    10.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.162    11.162    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.944 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.525    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.616 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.519     7.136    compClock250Hz/out100MHz
    SLICE_X61Y2          FDCE                                         r  compClock250Hz/counter_reg[4]/C
                         clock pessimism              0.532     7.668    
                         clock uncertainty           -0.074     7.594    
    SLICE_X61Y2          FDCE (Setup_fdce_C_D)        0.029     7.623    compClock250Hz/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          7.623    
                         arrival time                          -1.505    
  -------------------------------------------------------------------
                         slack                                  6.118    

Slack (MET) :             6.121ns  (required time - arrival time)
  Source:                 compClock250Hz/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 0.828ns (21.587%)  route 3.008ns (78.413%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns = ( 7.136 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.233     1.233    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.638    -2.332    compClock250Hz/out100MHz
    SLICE_X61Y2          FDCE                                         r  compClock250Hz/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDCE (Prop_fdce_C_Q)         0.456    -1.876 f  compClock250Hz/counter_reg[8]/Q
                         net (fo=2, routed)           0.866    -1.009    compClock250Hz/counter[8]
    SLICE_X61Y2          LUT6 (Prop_lut6_I0_O)        0.124    -0.885 r  compClock250Hz/counter[16]_i_5/O
                         net (fo=1, routed)           0.595    -0.290    compClock250Hz/counter[16]_i_5_n_0
    SLICE_X61Y4          LUT5 (Prop_lut5_I4_O)        0.124    -0.166 r  compClock250Hz/counter[16]_i_2/O
                         net (fo=18, routed)          1.546     1.380    compClock250Hz/counter[16]_i_2_n_0
    SLICE_X61Y2          LUT5 (Prop_lut5_I0_O)        0.124     1.504 r  compClock250Hz/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.504    compClock250Hz/p_0_in[8]
    SLICE_X61Y2          FDCE                                         r  compClock250Hz/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                   IBUF                         0.000    10.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.162    11.162    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.944 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.525    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.616 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.519     7.136    compClock250Hz/out100MHz
    SLICE_X61Y2          FDCE                                         r  compClock250Hz/counter_reg[8]/C
                         clock pessimism              0.532     7.668    
                         clock uncertainty           -0.074     7.594    
    SLICE_X61Y2          FDCE (Setup_fdce_C_D)        0.031     7.625    compClock250Hz/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          7.625    
                         arrival time                          -1.504    
  -------------------------------------------------------------------
                         slack                                  6.121    

Slack (MET) :             6.149ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.704ns (18.622%)  route 3.076ns (81.378%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns = ( 7.136 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.233     1.233    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.638    -2.332    compClock1Hz/out100MHz
    SLICE_X63Y5          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDCE (Prop_fdce_C_Q)         0.456    -1.876 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          1.717    -0.159    compClock1Hz/counter_reg_n_0_[26]
    SLICE_X65Y1          LUT4 (Prop_lut4_I2_O)        0.124    -0.035 r  compClock1Hz/counter[26]_i_4/O
                         net (fo=28, routed)          1.359     1.325    compClock1Hz/counter[26]_i_4_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I3_O)        0.124     1.449 r  compClock1Hz/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     1.449    compClock1Hz/counter[18]_i_1_n_0
    SLICE_X65Y4          FDCE                                         r  compClock1Hz/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                   IBUF                         0.000    10.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.162    11.162    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.944 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.525    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.616 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.519     7.136    compClock1Hz/out100MHz
    SLICE_X65Y4          FDCE                                         r  compClock1Hz/counter_reg[18]/C
                         clock pessimism              0.507     7.643    
                         clock uncertainty           -0.074     7.569    
    SLICE_X65Y4          FDCE (Setup_fdce_C_D)        0.029     7.598    compClock1Hz/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          7.598    
                         arrival time                          -1.449    
  -------------------------------------------------------------------
                         slack                                  6.149    

Slack (MET) :             6.181ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 0.704ns (18.778%)  route 3.045ns (81.222%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns = ( 7.136 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.233     1.233    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.638    -2.332    compClock1Hz/out100MHz
    SLICE_X63Y5          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDCE (Prop_fdce_C_Q)         0.456    -1.876 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          1.717    -0.159    compClock1Hz/counter_reg_n_0_[26]
    SLICE_X65Y1          LUT4 (Prop_lut4_I2_O)        0.124    -0.035 r  compClock1Hz/counter[26]_i_4/O
                         net (fo=28, routed)          1.328     1.293    compClock1Hz/counter[26]_i_4_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I3_O)        0.124     1.417 r  compClock1Hz/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     1.417    compClock1Hz/counter[22]_i_1_n_0
    SLICE_X65Y5          FDCE                                         r  compClock1Hz/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                   IBUF                         0.000    10.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.162    11.162    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.944 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.525    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.616 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.519     7.136    compClock1Hz/out100MHz
    SLICE_X65Y5          FDCE                                         r  compClock1Hz/counter_reg[22]/C
                         clock pessimism              0.507     7.643    
                         clock uncertainty           -0.074     7.569    
    SLICE_X65Y5          FDCE (Setup_fdce_C_D)        0.029     7.598    compClock1Hz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          7.598    
                         arrival time                          -1.417    
  -------------------------------------------------------------------
                         slack                                  6.181    

Slack (MET) :             6.189ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 0.828ns (22.130%)  route 2.914ns (77.870%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns = ( 7.136 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.233     1.233    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.639    -2.331    compClock1Hz/out100MHz
    SLICE_X65Y2          FDCE                                         r  compClock1Hz/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y2          FDCE (Prop_fdce_C_Q)         0.456    -1.875 f  compClock1Hz/counter_reg[5]/Q
                         net (fo=2, routed)           1.157    -0.718    compClock1Hz/counter_reg_n_0_[5]
    SLICE_X65Y1          LUT6 (Prop_lut6_I3_O)        0.124    -0.594 r  compClock1Hz/counter[26]_i_9/O
                         net (fo=1, routed)           0.433    -0.161    compClock1Hz/counter[26]_i_9_n_0
    SLICE_X65Y1          LUT4 (Prop_lut4_I3_O)        0.124    -0.037 r  compClock1Hz/counter[26]_i_4/O
                         net (fo=28, routed)          1.323     1.287    compClock1Hz/counter[26]_i_4_n_0
    SLICE_X63Y5          LUT6 (Prop_lut6_I3_O)        0.124     1.411 r  compClock1Hz/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     1.411    compClock1Hz/counter[21]_i_1_n_0
    SLICE_X63Y5          FDCE                                         r  compClock1Hz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                   IBUF                         0.000    10.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.162    11.162    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.944 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.525    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.616 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.519     7.136    compClock1Hz/out100MHz
    SLICE_X63Y5          FDCE                                         r  compClock1Hz/counter_reg[21]/C
                         clock pessimism              0.507     7.643    
                         clock uncertainty           -0.074     7.569    
    SLICE_X63Y5          FDCE (Setup_fdce_C_D)        0.031     7.600    compClock1Hz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          7.600    
                         arrival time                          -1.411    
  -------------------------------------------------------------------
                         slack                                  6.189    

Slack (MET) :             6.204ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.828ns (22.218%)  route 2.899ns (77.782%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.863ns = ( 7.137 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.233     1.233    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.638    -2.332    compClock1Hz/out100MHz
    SLICE_X65Y5          FDCE                                         r  compClock1Hz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y5          FDCE (Prop_fdce_C_Q)         0.456    -1.876 f  compClock1Hz/counter_reg[23]/Q
                         net (fo=3, routed)           0.695    -1.180    compClock1Hz/counter_reg_n_0_[23]
    SLICE_X65Y5          LUT3 (Prop_lut3_I0_O)        0.124    -1.056 r  compClock1Hz/counter[26]_i_7/O
                         net (fo=1, routed)           0.641    -0.415    compClock1Hz/counter[26]_i_7_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I2_O)        0.124    -0.291 r  compClock1Hz/counter[26]_i_2/O
                         net (fo=28, routed)          1.562     1.271    compClock1Hz/counter[26]_i_2_n_0
    SLICE_X65Y0          LUT6 (Prop_lut6_I0_O)        0.124     1.395 r  compClock1Hz/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.395    compClock1Hz/counter[1]_i_1__0_n_0
    SLICE_X65Y0          FDCE                                         r  compClock1Hz/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                   IBUF                         0.000    10.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.162    11.162    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.944 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.525    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.616 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.520     7.137    compClock1Hz/out100MHz
    SLICE_X65Y0          FDCE                                         r  compClock1Hz/counter_reg[1]/C
                         clock pessimism              0.507     7.644    
                         clock uncertainty           -0.074     7.570    
    SLICE_X65Y0          FDCE (Setup_fdce_C_D)        0.029     7.599    compClock1Hz/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          7.599    
                         arrival time                          -1.395    
  -------------------------------------------------------------------
                         slack                                  6.204    

Slack (MET) :             6.204ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 0.828ns (22.206%)  route 2.901ns (77.794%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.863ns = ( 7.137 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.233     1.233    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.638    -2.332    compClock1Hz/out100MHz
    SLICE_X65Y5          FDCE                                         r  compClock1Hz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y5          FDCE (Prop_fdce_C_Q)         0.456    -1.876 f  compClock1Hz/counter_reg[23]/Q
                         net (fo=3, routed)           0.695    -1.180    compClock1Hz/counter_reg_n_0_[23]
    SLICE_X65Y5          LUT3 (Prop_lut3_I0_O)        0.124    -1.056 r  compClock1Hz/counter[26]_i_7/O
                         net (fo=1, routed)           0.641    -0.415    compClock1Hz/counter[26]_i_7_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I2_O)        0.124    -0.291 r  compClock1Hz/counter[26]_i_2/O
                         net (fo=28, routed)          1.564     1.273    compClock1Hz/counter[26]_i_2_n_0
    SLICE_X65Y0          LUT6 (Prop_lut6_I0_O)        0.124     1.397 r  compClock1Hz/counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.397    compClock1Hz/counter[2]_i_1__0_n_0
    SLICE_X65Y0          FDCE                                         r  compClock1Hz/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                   IBUF                         0.000    10.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.162    11.162    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.944 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.525    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.616 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.520     7.137    compClock1Hz/out100MHz
    SLICE_X65Y0          FDCE                                         r  compClock1Hz/counter_reg[2]/C
                         clock pessimism              0.507     7.644    
                         clock uncertainty           -0.074     7.570    
    SLICE_X65Y0          FDCE (Setup_fdce_C_D)        0.031     7.601    compClock1Hz/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          7.601    
                         arrival time                          -1.397    
  -------------------------------------------------------------------
                         slack                                  6.204    

Slack (MET) :             6.306ns  (required time - arrival time)
  Source:                 compClock250Hz/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/clockOut_reg/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.966ns (26.475%)  route 2.683ns (73.525%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 7.135 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.233     1.233    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.637    -2.333    compClock250Hz/out100MHz
    SLICE_X61Y4          FDCE                                         r  compClock250Hz/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y4          FDCE (Prop_fdce_C_Q)         0.419    -1.914 r  compClock250Hz/counter_reg[16]/Q
                         net (fo=20, routed)          1.236    -0.678    compClock250Hz/counter[16]
    SLICE_X61Y2          LUT6 (Prop_lut6_I5_O)        0.299    -0.379 r  compClock250Hz/counter[16]_i_6/O
                         net (fo=1, routed)           0.403     0.024    compClock250Hz/counter[16]_i_6_n_0
    SLICE_X61Y1          LUT5 (Prop_lut5_I0_O)        0.124     0.148 r  compClock250Hz/counter[16]_i_3/O
                         net (fo=18, routed)          1.043     1.192    compClock250Hz/counter[16]_i_3_n_0
    SLICE_X61Y4          LUT4 (Prop_lut4_I1_O)        0.124     1.316 r  compClock250Hz/clockOut_i_1__0/O
                         net (fo=1, routed)           0.000     1.316    compClock250Hz/clockOut_i_1__0_n_0
    SLICE_X61Y4          FDCE                                         r  compClock250Hz/clockOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                   IBUF                         0.000    10.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.162    11.162    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.944 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.525    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.616 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.518     7.135    compClock250Hz/out100MHz
    SLICE_X61Y4          FDCE                                         r  compClock250Hz/clockOut_reg/C
                         clock pessimism              0.532     7.667    
                         clock uncertainty           -0.074     7.593    
    SLICE_X61Y4          FDCE (Setup_fdce_C_D)        0.029     7.622    compClock250Hz/clockOut_reg
  -------------------------------------------------------------------
                         required time                          7.622    
                         arrival time                          -1.316    
  -------------------------------------------------------------------
                         slack                                  6.306    

Slack (MET) :             6.308ns  (required time - arrival time)
  Source:                 compClock250Hz/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.966ns (26.475%)  route 2.683ns (73.525%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 7.135 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.233     1.233    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.637    -2.333    compClock250Hz/out100MHz
    SLICE_X61Y4          FDCE                                         r  compClock250Hz/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y4          FDCE (Prop_fdce_C_Q)         0.419    -1.914 f  compClock250Hz/counter_reg[16]/Q
                         net (fo=20, routed)          1.236    -0.678    compClock250Hz/counter[16]
    SLICE_X61Y2          LUT6 (Prop_lut6_I5_O)        0.299    -0.379 f  compClock250Hz/counter[16]_i_6/O
                         net (fo=1, routed)           0.403     0.024    compClock250Hz/counter[16]_i_6_n_0
    SLICE_X61Y1          LUT5 (Prop_lut5_I0_O)        0.124     0.148 f  compClock250Hz/counter[16]_i_3/O
                         net (fo=18, routed)          1.043     1.192    compClock250Hz/counter[16]_i_3_n_0
    SLICE_X61Y4          LUT5 (Prop_lut5_I1_O)        0.124     1.316 r  compClock250Hz/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     1.316    compClock250Hz/p_0_in[14]
    SLICE_X61Y4          FDCE                                         r  compClock250Hz/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                   IBUF                         0.000    10.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.162    11.162    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.944 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.525    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.616 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.518     7.135    compClock250Hz/out100MHz
    SLICE_X61Y4          FDCE                                         r  compClock250Hz/counter_reg[14]/C
                         clock pessimism              0.532     7.667    
                         clock uncertainty           -0.074     7.593    
    SLICE_X61Y4          FDCE (Setup_fdce_C_D)        0.031     7.624    compClock250Hz/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          7.624    
                         arrival time                          -1.316    
  -------------------------------------------------------------------
                         slack                                  6.308    

Slack (MET) :             6.309ns  (required time - arrival time)
  Source:                 compClock250Hz/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 0.966ns (26.482%)  route 2.682ns (73.518%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 7.135 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.233     1.233    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.637    -2.333    compClock250Hz/out100MHz
    SLICE_X61Y4          FDCE                                         r  compClock250Hz/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y4          FDCE (Prop_fdce_C_Q)         0.419    -1.914 f  compClock250Hz/counter_reg[16]/Q
                         net (fo=20, routed)          1.236    -0.678    compClock250Hz/counter[16]
    SLICE_X61Y2          LUT6 (Prop_lut6_I5_O)        0.299    -0.379 f  compClock250Hz/counter[16]_i_6/O
                         net (fo=1, routed)           0.403     0.024    compClock250Hz/counter[16]_i_6_n_0
    SLICE_X61Y1          LUT5 (Prop_lut5_I0_O)        0.124     0.148 f  compClock250Hz/counter[16]_i_3/O
                         net (fo=18, routed)          1.042     1.191    compClock250Hz/counter[16]_i_3_n_0
    SLICE_X61Y4          LUT5 (Prop_lut5_I1_O)        0.124     1.315 r  compClock250Hz/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     1.315    compClock250Hz/p_0_in[13]
    SLICE_X61Y4          FDCE                                         r  compClock250Hz/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                   IBUF                         0.000    10.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.162    11.162    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.944 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.525    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.616 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.518     7.135    compClock250Hz/out100MHz
    SLICE_X61Y4          FDCE                                         r  compClock250Hz/counter_reg[13]/C
                         clock pessimism              0.532     7.667    
                         clock uncertainty           -0.074     7.593    
    SLICE_X61Y4          FDCE (Setup_fdce_C_D)        0.031     7.624    compClock250Hz/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          7.624    
                         arrival time                          -1.315    
  -------------------------------------------------------------------
                         slack                                  6.309    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 compClock250Hz/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.227ns (63.728%)  route 0.129ns (36.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.594    -0.814    compClock250Hz/out100MHz
    SLICE_X61Y4          FDCE                                         r  compClock250Hz/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y4          FDCE (Prop_fdce_C_Q)         0.128    -0.686 f  compClock250Hz/counter_reg[16]/Q
                         net (fo=20, routed)          0.129    -0.557    compClock250Hz/counter[16]
    SLICE_X61Y4          LUT5 (Prop_lut5_I2_O)        0.099    -0.458 r  compClock250Hz/counter[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.458    compClock250Hz/p_0_in[13]
    SLICE_X61Y4          FDCE                                         r  compClock250Hz/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.864    -1.240    compClock250Hz/out100MHz
    SLICE_X61Y4          FDCE                                         r  compClock250Hz/counter_reg[13]/C
                         clock pessimism              0.426    -0.814    
    SLICE_X61Y4          FDCE (Hold_fdce_C_D)         0.092    -0.722    compClock250Hz/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 compClock250Hz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.596    -0.812    compClock250Hz/out100MHz
    SLICE_X62Y1          FDCE                                         r  compClock250Hz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.671 f  compClock250Hz/counter_reg[0]/Q
                         net (fo=3, routed)           0.185    -0.486    compClock250Hz/counter[0]
    SLICE_X62Y1          LUT5 (Prop_lut5_I4_O)        0.045    -0.441 r  compClock250Hz/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.441    compClock250Hz/p_0_in[0]
    SLICE_X62Y1          FDCE                                         r  compClock250Hz/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.867    -1.237    compClock250Hz/out100MHz
    SLICE_X62Y1          FDCE                                         r  compClock250Hz/counter_reg[0]/C
                         clock pessimism              0.425    -0.812    
    SLICE_X62Y1          FDCE (Hold_fdce_C_D)         0.091    -0.721    compClock250Hz/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.754%)  route 0.196ns (51.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.595    -0.813    compClock1Hz/out100MHz
    SLICE_X63Y5          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.672 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          0.196    -0.476    compClock1Hz/counter_reg_n_0_[26]
    SLICE_X63Y5          LUT6 (Prop_lut6_I2_O)        0.045    -0.431 r  compClock1Hz/counter[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.431    compClock1Hz/counter[25]_i_1_n_0
    SLICE_X63Y5          FDCE                                         r  compClock1Hz/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.866    -1.238    compClock1Hz/out100MHz
    SLICE_X63Y5          FDCE                                         r  compClock1Hz/counter_reg[25]/C
                         clock pessimism              0.425    -0.813    
    SLICE_X63Y5          FDCE (Hold_fdce_C_D)         0.092    -0.721    compClock1Hz/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 compClock250Hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.073%)  route 0.209ns (52.927%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.595    -0.813    compClock250Hz/out100MHz
    SLICE_X62Y4          FDCE                                         r  compClock250Hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.672 f  compClock250Hz/counter_reg[15]/Q
                         net (fo=20, routed)          0.209    -0.463    compClock250Hz/counter[15]
    SLICE_X62Y4          LUT5 (Prop_lut5_I3_O)        0.045    -0.418 r  compClock250Hz/counter[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.418    compClock250Hz/p_0_in[15]
    SLICE_X62Y4          FDCE                                         r  compClock250Hz/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.866    -1.238    compClock250Hz/out100MHz
    SLICE_X62Y4          FDCE                                         r  compClock250Hz/counter_reg[15]/C
                         clock pessimism              0.425    -0.813    
    SLICE_X62Y4          FDCE (Hold_fdce_C_D)         0.091    -0.722    compClock250Hz/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.684%)  route 0.212ns (53.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.595    -0.813    compClock1Hz/out100MHz
    SLICE_X63Y5          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.672 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          0.212    -0.459    compClock1Hz/counter_reg_n_0_[26]
    SLICE_X63Y5          LUT6 (Prop_lut6_I2_O)        0.045    -0.414 r  compClock1Hz/counter[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.414    compClock1Hz/counter[21]_i_1_n_0
    SLICE_X63Y5          FDCE                                         r  compClock1Hz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.866    -1.238    compClock1Hz/out100MHz
    SLICE_X63Y5          FDCE                                         r  compClock1Hz/counter_reg[21]/C
                         clock pessimism              0.425    -0.813    
    SLICE_X63Y5          FDCE (Hold_fdce_C_D)         0.092    -0.721    compClock1Hz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 compClock250Hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.187ns (41.325%)  route 0.266ns (58.675%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.595    -0.813    compClock250Hz/out100MHz
    SLICE_X62Y4          FDCE                                         r  compClock250Hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.672 f  compClock250Hz/counter_reg[15]/Q
                         net (fo=20, routed)          0.266    -0.406    compClock250Hz/counter[15]
    SLICE_X61Y4          LUT5 (Prop_lut5_I3_O)        0.046    -0.360 r  compClock250Hz/counter[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    compClock250Hz/p_0_in[16]
    SLICE_X61Y4          FDCE                                         r  compClock250Hz/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.864    -1.240    compClock250Hz/out100MHz
    SLICE_X61Y4          FDCE                                         r  compClock250Hz/counter_reg[16]/C
                         clock pessimism              0.462    -0.778    
    SLICE_X61Y4          FDCE (Hold_fdce_C_D)         0.107    -0.671    compClock250Hz/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.596    -0.812    compClock1Hz/out100MHz
    SLICE_X63Y1          FDCE                                         r  compClock1Hz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.671 f  compClock1Hz/counter_reg[0]/Q
                         net (fo=3, routed)           0.231    -0.440    compClock1Hz/counter_reg_n_0_[0]
    SLICE_X63Y1          LUT6 (Prop_lut6_I5_O)        0.045    -0.395 r  compClock1Hz/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.395    compClock1Hz/counter[0]_i_1__0_n_0
    SLICE_X63Y1          FDCE                                         r  compClock1Hz/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.867    -1.237    compClock1Hz/out100MHz
    SLICE_X63Y1          FDCE                                         r  compClock1Hz/counter_reg[0]/C
                         clock pessimism              0.425    -0.812    
    SLICE_X63Y1          FDCE (Hold_fdce_C_D)         0.092    -0.720    compClock1Hz/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.720    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 compClock250Hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/clockOut_reg/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.195%)  route 0.266ns (58.805%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.595    -0.813    compClock250Hz/out100MHz
    SLICE_X62Y4          FDCE                                         r  compClock250Hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.672 r  compClock250Hz/counter_reg[15]/Q
                         net (fo=20, routed)          0.266    -0.406    compClock250Hz/counter[15]
    SLICE_X61Y4          LUT4 (Prop_lut4_I3_O)        0.045    -0.361 r  compClock250Hz/clockOut_i_1__0/O
                         net (fo=1, routed)           0.000    -0.361    compClock250Hz/clockOut_i_1__0_n_0
    SLICE_X61Y4          FDCE                                         r  compClock250Hz/clockOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.864    -1.240    compClock250Hz/out100MHz
    SLICE_X61Y4          FDCE                                         r  compClock250Hz/clockOut_reg/C
                         clock pessimism              0.462    -0.778    
    SLICE_X61Y4          FDCE (Hold_fdce_C_D)         0.091    -0.687    compClock250Hz/clockOut_reg
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.211%)  route 0.255ns (57.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.595    -0.813    compClock1Hz/out100MHz
    SLICE_X63Y5          FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDCE (Prop_fdce_C_Q)         0.141    -0.672 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          0.255    -0.417    compClock1Hz/counter_reg_n_0_[26]
    SLICE_X65Y4          LUT6 (Prop_lut6_I2_O)        0.045    -0.372 r  compClock1Hz/counter[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.372    compClock1Hz/counter[19]_i_1_n_0
    SLICE_X65Y4          FDCE                                         r  compClock1Hz/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.866    -1.238    compClock1Hz/out100MHz
    SLICE_X65Y4          FDCE                                         r  compClock1Hz/counter_reg[19]/C
                         clock pessimism              0.441    -0.797    
    SLICE_X65Y4          FDCE (Hold_fdce_C_D)         0.092    -0.705    compClock1Hz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.705    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 compClock250Hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.073%)  route 0.278ns (59.927%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.440     0.440    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.595    -0.813    compClock250Hz/out100MHz
    SLICE_X62Y4          FDCE                                         r  compClock250Hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.672 f  compClock250Hz/counter_reg[15]/Q
                         net (fo=20, routed)          0.278    -0.394    compClock250Hz/counter[15]
    SLICE_X61Y3          LUT5 (Prop_lut5_I3_O)        0.045    -0.349 r  compClock250Hz/counter[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.349    compClock250Hz/p_0_in[12]
    SLICE_X61Y3          FDCE                                         r  compClock250Hz/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.864    -1.240    compClock250Hz/out100MHz
    SLICE_X61Y3          FDCE                                         r  compClock250Hz/counter_reg[12]/C
                         clock pessimism              0.462    -0.778    
    SLICE_X61Y3          FDCE (Hold_fdce_C_D)         0.092    -0.686    compClock250Hz/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.686    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.337    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         out100MHz_ClockManager
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { compClockManager/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    compClockManager/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X63Y5      compClock1Hz/clockOut_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X65Y3      compClock1Hz/counter_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X65Y3      compClock1Hz/counter_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X63Y3      compClock1Hz/counter_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X63Y3      compClock1Hz/counter_reg[16]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X65Y3      compClock1Hz/counter_reg[17]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X65Y4      compClock1Hz/counter_reg[18]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X65Y4      compClock1Hz/counter_reg[19]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y5      compClock1Hz/clockOut_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y5      compClock1Hz/clockOut_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y3      compClock1Hz/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y3      compClock1Hz/counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y3      compClock1Hz/counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y3      compClock1Hz/counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y3      compClock1Hz/counter_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y3      compClock1Hz/counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y3      compClock1Hz/counter_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y3      compClock1Hz/counter_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y5      compClock1Hz/clockOut_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y3      compClock1Hz/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y3      compClock1Hz/counter_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y3      compClock1Hz/counter_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y3      compClock1Hz/counter_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y3      compClock1Hz/counter_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y4      compClock1Hz/counter_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y4      compClock1Hz/counter_reg[19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y0      compClock1Hz/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y0      compClock1Hz/counter_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  C100Mhz_pin
  To Clock:  out100MHz_ClockManager

Setup :            0  Failing Endpoints,  Worst Slack        1.404ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.684ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.404ns  (required time - arrival time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[1]/CLR
                            (recovery check against rising-edge clock out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 0.456ns (20.265%)  route 1.794ns (79.735%))
  Logic Levels:           0  
  Clock Path Skew:        -5.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns = ( 7.136 - 10.000 ) 
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.445     2.904    compDebouncer/inClock
    SLICE_X62Y12         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456     3.360 f  compDebouncer/Output_reg/Q
                         net (fo=70, routed)          1.794     5.154    compClock250Hz/SR[0]
    SLICE_X61Y1          FDCE                                         f  compClock250Hz/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                   IBUF                         0.000    10.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.162    11.162    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.944 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.525    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.616 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.519     7.136    compClock250Hz/out100MHz
    SLICE_X61Y1          FDCE                                         r  compClock250Hz/counter_reg[1]/C
                         clock pessimism              0.000     7.136    
                         clock uncertainty           -0.173     6.963    
    SLICE_X61Y1          FDCE (Recov_fdce_C_CLR)     -0.405     6.558    compClock250Hz/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          6.558    
                         arrival time                          -5.154    
  -------------------------------------------------------------------
                         slack                                  1.404    

Slack (MET) :             1.404ns  (required time - arrival time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[2]/CLR
                            (recovery check against rising-edge clock out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 0.456ns (20.265%)  route 1.794ns (79.735%))
  Logic Levels:           0  
  Clock Path Skew:        -5.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns = ( 7.136 - 10.000 ) 
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.445     2.904    compDebouncer/inClock
    SLICE_X62Y12         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456     3.360 f  compDebouncer/Output_reg/Q
                         net (fo=70, routed)          1.794     5.154    compClock250Hz/SR[0]
    SLICE_X61Y1          FDCE                                         f  compClock250Hz/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                   IBUF                         0.000    10.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.162    11.162    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.944 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.525    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.616 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.519     7.136    compClock250Hz/out100MHz
    SLICE_X61Y1          FDCE                                         r  compClock250Hz/counter_reg[2]/C
                         clock pessimism              0.000     7.136    
                         clock uncertainty           -0.173     6.963    
    SLICE_X61Y1          FDCE (Recov_fdce_C_CLR)     -0.405     6.558    compClock250Hz/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          6.558    
                         arrival time                          -5.154    
  -------------------------------------------------------------------
                         slack                                  1.404    

Slack (MET) :             1.404ns  (required time - arrival time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[3]/CLR
                            (recovery check against rising-edge clock out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 0.456ns (20.265%)  route 1.794ns (79.735%))
  Logic Levels:           0  
  Clock Path Skew:        -5.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns = ( 7.136 - 10.000 ) 
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.445     2.904    compDebouncer/inClock
    SLICE_X62Y12         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456     3.360 f  compDebouncer/Output_reg/Q
                         net (fo=70, routed)          1.794     5.154    compClock250Hz/SR[0]
    SLICE_X61Y1          FDCE                                         f  compClock250Hz/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                   IBUF                         0.000    10.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.162    11.162    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.944 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.525    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.616 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.519     7.136    compClock250Hz/out100MHz
    SLICE_X61Y1          FDCE                                         r  compClock250Hz/counter_reg[3]/C
                         clock pessimism              0.000     7.136    
                         clock uncertainty           -0.173     6.963    
    SLICE_X61Y1          FDCE (Recov_fdce_C_CLR)     -0.405     6.558    compClock250Hz/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          6.558    
                         arrival time                          -5.154    
  -------------------------------------------------------------------
                         slack                                  1.404    

Slack (MET) :             1.405ns  (required time - arrival time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[13]/CLR
                            (recovery check against rising-edge clock out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 0.456ns (20.271%)  route 1.794ns (79.729%))
  Logic Levels:           0  
  Clock Path Skew:        -5.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns = ( 7.136 - 10.000 ) 
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.445     2.904    compDebouncer/inClock
    SLICE_X62Y12         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456     3.360 f  compDebouncer/Output_reg/Q
                         net (fo=70, routed)          1.794     5.153    compClock1Hz/SR[0]
    SLICE_X65Y3          FDCE                                         f  compClock1Hz/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                   IBUF                         0.000    10.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.162    11.162    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.944 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.525    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.616 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.519     7.136    compClock1Hz/out100MHz
    SLICE_X65Y3          FDCE                                         r  compClock1Hz/counter_reg[13]/C
                         clock pessimism              0.000     7.136    
                         clock uncertainty           -0.173     6.963    
    SLICE_X65Y3          FDCE (Recov_fdce_C_CLR)     -0.405     6.558    compClock1Hz/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          6.558    
                         arrival time                          -5.153    
  -------------------------------------------------------------------
                         slack                                  1.405    

Slack (MET) :             1.405ns  (required time - arrival time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[14]/CLR
                            (recovery check against rising-edge clock out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 0.456ns (20.271%)  route 1.794ns (79.729%))
  Logic Levels:           0  
  Clock Path Skew:        -5.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns = ( 7.136 - 10.000 ) 
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.445     2.904    compDebouncer/inClock
    SLICE_X62Y12         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456     3.360 f  compDebouncer/Output_reg/Q
                         net (fo=70, routed)          1.794     5.153    compClock1Hz/SR[0]
    SLICE_X65Y3          FDCE                                         f  compClock1Hz/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                   IBUF                         0.000    10.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.162    11.162    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.944 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.525    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.616 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.519     7.136    compClock1Hz/out100MHz
    SLICE_X65Y3          FDCE                                         r  compClock1Hz/counter_reg[14]/C
                         clock pessimism              0.000     7.136    
                         clock uncertainty           -0.173     6.963    
    SLICE_X65Y3          FDCE (Recov_fdce_C_CLR)     -0.405     6.558    compClock1Hz/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          6.558    
                         arrival time                          -5.153    
  -------------------------------------------------------------------
                         slack                                  1.405    

Slack (MET) :             1.405ns  (required time - arrival time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[17]/CLR
                            (recovery check against rising-edge clock out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 0.456ns (20.271%)  route 1.794ns (79.729%))
  Logic Levels:           0  
  Clock Path Skew:        -5.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns = ( 7.136 - 10.000 ) 
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.445     2.904    compDebouncer/inClock
    SLICE_X62Y12         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456     3.360 f  compDebouncer/Output_reg/Q
                         net (fo=70, routed)          1.794     5.153    compClock1Hz/SR[0]
    SLICE_X65Y3          FDCE                                         f  compClock1Hz/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                   IBUF                         0.000    10.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.162    11.162    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.944 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.525    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.616 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.519     7.136    compClock1Hz/out100MHz
    SLICE_X65Y3          FDCE                                         r  compClock1Hz/counter_reg[17]/C
                         clock pessimism              0.000     7.136    
                         clock uncertainty           -0.173     6.963    
    SLICE_X65Y3          FDCE (Recov_fdce_C_CLR)     -0.405     6.558    compClock1Hz/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          6.558    
                         arrival time                          -5.153    
  -------------------------------------------------------------------
                         slack                                  1.405    

Slack (MET) :             1.410ns  (required time - arrival time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[0]/CLR
                            (recovery check against rising-edge clock out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.456ns (20.313%)  route 1.789ns (79.687%))
  Logic Levels:           0  
  Clock Path Skew:        -5.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.863ns = ( 7.137 - 10.000 ) 
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.445     2.904    compDebouncer/inClock
    SLICE_X62Y12         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456     3.360 f  compDebouncer/Output_reg/Q
                         net (fo=70, routed)          1.789     5.149    compClock250Hz/SR[0]
    SLICE_X62Y1          FDCE                                         f  compClock250Hz/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                   IBUF                         0.000    10.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.162    11.162    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.944 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.525    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.616 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.520     7.137    compClock250Hz/out100MHz
    SLICE_X62Y1          FDCE                                         r  compClock250Hz/counter_reg[0]/C
                         clock pessimism              0.000     7.137    
                         clock uncertainty           -0.173     6.964    
    SLICE_X62Y1          FDCE (Recov_fdce_C_CLR)     -0.405     6.559    compClock250Hz/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          6.559    
                         arrival time                          -5.149    
  -------------------------------------------------------------------
                         slack                                  1.410    

Slack (MET) :             1.415ns  (required time - arrival time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[0]/CLR
                            (recovery check against rising-edge clock out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        2.241ns  (logic 0.456ns (20.352%)  route 1.785ns (79.648%))
  Logic Levels:           0  
  Clock Path Skew:        -5.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.863ns = ( 7.137 - 10.000 ) 
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.445     2.904    compDebouncer/inClock
    SLICE_X62Y12         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456     3.360 f  compDebouncer/Output_reg/Q
                         net (fo=70, routed)          1.785     5.144    compClock1Hz/SR[0]
    SLICE_X63Y1          FDCE                                         f  compClock1Hz/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                   IBUF                         0.000    10.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.162    11.162    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.944 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.525    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.616 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.520     7.137    compClock1Hz/out100MHz
    SLICE_X63Y1          FDCE                                         r  compClock1Hz/counter_reg[0]/C
                         clock pessimism              0.000     7.137    
                         clock uncertainty           -0.173     6.964    
    SLICE_X63Y1          FDCE (Recov_fdce_C_CLR)     -0.405     6.559    compClock1Hz/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          6.559    
                         arrival time                          -5.144    
  -------------------------------------------------------------------
                         slack                                  1.415    

Slack (MET) :             1.415ns  (required time - arrival time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[8]/CLR
                            (recovery check against rising-edge clock out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        2.241ns  (logic 0.456ns (20.352%)  route 1.785ns (79.648%))
  Logic Levels:           0  
  Clock Path Skew:        -5.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.863ns = ( 7.137 - 10.000 ) 
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.445     2.904    compDebouncer/inClock
    SLICE_X62Y12         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456     3.360 f  compDebouncer/Output_reg/Q
                         net (fo=70, routed)          1.785     5.144    compClock1Hz/SR[0]
    SLICE_X63Y1          FDCE                                         f  compClock1Hz/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                   IBUF                         0.000    10.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.162    11.162    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.944 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.525    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.616 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.520     7.137    compClock1Hz/out100MHz
    SLICE_X63Y1          FDCE                                         r  compClock1Hz/counter_reg[8]/C
                         clock pessimism              0.000     7.137    
                         clock uncertainty           -0.173     6.964    
    SLICE_X63Y1          FDCE (Recov_fdce_C_CLR)     -0.405     6.559    compClock1Hz/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          6.559    
                         arrival time                          -5.144    
  -------------------------------------------------------------------
                         slack                                  1.415    

Slack (MET) :             1.417ns  (required time - arrival time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[4]/CLR
                            (recovery check against rising-edge clock out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        2.237ns  (logic 0.456ns (20.382%)  route 1.781ns (79.618%))
  Logic Levels:           0  
  Clock Path Skew:        -5.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns = ( 7.136 - 10.000 ) 
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.445     2.904    compDebouncer/inClock
    SLICE_X62Y12         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.456     3.360 f  compDebouncer/Output_reg/Q
                         net (fo=70, routed)          1.781     5.141    compClock250Hz/SR[0]
    SLICE_X61Y2          FDCE                                         f  compClock250Hz/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    W5                   IBUF                         0.000    10.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          1.162    11.162    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.944 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     5.525    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.616 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          1.519     7.136    compClock250Hz/out100MHz
    SLICE_X61Y2          FDCE                                         r  compClock250Hz/counter_reg[4]/C
                         clock pessimism              0.000     7.136    
                         clock uncertainty           -0.173     6.963    
    SLICE_X61Y2          FDCE (Recov_fdce_C_CLR)     -0.405     6.558    compClock250Hz/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          6.558    
                         arrival time                          -5.141    
  -------------------------------------------------------------------
                         slack                                  1.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.684ns  (arrival time - required time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/clockOut_reg/CLR
                            (removal check against rising-edge clock out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.141ns (21.955%)  route 0.501ns (78.045%))
  Logic Levels:           0  
  Clock Path Skew:        -2.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.658     0.885    compDebouncer/inClock
    SLICE_X62Y12         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.141     1.026 f  compDebouncer/Output_reg/Q
                         net (fo=70, routed)          0.501     1.527    compClock1Hz/SR[0]
    SLICE_X63Y5          FDCE                                         f  compClock1Hz/clockOut_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.866    -1.238    compClock1Hz/out100MHz
    SLICE_X63Y5          FDCE                                         r  compClock1Hz/clockOut_reg/C
                         clock pessimism              0.000    -1.238    
                         clock uncertainty            0.173    -1.065    
    SLICE_X63Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -1.157    compClock1Hz/clockOut_reg
  -------------------------------------------------------------------
                         required time                          1.157    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  2.684    

Slack (MET) :             2.684ns  (arrival time - required time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[21]/CLR
                            (removal check against rising-edge clock out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.141ns (21.955%)  route 0.501ns (78.045%))
  Logic Levels:           0  
  Clock Path Skew:        -2.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.658     0.885    compDebouncer/inClock
    SLICE_X62Y12         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.141     1.026 f  compDebouncer/Output_reg/Q
                         net (fo=70, routed)          0.501     1.527    compClock1Hz/SR[0]
    SLICE_X63Y5          FDCE                                         f  compClock1Hz/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.866    -1.238    compClock1Hz/out100MHz
    SLICE_X63Y5          FDCE                                         r  compClock1Hz/counter_reg[21]/C
                         clock pessimism              0.000    -1.238    
                         clock uncertainty            0.173    -1.065    
    SLICE_X63Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -1.157    compClock1Hz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          1.157    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  2.684    

Slack (MET) :             2.684ns  (arrival time - required time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[25]/CLR
                            (removal check against rising-edge clock out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.141ns (21.955%)  route 0.501ns (78.045%))
  Logic Levels:           0  
  Clock Path Skew:        -2.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.658     0.885    compDebouncer/inClock
    SLICE_X62Y12         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.141     1.026 f  compDebouncer/Output_reg/Q
                         net (fo=70, routed)          0.501     1.527    compClock1Hz/SR[0]
    SLICE_X63Y5          FDCE                                         f  compClock1Hz/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.866    -1.238    compClock1Hz/out100MHz
    SLICE_X63Y5          FDCE                                         r  compClock1Hz/counter_reg[25]/C
                         clock pessimism              0.000    -1.238    
                         clock uncertainty            0.173    -1.065    
    SLICE_X63Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -1.157    compClock1Hz/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          1.157    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  2.684    

Slack (MET) :             2.684ns  (arrival time - required time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[26]/CLR
                            (removal check against rising-edge clock out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.141ns (21.955%)  route 0.501ns (78.045%))
  Logic Levels:           0  
  Clock Path Skew:        -2.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.658     0.885    compDebouncer/inClock
    SLICE_X62Y12         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.141     1.026 f  compDebouncer/Output_reg/Q
                         net (fo=70, routed)          0.501     1.527    compClock1Hz/SR[0]
    SLICE_X63Y5          FDCE                                         f  compClock1Hz/counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.866    -1.238    compClock1Hz/out100MHz
    SLICE_X63Y5          FDCE                                         r  compClock1Hz/counter_reg[26]/C
                         clock pessimism              0.000    -1.238    
                         clock uncertainty            0.173    -1.065    
    SLICE_X63Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -1.157    compClock1Hz/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          1.157    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  2.684    

Slack (MET) :             2.737ns  (arrival time - required time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[22]/CLR
                            (removal check against rising-edge clock out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.141ns (20.289%)  route 0.554ns (79.711%))
  Logic Levels:           0  
  Clock Path Skew:        -2.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.658     0.885    compDebouncer/inClock
    SLICE_X62Y12         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.141     1.026 f  compDebouncer/Output_reg/Q
                         net (fo=70, routed)          0.554     1.580    compClock1Hz/SR[0]
    SLICE_X65Y5          FDCE                                         f  compClock1Hz/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.866    -1.238    compClock1Hz/out100MHz
    SLICE_X65Y5          FDCE                                         r  compClock1Hz/counter_reg[22]/C
                         clock pessimism              0.000    -1.238    
                         clock uncertainty            0.173    -1.065    
    SLICE_X65Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -1.157    compClock1Hz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          1.157    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  2.737    

Slack (MET) :             2.737ns  (arrival time - required time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[23]/CLR
                            (removal check against rising-edge clock out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.141ns (20.289%)  route 0.554ns (79.711%))
  Logic Levels:           0  
  Clock Path Skew:        -2.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.658     0.885    compDebouncer/inClock
    SLICE_X62Y12         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.141     1.026 f  compDebouncer/Output_reg/Q
                         net (fo=70, routed)          0.554     1.580    compClock1Hz/SR[0]
    SLICE_X65Y5          FDCE                                         f  compClock1Hz/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.866    -1.238    compClock1Hz/out100MHz
    SLICE_X65Y5          FDCE                                         r  compClock1Hz/counter_reg[23]/C
                         clock pessimism              0.000    -1.238    
                         clock uncertainty            0.173    -1.065    
    SLICE_X65Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -1.157    compClock1Hz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          1.157    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  2.737    

Slack (MET) :             2.737ns  (arrival time - required time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[24]/CLR
                            (removal check against rising-edge clock out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.141ns (20.289%)  route 0.554ns (79.711%))
  Logic Levels:           0  
  Clock Path Skew:        -2.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.658     0.885    compDebouncer/inClock
    SLICE_X62Y12         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.141     1.026 f  compDebouncer/Output_reg/Q
                         net (fo=70, routed)          0.554     1.580    compClock1Hz/SR[0]
    SLICE_X65Y5          FDCE                                         f  compClock1Hz/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.866    -1.238    compClock1Hz/out100MHz
    SLICE_X65Y5          FDCE                                         r  compClock1Hz/counter_reg[24]/C
                         clock pessimism              0.000    -1.238    
                         clock uncertainty            0.173    -1.065    
    SLICE_X65Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -1.157    compClock1Hz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          1.157    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  2.737    

Slack (MET) :             2.755ns  (arrival time - required time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[1]/CLR
                            (removal check against rising-edge clock out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.141ns (19.729%)  route 0.574ns (80.271%))
  Logic Levels:           0  
  Clock Path Skew:        -2.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.658     0.885    compDebouncer/inClock
    SLICE_X62Y12         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.141     1.026 f  compDebouncer/Output_reg/Q
                         net (fo=70, routed)          0.574     1.599    compClock1Hz/SR[0]
    SLICE_X65Y0          FDCE                                         f  compClock1Hz/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.867    -1.237    compClock1Hz/out100MHz
    SLICE_X65Y0          FDCE                                         r  compClock1Hz/counter_reg[1]/C
                         clock pessimism              0.000    -1.237    
                         clock uncertainty            0.173    -1.064    
    SLICE_X65Y0          FDCE (Remov_fdce_C_CLR)     -0.092    -1.156    compClock1Hz/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          1.156    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                  2.755    

Slack (MET) :             2.755ns  (arrival time - required time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[2]/CLR
                            (removal check against rising-edge clock out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.141ns (19.729%)  route 0.574ns (80.271%))
  Logic Levels:           0  
  Clock Path Skew:        -2.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.658     0.885    compDebouncer/inClock
    SLICE_X62Y12         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.141     1.026 f  compDebouncer/Output_reg/Q
                         net (fo=70, routed)          0.574     1.599    compClock1Hz/SR[0]
    SLICE_X65Y0          FDCE                                         f  compClock1Hz/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.867    -1.237    compClock1Hz/out100MHz
    SLICE_X65Y0          FDCE                                         r  compClock1Hz/counter_reg[2]/C
                         clock pessimism              0.000    -1.237    
                         clock uncertainty            0.173    -1.064    
    SLICE_X65Y0          FDCE (Remov_fdce_C_CLR)     -0.092    -1.156    compClock1Hz/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          1.156    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                  2.755    

Slack (MET) :             2.755ns  (arrival time - required time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[3]/CLR
                            (removal check against rising-edge clock out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.141ns (19.729%)  route 0.574ns (80.271%))
  Logic Levels:           0  
  Clock Path Skew:        -2.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.658     0.885    compDebouncer/inClock
    SLICE_X62Y12         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDRE (Prop_fdre_C_Q)         0.141     1.026 f  compDebouncer/Output_reg/Q
                         net (fo=70, routed)          0.574     1.599    compClock1Hz/SR[0]
    SLICE_X65Y0          FDCE                                         f  compClock1Hz/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  inClock_IBUF_inst/O
                         net (fo=17, routed)          0.480     0.480    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  compClockManager/inst/clkout1_buf/O
                         net (fo=46, routed)          0.867    -1.237    compClock1Hz/out100MHz
    SLICE_X65Y0          FDCE                                         r  compClock1Hz/counter_reg[3]/C
                         clock pessimism              0.000    -1.237    
                         clock uncertainty            0.173    -1.064    
    SLICE_X65Y0          FDCE (Remov_fdce_C_CLR)     -0.092    -1.156    compClock1Hz/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          1.156    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                  2.755    





