#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001aaf2a161c0 .scope module, "top" "top" 2 4;
 .timescale 0 0;
v000001aaf2a7a3a0_0 .var "a", 31 0;
v000001aaf2a7ac60_0 .var "address", 15 0;
v000001aaf2a7a080_0 .var "alu_control", 2 0;
v000001aaf2a7ae40_0 .var "b", 31 0;
v000001aaf2a7a120_0 .net "read_data", 7 0, L_000001aaf2b8bc60;  1 drivers
v000001aaf2a7ada0_0 .net "result", 31 0, v000001aaf2b8d650_0;  1 drivers
v000001aaf2a7aee0_0 .var "write_data", 7 0;
v000001aaf2a7a440_0 .var "write_enable", 0 0;
v000001aaf2a7abc0_0 .net "zero", 0 0, L_000001aaf2a7a800;  1 drivers
S_000001aaf2b8d380 .scope module, "alu" "ALU" 2 14, 3 1 0, S_000001aaf2a161c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_000001aaf2a7b048 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aaf2b86f10_0 .net/2u *"_ivl_0", 31 0, L_000001aaf2a7b048;  1 drivers
v000001aaf2b87150_0 .net "a", 31 0, v000001aaf2a7a3a0_0;  1 drivers
v000001aaf2b8d510_0 .net "alu_control", 2 0, v000001aaf2a7a080_0;  1 drivers
v000001aaf2b8d5b0_0 .net "b", 31 0, v000001aaf2a7ae40_0;  1 drivers
v000001aaf2b8d650_0 .var "result", 31 0;
v000001aaf2b8d6f0_0 .net "zero", 0 0, L_000001aaf2a7a800;  alias, 1 drivers
E_000001aaf2b89510 .event anyedge, v000001aaf2b8d510_0, v000001aaf2b87150_0, v000001aaf2b8d5b0_0;
L_000001aaf2a7a800 .cmp/eq 32, v000001aaf2b8d650_0, L_000001aaf2a7b048;
S_000001aaf2b8eb10 .scope module, "mem" "memory" 2 15, 4 1 0, S_000001aaf2a161c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "address";
    .port_info 1 /INPUT 8 "write_data";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /OUTPUT 8 "read_data";
L_000001aaf2b8bc60 .functor BUFZ 8, L_000001aaf2a7a4e0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001aaf2b8eca0_0 .net *"_ivl_0", 7 0, L_000001aaf2a7a4e0;  1 drivers
v000001aaf2b8ed40_0 .net *"_ivl_2", 17 0, L_000001aaf2a7af80;  1 drivers
L_000001aaf2a7b090 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001aaf2b8ede0_0 .net *"_ivl_5", 1 0, L_000001aaf2a7b090;  1 drivers
v000001aaf2b8ee80_0 .net "address", 15 0, v000001aaf2a7ac60_0;  1 drivers
v000001aaf2b8ef20 .array "mem", 65535 0, 7 0;
v000001aaf2a238a0_0 .net "read_data", 7 0, L_000001aaf2b8bc60;  alias, 1 drivers
v000001aaf2a7a300_0 .net "write_data", 7 0, v000001aaf2a7aee0_0;  1 drivers
v000001aaf2a7aa80_0 .net "write_enable", 0 0, v000001aaf2a7a440_0;  1 drivers
E_000001aaf2b89190 .event posedge, v000001aaf2a7aa80_0;
L_000001aaf2a7a4e0 .array/port v000001aaf2b8ef20, L_000001aaf2a7af80;
L_000001aaf2a7af80 .concat [ 16 2 0 0], v000001aaf2a7ac60_0, L_000001aaf2a7b090;
    .scope S_000001aaf2b8d380;
T_0 ;
    %wait E_000001aaf2b89510;
    %load/vec4 v000001aaf2b8d510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001aaf2b8d650_0, 0, 32;
    %jmp T_0.6;
T_0.0 ;
    %load/vec4 v000001aaf2b87150_0;
    %load/vec4 v000001aaf2b8d5b0_0;
    %and;
    %store/vec4 v000001aaf2b8d650_0, 0, 32;
    %jmp T_0.6;
T_0.1 ;
    %load/vec4 v000001aaf2b87150_0;
    %load/vec4 v000001aaf2b8d5b0_0;
    %or;
    %store/vec4 v000001aaf2b8d650_0, 0, 32;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v000001aaf2b87150_0;
    %load/vec4 v000001aaf2b8d5b0_0;
    %add;
    %store/vec4 v000001aaf2b8d650_0, 0, 32;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v000001aaf2b87150_0;
    %load/vec4 v000001aaf2b8d5b0_0;
    %sub;
    %store/vec4 v000001aaf2b8d650_0, 0, 32;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v000001aaf2b87150_0;
    %load/vec4 v000001aaf2b8d5b0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v000001aaf2b8d650_0, 0, 32;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001aaf2b8eb10;
T_1 ;
    %wait E_000001aaf2b89190;
    %load/vec4 v000001aaf2a7a300_0;
    %load/vec4 v000001aaf2b8ee80_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aaf2b8ef20, 0, 4;
    %jmp T_1;
    .thread T_1;
    .scope S_000001aaf2a161c0;
T_2 ;
    %pushi/vec4 32768, 0, 32;
    %store/vec4 v000001aaf2a7a3a0_0, 0, 32;
    %pushi/vec4 32768, 0, 32;
    %store/vec4 v000001aaf2a7ae40_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001aaf2a7a080_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001aaf2a7ac60_0, 0, 16;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001aaf2a7aee0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aaf2a7a440_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 28 "$display", "result = %h, zero = %b", v000001aaf2a7ada0_0, v000001aaf2a7abc0_0 {0 0 0};
    %vpi_call 2 29 "$display", "read_data = %h", v000001aaf2a7a120_0 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "MemoryTop.v";
    "./ALU.v";
    "./memory.v";
