<?xml version="1.0" encoding="utf-8"?>

<!--
(c) SCSC 2015-2016 autogenerated by moredump.py as part of 'drun prep'.
  Changes made to this file may cause incorrect behaviour and will be lost if it is regenerated.

  XML file defining registers for perw subsystem moredump
  Chip hash: daac


-->

<subsystem xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.samsung.com ../Registers.xsd"
  name="perw">
  <block name="phy" comment="Phy Capture/playback/BFEE/BFER/DMA registers">
    <register addr="43100000" rw_flags="R" width="4" name="PHY_ID_0" comment='PHY ID 0, ASCII "PHY-"'/>
    <register addr="43100004" rw_flags="R" width="4" name="PHY_ID_1" comment="PHY ID 1, ASCII BANDWIDTH,TX_SS,RX_SS,TC"/>
    <register addr="43100008" rw_flags="RW" width="4" name="PHY_CONFIG[0]" comment="PHY configuration (one for each of the two paths in RSDB builds)"/>
    <register addr="4310000c" rw_flags="RW" width="4" name="PHY_CONFIG[1]" comment="PHY configuration (one for each of the two paths in RSDB builds)"/>
    <register addr="43100010" rw_flags="RW" width="4" name="PHY_RESET" comment="Async reset for phy blocks"/>
    <register addr="43100014" rw_flags="RW" width="4" name="PHY_RAM_POWER" comment="RAM power controls for various sections of the PHY.         For each three bit field, bit 1 is PDE and bit 0 is RETN, normally 0b011 for power off, 0b101 for power on"/>
    <register addr="43100018" rw_flags="RW" width="2" name="PHY_RAM_POWER2" comment="RAM power controls for ON state and transitions from ON to OFF.         Shared between all power sequencers these set the RAM power sequence:         POWER_XX_OFF -&amp;gt;gt; POWER_TURN_ON -&amp;gt;gt; POWER_ON -&amp;gt;gt; POWER_TURN_OFF -&amp;gt;gt; POWER_XX_OFF"/>
    <register addr="4310001c" rw_flags="RW" width="1" name="PHY_SEMAPHORE[0]" comment="General-use mutual exclusion lock for a single resource"/>
    <register addr="43100020" rw_flags="RW" width="1" name="PHY_SEMAPHORE[1]" comment="General-use mutual exclusion lock for a single resource"/>
    <register addr="43100024" rw_flags="RW" width="1" name="PHY_SEMAPHORE[2]" comment="General-use mutual exclusion lock for a single resource"/>
    <register addr="43100028" rw_flags="RW" width="1" name="PHY_SEMAPHORE_3" comment="General-use mutual exclusion lock for up to 3 resources"/>
    <register addr="4310002c" rw_flags="RW" width="4" name="CAPTURE_BASE_ADDR" comment="Capture base address must be 16-byte aligned, four LSBs are ignored"/>
    <register addr="43100030" rw_flags="RW" width="4" name="CAPTURE_BUFFER_LEN" comment="Capture buffer length must be 16-byte aligned, four LSBs are ignored"/>
    <register addr="43100034" rw_flags="RW" width="4" name="CAPTURE_CONTROL" comment="This register controls the data capture features within the capture block"/>
    <register addr="43100038" rw_flags="RW" width="4" name="CAPTURE_INTERVAL_CONTROL" comment="Capture interval settings"/>
    <register addr="4310003c" rw_flags="RW" width="4" name="EVENT_COUNT_CONTROL[0]" comment="This register configure capture trigger events to be counted"/>
    <register addr="43100040" rw_flags="RW" width="4" name="EVENT_COUNT_CONTROL[1]" comment="This register configure capture trigger events to be counted"/>
    <register addr="43100044" rw_flags="R" width="2" name="EVENT_COUNT[0]" comment="Store the event count for EVENT_SEL0...7"/>
    <register addr="43100048" rw_flags="R" width="2" name="EVENT_COUNT[1]" comment="Store the event count for EVENT_SEL0...7"/>
    <register addr="4310004c" rw_flags="R" width="2" name="EVENT_COUNT[2]" comment="Store the event count for EVENT_SEL0...7"/>
    <register addr="43100050" rw_flags="R" width="2" name="EVENT_COUNT[3]" comment="Store the event count for EVENT_SEL0...7"/>
    <register addr="43100054" rw_flags="R" width="2" name="EVENT_COUNT[4]" comment="Store the event count for EVENT_SEL0...7"/>
    <register addr="43100058" rw_flags="R" width="2" name="EVENT_COUNT[5]" comment="Store the event count for EVENT_SEL0...7"/>
    <register addr="4310005c" rw_flags="R" width="2" name="EVENT_COUNT[6]" comment="Store the event count for EVENT_SEL0...7"/>
    <register addr="43100060" rw_flags="R" width="2" name="EVENT_COUNT[7]" comment="Store the event count for EVENT_SEL0...7"/>
    <register addr="43100064" rw_flags="R" width="4" name="CAPTURE_STATUS" comment="Capture and DMA channel state"/>
    <register addr="43100068" rw_flags="R" width="4" name="CAPTURE_CUR_ADDR" comment="Capture current address"/>
    <register addr="4310006c" rw_flags="RW" width="4" name="PLAYBACK_BASE_ADDR" comment="Playback base address must be 16-byte aligned, four LSBs are ignored"/>
    <register addr="43100070" rw_flags="RW" width="4" name="PLAYBACK_BUFFER_LEN" comment="Playback buffer length must be 16-byte aligned, four LSBs are ignored"/>
    <register addr="43100074" rw_flags="RW" width="4" name="PLAYBACK_CONTROL" comment="This register controls the data Playback features within the Playback block"/>
    <register addr="43100078" rw_flags="R" width="4" name="PLAYBACK_STATUS" comment="Playback and DMA channel state"/>
    <register addr="4310007c" rw_flags="R" width="4" name="PLAYBACK_CUR_ADDR" comment="Playback current address"/>
    <register addr="43100080" rw_flags="RW" width="4" name="EVENT_CONTROL_0" comment="enables for event capture"/>
    <register addr="43100084" rw_flags="RW" width="4" name="EVENT_CONTROL_1" comment="enables for event capture"/>
    <register addr="43100088" rw_flags="W" width="4" name="EVENT_GENERATE" comment="generates event from software"/>
    <register addr="4310008c" rw_flags="RW" width="4" name="EVENT_HIGH" comment="high 32 bits of software generated events"/>
    <register addr="43100090" rw_flags="RW" width="4" name="EVENT_MATCH[0]" comment="Event ID matches that generate interrupt or capture trigger"/>
    <register addr="43100094" rw_flags="RW" width="4" name="EVENT_MATCH[1]" comment="Event ID matches that generate interrupt or capture trigger"/>
    <register addr="43100098" rw_flags="RW" width="4" name="EVENT_DMA_BASE_ADDR" comment="Events logging base address must be 16-byte aligned, four LSBs are ignored"/>
    <register addr="4310009c" rw_flags="RW" width="4" name="EVENT_DMA_BUFFER_LEN" comment="Events logging buffer length must be 16-byte aligned, four LSBs are ignored"/>
    <register addr="431000a0" rw_flags="R" width="2" name="EVENT_STATUS" comment="EVENT logging status"/>
    <register addr="431000a4" rw_flags="R" width="4" name="EVENT_DMA_CUR_ADDR" comment="Beamformee0 DMA read current address"/>
    <register addr="431000a8" rw_flags="RW" width="4" name="PHY_DEBUG_SELECT[0]" comment="Controls bits 31:16 and 15:0 of the debug multiplexers' output.         The multiplexers are organized hierarchically,         one nibble controlling multiplexer at each hierarchical level.         Selecting 0 for any of the multiplexer positions disables the debug output,         setting PHY_DEBUG_SELECT_0 for both bus segments to zero disables the clock to any debug logic."/>
    <register addr="431000ac" rw_flags="RW" width="4" name="PHY_DEBUG_SELECT[1]" comment="Controls bits 31:16 and 15:0 of the debug multiplexers' output.         The multiplexers are organized hierarchically,         one nibble controlling multiplexer at each hierarchical level.         Selecting 0 for any of the multiplexer positions disables the debug output,         setting PHY_DEBUG_SELECT_0 for both bus segments to zero disables the clock to any debug logic."/>
    <register addr="431000b0" rw_flags="R" width="4" name="PHY_DEBUG_READ" comment="Reads the instantaneous value of the output of the debug multiplexers."/>
    <register addr="431000b4" rw_flags="RW" width="4" name="PHY_FEATURES_ENABLE" comment="Enable bits for the features implemented in PHY"/>
    <register addr="431000b8" rw_flags="RW" width="1" name="BBA_BF_RX0_DMA_EN" comment="Beamformee 0 DMA channel enable"/>
    <register addr="431000bc" rw_flags="RW" width="4" name="BBA_BF_RX0_DMA_BASE_ADDR" comment="Beamformee 0 base address is treated as 16-byte aligned by the DMA engine.                  The four LSBs are used only to set the initial bit position for the                  first data to be packed. The DMA will write only complete 16-byte words."/>
    <register addr="431000c0" rw_flags="RW" width="2" name="BBA_BF_RX0_DMA_BUFFER_LEN" comment="Beamformee 0 buffer length must be 16-byte aligned, four LSBs are ignored"/>
    <register addr="431000c4" rw_flags="R" width="2" name="BBA_BF_RX0_STATUS" comment="BBA_BF_RX0 status"/>
    <register addr="431000c8" rw_flags="R" width="4" name="BBA_BF_RX0_DMA_CUR_ADDR" comment="Beamformee0 DMA read current address"/>
    <register addr="431000cc" rw_flags="RW" width="1" name="BBA_BF_TX_DMA_CONTROL" comment="This register controls the beamformer angle fetch DMA"/>
    <register addr="431000d0" rw_flags="RW" width="4" name="BBA_BF_TX_DMA_BASE_ADDR" comment="Beamformer angle fetch DMA base address, can be any byte address.                  The base address is treated as 16-byte aligned by the DMA engine.                  The four LSBs are used by the beamformer set the initial bit position for the                  first data to be unpacked."/>
    <register addr="431000d4" rw_flags="RW" width="4" name="BBA_BF_TX_DMA_BUFFER_LEN" comment="Beamformer angle fetch buffer length (bytes)"/>
    <register addr="431000d8" rw_flags="R" width="2" name="BBA_BF_TX_STATUS" comment="BBA_BF_TX_status"/>
    <register addr="431000dc" rw_flags="R" width="4" name="BBA_BF_TX_DMA_CUR_ADDR" comment="Beamformer DMA read current address"/>
    <register addr="431000e0" rw_flags="RW" width="4" name="DMA_INTERRUPT_DISABLE" comment="Interrupt enable/disable and pending events clear"/>
    <register addr="431000e4" rw_flags="RW" width="4" name="DMA_INTERRUPT_ENABLE" comment="Interrupt enable/disable and pending events clear"/>
    <register addr="431000e8" rw_flags="RW" width="4" name="DMA_INTERRUPT_CLEAR" comment="Interrupt enable/disable and pending events clear"/>
  </block>
  <block name="phy_dfe" comment="WLAN digital front end registers">
    <register addr="43110000" rw_flags="RW" width="4" name="DFE_RX_CONFIG[0]" comment="Rx configuration bits"/>
    <register addr="43110004" rw_flags="R" width="4" name="DFE_RX_STATUS[0]" comment="Rx antenna status and latency measurements"/>
    <register addr="43110008" rw_flags="RW" width="1" name="DFE_RX_LNA_PHASE_COMP_CONFIG1[0]" comment="Configuration for LNA phase compensation - WL LNA."/>
    <register addr="4311000c" rw_flags="RW" width="2" name="DFE_RX_LNA_PHASE_COMP_CONFIG2[0]" comment="Configuration for LNA phase compensation - WL LNA."/>
    <register addr="43110010" rw_flags="RW" width="2" name="DFE_RX_NOTCH_CONFIG[0]" comment="This register configures the two notch filters in each of the receive chains.             The lower 5 bits configure the OFDM filter and the next 5 bits the CCK filter. The MSB             enables the notch filter in front of the rx_ctrl module"/>
    <register addr="43110014" rw_flags="R" width="4" name="DFE_RX_NOTCHA_STATUS[0]" comment="Rx status of notch filter A (OFDM) in each of the receive chain."/>
    <register addr="43110018" rw_flags="R" width="4" name="DFE_RX_NOTCHB_STATUS[0]" comment="Rx status of notch filter B (CCK) in each of the receive chain."/>
    <register addr="4311001c" rw_flags="RW" width="2" name="DFE_RX_NOTCH_PRELOAD[0]" comment="This is the value loaded into the memory element of the notch filters if requested"/>
    <register addr="43110020" rw_flags="RW" width="2" name="DFE_SIGANAL_CONFIG[0]" comment="This register configures the signal analyser"/>
    <register addr="43110024" rw_flags="RW" width="4" name="DFE_SIGANAL_FREQ[0]" comment="This sets the frequencies of the tones used by the signal analyser. The value for a             given frequency can be found by multiplying by 65_536 and dividing by 160_000_000.             This sets the frequency of the tone used by the signal analyser."/>
    <register addr="43110028" rw_flags="RW" width="1" name="DFE_RX_COMP_CONFIG1[0]" comment="This register controls phase and magnitude compensation for the receive signals in the             first receive chain, and has a bit which enables frequency compensation for both receive chains."/>
    <register addr="4311002c" rw_flags="RW" width="2" name="DFE_RX_COMP_CONFIG2[0]" comment="Configuration parameters for the averaging block in the Rx IQ Compensation measurement block"/>
    <register addr="43110030" rw_flags="RW" width="2" name="DFE_RX_COMP_DC[0]" comment="This register controls the ADC DC level compensation parameters"/>
    <register addr="43110034" rw_flags="RW" width="2" name="DFE_RX_COMP_DELAY_CONFIG[0]" comment="This register controls the receiver delay compensation parameters"/>
    <register addr="43110038" rw_flags="RW" width="2" name="DFE_RX_COMP_PHASE_CONFIG[0]" comment="Configuration for receiver phase compensation"/>
    <register addr="4311003c" rw_flags="RW" width="2" name="DFE_RX_COMP_AMPL_CONFIG[0]" comment="Configuration for receiver amplitude compensation"/>
    <register addr="43110040" rw_flags="R" width="2" name="DFE_RX_COMP_AUTO_COEFFS[0]" comment="The current values of automatic I/Q trims can be read back from this register.             The trim values are in sign/magnitude format. The phase trim is in the upper 8 bits             and the amplitude trim in the lower 8 bits of this register. By setting the             DFE_RX_COMP_LUT_READ_EN bit in the DFE_RX_COMP_CONFIG1 register,             entries in the compensation table can also be read."/>
    <register addr="43110044" rw_flags="R" width="1" name="DFE_RX_PHASE_COMP_LUT_STATUS[0]" comment="This register reads the current phase compensation LUT entry"/>
    <register addr="43110048" rw_flags="R" width="1" name="DFE_RX_AMPL_COMP_LUT_STATUS[0]" comment="This register reads the current amplitude compensation LUT entry"/>
    <register addr="4311004c" rw_flags="RW" width="4" name="DFE_RX_COMP_MATRIX_I_CONFIG[0]" comment="This register controls the receiver IQ matrix compensation parameters for output I samples."/>
    <register addr="43110050" rw_flags="RW" width="4" name="DFE_RX_COMP_MATRIX_Q_CONFIG[0]" comment="This register controls the receiver IQ matrix compensation parameters for output Q samples."/>
    <register addr="43110054" rw_flags="R" width="4" name="DFE_SIGANAL_CH0_I_OUTPUT[0]" comment="This contains the signed I value generated by channel 0 of the signal analyser"/>
    <register addr="43110058" rw_flags="R" width="4" name="DFE_SIGANAL_CH0_Q_OUTPUT[0]" comment="This contains the signed Q value generated by channel 1 of the signal analyser"/>
    <register addr="4311005c" rw_flags="R" width="4" name="DFE_SIGANAL_CH1_I_OUTPUT[0]" comment="This contains the signed I value generated by channel 1 of the signal analyser"/>
    <register addr="43110060" rw_flags="R" width="4" name="DFE_SIGANAL_CH1_Q_OUTPUT[0]" comment="This contains the signed Q value generated by channel 1 of the signal analyser"/>
    <register addr="43110064" rw_flags="R" width="1" name="DFE_SIGANAL_STATUS[0]" comment="Signal analyser status bits."/>
    <register addr="43110068" rw_flags="RW" width="4" name="DFE_RX_FDIQMC_CONTROL[0]" comment="Frequency dependent Rx IQ Compensation.compensates IQ mismatches based on adaptive filter method"/>
    <register addr="4311006c" rw_flags="RW" width="1" name="DFE_RX_FDIQMC_COEFF_I[0][0]" comment="Frequency dependent Rx IQ Compensation.compensates IQ mismatches based on 5 tap FIR filter"/>
    <register addr="43110070" rw_flags="RW" width="1" name="DFE_RX_FDIQMC_COEFF_I[0][1]" comment="Frequency dependent Rx IQ Compensation.compensates IQ mismatches based on 5 tap FIR filter"/>
    <register addr="43110074" rw_flags="RW" width="1" name="DFE_RX_FDIQMC_COEFF_I[0][2]" comment="Frequency dependent Rx IQ Compensation.compensates IQ mismatches based on 5 tap FIR filter"/>
    <register addr="43110078" rw_flags="RW" width="1" name="DFE_RX_FDIQMC_COEFF_I[0][3]" comment="Frequency dependent Rx IQ Compensation.compensates IQ mismatches based on 5 tap FIR filter"/>
    <register addr="4311007c" rw_flags="RW" width="1" name="DFE_RX_FDIQMC_COEFF_I[0][4]" comment="Frequency dependent Rx IQ Compensation.compensates IQ mismatches based on 5 tap FIR filter"/>
    <register addr="43110080" rw_flags="RW" width="1" name="DFE_RX_FDIQMC_COEFF_Q[0][0]" comment="Frequency dependent Rx IQ Compensation.compensates IQ mismatches based on 5 tap FIR filter"/>
    <register addr="43110084" rw_flags="RW" width="1" name="DFE_RX_FDIQMC_COEFF_Q[0][1]" comment="Frequency dependent Rx IQ Compensation.compensates IQ mismatches based on 5 tap FIR filter"/>
    <register addr="43110088" rw_flags="RW" width="1" name="DFE_RX_FDIQMC_COEFF_Q[0][2]" comment="Frequency dependent Rx IQ Compensation.compensates IQ mismatches based on 5 tap FIR filter"/>
    <register addr="4311008c" rw_flags="RW" width="1" name="DFE_RX_FDIQMC_COEFF_Q[0][3]" comment="Frequency dependent Rx IQ Compensation.compensates IQ mismatches based on 5 tap FIR filter"/>
    <register addr="43110090" rw_flags="RW" width="1" name="DFE_RX_FDIQMC_COEFF_Q[0][4]" comment="Frequency dependent Rx IQ Compensation.compensates IQ mismatches based on 5 tap FIR filter"/>
    <register addr="43110094" rw_flags="RW" width="4" name="DFE_RX_CFO_CONFIG[0]" comment="Carrier frequency offset compensation"/>
    <register addr="43110098" rw_flags="RW" width="4" name="DFE_RX_SCO_INC_BBA[0]" comment="Sampling frequency increment"/>
    <register addr="4311009c" rw_flags="RW" width="4" name="DFE_RX_SCO_INC_BBB[0]" comment="Sampling frequency increment"/>
    <register addr="431100a0" rw_flags="RW" width="4" name="DFE_RX_SCO_INIT[0]" comment="Sampling frequency initial value"/>
    <register addr="431100a4" rw_flags="RW" width="2" name="DFE_RX_SCO_CTRL[0]" comment="Contains a value to use for Half-full in the SCO FIFO and a test mode that overrides the                use of sync detect to enable the SCO operation"/>
    <register addr="431100a8" rw_flags="RW" width="4" name="DFE_RX_CONFIG[1]" comment="Rx configuration bits"/>
    <register addr="431100ac" rw_flags="R" width="4" name="DFE_RX_STATUS[1]" comment="Rx antenna status and latency measurements"/>
    <register addr="431100b0" rw_flags="RW" width="1" name="DFE_RX_LNA_PHASE_COMP_CONFIG1[1]" comment="Configuration for LNA phase compensation - WL LNA."/>
    <register addr="431100b4" rw_flags="RW" width="2" name="DFE_RX_LNA_PHASE_COMP_CONFIG2[1]" comment="Configuration for LNA phase compensation - WL LNA."/>
    <register addr="431100b8" rw_flags="RW" width="2" name="DFE_RX_NOTCH_CONFIG[1]" comment="This register configures the two notch filters in each of the receive chains.             The lower 5 bits configure the OFDM filter and the next 5 bits the CCK filter. The MSB             enables the notch filter in front of the rx_ctrl module"/>
    <register addr="431100bc" rw_flags="R" width="4" name="DFE_RX_NOTCHA_STATUS[1]" comment="Rx status of notch filter A (OFDM) in each of the receive chain."/>
    <register addr="431100c0" rw_flags="R" width="4" name="DFE_RX_NOTCHB_STATUS[1]" comment="Rx status of notch filter B (CCK) in each of the receive chain."/>
    <register addr="431100c4" rw_flags="RW" width="2" name="DFE_RX_NOTCH_PRELOAD[1]" comment="This is the value loaded into the memory element of the notch filters if requested"/>
    <register addr="431100c8" rw_flags="RW" width="2" name="DFE_SIGANAL_CONFIG[1]" comment="This register configures the signal analyser"/>
    <register addr="431100cc" rw_flags="RW" width="4" name="DFE_SIGANAL_FREQ[1]" comment="This sets the frequencies of the tones used by the signal analyser. The value for a             given frequency can be found by multiplying by 65_536 and dividing by 160_000_000.             This sets the frequency of the tone used by the signal analyser."/>
    <register addr="431100d0" rw_flags="RW" width="1" name="DFE_RX_COMP_CONFIG1[1]" comment="This register controls phase and magnitude compensation for the receive signals in the             first receive chain, and has a bit which enables frequency compensation for both receive chains."/>
    <register addr="431100d4" rw_flags="RW" width="2" name="DFE_RX_COMP_CONFIG2[1]" comment="Configuration parameters for the averaging block in the Rx IQ Compensation measurement block"/>
    <register addr="431100d8" rw_flags="RW" width="2" name="DFE_RX_COMP_DC[1]" comment="This register controls the ADC DC level compensation parameters"/>
    <register addr="431100dc" rw_flags="RW" width="2" name="DFE_RX_COMP_DELAY_CONFIG[1]" comment="This register controls the receiver delay compensation parameters"/>
    <register addr="431100e0" rw_flags="RW" width="2" name="DFE_RX_COMP_PHASE_CONFIG[1]" comment="Configuration for receiver phase compensation"/>
    <register addr="431100e4" rw_flags="RW" width="2" name="DFE_RX_COMP_AMPL_CONFIG[1]" comment="Configuration for receiver amplitude compensation"/>
    <register addr="431100e8" rw_flags="R" width="2" name="DFE_RX_COMP_AUTO_COEFFS[1]" comment="The current values of automatic I/Q trims can be read back from this register.             The trim values are in sign/magnitude format. The phase trim is in the upper 8 bits             and the amplitude trim in the lower 8 bits of this register. By setting the             DFE_RX_COMP_LUT_READ_EN bit in the DFE_RX_COMP_CONFIG1 register,             entries in the compensation table can also be read."/>
    <register addr="431100ec" rw_flags="R" width="1" name="DFE_RX_PHASE_COMP_LUT_STATUS[1]" comment="This register reads the current phase compensation LUT entry"/>
    <register addr="431100f0" rw_flags="R" width="1" name="DFE_RX_AMPL_COMP_LUT_STATUS[1]" comment="This register reads the current amplitude compensation LUT entry"/>
    <register addr="431100f4" rw_flags="RW" width="4" name="DFE_RX_COMP_MATRIX_I_CONFIG[1]" comment="This register controls the receiver IQ matrix compensation parameters for output I samples."/>
    <register addr="431100f8" rw_flags="RW" width="4" name="DFE_RX_COMP_MATRIX_Q_CONFIG[1]" comment="This register controls the receiver IQ matrix compensation parameters for output Q samples."/>
    <register addr="431100fc" rw_flags="R" width="4" name="DFE_SIGANAL_CH0_I_OUTPUT[1]" comment="This contains the signed I value generated by channel 0 of the signal analyser"/>
    <register addr="43110100" rw_flags="R" width="4" name="DFE_SIGANAL_CH0_Q_OUTPUT[1]" comment="This contains the signed Q value generated by channel 1 of the signal analyser"/>
    <register addr="43110104" rw_flags="R" width="4" name="DFE_SIGANAL_CH1_I_OUTPUT[1]" comment="This contains the signed I value generated by channel 1 of the signal analyser"/>
    <register addr="43110108" rw_flags="R" width="4" name="DFE_SIGANAL_CH1_Q_OUTPUT[1]" comment="This contains the signed Q value generated by channel 1 of the signal analyser"/>
    <register addr="4311010c" rw_flags="R" width="1" name="DFE_SIGANAL_STATUS[1]" comment="Signal analyser status bits."/>
    <register addr="43110110" rw_flags="RW" width="4" name="DFE_RX_FDIQMC_CONTROL[1]" comment="Frequency dependent Rx IQ Compensation.compensates IQ mismatches based on adaptive filter method"/>
    <register addr="43110114" rw_flags="RW" width="1" name="DFE_RX_FDIQMC_COEFF_I[1][0]" comment="Frequency dependent Rx IQ Compensation.compensates IQ mismatches based on 5 tap FIR filter"/>
    <register addr="43110118" rw_flags="RW" width="1" name="DFE_RX_FDIQMC_COEFF_I[1][1]" comment="Frequency dependent Rx IQ Compensation.compensates IQ mismatches based on 5 tap FIR filter"/>
    <register addr="4311011c" rw_flags="RW" width="1" name="DFE_RX_FDIQMC_COEFF_I[1][2]" comment="Frequency dependent Rx IQ Compensation.compensates IQ mismatches based on 5 tap FIR filter"/>
    <register addr="43110120" rw_flags="RW" width="1" name="DFE_RX_FDIQMC_COEFF_I[1][3]" comment="Frequency dependent Rx IQ Compensation.compensates IQ mismatches based on 5 tap FIR filter"/>
    <register addr="43110124" rw_flags="RW" width="1" name="DFE_RX_FDIQMC_COEFF_I[1][4]" comment="Frequency dependent Rx IQ Compensation.compensates IQ mismatches based on 5 tap FIR filter"/>
    <register addr="43110128" rw_flags="RW" width="1" name="DFE_RX_FDIQMC_COEFF_Q[1][0]" comment="Frequency dependent Rx IQ Compensation.compensates IQ mismatches based on 5 tap FIR filter"/>
    <register addr="4311012c" rw_flags="RW" width="1" name="DFE_RX_FDIQMC_COEFF_Q[1][1]" comment="Frequency dependent Rx IQ Compensation.compensates IQ mismatches based on 5 tap FIR filter"/>
    <register addr="43110130" rw_flags="RW" width="1" name="DFE_RX_FDIQMC_COEFF_Q[1][2]" comment="Frequency dependent Rx IQ Compensation.compensates IQ mismatches based on 5 tap FIR filter"/>
    <register addr="43110134" rw_flags="RW" width="1" name="DFE_RX_FDIQMC_COEFF_Q[1][3]" comment="Frequency dependent Rx IQ Compensation.compensates IQ mismatches based on 5 tap FIR filter"/>
    <register addr="43110138" rw_flags="RW" width="1" name="DFE_RX_FDIQMC_COEFF_Q[1][4]" comment="Frequency dependent Rx IQ Compensation.compensates IQ mismatches based on 5 tap FIR filter"/>
    <register addr="4311013c" rw_flags="RW" width="4" name="DFE_RX_CFO_CONFIG[1]" comment="Carrier frequency offset compensation"/>
    <register addr="43110140" rw_flags="RW" width="4" name="DFE_RX_SCO_INC_BBA[1]" comment="Sampling frequency increment"/>
    <register addr="43110144" rw_flags="RW" width="4" name="DFE_RX_SCO_INC_BBB[1]" comment="Sampling frequency increment"/>
    <register addr="43110148" rw_flags="RW" width="4" name="DFE_RX_SCO_INIT[1]" comment="Sampling frequency initial value"/>
    <register addr="4311014c" rw_flags="RW" width="2" name="DFE_RX_SCO_CTRL[1]" comment="Contains a value to use for Half-full in the SCO FIFO and a test mode that overrides the                use of sync detect to enable the SCO operation"/>
    <register addr="43110150" rw_flags="RW" width="1" name="DFE_SIG_ENABLE" comment="Enable bits for signal generator and signal analyser"/>
    <register addr="43110154" rw_flags="RW" width="4" name="DFE_SIGGEN_CONFIG[0]" comment="Register to control operation of the internal signal generator.             SigGen must be enabled in DFE_SIGGEN_ENABLE to start"/>
    <register addr="43110158" rw_flags="RW" width="2" name="DFE_SIGGEN_CONFIG2[0]" comment="Register to control operation of the internal signal generator - logical extension of DFE_SIGGEN_CONFIG"/>
    <register addr="4311015c" rw_flags="RW" width="2" name="DFE_SIGGEN_FREQ1[0]" comment="This sets the frequency of the primary (only) tone used by the signal generator.             The value for a given frequency can be found by multiplying by 65 536 and dividing by the sample rate of the injection point             (The sample rate is currently 160Msps for TX and 320Msps for RX)."/>
    <register addr="43110160" rw_flags="RW" width="2" name="DFE_SIGGEN_FREQ2[0]" comment="This sets the frequency of the secondary tone used by the signal                   generator. The value for a given frequency can be found by             The value for a given frequency can be found by multiplying by 65 536 and dividing by the sample rate of the injection point             (The sample rate is currently 160Msps for TX and 320Msps for RX)."/>
    <register addr="43110164" rw_flags="RW" width="2" name="DFE_SIGGEN_PHASE[0]" comment="This register has two functions: it is the value preloaded                   into the accumulator used to generate the first tone, so can                   set the phase of that tone relative to the second tone or the                   signal analyser tone. Also, it is used to provide the DC level                   in that mode of operation"/>
    <register addr="43110168" rw_flags="RW" width="4" name="DFE_SIGGEN_CONFIG[1]" comment="Register to control operation of the internal signal generator.             SigGen must be enabled in DFE_SIGGEN_ENABLE to start"/>
    <register addr="4311016c" rw_flags="RW" width="2" name="DFE_SIGGEN_CONFIG2[1]" comment="Register to control operation of the internal signal generator - logical extension of DFE_SIGGEN_CONFIG"/>
    <register addr="43110170" rw_flags="RW" width="2" name="DFE_SIGGEN_FREQ1[1]" comment="This sets the frequency of the primary (only) tone used by the signal generator.             The value for a given frequency can be found by multiplying by 65 536 and dividing by the sample rate of the injection point             (The sample rate is currently 160Msps for TX and 320Msps for RX)."/>
    <register addr="43110174" rw_flags="RW" width="2" name="DFE_SIGGEN_FREQ2[1]" comment="This sets the frequency of the secondary tone used by the signal                   generator. The value for a given frequency can be found by             The value for a given frequency can be found by multiplying by 65 536 and dividing by the sample rate of the injection point             (The sample rate is currently 160Msps for TX and 320Msps for RX)."/>
    <register addr="43110178" rw_flags="RW" width="2" name="DFE_SIGGEN_PHASE[1]" comment="This register has two functions: it is the value preloaded                   into the accumulator used to generate the first tone, so can                   set the phase of that tone relative to the second tone or the                   signal analyser tone. Also, it is used to provide the DC level                   in that mode of operation"/>
    <register addr="4311017c" rw_flags="RW" width="1" name="DFE_TX_CONFIG[0]" comment="Rx configuration bits"/>
    <register addr="43110180" rw_flags="RW" width="4" name="DFE_TX_COMP_LP_OFFSET_CONFIG[0]" comment="This register is a logical extension of DFE_TX_COMP_CONFIG1 and contains          additional Tx compensation values - low power mode"/>
    <register addr="43110184" rw_flags="RW" width="1" name="DFE_TX_COMP_DELAY_CONFIG[0]" comment="This register controls the transmit delay compensation parameters"/>
    <register addr="43110188" rw_flags="RW" width="4" name="DFE_TX_SSF_BANK0[0][0]" comment="Twenty-one 8-bit coeffecients for Tx Spectrum shaping filter bank 0.          Bit 8 of last register is Filter enable bit"/>
    <register addr="4311018c" rw_flags="RW" width="4" name="DFE_TX_SSF_BANK0[0][1]" comment="Twenty-one 8-bit coeffecients for Tx Spectrum shaping filter bank 0.          Bit 8 of last register is Filter enable bit"/>
    <register addr="43110190" rw_flags="RW" width="4" name="DFE_TX_SSF_BANK0[0][2]" comment="Twenty-one 8-bit coeffecients for Tx Spectrum shaping filter bank 0.          Bit 8 of last register is Filter enable bit"/>
    <register addr="43110194" rw_flags="RW" width="4" name="DFE_TX_SSF_BANK0[0][3]" comment="Twenty-one 8-bit coeffecients for Tx Spectrum shaping filter bank 0.          Bit 8 of last register is Filter enable bit"/>
    <register addr="43110198" rw_flags="RW" width="4" name="DFE_TX_SSF_BANK0[0][4]" comment="Twenty-one 8-bit coeffecients for Tx Spectrum shaping filter bank 0.          Bit 8 of last register is Filter enable bit"/>
    <register addr="4311019c" rw_flags="RW" width="4" name="DFE_TX_SSF_BANK0[0][5]" comment="Twenty-one 8-bit coeffecients for Tx Spectrum shaping filter bank 0.          Bit 8 of last register is Filter enable bit"/>
    <register addr="431101a0" rw_flags="RW" width="4" name="DFE_TX_SSF_BANK1[0][0]" comment="Twenty-one 8-bit coeffecients for Tx Spectrum shaping filter bank 1.          Bit 8 of last register is Filter enable bit"/>
    <register addr="431101a4" rw_flags="RW" width="4" name="DFE_TX_SSF_BANK1[0][1]" comment="Twenty-one 8-bit coeffecients for Tx Spectrum shaping filter bank 1.          Bit 8 of last register is Filter enable bit"/>
    <register addr="431101a8" rw_flags="RW" width="4" name="DFE_TX_SSF_BANK1[0][2]" comment="Twenty-one 8-bit coeffecients for Tx Spectrum shaping filter bank 1.          Bit 8 of last register is Filter enable bit"/>
    <register addr="431101ac" rw_flags="RW" width="4" name="DFE_TX_SSF_BANK1[0][3]" comment="Twenty-one 8-bit coeffecients for Tx Spectrum shaping filter bank 1.          Bit 8 of last register is Filter enable bit"/>
    <register addr="431101b0" rw_flags="RW" width="4" name="DFE_TX_SSF_BANK1[0][4]" comment="Twenty-one 8-bit coeffecients for Tx Spectrum shaping filter bank 1.          Bit 8 of last register is Filter enable bit"/>
    <register addr="431101b4" rw_flags="RW" width="4" name="DFE_TX_SSF_BANK1[0][5]" comment="Twenty-one 8-bit coeffecients for Tx Spectrum shaping filter bank 1.          Bit 8 of last register is Filter enable bit"/>
    <register addr="431101b8" rw_flags="RW" width="4" name="DFE_TX_CFO_CONFIG[0]" comment="Carrier frequency offset compensation"/>
    <register addr="431101bc" rw_flags="RW" width="4" name="DFE_TX_SCO_INC[0]" comment="Sampling frequency increment"/>
    <register addr="431101c0" rw_flags="RW" width="4" name="DFE_TX_SCO_INIT[0]" comment="Sampling frequency initial value"/>
    <register addr="431101c4" rw_flags="RW" width="1" name="DFE_TX_SCO_BUFF_DEPTH[0]" comment="Buffer depth. Defines the TX latency"/>
    <register addr="431101c8" rw_flags="RW" width="4" name="DFE_TX_PREDIST_MAP0[0]" comment="Predistortion LUT Mapping"/>
    <register addr="431101cc" rw_flags="RW" width="4" name="DFE_TX_PREDIST_MAP1[0]" comment="Predistortion LUT Mapping"/>
    <register addr="431101d0" rw_flags="RW" width="4" name="DFE_TX_PREDIST_CONFIG_LUT[0][0]" comment="Predistortion LUT Config"/>
    <register addr="431101d4" rw_flags="RW" width="2" name="DFE_TX_PREDIST_CONFIG_GAIN[0][0]" comment="Predistortion gain Config"/>
    <register addr="431101d8" rw_flags="R" width="2" name="DFE_TX_PREDIST_STATUS_ADP[0][0]" comment="Predistortion - Adaption Quality and Signal Power"/>
    <register addr="431101dc" rw_flags="RW" width="4" name="DFE_TX_PREDIST_CONFIG_LUT[0][1]" comment="Predistortion LUT Config"/>
    <register addr="431101e0" rw_flags="RW" width="2" name="DFE_TX_PREDIST_CONFIG_GAIN[0][1]" comment="Predistortion gain Config"/>
    <register addr="431101e4" rw_flags="R" width="2" name="DFE_TX_PREDIST_STATUS_ADP[0][1]" comment="Predistortion - Adaption Quality and Signal Power"/>
    <register addr="431101e8" rw_flags="RW" width="4" name="DFE_TX_PREDIST_CONFIG_LUT[0][2]" comment="Predistortion LUT Config"/>
    <register addr="431101ec" rw_flags="RW" width="2" name="DFE_TX_PREDIST_CONFIG_GAIN[0][2]" comment="Predistortion gain Config"/>
    <register addr="431101f0" rw_flags="R" width="2" name="DFE_TX_PREDIST_STATUS_ADP[0][2]" comment="Predistortion - Adaption Quality and Signal Power"/>
    <register addr="431101f4" rw_flags="RW" width="4" name="DFE_TX_PREDIST_CONFIG_LUT[0][3]" comment="Predistortion LUT Config"/>
    <register addr="431101f8" rw_flags="RW" width="2" name="DFE_TX_PREDIST_CONFIG_GAIN[0][3]" comment="Predistortion gain Config"/>
    <register addr="431101fc" rw_flags="R" width="2" name="DFE_TX_PREDIST_STATUS_ADP[0][3]" comment="Predistortion - Adaption Quality and Signal Power"/>
    <register addr="43110200" rw_flags="RW" width="4" name="DFE_TX_PREDIST_CONFIG_LUT[0][4]" comment="Predistortion LUT Config"/>
    <register addr="43110204" rw_flags="RW" width="2" name="DFE_TX_PREDIST_CONFIG_GAIN[0][4]" comment="Predistortion gain Config"/>
    <register addr="43110208" rw_flags="R" width="2" name="DFE_TX_PREDIST_STATUS_ADP[0][4]" comment="Predistortion - Adaption Quality and Signal Power"/>
    <register addr="4311020c" rw_flags="RW" width="4" name="DFE_TX_PREDIST_CONFIG_LUT[0][5]" comment="Predistortion LUT Config"/>
    <register addr="43110210" rw_flags="RW" width="2" name="DFE_TX_PREDIST_CONFIG_GAIN[0][5]" comment="Predistortion gain Config"/>
    <register addr="43110214" rw_flags="R" width="2" name="DFE_TX_PREDIST_STATUS_ADP[0][5]" comment="Predistortion - Adaption Quality and Signal Power"/>
    <register addr="43110218" rw_flags="RW" width="4" name="DFE_TX_PREDIST_CONFIG_LUT[0][6]" comment="Predistortion LUT Config"/>
    <register addr="4311021c" rw_flags="RW" width="2" name="DFE_TX_PREDIST_CONFIG_GAIN[0][6]" comment="Predistortion gain Config"/>
    <register addr="43110220" rw_flags="R" width="2" name="DFE_TX_PREDIST_STATUS_ADP[0][6]" comment="Predistortion - Adaption Quality and Signal Power"/>
    <register addr="43110224" rw_flags="RW" width="4" name="DFE_TX_PREDIST_CONFIG_LUT[0][7]" comment="Predistortion LUT Config"/>
    <register addr="43110228" rw_flags="RW" width="2" name="DFE_TX_PREDIST_CONFIG_GAIN[0][7]" comment="Predistortion gain Config"/>
    <register addr="4311022c" rw_flags="R" width="2" name="DFE_TX_PREDIST_STATUS_ADP[0][7]" comment="Predistortion - Adaption Quality and Signal Power"/>
    <register addr="43110230" rw_flags="RW" width="4" name="DFE_TX_PREDIST_CONFIG_LUT[0][8]" comment="Predistortion LUT Config"/>
    <register addr="43110234" rw_flags="RW" width="2" name="DFE_TX_PREDIST_CONFIG_GAIN[0][8]" comment="Predistortion gain Config"/>
    <register addr="43110238" rw_flags="R" width="2" name="DFE_TX_PREDIST_STATUS_ADP[0][8]" comment="Predistortion - Adaption Quality and Signal Power"/>
    <register addr="4311023c" rw_flags="RW" width="1" name="DFE_TX_PREDIST_CONFIG1[0]" comment="Predist Mode and gains"/>
    <register addr="43110240" rw_flags="RW" width="4" name="DFE_TX_PREDIST_CONFIG2[0]" comment="Predist LutWr  Config Register. Allow 2 clock cycles between successive writes"/>
    <register addr="43110244" rw_flags="RW" width="2" name="DFE_TX_PREDIST_CONFIG3[0]" comment="Predist LutRd Config Register"/>
    <register addr="43110248" rw_flags="RW" width="2" name="DFE_TX_PREDIST_CONFIG4[0]" comment="Training Mode Config1"/>
    <register addr="4311024c" rw_flags="RW" width="4" name="DFE_TX_PREDIST_CONFIG5[0]" comment="Adaptive FIR coeffs. Coeff pointed to by DFE_FIR_RW_GRP and DFE_FIR_INDEX updated when this register written"/>
    <register addr="43110250" rw_flags="RW" width="4" name="DFE_TX_PREDIST_CONFIG6[0]" comment="Predistortion - Feedback FIR Filter Config1"/>
    <register addr="43110254" rw_flags="RW" width="2" name="DFE_TX_PREDIST_CONFIG7[0]" comment="Predistortion - Feedback FIR Filter Config2"/>
    <register addr="43110258" rw_flags="RW" width="4" name="DFE_TX_PREDIST_CONFIG8[0]" comment="Predistortion - Feedback Notch Mode Config1"/>
    <register addr="4311025c" rw_flags="RW" width="4" name="DFE_TX_PREDIST_CONFIG9[0]" comment="Predistortion - Feedback Notch Mode Config2"/>
    <register addr="43110260" rw_flags="RW" width="4" name="DFE_TX_PREDIST_CONFIG10[0]" comment="Predistortion - Feedback Signal Power Config"/>
    <register addr="43110264" rw_flags="RW" width="1" name="DFE_TX_PREDIST_CONFIG11[0]" comment="DPD Interpolator gain,force enable control register"/>
    <register addr="43110268" rw_flags="RW" width="4" name="DFE_TX_PREDIST_CONFIG12[0]" comment="DPD DC Bias input"/>
    <register addr="4311026c" rw_flags="R" width="4" name="DFE_TX_PREDIST_STATUS1[0]" comment="Predistortion - DC Bias Status"/>
    <register addr="43110270" rw_flags="R" width="4" name="DFE_TX_PREDIST_STATUS2_RE[0]" comment="Predist Mode and block enables, LutRd Config Register"/>
    <register addr="43110274" rw_flags="R" width="4" name="DFE_TX_PREDIST_STATUS2_IM[0]" comment="Predist Mode and block enables, LutRd Config Register"/>
    <register addr="43110278" rw_flags="RW" width="1" name="DFE_TX_CONFIG[1]" comment="Rx configuration bits"/>
    <register addr="4311027c" rw_flags="RW" width="4" name="DFE_TX_COMP_LP_OFFSET_CONFIG[1]" comment="This register is a logical extension of DFE_TX_COMP_CONFIG1 and contains          additional Tx compensation values - low power mode"/>
    <register addr="43110280" rw_flags="RW" width="1" name="DFE_TX_COMP_DELAY_CONFIG[1]" comment="This register controls the transmit delay compensation parameters"/>
    <register addr="43110284" rw_flags="RW" width="4" name="DFE_TX_SSF_BANK0[1][0]" comment="Twenty-one 8-bit coeffecients for Tx Spectrum shaping filter bank 0.          Bit 8 of last register is Filter enable bit"/>
    <register addr="43110288" rw_flags="RW" width="4" name="DFE_TX_SSF_BANK0[1][1]" comment="Twenty-one 8-bit coeffecients for Tx Spectrum shaping filter bank 0.          Bit 8 of last register is Filter enable bit"/>
    <register addr="4311028c" rw_flags="RW" width="4" name="DFE_TX_SSF_BANK0[1][2]" comment="Twenty-one 8-bit coeffecients for Tx Spectrum shaping filter bank 0.          Bit 8 of last register is Filter enable bit"/>
    <register addr="43110290" rw_flags="RW" width="4" name="DFE_TX_SSF_BANK0[1][3]" comment="Twenty-one 8-bit coeffecients for Tx Spectrum shaping filter bank 0.          Bit 8 of last register is Filter enable bit"/>
    <register addr="43110294" rw_flags="RW" width="4" name="DFE_TX_SSF_BANK0[1][4]" comment="Twenty-one 8-bit coeffecients for Tx Spectrum shaping filter bank 0.          Bit 8 of last register is Filter enable bit"/>
    <register addr="43110298" rw_flags="RW" width="4" name="DFE_TX_SSF_BANK0[1][5]" comment="Twenty-one 8-bit coeffecients for Tx Spectrum shaping filter bank 0.          Bit 8 of last register is Filter enable bit"/>
    <register addr="4311029c" rw_flags="RW" width="4" name="DFE_TX_SSF_BANK1[1][0]" comment="Twenty-one 8-bit coeffecients for Tx Spectrum shaping filter bank 1.          Bit 8 of last register is Filter enable bit"/>
    <register addr="431102a0" rw_flags="RW" width="4" name="DFE_TX_SSF_BANK1[1][1]" comment="Twenty-one 8-bit coeffecients for Tx Spectrum shaping filter bank 1.          Bit 8 of last register is Filter enable bit"/>
    <register addr="431102a4" rw_flags="RW" width="4" name="DFE_TX_SSF_BANK1[1][2]" comment="Twenty-one 8-bit coeffecients for Tx Spectrum shaping filter bank 1.          Bit 8 of last register is Filter enable bit"/>
    <register addr="431102a8" rw_flags="RW" width="4" name="DFE_TX_SSF_BANK1[1][3]" comment="Twenty-one 8-bit coeffecients for Tx Spectrum shaping filter bank 1.          Bit 8 of last register is Filter enable bit"/>
    <register addr="431102ac" rw_flags="RW" width="4" name="DFE_TX_SSF_BANK1[1][4]" comment="Twenty-one 8-bit coeffecients for Tx Spectrum shaping filter bank 1.          Bit 8 of last register is Filter enable bit"/>
    <register addr="431102b0" rw_flags="RW" width="4" name="DFE_TX_SSF_BANK1[1][5]" comment="Twenty-one 8-bit coeffecients for Tx Spectrum shaping filter bank 1.          Bit 8 of last register is Filter enable bit"/>
    <register addr="431102b4" rw_flags="RW" width="4" name="DFE_TX_CFO_CONFIG[1]" comment="Carrier frequency offset compensation"/>
    <register addr="431102b8" rw_flags="RW" width="4" name="DFE_TX_SCO_INC[1]" comment="Sampling frequency increment"/>
    <register addr="431102bc" rw_flags="RW" width="4" name="DFE_TX_SCO_INIT[1]" comment="Sampling frequency initial value"/>
    <register addr="431102c0" rw_flags="RW" width="1" name="DFE_TX_SCO_BUFF_DEPTH[1]" comment="Buffer depth. Defines the TX latency"/>
    <register addr="431102c4" rw_flags="RW" width="4" name="DFE_TX_PREDIST_MAP0[1]" comment="Predistortion LUT Mapping"/>
    <register addr="431102c8" rw_flags="RW" width="4" name="DFE_TX_PREDIST_MAP1[1]" comment="Predistortion LUT Mapping"/>
    <register addr="431102cc" rw_flags="RW" width="4" name="DFE_TX_PREDIST_CONFIG_LUT[1][0]" comment="Predistortion LUT Config"/>
    <register addr="431102d0" rw_flags="RW" width="2" name="DFE_TX_PREDIST_CONFIG_GAIN[1][0]" comment="Predistortion gain Config"/>
    <register addr="431102d4" rw_flags="R" width="2" name="DFE_TX_PREDIST_STATUS_ADP[1][0]" comment="Predistortion - Adaption Quality and Signal Power"/>
    <register addr="431102d8" rw_flags="RW" width="4" name="DFE_TX_PREDIST_CONFIG_LUT[1][1]" comment="Predistortion LUT Config"/>
    <register addr="431102dc" rw_flags="RW" width="2" name="DFE_TX_PREDIST_CONFIG_GAIN[1][1]" comment="Predistortion gain Config"/>
    <register addr="431102e0" rw_flags="R" width="2" name="DFE_TX_PREDIST_STATUS_ADP[1][1]" comment="Predistortion - Adaption Quality and Signal Power"/>
    <register addr="431102e4" rw_flags="RW" width="4" name="DFE_TX_PREDIST_CONFIG_LUT[1][2]" comment="Predistortion LUT Config"/>
    <register addr="431102e8" rw_flags="RW" width="2" name="DFE_TX_PREDIST_CONFIG_GAIN[1][2]" comment="Predistortion gain Config"/>
    <register addr="431102ec" rw_flags="R" width="2" name="DFE_TX_PREDIST_STATUS_ADP[1][2]" comment="Predistortion - Adaption Quality and Signal Power"/>
    <register addr="431102f0" rw_flags="RW" width="4" name="DFE_TX_PREDIST_CONFIG_LUT[1][3]" comment="Predistortion LUT Config"/>
    <register addr="431102f4" rw_flags="RW" width="2" name="DFE_TX_PREDIST_CONFIG_GAIN[1][3]" comment="Predistortion gain Config"/>
    <register addr="431102f8" rw_flags="R" width="2" name="DFE_TX_PREDIST_STATUS_ADP[1][3]" comment="Predistortion - Adaption Quality and Signal Power"/>
    <register addr="431102fc" rw_flags="RW" width="4" name="DFE_TX_PREDIST_CONFIG_LUT[1][4]" comment="Predistortion LUT Config"/>
    <register addr="43110300" rw_flags="RW" width="2" name="DFE_TX_PREDIST_CONFIG_GAIN[1][4]" comment="Predistortion gain Config"/>
    <register addr="43110304" rw_flags="R" width="2" name="DFE_TX_PREDIST_STATUS_ADP[1][4]" comment="Predistortion - Adaption Quality and Signal Power"/>
    <register addr="43110308" rw_flags="RW" width="4" name="DFE_TX_PREDIST_CONFIG_LUT[1][5]" comment="Predistortion LUT Config"/>
    <register addr="4311030c" rw_flags="RW" width="2" name="DFE_TX_PREDIST_CONFIG_GAIN[1][5]" comment="Predistortion gain Config"/>
    <register addr="43110310" rw_flags="R" width="2" name="DFE_TX_PREDIST_STATUS_ADP[1][5]" comment="Predistortion - Adaption Quality and Signal Power"/>
    <register addr="43110314" rw_flags="RW" width="4" name="DFE_TX_PREDIST_CONFIG_LUT[1][6]" comment="Predistortion LUT Config"/>
    <register addr="43110318" rw_flags="RW" width="2" name="DFE_TX_PREDIST_CONFIG_GAIN[1][6]" comment="Predistortion gain Config"/>
    <register addr="4311031c" rw_flags="R" width="2" name="DFE_TX_PREDIST_STATUS_ADP[1][6]" comment="Predistortion - Adaption Quality and Signal Power"/>
    <register addr="43110320" rw_flags="RW" width="4" name="DFE_TX_PREDIST_CONFIG_LUT[1][7]" comment="Predistortion LUT Config"/>
    <register addr="43110324" rw_flags="RW" width="2" name="DFE_TX_PREDIST_CONFIG_GAIN[1][7]" comment="Predistortion gain Config"/>
    <register addr="43110328" rw_flags="R" width="2" name="DFE_TX_PREDIST_STATUS_ADP[1][7]" comment="Predistortion - Adaption Quality and Signal Power"/>
    <register addr="4311032c" rw_flags="RW" width="4" name="DFE_TX_PREDIST_CONFIG_LUT[1][8]" comment="Predistortion LUT Config"/>
    <register addr="43110330" rw_flags="RW" width="2" name="DFE_TX_PREDIST_CONFIG_GAIN[1][8]" comment="Predistortion gain Config"/>
    <register addr="43110334" rw_flags="R" width="2" name="DFE_TX_PREDIST_STATUS_ADP[1][8]" comment="Predistortion - Adaption Quality and Signal Power"/>
    <register addr="43110338" rw_flags="RW" width="1" name="DFE_TX_PREDIST_CONFIG1[1]" comment="Predist Mode and gains"/>
    <register addr="4311033c" rw_flags="RW" width="4" name="DFE_TX_PREDIST_CONFIG2[1]" comment="Predist LutWr  Config Register. Allow 2 clock cycles between successive writes"/>
    <register addr="43110340" rw_flags="RW" width="2" name="DFE_TX_PREDIST_CONFIG3[1]" comment="Predist LutRd Config Register"/>
    <register addr="43110344" rw_flags="RW" width="2" name="DFE_TX_PREDIST_CONFIG4[1]" comment="Training Mode Config1"/>
    <register addr="43110348" rw_flags="RW" width="4" name="DFE_TX_PREDIST_CONFIG5[1]" comment="Adaptive FIR coeffs. Coeff pointed to by DFE_FIR_RW_GRP and DFE_FIR_INDEX updated when this register written"/>
    <register addr="4311034c" rw_flags="RW" width="4" name="DFE_TX_PREDIST_CONFIG6[1]" comment="Predistortion - Feedback FIR Filter Config1"/>
    <register addr="43110350" rw_flags="RW" width="2" name="DFE_TX_PREDIST_CONFIG7[1]" comment="Predistortion - Feedback FIR Filter Config2"/>
    <register addr="43110354" rw_flags="RW" width="4" name="DFE_TX_PREDIST_CONFIG8[1]" comment="Predistortion - Feedback Notch Mode Config1"/>
    <register addr="43110358" rw_flags="RW" width="4" name="DFE_TX_PREDIST_CONFIG9[1]" comment="Predistortion - Feedback Notch Mode Config2"/>
    <register addr="4311035c" rw_flags="RW" width="4" name="DFE_TX_PREDIST_CONFIG10[1]" comment="Predistortion - Feedback Signal Power Config"/>
    <register addr="43110360" rw_flags="RW" width="1" name="DFE_TX_PREDIST_CONFIG11[1]" comment="DPD Interpolator gain,force enable control register"/>
    <register addr="43110364" rw_flags="RW" width="4" name="DFE_TX_PREDIST_CONFIG12[1]" comment="DPD DC Bias input"/>
    <register addr="43110368" rw_flags="R" width="4" name="DFE_TX_PREDIST_STATUS1[1]" comment="Predistortion - DC Bias Status"/>
    <register addr="4311036c" rw_flags="R" width="4" name="DFE_TX_PREDIST_STATUS2_RE[1]" comment="Predist Mode and block enables, LutRd Config Register"/>
    <register addr="43110370" rw_flags="R" width="4" name="DFE_TX_PREDIST_STATUS2_IM[1]" comment="Predist Mode and block enables, LutRd Config Register"/>
    <register addr="43110374" rw_flags="RW" width="1" name="DFE_FORCE_CLOCK" comment="Clock enable override"/>
  </block>
  <block name="phy_fleximac" comment="PHY FlexiMAC control and status registers">
    <register addr="43000000" rw_flags="RW" width="4" name="PHY_FLEXIMAC_TX_VECTOR1" comment="Tx parameters required to be set before start of transmission"/>
    <register addr="43000004" rw_flags="RW" width="4" name="PHY_FLEXIMAC_TX_VECTOR1_DFE_RF[0]" comment="DFE and RF Tx parameters required to be set before start of transmission. This register has a size of 2.                   For non-mimo modes register 0 is used. For Mimo modes the two registers are used to allow configuration of the different TX chains"/>
    <register addr="43000008" rw_flags="RW" width="4" name="PHY_FLEXIMAC_TX_VECTOR1_DFE_RF[1]" comment="DFE and RF Tx parameters required to be set before start of transmission. This register has a size of 2.                   For non-mimo modes register 0 is used. For Mimo modes the two registers are used to allow configuration of the different TX chains"/>
    <register addr="4300000c" rw_flags="RW" width="4" name="PHY_FLEXIMAC_TX_VECTOR1_DFE_IQ_COMP1" comment="DFE IQ Compensation Parameters 1"/>
    <register addr="43000010" rw_flags="RW" width="2" name="PHY_FLEXIMAC_TX_VECTOR1_DFE_IQ_COMP2" comment="DFE IQ Compensation Parameters 2"/>
    <register addr="43000014" rw_flags="RW" width="2" name="PHY_FLEXIMAC_TX_VECTOR1_START_DELAY" comment="Delay from TxEnable rising edge detected to data being passed to the DACs"/>
    <register addr="43000018" rw_flags="RW" width="4" name="PHY_FLEXIMAC_TX_VECTOR1_PAPR" comment="PAPR Threshold"/>
    <register addr="4300001c" rw_flags="RW" width="4" name="PHY_FLEXIMAC_TX_VECTOR2_PARAM1" comment="Allows the CPU to write the Tx parameters required before the end of LTF1 transmission"/>
    <register addr="43000020" rw_flags="RW" width="4" name="PHY_FLEXIMAC_TX_VECTOR2_PARAM2" comment="Allows the CPU to write the Tx parameters required before the end of LTF1 transmission"/>
    <register addr="43000024" rw_flags="RW" width="4" name="PHY_FLEXIMAC_TX_VECTOR2_LENGTH" comment="Allows the CPU to write the Tx parameters required before the end of LTF1 transmission"/>
    <register addr="43000028" rw_flags="RW" width="4" name="PHY_FLEXIMAC_TX_VECTOR3" comment="HT-GF: Allows the CPU to write the required Tx parameters before the end of HT-LTF1 transmission.                   all other packet types : Allows the CPU to write the required Tx parameters before the end of LTF2 transmission."/>
    <register addr="4300002c" rw_flags="RW" width="4" name="PHY_FLEXIMAC_TX_SIGNAL_LSIG" comment="L-SIG bytes : by the end of LTF1 transmission"/>
    <register addr="43000030" rw_flags="RW" width="4" name="PHY_FLEXIMAC_TX_SIGNAL_SIG1" comment="HT-GF Bytes            : before the end of HT-LTF1 symbol transmission.                   HT-MM/VHT/HE SIG1 Bytes: before the end of L-LTF2 symbol transmission."/>
    <register addr="43000034" rw_flags="RW" width="4" name="PHY_FLEXIMAC_TX_SIGNAL_SIG2" comment="HT-GF Bytes            : before the end of HT-LTF1 symbol transmission.                   HT-MM/VHT/HE SIG1 Bytes: before the end of L-LTF2 symbol transmission. "/>
    <register addr="43000038" rw_flags="RW" width="4" name="PHY_FLEXIMAC_TX_SIGNAL_SIGB" comment="VHT SIGB Bytes :  before the end of L-LTF2 symbol transmission.."/>
    <register addr="4300003c" rw_flags="R" width="4" name="PHY_FLEXIMAC_TX_STATUS" comment="Tx parameters required to be set before start of transmission"/>
    <register addr="43000040" rw_flags="RW" width="1" name="PHY_FLEXIMAC_TX_SPARE_TIMING_MODEL_FORCE_CRC_ERROR" comment="In Silicon this register is SPARE and available for ECOs. In the Timing Model this         is used to force CRC errors in the transmitted signal fields"/>
    <register addr="43000044" rw_flags="R" width="4" name="PHY_FLEXIMAC_RX_VECTOR1" comment="Rx parameters from received packet, zero when no packet has been received"/>
    <register addr="43000048" rw_flags="R" width="4" name="PHY_FLEXIMAC_RX_VECTOR2" comment="Rx parameters from received packet"/>
    <register addr="4300004c" rw_flags="RW" width="4" name="PHY_FLEXIMAC_RX_TB_VECTOR1" comment="Configuration1 for Rx trigger based packet"/>
    <register addr="43000050" rw_flags="RW" width="4" name="PHY_FLEXIMAC_RX_TB_VECTOR2" comment="Configuration2 for Rx trigger based packet"/>
    <register addr="43000054" rw_flags="R" width="4" name="PHY_FLEXIMAC_RX_FREQ_OFF" comment="Rx frequency offset measurements from received packet per selected antenna (in ppm??? Hz??)"/>
    <register addr="43000058" rw_flags="R" width="4" name="PHY_FLEXIMAC_RX_SIG_QUAL" comment="Rx signal quality measurements from received packet, per selected antenna"/>
    <register addr="4300005c" rw_flags="R" width="4" name="PHY_FLEXIMAC_RX_RCPI" comment="Rx received channel power indicator from received packet per selected antenna, equal to (rx_power_in_dBm+110)*2"/>
    <register addr="43000060" rw_flags="R" width="4" name="PHY_FLEXIMAC_RX_WRSSI[0]" comment="Rx AGC gain related information"/>
    <register addr="43000064" rw_flags="R" width="4" name="PHY_FLEXIMAC_RX_WRSSI[1]" comment="Rx AGC gain related information"/>
    <register addr="43000068" rw_flags="R" width="4" name="PHY_FLEXIMAC_RX_SIGNAL_A" comment="Contents of the Legacy (Non-HT) Signal field"/>
    <register addr="4300006c" rw_flags="R" width="4" name="PHY_FLEXIMAC_RX_HT_SIG1" comment="Contents of the HT-SIG(1) field"/>
    <register addr="43000070" rw_flags="R" width="4" name="PHY_FLEXIMAC_RX_HT_SIG2" comment="Contents of the HT-SIG(2) field"/>
    <register addr="43000074" rw_flags="R" width="4" name="PHY_FLEXIMAC_RX_VHT_SIG_A1" comment="Contents of the VHT-SIG(A1) field"/>
    <register addr="43000078" rw_flags="R" width="4" name="PHY_FLEXIMAC_RX_VHT_SIG_A2" comment="Contents of the HT-SIG(A1) field"/>
    <register addr="4300007c" rw_flags="R" width="4" name="PHY_FLEXIMAC_RX_VHT_SIG_B" comment="Contents of the HT-SIG(B) field"/>
    <register addr="43000080" rw_flags="R" width="4" name="PHY_FLEXIMAC_RX_HE_SIG_A1" comment="Contents of the HE-SIG(A1) field"/>
    <register addr="43000084" rw_flags="R" width="4" name="PHY_FLEXIMAC_RX_HE_SIG_A2" comment="Contents of the HE-SIG(A2) field"/>
    <register addr="43000088" rw_flags="R" width="4" name="PHY_FLEXIMAC_RX_HE_SIG_B_COMMON_PART1" comment="Contents of the HE-SIGB Common Block content_channel[31:0]"/>
    <register addr="4300008c" rw_flags="R" width="4" name="PHY_FLEXIMAC_RX_HE_SIG_B_COMMON_PART2" comment="Contents of the HE-SIGB Common Block content_channe2[31:0]"/>
    <register addr="43000090" rw_flags="R" width="4" name="PHY_FLEXIMAC_RX_HE_SIG_B_COMMON_PART3" comment="Contents of the HE-SIGB Common Block {content_channe2[32],content_channe1[32]} and CRC"/>
    <register addr="43000094" rw_flags="R" width="4" name="PHY_FLEXIMAC_RX_HE_SIG_B_USER0" comment="Contents of the HE-SIGB User field targeted for us (where the STA-ID matches the register         TODO)"/>
    <register addr="43000098" rw_flags="R" width="2" name="PHY_FLEXIMAC_RX_SCRAM_SEED" comment="Received Scrambling Seed"/>
    <register addr="4300009c" rw_flags="R" width="1" name="PHY_FLEXIMAC_RX_UNSUPPORTED" comment="1 indicates PHY format is unsupported, 0 otherwise"/>
    <register addr="430000a0" rw_flags="R" width="4" name="PHY_FLEXIMAC_RX_SIGNAL_RMS_GAIN_COMP_CONT_CH0[0]" comment="OFDM digital energy measured in channel 0 for each Rx antenna.                       The energy is multiplexed on each 20MHz Channel depending on the PHY_CONFIG.PhyConfigPrimaryChan value                       so that the Primary20 Mhz subband is always mapped to Channel 0."/>
    <register addr="430000a4" rw_flags="R" width="4" name="PHY_FLEXIMAC_RX_SIGNAL_RMS_GAIN_COMP_CONT_CH0[1]" comment="OFDM digital energy measured in channel 0 for each Rx antenna.                       The energy is multiplexed on each 20MHz Channel depending on the PHY_CONFIG.PhyConfigPrimaryChan value                       so that the Primary20 Mhz subband is always mapped to Channel 0."/>
    <register addr="430000a8" rw_flags="R" width="4" name="PHY_FLEXIMAC_RX_SIGNAL_RMS_GAIN_COMP_CONT_CH1[0]" comment="OFDM digital energy measured in channel 1 for each Rx antenna.                       The energy is multiplexed on each 20MHz Channel depending on the PHY_CONFIG.PhyConfigPrimaryChan value                       so that the Secondary20 MHz subband is always mapped to Channel 1."/>
    <register addr="430000ac" rw_flags="R" width="4" name="PHY_FLEXIMAC_RX_SIGNAL_RMS_GAIN_COMP_CONT_CH1[1]" comment="OFDM digital energy measured in channel 1 for each Rx antenna.                       The energy is multiplexed on each 20MHz Channel depending on the PHY_CONFIG.PhyConfigPrimaryChan value                       so that the Secondary20 MHz subband is always mapped to Channel 1."/>
    <register addr="430000b0" rw_flags="R" width="4" name="PHY_FLEXIMAC_RX_SIGNAL_RMS_GAIN_COMP_CONT_CH2[0]" comment="OFDM digital energy measured in channel 2 for each Rx antenna.                       The energy is multiplexed on each 20MHz Channel depending on the PHY_CONFIG.PhyConfigPrimaryChan value                       so that Channel 2 always correspond to the Primary2 subband (lower 20MHz band in Secondary 40)"/>
    <register addr="430000b4" rw_flags="R" width="4" name="PHY_FLEXIMAC_RX_SIGNAL_RMS_GAIN_COMP_CONT_CH2[1]" comment="OFDM digital energy measured in channel 2 for each Rx antenna.                       The energy is multiplexed on each 20MHz Channel depending on the PHY_CONFIG.PhyConfigPrimaryChan value                       so that Channel 2 always correspond to the Primary2 subband (lower 20MHz band in Secondary 40)"/>
    <register addr="430000b8" rw_flags="R" width="4" name="PHY_FLEXIMAC_RX_SIGNAL_RMS_GAIN_COMP_CONT_CH3[0]" comment="OFDM digital energy measured in channel 3 for each Rx antenna.                       The energy is multiplexed on each 20MHz Channel depending on the PHY_CONFIG.PhyConfigPrimaryChan value                       so that Channel 3 always correspond to the Secondary2 subband (upper 20MHz band in Secondary 40)"/>
    <register addr="430000bc" rw_flags="R" width="4" name="PHY_FLEXIMAC_RX_SIGNAL_RMS_GAIN_COMP_CONT_CH3[1]" comment="OFDM digital energy measured in channel 3 for each Rx antenna.                       The energy is multiplexed on each 20MHz Channel depending on the PHY_CONFIG.PhyConfigPrimaryChan value                       so that Channel 3 always correspond to the Secondary2 subband (upper 20MHz band in Secondary 40)"/>
    <register addr="430000c0" rw_flags="R" width="4" name="PHY_FLEXIMAC_RX_SIGNAL_RMS_GAIN_COMP_INST_CH0[0]" comment="OFDM digital energy measured in channel 0 for each Rx antenna. This is a fixed value per PPDU reception.                       The energy is multiplexed on each 20MHz Channel depending on the PHY_CONFIG.PhyConfigPrimaryChan value                       so that the Primary20 Mhz subband is always mapped to Channel 0."/>
    <register addr="430000c4" rw_flags="R" width="4" name="PHY_FLEXIMAC_RX_SIGNAL_RMS_GAIN_COMP_INST_CH0[1]" comment="OFDM digital energy measured in channel 0 for each Rx antenna. This is a fixed value per PPDU reception.                       The energy is multiplexed on each 20MHz Channel depending on the PHY_CONFIG.PhyConfigPrimaryChan value                       so that the Primary20 Mhz subband is always mapped to Channel 0."/>
    <register addr="430000c8" rw_flags="R" width="4" name="PHY_FLEXIMAC_RX_SIGNAL_RMS_GAIN_COMP_INST_CH1[0]" comment="OFDM digital energy measured in channel 1 for each Rx antenna. This is a fixed value per PPDU reception.                       The energy is multiplexed on each 20MHz Channel depending on the PHY_CONFIG.PhyConfigPrimaryChan value                       so that the Secondary20 MHz subband is always mapped to Channel 1."/>
    <register addr="430000cc" rw_flags="R" width="4" name="PHY_FLEXIMAC_RX_SIGNAL_RMS_GAIN_COMP_INST_CH1[1]" comment="OFDM digital energy measured in channel 1 for each Rx antenna. This is a fixed value per PPDU reception.                       The energy is multiplexed on each 20MHz Channel depending on the PHY_CONFIG.PhyConfigPrimaryChan value                       so that the Secondary20 MHz subband is always mapped to Channel 1."/>
    <register addr="430000d0" rw_flags="R" width="4" name="PHY_FLEXIMAC_RX_SIGNAL_RMS_GAIN_COMP_INST_CH2[0]" comment="OFDM digital energy measured in channel 2 for each Rx antenna. This is a fixed value per PPDU reception.                       The energy is multiplexed on each 20MHz Channel depending on the PHY_CONFIG.PhyConfigPrimaryChan value                       so that Channel 2 always correspond to the Primary2 subband (lower 20MHz band in Secondary 40)"/>
    <register addr="430000d4" rw_flags="R" width="4" name="PHY_FLEXIMAC_RX_SIGNAL_RMS_GAIN_COMP_INST_CH2[1]" comment="OFDM digital energy measured in channel 2 for each Rx antenna. This is a fixed value per PPDU reception.                       The energy is multiplexed on each 20MHz Channel depending on the PHY_CONFIG.PhyConfigPrimaryChan value                       so that Channel 2 always correspond to the Primary2 subband (lower 20MHz band in Secondary 40)"/>
    <register addr="430000d8" rw_flags="R" width="4" name="PHY_FLEXIMAC_RX_SIGNAL_RMS_GAIN_COMP_INST_CH3[0]" comment="OFDM digital energy measured in channel 3 for each Rx antenna. This is a fixed value per PPDU reception.                       The energy is multiplexed on each 20MHz Channel depending on the PHY_CONFIG.PhyConfigPrimaryChan value                       so that Channel 3 always correspond to the Secondary2 subband (upper 20MHz band in Secondary 40)"/>
    <register addr="430000dc" rw_flags="R" width="4" name="PHY_FLEXIMAC_RX_SIGNAL_RMS_GAIN_COMP_INST_CH3[1]" comment="OFDM digital energy measured in channel 3 for each Rx antenna. This is a fixed value per PPDU reception.                       The energy is multiplexed on each 20MHz Channel depending on the PHY_CONFIG.PhyConfigPrimaryChan value                       so that Channel 3 always correspond to the Secondary2 subband (upper 20MHz band in Secondary 40)"/>
    <register addr="430000e0" rw_flags="R" width="4" name="PHY_FLEXIMAC_RX_CCK_RMS_GAIN_COMP_CONT_20MHZ[0]" comment="CCK energy for each Rx antenna"/>
    <register addr="430000e4" rw_flags="R" width="4" name="PHY_FLEXIMAC_RX_CCK_RMS_GAIN_COMP_CONT_20MHZ[1]" comment="CCK energy for each Rx antenna"/>
    <register addr="430000e8" rw_flags="R" width="4" name="PHY_FLEXIMAC_RX_CCK_RMS_GAIN_COMP_CONT_10MHZ[0]" comment="CCK energy for each Rx antenna within 10MHz"/>
    <register addr="430000ec" rw_flags="R" width="4" name="PHY_FLEXIMAC_RX_CCK_RMS_GAIN_COMP_CONT_10MHZ[1]" comment="CCK energy for each Rx antenna within 10MHz"/>
    <register addr="430000f0" rw_flags="R" width="4" name="PHY_FLEXIMAC_RX_CCK_RMS_GAIN_COMP_INST_20MHZ[0]" comment="CCK energy for each Rx antenna. This is a fixed value per PPDU reception"/>
    <register addr="430000f4" rw_flags="R" width="4" name="PHY_FLEXIMAC_RX_CCK_RMS_GAIN_COMP_INST_20MHZ[1]" comment="CCK energy for each Rx antenna. This is a fixed value per PPDU reception"/>
    <register addr="430000f8" rw_flags="R" width="4" name="PHY_FLEXIMAC_RX_CCK_RMS_GAIN_COMP_INST_10MHZ[0]" comment="CCK energy for each Rx antenna within 10MHz. This is a fixed value per PPDU reception"/>
    <register addr="430000fc" rw_flags="R" width="4" name="PHY_FLEXIMAC_RX_CCK_RMS_GAIN_COMP_INST_10MHZ[1]" comment="CCK energy for each Rx antenna within 10MHz. This is a fixed value per PPDU reception"/>
    <register addr="43000100" rw_flags="R" width="1" name="PHY_FLEXIMAC_RX_GAIN[0]" comment="Digital and analog gain settings applied across the whole operating bandwidth"/>
    <register addr="43000104" rw_flags="R" width="1" name="PHY_FLEXIMAC_RX_GAIN[1]" comment="Digital and analog gain settings applied across the whole operating bandwidth"/>
    <register addr="43000108" rw_flags="R" width="4" name="PHY_FLEXIMAC_RX_STF_AUTOCORRELATION_CH0[0]" comment="STF autocorrelation value on channel 0 for each antenna"/>
    <register addr="4300010c" rw_flags="R" width="4" name="PHY_FLEXIMAC_RX_STF_AUTOCORRELATION_CH0[1]" comment="STF autocorrelation value on channel 0 for each antenna"/>
    <register addr="43000110" rw_flags="R" width="4" name="PHY_FLEXIMAC_RX_STF_AUTOCORRELATION_CH1[0]" comment="STF autocorrelation value on channel 1 for each antenna"/>
    <register addr="43000114" rw_flags="R" width="4" name="PHY_FLEXIMAC_RX_STF_AUTOCORRELATION_CH1[1]" comment="STF autocorrelation value on channel 1 for each antenna"/>
    <register addr="43000118" rw_flags="R" width="4" name="PHY_FLEXIMAC_RX_STF_AUTOCORRELATION_CH2[0]" comment="STF autocorrelation value on channel 2 for each antenna"/>
    <register addr="4300011c" rw_flags="R" width="4" name="PHY_FLEXIMAC_RX_STF_AUTOCORRELATION_CH2[1]" comment="STF autocorrelation value on channel 2 for each antenna"/>
    <register addr="43000120" rw_flags="R" width="4" name="PHY_FLEXIMAC_RX_STF_AUTOCORRELATION_CH3[0]" comment="STF autocorrelation value on channel 3 for each antenna"/>
    <register addr="43000124" rw_flags="R" width="4" name="PHY_FLEXIMAC_RX_STF_AUTOCORRELATION_CH3[1]" comment="STF autocorrelation value on channel 3 for each antenna"/>
    <register addr="43000128" rw_flags="R" width="1" name="PHY_FLEXIMAC_RX_ED[0]" comment="Energy detected on Primary20, Secondary20, Secondary40, Secondary80 for each Rx antenna."/>
    <register addr="4300012c" rw_flags="R" width="1" name="PHY_FLEXIMAC_RX_ED[1]" comment="Energy detected on Primary20, Secondary20, Secondary40, Secondary80 for each Rx antenna."/>
    <register addr="43000130" rw_flags="R" width="1" name="PHY_FLEXIMAC_RX_PACKET_CCA[0]" comment="CCA for each 20MHz subband for each Rx antenna.                       The energy is multiplexed on each 20MHz Channel depending on the PHY_CONFIG.PhyConfigPrimaryChan value                       so that the Primary20 Mhz channel is always mapped to Channel 0;                       Secondary20 MHz is always mapped to Channel 1;                       Channel 2 and Channel 3 always correspond to the Secondary 40. Channel 0 is the lowest 20MHz subband"/>
    <register addr="43000134" rw_flags="R" width="1" name="PHY_FLEXIMAC_RX_PACKET_CCA[1]" comment="CCA for each 20MHz subband for each Rx antenna.                       The energy is multiplexed on each 20MHz Channel depending on the PHY_CONFIG.PhyConfigPrimaryChan value                       so that the Primary20 Mhz channel is always mapped to Channel 0;                       Secondary20 MHz is always mapped to Channel 1;                       Channel 2 and Channel 3 always correspond to the Secondary 40. Channel 0 is the lowest 20MHz subband"/>
    <register addr="43000138" rw_flags="R" width="1" name="PHY_FLEXIMAC_RX_PACKET_START[0]" comment="This is a fine detection using STF symbols on each Rx antenna.                       The Primary20 Mhz channel is always mapped to Channel 0;                       The Secondary20 MHz is always mapped to Channel 1;                       Channel 2 and Channel 3 always correspond to the Secondary 40. Channel 0 is the lowest 20MHz subband"/>
    <register addr="4300013c" rw_flags="R" width="1" name="PHY_FLEXIMAC_RX_PACKET_START[1]" comment="This is a fine detection using STF symbols on each Rx antenna.                       The Primary20 Mhz channel is always mapped to Channel 0;                       The Secondary20 MHz is always mapped to Channel 1;                       Channel 2 and Channel 3 always correspond to the Secondary 40. Channel 0 is the lowest 20MHz subband"/>
    <register addr="43000140" rw_flags="R" width="1" name="PHY_FLEXIMAC_RX_PACKET_SYNC[0]" comment="LTF preamble detection on each Rx antenna and for each 20MHz channel"/>
    <register addr="43000144" rw_flags="R" width="1" name="PHY_FLEXIMAC_RX_PACKET_SYNC[1]" comment="LTF preamble detection on each Rx antenna and for each 20MHz channel"/>
    <register addr="43000148" rw_flags="R" width="1" name="PHY_FLEXIMAC_RX_PAYLOAD_DET[0]" comment="Payload detection on each Rx antenna                       The Primary20 Mhz channel is always mapped to Channel 0;                       The Secondary20 MHz is always mapped to Channel 1;                       Channel 2 and Channel 3 always correspond to the Secondary 40. Channel 0 is the lowest 20MHz subband"/>
    <register addr="4300014c" rw_flags="R" width="1" name="PHY_FLEXIMAC_RX_PAYLOAD_DET[1]" comment="Payload detection on each Rx antenna                       The Primary20 Mhz channel is always mapped to Channel 0;                       The Secondary20 MHz is always mapped to Channel 1;                       Channel 2 and Channel 3 always correspond to the Secondary 40. Channel 0 is the lowest 20MHz subband"/>
    <register addr="43000150" rw_flags="RW" width="4" name="PHY_FLEXIMAC_INTERRUPT_DISABLE" comment="Interrupt enable/disable and pending events clear.       Note that in Mxl450 the CPU interrupts bypass this register and are connected directly       to the CPU interrupt controller. This register can still be used for polling operation."/>
    <register addr="43000154" rw_flags="RW" width="4" name="PHY_FLEXIMAC_INTERRUPT_ENABLE" comment="Interrupt enable/disable and pending events clear.       Note that in Mxl450 the CPU interrupts bypass this register and are connected directly       to the CPU interrupt controller. This register can still be used for polling operation."/>
    <register addr="43000158" rw_flags="RW" width="4" name="PHY_FLEXIMAC_INTERRUPT_CLEAR" comment="Interrupt enable/disable and pending events clear.       Note that in Mxl450 the CPU interrupts bypass this register and are connected directly       to the CPU interrupt controller. This register can still be used for polling operation."/>
    <register addr="4300015c" rw_flags="RW" width="1" name="PHY_FLEXIMAC_OVERRIDE" comment="State machine debug overrides"/>
    <register addr="43000160" rw_flags="R" width="4" name="PHY_FLEXIMAC_STATE" comment="State machine current state of FSM and counters for debug inspection"/>
  </block>
  <block name="wl_bba_0" comment="Wireless LAN OFDM modem registers">
    <register addr="43120000" rw_flags="RW" width="1" name="BB_DIRECTION_FIND_CONFIG_I0" comment="Configuration for direction finder"/>
    <register addr="43120004" rw_flags="R" width="4" name="BB_DIRECTION_FIND_PHASE_I0[0]" comment="This register is used to read the phase of symbol 0 and 1 ."/>
    <register addr="43120008" rw_flags="R" width="4" name="BB_DIRECTION_FIND_PHASE_I0[1]" comment="This register is used to read the phase of symbol 0 and 1 ."/>
    <register addr="4312000c" rw_flags="R" width="4" name="BB_DIRECTION_FIND_PHASE_I0[2]" comment="This register is used to read the phase of symbol 0 and 1 ."/>
    <register addr="43120010" rw_flags="R" width="4" name="BB_DIRECTION_FIND_PHASE_I0[3]" comment="This register is used to read the phase of symbol 0 and 1 ."/>
    <register addr="43120014" rw_flags="R" width="4" name="BB_DIRECTION_FIND_PHASE_I0[4]" comment="This register is used to read the phase of symbol 0 and 1 ."/>
    <register addr="43120018" rw_flags="RW" width="2" name="BB_EVM_CONFIG_I0" comment="Sig-quality configuration"/>
    <register addr="4312001c" rw_flags="RW" width="1" name="BB_IW_EN_CONFIG_I0" comment="IW Enable Config"/>
    <register addr="43120020" rw_flags="RW" width="4" name="BB_CTRACK_CONFIG_I0" comment="Receiver configuration"/>
    <register addr="43120024" rw_flags="RW" width="2" name="BB_CTRACK_MODE_CONFIG_I0" comment="Receiver configuration"/>
    <register addr="43120028" rw_flags="RW" width="1" name="BB_DISABLE_NUDGE_GAIN_I0" comment="Nudge Gain Disable"/>
    <register addr="4312002c" rw_flags="RW" width="2" name="BB_RX_MISC_CONFIG_I0" comment="Receiver config bits"/>
    <register addr="43120030" rw_flags="RW" width="1" name="BB_HE_DCM_SUPPORT_I0" comment="HE DCM support enabled in receiver"/>
    <register addr="43120034" rw_flags="RW" width="1" name="BB_HE_ER_SUPPORT_I0" comment="HE ER support enabled in receiver"/>
    <register addr="43120038" rw_flags="RW" width="1" name="BB_HE_TB_SUPPORT_I0" comment="HE TB support enabled in receiver"/>
    <register addr="4312003c" rw_flags="RW" width="1" name="BB_HE_MU_MIMO_SUPPORT_I0" comment="HE MU-MIMO support enabled in receiver"/>
    <register addr="43120040" rw_flags="RW" width="1" name="BB_VHT_SIGB_COMB_EN_I0" comment="VHT SIGB combine enabled in receiver"/>
    <register addr="43120044" rw_flags="RW" width="2" name="BB_MIMO_RATE_MASK_I0" comment="Control rejection of HT and VHT 40MHz packets with certain MIMO rates"/>
    <register addr="43120048" rw_flags="RW" width="2" name="BB_VHT_SS2_RATE_MASK_I0" comment="Control rejection of VHT two spatial stream packets with certain rates"/>
    <register addr="4312004c" rw_flags="RW" width="4" name="BB_BFEE_CONFIG_I0" comment="Beamforming feedback configuration that is more or less static"/>
    <register addr="43120050" rw_flags="RW" width="2" name="BB_BFEE_CONTROL_I0" comment="Beamforming feedback control that may depend on the received NDPA. Only instance[0] of this register is used."/>
    <register addr="43120054" rw_flags="R" width="2" name="BB_BFEE_CBR_LENGTH_I0" comment="Beamformee CBR Length."/>
    <register addr="43120058" rw_flags="R" width="2" name="BB_CEST_RE_DATA_I0" comment="Real part of data for calibration channel estimation"/>
    <register addr="4312005c" rw_flags="R" width="2" name="BB_CEST_IM_DATA_I0" comment="Imaginary part of data for calibration channel estimation"/>
    <register addr="43120060" rw_flags="R" width="1" name="BB_CEST_LTF_OFFSET_I0" comment="20 MHz Sample offset for values read from BB_CEST_ADDR[8:6]=='000' for an 11a or green-field        packet. Value is in 2's complement. Negative values indicate that the LTF sync is earlier than         the position        indicated by the STF sync."/>
    <register addr="43120064" rw_flags="R" width="2" name="BB_CEST_MAX_I0" comment="Maximum channel estimate value across all Space-Time-Streams (needed to normalise the         channel        estimates sent for calibration purposes)"/>
    <register addr="43120068" rw_flags="R" width="1" name="BB_CEST_STATUS_I0" comment="Status information for calibration support"/>
    <register addr="4312006c" rw_flags="RW" width="1" name="BB_RX_RADIO_CS_CONFIG_I0" comment="RX Radio CS detection configuration for 80MHz bandwidth"/>
    <register addr="43120070" rw_flags="RW" width="4" name="BB_RX_ENERGY_DET_THRESHOLD_I0" comment="RX energy detection threshold for primary and secondary 20MHz channel"/>
    <register addr="43120074" rw_flags="RW" width="4" name="BB_RX_DESENSE_THRESHOLD_I0" comment="RX desensitization threshold"/>
    <register addr="43120078" rw_flags="RW" width="4" name="BB_RX_PAYLOAD_DET_THRESHOLDS_I0" comment="RX payload detection threshold for all subbands"/>
    <register addr="4312007c" rw_flags="RW" width="4" name="BB_RX_PAYLOAD_DET_CONFIG_I0" comment="Payload Detector enables"/>
    <register addr="43120080" rw_flags="RW" width="2" name="BB_CCA_CFG_I0" comment="Energy detection configuration bits"/>
    <register addr="43120084" rw_flags="RW" width="1" name="BB_CCA_AGC_DELAY_SEL_I0" comment="Select ACG delay. 0: no delay; 1-12: from 1 to 12 clock cycles"/>
    <register addr="43120088" rw_flags="RW" width="2" name="BB_CCA_AGC_OFFSET_I0" comment="Signed offset added to the AGC input to the Energy Detect to compensate for different AGC gain ranges in S61X, S620"/>
    <register addr="4312008c" rw_flags="RW" width="1" name="BB_CCA_ENERGY_LEAKAGE_I0" comment="Used to compensate the ammount of energy leakage in each 20MHz band"/>
    <register addr="43120090" rw_flags="RW" width="2" name="BB_CCA_JUMP_DETECTION_CONFIG_I0" comment="configuration registers used for OFDM jump detection"/>
    <register addr="43120094" rw_flags="RW" width="2" name="BB_CCA_LOW_ENERGY_DETECTION_CONFIG_I0" comment="configuration register to monitor the Prim20 band and see if the energy falls below a threshold"/>
    <register addr="43120098" rw_flags="RW" width="4" name="BB_RX_JUMP_DET_RSSI_LIMIT_I0" comment="The Jump Detection should be valid only when the RSSI value is within a particular range"/>
    <register addr="4312009c" rw_flags="RW" width="4" name="BB_LDPC_CONFIG_I0" comment="LDPC configuration"/>
    <register addr="431200a0" rw_flags="RW" width="1" name="BB_CPE_PHASE_REG_EN_I0" comment="Enables the phase reg calculations in RTL"/>
    <register addr="431200a4" rw_flags="R" width="2" name="BB_CPE_PHASE_MAX_I0" comment="Maximum CPE phase of a frame over all symbols"/>
    <register addr="431200a8" rw_flags="R" width="2" name="BB_CPE_PHASE_MIN_I0" comment="Minimum CPE phase of a frame over all symbols"/>
    <register addr="431200ac" rw_flags="R" width="2" name="BB_CPE_PHASE_ACCUM_I0" comment="Phase accumulation of all symbol phase of the frame"/>
    <register addr="431200b0" rw_flags="R" width="2" name="BB_CPE_PHASE_SQR_ACCUM_I0" comment="Accumulation of phase square over all symbols of the frame"/>
    <register addr="431200b4" rw_flags="R" width="2" name="BB_CPE_PHASE_DIFF_ACCUM_I0" comment="Accumulation of phase difference over all symbols of the frame"/>
    <register addr="431200b8" rw_flags="R" width="2" name="BB_CPE_NUM_ACCUM_I0" comment="Number of phases accumulated in the accumulation registers"/>
    <register addr="431200bc" rw_flags="RW" width="2" name="BB_FREQ_TRACK_REG_EN_I0" comment="Enables the frequency reg calculations in RTL"/>
    <register addr="431200c0" rw_flags="R" width="2" name="BB_FREQ_TRACK_MAX_I0" comment="Maximum fine frequency of a frame over all symbols"/>
    <register addr="431200c4" rw_flags="R" width="2" name="BB_FREQ_TRACK_MIN_I0" comment="Minimum fine frequency of a frame over all symbols"/>
    <register addr="431200c8" rw_flags="R" width="4" name="BB_FREQ_TRACK_ACCUM_I0" comment="Fine frequency accumulation of all symbol phase of the frame"/>
    <register addr="431200cc" rw_flags="R" width="4" name="BB_FREQ_TRACK_SQR_ACCUM_I0" comment="Accumulation of fine frequency square over all symbols of the frame"/>
    <register addr="431200d0" rw_flags="R" width="2" name="BB_FREQ_TRACK_NUM_ACCUM_I0" comment="Number of fine frequency accumulated in the accumulation registers"/>
    <register addr="431200d4" rw_flags="R" width="2" name="BB_FREQ_TRACK_NUM_SAT_I0" comment="Number of fine frequency saturated (signed 11bits) in the accumulation registers"/>
    <register addr="431200d8" rw_flags="R" width="2" name="BB_FREQ_TRACK_FREQ_AVG_I0" comment="Number of fine frequency error averaged based on Symbol-by symbol"/>
    <register addr="431200dc" rw_flags="RW" width="1" name="BB_SIGB_SEGPARS_I0" comment="Enable VHTSIGB Segment parsing and deparsing in Transmitter and Receiver"/>
    <register addr="431200e0" rw_flags="RW" width="2" name="BB_RX_SIG_DET_THRES_SNR0_I0" comment="if sig quality snr sum is smaller than rl sig det snr0, scale value0 will set second priority"/>
    <register addr="431200e4" rw_flags="RW" width="2" name="BB_RX_SIG_DET_THRES_SNR1_I0" comment="if sig quality snr sum is smaller than rl sig det snr1, scale value1 will set second priority"/>
    <register addr="431200e8" rw_flags="RW" width="2" name="BB_RX_SIG_DET_THRES_SNR2_I0" comment="if sig quality snr sum is larger than rl sig det snr2, scale value3 will set third priority"/>
    <register addr="431200ec" rw_flags="RW" width="1" name="BB_RX_SIG_DET_THRES_SCALE0_I0" comment="if sig quality snr sum is smaller than rl sig det snr0, scale value0 will set second priority"/>
    <register addr="431200f0" rw_flags="RW" width="1" name="BB_RX_SIG_DET_THRES_SCALE1_I0" comment="if sig quality snr sum is smaller than rl sig det snr1, scale value1 will set second priority"/>
    <register addr="431200f4" rw_flags="RW" width="1" name="BB_RX_SIG_DET_THRES_SCALE2_I0" comment="else, scale value2 will set"/>
    <register addr="431200f8" rw_flags="RW" width="1" name="BB_RX_SIG_DET_THRES_SCALE3_I0" comment="if sig quality snr sum is larger than rl sig det snr2, scale value3 will set third priority"/>
    <register addr="431200fc" rw_flags="RW" width="1" name="BB_RX_SIG_DET_BAND_EDGE_WEIGHT_EN_I0" comment="Weight Enable for band edge sub carriers"/>
    <register addr="43120100" rw_flags="RW" width="2" name="BB_RX_SIG_DET_RESERVED_I0" comment="Reserved register"/>
    <register addr="43120104" rw_flags="RW" width="1" name="BB_RX_SIG_DET_NON_HT_CONFIRM_OFF_I0" comment="0: if clear non ht, rl sig det will be stop 1: rl sig det will always operate when the fft is valid "/>
    <register addr="43120108" rw_flags="RW" width="4" name="BB_RX_SYNC_CONFIG1_I0" comment="synchronizer configuration"/>
    <register addr="4312010c" rw_flags="RW" width="4" name="BB_RX_SYNC_CONFIG2_I0" comment="synchronizer configuration"/>
    <register addr="43120110" rw_flags="RW" width="4" name="BB_RX_SYNC_CONFIG3_I0" comment="synchronizer configuration"/>
    <register addr="43120114" rw_flags="RW" width="4" name="BB_RX_SYNC_CONFIG4_I0" comment="synchronizer configuration in PoP"/>
    <register addr="43120118" rw_flags="RW" width="4" name="BB_RX_SYNC_CONFIG5_I0" comment="synchronizer configuration"/>
    <register addr="4312011c" rw_flags="RW" width="4" name="BB_RX_SYNC_CONFIG6_I0" comment="synchronizer configuration"/>
    <register addr="43120120" rw_flags="RW" width="4" name="BB_RX_SYNC_CONFIG7_I0" comment="synchronizer configuration"/>
    <register addr="43120124" rw_flags="RW" width="2" name="BB_RX_SYNC_CONFIG8_I0" comment="Lower limit on quantization to avoid excessive AGC action"/>
    <register addr="43120128" rw_flags="RW" width="2" name="BB_RX_SYNC_CONFIG9_I0" comment="High limit on quantization to avoid excessive AGC action"/>
    <register addr="4312012c" rw_flags="RW" width="2" name="BB_RX_SYNC_CONFIG10_I0" comment="Number of samples to advance the start the LTF search window"/>
    <register addr="43120130" rw_flags="RW" width="4" name="BB_RX_SYNC_CONFIG11_I0" comment="synchronizer configuration"/>
    <register addr="43120134" rw_flags="RW" width="2" name="BB_RX_SYNC_CONFIG12_I0" comment="synchronizer configuration for new new STBC sync"/>
    <register addr="43120138" rw_flags="RW" width="2" name="BB_RX_SYNC_CONFIG13_I0" comment="synchronizer configuration for new new STBC sync"/>
    <register addr="4312013c" rw_flags="RW" width="4" name="BB_RX_SYNC_CONFIG15_I0" comment="Threshold for comparing the combined STF correlation"/>
    <register addr="43120140" rw_flags="RW" width="4" name="BB_RX_SYNC_CONFIG16_I0" comment=" Threshold for comparing the combined STF correlation"/>
    <register addr="43120144" rw_flags="RW" width="4" name="BB_RX_SYNC_CONFIG17_I0" comment=" First and second 40MHz sync split filter"/>
    <register addr="43120148" rw_flags="RW" width="4" name="BB_RX_SYNC_CONFIG18_I0" comment=" 80MHz sync split filter"/>
    <register addr="4312014c" rw_flags="RW" width="2" name="BB_RX_SYNC_CONFIG19_I0" comment="Configuration for detection logic for CCA primary and secondary"/>
    <register addr="43120150" rw_flags="RW" width="4" name="BB_RX_SYNC_CONFIG20_I0" comment="STF sync detector configuration"/>
    <register addr="43120154" rw_flags="RW" width="2" name="BB_RX_SYNC_CONFIG21_I0" comment="STF sync configuration with spare bits"/>
    <register addr="43120158" rw_flags="RW" width="4" name="BB_RX_SYNC_NOTCH1_I0" comment="Tone notch configuration"/>
    <register addr="4312015c" rw_flags="RW" width="4" name="BB_RX_SYNC_NOTCH2_I0" comment="Tone notch configuration"/>
    <register addr="43120160" rw_flags="RW" width="4" name="BB_RX_SYNC_NOTCH3_I0" comment="Tone notch configuration"/>
    <register addr="43120164" rw_flags="RW" width="4" name="BB_RX_SYNC_NOTCH4_I0" comment="Tone notch configuration"/>
    <register addr="43120168" rw_flags="RW" width="1" name="BB_SYNC_LTF_WEIGHT_COMBINE_MODE_I0" comment="LTF MF weighted combine mode 0: no weight, 1:Bc0+0.75xBc0, 2:Bc0+0.625Bc0, 3:Bc0+0.5Bc0"/>
    <register addr="4312016c" rw_flags="RW" width="1" name="BB_SYNC_LTF_MODE_I0" comment="LTF Peak selection control"/>
    <register addr="43120170" rw_flags="RW" width="1" name="BB_SYNC_LTF_THR2_I0" comment="LTF peak threshold (for index7)"/>
    <register addr="43120174" rw_flags="RW" width="1" name="BB_RX_SYNC_CCA_CFG_I0" comment="Configure to take into account the CCA of each 20M subband for the primary channel"/>
    <register addr="43120178" rw_flags="RW" width="4" name="BB_CEST_SMOOTH_CONFIG_I0" comment="This register is used to control CE and CH smoothing"/>
    <register addr="4312017c" rw_flags="RW" width="4" name="BB_CEST_SMOOTH_SNR_CONFIG_I0" comment="This register is used to control SNR range for CH smoothing"/>
    <register addr="43120180" rw_flags="RW" width="4" name="BB_CEST_SMOOTH_COEFF_A_I0" comment="Delay spread of SM filter sets(x 50nsec) for AWGN case (5bits x 6 SNR ranges)"/>
    <register addr="43120184" rw_flags="RW" width="4" name="BB_CEST_SMOOTH_COEFF_D_I0" comment="Delay spread of SM filter sets(x 50nsec) for fading CH case (5bits x 6 SNR ranges)"/>
    <register addr="43120188" rw_flags="RW" width="4" name="BB_CEST_SMOOTH_COEFF_A_HE1X_I0" comment="Delay spread of SM filter sets(x 50nsec) for HE1X AWGN case (5bits x 6 SNR ranges)"/>
    <register addr="4312018c" rw_flags="RW" width="4" name="BB_CEST_SMOOTH_COEFF_A_HE2X_I0" comment="Delay spread of SM filter sets(x 50nsec) for HE2X AWGN case (5bits x 6 SNR ranges)"/>
    <register addr="43120190" rw_flags="RW" width="4" name="BB_CEST_SMOOTH_COEFF_A_HE4X_I0" comment="Delay spread of SM filter sets(x 50nsec) for HE4X AWGN case (5bits x 6 SNR ranges)"/>
    <register addr="43120194" rw_flags="RW" width="4" name="BB_CEST_SMOOTH_COEFF_D_HE1X_I0" comment="Delay spread of SM filter sets(x 50nsec) for HE1X fading CH case (5bits x 6 SNR ranges)"/>
    <register addr="43120198" rw_flags="RW" width="4" name="BB_CEST_SMOOTH_COEFF_D_HE2X_I0" comment="Delay spread of SM filter sets(x 50nsec) for HE2X fading CH case (5bits x 6 SNR ranges)"/>
    <register addr="4312019c" rw_flags="RW" width="4" name="BB_CEST_SMOOTH_COEFF_D_HE4X_I0" comment="Delay spread of SM filter sets(x 50nsec) for HE4X fading CH case (5bits x 6 SNR ranges)"/>
    <register addr="431201a0" rw_flags="RW" width="4" name="BB_CEST_SMOOTH_COEFF_BF0_A_I0" comment="Delay spread of SM filter sets(x 50nsec) of Nsts1 for BFed AWGN case (5bits x 6 SNR ranges)"/>
    <register addr="431201a4" rw_flags="RW" width="4" name="BB_CEST_SMOOTH_COEFF_BF1_A_I0" comment="Delay spread of SM filter sets(x 50nsec) of Nsts2 for BFed AWGN case (5bits x 6 SNR ranges)"/>
    <register addr="431201a8" rw_flags="RW" width="4" name="BB_CEST_SMOOTH_COEFF_BF0_D_I0" comment="Delay spread of SM filter sets(x 50nsec) of Nsts1 for BFed fading CH case (5bits x 6 SNR ranges)"/>
    <register addr="431201ac" rw_flags="RW" width="4" name="BB_CEST_SMOOTH_COEFF_BF1_D_I0" comment="Delay spread of SM filter sets(x 50nsec) of Nsts2 for BFed fading CH case (5bits x 6 SNR ranges)"/>
    <register addr="431201b0" rw_flags="RW" width="4" name="BB_CHDET_I0" comment="Channel Type Detection"/>
    <register addr="431201b4" rw_flags="RW" width="4" name="BB_CHVAR_THRES_INIT_I0" comment="Channel variance threshold for L-LTF"/>
    <register addr="431201b8" rw_flags="RW" width="4" name="BB_CHVAR_THRES_UPDATE_NONHE_SISO_I0" comment="Channel variance threshold for (V)HT-LTF SISO"/>
    <register addr="431201bc" rw_flags="RW" width="4" name="BB_CHVAR_THRES_UPDATE_NONHE_STBC_I0" comment="Channel variance threshold for (V)HT-LTF STBC"/>
    <register addr="431201c0" rw_flags="RW" width="4" name="BB_CHVAR_THRES_UPDATE_HE_SISO_I0" comment="Channel variance threshold for HE-LTF SISO"/>
    <register addr="431201c4" rw_flags="RW" width="4" name="BB_CHVAR_THRES_UPDATE_HE_STBC_I0" comment="Channel variance threshold for HE-LTF STBC"/>
    <register addr="431201c8" rw_flags="RW" width="2" name="BB_CHDELAY_INIT_I0" comment="Channel delay for L-LTF"/>
    <register addr="431201cc" rw_flags="RW" width="2" name="BB_CHDELAY_UPDATE_NONHE_SISO_I0" comment="Channel delay for (V)HT-LTF SISO"/>
    <register addr="431201d0" rw_flags="RW" width="2" name="BB_CHDELAY_UPDATE_NONHE_STBC_I0" comment="Channel delay for (V)HT-LTF STBC"/>
    <register addr="431201d4" rw_flags="RW" width="2" name="BB_CHDELAY_UPDATE_HE_SISO_I0" comment="Channel delay for HE-LTF SISO"/>
    <register addr="431201d8" rw_flags="RW" width="2" name="BB_CHDELAY_UPDATE_HE_STBC_I0" comment="Channel delay for HE-LTF STBC"/>
    <register addr="431201dc" rw_flags="RW" width="4" name="CHDET_RESERVED_0_I0" comment="Channel Detection Reserved bits 0"/>
    <register addr="431201e0" rw_flags="RW" width="4" name="CHDET_RESERVED_1_I0" comment="Channel Detection Reserved bits 1"/>
    <register addr="431201e4" rw_flags="RW" width="2" name="BB_LEG_DUP_DET_CONFIG_I0" comment="Contains parameters used for Non-HT Duplicate detection for 40MHz mode."/>
    <register addr="431201e8" rw_flags="RW" width="2" name="BB_RX_CONFIG_I0" comment="Receiver configuration"/>
    <register addr="431201ec" rw_flags="RW" width="4" name="BB_FTTRACK_CONFIG_I0" comment="Frequnecy and time offset configuration"/>
    <register addr="431201f0" rw_flags="RW" width="1" name="BB_BBA_FREQ_OFFSET_MASK_CONFIG_I0" comment="Reduce the reliability of soft decsions on inner carriers (+/-1, +/-2) when estimated         frequency        offset exceeds certain thresholds OR permanently reduce the reliability on inner carriers regardless         of        frequency offset."/>
    <register addr="431201f4" rw_flags="RW" width="2" name="BB_DEMAP_NOISE_VARIANCE_I0" comment="DEMAP NOISE VARIANCE Forcing"/>
    <register addr="431201f8" rw_flags="RW" width="1" name="BB_DEMAP_NUDGE_GAIN_ADAPT_I0" comment="When set, apply Radio nudge again"/>
    <register addr="431201fc" rw_flags="RW" width="4" name="BB_SAMP_OFFSET_CONFIG_I0" comment="Sampling offset. Data symbols are sampled at a position -BB_SAMP_OFFSET with respect to         the        beginning of the data part of the symbol."/>
    <register addr="43120200" rw_flags="RW" width="2" name="BB_VHT_SS1_RATE_MASK_I0" comment="Control rejection of VHT 80MHz single spatial stream (or STBC) packets with certain rates"/>
    <register addr="43120204" rw_flags="RW" width="2" name="BB_MRC_CONFIG_BASIC_I0" comment="Control register to configure OFDM Maximum Ratio Combining and Basic MRC block"/>
    <register addr="43120208" rw_flags="RW" width="2" name="BB_MRC_CONFIG_STBC_I0" comment="Unused register"/>
    <register addr="4312020c" rw_flags="RW" width="2" name="BB_MRC_CONFIG_STREAM2_I0" comment="Unused register"/>
    <register addr="43120210" rw_flags="RW" width="2" name="BB_MRC_CONFIG_FINAL_I0" comment="Unused register"/>
    <register addr="43120214" rw_flags="RW" width="1" name="BB_MRC_NONCONT_BANDS_I0" comment="Control register to whether MRC non contiguous bands or not."/>
    <register addr="43120218" rw_flags="RW" width="2" name="BB_PTW70_CONFIG_I0" comment="Setup to allow detection and control relating to packets with strong phase wobble such         as        those from PTW70 test equipment"/>
    <register addr="4312021c" rw_flags="RW" width="2" name="BB_PTW70_CONFIG2_I0" comment="Setup 2 to allow detection and control relating to packets with strong phase wobble such        as those from PTW70 test equipment"/>
    <register addr="43120220" rw_flags="RW" width="1" name="BB_LDPC_OFFSET_AWGN_I0" comment="Min-Sum algorithm offset for LDPC decoder for AWGN"/>
    <register addr="43120224" rw_flags="RW" width="1" name="BB_LDPC_OFFSET_FADING_I0" comment="Min-Sum algorithm offset for LDPC decoder for FADING"/>
    <register addr="43120228" rw_flags="RW" width="4" name="BB_QAM1024_ENABLE_I0" comment="QAM1024 Support Enable"/>
    <register addr="4312022c" rw_flags="RW" width="4" name="BB_IW_CONFIG_I0" comment="IW Configuration registers"/>
    <register addr="43120230" rw_flags="RW" width="1" name="BB_VLTF_SNR_FORCING_I0" comment="Update VHT/HE LTF SNR"/>
    <register addr="43120234" rw_flags="RW" width="1" name="BB_EN_NUDGEAGAIN_I0" comment="Configure HT-STF, VHT-STF, HE-STF nudge again enalbe"/>
    <register addr="43120238" rw_flags="RW" width="4" name="BB_LTF_SYNC_LATENCY_I0" comment="Number of 20M clock cycles of LTF peak calculation latency"/>
    <register addr="4312023c" rw_flags="RW" width="2" name="BB_LPE_CONFIG_I0" comment="Linear phase estimation configuration"/>
    <register addr="43120240" rw_flags="RW" width="2" name="BB_BBA_FREQ_OFFSET_MASK_CFG_MA_SC_20M_I0" comment="Reduce the reliability of soft decision on the most affected subcarriers for 20/40MHz         bandwidth         (1 2 3 or -1 -2 -3, when offset frequency is positive,, it corresponds to -1 -2 and -3"/>
    <register addr="43120244" rw_flags="RW" width="2" name="BB_BBA_FREQ_OFFSET_MASK_CFG_LA_SC_20M_I0" comment="Reduce the reliability of soft decision on the less affected subcarriers for 20/40MHz         bandwidth         (1 2 3 or -1 -2 -3, when offset frequency is positive,, it corresponds to 1 2 and 3"/>
    <register addr="43120248" rw_flags="RW" width="2" name="BB_RX_DEMAP_METRIC_A_I0" comment="Demapper soft-decision metric as used by the Viterbi decoder"/>
    <register addr="4312024c" rw_flags="RW" width="2" name="BB_RX_DEMAP_METRIC_B_I0" comment="Demapper soft-decision metric as used by the Viterbi decoder"/>
    <register addr="43120250" rw_flags="RW" width="2" name="BB_SOFT_WEIGH_FREQ_OFFSET_HIGH_THRESH_20M_40M_I0" comment="the high threshold value for frequency offset in soft weigh for 20/40MHz bandwidth, it         is        derived by 122 KHz/20 MHz * 2^16"/>
    <register addr="43120254" rw_flags="RW" width="2" name="BB_SOFT_WEIGH_FREQ_OFFSET_LOW_THRESH_20M_40M_I0" comment="the low threshold value for frequency offset in soft weigh for 20/40MHz bandwidth, it         is        derived by 50 KHz/20 MHz * 2^16"/>
    <register addr="43120258" rw_flags="RW" width="4" name="BB_DEMAP_QFAC_SISO_BCC_AWGN_I0" comment="DEMAP SISO BCC AWGN QFAC configuration"/>
    <register addr="4312025c" rw_flags="RW" width="2" name="BB_DEMAP_QFAC_SISO_BCC_FADING_I0" comment="DEMAP SISO BCC FADING QFAC configuration"/>
    <register addr="43120260" rw_flags="RW" width="4" name="BB_DEMAP_QFAC_SISO_BCC_FADING_MCS7_I0" comment="DEMAP SISO BCC FADING MCS7 QFAC configuration"/>
    <register addr="43120264" rw_flags="RW" width="4" name="BB_DEMAP_QFAC_SISO_BCC_FADING_MCS8_I0" comment="DEMAP SISO BCC FADING MCS8 QFAC configuration"/>
    <register addr="43120268" rw_flags="RW" width="4" name="BB_DEMAP_QFAC_SISO_BCC_FADING_MCS9_I0" comment="DEMAP SISO BCC FADING MCS9 QFAC configuration"/>
    <register addr="4312026c" rw_flags="RW" width="4" name="BB_DEMAP_QFAC_SISO_LDPC_AWGN_I0" comment="DEMAP SISO LDPC AWGN QFAC configuration"/>
    <register addr="43120270" rw_flags="RW" width="2" name="BB_DEMAP_QFAC_SISO_LDPC_FADING_MCS0_I0" comment="DEMAP SISO LDPC FADING MCS0 QFAC configuration"/>
    <register addr="43120274" rw_flags="RW" width="2" name="BB_DEMAP_QFAC_SISO_LDPC_FADING_MCS1_I0" comment="DEMAP SISO LDPC FADING MCS1 QFAC configuration"/>
    <register addr="43120278" rw_flags="RW" width="2" name="BB_DEMAP_QFAC_SISO_LDPC_FADING_MCS2_I0" comment="DEMAP SISO LDPC FADING MCS2 QFAC configuration"/>
    <register addr="4312027c" rw_flags="RW" width="2" name="BB_DEMAP_QFAC_SISO_LDPC_FADING_MCS3_I0" comment="DEMAP SISO LDPC FADING MCS3 QFAC configuration"/>
    <register addr="43120280" rw_flags="RW" width="2" name="BB_DEMAP_QFAC_SISO_LDPC_FADING_MCS4_I0" comment="DEMAP SISO LDPC FADING MCS4 QFAC configuration"/>
    <register addr="43120284" rw_flags="RW" width="2" name="BB_DEMAP_QFAC_SISO_LDPC_FADING_MCS5_I0" comment="DEMAP SISO LDPC FADING MCS5 QFAC configuration"/>
    <register addr="43120288" rw_flags="RW" width="2" name="BB_DEMAP_QFAC_SISO_LDPC_FADING_MCS6_I0" comment="DEMAP SISO LDPC FADING MCS6 QFAC configuration"/>
    <register addr="4312028c" rw_flags="RW" width="2" name="BB_DEMAP_QFAC_SISO_LDPC_FADING_MCS7_I0" comment="DEMAP SISO LDPC FADING MCS7 QFAC configuration"/>
    <register addr="43120290" rw_flags="RW" width="2" name="BB_DEMAP_QFAC_SISO_LDPC_FADING_MCS8_I0" comment="DEMAP SISO LDPC FADING MCS8 QFAC configuration"/>
    <register addr="43120294" rw_flags="RW" width="2" name="BB_DEMAP_QFAC_SISO_LDPC_FADING_MCS9_I0" comment="DEMAP SISO LDPC FADING MCS9 QFAC configuration"/>
    <register addr="43120298" rw_flags="RW" width="2" name="BB_DEMAP_QFAC_SISO_LDPC_FADING_MCS10_I0" comment="DEMAP SISO LDPC FADING MCS10 QFAC configuration"/>
    <register addr="4312029c" rw_flags="RW" width="2" name="BB_DEMAP_QFAC_SISO_LDPC_FADING_MCS11_I0" comment="DEMAP SISO LDPC FADING MCS11 QFAC configuration"/>
    <register addr="431202a0" rw_flags="RW" width="4" name="BB_DEMAP_QFAC_STBC_BCC_AWGN_I0" comment="DEMAP STBC BCC AWGN QFAC configuration"/>
    <register addr="431202a4" rw_flags="RW" width="4" name="BB_DEMAP_QFAC_STBC_BCC_FADING_I0" comment="DEMAP STBC BCC FADING QFAC configuration"/>
    <register addr="431202a8" rw_flags="RW" width="4" name="BB_DEMAP_QFAC_STBC_LDPC_AWGN_I0" comment="DEMAP STBC LDPC AWGN QFAC configuration"/>
    <register addr="431202ac" rw_flags="RW" width="4" name="BB_DEMAP_QFAC_STBC_LDPC_FADING_I0" comment="DEMAP STBC LDPC FADING QFAC configuration"/>
    <register addr="431202b0" rw_flags="RW" width="2" name="BB_DEMAP_LLR_DOWN_I0" comment="DEMAP LLR DOWN configuration"/>
    <register addr="431202b4" rw_flags="RW" width="4" name="BB_DEMAP_QFAC_BF_LDPC_AWGN_I0" comment="DEMAP BEAMFORM LDPC AWGN QFAC configuration"/>
    <register addr="431202b8" rw_flags="RW" width="4" name="BB_DEMAP_QFAC_BF_LDPC_FADING_I0" comment="DEMAP BEAMFORM LDPC FADING QFAC configuration"/>
    <register addr="431202bc" rw_flags="RW" width="1" name="BB_DEMAP_QFAC_MUMIMO_I0" comment="Q-factor LUT for MU-MIMO"/>
    <register addr="431202c0" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_BCC_AWGN_I0" comment="MLD MIMO BCC AWGN QFAC configuration"/>
    <register addr="431202c4" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_BCC_FADING_MCS0_I0" comment="DEMAP MIMO BCC FADING MCS0 QFAC configuration"/>
    <register addr="431202c8" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_BCC_FADING_MCS1_I0" comment="DEMAP MIMO BCC FADING MCS1 QFAC configuration"/>
    <register addr="431202cc" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_BCC_FADING_MCS2_I0" comment="DEMAP MIMO BCC FADING MCS2 QFAC configuration"/>
    <register addr="431202d0" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_BCC_FADING_MCS3_I0" comment="DEMAP MIMO BCC FADING MCS3 QFAC configuration"/>
    <register addr="431202d4" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_BCC_FADING_MCS4_I0" comment="DEMAP MIMO BCC FADING MCS4 QFAC configuration"/>
    <register addr="431202d8" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_BCC_FADING_MCS5_I0" comment="DEMAP MIMO BCC FADING MCS5 QFAC configuration"/>
    <register addr="431202dc" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_BCC_FADING_MCS6_I0" comment="DEMAP MIMO BCC FADING MCS6 QFAC configuration"/>
    <register addr="431202e0" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_BCC_FADING_MCS7_I0" comment="DEMAP MIMO BCC FADING MCS7 QFAC configuration"/>
    <register addr="431202e4" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_BCC_FADING_MCS8_I0" comment="DEMAP MIMO BCC FADING MCS8 QFAC configuration"/>
    <register addr="431202e8" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_BCC_FADING_MCS9_I0" comment="DEMAP MIMO BCC FADING MCS9 QFAC configuration"/>
    <register addr="431202ec" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_LDPC_AWGN_I0" comment="MLD MIMO LDPC AWGN QFAC configuration"/>
    <register addr="431202f0" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_LDPC_FADING_MCS0_I0" comment="DEMAP MIMO LDPC FADING MCS0 QFAC configuration"/>
    <register addr="431202f4" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_LDPC_FADING_MCS1_I0" comment="DEMAP MIMO LDPC FADING MCS1 QFAC configuration"/>
    <register addr="431202f8" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_LDPC_FADING_MCS2_I0" comment="DEMAP MIMO LDPC FADING MCS2 QFAC configuration"/>
    <register addr="431202fc" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_LDPC_FADING_MCS3_I0" comment="DEMAP MIMO LDPC FADING MCS3 QFAC configuration"/>
    <register addr="43120300" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_LDPC_FADING_MCS4_I0" comment="DEMAP MIMO LDPC FADING MCS4 QFAC configuration"/>
    <register addr="43120304" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_LDPC_FADING_MCS5_I0" comment="DEMAP MIMO LDPC FADING MCS5 QFAC configuration"/>
    <register addr="43120308" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_LDPC_FADING_MCS6_I0" comment="DEMAP MIMO LDPC FADING MCS6 QFAC configuration"/>
    <register addr="4312030c" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_LDPC_FADING_MCS7_I0" comment="DEMAP MIMO LDPC FADING MCS7 QFAC configuration"/>
    <register addr="43120310" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_LDPC_FADING_MCS8_I0" comment="DEMAP MIMO LDPC FADING MCS8 QFAC configuration"/>
    <register addr="43120314" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_LDPC_FADING_MCS9_I0" comment="DEMAP MIMO LDPC FADING MCS9 QFAC configuration"/>
    <register addr="43120318" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_LDPC_FADING_MCS10_I0" comment="DEMAP MIMO LDPC FADING MCS10 QFAC configuration"/>
    <register addr="4312031c" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_LDPC_FADING_MCS11_I0" comment="DEMAP MIMO LDPC FADING MCS11 QFAC configuration"/>
    <register addr="43120320" rw_flags="RW" width="1" name="BB_MLD_QFAC_MUMIMO_I0" comment="Q-factor LUT for MU-MIMO"/>
    <register addr="43120324" rw_flags="RW" width="4" name="BB_MLD_OP_CTRL_I0" comment="mld cotrol bit"/>
    <register addr="43120328" rw_flags="RW" width="4" name="BB_MLD_RESERVED_I0" comment="Reserved register"/>
    <register addr="4312032c" rw_flags="RW" width="4" name="BB_CPE_CONFIG_I0" comment="BB DD CPE configuration"/>
    <register addr="43120330" rw_flags="RW" width="2" name="BB_VLTF_CPE_CONFIG_I0" comment="VLTF/HE LTF CPE"/>
    <register addr="43120334" rw_flags="RW" width="4" name="BB_BPSK_CPE_CONFIG_I0" comment="Pilot extension CPE and Preamble DDCPE for BPSK"/>
    <register addr="43120338" rw_flags="RW" width="2" name="BB_PILOT_PHASE_LIMIT_I0" comment="Limit the absolute pilot angle correction. This is an 11-bit unsigned number in RTL phase        format (max value 1024). RTL phase format=(angle in deg / 180) * 1024. (Default=0.4 radians)"/>
    <register addr="4312033c" rw_flags="RW" width="4" name="BB_DDCPE_PHASE_LIMIT_I0" comment="Phase limitation value for DD-CPE"/>
    <register addr="43120340" rw_flags="RW" width="1" name="BB_DDCPE_PHASE_1024QAM_LIMIT_I0" comment="Phase limitation value for DD-CPE"/>
    <register addr="43120344" rw_flags="RW" width="4" name="BB_CPE_MMSE_WEIGHT_BANK0_I0" comment="Pilot weight for MMSE CPE"/>
    <register addr="43120348" rw_flags="RW" width="4" name="BB_CPE_MMSE_WEIGHT_BANK1_I0" comment="Pilot weight for MMSE CPE"/>
    <register addr="4312034c" rw_flags="RW" width="4" name="BB_CPE_MMSE_WEIGHT_BANK2_I0" comment="Pilot weight for MMSE CPE"/>
    <register addr="43120350" rw_flags="RW" width="4" name="BB_DDCPE_MMSE_PILOT_WEIGHT_BANK0_I0" comment="Pilot weight for MMSE DD-CPE"/>
    <register addr="43120354" rw_flags="RW" width="4" name="BB_DDCPE_MMSE_PILOT_WEIGHT_BANK1_I0" comment="Pilot weight for MMSE DD-CPE"/>
    <register addr="43120358" rw_flags="RW" width="2" name="BB_DDCPE_MMSE_PILOT_WEIGHT_BANK2_I0" comment="Pilot weight for MMSE DD-CPE"/>
    <register addr="4312035c" rw_flags="RW" width="4" name="BB_DDCPE_MMSE_DATA_WEIGHT_BANK0_I0" comment="Data weight for MMSE DD-CPE"/>
    <register addr="43120360" rw_flags="RW" width="4" name="BB_DDCPE_MMSE_DATA_WEIGHT_BANK1_I0" comment="Data weight for MMSE DD-CPE"/>
    <register addr="43120364" rw_flags="RW" width="2" name="BB_DDCPE_MMSE_DATA_WEIGHT_BANK2_I0" comment="Data weight for MMSE DD-CPE"/>
    <register addr="43120368" rw_flags="RW" width="4" name="BB_CPE_MMSE_WEIGHT_HE_BANK0_I0" comment="Pilot weight for HE MMSE CPE"/>
    <register addr="4312036c" rw_flags="RW" width="4" name="BB_CPE_MMSE_WEIGHT_HE_BANK1_I0" comment="Pilot weight for HE MMSE CPE"/>
    <register addr="43120370" rw_flags="RW" width="4" name="BB_CPE_MMSE_WEIGHT_HE_BANK2_I0" comment="Pilot weight for HE MMSE CPE"/>
    <register addr="43120374" rw_flags="RW" width="4" name="BB_CPE_MMSE_WEIGHT_HE_BANK3_I0" comment="Pilot weight for HE MMSE CPE"/>
    <register addr="43120378" rw_flags="RW" width="4" name="BB_DDCPE_MMSE_PILOT_WEIGHT_HE_BANK0_I0" comment="Pilot weight for HE MMSE DD-CPE"/>
    <register addr="4312037c" rw_flags="RW" width="4" name="BB_DDCPE_MMSE_PILOT_WEIGHT_HE_BANK1_I0" comment="Pilot weight for HE MMSE DD-CPE"/>
    <register addr="43120380" rw_flags="RW" width="4" name="BB_DDCPE_MMSE_PILOT_WEIGHT_HE_BANK2_I0" comment="Pilot weight for HE MMSE DD-CPE"/>
    <register addr="43120384" rw_flags="RW" width="4" name="BB_DDCPE_MMSE_PILOT_WEIGHT_HE_BANK3_I0" comment="Pilot weight for HE MMSE DD-CPE"/>
    <register addr="43120388" rw_flags="RW" width="4" name="BB_DDCPE_MMSE_DATA_WEIGHT_HE_BANK0_I0" comment="Data weight for HE MMSE DD-CPE"/>
    <register addr="4312038c" rw_flags="RW" width="4" name="BB_DDCPE_MMSE_DATA_WEIGHT_HE_BANK1_I0" comment="Data weight for HE MMSE DD-CPE"/>
    <register addr="43120390" rw_flags="RW" width="4" name="BB_DDCPE_MMSE_DATA_WEIGHT_HE_BANK2_I0" comment="Data weight for HE MMSE DD-CPE"/>
    <register addr="43120394" rw_flags="RW" width="4" name="BB_DDCPE_MMSE_DATA_WEIGHT_HE_BANK3_I0" comment="Data weight for HE MMSE DD-CPE"/>
    <register addr="43120398" rw_flags="RW" width="2" name="BB_MMSE_SYM_OFFSET_I0" comment="Symbol Offset to skip MMSE-CPE"/>
    <register addr="4312039c" rw_flags="RW" width="4" name="BB_DDCPE_LLR_THRES_BCC_I0" comment="DDCPE LLR threshold for BCC"/>
    <register addr="431203a0" rw_flags="RW" width="4" name="BB_DDCPE_LLR_THRES_LDPC_I0" comment="DDCPE LLR threshold for LDPC"/>
    <register addr="431203a4" rw_flags="RW" width="4" name="BB_GID_MEMBERSHIP_L_I0" comment="Membership status array"/>
    <register addr="431203a8" rw_flags="RW" width="4" name="BB_GID_MEMBERSHIP_H_I0" comment="Membership status array"/>
    <register addr="431203ac" rw_flags="RW" width="4" name="BB_GID_USERPOSITION_LL_I0" comment="User Position Array 2 bits"/>
    <register addr="431203b0" rw_flags="RW" width="4" name="BB_GID_USERPOSITION_LH_I0" comment="User Position Array 2 bits"/>
    <register addr="431203b4" rw_flags="RW" width="4" name="BB_GID_USERPOSITION_HL_I0" comment="User Position Array 2 bits"/>
    <register addr="431203b8" rw_flags="RW" width="4" name="BB_GID_USERPOSITION_HH_I0" comment="User Position Array 2 bits"/>
    <register addr="431203bc" rw_flags="RW" width="1" name="BB_IEEE_NDP_CTRL_I0" comment="NDP Decision Method Control"/>
    <register addr="431203c0" rw_flags="R" width="1" name="BB_PACK_CTRL_STATES_I0" comment="Value of Rx Packet Controller State Machines"/>
    <register addr="431203c4" rw_flags="RW" width="2" name="BB_HE_SINGLE_BSS_BRC_STA_ID_I0" comment="Single BSS Broadcasting STA ID"/>
    <register addr="431203c8" rw_flags="RW" width="2" name="BB_HE_UNASSOCIATED_BRC_STA_ID_I0" comment="Unassociated Broadcasting STA ID"/>
    <register addr="431203cc" rw_flags="RW" width="2" name="BB_HE_MULTI_BSS_BRC_STA_ID_I0" comment="Multi-BSS Broadcasting STA ID"/>
    <register addr="431203d0" rw_flags="RW" width="2" name="BB_HE_MU_STA_ID_I0" comment="HE MU MY STA ID"/>
    <register addr="431203d4" rw_flags="RW" width="2" name="BB_HE_UNASSIGNED_RU_STA_ID_I0" comment="Unassigned RU STA ID"/>
    <register addr="431203d8" rw_flags="RW" width="1" name="BB_HE_MY_STA_ID_PRIORITY_I0" comment="HE My Sta Id Priority"/>
    <register addr="431203dc" rw_flags="RW" width="1" name="BB_HE_SINGLE_BSS_BRC_PRIORITY_I0" comment="HE Single BSS Broadcasting Priority"/>
    <register addr="431203e0" rw_flags="RW" width="1" name="BB_HE_MULTI_BSS_BRC_PRIORITY_I0" comment="HE Multi-BSS Broadcasting Priority"/>
    <register addr="431203e4" rw_flags="RW" width="1" name="BB_HE_UNASSOCIATED_BRC_PRIORITY_I0" comment="HE unassociated Broadcasting Priority"/>
    <register addr="431203e8" rw_flags="RW" width="1" name="BB_SYNC_LSIG_CHECK_EN_I0" comment="L-SIG Validation Check En"/>
    <register addr="431203ec" rw_flags="RW" width="1" name="BB_SYNC_LSIG_CHECK_THR_I0" comment="L-SIG Validation Check Threshold"/>
    <register addr="431203f0" rw_flags="RW" width="1" name="BB_RX_CRC_ABORT_CONFIG_I0" comment="Receiver configuration for sig crc aborting"/>
    <register addr="431203f4" rw_flags="RW" width="4" name="BB_RX_FORCE_CLOCK_I0" comment="Force clock enable of manual clock gating if there is any logic bug"/>
    <register addr="431203f8" rw_flags="RW" width="2" name="BB_BBA_REC_BF_TX_COEF_CONFIG_I0" comment="Reciprocal Beamforming, calibration coefficient LUT Config Register"/>
    <register addr="431203fc" rw_flags="RW" width="4" name="BB_BBA_REC_BF_TX_COEF_I0[0]" comment="Reciprocal Beamforming, calibration coefficient LUT Config Register"/>
    <register addr="43120400" rw_flags="RW" width="4" name="BB_BBA_REC_BF_TX_COEF_I0[1]" comment="Reciprocal Beamforming, calibration coefficient LUT Config Register"/>
    <register addr="43120404" rw_flags="RW" width="4" name="BB_BBA_BF_TX_CONFIG_I0" comment="TX beamforming configuration. For most fields, only teh Tx Path 0 register is used"/>
    <register addr="43120408" rw_flags="RW" width="4" name="BB_BBA_BF_TX_KEYHOLE_I0" comment="TX beamforming configuration #2."/>
    <register addr="4312040c" rw_flags="R" width="4" name="BB_BBA_BF_TX_STATUS1_I0" comment="Tx beamformer CBR category fields parsed."/>
    <register addr="43120410" rw_flags="R" width="4" name="BB_BBA_BF_TX_STATUS2_I0" comment="Tx beamformer fields parsed and DMA collision counter."/>
    <register addr="43120414" rw_flags="R" width="4" name="BB_BBA_BF_TX_ANGLE_STORE_KEYHOLE_DATA_STATUS_I0" comment="This register is used to read the angle store data."/>
    <register addr="43120418" rw_flags="RW" width="2" name="BASEBAND_TX_CONFIG2_I0" comment="Config for Tx filtering stages"/>
    <register addr="4312041c" rw_flags="RW" width="1" name="BASEBAND_TX_EVM_PARAMS_I0" comment="Used to tune the gain in the upsample filters in preproc to enhance the Evm across the         preproc"/>
    <register addr="43120420" rw_flags="R" width="4" name="BB_TX_CTRL_STATES_I0" comment="Tx control states"/>
  </block>
  <block name="wl_bba_1" comment="Wireless LAN OFDM modem registers">
    <register addr="43130000" rw_flags="RW" width="1" name="BB_DIRECTION_FIND_CONFIG_I1" comment="Configuration for direction finder"/>
    <register addr="43130004" rw_flags="R" width="4" name="BB_DIRECTION_FIND_PHASE_I1[0]" comment="This register is used to read the phase of symbol 0 and 1 ."/>
    <register addr="43130008" rw_flags="R" width="4" name="BB_DIRECTION_FIND_PHASE_I1[1]" comment="This register is used to read the phase of symbol 0 and 1 ."/>
    <register addr="4313000c" rw_flags="R" width="4" name="BB_DIRECTION_FIND_PHASE_I1[2]" comment="This register is used to read the phase of symbol 0 and 1 ."/>
    <register addr="43130010" rw_flags="R" width="4" name="BB_DIRECTION_FIND_PHASE_I1[3]" comment="This register is used to read the phase of symbol 0 and 1 ."/>
    <register addr="43130014" rw_flags="R" width="4" name="BB_DIRECTION_FIND_PHASE_I1[4]" comment="This register is used to read the phase of symbol 0 and 1 ."/>
    <register addr="43130018" rw_flags="RW" width="2" name="BB_EVM_CONFIG_I1" comment="Sig-quality configuration"/>
    <register addr="4313001c" rw_flags="RW" width="1" name="BB_IW_EN_CONFIG_I1" comment="IW Enable Config"/>
    <register addr="43130020" rw_flags="RW" width="4" name="BB_CTRACK_CONFIG_I1" comment="Receiver configuration"/>
    <register addr="43130024" rw_flags="RW" width="2" name="BB_CTRACK_MODE_CONFIG_I1" comment="Receiver configuration"/>
    <register addr="43130028" rw_flags="RW" width="1" name="BB_DISABLE_NUDGE_GAIN_I1" comment="Nudge Gain Disable"/>
    <register addr="4313002c" rw_flags="RW" width="2" name="BB_RX_MISC_CONFIG_I1" comment="Receiver config bits"/>
    <register addr="43130030" rw_flags="RW" width="1" name="BB_HE_DCM_SUPPORT_I1" comment="HE DCM support enabled in receiver"/>
    <register addr="43130034" rw_flags="RW" width="1" name="BB_HE_ER_SUPPORT_I1" comment="HE ER support enabled in receiver"/>
    <register addr="43130038" rw_flags="RW" width="1" name="BB_HE_TB_SUPPORT_I1" comment="HE TB support enabled in receiver"/>
    <register addr="4313003c" rw_flags="RW" width="1" name="BB_HE_MU_MIMO_SUPPORT_I1" comment="HE MU-MIMO support enabled in receiver"/>
    <register addr="43130040" rw_flags="RW" width="1" name="BB_VHT_SIGB_COMB_EN_I1" comment="VHT SIGB combine enabled in receiver"/>
    <register addr="43130044" rw_flags="RW" width="2" name="BB_MIMO_RATE_MASK_I1" comment="Control rejection of HT and VHT 40MHz packets with certain MIMO rates"/>
    <register addr="43130048" rw_flags="RW" width="2" name="BB_VHT_SS2_RATE_MASK_I1" comment="Control rejection of VHT two spatial stream packets with certain rates"/>
    <register addr="4313004c" rw_flags="RW" width="4" name="BB_BFEE_CONFIG_I1" comment="Beamforming feedback configuration that is more or less static"/>
    <register addr="43130050" rw_flags="RW" width="2" name="BB_BFEE_CONTROL_I1" comment="Beamforming feedback control that may depend on the received NDPA. Only instance[0] of this register is used."/>
    <register addr="43130054" rw_flags="R" width="2" name="BB_BFEE_CBR_LENGTH_I1" comment="Beamformee CBR Length."/>
    <register addr="43130058" rw_flags="R" width="2" name="BB_CEST_RE_DATA_I1" comment="Real part of data for calibration channel estimation"/>
    <register addr="4313005c" rw_flags="R" width="2" name="BB_CEST_IM_DATA_I1" comment="Imaginary part of data for calibration channel estimation"/>
    <register addr="43130060" rw_flags="R" width="1" name="BB_CEST_LTF_OFFSET_I1" comment="20 MHz Sample offset for values read from BB_CEST_ADDR[8:6]=='000' for an 11a or green-field        packet. Value is in 2's complement. Negative values indicate that the LTF sync is earlier than         the position        indicated by the STF sync."/>
    <register addr="43130064" rw_flags="R" width="2" name="BB_CEST_MAX_I1" comment="Maximum channel estimate value across all Space-Time-Streams (needed to normalise the         channel        estimates sent for calibration purposes)"/>
    <register addr="43130068" rw_flags="R" width="1" name="BB_CEST_STATUS_I1" comment="Status information for calibration support"/>
    <register addr="4313006c" rw_flags="RW" width="1" name="BB_RX_RADIO_CS_CONFIG_I1" comment="RX Radio CS detection configuration for 80MHz bandwidth"/>
    <register addr="43130070" rw_flags="RW" width="4" name="BB_RX_ENERGY_DET_THRESHOLD_I1" comment="RX energy detection threshold for primary and secondary 20MHz channel"/>
    <register addr="43130074" rw_flags="RW" width="4" name="BB_RX_DESENSE_THRESHOLD_I1" comment="RX desensitization threshold"/>
    <register addr="43130078" rw_flags="RW" width="4" name="BB_RX_PAYLOAD_DET_THRESHOLDS_I1" comment="RX payload detection threshold for all subbands"/>
    <register addr="4313007c" rw_flags="RW" width="4" name="BB_RX_PAYLOAD_DET_CONFIG_I1" comment="Payload Detector enables"/>
    <register addr="43130080" rw_flags="RW" width="2" name="BB_CCA_CFG_I1" comment="Energy detection configuration bits"/>
    <register addr="43130084" rw_flags="RW" width="1" name="BB_CCA_AGC_DELAY_SEL_I1" comment="Select ACG delay. 0: no delay; 1-12: from 1 to 12 clock cycles"/>
    <register addr="43130088" rw_flags="RW" width="2" name="BB_CCA_AGC_OFFSET_I1" comment="Signed offset added to the AGC input to the Energy Detect to compensate for different AGC gain ranges in S61X, S620"/>
    <register addr="4313008c" rw_flags="RW" width="1" name="BB_CCA_ENERGY_LEAKAGE_I1" comment="Used to compensate the ammount of energy leakage in each 20MHz band"/>
    <register addr="43130090" rw_flags="RW" width="2" name="BB_CCA_JUMP_DETECTION_CONFIG_I1" comment="configuration registers used for OFDM jump detection"/>
    <register addr="43130094" rw_flags="RW" width="2" name="BB_CCA_LOW_ENERGY_DETECTION_CONFIG_I1" comment="configuration register to monitor the Prim20 band and see if the energy falls below a threshold"/>
    <register addr="43130098" rw_flags="RW" width="4" name="BB_RX_JUMP_DET_RSSI_LIMIT_I1" comment="The Jump Detection should be valid only when the RSSI value is within a particular range"/>
    <register addr="4313009c" rw_flags="RW" width="4" name="BB_LDPC_CONFIG_I1" comment="LDPC configuration"/>
    <register addr="431300a0" rw_flags="RW" width="1" name="BB_CPE_PHASE_REG_EN_I1" comment="Enables the phase reg calculations in RTL"/>
    <register addr="431300a4" rw_flags="R" width="2" name="BB_CPE_PHASE_MAX_I1" comment="Maximum CPE phase of a frame over all symbols"/>
    <register addr="431300a8" rw_flags="R" width="2" name="BB_CPE_PHASE_MIN_I1" comment="Minimum CPE phase of a frame over all symbols"/>
    <register addr="431300ac" rw_flags="R" width="2" name="BB_CPE_PHASE_ACCUM_I1" comment="Phase accumulation of all symbol phase of the frame"/>
    <register addr="431300b0" rw_flags="R" width="2" name="BB_CPE_PHASE_SQR_ACCUM_I1" comment="Accumulation of phase square over all symbols of the frame"/>
    <register addr="431300b4" rw_flags="R" width="2" name="BB_CPE_PHASE_DIFF_ACCUM_I1" comment="Accumulation of phase difference over all symbols of the frame"/>
    <register addr="431300b8" rw_flags="R" width="2" name="BB_CPE_NUM_ACCUM_I1" comment="Number of phases accumulated in the accumulation registers"/>
    <register addr="431300bc" rw_flags="RW" width="2" name="BB_FREQ_TRACK_REG_EN_I1" comment="Enables the frequency reg calculations in RTL"/>
    <register addr="431300c0" rw_flags="R" width="2" name="BB_FREQ_TRACK_MAX_I1" comment="Maximum fine frequency of a frame over all symbols"/>
    <register addr="431300c4" rw_flags="R" width="2" name="BB_FREQ_TRACK_MIN_I1" comment="Minimum fine frequency of a frame over all symbols"/>
    <register addr="431300c8" rw_flags="R" width="4" name="BB_FREQ_TRACK_ACCUM_I1" comment="Fine frequency accumulation of all symbol phase of the frame"/>
    <register addr="431300cc" rw_flags="R" width="4" name="BB_FREQ_TRACK_SQR_ACCUM_I1" comment="Accumulation of fine frequency square over all symbols of the frame"/>
    <register addr="431300d0" rw_flags="R" width="2" name="BB_FREQ_TRACK_NUM_ACCUM_I1" comment="Number of fine frequency accumulated in the accumulation registers"/>
    <register addr="431300d4" rw_flags="R" width="2" name="BB_FREQ_TRACK_NUM_SAT_I1" comment="Number of fine frequency saturated (signed 11bits) in the accumulation registers"/>
    <register addr="431300d8" rw_flags="R" width="2" name="BB_FREQ_TRACK_FREQ_AVG_I1" comment="Number of fine frequency error averaged based on Symbol-by symbol"/>
    <register addr="431300dc" rw_flags="RW" width="1" name="BB_SIGB_SEGPARS_I1" comment="Enable VHTSIGB Segment parsing and deparsing in Transmitter and Receiver"/>
    <register addr="431300e0" rw_flags="RW" width="2" name="BB_RX_SIG_DET_THRES_SNR0_I1" comment="if sig quality snr sum is smaller than rl sig det snr0, scale value0 will set second priority"/>
    <register addr="431300e4" rw_flags="RW" width="2" name="BB_RX_SIG_DET_THRES_SNR1_I1" comment="if sig quality snr sum is smaller than rl sig det snr1, scale value1 will set second priority"/>
    <register addr="431300e8" rw_flags="RW" width="2" name="BB_RX_SIG_DET_THRES_SNR2_I1" comment="if sig quality snr sum is larger than rl sig det snr2, scale value3 will set third priority"/>
    <register addr="431300ec" rw_flags="RW" width="1" name="BB_RX_SIG_DET_THRES_SCALE0_I1" comment="if sig quality snr sum is smaller than rl sig det snr0, scale value0 will set second priority"/>
    <register addr="431300f0" rw_flags="RW" width="1" name="BB_RX_SIG_DET_THRES_SCALE1_I1" comment="if sig quality snr sum is smaller than rl sig det snr1, scale value1 will set second priority"/>
    <register addr="431300f4" rw_flags="RW" width="1" name="BB_RX_SIG_DET_THRES_SCALE2_I1" comment="else, scale value2 will set"/>
    <register addr="431300f8" rw_flags="RW" width="1" name="BB_RX_SIG_DET_THRES_SCALE3_I1" comment="if sig quality snr sum is larger than rl sig det snr2, scale value3 will set third priority"/>
    <register addr="431300fc" rw_flags="RW" width="1" name="BB_RX_SIG_DET_BAND_EDGE_WEIGHT_EN_I1" comment="Weight Enable for band edge sub carriers"/>
    <register addr="43130100" rw_flags="RW" width="2" name="BB_RX_SIG_DET_RESERVED_I1" comment="Reserved register"/>
    <register addr="43130104" rw_flags="RW" width="1" name="BB_RX_SIG_DET_NON_HT_CONFIRM_OFF_I1" comment="0: if clear non ht, rl sig det will be stop 1: rl sig det will always operate when the fft is valid "/>
    <register addr="43130108" rw_flags="RW" width="4" name="BB_RX_SYNC_CONFIG1_I1" comment="synchronizer configuration"/>
    <register addr="4313010c" rw_flags="RW" width="4" name="BB_RX_SYNC_CONFIG2_I1" comment="synchronizer configuration"/>
    <register addr="43130110" rw_flags="RW" width="4" name="BB_RX_SYNC_CONFIG3_I1" comment="synchronizer configuration"/>
    <register addr="43130114" rw_flags="RW" width="4" name="BB_RX_SYNC_CONFIG4_I1" comment="synchronizer configuration in PoP"/>
    <register addr="43130118" rw_flags="RW" width="4" name="BB_RX_SYNC_CONFIG5_I1" comment="synchronizer configuration"/>
    <register addr="4313011c" rw_flags="RW" width="4" name="BB_RX_SYNC_CONFIG6_I1" comment="synchronizer configuration"/>
    <register addr="43130120" rw_flags="RW" width="4" name="BB_RX_SYNC_CONFIG7_I1" comment="synchronizer configuration"/>
    <register addr="43130124" rw_flags="RW" width="2" name="BB_RX_SYNC_CONFIG8_I1" comment="Lower limit on quantization to avoid excessive AGC action"/>
    <register addr="43130128" rw_flags="RW" width="2" name="BB_RX_SYNC_CONFIG9_I1" comment="High limit on quantization to avoid excessive AGC action"/>
    <register addr="4313012c" rw_flags="RW" width="2" name="BB_RX_SYNC_CONFIG10_I1" comment="Number of samples to advance the start the LTF search window"/>
    <register addr="43130130" rw_flags="RW" width="4" name="BB_RX_SYNC_CONFIG11_I1" comment="synchronizer configuration"/>
    <register addr="43130134" rw_flags="RW" width="2" name="BB_RX_SYNC_CONFIG12_I1" comment="synchronizer configuration for new new STBC sync"/>
    <register addr="43130138" rw_flags="RW" width="2" name="BB_RX_SYNC_CONFIG13_I1" comment="synchronizer configuration for new new STBC sync"/>
    <register addr="4313013c" rw_flags="RW" width="4" name="BB_RX_SYNC_CONFIG15_I1" comment="Threshold for comparing the combined STF correlation"/>
    <register addr="43130140" rw_flags="RW" width="4" name="BB_RX_SYNC_CONFIG16_I1" comment=" Threshold for comparing the combined STF correlation"/>
    <register addr="43130144" rw_flags="RW" width="4" name="BB_RX_SYNC_CONFIG17_I1" comment=" First and second 40MHz sync split filter"/>
    <register addr="43130148" rw_flags="RW" width="4" name="BB_RX_SYNC_CONFIG18_I1" comment=" 80MHz sync split filter"/>
    <register addr="4313014c" rw_flags="RW" width="2" name="BB_RX_SYNC_CONFIG19_I1" comment="Configuration for detection logic for CCA primary and secondary"/>
    <register addr="43130150" rw_flags="RW" width="4" name="BB_RX_SYNC_CONFIG20_I1" comment="STF sync detector configuration"/>
    <register addr="43130154" rw_flags="RW" width="2" name="BB_RX_SYNC_CONFIG21_I1" comment="STF sync configuration with spare bits"/>
    <register addr="43130158" rw_flags="RW" width="4" name="BB_RX_SYNC_NOTCH1_I1" comment="Tone notch configuration"/>
    <register addr="4313015c" rw_flags="RW" width="4" name="BB_RX_SYNC_NOTCH2_I1" comment="Tone notch configuration"/>
    <register addr="43130160" rw_flags="RW" width="4" name="BB_RX_SYNC_NOTCH3_I1" comment="Tone notch configuration"/>
    <register addr="43130164" rw_flags="RW" width="4" name="BB_RX_SYNC_NOTCH4_I1" comment="Tone notch configuration"/>
    <register addr="43130168" rw_flags="RW" width="1" name="BB_SYNC_LTF_WEIGHT_COMBINE_MODE_I1" comment="LTF MF weighted combine mode 0: no weight, 1:Bc0+0.75xBc0, 2:Bc0+0.625Bc0, 3:Bc0+0.5Bc0"/>
    <register addr="4313016c" rw_flags="RW" width="1" name="BB_SYNC_LTF_MODE_I1" comment="LTF Peak selection control"/>
    <register addr="43130170" rw_flags="RW" width="1" name="BB_SYNC_LTF_THR2_I1" comment="LTF peak threshold (for index7)"/>
    <register addr="43130174" rw_flags="RW" width="1" name="BB_RX_SYNC_CCA_CFG_I1" comment="Configure to take into account the CCA of each 20M subband for the primary channel"/>
    <register addr="43130178" rw_flags="RW" width="4" name="BB_CEST_SMOOTH_CONFIG_I1" comment="This register is used to control CE and CH smoothing"/>
    <register addr="4313017c" rw_flags="RW" width="4" name="BB_CEST_SMOOTH_SNR_CONFIG_I1" comment="This register is used to control SNR range for CH smoothing"/>
    <register addr="43130180" rw_flags="RW" width="4" name="BB_CEST_SMOOTH_COEFF_A_I1" comment="Delay spread of SM filter sets(x 50nsec) for AWGN case (5bits x 6 SNR ranges)"/>
    <register addr="43130184" rw_flags="RW" width="4" name="BB_CEST_SMOOTH_COEFF_D_I1" comment="Delay spread of SM filter sets(x 50nsec) for fading CH case (5bits x 6 SNR ranges)"/>
    <register addr="43130188" rw_flags="RW" width="4" name="BB_CEST_SMOOTH_COEFF_A_HE1X_I1" comment="Delay spread of SM filter sets(x 50nsec) for HE1X AWGN case (5bits x 6 SNR ranges)"/>
    <register addr="4313018c" rw_flags="RW" width="4" name="BB_CEST_SMOOTH_COEFF_A_HE2X_I1" comment="Delay spread of SM filter sets(x 50nsec) for HE2X AWGN case (5bits x 6 SNR ranges)"/>
    <register addr="43130190" rw_flags="RW" width="4" name="BB_CEST_SMOOTH_COEFF_A_HE4X_I1" comment="Delay spread of SM filter sets(x 50nsec) for HE4X AWGN case (5bits x 6 SNR ranges)"/>
    <register addr="43130194" rw_flags="RW" width="4" name="BB_CEST_SMOOTH_COEFF_D_HE1X_I1" comment="Delay spread of SM filter sets(x 50nsec) for HE1X fading CH case (5bits x 6 SNR ranges)"/>
    <register addr="43130198" rw_flags="RW" width="4" name="BB_CEST_SMOOTH_COEFF_D_HE2X_I1" comment="Delay spread of SM filter sets(x 50nsec) for HE2X fading CH case (5bits x 6 SNR ranges)"/>
    <register addr="4313019c" rw_flags="RW" width="4" name="BB_CEST_SMOOTH_COEFF_D_HE4X_I1" comment="Delay spread of SM filter sets(x 50nsec) for HE4X fading CH case (5bits x 6 SNR ranges)"/>
    <register addr="431301a0" rw_flags="RW" width="4" name="BB_CEST_SMOOTH_COEFF_BF0_A_I1" comment="Delay spread of SM filter sets(x 50nsec) of Nsts1 for BFed AWGN case (5bits x 6 SNR ranges)"/>
    <register addr="431301a4" rw_flags="RW" width="4" name="BB_CEST_SMOOTH_COEFF_BF1_A_I1" comment="Delay spread of SM filter sets(x 50nsec) of Nsts2 for BFed AWGN case (5bits x 6 SNR ranges)"/>
    <register addr="431301a8" rw_flags="RW" width="4" name="BB_CEST_SMOOTH_COEFF_BF0_D_I1" comment="Delay spread of SM filter sets(x 50nsec) of Nsts1 for BFed fading CH case (5bits x 6 SNR ranges)"/>
    <register addr="431301ac" rw_flags="RW" width="4" name="BB_CEST_SMOOTH_COEFF_BF1_D_I1" comment="Delay spread of SM filter sets(x 50nsec) of Nsts2 for BFed fading CH case (5bits x 6 SNR ranges)"/>
    <register addr="431301b0" rw_flags="RW" width="4" name="BB_CHDET_I1" comment="Channel Type Detection"/>
    <register addr="431301b4" rw_flags="RW" width="4" name="BB_CHVAR_THRES_INIT_I1" comment="Channel variance threshold for L-LTF"/>
    <register addr="431301b8" rw_flags="RW" width="4" name="BB_CHVAR_THRES_UPDATE_NONHE_SISO_I1" comment="Channel variance threshold for (V)HT-LTF SISO"/>
    <register addr="431301bc" rw_flags="RW" width="4" name="BB_CHVAR_THRES_UPDATE_NONHE_STBC_I1" comment="Channel variance threshold for (V)HT-LTF STBC"/>
    <register addr="431301c0" rw_flags="RW" width="4" name="BB_CHVAR_THRES_UPDATE_HE_SISO_I1" comment="Channel variance threshold for HE-LTF SISO"/>
    <register addr="431301c4" rw_flags="RW" width="4" name="BB_CHVAR_THRES_UPDATE_HE_STBC_I1" comment="Channel variance threshold for HE-LTF STBC"/>
    <register addr="431301c8" rw_flags="RW" width="2" name="BB_CHDELAY_INIT_I1" comment="Channel delay for L-LTF"/>
    <register addr="431301cc" rw_flags="RW" width="2" name="BB_CHDELAY_UPDATE_NONHE_SISO_I1" comment="Channel delay for (V)HT-LTF SISO"/>
    <register addr="431301d0" rw_flags="RW" width="2" name="BB_CHDELAY_UPDATE_NONHE_STBC_I1" comment="Channel delay for (V)HT-LTF STBC"/>
    <register addr="431301d4" rw_flags="RW" width="2" name="BB_CHDELAY_UPDATE_HE_SISO_I1" comment="Channel delay for HE-LTF SISO"/>
    <register addr="431301d8" rw_flags="RW" width="2" name="BB_CHDELAY_UPDATE_HE_STBC_I1" comment="Channel delay for HE-LTF STBC"/>
    <register addr="431301dc" rw_flags="RW" width="4" name="CHDET_RESERVED_0_I1" comment="Channel Detection Reserved bits 0"/>
    <register addr="431301e0" rw_flags="RW" width="4" name="CHDET_RESERVED_1_I1" comment="Channel Detection Reserved bits 1"/>
    <register addr="431301e4" rw_flags="RW" width="2" name="BB_LEG_DUP_DET_CONFIG_I1" comment="Contains parameters used for Non-HT Duplicate detection for 40MHz mode."/>
    <register addr="431301e8" rw_flags="RW" width="2" name="BB_RX_CONFIG_I1" comment="Receiver configuration"/>
    <register addr="431301ec" rw_flags="RW" width="4" name="BB_FTTRACK_CONFIG_I1" comment="Frequnecy and time offset configuration"/>
    <register addr="431301f0" rw_flags="RW" width="1" name="BB_BBA_FREQ_OFFSET_MASK_CONFIG_I1" comment="Reduce the reliability of soft decsions on inner carriers (+/-1, +/-2) when estimated         frequency        offset exceeds certain thresholds OR permanently reduce the reliability on inner carriers regardless         of        frequency offset."/>
    <register addr="431301f4" rw_flags="RW" width="2" name="BB_DEMAP_NOISE_VARIANCE_I1" comment="DEMAP NOISE VARIANCE Forcing"/>
    <register addr="431301f8" rw_flags="RW" width="1" name="BB_DEMAP_NUDGE_GAIN_ADAPT_I1" comment="When set, apply Radio nudge again"/>
    <register addr="431301fc" rw_flags="RW" width="4" name="BB_SAMP_OFFSET_CONFIG_I1" comment="Sampling offset. Data symbols are sampled at a position -BB_SAMP_OFFSET with respect to         the        beginning of the data part of the symbol."/>
    <register addr="43130200" rw_flags="RW" width="2" name="BB_VHT_SS1_RATE_MASK_I1" comment="Control rejection of VHT 80MHz single spatial stream (or STBC) packets with certain rates"/>
    <register addr="43130204" rw_flags="RW" width="2" name="BB_MRC_CONFIG_BASIC_I1" comment="Control register to configure OFDM Maximum Ratio Combining and Basic MRC block"/>
    <register addr="43130208" rw_flags="RW" width="2" name="BB_MRC_CONFIG_STBC_I1" comment="Unused register"/>
    <register addr="4313020c" rw_flags="RW" width="2" name="BB_MRC_CONFIG_STREAM2_I1" comment="Unused register"/>
    <register addr="43130210" rw_flags="RW" width="2" name="BB_MRC_CONFIG_FINAL_I1" comment="Unused register"/>
    <register addr="43130214" rw_flags="RW" width="1" name="BB_MRC_NONCONT_BANDS_I1" comment="Control register to whether MRC non contiguous bands or not."/>
    <register addr="43130218" rw_flags="RW" width="2" name="BB_PTW70_CONFIG_I1" comment="Setup to allow detection and control relating to packets with strong phase wobble such         as        those from PTW70 test equipment"/>
    <register addr="4313021c" rw_flags="RW" width="2" name="BB_PTW70_CONFIG2_I1" comment="Setup 2 to allow detection and control relating to packets with strong phase wobble such        as those from PTW70 test equipment"/>
    <register addr="43130220" rw_flags="RW" width="1" name="BB_LDPC_OFFSET_AWGN_I1" comment="Min-Sum algorithm offset for LDPC decoder for AWGN"/>
    <register addr="43130224" rw_flags="RW" width="1" name="BB_LDPC_OFFSET_FADING_I1" comment="Min-Sum algorithm offset for LDPC decoder for FADING"/>
    <register addr="43130228" rw_flags="RW" width="4" name="BB_QAM1024_ENABLE_I1" comment="QAM1024 Support Enable"/>
    <register addr="4313022c" rw_flags="RW" width="4" name="BB_IW_CONFIG_I1" comment="IW Configuration registers"/>
    <register addr="43130230" rw_flags="RW" width="1" name="BB_VLTF_SNR_FORCING_I1" comment="Update VHT/HE LTF SNR"/>
    <register addr="43130234" rw_flags="RW" width="1" name="BB_EN_NUDGEAGAIN_I1" comment="Configure HT-STF, VHT-STF, HE-STF nudge again enalbe"/>
    <register addr="43130238" rw_flags="RW" width="4" name="BB_LTF_SYNC_LATENCY_I1" comment="Number of 20M clock cycles of LTF peak calculation latency"/>
    <register addr="4313023c" rw_flags="RW" width="2" name="BB_LPE_CONFIG_I1" comment="Linear phase estimation configuration"/>
    <register addr="43130240" rw_flags="RW" width="2" name="BB_BBA_FREQ_OFFSET_MASK_CFG_MA_SC_20M_I1" comment="Reduce the reliability of soft decision on the most affected subcarriers for 20/40MHz         bandwidth         (1 2 3 or -1 -2 -3, when offset frequency is positive,, it corresponds to -1 -2 and -3"/>
    <register addr="43130244" rw_flags="RW" width="2" name="BB_BBA_FREQ_OFFSET_MASK_CFG_LA_SC_20M_I1" comment="Reduce the reliability of soft decision on the less affected subcarriers for 20/40MHz         bandwidth         (1 2 3 or -1 -2 -3, when offset frequency is positive,, it corresponds to 1 2 and 3"/>
    <register addr="43130248" rw_flags="RW" width="2" name="BB_RX_DEMAP_METRIC_A_I1" comment="Demapper soft-decision metric as used by the Viterbi decoder"/>
    <register addr="4313024c" rw_flags="RW" width="2" name="BB_RX_DEMAP_METRIC_B_I1" comment="Demapper soft-decision metric as used by the Viterbi decoder"/>
    <register addr="43130250" rw_flags="RW" width="2" name="BB_SOFT_WEIGH_FREQ_OFFSET_HIGH_THRESH_20M_40M_I1" comment="the high threshold value for frequency offset in soft weigh for 20/40MHz bandwidth, it         is        derived by 122 KHz/20 MHz * 2^16"/>
    <register addr="43130254" rw_flags="RW" width="2" name="BB_SOFT_WEIGH_FREQ_OFFSET_LOW_THRESH_20M_40M_I1" comment="the low threshold value for frequency offset in soft weigh for 20/40MHz bandwidth, it         is        derived by 50 KHz/20 MHz * 2^16"/>
    <register addr="43130258" rw_flags="RW" width="4" name="BB_DEMAP_QFAC_SISO_BCC_AWGN_I1" comment="DEMAP SISO BCC AWGN QFAC configuration"/>
    <register addr="4313025c" rw_flags="RW" width="2" name="BB_DEMAP_QFAC_SISO_BCC_FADING_I1" comment="DEMAP SISO BCC FADING QFAC configuration"/>
    <register addr="43130260" rw_flags="RW" width="4" name="BB_DEMAP_QFAC_SISO_BCC_FADING_MCS7_I1" comment="DEMAP SISO BCC FADING MCS7 QFAC configuration"/>
    <register addr="43130264" rw_flags="RW" width="4" name="BB_DEMAP_QFAC_SISO_BCC_FADING_MCS8_I1" comment="DEMAP SISO BCC FADING MCS8 QFAC configuration"/>
    <register addr="43130268" rw_flags="RW" width="4" name="BB_DEMAP_QFAC_SISO_BCC_FADING_MCS9_I1" comment="DEMAP SISO BCC FADING MCS9 QFAC configuration"/>
    <register addr="4313026c" rw_flags="RW" width="4" name="BB_DEMAP_QFAC_SISO_LDPC_AWGN_I1" comment="DEMAP SISO LDPC AWGN QFAC configuration"/>
    <register addr="43130270" rw_flags="RW" width="2" name="BB_DEMAP_QFAC_SISO_LDPC_FADING_MCS0_I1" comment="DEMAP SISO LDPC FADING MCS0 QFAC configuration"/>
    <register addr="43130274" rw_flags="RW" width="2" name="BB_DEMAP_QFAC_SISO_LDPC_FADING_MCS1_I1" comment="DEMAP SISO LDPC FADING MCS1 QFAC configuration"/>
    <register addr="43130278" rw_flags="RW" width="2" name="BB_DEMAP_QFAC_SISO_LDPC_FADING_MCS2_I1" comment="DEMAP SISO LDPC FADING MCS2 QFAC configuration"/>
    <register addr="4313027c" rw_flags="RW" width="2" name="BB_DEMAP_QFAC_SISO_LDPC_FADING_MCS3_I1" comment="DEMAP SISO LDPC FADING MCS3 QFAC configuration"/>
    <register addr="43130280" rw_flags="RW" width="2" name="BB_DEMAP_QFAC_SISO_LDPC_FADING_MCS4_I1" comment="DEMAP SISO LDPC FADING MCS4 QFAC configuration"/>
    <register addr="43130284" rw_flags="RW" width="2" name="BB_DEMAP_QFAC_SISO_LDPC_FADING_MCS5_I1" comment="DEMAP SISO LDPC FADING MCS5 QFAC configuration"/>
    <register addr="43130288" rw_flags="RW" width="2" name="BB_DEMAP_QFAC_SISO_LDPC_FADING_MCS6_I1" comment="DEMAP SISO LDPC FADING MCS6 QFAC configuration"/>
    <register addr="4313028c" rw_flags="RW" width="2" name="BB_DEMAP_QFAC_SISO_LDPC_FADING_MCS7_I1" comment="DEMAP SISO LDPC FADING MCS7 QFAC configuration"/>
    <register addr="43130290" rw_flags="RW" width="2" name="BB_DEMAP_QFAC_SISO_LDPC_FADING_MCS8_I1" comment="DEMAP SISO LDPC FADING MCS8 QFAC configuration"/>
    <register addr="43130294" rw_flags="RW" width="2" name="BB_DEMAP_QFAC_SISO_LDPC_FADING_MCS9_I1" comment="DEMAP SISO LDPC FADING MCS9 QFAC configuration"/>
    <register addr="43130298" rw_flags="RW" width="2" name="BB_DEMAP_QFAC_SISO_LDPC_FADING_MCS10_I1" comment="DEMAP SISO LDPC FADING MCS10 QFAC configuration"/>
    <register addr="4313029c" rw_flags="RW" width="2" name="BB_DEMAP_QFAC_SISO_LDPC_FADING_MCS11_I1" comment="DEMAP SISO LDPC FADING MCS11 QFAC configuration"/>
    <register addr="431302a0" rw_flags="RW" width="4" name="BB_DEMAP_QFAC_STBC_BCC_AWGN_I1" comment="DEMAP STBC BCC AWGN QFAC configuration"/>
    <register addr="431302a4" rw_flags="RW" width="4" name="BB_DEMAP_QFAC_STBC_BCC_FADING_I1" comment="DEMAP STBC BCC FADING QFAC configuration"/>
    <register addr="431302a8" rw_flags="RW" width="4" name="BB_DEMAP_QFAC_STBC_LDPC_AWGN_I1" comment="DEMAP STBC LDPC AWGN QFAC configuration"/>
    <register addr="431302ac" rw_flags="RW" width="4" name="BB_DEMAP_QFAC_STBC_LDPC_FADING_I1" comment="DEMAP STBC LDPC FADING QFAC configuration"/>
    <register addr="431302b0" rw_flags="RW" width="2" name="BB_DEMAP_LLR_DOWN_I1" comment="DEMAP LLR DOWN configuration"/>
    <register addr="431302b4" rw_flags="RW" width="4" name="BB_DEMAP_QFAC_BF_LDPC_AWGN_I1" comment="DEMAP BEAMFORM LDPC AWGN QFAC configuration"/>
    <register addr="431302b8" rw_flags="RW" width="4" name="BB_DEMAP_QFAC_BF_LDPC_FADING_I1" comment="DEMAP BEAMFORM LDPC FADING QFAC configuration"/>
    <register addr="431302bc" rw_flags="RW" width="1" name="BB_DEMAP_QFAC_MUMIMO_I1" comment="Q-factor LUT for MU-MIMO"/>
    <register addr="431302c0" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_BCC_AWGN_I1" comment="MLD MIMO BCC AWGN QFAC configuration"/>
    <register addr="431302c4" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_BCC_FADING_MCS0_I1" comment="DEMAP MIMO BCC FADING MCS0 QFAC configuration"/>
    <register addr="431302c8" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_BCC_FADING_MCS1_I1" comment="DEMAP MIMO BCC FADING MCS1 QFAC configuration"/>
    <register addr="431302cc" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_BCC_FADING_MCS2_I1" comment="DEMAP MIMO BCC FADING MCS2 QFAC configuration"/>
    <register addr="431302d0" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_BCC_FADING_MCS3_I1" comment="DEMAP MIMO BCC FADING MCS3 QFAC configuration"/>
    <register addr="431302d4" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_BCC_FADING_MCS4_I1" comment="DEMAP MIMO BCC FADING MCS4 QFAC configuration"/>
    <register addr="431302d8" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_BCC_FADING_MCS5_I1" comment="DEMAP MIMO BCC FADING MCS5 QFAC configuration"/>
    <register addr="431302dc" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_BCC_FADING_MCS6_I1" comment="DEMAP MIMO BCC FADING MCS6 QFAC configuration"/>
    <register addr="431302e0" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_BCC_FADING_MCS7_I1" comment="DEMAP MIMO BCC FADING MCS7 QFAC configuration"/>
    <register addr="431302e4" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_BCC_FADING_MCS8_I1" comment="DEMAP MIMO BCC FADING MCS8 QFAC configuration"/>
    <register addr="431302e8" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_BCC_FADING_MCS9_I1" comment="DEMAP MIMO BCC FADING MCS9 QFAC configuration"/>
    <register addr="431302ec" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_LDPC_AWGN_I1" comment="MLD MIMO LDPC AWGN QFAC configuration"/>
    <register addr="431302f0" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_LDPC_FADING_MCS0_I1" comment="DEMAP MIMO LDPC FADING MCS0 QFAC configuration"/>
    <register addr="431302f4" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_LDPC_FADING_MCS1_I1" comment="DEMAP MIMO LDPC FADING MCS1 QFAC configuration"/>
    <register addr="431302f8" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_LDPC_FADING_MCS2_I1" comment="DEMAP MIMO LDPC FADING MCS2 QFAC configuration"/>
    <register addr="431302fc" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_LDPC_FADING_MCS3_I1" comment="DEMAP MIMO LDPC FADING MCS3 QFAC configuration"/>
    <register addr="43130300" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_LDPC_FADING_MCS4_I1" comment="DEMAP MIMO LDPC FADING MCS4 QFAC configuration"/>
    <register addr="43130304" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_LDPC_FADING_MCS5_I1" comment="DEMAP MIMO LDPC FADING MCS5 QFAC configuration"/>
    <register addr="43130308" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_LDPC_FADING_MCS6_I1" comment="DEMAP MIMO LDPC FADING MCS6 QFAC configuration"/>
    <register addr="4313030c" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_LDPC_FADING_MCS7_I1" comment="DEMAP MIMO LDPC FADING MCS7 QFAC configuration"/>
    <register addr="43130310" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_LDPC_FADING_MCS8_I1" comment="DEMAP MIMO LDPC FADING MCS8 QFAC configuration"/>
    <register addr="43130314" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_LDPC_FADING_MCS9_I1" comment="DEMAP MIMO LDPC FADING MCS9 QFAC configuration"/>
    <register addr="43130318" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_LDPC_FADING_MCS10_I1" comment="DEMAP MIMO LDPC FADING MCS10 QFAC configuration"/>
    <register addr="4313031c" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_LDPC_FADING_MCS11_I1" comment="DEMAP MIMO LDPC FADING MCS11 QFAC configuration"/>
    <register addr="43130320" rw_flags="RW" width="1" name="BB_MLD_QFAC_MUMIMO_I1" comment="Q-factor LUT for MU-MIMO"/>
    <register addr="43130324" rw_flags="RW" width="4" name="BB_MLD_OP_CTRL_I1" comment="mld cotrol bit"/>
    <register addr="43130328" rw_flags="RW" width="4" name="BB_MLD_RESERVED_I1" comment="Reserved register"/>
    <register addr="4313032c" rw_flags="RW" width="4" name="BB_CPE_CONFIG_I1" comment="BB DD CPE configuration"/>
    <register addr="43130330" rw_flags="RW" width="2" name="BB_VLTF_CPE_CONFIG_I1" comment="VLTF/HE LTF CPE"/>
    <register addr="43130334" rw_flags="RW" width="4" name="BB_BPSK_CPE_CONFIG_I1" comment="Pilot extension CPE and Preamble DDCPE for BPSK"/>
    <register addr="43130338" rw_flags="RW" width="2" name="BB_PILOT_PHASE_LIMIT_I1" comment="Limit the absolute pilot angle correction. This is an 11-bit unsigned number in RTL phase        format (max value 1024). RTL phase format=(angle in deg / 180) * 1024. (Default=0.4 radians)"/>
    <register addr="4313033c" rw_flags="RW" width="4" name="BB_DDCPE_PHASE_LIMIT_I1" comment="Phase limitation value for DD-CPE"/>
    <register addr="43130340" rw_flags="RW" width="1" name="BB_DDCPE_PHASE_1024QAM_LIMIT_I1" comment="Phase limitation value for DD-CPE"/>
    <register addr="43130344" rw_flags="RW" width="4" name="BB_CPE_MMSE_WEIGHT_BANK0_I1" comment="Pilot weight for MMSE CPE"/>
    <register addr="43130348" rw_flags="RW" width="4" name="BB_CPE_MMSE_WEIGHT_BANK1_I1" comment="Pilot weight for MMSE CPE"/>
    <register addr="4313034c" rw_flags="RW" width="4" name="BB_CPE_MMSE_WEIGHT_BANK2_I1" comment="Pilot weight for MMSE CPE"/>
    <register addr="43130350" rw_flags="RW" width="4" name="BB_DDCPE_MMSE_PILOT_WEIGHT_BANK0_I1" comment="Pilot weight for MMSE DD-CPE"/>
    <register addr="43130354" rw_flags="RW" width="4" name="BB_DDCPE_MMSE_PILOT_WEIGHT_BANK1_I1" comment="Pilot weight for MMSE DD-CPE"/>
    <register addr="43130358" rw_flags="RW" width="2" name="BB_DDCPE_MMSE_PILOT_WEIGHT_BANK2_I1" comment="Pilot weight for MMSE DD-CPE"/>
    <register addr="4313035c" rw_flags="RW" width="4" name="BB_DDCPE_MMSE_DATA_WEIGHT_BANK0_I1" comment="Data weight for MMSE DD-CPE"/>
    <register addr="43130360" rw_flags="RW" width="4" name="BB_DDCPE_MMSE_DATA_WEIGHT_BANK1_I1" comment="Data weight for MMSE DD-CPE"/>
    <register addr="43130364" rw_flags="RW" width="2" name="BB_DDCPE_MMSE_DATA_WEIGHT_BANK2_I1" comment="Data weight for MMSE DD-CPE"/>
    <register addr="43130368" rw_flags="RW" width="4" name="BB_CPE_MMSE_WEIGHT_HE_BANK0_I1" comment="Pilot weight for HE MMSE CPE"/>
    <register addr="4313036c" rw_flags="RW" width="4" name="BB_CPE_MMSE_WEIGHT_HE_BANK1_I1" comment="Pilot weight for HE MMSE CPE"/>
    <register addr="43130370" rw_flags="RW" width="4" name="BB_CPE_MMSE_WEIGHT_HE_BANK2_I1" comment="Pilot weight for HE MMSE CPE"/>
    <register addr="43130374" rw_flags="RW" width="4" name="BB_CPE_MMSE_WEIGHT_HE_BANK3_I1" comment="Pilot weight for HE MMSE CPE"/>
    <register addr="43130378" rw_flags="RW" width="4" name="BB_DDCPE_MMSE_PILOT_WEIGHT_HE_BANK0_I1" comment="Pilot weight for HE MMSE DD-CPE"/>
    <register addr="4313037c" rw_flags="RW" width="4" name="BB_DDCPE_MMSE_PILOT_WEIGHT_HE_BANK1_I1" comment="Pilot weight for HE MMSE DD-CPE"/>
    <register addr="43130380" rw_flags="RW" width="4" name="BB_DDCPE_MMSE_PILOT_WEIGHT_HE_BANK2_I1" comment="Pilot weight for HE MMSE DD-CPE"/>
    <register addr="43130384" rw_flags="RW" width="4" name="BB_DDCPE_MMSE_PILOT_WEIGHT_HE_BANK3_I1" comment="Pilot weight for HE MMSE DD-CPE"/>
    <register addr="43130388" rw_flags="RW" width="4" name="BB_DDCPE_MMSE_DATA_WEIGHT_HE_BANK0_I1" comment="Data weight for HE MMSE DD-CPE"/>
    <register addr="4313038c" rw_flags="RW" width="4" name="BB_DDCPE_MMSE_DATA_WEIGHT_HE_BANK1_I1" comment="Data weight for HE MMSE DD-CPE"/>
    <register addr="43130390" rw_flags="RW" width="4" name="BB_DDCPE_MMSE_DATA_WEIGHT_HE_BANK2_I1" comment="Data weight for HE MMSE DD-CPE"/>
    <register addr="43130394" rw_flags="RW" width="4" name="BB_DDCPE_MMSE_DATA_WEIGHT_HE_BANK3_I1" comment="Data weight for HE MMSE DD-CPE"/>
    <register addr="43130398" rw_flags="RW" width="2" name="BB_MMSE_SYM_OFFSET_I1" comment="Symbol Offset to skip MMSE-CPE"/>
    <register addr="4313039c" rw_flags="RW" width="4" name="BB_DDCPE_LLR_THRES_BCC_I1" comment="DDCPE LLR threshold for BCC"/>
    <register addr="431303a0" rw_flags="RW" width="4" name="BB_DDCPE_LLR_THRES_LDPC_I1" comment="DDCPE LLR threshold for LDPC"/>
    <register addr="431303a4" rw_flags="RW" width="4" name="BB_GID_MEMBERSHIP_L_I1" comment="Membership status array"/>
    <register addr="431303a8" rw_flags="RW" width="4" name="BB_GID_MEMBERSHIP_H_I1" comment="Membership status array"/>
    <register addr="431303ac" rw_flags="RW" width="4" name="BB_GID_USERPOSITION_LL_I1" comment="User Position Array 2 bits"/>
    <register addr="431303b0" rw_flags="RW" width="4" name="BB_GID_USERPOSITION_LH_I1" comment="User Position Array 2 bits"/>
    <register addr="431303b4" rw_flags="RW" width="4" name="BB_GID_USERPOSITION_HL_I1" comment="User Position Array 2 bits"/>
    <register addr="431303b8" rw_flags="RW" width="4" name="BB_GID_USERPOSITION_HH_I1" comment="User Position Array 2 bits"/>
    <register addr="431303bc" rw_flags="RW" width="1" name="BB_IEEE_NDP_CTRL_I1" comment="NDP Decision Method Control"/>
    <register addr="431303c0" rw_flags="R" width="1" name="BB_PACK_CTRL_STATES_I1" comment="Value of Rx Packet Controller State Machines"/>
    <register addr="431303c4" rw_flags="RW" width="2" name="BB_HE_SINGLE_BSS_BRC_STA_ID_I1" comment="Single BSS Broadcasting STA ID"/>
    <register addr="431303c8" rw_flags="RW" width="2" name="BB_HE_UNASSOCIATED_BRC_STA_ID_I1" comment="Unassociated Broadcasting STA ID"/>
    <register addr="431303cc" rw_flags="RW" width="2" name="BB_HE_MULTI_BSS_BRC_STA_ID_I1" comment="Multi-BSS Broadcasting STA ID"/>
    <register addr="431303d0" rw_flags="RW" width="2" name="BB_HE_MU_STA_ID_I1" comment="HE MU MY STA ID"/>
    <register addr="431303d4" rw_flags="RW" width="2" name="BB_HE_UNASSIGNED_RU_STA_ID_I1" comment="Unassigned RU STA ID"/>
    <register addr="431303d8" rw_flags="RW" width="1" name="BB_HE_MY_STA_ID_PRIORITY_I1" comment="HE My Sta Id Priority"/>
    <register addr="431303dc" rw_flags="RW" width="1" name="BB_HE_SINGLE_BSS_BRC_PRIORITY_I1" comment="HE Single BSS Broadcasting Priority"/>
    <register addr="431303e0" rw_flags="RW" width="1" name="BB_HE_MULTI_BSS_BRC_PRIORITY_I1" comment="HE Multi-BSS Broadcasting Priority"/>
    <register addr="431303e4" rw_flags="RW" width="1" name="BB_HE_UNASSOCIATED_BRC_PRIORITY_I1" comment="HE unassociated Broadcasting Priority"/>
    <register addr="431303e8" rw_flags="RW" width="1" name="BB_SYNC_LSIG_CHECK_EN_I1" comment="L-SIG Validation Check En"/>
    <register addr="431303ec" rw_flags="RW" width="1" name="BB_SYNC_LSIG_CHECK_THR_I1" comment="L-SIG Validation Check Threshold"/>
    <register addr="431303f0" rw_flags="RW" width="1" name="BB_RX_CRC_ABORT_CONFIG_I1" comment="Receiver configuration for sig crc aborting"/>
    <register addr="431303f4" rw_flags="RW" width="4" name="BB_RX_FORCE_CLOCK_I1" comment="Force clock enable of manual clock gating if there is any logic bug"/>
    <register addr="431303f8" rw_flags="RW" width="2" name="BB_BBA_REC_BF_TX_COEF_CONFIG_I1" comment="Reciprocal Beamforming, calibration coefficient LUT Config Register"/>
    <register addr="431303fc" rw_flags="RW" width="4" name="BB_BBA_REC_BF_TX_COEF_I1[0]" comment="Reciprocal Beamforming, calibration coefficient LUT Config Register"/>
    <register addr="43130400" rw_flags="RW" width="4" name="BB_BBA_REC_BF_TX_COEF_I1[1]" comment="Reciprocal Beamforming, calibration coefficient LUT Config Register"/>
    <register addr="43130404" rw_flags="RW" width="4" name="BB_BBA_BF_TX_CONFIG_I1" comment="TX beamforming configuration. For most fields, only teh Tx Path 0 register is used"/>
    <register addr="43130408" rw_flags="RW" width="4" name="BB_BBA_BF_TX_KEYHOLE_I1" comment="TX beamforming configuration #2."/>
    <register addr="4313040c" rw_flags="R" width="4" name="BB_BBA_BF_TX_STATUS1_I1" comment="Tx beamformer CBR category fields parsed."/>
    <register addr="43130410" rw_flags="R" width="4" name="BB_BBA_BF_TX_STATUS2_I1" comment="Tx beamformer fields parsed and DMA collision counter."/>
    <register addr="43130414" rw_flags="R" width="4" name="BB_BBA_BF_TX_ANGLE_STORE_KEYHOLE_DATA_STATUS_I1" comment="This register is used to read the angle store data."/>
    <register addr="43130418" rw_flags="RW" width="2" name="BASEBAND_TX_CONFIG2_I1" comment="Config for Tx filtering stages"/>
    <register addr="4313041c" rw_flags="RW" width="1" name="BASEBAND_TX_EVM_PARAMS_I1" comment="Used to tune the gain in the upsample filters in preproc to enhance the Evm across the         preproc"/>
    <register addr="43130420" rw_flags="R" width="4" name="BB_TX_CTRL_STATES_I1" comment="Tx control states"/>
  </block>
  <block name="wl_bba_2" comment="Wireless LAN OFDM modem registers">
    <register addr="43140000" rw_flags="RW" width="1" name="BB_DIRECTION_FIND_CONFIG_I2" comment="Configuration for direction finder"/>
    <register addr="43140004" rw_flags="R" width="4" name="BB_DIRECTION_FIND_PHASE_I2[0]" comment="This register is used to read the phase of symbol 0 and 1 ."/>
    <register addr="43140008" rw_flags="R" width="4" name="BB_DIRECTION_FIND_PHASE_I2[1]" comment="This register is used to read the phase of symbol 0 and 1 ."/>
    <register addr="4314000c" rw_flags="R" width="4" name="BB_DIRECTION_FIND_PHASE_I2[2]" comment="This register is used to read the phase of symbol 0 and 1 ."/>
    <register addr="43140010" rw_flags="R" width="4" name="BB_DIRECTION_FIND_PHASE_I2[3]" comment="This register is used to read the phase of symbol 0 and 1 ."/>
    <register addr="43140014" rw_flags="R" width="4" name="BB_DIRECTION_FIND_PHASE_I2[4]" comment="This register is used to read the phase of symbol 0 and 1 ."/>
    <register addr="43140018" rw_flags="RW" width="2" name="BB_EVM_CONFIG_I2" comment="Sig-quality configuration"/>
    <register addr="4314001c" rw_flags="RW" width="1" name="BB_IW_EN_CONFIG_I2" comment="IW Enable Config"/>
    <register addr="43140020" rw_flags="RW" width="4" name="BB_CTRACK_CONFIG_I2" comment="Receiver configuration"/>
    <register addr="43140024" rw_flags="RW" width="2" name="BB_CTRACK_MODE_CONFIG_I2" comment="Receiver configuration"/>
    <register addr="43140028" rw_flags="RW" width="1" name="BB_DISABLE_NUDGE_GAIN_I2" comment="Nudge Gain Disable"/>
    <register addr="4314002c" rw_flags="RW" width="2" name="BB_RX_MISC_CONFIG_I2" comment="Receiver config bits"/>
    <register addr="43140030" rw_flags="RW" width="1" name="BB_HE_DCM_SUPPORT_I2" comment="HE DCM support enabled in receiver"/>
    <register addr="43140034" rw_flags="RW" width="1" name="BB_HE_ER_SUPPORT_I2" comment="HE ER support enabled in receiver"/>
    <register addr="43140038" rw_flags="RW" width="1" name="BB_HE_TB_SUPPORT_I2" comment="HE TB support enabled in receiver"/>
    <register addr="4314003c" rw_flags="RW" width="1" name="BB_HE_MU_MIMO_SUPPORT_I2" comment="HE MU-MIMO support enabled in receiver"/>
    <register addr="43140040" rw_flags="RW" width="1" name="BB_VHT_SIGB_COMB_EN_I2" comment="VHT SIGB combine enabled in receiver"/>
    <register addr="43140044" rw_flags="RW" width="2" name="BB_MIMO_RATE_MASK_I2" comment="Control rejection of HT and VHT 40MHz packets with certain MIMO rates"/>
    <register addr="43140048" rw_flags="RW" width="2" name="BB_VHT_SS2_RATE_MASK_I2" comment="Control rejection of VHT two spatial stream packets with certain rates"/>
    <register addr="4314004c" rw_flags="RW" width="4" name="BB_BFEE_CONFIG_I2" comment="Beamforming feedback configuration that is more or less static"/>
    <register addr="43140050" rw_flags="RW" width="2" name="BB_BFEE_CONTROL_I2" comment="Beamforming feedback control that may depend on the received NDPA. Only instance[0] of this register is used."/>
    <register addr="43140054" rw_flags="R" width="2" name="BB_BFEE_CBR_LENGTH_I2" comment="Beamformee CBR Length."/>
    <register addr="43140058" rw_flags="R" width="2" name="BB_CEST_RE_DATA_I2" comment="Real part of data for calibration channel estimation"/>
    <register addr="4314005c" rw_flags="R" width="2" name="BB_CEST_IM_DATA_I2" comment="Imaginary part of data for calibration channel estimation"/>
    <register addr="43140060" rw_flags="R" width="1" name="BB_CEST_LTF_OFFSET_I2" comment="20 MHz Sample offset for values read from BB_CEST_ADDR[8:6]=='000' for an 11a or green-field        packet. Value is in 2's complement. Negative values indicate that the LTF sync is earlier than         the position        indicated by the STF sync."/>
    <register addr="43140064" rw_flags="R" width="2" name="BB_CEST_MAX_I2" comment="Maximum channel estimate value across all Space-Time-Streams (needed to normalise the         channel        estimates sent for calibration purposes)"/>
    <register addr="43140068" rw_flags="R" width="1" name="BB_CEST_STATUS_I2" comment="Status information for calibration support"/>
    <register addr="4314006c" rw_flags="RW" width="1" name="BB_RX_RADIO_CS_CONFIG_I2" comment="RX Radio CS detection configuration for 80MHz bandwidth"/>
    <register addr="43140070" rw_flags="RW" width="4" name="BB_RX_ENERGY_DET_THRESHOLD_I2" comment="RX energy detection threshold for primary and secondary 20MHz channel"/>
    <register addr="43140074" rw_flags="RW" width="4" name="BB_RX_DESENSE_THRESHOLD_I2" comment="RX desensitization threshold"/>
    <register addr="43140078" rw_flags="RW" width="4" name="BB_RX_PAYLOAD_DET_THRESHOLDS_I2" comment="RX payload detection threshold for all subbands"/>
    <register addr="4314007c" rw_flags="RW" width="4" name="BB_RX_PAYLOAD_DET_CONFIG_I2" comment="Payload Detector enables"/>
    <register addr="43140080" rw_flags="RW" width="2" name="BB_CCA_CFG_I2" comment="Energy detection configuration bits"/>
    <register addr="43140084" rw_flags="RW" width="1" name="BB_CCA_AGC_DELAY_SEL_I2" comment="Select ACG delay. 0: no delay; 1-12: from 1 to 12 clock cycles"/>
    <register addr="43140088" rw_flags="RW" width="2" name="BB_CCA_AGC_OFFSET_I2" comment="Signed offset added to the AGC input to the Energy Detect to compensate for different AGC gain ranges in S61X, S620"/>
    <register addr="4314008c" rw_flags="RW" width="1" name="BB_CCA_ENERGY_LEAKAGE_I2" comment="Used to compensate the ammount of energy leakage in each 20MHz band"/>
    <register addr="43140090" rw_flags="RW" width="2" name="BB_CCA_JUMP_DETECTION_CONFIG_I2" comment="configuration registers used for OFDM jump detection"/>
    <register addr="43140094" rw_flags="RW" width="2" name="BB_CCA_LOW_ENERGY_DETECTION_CONFIG_I2" comment="configuration register to monitor the Prim20 band and see if the energy falls below a threshold"/>
    <register addr="43140098" rw_flags="RW" width="4" name="BB_RX_JUMP_DET_RSSI_LIMIT_I2" comment="The Jump Detection should be valid only when the RSSI value is within a particular range"/>
    <register addr="4314009c" rw_flags="RW" width="4" name="BB_LDPC_CONFIG_I2" comment="LDPC configuration"/>
    <register addr="431400a0" rw_flags="RW" width="1" name="BB_CPE_PHASE_REG_EN_I2" comment="Enables the phase reg calculations in RTL"/>
    <register addr="431400a4" rw_flags="R" width="2" name="BB_CPE_PHASE_MAX_I2" comment="Maximum CPE phase of a frame over all symbols"/>
    <register addr="431400a8" rw_flags="R" width="2" name="BB_CPE_PHASE_MIN_I2" comment="Minimum CPE phase of a frame over all symbols"/>
    <register addr="431400ac" rw_flags="R" width="2" name="BB_CPE_PHASE_ACCUM_I2" comment="Phase accumulation of all symbol phase of the frame"/>
    <register addr="431400b0" rw_flags="R" width="2" name="BB_CPE_PHASE_SQR_ACCUM_I2" comment="Accumulation of phase square over all symbols of the frame"/>
    <register addr="431400b4" rw_flags="R" width="2" name="BB_CPE_PHASE_DIFF_ACCUM_I2" comment="Accumulation of phase difference over all symbols of the frame"/>
    <register addr="431400b8" rw_flags="R" width="2" name="BB_CPE_NUM_ACCUM_I2" comment="Number of phases accumulated in the accumulation registers"/>
    <register addr="431400bc" rw_flags="RW" width="2" name="BB_FREQ_TRACK_REG_EN_I2" comment="Enables the frequency reg calculations in RTL"/>
    <register addr="431400c0" rw_flags="R" width="2" name="BB_FREQ_TRACK_MAX_I2" comment="Maximum fine frequency of a frame over all symbols"/>
    <register addr="431400c4" rw_flags="R" width="2" name="BB_FREQ_TRACK_MIN_I2" comment="Minimum fine frequency of a frame over all symbols"/>
    <register addr="431400c8" rw_flags="R" width="4" name="BB_FREQ_TRACK_ACCUM_I2" comment="Fine frequency accumulation of all symbol phase of the frame"/>
    <register addr="431400cc" rw_flags="R" width="4" name="BB_FREQ_TRACK_SQR_ACCUM_I2" comment="Accumulation of fine frequency square over all symbols of the frame"/>
    <register addr="431400d0" rw_flags="R" width="2" name="BB_FREQ_TRACK_NUM_ACCUM_I2" comment="Number of fine frequency accumulated in the accumulation registers"/>
    <register addr="431400d4" rw_flags="R" width="2" name="BB_FREQ_TRACK_NUM_SAT_I2" comment="Number of fine frequency saturated (signed 11bits) in the accumulation registers"/>
    <register addr="431400d8" rw_flags="R" width="2" name="BB_FREQ_TRACK_FREQ_AVG_I2" comment="Number of fine frequency error averaged based on Symbol-by symbol"/>
    <register addr="431400dc" rw_flags="RW" width="1" name="BB_SIGB_SEGPARS_I2" comment="Enable VHTSIGB Segment parsing and deparsing in Transmitter and Receiver"/>
    <register addr="431400e0" rw_flags="RW" width="2" name="BB_RX_SIG_DET_THRES_SNR0_I2" comment="if sig quality snr sum is smaller than rl sig det snr0, scale value0 will set second priority"/>
    <register addr="431400e4" rw_flags="RW" width="2" name="BB_RX_SIG_DET_THRES_SNR1_I2" comment="if sig quality snr sum is smaller than rl sig det snr1, scale value1 will set second priority"/>
    <register addr="431400e8" rw_flags="RW" width="2" name="BB_RX_SIG_DET_THRES_SNR2_I2" comment="if sig quality snr sum is larger than rl sig det snr2, scale value3 will set third priority"/>
    <register addr="431400ec" rw_flags="RW" width="1" name="BB_RX_SIG_DET_THRES_SCALE0_I2" comment="if sig quality snr sum is smaller than rl sig det snr0, scale value0 will set second priority"/>
    <register addr="431400f0" rw_flags="RW" width="1" name="BB_RX_SIG_DET_THRES_SCALE1_I2" comment="if sig quality snr sum is smaller than rl sig det snr1, scale value1 will set second priority"/>
    <register addr="431400f4" rw_flags="RW" width="1" name="BB_RX_SIG_DET_THRES_SCALE2_I2" comment="else, scale value2 will set"/>
    <register addr="431400f8" rw_flags="RW" width="1" name="BB_RX_SIG_DET_THRES_SCALE3_I2" comment="if sig quality snr sum is larger than rl sig det snr2, scale value3 will set third priority"/>
    <register addr="431400fc" rw_flags="RW" width="1" name="BB_RX_SIG_DET_BAND_EDGE_WEIGHT_EN_I2" comment="Weight Enable for band edge sub carriers"/>
    <register addr="43140100" rw_flags="RW" width="2" name="BB_RX_SIG_DET_RESERVED_I2" comment="Reserved register"/>
    <register addr="43140104" rw_flags="RW" width="1" name="BB_RX_SIG_DET_NON_HT_CONFIRM_OFF_I2" comment="0: if clear non ht, rl sig det will be stop 1: rl sig det will always operate when the fft is valid "/>
    <register addr="43140108" rw_flags="RW" width="4" name="BB_RX_SYNC_CONFIG1_I2" comment="synchronizer configuration"/>
    <register addr="4314010c" rw_flags="RW" width="4" name="BB_RX_SYNC_CONFIG2_I2" comment="synchronizer configuration"/>
    <register addr="43140110" rw_flags="RW" width="4" name="BB_RX_SYNC_CONFIG3_I2" comment="synchronizer configuration"/>
    <register addr="43140114" rw_flags="RW" width="4" name="BB_RX_SYNC_CONFIG4_I2" comment="synchronizer configuration in PoP"/>
    <register addr="43140118" rw_flags="RW" width="4" name="BB_RX_SYNC_CONFIG5_I2" comment="synchronizer configuration"/>
    <register addr="4314011c" rw_flags="RW" width="4" name="BB_RX_SYNC_CONFIG6_I2" comment="synchronizer configuration"/>
    <register addr="43140120" rw_flags="RW" width="4" name="BB_RX_SYNC_CONFIG7_I2" comment="synchronizer configuration"/>
    <register addr="43140124" rw_flags="RW" width="2" name="BB_RX_SYNC_CONFIG8_I2" comment="Lower limit on quantization to avoid excessive AGC action"/>
    <register addr="43140128" rw_flags="RW" width="2" name="BB_RX_SYNC_CONFIG9_I2" comment="High limit on quantization to avoid excessive AGC action"/>
    <register addr="4314012c" rw_flags="RW" width="2" name="BB_RX_SYNC_CONFIG10_I2" comment="Number of samples to advance the start the LTF search window"/>
    <register addr="43140130" rw_flags="RW" width="4" name="BB_RX_SYNC_CONFIG11_I2" comment="synchronizer configuration"/>
    <register addr="43140134" rw_flags="RW" width="2" name="BB_RX_SYNC_CONFIG12_I2" comment="synchronizer configuration for new new STBC sync"/>
    <register addr="43140138" rw_flags="RW" width="2" name="BB_RX_SYNC_CONFIG13_I2" comment="synchronizer configuration for new new STBC sync"/>
    <register addr="4314013c" rw_flags="RW" width="4" name="BB_RX_SYNC_CONFIG15_I2" comment="Threshold for comparing the combined STF correlation"/>
    <register addr="43140140" rw_flags="RW" width="4" name="BB_RX_SYNC_CONFIG16_I2" comment=" Threshold for comparing the combined STF correlation"/>
    <register addr="43140144" rw_flags="RW" width="4" name="BB_RX_SYNC_CONFIG17_I2" comment=" First and second 40MHz sync split filter"/>
    <register addr="43140148" rw_flags="RW" width="4" name="BB_RX_SYNC_CONFIG18_I2" comment=" 80MHz sync split filter"/>
    <register addr="4314014c" rw_flags="RW" width="2" name="BB_RX_SYNC_CONFIG19_I2" comment="Configuration for detection logic for CCA primary and secondary"/>
    <register addr="43140150" rw_flags="RW" width="4" name="BB_RX_SYNC_CONFIG20_I2" comment="STF sync detector configuration"/>
    <register addr="43140154" rw_flags="RW" width="2" name="BB_RX_SYNC_CONFIG21_I2" comment="STF sync configuration with spare bits"/>
    <register addr="43140158" rw_flags="RW" width="4" name="BB_RX_SYNC_NOTCH1_I2" comment="Tone notch configuration"/>
    <register addr="4314015c" rw_flags="RW" width="4" name="BB_RX_SYNC_NOTCH2_I2" comment="Tone notch configuration"/>
    <register addr="43140160" rw_flags="RW" width="4" name="BB_RX_SYNC_NOTCH3_I2" comment="Tone notch configuration"/>
    <register addr="43140164" rw_flags="RW" width="4" name="BB_RX_SYNC_NOTCH4_I2" comment="Tone notch configuration"/>
    <register addr="43140168" rw_flags="RW" width="1" name="BB_SYNC_LTF_WEIGHT_COMBINE_MODE_I2" comment="LTF MF weighted combine mode 0: no weight, 1:Bc0+0.75xBc0, 2:Bc0+0.625Bc0, 3:Bc0+0.5Bc0"/>
    <register addr="4314016c" rw_flags="RW" width="1" name="BB_SYNC_LTF_MODE_I2" comment="LTF Peak selection control"/>
    <register addr="43140170" rw_flags="RW" width="1" name="BB_SYNC_LTF_THR2_I2" comment="LTF peak threshold (for index7)"/>
    <register addr="43140174" rw_flags="RW" width="1" name="BB_RX_SYNC_CCA_CFG_I2" comment="Configure to take into account the CCA of each 20M subband for the primary channel"/>
    <register addr="43140178" rw_flags="RW" width="4" name="BB_CEST_SMOOTH_CONFIG_I2" comment="This register is used to control CE and CH smoothing"/>
    <register addr="4314017c" rw_flags="RW" width="4" name="BB_CEST_SMOOTH_SNR_CONFIG_I2" comment="This register is used to control SNR range for CH smoothing"/>
    <register addr="43140180" rw_flags="RW" width="4" name="BB_CEST_SMOOTH_COEFF_A_I2" comment="Delay spread of SM filter sets(x 50nsec) for AWGN case (5bits x 6 SNR ranges)"/>
    <register addr="43140184" rw_flags="RW" width="4" name="BB_CEST_SMOOTH_COEFF_D_I2" comment="Delay spread of SM filter sets(x 50nsec) for fading CH case (5bits x 6 SNR ranges)"/>
    <register addr="43140188" rw_flags="RW" width="4" name="BB_CEST_SMOOTH_COEFF_A_HE1X_I2" comment="Delay spread of SM filter sets(x 50nsec) for HE1X AWGN case (5bits x 6 SNR ranges)"/>
    <register addr="4314018c" rw_flags="RW" width="4" name="BB_CEST_SMOOTH_COEFF_A_HE2X_I2" comment="Delay spread of SM filter sets(x 50nsec) for HE2X AWGN case (5bits x 6 SNR ranges)"/>
    <register addr="43140190" rw_flags="RW" width="4" name="BB_CEST_SMOOTH_COEFF_A_HE4X_I2" comment="Delay spread of SM filter sets(x 50nsec) for HE4X AWGN case (5bits x 6 SNR ranges)"/>
    <register addr="43140194" rw_flags="RW" width="4" name="BB_CEST_SMOOTH_COEFF_D_HE1X_I2" comment="Delay spread of SM filter sets(x 50nsec) for HE1X fading CH case (5bits x 6 SNR ranges)"/>
    <register addr="43140198" rw_flags="RW" width="4" name="BB_CEST_SMOOTH_COEFF_D_HE2X_I2" comment="Delay spread of SM filter sets(x 50nsec) for HE2X fading CH case (5bits x 6 SNR ranges)"/>
    <register addr="4314019c" rw_flags="RW" width="4" name="BB_CEST_SMOOTH_COEFF_D_HE4X_I2" comment="Delay spread of SM filter sets(x 50nsec) for HE4X fading CH case (5bits x 6 SNR ranges)"/>
    <register addr="431401a0" rw_flags="RW" width="4" name="BB_CEST_SMOOTH_COEFF_BF0_A_I2" comment="Delay spread of SM filter sets(x 50nsec) of Nsts1 for BFed AWGN case (5bits x 6 SNR ranges)"/>
    <register addr="431401a4" rw_flags="RW" width="4" name="BB_CEST_SMOOTH_COEFF_BF1_A_I2" comment="Delay spread of SM filter sets(x 50nsec) of Nsts2 for BFed AWGN case (5bits x 6 SNR ranges)"/>
    <register addr="431401a8" rw_flags="RW" width="4" name="BB_CEST_SMOOTH_COEFF_BF0_D_I2" comment="Delay spread of SM filter sets(x 50nsec) of Nsts1 for BFed fading CH case (5bits x 6 SNR ranges)"/>
    <register addr="431401ac" rw_flags="RW" width="4" name="BB_CEST_SMOOTH_COEFF_BF1_D_I2" comment="Delay spread of SM filter sets(x 50nsec) of Nsts2 for BFed fading CH case (5bits x 6 SNR ranges)"/>
    <register addr="431401b0" rw_flags="RW" width="4" name="BB_CHDET_I2" comment="Channel Type Detection"/>
    <register addr="431401b4" rw_flags="RW" width="4" name="BB_CHVAR_THRES_INIT_I2" comment="Channel variance threshold for L-LTF"/>
    <register addr="431401b8" rw_flags="RW" width="4" name="BB_CHVAR_THRES_UPDATE_NONHE_SISO_I2" comment="Channel variance threshold for (V)HT-LTF SISO"/>
    <register addr="431401bc" rw_flags="RW" width="4" name="BB_CHVAR_THRES_UPDATE_NONHE_STBC_I2" comment="Channel variance threshold for (V)HT-LTF STBC"/>
    <register addr="431401c0" rw_flags="RW" width="4" name="BB_CHVAR_THRES_UPDATE_HE_SISO_I2" comment="Channel variance threshold for HE-LTF SISO"/>
    <register addr="431401c4" rw_flags="RW" width="4" name="BB_CHVAR_THRES_UPDATE_HE_STBC_I2" comment="Channel variance threshold for HE-LTF STBC"/>
    <register addr="431401c8" rw_flags="RW" width="2" name="BB_CHDELAY_INIT_I2" comment="Channel delay for L-LTF"/>
    <register addr="431401cc" rw_flags="RW" width="2" name="BB_CHDELAY_UPDATE_NONHE_SISO_I2" comment="Channel delay for (V)HT-LTF SISO"/>
    <register addr="431401d0" rw_flags="RW" width="2" name="BB_CHDELAY_UPDATE_NONHE_STBC_I2" comment="Channel delay for (V)HT-LTF STBC"/>
    <register addr="431401d4" rw_flags="RW" width="2" name="BB_CHDELAY_UPDATE_HE_SISO_I2" comment="Channel delay for HE-LTF SISO"/>
    <register addr="431401d8" rw_flags="RW" width="2" name="BB_CHDELAY_UPDATE_HE_STBC_I2" comment="Channel delay for HE-LTF STBC"/>
    <register addr="431401dc" rw_flags="RW" width="4" name="CHDET_RESERVED_0_I2" comment="Channel Detection Reserved bits 0"/>
    <register addr="431401e0" rw_flags="RW" width="4" name="CHDET_RESERVED_1_I2" comment="Channel Detection Reserved bits 1"/>
    <register addr="431401e4" rw_flags="RW" width="2" name="BB_LEG_DUP_DET_CONFIG_I2" comment="Contains parameters used for Non-HT Duplicate detection for 40MHz mode."/>
    <register addr="431401e8" rw_flags="RW" width="2" name="BB_RX_CONFIG_I2" comment="Receiver configuration"/>
    <register addr="431401ec" rw_flags="RW" width="4" name="BB_FTTRACK_CONFIG_I2" comment="Frequnecy and time offset configuration"/>
    <register addr="431401f0" rw_flags="RW" width="1" name="BB_BBA_FREQ_OFFSET_MASK_CONFIG_I2" comment="Reduce the reliability of soft decsions on inner carriers (+/-1, +/-2) when estimated         frequency        offset exceeds certain thresholds OR permanently reduce the reliability on inner carriers regardless         of        frequency offset."/>
    <register addr="431401f4" rw_flags="RW" width="2" name="BB_DEMAP_NOISE_VARIANCE_I2" comment="DEMAP NOISE VARIANCE Forcing"/>
    <register addr="431401f8" rw_flags="RW" width="1" name="BB_DEMAP_NUDGE_GAIN_ADAPT_I2" comment="When set, apply Radio nudge again"/>
    <register addr="431401fc" rw_flags="RW" width="4" name="BB_SAMP_OFFSET_CONFIG_I2" comment="Sampling offset. Data symbols are sampled at a position -BB_SAMP_OFFSET with respect to         the        beginning of the data part of the symbol."/>
    <register addr="43140200" rw_flags="RW" width="2" name="BB_VHT_SS1_RATE_MASK_I2" comment="Control rejection of VHT 80MHz single spatial stream (or STBC) packets with certain rates"/>
    <register addr="43140204" rw_flags="RW" width="2" name="BB_MRC_CONFIG_BASIC_I2" comment="Control register to configure OFDM Maximum Ratio Combining and Basic MRC block"/>
    <register addr="43140208" rw_flags="RW" width="2" name="BB_MRC_CONFIG_STBC_I2" comment="Unused register"/>
    <register addr="4314020c" rw_flags="RW" width="2" name="BB_MRC_CONFIG_STREAM2_I2" comment="Unused register"/>
    <register addr="43140210" rw_flags="RW" width="2" name="BB_MRC_CONFIG_FINAL_I2" comment="Unused register"/>
    <register addr="43140214" rw_flags="RW" width="1" name="BB_MRC_NONCONT_BANDS_I2" comment="Control register to whether MRC non contiguous bands or not."/>
    <register addr="43140218" rw_flags="RW" width="2" name="BB_PTW70_CONFIG_I2" comment="Setup to allow detection and control relating to packets with strong phase wobble such         as        those from PTW70 test equipment"/>
    <register addr="4314021c" rw_flags="RW" width="2" name="BB_PTW70_CONFIG2_I2" comment="Setup 2 to allow detection and control relating to packets with strong phase wobble such        as those from PTW70 test equipment"/>
    <register addr="43140220" rw_flags="RW" width="1" name="BB_LDPC_OFFSET_AWGN_I2" comment="Min-Sum algorithm offset for LDPC decoder for AWGN"/>
    <register addr="43140224" rw_flags="RW" width="1" name="BB_LDPC_OFFSET_FADING_I2" comment="Min-Sum algorithm offset for LDPC decoder for FADING"/>
    <register addr="43140228" rw_flags="RW" width="4" name="BB_QAM1024_ENABLE_I2" comment="QAM1024 Support Enable"/>
    <register addr="4314022c" rw_flags="RW" width="4" name="BB_IW_CONFIG_I2" comment="IW Configuration registers"/>
    <register addr="43140230" rw_flags="RW" width="1" name="BB_VLTF_SNR_FORCING_I2" comment="Update VHT/HE LTF SNR"/>
    <register addr="43140234" rw_flags="RW" width="1" name="BB_EN_NUDGEAGAIN_I2" comment="Configure HT-STF, VHT-STF, HE-STF nudge again enalbe"/>
    <register addr="43140238" rw_flags="RW" width="4" name="BB_LTF_SYNC_LATENCY_I2" comment="Number of 20M clock cycles of LTF peak calculation latency"/>
    <register addr="4314023c" rw_flags="RW" width="2" name="BB_LPE_CONFIG_I2" comment="Linear phase estimation configuration"/>
    <register addr="43140240" rw_flags="RW" width="2" name="BB_BBA_FREQ_OFFSET_MASK_CFG_MA_SC_20M_I2" comment="Reduce the reliability of soft decision on the most affected subcarriers for 20/40MHz         bandwidth         (1 2 3 or -1 -2 -3, when offset frequency is positive,, it corresponds to -1 -2 and -3"/>
    <register addr="43140244" rw_flags="RW" width="2" name="BB_BBA_FREQ_OFFSET_MASK_CFG_LA_SC_20M_I2" comment="Reduce the reliability of soft decision on the less affected subcarriers for 20/40MHz         bandwidth         (1 2 3 or -1 -2 -3, when offset frequency is positive,, it corresponds to 1 2 and 3"/>
    <register addr="43140248" rw_flags="RW" width="2" name="BB_RX_DEMAP_METRIC_A_I2" comment="Demapper soft-decision metric as used by the Viterbi decoder"/>
    <register addr="4314024c" rw_flags="RW" width="2" name="BB_RX_DEMAP_METRIC_B_I2" comment="Demapper soft-decision metric as used by the Viterbi decoder"/>
    <register addr="43140250" rw_flags="RW" width="2" name="BB_SOFT_WEIGH_FREQ_OFFSET_HIGH_THRESH_20M_40M_I2" comment="the high threshold value for frequency offset in soft weigh for 20/40MHz bandwidth, it         is        derived by 122 KHz/20 MHz * 2^16"/>
    <register addr="43140254" rw_flags="RW" width="2" name="BB_SOFT_WEIGH_FREQ_OFFSET_LOW_THRESH_20M_40M_I2" comment="the low threshold value for frequency offset in soft weigh for 20/40MHz bandwidth, it         is        derived by 50 KHz/20 MHz * 2^16"/>
    <register addr="43140258" rw_flags="RW" width="4" name="BB_DEMAP_QFAC_SISO_BCC_AWGN_I2" comment="DEMAP SISO BCC AWGN QFAC configuration"/>
    <register addr="4314025c" rw_flags="RW" width="2" name="BB_DEMAP_QFAC_SISO_BCC_FADING_I2" comment="DEMAP SISO BCC FADING QFAC configuration"/>
    <register addr="43140260" rw_flags="RW" width="4" name="BB_DEMAP_QFAC_SISO_BCC_FADING_MCS7_I2" comment="DEMAP SISO BCC FADING MCS7 QFAC configuration"/>
    <register addr="43140264" rw_flags="RW" width="4" name="BB_DEMAP_QFAC_SISO_BCC_FADING_MCS8_I2" comment="DEMAP SISO BCC FADING MCS8 QFAC configuration"/>
    <register addr="43140268" rw_flags="RW" width="4" name="BB_DEMAP_QFAC_SISO_BCC_FADING_MCS9_I2" comment="DEMAP SISO BCC FADING MCS9 QFAC configuration"/>
    <register addr="4314026c" rw_flags="RW" width="4" name="BB_DEMAP_QFAC_SISO_LDPC_AWGN_I2" comment="DEMAP SISO LDPC AWGN QFAC configuration"/>
    <register addr="43140270" rw_flags="RW" width="2" name="BB_DEMAP_QFAC_SISO_LDPC_FADING_MCS0_I2" comment="DEMAP SISO LDPC FADING MCS0 QFAC configuration"/>
    <register addr="43140274" rw_flags="RW" width="2" name="BB_DEMAP_QFAC_SISO_LDPC_FADING_MCS1_I2" comment="DEMAP SISO LDPC FADING MCS1 QFAC configuration"/>
    <register addr="43140278" rw_flags="RW" width="2" name="BB_DEMAP_QFAC_SISO_LDPC_FADING_MCS2_I2" comment="DEMAP SISO LDPC FADING MCS2 QFAC configuration"/>
    <register addr="4314027c" rw_flags="RW" width="2" name="BB_DEMAP_QFAC_SISO_LDPC_FADING_MCS3_I2" comment="DEMAP SISO LDPC FADING MCS3 QFAC configuration"/>
    <register addr="43140280" rw_flags="RW" width="2" name="BB_DEMAP_QFAC_SISO_LDPC_FADING_MCS4_I2" comment="DEMAP SISO LDPC FADING MCS4 QFAC configuration"/>
    <register addr="43140284" rw_flags="RW" width="2" name="BB_DEMAP_QFAC_SISO_LDPC_FADING_MCS5_I2" comment="DEMAP SISO LDPC FADING MCS5 QFAC configuration"/>
    <register addr="43140288" rw_flags="RW" width="2" name="BB_DEMAP_QFAC_SISO_LDPC_FADING_MCS6_I2" comment="DEMAP SISO LDPC FADING MCS6 QFAC configuration"/>
    <register addr="4314028c" rw_flags="RW" width="2" name="BB_DEMAP_QFAC_SISO_LDPC_FADING_MCS7_I2" comment="DEMAP SISO LDPC FADING MCS7 QFAC configuration"/>
    <register addr="43140290" rw_flags="RW" width="2" name="BB_DEMAP_QFAC_SISO_LDPC_FADING_MCS8_I2" comment="DEMAP SISO LDPC FADING MCS8 QFAC configuration"/>
    <register addr="43140294" rw_flags="RW" width="2" name="BB_DEMAP_QFAC_SISO_LDPC_FADING_MCS9_I2" comment="DEMAP SISO LDPC FADING MCS9 QFAC configuration"/>
    <register addr="43140298" rw_flags="RW" width="2" name="BB_DEMAP_QFAC_SISO_LDPC_FADING_MCS10_I2" comment="DEMAP SISO LDPC FADING MCS10 QFAC configuration"/>
    <register addr="4314029c" rw_flags="RW" width="2" name="BB_DEMAP_QFAC_SISO_LDPC_FADING_MCS11_I2" comment="DEMAP SISO LDPC FADING MCS11 QFAC configuration"/>
    <register addr="431402a0" rw_flags="RW" width="4" name="BB_DEMAP_QFAC_STBC_BCC_AWGN_I2" comment="DEMAP STBC BCC AWGN QFAC configuration"/>
    <register addr="431402a4" rw_flags="RW" width="4" name="BB_DEMAP_QFAC_STBC_BCC_FADING_I2" comment="DEMAP STBC BCC FADING QFAC configuration"/>
    <register addr="431402a8" rw_flags="RW" width="4" name="BB_DEMAP_QFAC_STBC_LDPC_AWGN_I2" comment="DEMAP STBC LDPC AWGN QFAC configuration"/>
    <register addr="431402ac" rw_flags="RW" width="4" name="BB_DEMAP_QFAC_STBC_LDPC_FADING_I2" comment="DEMAP STBC LDPC FADING QFAC configuration"/>
    <register addr="431402b0" rw_flags="RW" width="2" name="BB_DEMAP_LLR_DOWN_I2" comment="DEMAP LLR DOWN configuration"/>
    <register addr="431402b4" rw_flags="RW" width="4" name="BB_DEMAP_QFAC_BF_LDPC_AWGN_I2" comment="DEMAP BEAMFORM LDPC AWGN QFAC configuration"/>
    <register addr="431402b8" rw_flags="RW" width="4" name="BB_DEMAP_QFAC_BF_LDPC_FADING_I2" comment="DEMAP BEAMFORM LDPC FADING QFAC configuration"/>
    <register addr="431402bc" rw_flags="RW" width="1" name="BB_DEMAP_QFAC_MUMIMO_I2" comment="Q-factor LUT for MU-MIMO"/>
    <register addr="431402c0" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_BCC_AWGN_I2" comment="MLD MIMO BCC AWGN QFAC configuration"/>
    <register addr="431402c4" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_BCC_FADING_MCS0_I2" comment="DEMAP MIMO BCC FADING MCS0 QFAC configuration"/>
    <register addr="431402c8" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_BCC_FADING_MCS1_I2" comment="DEMAP MIMO BCC FADING MCS1 QFAC configuration"/>
    <register addr="431402cc" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_BCC_FADING_MCS2_I2" comment="DEMAP MIMO BCC FADING MCS2 QFAC configuration"/>
    <register addr="431402d0" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_BCC_FADING_MCS3_I2" comment="DEMAP MIMO BCC FADING MCS3 QFAC configuration"/>
    <register addr="431402d4" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_BCC_FADING_MCS4_I2" comment="DEMAP MIMO BCC FADING MCS4 QFAC configuration"/>
    <register addr="431402d8" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_BCC_FADING_MCS5_I2" comment="DEMAP MIMO BCC FADING MCS5 QFAC configuration"/>
    <register addr="431402dc" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_BCC_FADING_MCS6_I2" comment="DEMAP MIMO BCC FADING MCS6 QFAC configuration"/>
    <register addr="431402e0" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_BCC_FADING_MCS7_I2" comment="DEMAP MIMO BCC FADING MCS7 QFAC configuration"/>
    <register addr="431402e4" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_BCC_FADING_MCS8_I2" comment="DEMAP MIMO BCC FADING MCS8 QFAC configuration"/>
    <register addr="431402e8" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_BCC_FADING_MCS9_I2" comment="DEMAP MIMO BCC FADING MCS9 QFAC configuration"/>
    <register addr="431402ec" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_LDPC_AWGN_I2" comment="MLD MIMO LDPC AWGN QFAC configuration"/>
    <register addr="431402f0" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_LDPC_FADING_MCS0_I2" comment="DEMAP MIMO LDPC FADING MCS0 QFAC configuration"/>
    <register addr="431402f4" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_LDPC_FADING_MCS1_I2" comment="DEMAP MIMO LDPC FADING MCS1 QFAC configuration"/>
    <register addr="431402f8" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_LDPC_FADING_MCS2_I2" comment="DEMAP MIMO LDPC FADING MCS2 QFAC configuration"/>
    <register addr="431402fc" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_LDPC_FADING_MCS3_I2" comment="DEMAP MIMO LDPC FADING MCS3 QFAC configuration"/>
    <register addr="43140300" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_LDPC_FADING_MCS4_I2" comment="DEMAP MIMO LDPC FADING MCS4 QFAC configuration"/>
    <register addr="43140304" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_LDPC_FADING_MCS5_I2" comment="DEMAP MIMO LDPC FADING MCS5 QFAC configuration"/>
    <register addr="43140308" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_LDPC_FADING_MCS6_I2" comment="DEMAP MIMO LDPC FADING MCS6 QFAC configuration"/>
    <register addr="4314030c" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_LDPC_FADING_MCS7_I2" comment="DEMAP MIMO LDPC FADING MCS7 QFAC configuration"/>
    <register addr="43140310" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_LDPC_FADING_MCS8_I2" comment="DEMAP MIMO LDPC FADING MCS8 QFAC configuration"/>
    <register addr="43140314" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_LDPC_FADING_MCS9_I2" comment="DEMAP MIMO LDPC FADING MCS9 QFAC configuration"/>
    <register addr="43140318" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_LDPC_FADING_MCS10_I2" comment="DEMAP MIMO LDPC FADING MCS10 QFAC configuration"/>
    <register addr="4314031c" rw_flags="RW" width="4" name="BB_MLD_QFAC_MIMO_LDPC_FADING_MCS11_I2" comment="DEMAP MIMO LDPC FADING MCS11 QFAC configuration"/>
    <register addr="43140320" rw_flags="RW" width="1" name="BB_MLD_QFAC_MUMIMO_I2" comment="Q-factor LUT for MU-MIMO"/>
    <register addr="43140324" rw_flags="RW" width="4" name="BB_MLD_OP_CTRL_I2" comment="mld cotrol bit"/>
    <register addr="43140328" rw_flags="RW" width="4" name="BB_MLD_RESERVED_I2" comment="Reserved register"/>
    <register addr="4314032c" rw_flags="RW" width="4" name="BB_CPE_CONFIG_I2" comment="BB DD CPE configuration"/>
    <register addr="43140330" rw_flags="RW" width="2" name="BB_VLTF_CPE_CONFIG_I2" comment="VLTF/HE LTF CPE"/>
    <register addr="43140334" rw_flags="RW" width="4" name="BB_BPSK_CPE_CONFIG_I2" comment="Pilot extension CPE and Preamble DDCPE for BPSK"/>
    <register addr="43140338" rw_flags="RW" width="2" name="BB_PILOT_PHASE_LIMIT_I2" comment="Limit the absolute pilot angle correction. This is an 11-bit unsigned number in RTL phase        format (max value 1024). RTL phase format=(angle in deg / 180) * 1024. (Default=0.4 radians)"/>
    <register addr="4314033c" rw_flags="RW" width="4" name="BB_DDCPE_PHASE_LIMIT_I2" comment="Phase limitation value for DD-CPE"/>
    <register addr="43140340" rw_flags="RW" width="1" name="BB_DDCPE_PHASE_1024QAM_LIMIT_I2" comment="Phase limitation value for DD-CPE"/>
    <register addr="43140344" rw_flags="RW" width="4" name="BB_CPE_MMSE_WEIGHT_BANK0_I2" comment="Pilot weight for MMSE CPE"/>
    <register addr="43140348" rw_flags="RW" width="4" name="BB_CPE_MMSE_WEIGHT_BANK1_I2" comment="Pilot weight for MMSE CPE"/>
    <register addr="4314034c" rw_flags="RW" width="4" name="BB_CPE_MMSE_WEIGHT_BANK2_I2" comment="Pilot weight for MMSE CPE"/>
    <register addr="43140350" rw_flags="RW" width="4" name="BB_DDCPE_MMSE_PILOT_WEIGHT_BANK0_I2" comment="Pilot weight for MMSE DD-CPE"/>
    <register addr="43140354" rw_flags="RW" width="4" name="BB_DDCPE_MMSE_PILOT_WEIGHT_BANK1_I2" comment="Pilot weight for MMSE DD-CPE"/>
    <register addr="43140358" rw_flags="RW" width="2" name="BB_DDCPE_MMSE_PILOT_WEIGHT_BANK2_I2" comment="Pilot weight for MMSE DD-CPE"/>
    <register addr="4314035c" rw_flags="RW" width="4" name="BB_DDCPE_MMSE_DATA_WEIGHT_BANK0_I2" comment="Data weight for MMSE DD-CPE"/>
    <register addr="43140360" rw_flags="RW" width="4" name="BB_DDCPE_MMSE_DATA_WEIGHT_BANK1_I2" comment="Data weight for MMSE DD-CPE"/>
    <register addr="43140364" rw_flags="RW" width="2" name="BB_DDCPE_MMSE_DATA_WEIGHT_BANK2_I2" comment="Data weight for MMSE DD-CPE"/>
    <register addr="43140368" rw_flags="RW" width="4" name="BB_CPE_MMSE_WEIGHT_HE_BANK0_I2" comment="Pilot weight for HE MMSE CPE"/>
    <register addr="4314036c" rw_flags="RW" width="4" name="BB_CPE_MMSE_WEIGHT_HE_BANK1_I2" comment="Pilot weight for HE MMSE CPE"/>
    <register addr="43140370" rw_flags="RW" width="4" name="BB_CPE_MMSE_WEIGHT_HE_BANK2_I2" comment="Pilot weight for HE MMSE CPE"/>
    <register addr="43140374" rw_flags="RW" width="4" name="BB_CPE_MMSE_WEIGHT_HE_BANK3_I2" comment="Pilot weight for HE MMSE CPE"/>
    <register addr="43140378" rw_flags="RW" width="4" name="BB_DDCPE_MMSE_PILOT_WEIGHT_HE_BANK0_I2" comment="Pilot weight for HE MMSE DD-CPE"/>
    <register addr="4314037c" rw_flags="RW" width="4" name="BB_DDCPE_MMSE_PILOT_WEIGHT_HE_BANK1_I2" comment="Pilot weight for HE MMSE DD-CPE"/>
    <register addr="43140380" rw_flags="RW" width="4" name="BB_DDCPE_MMSE_PILOT_WEIGHT_HE_BANK2_I2" comment="Pilot weight for HE MMSE DD-CPE"/>
    <register addr="43140384" rw_flags="RW" width="4" name="BB_DDCPE_MMSE_PILOT_WEIGHT_HE_BANK3_I2" comment="Pilot weight for HE MMSE DD-CPE"/>
    <register addr="43140388" rw_flags="RW" width="4" name="BB_DDCPE_MMSE_DATA_WEIGHT_HE_BANK0_I2" comment="Data weight for HE MMSE DD-CPE"/>
    <register addr="4314038c" rw_flags="RW" width="4" name="BB_DDCPE_MMSE_DATA_WEIGHT_HE_BANK1_I2" comment="Data weight for HE MMSE DD-CPE"/>
    <register addr="43140390" rw_flags="RW" width="4" name="BB_DDCPE_MMSE_DATA_WEIGHT_HE_BANK2_I2" comment="Data weight for HE MMSE DD-CPE"/>
    <register addr="43140394" rw_flags="RW" width="4" name="BB_DDCPE_MMSE_DATA_WEIGHT_HE_BANK3_I2" comment="Data weight for HE MMSE DD-CPE"/>
    <register addr="43140398" rw_flags="RW" width="2" name="BB_MMSE_SYM_OFFSET_I2" comment="Symbol Offset to skip MMSE-CPE"/>
    <register addr="4314039c" rw_flags="RW" width="4" name="BB_DDCPE_LLR_THRES_BCC_I2" comment="DDCPE LLR threshold for BCC"/>
    <register addr="431403a0" rw_flags="RW" width="4" name="BB_DDCPE_LLR_THRES_LDPC_I2" comment="DDCPE LLR threshold for LDPC"/>
    <register addr="431403a4" rw_flags="RW" width="4" name="BB_GID_MEMBERSHIP_L_I2" comment="Membership status array"/>
    <register addr="431403a8" rw_flags="RW" width="4" name="BB_GID_MEMBERSHIP_H_I2" comment="Membership status array"/>
    <register addr="431403ac" rw_flags="RW" width="4" name="BB_GID_USERPOSITION_LL_I2" comment="User Position Array 2 bits"/>
    <register addr="431403b0" rw_flags="RW" width="4" name="BB_GID_USERPOSITION_LH_I2" comment="User Position Array 2 bits"/>
    <register addr="431403b4" rw_flags="RW" width="4" name="BB_GID_USERPOSITION_HL_I2" comment="User Position Array 2 bits"/>
    <register addr="431403b8" rw_flags="RW" width="4" name="BB_GID_USERPOSITION_HH_I2" comment="User Position Array 2 bits"/>
    <register addr="431403bc" rw_flags="RW" width="1" name="BB_IEEE_NDP_CTRL_I2" comment="NDP Decision Method Control"/>
    <register addr="431403c0" rw_flags="R" width="1" name="BB_PACK_CTRL_STATES_I2" comment="Value of Rx Packet Controller State Machines"/>
    <register addr="431403c4" rw_flags="RW" width="2" name="BB_HE_SINGLE_BSS_BRC_STA_ID_I2" comment="Single BSS Broadcasting STA ID"/>
    <register addr="431403c8" rw_flags="RW" width="2" name="BB_HE_UNASSOCIATED_BRC_STA_ID_I2" comment="Unassociated Broadcasting STA ID"/>
    <register addr="431403cc" rw_flags="RW" width="2" name="BB_HE_MULTI_BSS_BRC_STA_ID_I2" comment="Multi-BSS Broadcasting STA ID"/>
    <register addr="431403d0" rw_flags="RW" width="2" name="BB_HE_MU_STA_ID_I2" comment="HE MU MY STA ID"/>
    <register addr="431403d4" rw_flags="RW" width="2" name="BB_HE_UNASSIGNED_RU_STA_ID_I2" comment="Unassigned RU STA ID"/>
    <register addr="431403d8" rw_flags="RW" width="1" name="BB_HE_MY_STA_ID_PRIORITY_I2" comment="HE My Sta Id Priority"/>
    <register addr="431403dc" rw_flags="RW" width="1" name="BB_HE_SINGLE_BSS_BRC_PRIORITY_I2" comment="HE Single BSS Broadcasting Priority"/>
    <register addr="431403e0" rw_flags="RW" width="1" name="BB_HE_MULTI_BSS_BRC_PRIORITY_I2" comment="HE Multi-BSS Broadcasting Priority"/>
    <register addr="431403e4" rw_flags="RW" width="1" name="BB_HE_UNASSOCIATED_BRC_PRIORITY_I2" comment="HE unassociated Broadcasting Priority"/>
    <register addr="431403e8" rw_flags="RW" width="1" name="BB_SYNC_LSIG_CHECK_EN_I2" comment="L-SIG Validation Check En"/>
    <register addr="431403ec" rw_flags="RW" width="1" name="BB_SYNC_LSIG_CHECK_THR_I2" comment="L-SIG Validation Check Threshold"/>
    <register addr="431403f0" rw_flags="RW" width="1" name="BB_RX_CRC_ABORT_CONFIG_I2" comment="Receiver configuration for sig crc aborting"/>
    <register addr="431403f4" rw_flags="RW" width="4" name="BB_RX_FORCE_CLOCK_I2" comment="Force clock enable of manual clock gating if there is any logic bug"/>
    <register addr="431403f8" rw_flags="RW" width="2" name="BB_BBA_REC_BF_TX_COEF_CONFIG_I2" comment="Reciprocal Beamforming, calibration coefficient LUT Config Register"/>
    <register addr="431403fc" rw_flags="RW" width="4" name="BB_BBA_REC_BF_TX_COEF_I2[0]" comment="Reciprocal Beamforming, calibration coefficient LUT Config Register"/>
    <register addr="43140400" rw_flags="RW" width="4" name="BB_BBA_REC_BF_TX_COEF_I2[1]" comment="Reciprocal Beamforming, calibration coefficient LUT Config Register"/>
    <register addr="43140404" rw_flags="RW" width="4" name="BB_BBA_BF_TX_CONFIG_I2" comment="TX beamforming configuration. For most fields, only teh Tx Path 0 register is used"/>
    <register addr="43140408" rw_flags="RW" width="4" name="BB_BBA_BF_TX_KEYHOLE_I2" comment="TX beamforming configuration #2."/>
    <register addr="4314040c" rw_flags="R" width="4" name="BB_BBA_BF_TX_STATUS1_I2" comment="Tx beamformer CBR category fields parsed."/>
    <register addr="43140410" rw_flags="R" width="4" name="BB_BBA_BF_TX_STATUS2_I2" comment="Tx beamformer fields parsed and DMA collision counter."/>
    <register addr="43140414" rw_flags="R" width="4" name="BB_BBA_BF_TX_ANGLE_STORE_KEYHOLE_DATA_STATUS_I2" comment="This register is used to read the angle store data."/>
    <register addr="43140418" rw_flags="RW" width="2" name="BASEBAND_TX_CONFIG2_I2" comment="Config for Tx filtering stages"/>
    <register addr="4314041c" rw_flags="RW" width="1" name="BASEBAND_TX_EVM_PARAMS_I2" comment="Used to tune the gain in the upsample filters in preproc to enhance the Evm across the         preproc"/>
    <register addr="43140420" rw_flags="R" width="4" name="BB_TX_CTRL_STATES_I2" comment="Tx control states"/>
  </block>
  <block name="wl_bbb" comment="Wireless LAN CCK modem registers">
    <register addr="43150000" rw_flags="RW" width="1" name="BBB_TX_PKT_CONFIG" comment="Configuration to disable standards-required features. Do not change this register."/>
    <register addr="43150004" rw_flags="RW" width="2" name="BBB_TX_MOD_CONFIG" comment=""/>
    <register addr="43150008" rw_flags="RW" width="2" name="BBB_TX_FILTER_CONFIG" comment="Transmit 40-to-44 MHz filter"/>
    <register addr="4315000c" rw_flags="R" width="1" name="BBB_TX_PKT_STATUS" comment="CCK transmitter state machine current state"/>
    <register addr="43150010" rw_flags="RW" width="1" name="BBB_RX_PKT_CONFIG" comment=""/>
    <register addr="43150014" rw_flags="RW" width="1" name="BBB_RX_FILTER_CONFIG" comment="40 to 44MHz resampling filter settings.  These settings are applied to the two instances         of this filter module, for I and Q signals."/>
    <register addr="43150018" rw_flags="RW" width="4" name="BBB_RX_SYNC_SYM_CONFIG" comment=""/>
    <register addr="4315001c" rw_flags="RW" width="2" name="BBB_RX_SYNC_PKT_CONFIG" comment="Configures detection of SFD (Start Frame Delimiter), aka Packet Sync"/>
    <register addr="43150020" rw_flags="RW" width="1" name="BBB_RX_SLICER_CONFIG" comment=""/>
    <register addr="43150024" rw_flags="RW" width="2" name="BBB_RX_FREQ_EST_CONFIG" comment=""/>
    <register addr="43150028" rw_flags="RW" width="2" name="BBB_RX_CHAN_EST_CONFIG" comment=""/>
    <register addr="4315002c" rw_flags="RW" width="1" name="BBB_RX_CLKTRACK_CONFIG" comment=""/>
    <register addr="43150030" rw_flags="RW" width="2" name="BBB_RX_DESPREAD_CONFIG" comment=""/>
    <register addr="43150034" rw_flags="RW" width="4" name="BBB_RX_DESPREAD_CONFIG2" comment=""/>
    <register addr="43150038" rw_flags="RW" width="1" name="BBB_RX_AGC_GAIN_INIT" comment=""/>
    <register addr="4315003c" rw_flags="RW" width="2" name="BBB_RX_AGC_GAIN_LIMITS" comment=""/>
    <register addr="43150040" rw_flags="RW" width="2" name="BBB_RX_AGC_TARGETS" comment=""/>
    <register addr="43150044" rw_flags="RW" width="2" name="BBB_RX_AGC_CONFIG" comment=""/>
    <register addr="43150048" rw_flags="RW" width="2" name="BBB_RX_ENERGY_DETECT_AGC_OFFSET" comment="Signed offset added to the AGC input to the Energy Detect to compensate for different AGC gain ranges in S61X, S620"/>
    <register addr="4315004c" rw_flags="RW" width="4" name="BBB_RX_DESENSE_THRESHOLD" comment="RX desensitization threshold"/>
    <register addr="43150050" rw_flags="RW" width="2" name="BBB_CCA_CONFIG" comment="configuration registers used for CCK jump and low energy detection"/>
    <register addr="43150054" rw_flags="RW" width="4" name="BBB_RX_JUMP_DET_RSSI_LIMIT" comment="The Jump Detection should be valid only when the RSSI value is within a particular range"/>
    <register addr="43150058" rw_flags="RW" width="1" name="BBB_CCA_LOW_ENERGY_DETECTION_CONFIG" comment="Configuration register to monitor the selected band and see if the energy falls below a threshold"/>
    <register addr="4315005c" rw_flags="RW" width="2" name="BBB_RX_SYNC_SYM_CONFIG2" comment=""/>
    <register addr="43150060" rw_flags="RW" width="2" name="BBB_RX_SYNC_SYM_CONFIG3" comment="Configuration of CCK symbol synchronizer with pattern matching criteria (See B-65913)"/>
    <register addr="43150064" rw_flags="RW" width="2" name="BBB_RX_SYNC_SYM_CONFIG4" comment="More configuration related to CCK symbol synchronizer with pattern matching criteria (See B-65913 and B-77346)"/>
    <register addr="43150068" rw_flags="RW" width="1" name="BBB_RX_DIVERSITY_CFG" comment="Configuration for DSSS/CCK switched diversity reception"/>
    <register addr="4315006c" rw_flags="RW" width="4" name="BBB_RX_JUMP_DET_CONFIG" comment="B Modem signal legacy jump detector configuration"/>
    <register addr="43150070" rw_flags="RW" width="4" name="BBB_RX_SYNC_SYM_PAT_L" comment="Pattern to match for Long preamble"/>
    <register addr="43150074" rw_flags="RW" width="4" name="BBB_RX_SYNC_SYM_PAT_S" comment="Pattern to match for Short preamble"/>
    <register addr="43150078" rw_flags="R" width="2" name="BBB_RX_SIGNAL_QUALITY" comment=""/>
    <register addr="4315007c" rw_flags="R" width="4" name="BBB_RX_FREQ_ERROR" comment="RxFreqErrorKHz = ((Reg Value in 2s complement) * 44000) / (11 * 65536 * 4)"/>
    <register addr="43150080" rw_flags="R" width="2" name="BBB_RX_DESPREAD_MARGIN" comment=""/>
    <register addr="43150084" rw_flags="R" width="1" name="BBB_RX_SLICE_MARGIN" comment=""/>
    <register addr="43150088" rw_flags="R" width="1" name="BBB_RX_SYNC_SCORE" comment=""/>
    <register addr="4315008c" rw_flags="R" width="1" name="BBB_RX_PKT_STATUS" comment="CCK receiver state machine current state"/>
    <register addr="43150090" rw_flags="R" width="1" name="BBB_RX_AGC_GAIN" comment=""/>
    <register addr="43150094" rw_flags="RW" width="1" name="BBB_RX_CHAN_EQ_CONFIG" comment=""/>
    <register addr="43150098" rw_flags="RW" width="1" name="BBB_SPARE1" comment=""/>
    <register addr="4315009c" rw_flags="RW" width="1" name="BBB_SPARE2" comment=""/>
    <register addr="431500a0" rw_flags="RW" width="1" name="BBB_RX_SYNC_SYM_BLANK_TIME" comment="Interval at start of CCK symbol detection time to blank if needed to avoid transient         effects after rx antenna switch in CCK switched diversity chop mode. Each unit of time is 1 microsec"/>
  </block>
  <block name="wl_enc_dma_0" comment="Wireless LAN DMA encryption accelerator registers">
    <register addr="44000000" rw_flags="W" width="1" name="ENC_DMA_INT_CLEAR_I0" comment="Clear interrupt status events."/>
    <register addr="44000004" rw_flags="RW" width="1" name="ENC_DMA_INT_MASK_I0" comment="Disable interrupt sources if a mask bit is set to '1'."/>
    <register addr="44000008" rw_flags="R" width="1" name="ENC_DMA_INT_CAUSE_I0" comment="Interrupt events status."/>
    <register addr="4400000c" rw_flags="RW" width="1" name="ENC_DMA_INT_DMA_DONE_COUNT_I0" comment="Number of DMA_DONE events required to generate a DMA_DONE interrupt event. 0 = 1 event required to generate interrupt. 255 = 256 events required to generate interrupt."/>
    <register addr="44000010" rw_flags="R" width="1" name="ENC_DMA_INT_DMA_DONE_COUNT_STATUS_I0" comment="Current status of the number of DMA_DONE events since the last reset or interrupt clear."/>
    <register addr="44000014" rw_flags="W" width="1" name="ENC_DMA_INT_DST_COUNT_SENT_CLEAR_I0" comment="Write '1' to clear the DST_COUNT interrupt event sent flag and allow subsequent DST_COUNT interrupts for the current DMA operation."/>
    <register addr="44000018" rw_flags="RW" width="1" name="ENC_DMA_INT_CONFIG_I0" comment="Interrupt generation configuration."/>
    <register addr="4400001c" rw_flags="RW" width="1" name="ENC_DMA_ENCR_TYPE_I0" comment="Encryption operation, one of:"/>
    <register addr="44000020" rw_flags="RW" width="1" name="ENC_DMA_KEY_LENGTH_I0" comment="Encryption key length 128 or 256"/>
    <register addr="44000024" rw_flags="RW" width="2" name="ENC_DMA_FRAME_LENGTH_I0" comment="Frame body length in octets"/>
    <register addr="44000028" rw_flags="RW" width="1" name="ENC_DMA_HDR_LENGTH_I0" comment="Frame header length in octets"/>
    <register addr="4400002c" rw_flags="RW" width="1" name="ENC_DMA_ENC_CONFIG_I0" comment="Contains the following configuration bits:"/>
    <register addr="44000030" rw_flags="RW" width="1" name="ENC_DMA_PRIORITY_OCTET_I0" comment="Priority octet used in TKIP MIC calculation. Set to zero in this case. For CCMP operation, bits set to 1 in this octet will be set to one in the Nonce Flags Octet. It should be set to 0x10 for Management frames but should be set to 0xFF for Cisco CCX S67 compatibility; it must be set to 0x0 otherwise. (Refer to 802.11w section 8.3.3.3.3)"/>
    <register addr="44000034" rw_flags="RW" width="2" name="ENC_DMA_FC_MASK_I0" comment="Frame Control Mask. Determines which Frame Control bits are masked (i.e. included in the AAD calculation) in CCMP mode. Its default value is 0xC78F. (Refer to 802.11n section 8.3.3.3.2)"/>
    <register addr="44000038" rw_flags="RW" width="1" name="ENC_DMA_AAD_QC_MASK_I0" comment="Additional Authentication Data QoS Control field mask value for CCMP encryption. Set to 0x0F unless both the STA and its peer have their SPP A-MSDU Capable fields set to 1. In that case, set to 0x8F.  (Refer to 802.11n section 8.3.3.3.2 g)"/>
    <register addr="4400003c" rw_flags="RW" width="1" name="ENC_DMA_CONFIG_I0" comment="Configuration settings for the DMA logic."/>
    <register addr="44000040" rw_flags="RW" width="4" name="ENC_DMA_KEY_ADDRESS_I0" comment="Location in 32-bit address space of the encryption key to be used in single buffer mode."/>
    <register addr="44000044" rw_flags="RW" width="4" name="ENC_DMA_SRC_BUFFER_START_ADDRESS_I0" comment="Start address of the source buffer in single buffer mode."/>
    <register addr="44000048" rw_flags="RW" width="4" name="ENC_DMA_DST_BUFFER_START_ADDRESS_I0" comment="Start address of the destination buffer in single buffer mode."/>
    <register addr="4400004c" rw_flags="RW" width="4" name="ENC_DMA_SRC_BUFFER_LENGTH_I0" comment="Length of the source buffer in bytes in single buffer mode."/>
    <register addr="44000050" rw_flags="RW" width="4" name="ENC_DMA_DST_BUFFER_LENGTH_I0" comment="Length of the destination buffer in bytes in single buffer mode."/>
    <register addr="44000054" rw_flags="R" width="4" name="ENC_DMA_SRC_BUFFER_NEXT_I0" comment="Offset for the next operation. This is a result of (current operation start + length) % buffer end address."/>
    <register addr="44000058" rw_flags="R" width="4" name="ENC_DMA_DST_BUFFER_NEXT_I0" comment="Offset for the next operation. This is a result of (current operation start + length) % buffer end address."/>
    <register addr="4400005c" rw_flags="RW" width="4" name="ENC_DMA_SET_SRC_BUFFER_NEXT_I0" comment="Set the offset for the next operation. This overrides the last hardware-calculated value."/>
    <register addr="44000060" rw_flags="RW" width="4" name="ENC_DMA_SET_DST_BUFFER_NEXT_I0" comment="Set the offset for the next operation. This overrides the last hardware-calculated value."/>
    <register addr="44000064" rw_flags="R" width="2" name="ENC_DMA_AUTO_DST_LENGTH_I0" comment="In auto length mode this shows the calculated length of the destination data written out."/>
    <register addr="44000068" rw_flags="RW" width="2" name="ENC_DMA_FRAME_CONTROL_FIELD_I0" comment="In auto header length mode this is used to work out the length of the header."/>
    <register addr="4400006c" rw_flags="R" width="1" name="ENC_DMA_AUTO_HEADER_LENGTH_I0" comment="In auto header length mode this shows the calculated header length."/>
    <register addr="44000070" rw_flags="RW" width="4" name="ENC_DMA_DESCRIPTOR_TABLE_START_ADDRESS_I0" comment="Start address of descriptor table. Write to update the external registers."/>
    <register addr="44000074" rw_flags="RW" width="1" name="ENC_DMA_DESCRIPTOR_TABLE_LENGTH_I0" comment="Number of entries in the descriptor table. Each entry is 4 bytes long. This allows the table to be continuous and wrap around."/>
    <register addr="44000078" rw_flags="RW" width="1" name="ENC_DMA_DESCRIPTOR_TABLE_ADD_I0" comment="Write a value to this register to indicate than more entries have been addedto the descriptor table."/>
    <register addr="4400007c" rw_flags="R" width="4" name="ENC_DMA_DESCRIPTOR_TABLE_CURRENT_ADDRESS_I0" comment="Current address of the descriptor table."/>
    <register addr="44000080" rw_flags="R" width="1" name="ENC_DMA_DESCRIPTOR_TABLE_ENTRY_COUNT_I0" comment="Count of entries currently in the descriptor table."/>
    <register addr="44000084" rw_flags="RW" width="1" name="ENC_DMA_SKIP_OFFSET_I0" comment="The number of bytes to skip at the start of each descriptor table or single buffer mode operation. This is added to the current offset before beginning the operation. It applies to all operations, including straight DMA operations."/>
    <register addr="44000088" rw_flags="RW" width="4" name="ENC_DMA_SRC_START_ADDR_I0[0]" comment="Scatter-gather list, Source block address."/>
    <register addr="4400008c" rw_flags="RW" width="2" name="ENC_DMA_SRC_BLOCK_CONFIG_I0[0]" comment="Scatter-gather list, Source block configuration."/>
    <register addr="44000090" rw_flags="RW" width="4" name="ENC_DMA_DST_START_ADDR_I0[0]" comment="Scatter-gather list, Destination block address low"/>
    <register addr="44000094" rw_flags="RW" width="2" name="ENC_DMA_DST_BLOCK_CONFIG_I0[0]" comment="Scatter-gather list, Destination block configuration."/>
    <register addr="44000098" rw_flags="RW" width="4" name="ENC_DMA_SRC_START_ADDR_I0[1]" comment="Scatter-gather list, Source block address."/>
    <register addr="4400009c" rw_flags="RW" width="2" name="ENC_DMA_SRC_BLOCK_CONFIG_I0[1]" comment="Scatter-gather list, Source block configuration."/>
    <register addr="440000a0" rw_flags="RW" width="4" name="ENC_DMA_DST_START_ADDR_I0[1]" comment="Scatter-gather list, Destination block address low"/>
    <register addr="440000a4" rw_flags="RW" width="2" name="ENC_DMA_DST_BLOCK_CONFIG_I0[1]" comment="Scatter-gather list, Destination block configuration."/>
    <register addr="440000a8" rw_flags="RW" width="4" name="ENC_DMA_SRC_START_ADDR_I0[2]" comment="Scatter-gather list, Source block address."/>
    <register addr="440000ac" rw_flags="RW" width="2" name="ENC_DMA_SRC_BLOCK_CONFIG_I0[2]" comment="Scatter-gather list, Source block configuration."/>
    <register addr="440000b0" rw_flags="RW" width="4" name="ENC_DMA_DST_START_ADDR_I0[2]" comment="Scatter-gather list, Destination block address low"/>
    <register addr="440000b4" rw_flags="RW" width="2" name="ENC_DMA_DST_BLOCK_CONFIG_I0[2]" comment="Scatter-gather list, Destination block configuration."/>
    <register addr="440000b8" rw_flags="RW" width="4" name="ENC_DMA_SRC_START_ADDR_I0[3]" comment="Scatter-gather list, Source block address."/>
    <register addr="440000bc" rw_flags="RW" width="2" name="ENC_DMA_SRC_BLOCK_CONFIG_I0[3]" comment="Scatter-gather list, Source block configuration."/>
    <register addr="440000c0" rw_flags="RW" width="4" name="ENC_DMA_DST_START_ADDR_I0[3]" comment="Scatter-gather list, Destination block address low"/>
    <register addr="440000c4" rw_flags="RW" width="2" name="ENC_DMA_DST_BLOCK_CONFIG_I0[3]" comment="Scatter-gather list, Destination block configuration."/>
    <register addr="440000c8" rw_flags="RW" width="4" name="ENC_DMA_SRC_START_ADDR_I0[4]" comment="Scatter-gather list, Source block address."/>
    <register addr="440000cc" rw_flags="RW" width="2" name="ENC_DMA_SRC_BLOCK_CONFIG_I0[4]" comment="Scatter-gather list, Source block configuration."/>
    <register addr="440000d0" rw_flags="RW" width="4" name="ENC_DMA_DST_START_ADDR_I0[4]" comment="Scatter-gather list, Destination block address low"/>
    <register addr="440000d4" rw_flags="RW" width="2" name="ENC_DMA_DST_BLOCK_CONFIG_I0[4]" comment="Scatter-gather list, Destination block configuration."/>
    <register addr="440000d8" rw_flags="RW" width="4" name="ENC_DMA_SRC_START_ADDR_I0[5]" comment="Scatter-gather list, Source block address."/>
    <register addr="440000dc" rw_flags="RW" width="2" name="ENC_DMA_SRC_BLOCK_CONFIG_I0[5]" comment="Scatter-gather list, Source block configuration."/>
    <register addr="440000e0" rw_flags="RW" width="4" name="ENC_DMA_DST_START_ADDR_I0[5]" comment="Scatter-gather list, Destination block address low"/>
    <register addr="440000e4" rw_flags="RW" width="2" name="ENC_DMA_DST_BLOCK_CONFIG_I0[5]" comment="Scatter-gather list, Destination block configuration."/>
    <register addr="440000e8" rw_flags="RW" width="4" name="ENC_DMA_SRC_START_ADDR_I0[6]" comment="Scatter-gather list, Source block address."/>
    <register addr="440000ec" rw_flags="RW" width="2" name="ENC_DMA_SRC_BLOCK_CONFIG_I0[6]" comment="Scatter-gather list, Source block configuration."/>
    <register addr="440000f0" rw_flags="RW" width="4" name="ENC_DMA_DST_START_ADDR_I0[6]" comment="Scatter-gather list, Destination block address low"/>
    <register addr="440000f4" rw_flags="RW" width="2" name="ENC_DMA_DST_BLOCK_CONFIG_I0[6]" comment="Scatter-gather list, Destination block configuration."/>
    <register addr="440000f8" rw_flags="RW" width="4" name="ENC_DMA_SRC_START_ADDR_I0[7]" comment="Scatter-gather list, Source block address."/>
    <register addr="440000fc" rw_flags="RW" width="2" name="ENC_DMA_SRC_BLOCK_CONFIG_I0[7]" comment="Scatter-gather list, Source block configuration."/>
    <register addr="44000100" rw_flags="RW" width="4" name="ENC_DMA_DST_START_ADDR_I0[7]" comment="Scatter-gather list, Destination block address low"/>
    <register addr="44000104" rw_flags="RW" width="2" name="ENC_DMA_DST_BLOCK_CONFIG_I0[7]" comment="Scatter-gather list, Destination block configuration."/>
    <register addr="44000108" rw_flags="RW" width="4" name="ENC_DMA_SG_SRC_PAUSE_BYTE_COUNT_I0" comment="Scatter-gather per-operation setting. The number of bytes to read from the source before halting and generating an interrupt (ENC_DMA_INT_SRC_PAUSE). This is the initial value captured when loading the SG registers on an ENC DMA start operation. This feature is disabled when this register is set to 0. "/>
    <register addr="4400010c" rw_flags="RW" width="1" name="ENC_DMA_SG_DST_COUNT_INT_EN_I0" comment="Scatter-gather per-operation setting. Set this to 1 to cause an interrupt when the bytes written to memory passes the threshold set in ENC_DMA_DST_COUNT_BYTE_COUNT. This is set once per DMA operation, not per scatter-gather list entry."/>
    <register addr="44000110" rw_flags="RW" width="4" name="ENC_DMA_SRC_PAUSE_BYTE_COUNT_I0" comment="This is the override for the currently-active set in the SG operation queue. Writing to this *overwrites* the currently-active value inside the ENC DMA block. The value can be increased as required or set to 0. This feature is disabled when this register is set to 0. "/>
    <register addr="44000114" rw_flags="R" width="4" name="ENC_DMA_SRC_PAUSE_BYTE_COUNT_ACTIVE_STATUS_I0" comment="The currently-active byte count at which the AXI source reading will be paused."/>
    <register addr="44000118" rw_flags="RW" width="4" name="ENC_DMA_DST_COUNT_BYTE_COUNT_I0" comment="The number of bytes to write to the destination before generating an interrupt (ENC_DMA_INT_DST_COUNT). The value can be increased as required. This feature is disabled when this register is set to 0. "/>
    <register addr="4400011c" rw_flags="R" width="4" name="ENC_DMA_SRC_BYTE_COUNT_STATUS_I0" comment="Count of the number of bytes read from the AXI bus for the currently-active operation."/>
    <register addr="44000120" rw_flags="R" width="4" name="ENC_DMA_DST_BYTE_COUNT_STATUS_I0" comment="Count of the number of bytes written to the AXI bus for the currently-active operation."/>
    <register addr="44000124" rw_flags="RW" width="1" name="ENC_DMA_DST_FIFO_READ_TIMEOUT_I0" comment="If the destination scatter-gather list is configured such that the wide output FIFO gets stuck with less data than a whole word width in it before the last AXI burst occurs then wait this many cycles before forcing the final read from the FIFO."/>
    <register addr="44000128" rw_flags="RW" width="1" name="ENC_DMA_STROBE_I0" comment="Write to individual bits in thie register to perform various operations. Only one bit whould be set at a time."/>
    <register addr="4400012c" rw_flags="R" width="1" name="ENC_DMA_QUEUE_STATUS_I0" comment="Indicates the number of operations completed. Software must read this number before programming any configuration registers, and may write configuration registers only when this number is less than 2 (in SG mode)."/>
    <register addr="44000130" rw_flags="R" width="1" name="ENC_DMA_OPERATION_STATUS_I0" comment="Indicates the outcome of the corresponding encryption operation. One of: ENC_DONE, ENC_STATUS_MIC_FAIL (MIC failed), ENC_DMA_DONE (DMA operation has been finished), AXI_READ_SLAVE_ERROR, AXI_READ_DECODE_ERROR, AXI_WRITE_SLAVE_ERROR, AXI_WRITE_DECODE_ERROR"/>
    <register addr="44000134" rw_flags="R" width="2" name="ENC_DMA_STATE_I0" comment="DMA current state for debug purposes"/>
    <register addr="44000138" rw_flags="R" width="4" name="ENC_DMA_STATE_FIFOS_I0" comment="DMA current state for debug purposes"/>
    <register addr="4400013c" rw_flags="R" width="1" name="ENC_DMA_AXI_STATUS_I0" comment="Current AXI bus state for debug purposes"/>
    <register addr="44000140" rw_flags="R" width="1" name="ENC_CORE_STATUS_I0" comment="Encryption accelerator state for debug purposes"/>
    <register addr="44000144" rw_flags="RW" width="1" name="ENC_DMA_MAX_AXI_READ_BURST_NUM_I0" comment="Max mumber of outstanding read AXI bursts, for debug only. Upto 8 are theoretically supported in the logic but only if there is space for all of them in the SRC FIFO."/>
    <register addr="44000148" rw_flags="RW" width="2" name="ENC_DMA_AXI_CACHE_CONFIG_I0" comment="AXI cache control settings, for debug only"/>
    <register addr="4400014c" rw_flags="RW" width="1" name="ENC_DMA_AXI_BURST_CONFIG_I0" comment="AXI bus access configuration."/>
    <register addr="44000150" rw_flags="RW" width="1" name="ENC_DMA_AHB_REG_CLK_REQ_EXTEND_CYCLES_I0" comment="Number of cycles to extend the AHB clock request for after the register access has completed."/>
  </block>
  <block name="wl_enc_dma_1" comment="Wireless LAN DMA encryption accelerator registers">
    <register addr="45000000" rw_flags="W" width="1" name="ENC_DMA_INT_CLEAR_I1" comment="Clear interrupt status events."/>
    <register addr="45000004" rw_flags="RW" width="1" name="ENC_DMA_INT_MASK_I1" comment="Disable interrupt sources if a mask bit is set to '1'."/>
    <register addr="45000008" rw_flags="R" width="1" name="ENC_DMA_INT_CAUSE_I1" comment="Interrupt events status."/>
    <register addr="4500000c" rw_flags="RW" width="1" name="ENC_DMA_INT_DMA_DONE_COUNT_I1" comment="Number of DMA_DONE events required to generate a DMA_DONE interrupt event. 0 = 1 event required to generate interrupt. 255 = 256 events required to generate interrupt."/>
    <register addr="45000010" rw_flags="R" width="1" name="ENC_DMA_INT_DMA_DONE_COUNT_STATUS_I1" comment="Current status of the number of DMA_DONE events since the last reset or interrupt clear."/>
    <register addr="45000014" rw_flags="W" width="1" name="ENC_DMA_INT_DST_COUNT_SENT_CLEAR_I1" comment="Write '1' to clear the DST_COUNT interrupt event sent flag and allow subsequent DST_COUNT interrupts for the current DMA operation."/>
    <register addr="45000018" rw_flags="RW" width="1" name="ENC_DMA_INT_CONFIG_I1" comment="Interrupt generation configuration."/>
    <register addr="4500001c" rw_flags="RW" width="1" name="ENC_DMA_ENCR_TYPE_I1" comment="Encryption operation, one of:"/>
    <register addr="45000020" rw_flags="RW" width="1" name="ENC_DMA_KEY_LENGTH_I1" comment="Encryption key length 128 or 256"/>
    <register addr="45000024" rw_flags="RW" width="2" name="ENC_DMA_FRAME_LENGTH_I1" comment="Frame body length in octets"/>
    <register addr="45000028" rw_flags="RW" width="1" name="ENC_DMA_HDR_LENGTH_I1" comment="Frame header length in octets"/>
    <register addr="4500002c" rw_flags="RW" width="1" name="ENC_DMA_ENC_CONFIG_I1" comment="Contains the following configuration bits:"/>
    <register addr="45000030" rw_flags="RW" width="1" name="ENC_DMA_PRIORITY_OCTET_I1" comment="Priority octet used in TKIP MIC calculation. Set to zero in this case. For CCMP operation, bits set to 1 in this octet will be set to one in the Nonce Flags Octet. It should be set to 0x10 for Management frames but should be set to 0xFF for Cisco CCX S67 compatibility; it must be set to 0x0 otherwise. (Refer to 802.11w section 8.3.3.3.3)"/>
    <register addr="45000034" rw_flags="RW" width="2" name="ENC_DMA_FC_MASK_I1" comment="Frame Control Mask. Determines which Frame Control bits are masked (i.e. included in the AAD calculation) in CCMP mode. Its default value is 0xC78F. (Refer to 802.11n section 8.3.3.3.2)"/>
    <register addr="45000038" rw_flags="RW" width="1" name="ENC_DMA_AAD_QC_MASK_I1" comment="Additional Authentication Data QoS Control field mask value for CCMP encryption. Set to 0x0F unless both the STA and its peer have their SPP A-MSDU Capable fields set to 1. In that case, set to 0x8F.  (Refer to 802.11n section 8.3.3.3.2 g)"/>
    <register addr="4500003c" rw_flags="RW" width="1" name="ENC_DMA_CONFIG_I1" comment="Configuration settings for the DMA logic."/>
    <register addr="45000040" rw_flags="RW" width="4" name="ENC_DMA_KEY_ADDRESS_I1" comment="Location in 32-bit address space of the encryption key to be used in single buffer mode."/>
    <register addr="45000044" rw_flags="RW" width="4" name="ENC_DMA_SRC_BUFFER_START_ADDRESS_I1" comment="Start address of the source buffer in single buffer mode."/>
    <register addr="45000048" rw_flags="RW" width="4" name="ENC_DMA_DST_BUFFER_START_ADDRESS_I1" comment="Start address of the destination buffer in single buffer mode."/>
    <register addr="4500004c" rw_flags="RW" width="4" name="ENC_DMA_SRC_BUFFER_LENGTH_I1" comment="Length of the source buffer in bytes in single buffer mode."/>
    <register addr="45000050" rw_flags="RW" width="4" name="ENC_DMA_DST_BUFFER_LENGTH_I1" comment="Length of the destination buffer in bytes in single buffer mode."/>
    <register addr="45000054" rw_flags="R" width="4" name="ENC_DMA_SRC_BUFFER_NEXT_I1" comment="Offset for the next operation. This is a result of (current operation start + length) % buffer end address."/>
    <register addr="45000058" rw_flags="R" width="4" name="ENC_DMA_DST_BUFFER_NEXT_I1" comment="Offset for the next operation. This is a result of (current operation start + length) % buffer end address."/>
    <register addr="4500005c" rw_flags="RW" width="4" name="ENC_DMA_SET_SRC_BUFFER_NEXT_I1" comment="Set the offset for the next operation. This overrides the last hardware-calculated value."/>
    <register addr="45000060" rw_flags="RW" width="4" name="ENC_DMA_SET_DST_BUFFER_NEXT_I1" comment="Set the offset for the next operation. This overrides the last hardware-calculated value."/>
    <register addr="45000064" rw_flags="R" width="2" name="ENC_DMA_AUTO_DST_LENGTH_I1" comment="In auto length mode this shows the calculated length of the destination data written out."/>
    <register addr="45000068" rw_flags="RW" width="2" name="ENC_DMA_FRAME_CONTROL_FIELD_I1" comment="In auto header length mode this is used to work out the length of the header."/>
    <register addr="4500006c" rw_flags="R" width="1" name="ENC_DMA_AUTO_HEADER_LENGTH_I1" comment="In auto header length mode this shows the calculated header length."/>
    <register addr="45000070" rw_flags="RW" width="4" name="ENC_DMA_DESCRIPTOR_TABLE_START_ADDRESS_I1" comment="Start address of descriptor table. Write to update the external registers."/>
    <register addr="45000074" rw_flags="RW" width="1" name="ENC_DMA_DESCRIPTOR_TABLE_LENGTH_I1" comment="Number of entries in the descriptor table. Each entry is 4 bytes long. This allows the table to be continuous and wrap around."/>
    <register addr="45000078" rw_flags="RW" width="1" name="ENC_DMA_DESCRIPTOR_TABLE_ADD_I1" comment="Write a value to this register to indicate than more entries have been addedto the descriptor table."/>
    <register addr="4500007c" rw_flags="R" width="4" name="ENC_DMA_DESCRIPTOR_TABLE_CURRENT_ADDRESS_I1" comment="Current address of the descriptor table."/>
    <register addr="45000080" rw_flags="R" width="1" name="ENC_DMA_DESCRIPTOR_TABLE_ENTRY_COUNT_I1" comment="Count of entries currently in the descriptor table."/>
    <register addr="45000084" rw_flags="RW" width="1" name="ENC_DMA_SKIP_OFFSET_I1" comment="The number of bytes to skip at the start of each descriptor table or single buffer mode operation. This is added to the current offset before beginning the operation. It applies to all operations, including straight DMA operations."/>
    <register addr="45000088" rw_flags="RW" width="4" name="ENC_DMA_SRC_START_ADDR_I1[0]" comment="Scatter-gather list, Source block address."/>
    <register addr="4500008c" rw_flags="RW" width="2" name="ENC_DMA_SRC_BLOCK_CONFIG_I1[0]" comment="Scatter-gather list, Source block configuration."/>
    <register addr="45000090" rw_flags="RW" width="4" name="ENC_DMA_DST_START_ADDR_I1[0]" comment="Scatter-gather list, Destination block address low"/>
    <register addr="45000094" rw_flags="RW" width="2" name="ENC_DMA_DST_BLOCK_CONFIG_I1[0]" comment="Scatter-gather list, Destination block configuration."/>
    <register addr="45000098" rw_flags="RW" width="4" name="ENC_DMA_SRC_START_ADDR_I1[1]" comment="Scatter-gather list, Source block address."/>
    <register addr="4500009c" rw_flags="RW" width="2" name="ENC_DMA_SRC_BLOCK_CONFIG_I1[1]" comment="Scatter-gather list, Source block configuration."/>
    <register addr="450000a0" rw_flags="RW" width="4" name="ENC_DMA_DST_START_ADDR_I1[1]" comment="Scatter-gather list, Destination block address low"/>
    <register addr="450000a4" rw_flags="RW" width="2" name="ENC_DMA_DST_BLOCK_CONFIG_I1[1]" comment="Scatter-gather list, Destination block configuration."/>
    <register addr="450000a8" rw_flags="RW" width="4" name="ENC_DMA_SRC_START_ADDR_I1[2]" comment="Scatter-gather list, Source block address."/>
    <register addr="450000ac" rw_flags="RW" width="2" name="ENC_DMA_SRC_BLOCK_CONFIG_I1[2]" comment="Scatter-gather list, Source block configuration."/>
    <register addr="450000b0" rw_flags="RW" width="4" name="ENC_DMA_DST_START_ADDR_I1[2]" comment="Scatter-gather list, Destination block address low"/>
    <register addr="450000b4" rw_flags="RW" width="2" name="ENC_DMA_DST_BLOCK_CONFIG_I1[2]" comment="Scatter-gather list, Destination block configuration."/>
    <register addr="450000b8" rw_flags="RW" width="4" name="ENC_DMA_SRC_START_ADDR_I1[3]" comment="Scatter-gather list, Source block address."/>
    <register addr="450000bc" rw_flags="RW" width="2" name="ENC_DMA_SRC_BLOCK_CONFIG_I1[3]" comment="Scatter-gather list, Source block configuration."/>
    <register addr="450000c0" rw_flags="RW" width="4" name="ENC_DMA_DST_START_ADDR_I1[3]" comment="Scatter-gather list, Destination block address low"/>
    <register addr="450000c4" rw_flags="RW" width="2" name="ENC_DMA_DST_BLOCK_CONFIG_I1[3]" comment="Scatter-gather list, Destination block configuration."/>
    <register addr="450000c8" rw_flags="RW" width="4" name="ENC_DMA_SRC_START_ADDR_I1[4]" comment="Scatter-gather list, Source block address."/>
    <register addr="450000cc" rw_flags="RW" width="2" name="ENC_DMA_SRC_BLOCK_CONFIG_I1[4]" comment="Scatter-gather list, Source block configuration."/>
    <register addr="450000d0" rw_flags="RW" width="4" name="ENC_DMA_DST_START_ADDR_I1[4]" comment="Scatter-gather list, Destination block address low"/>
    <register addr="450000d4" rw_flags="RW" width="2" name="ENC_DMA_DST_BLOCK_CONFIG_I1[4]" comment="Scatter-gather list, Destination block configuration."/>
    <register addr="450000d8" rw_flags="RW" width="4" name="ENC_DMA_SRC_START_ADDR_I1[5]" comment="Scatter-gather list, Source block address."/>
    <register addr="450000dc" rw_flags="RW" width="2" name="ENC_DMA_SRC_BLOCK_CONFIG_I1[5]" comment="Scatter-gather list, Source block configuration."/>
    <register addr="450000e0" rw_flags="RW" width="4" name="ENC_DMA_DST_START_ADDR_I1[5]" comment="Scatter-gather list, Destination block address low"/>
    <register addr="450000e4" rw_flags="RW" width="2" name="ENC_DMA_DST_BLOCK_CONFIG_I1[5]" comment="Scatter-gather list, Destination block configuration."/>
    <register addr="450000e8" rw_flags="RW" width="4" name="ENC_DMA_SRC_START_ADDR_I1[6]" comment="Scatter-gather list, Source block address."/>
    <register addr="450000ec" rw_flags="RW" width="2" name="ENC_DMA_SRC_BLOCK_CONFIG_I1[6]" comment="Scatter-gather list, Source block configuration."/>
    <register addr="450000f0" rw_flags="RW" width="4" name="ENC_DMA_DST_START_ADDR_I1[6]" comment="Scatter-gather list, Destination block address low"/>
    <register addr="450000f4" rw_flags="RW" width="2" name="ENC_DMA_DST_BLOCK_CONFIG_I1[6]" comment="Scatter-gather list, Destination block configuration."/>
    <register addr="450000f8" rw_flags="RW" width="4" name="ENC_DMA_SRC_START_ADDR_I1[7]" comment="Scatter-gather list, Source block address."/>
    <register addr="450000fc" rw_flags="RW" width="2" name="ENC_DMA_SRC_BLOCK_CONFIG_I1[7]" comment="Scatter-gather list, Source block configuration."/>
    <register addr="45000100" rw_flags="RW" width="4" name="ENC_DMA_DST_START_ADDR_I1[7]" comment="Scatter-gather list, Destination block address low"/>
    <register addr="45000104" rw_flags="RW" width="2" name="ENC_DMA_DST_BLOCK_CONFIG_I1[7]" comment="Scatter-gather list, Destination block configuration."/>
    <register addr="45000108" rw_flags="RW" width="4" name="ENC_DMA_SG_SRC_PAUSE_BYTE_COUNT_I1" comment="Scatter-gather per-operation setting. The number of bytes to read from the source before halting and generating an interrupt (ENC_DMA_INT_SRC_PAUSE). This is the initial value captured when loading the SG registers on an ENC DMA start operation. This feature is disabled when this register is set to 0. "/>
    <register addr="4500010c" rw_flags="RW" width="1" name="ENC_DMA_SG_DST_COUNT_INT_EN_I1" comment="Scatter-gather per-operation setting. Set this to 1 to cause an interrupt when the bytes written to memory passes the threshold set in ENC_DMA_DST_COUNT_BYTE_COUNT. This is set once per DMA operation, not per scatter-gather list entry."/>
    <register addr="45000110" rw_flags="RW" width="4" name="ENC_DMA_SRC_PAUSE_BYTE_COUNT_I1" comment="This is the override for the currently-active set in the SG operation queue. Writing to this *overwrites* the currently-active value inside the ENC DMA block. The value can be increased as required or set to 0. This feature is disabled when this register is set to 0. "/>
    <register addr="45000114" rw_flags="R" width="4" name="ENC_DMA_SRC_PAUSE_BYTE_COUNT_ACTIVE_STATUS_I1" comment="The currently-active byte count at which the AXI source reading will be paused."/>
    <register addr="45000118" rw_flags="RW" width="4" name="ENC_DMA_DST_COUNT_BYTE_COUNT_I1" comment="The number of bytes to write to the destination before generating an interrupt (ENC_DMA_INT_DST_COUNT). The value can be increased as required. This feature is disabled when this register is set to 0. "/>
    <register addr="4500011c" rw_flags="R" width="4" name="ENC_DMA_SRC_BYTE_COUNT_STATUS_I1" comment="Count of the number of bytes read from the AXI bus for the currently-active operation."/>
    <register addr="45000120" rw_flags="R" width="4" name="ENC_DMA_DST_BYTE_COUNT_STATUS_I1" comment="Count of the number of bytes written to the AXI bus for the currently-active operation."/>
    <register addr="45000124" rw_flags="RW" width="1" name="ENC_DMA_DST_FIFO_READ_TIMEOUT_I1" comment="If the destination scatter-gather list is configured such that the wide output FIFO gets stuck with less data than a whole word width in it before the last AXI burst occurs then wait this many cycles before forcing the final read from the FIFO."/>
    <register addr="45000128" rw_flags="RW" width="1" name="ENC_DMA_STROBE_I1" comment="Write to individual bits in thie register to perform various operations. Only one bit whould be set at a time."/>
    <register addr="4500012c" rw_flags="R" width="1" name="ENC_DMA_QUEUE_STATUS_I1" comment="Indicates the number of operations completed. Software must read this number before programming any configuration registers, and may write configuration registers only when this number is less than 2 (in SG mode)."/>
    <register addr="45000130" rw_flags="R" width="1" name="ENC_DMA_OPERATION_STATUS_I1" comment="Indicates the outcome of the corresponding encryption operation. One of: ENC_DONE, ENC_STATUS_MIC_FAIL (MIC failed), ENC_DMA_DONE (DMA operation has been finished), AXI_READ_SLAVE_ERROR, AXI_READ_DECODE_ERROR, AXI_WRITE_SLAVE_ERROR, AXI_WRITE_DECODE_ERROR"/>
    <register addr="45000134" rw_flags="R" width="2" name="ENC_DMA_STATE_I1" comment="DMA current state for debug purposes"/>
    <register addr="45000138" rw_flags="R" width="4" name="ENC_DMA_STATE_FIFOS_I1" comment="DMA current state for debug purposes"/>
    <register addr="4500013c" rw_flags="R" width="1" name="ENC_DMA_AXI_STATUS_I1" comment="Current AXI bus state for debug purposes"/>
    <register addr="45000140" rw_flags="R" width="1" name="ENC_CORE_STATUS_I1" comment="Encryption accelerator state for debug purposes"/>
    <register addr="45000144" rw_flags="RW" width="1" name="ENC_DMA_MAX_AXI_READ_BURST_NUM_I1" comment="Max mumber of outstanding read AXI bursts, for debug only. Upto 8 are theoretically supported in the logic but only if there is space for all of them in the SRC FIFO."/>
    <register addr="45000148" rw_flags="RW" width="2" name="ENC_DMA_AXI_CACHE_CONFIG_I1" comment="AXI cache control settings, for debug only"/>
    <register addr="4500014c" rw_flags="RW" width="1" name="ENC_DMA_AXI_BURST_CONFIG_I1" comment="AXI bus access configuration."/>
    <register addr="45000150" rw_flags="RW" width="1" name="ENC_DMA_AHB_REG_CLK_REQ_EXTEND_CYCLES_I1" comment="Number of cycles to extend the AHB clock request for after the register access has completed."/>
  </block>
  <block name="wl_mac_acc" comment="Wireless LAN FlexiMAC MAC Accelerator registers">
    <register addr="42000000" rw_flags="RW" width="1" name="MAC_ACC_CONTROL" comment="General control register"/>
    <register addr="42000004" rw_flags="RW" width="1" name="MAC_ACC_TX_RX_CONFIG" comment="TX and RX options"/>
    <register addr="42000008" rw_flags="RW" width="4" name="MAC_ACC_SCHEDULED_EVENT" comment="Scheduled events"/>
    <register addr="4200000c" rw_flags="RW" width="4" name="MAC_ACC_SCHEDULED_EVENT1_TIME" comment="Time of MAC_ACC_SCHEUDLED_EVENT1"/>
    <register addr="42000010" rw_flags="RW" width="4" name="MAC_ACC_SCHEDULED_EVENT2_TIME" comment="Time of MAC_ACC_SCHEUDLED_EVENT2"/>
    <register addr="42000014" rw_flags="RW" width="4" name="MAC_ACC_SCHEDULED_EVENT3_TIME" comment="Time of MAC_ACC_SCHEUDLED_EVENT3"/>
    <register addr="42000018" rw_flags="RW" width="4" name="MAC_ACC_SCHEDULED_EVENT4_TIME" comment="Time of MAC_ACC_SCHEUDLED_EVENT4"/>
    <register addr="4200001c" rw_flags="RW" width="4" name="MAC_ACC_SCHEDULED_EVENT5_TIME" comment="Time of MAC_ACC_SCHEUDLED_EVENT5"/>
    <register addr="42000020" rw_flags="RW" width="4" name="MAC_ACC_SCHEDULED_EVENT6_TIME" comment="Time of MAC_ACC_SCHEUDLED_EVENT6"/>
    <register addr="42000024" rw_flags="RW" width="1" name="MAC_ACC_TX_RX_CONTROL" comment="TX/RX immediate control"/>
    <register addr="42000028" rw_flags="RW" width="4" name="MAC_ACC_TX_PARAMETERS" comment=""/>
    <register addr="4200002c" rw_flags="RW" width="4" name="MAC_ACC_PSDU_LENGTH" comment="PSDU length used to pad Zero-Length delimiters for an A-MPDU"/>
    <register addr="42000030" rw_flags="R" width="4" name="MAC_ACC_TIMER" comment="Current value of MAC ACC's 32-bit Timer"/>
    <register addr="42000034" rw_flags="R" width="2" name="MAC_ACC_STATUS" comment="General status register"/>
    <register addr="42000038" rw_flags="R" width="4" name="MAC_ACC_INTERRUPT_STATUS" comment="Interrupt status. See MAC_ACC_INTERRUPT_ENUMS for bit fields"/>
    <register addr="4200003c" rw_flags="RW" width="4" name="MAC_ACC_INTERRUPT_ENABLE" comment="Interrupt enable. See MAC_ACC_INTERRUPT_ENUMS for bit fields"/>
    <register addr="42000040" rw_flags="W" width="4" name="MAC_ACC_INTERRUPT_CLEAR" comment="Interrupt clear. See MAC_ACC_INTERRUPT_ENUMS for bit fields"/>
    <register addr="42000044" rw_flags="R" width="4" name="MAC_ACC_RX_PPDU_START_TIME" comment=""/>
    <register addr="42000048" rw_flags="R" width="4" name="MAC_ACC_RX_PPDU_END_TIME" comment=""/>
    <register addr="4200004c" rw_flags="R" width="4" name="MAC_ACC_TX_DATA_AVAILABLE_TIME" comment=""/>
    <register addr="42000050" rw_flags="R" width="4" name="MAC_ACC_TX_DATA_REQUIRED_TIME" comment=""/>
    <register addr="42000054" rw_flags="R" width="4" name="MAC_ACC_RX_PSDU_END_TIME" comment=""/>
    <register addr="42000058" rw_flags="R" width="4" name="MAC_ACC_TX_PPDU_END_TIME" comment=""/>
    <register addr="4200005c" rw_flags="R" width="4" name="MAC_ACC_PPDU_END_TIME" comment=""/>
    <register addr="42000060" rw_flags="R" width="4" name="MAC_ACC_RX_DWARF_MPDU_COUNT" comment="Count of MPDUs that were ignored because the length indicated was less than 4 bytes. This includes standalone MPDUs and MPDUs sent as part of an AMPDU."/>
    <register addr="42000064" rw_flags="R" width="4" name="MAC_ACC_RX_ZERO_LEN_MPDU_COUNT" comment="Count of standalone MPDUs that were ignored because the length indicated was null."/>
    <register addr="42000068" rw_flags="R" width="4" name="MAC_ACC_TX_STARVATION_COUNT" comment="Count of PSDU bytes going to the PHY upto the first starvation byte"/>
    <register addr="4200006c" rw_flags="R" width="4" name="MAC_ACC_RX_ON_REQUEST_ERROR_STATUS" comment="Status of the cause(s) that triggered MAC_ACC_INTERRUPT_RX_ON_REQUEST_ERROR"/>
    <register addr="42000070" rw_flags="R" width="4" name="MAC_ACC_RX_OFF_REQUEST_ERROR_STATUS" comment="Status of the cause(s) that triggered MAC_ACC_INTERRUPT_RX_OFF_REQUEST_ERROR"/>
    <register addr="42000074" rw_flags="R" width="4" name="MAC_ACC_TX_START_REQUEST_ERROR_STATUS" comment="Status of the cause(s) that triggered MAC_ACC_INTERRUPT_TX_START_REQUEST_ERROR"/>
    <register addr="42000078" rw_flags="R" width="4" name="MAC_ACC_TX_STOP_REQUEST_ERROR_STATUS" comment="Status of the cause(s) that triggered MAC_ACC_INTERRUPT_TX_STOP_REQUEST_ERROR"/>
    <register addr="4200007c" rw_flags="RW" width="1" name="MAC_ACC_DEBUG_SELECT" comment="Debug select"/>
    <register addr="42000080" rw_flags="R" width="4" name="MAC_ACC_TX_DEBUG_STATUS" comment="TX Debug Status"/>
    <register addr="42000084" rw_flags="R" width="4" name="MAC_ACC_RX_DEBUG_STATUS" comment="RX Debug Status"/>
  </block>
  <block name="wl_mac_if" comment="Wireless LAN FlexiMAC MAC Interface registers">
    <register addr="41000000" rw_flags="RW" width="1" name="MAC_IF_CONTROL" comment="General control register (state is persistant)"/>
    <register addr="41000004" rw_flags="W" width="1" name="MAC_IF_CONTROL_AMNESIC" comment="General control register (state is transitory). Writing a 0 to a bit has no effect. Returns zero if read (not last value written)"/>
    <register addr="41000008" rw_flags="R" width="1" name="MAC_IF_STATUS" comment="General status register"/>
    <register addr="4100000c" rw_flags="RW" width="2" name="MAC_IF_RX_BUFFER_START" comment="Address of start of Receive Buffer. Offset from start of RAMS. Units of 1k bytes. Address = MAC_IF_RX_BUFFER_START*1024"/>
    <register addr="41000010" rw_flags="RW" width="1" name="MAC_IF_RX_BUFFER_SIZE" comment="Size of Receive Buffer. Units of 1k bytes. Offset of 1k bytes. 0 =&amp;gt; 1k bytes,  1 =&amp;gt; 2k bytes,  255 =&amp;gt; 256k bytes"/>
    <register addr="41000014" rw_flags="R" width="4" name="MAC_IF_RX_GIVE" comment="Receive Buffer Write Pointer. Updated 'live' as each quadword is written to RAMS"/>
    <register addr="41000018" rw_flags="RW" width="4" name="MAC_IF_RX_GIVE_EMEND" comment="Allows firmware to modify Receive Buffer Write Pointer. Must only be written when Receive Buffer Write Pointer is not in active use. Entire register must be written atomically. If read, this register will return the last value written (not zero)"/>
    <register addr="4100001c" rw_flags="RW" width="4" name="MAC_IF_RX_TAKE" comment="Receive Buffer Read Pointer. Entire register must be written atomically"/>
    <register addr="41000020" rw_flags="RW" width="4" name="MAC_IF_RX_TRIGGER" comment="Controls the generation of the Receive Give Interrupt. Entire register must be written atomically"/>
    <register addr="41000024" rw_flags="RW" width="2" name="MAC_IF_TX_BUFFER_START" comment="Address of start of Transmit Buffer. Offset from start of RAMS. Units of 1k bytes. Address = MAC_IF_TX_BUFFER_START*1024"/>
    <register addr="41000028" rw_flags="RW" width="1" name="MAC_IF_TX_BUFFER_SIZE" comment="Size of Transmit Buffer 0. Units of 1k bytes. Offset of 1k bytes. 0 =&amp;gt; 1k bytes,  1 =&amp;gt; 2k bytes,  255 =&amp;gt; 256k bytes"/>
    <register addr="4100002c" rw_flags="R" width="4" name="MAC_IF_TX_STRUCTURE" comment="Transmit Structure Table Read Pointer. Address of next entry in Transmit Structure Table that hardware will read. Offset from start of RAMS. Updated 'live' as each entry is read. Two lsb always 0. (Debug aid)"/>
    <register addr="41000030" rw_flags="RW" width="4" name="MAC_IF_TX_STRUCTURE_EMEND" comment="Allows firmware to modify Transmit Structure Table Read Pointer. Two lsb ignored and treated as 0. If read, this register will return last value written (not zero)"/>
    <register addr="41000034" rw_flags="RW" width="4" name="MAC_IF_TX_BASE" comment="Transmit Buffer Base Pointer. Defines the start of valid data in the Transmit Buffer. May be (temporarily) set 'above' MAC_IF_TX_GIVE to indicate an area of the Transmit Buffer (give -&amp;gt; base) which does not and will not contain valid data. If firmware falls behind schedule creating the Transmit Buffer's data, it can abandon the creation of some data, with the aim of meeting the schedule for later data"/>
    <register addr="41000038" rw_flags="RW" width="4" name="MAC_IF_TX_GIVE" comment="Transmit Buffer Write Pointer. Defines the end of valid data in the Transmit Buffer. Entire register must be written atomically"/>
    <register addr="4100003c" rw_flags="R" width="4" name="MAC_IF_TX_TAKE" comment="Transmit Buffer Read Pointer. Updated 'live' as each quadword is read from Transmit Buffer"/>
    <register addr="41000040" rw_flags="RW" width="4" name="MAC_IF_TX_TAKE_EMEND" comment="Allows firmware to modify Transmit Buffer Read Pointer. Must only be written when Transmit Buffer Read Pointer is not in active use. Entire register must be written atomically. If read, this register will return the last value written (not zero)"/>
    <register addr="41000044" rw_flags="RW" width="4" name="MAC_IF_TX_TRIGGER" comment="Controls the generation of the Transmit Take Interrupt. Entire register must be written atomically"/>
    <register addr="41000048" rw_flags="R" width="1" name="MAC_IF_INTERRUPT_RAW_STATUS" comment="Interrupt Raw Status register. This is a 'sticky' register. The (transient) interrupt sources can (only) set the bits to 1. Bits may be cleared to 0 by writing to MAC_IF_INTERRUPT_CLEAR.  When the MAC IF is Disabled, the interrupt sources are prevented from updating INTERRUPT_RAW_STATUS"/>
    <register addr="4100004c" rw_flags="R" width="1" name="MAC_IF_INTERRUPT_STATUS" comment="Interrupt Status register. Value in this register is MAC_IF_INTERRUPT_RAW_STATUS ANDed with MAC_IF_INTERRUPT_ENABLE. If one or more of the bits in this register are 1, then the interrupt output signal from the MAC IF will be asserted"/>
    <register addr="41000050" rw_flags="RW" width="1" name="MAC_IF_INTERRUPT_ENABLE" comment="Interrupt Enable register. Allows the various interrupt sources to be enabled / masked. If masked (i.e. a bit is a 0), then the interrupt source will not cause an interrupt, but the source may still be polled via MAC_IF_INTERRUPT_RAW_STATUS"/>
    <register addr="41000054" rw_flags="W" width="1" name="MAC_IF_INTERRUPT_CLEAR" comment="Interrupt Clear register. Writing a 1 to a bit will (typically) clear (set to 0) the corresponding bit in MAC_IF_INTERRUPT_RAW_STATUS. Writing a 0 has no effect. Returns zero if read (not last value written)"/>
    <register addr="41000058" rw_flags="RW" width="2" name="MAC_IF_DEBUG_SELECT" comment="Debug Select"/>
    <register addr="4100005c" rw_flags="R" width="2" name="MAC_IF_DEBUG_STATUS" comment="Debug Status"/>
  </block>
  <block name="wl_mac_pp" comment="FlexiMAC processor platform registers.">
    <register addr="40000000" rw_flags="R" width="4" name="MACPP_VERSION" comment="Dummy version string. LSbit is used in simulations for chip id (0 or 1)."/>
    <register addr="40000004" rw_flags="R" width="2" name="MACPP_PERW_REGISTER_HASH" comment="Contains a 16-bit hash of all the PERW register tree source used in the IP."/>
    <register addr="40000008" rw_flags="RW" width="2" name="MACPP_PIO_DRIVE" comment="PIO drive."/>
    <register addr="4000000c" rw_flags="RW" width="2" name="MACPP_PIO_DRIVE_EN" comment="PIO drive enables."/>
    <register addr="40000010" rw_flags="R" width="2" name="MACPP_PIO_STATUS" comment="PIO status."/>
    <register addr="40000014" rw_flags="RW" width="4" name="MACPP_LOCAL" comment="Scratch register."/>
    <register addr="40000018" rw_flags="RW" width="1" name="MACPP_IRQ_MAC2WLBT_SET" comment="Write 1 in the corresponding bit to raise an IRQ line to main WLBT PP. Writing 0 has no effect."/>
    <register addr="4000001c" rw_flags="RW" width="1" name="MACPP_IRQ_MAC2WLBT_CLR" comment="Write 1 in the corresponding bit to clear an IRQ line to main WLBT PP. Writing 0 has no effect."/>
    <register addr="40000020" rw_flags="R" width="1" name="MACPP_IRQ_MAC2WLBT" comment="Status of the IRQ lines to main WLBT PP"/>
    <register addr="40000024" rw_flags="RW" width="1" name="MACPP_IRQ_WLBT2MAC_SET" comment="Write 1 in the corresponding bit to raise an IRQ line from main WLBT PP. Writing 0 has no effect."/>
    <register addr="40000028" rw_flags="RW" width="1" name="MACPP_IRQ_WLBT2MAC_CLR" comment="Write 1 in the corresponding bit to clear an IRQ line rom main WLBT PP. Writing 0 has no effect."/>
    <register addr="4000002c" rw_flags="R" width="1" name="MACPP_IRQ_WLBT2MAC" comment="Status of the IRQ lines from main WLBT PP"/>
    <register addr="40000030" rw_flags="RW" width="1" name="MACPP_IRQ2MAC_SET" comment="Write 1 in the corresponding bit to raise an IRQ line to other MAC PP in an RSDB system. Writing 0 has no effect"/>
    <register addr="40000034" rw_flags="RW" width="1" name="MACPP_IRQ2MAC_CLR" comment="Write 1 in the corresponding bit to clear an IRQ line from other MAC PP in an RSDB system. Writing 0 has no effect"/>
    <register addr="40000038" rw_flags="R" width="1" name="MACPP_IRQ2MAC" comment="Status of the IRQ lines to other MAC PP"/>
    <register addr="4000003c" rw_flags="R" width="4" name="MACPP_TIMER_TIME" comment="Read-only Timer Time from WLBT PP"/>
    <register addr="40000040" rw_flags="R" width="4" name="MACPP_REGS_FAILED_ADDRESS" comment="Address of last register access that failed to complete successfully, usually resulting in a CPU abort of some sort."/>
    <register addr="40000044" rw_flags="RW" width="1" name="MACPP_REGS_STATUS" comment="Observe the APB bus failure status. Write to a field to clear it."/>
    <register addr="40000048" rw_flags="RW" width="2" name="MACPP_COEX_ALLOWED" comment="Coex control for the various BT and WLAN activities"/>
    <register addr="4000004c" rw_flags="RW" width="4" name="MACPP_CAM_COMP_DATA0" comment="Lower 32 bits of CAM comparator data"/>
    <register addr="40000050" rw_flags="RW" width="4" name="MACPP_CAM_COMP_DATA1" comment="Upper 17 bits of CAM comparator data"/>
    <register addr="40000054" rw_flags="R" width="4" name="MACPP_CAM_MATCH" comment="Index into array of first data match, 0xFFFF_FFFF for no match. There is an extra cycle of latency before this register is valid. i.e. After writing a CAM_COMP_DATA or CAM_ARRAY register, one clock cycle of delay must be inserted before this register is read."/>
    <register addr="40000058" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA0[0]" comment="Lower 32 bits of CAM Array data"/>
    <register addr="4000005c" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA1[0]" comment="Upper 17 bits of CAM Array data"/>
    <register addr="40000060" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA0[1]" comment="Lower 32 bits of CAM Array data"/>
    <register addr="40000064" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA1[1]" comment="Upper 17 bits of CAM Array data"/>
    <register addr="40000068" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA0[2]" comment="Lower 32 bits of CAM Array data"/>
    <register addr="4000006c" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA1[2]" comment="Upper 17 bits of CAM Array data"/>
    <register addr="40000070" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA0[3]" comment="Lower 32 bits of CAM Array data"/>
    <register addr="40000074" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA1[3]" comment="Upper 17 bits of CAM Array data"/>
    <register addr="40000078" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA0[4]" comment="Lower 32 bits of CAM Array data"/>
    <register addr="4000007c" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA1[4]" comment="Upper 17 bits of CAM Array data"/>
    <register addr="40000080" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA0[5]" comment="Lower 32 bits of CAM Array data"/>
    <register addr="40000084" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA1[5]" comment="Upper 17 bits of CAM Array data"/>
    <register addr="40000088" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA0[6]" comment="Lower 32 bits of CAM Array data"/>
    <register addr="4000008c" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA1[6]" comment="Upper 17 bits of CAM Array data"/>
    <register addr="40000090" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA0[7]" comment="Lower 32 bits of CAM Array data"/>
    <register addr="40000094" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA1[7]" comment="Upper 17 bits of CAM Array data"/>
    <register addr="40000098" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA0[8]" comment="Lower 32 bits of CAM Array data"/>
    <register addr="4000009c" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA1[8]" comment="Upper 17 bits of CAM Array data"/>
    <register addr="400000a0" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA0[9]" comment="Lower 32 bits of CAM Array data"/>
    <register addr="400000a4" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA1[9]" comment="Upper 17 bits of CAM Array data"/>
    <register addr="400000a8" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA0[10]" comment="Lower 32 bits of CAM Array data"/>
    <register addr="400000ac" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA1[10]" comment="Upper 17 bits of CAM Array data"/>
    <register addr="400000b0" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA0[11]" comment="Lower 32 bits of CAM Array data"/>
    <register addr="400000b4" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA1[11]" comment="Upper 17 bits of CAM Array data"/>
    <register addr="400000b8" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA0[12]" comment="Lower 32 bits of CAM Array data"/>
    <register addr="400000bc" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA1[12]" comment="Upper 17 bits of CAM Array data"/>
    <register addr="400000c0" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA0[13]" comment="Lower 32 bits of CAM Array data"/>
    <register addr="400000c4" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA1[13]" comment="Upper 17 bits of CAM Array data"/>
    <register addr="400000c8" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA0[14]" comment="Lower 32 bits of CAM Array data"/>
    <register addr="400000cc" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA1[14]" comment="Upper 17 bits of CAM Array data"/>
    <register addr="400000d0" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA0[15]" comment="Lower 32 bits of CAM Array data"/>
    <register addr="400000d4" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA1[15]" comment="Upper 17 bits of CAM Array data"/>
    <register addr="400000d8" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA0[16]" comment="Lower 32 bits of CAM Array data"/>
    <register addr="400000dc" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA1[16]" comment="Upper 17 bits of CAM Array data"/>
    <register addr="400000e0" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA0[17]" comment="Lower 32 bits of CAM Array data"/>
    <register addr="400000e4" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA1[17]" comment="Upper 17 bits of CAM Array data"/>
    <register addr="400000e8" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA0[18]" comment="Lower 32 bits of CAM Array data"/>
    <register addr="400000ec" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA1[18]" comment="Upper 17 bits of CAM Array data"/>
    <register addr="400000f0" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA0[19]" comment="Lower 32 bits of CAM Array data"/>
    <register addr="400000f4" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA1[19]" comment="Upper 17 bits of CAM Array data"/>
    <register addr="400000f8" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA0[20]" comment="Lower 32 bits of CAM Array data"/>
    <register addr="400000fc" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA1[20]" comment="Upper 17 bits of CAM Array data"/>
    <register addr="40000100" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA0[21]" comment="Lower 32 bits of CAM Array data"/>
    <register addr="40000104" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA1[21]" comment="Upper 17 bits of CAM Array data"/>
    <register addr="40000108" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA0[22]" comment="Lower 32 bits of CAM Array data"/>
    <register addr="4000010c" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA1[22]" comment="Upper 17 bits of CAM Array data"/>
    <register addr="40000110" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA0[23]" comment="Lower 32 bits of CAM Array data"/>
    <register addr="40000114" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA1[23]" comment="Upper 17 bits of CAM Array data"/>
    <register addr="40000118" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA0[24]" comment="Lower 32 bits of CAM Array data"/>
    <register addr="4000011c" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA1[24]" comment="Upper 17 bits of CAM Array data"/>
    <register addr="40000120" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA0[25]" comment="Lower 32 bits of CAM Array data"/>
    <register addr="40000124" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA1[25]" comment="Upper 17 bits of CAM Array data"/>
    <register addr="40000128" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA0[26]" comment="Lower 32 bits of CAM Array data"/>
    <register addr="4000012c" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA1[26]" comment="Upper 17 bits of CAM Array data"/>
    <register addr="40000130" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA0[27]" comment="Lower 32 bits of CAM Array data"/>
    <register addr="40000134" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA1[27]" comment="Upper 17 bits of CAM Array data"/>
    <register addr="40000138" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA0[28]" comment="Lower 32 bits of CAM Array data"/>
    <register addr="4000013c" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA1[28]" comment="Upper 17 bits of CAM Array data"/>
    <register addr="40000140" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA0[29]" comment="Lower 32 bits of CAM Array data"/>
    <register addr="40000144" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA1[29]" comment="Upper 17 bits of CAM Array data"/>
    <register addr="40000148" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA0[30]" comment="Lower 32 bits of CAM Array data"/>
    <register addr="4000014c" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA1[30]" comment="Upper 17 bits of CAM Array data"/>
    <register addr="40000150" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA0[31]" comment="Lower 32 bits of CAM Array data"/>
    <register addr="40000154" rw_flags="RW" width="4" name="MACPP_CAM_ARRAY_DATA1[31]" comment="Upper 17 bits of CAM Array data"/>
    <register addr="40000158" rw_flags="RW" width="4" name="BIT_SHIFTER_DATA[0][0]" comment="32-bit word of Bit Shifter Data array"/>
    <register addr="4000015c" rw_flags="RW" width="4" name="BIT_SHIFTER_DATA[0][1]" comment="32-bit word of Bit Shifter Data array"/>
    <register addr="40000160" rw_flags="RW" width="4" name="BIT_SHIFTER_DATA[0][2]" comment="32-bit word of Bit Shifter Data array"/>
    <register addr="40000164" rw_flags="RW" width="4" name="BIT_SHIFTER_DATA[0][3]" comment="32-bit word of Bit Shifter Data array"/>
    <register addr="40000168" rw_flags="RW" width="4" name="BIT_SHIFTER_DATA[0][4]" comment="32-bit word of Bit Shifter Data array"/>
    <register addr="4000016c" rw_flags="RW" width="4" name="BIT_SHIFTER_DATA[0][5]" comment="32-bit word of Bit Shifter Data array"/>
    <register addr="40000170" rw_flags="RW" width="4" name="BIT_SHIFTER_DATA[0][6]" comment="32-bit word of Bit Shifter Data array"/>
    <register addr="40000174" rw_flags="RW" width="4" name="BIT_SHIFTER_DATA[0][7]" comment="32-bit word of Bit Shifter Data array"/>
    <register addr="40000178" rw_flags="RW" width="2" name="BIT_SHIFTER_SHIFT_VAL[0]" comment="Amount to shift data as a 2's compliment number. Range is -254 to 254. Shifts of &amp;gt;=255 are not valid. Positive values shift left. Zero extension is used. Shift occurs once on writing this register. Shifts less than or equal to 127 bits take one cycle. Larger shifts take an extra cycle. Accesses to the BitShifter on this extra cycle will be waited one cycle."/>
    <register addr="4000017c" rw_flags="RW" width="1" name="BIT_SHIFTER_MODE[0]" comment="Action on writing to Bit Shifter Data array. "/>
    <register addr="40000180" rw_flags="RW" width="1" name="BIT_SHIFTER_CLEAR[0]" comment="Write anything to this register to clear the Bit Shifter Data array. "/>
    <register addr="40000184" rw_flags="RW" width="4" name="BIT_SHIFTER_DATA[1][0]" comment="32-bit word of Bit Shifter Data array"/>
    <register addr="40000188" rw_flags="RW" width="4" name="BIT_SHIFTER_DATA[1][1]" comment="32-bit word of Bit Shifter Data array"/>
    <register addr="4000018c" rw_flags="RW" width="4" name="BIT_SHIFTER_DATA[1][2]" comment="32-bit word of Bit Shifter Data array"/>
    <register addr="40000190" rw_flags="RW" width="4" name="BIT_SHIFTER_DATA[1][3]" comment="32-bit word of Bit Shifter Data array"/>
    <register addr="40000194" rw_flags="RW" width="4" name="BIT_SHIFTER_DATA[1][4]" comment="32-bit word of Bit Shifter Data array"/>
    <register addr="40000198" rw_flags="RW" width="4" name="BIT_SHIFTER_DATA[1][5]" comment="32-bit word of Bit Shifter Data array"/>
    <register addr="4000019c" rw_flags="RW" width="4" name="BIT_SHIFTER_DATA[1][6]" comment="32-bit word of Bit Shifter Data array"/>
    <register addr="400001a0" rw_flags="RW" width="4" name="BIT_SHIFTER_DATA[1][7]" comment="32-bit word of Bit Shifter Data array"/>
    <register addr="400001a4" rw_flags="RW" width="2" name="BIT_SHIFTER_SHIFT_VAL[1]" comment="Amount to shift data as a 2's compliment number. Range is -254 to 254. Shifts of &amp;gt;=255 are not valid. Positive values shift left. Zero extension is used. Shift occurs once on writing this register. Shifts less than or equal to 127 bits take one cycle. Larger shifts take an extra cycle. Accesses to the BitShifter on this extra cycle will be waited one cycle."/>
    <register addr="400001a8" rw_flags="RW" width="1" name="BIT_SHIFTER_MODE[1]" comment="Action on writing to Bit Shifter Data array. "/>
    <register addr="400001ac" rw_flags="RW" width="1" name="BIT_SHIFTER_CLEAR[1]" comment="Write anything to this register to clear the Bit Shifter Data array. "/>
    <register addr="400001b0" rw_flags="RW" width="4" name="BIT_SHIFTER_DATA[2][0]" comment="32-bit word of Bit Shifter Data array"/>
    <register addr="400001b4" rw_flags="RW" width="4" name="BIT_SHIFTER_DATA[2][1]" comment="32-bit word of Bit Shifter Data array"/>
    <register addr="400001b8" rw_flags="RW" width="4" name="BIT_SHIFTER_DATA[2][2]" comment="32-bit word of Bit Shifter Data array"/>
    <register addr="400001bc" rw_flags="RW" width="4" name="BIT_SHIFTER_DATA[2][3]" comment="32-bit word of Bit Shifter Data array"/>
    <register addr="400001c0" rw_flags="RW" width="4" name="BIT_SHIFTER_DATA[2][4]" comment="32-bit word of Bit Shifter Data array"/>
    <register addr="400001c4" rw_flags="RW" width="4" name="BIT_SHIFTER_DATA[2][5]" comment="32-bit word of Bit Shifter Data array"/>
    <register addr="400001c8" rw_flags="RW" width="4" name="BIT_SHIFTER_DATA[2][6]" comment="32-bit word of Bit Shifter Data array"/>
    <register addr="400001cc" rw_flags="RW" width="4" name="BIT_SHIFTER_DATA[2][7]" comment="32-bit word of Bit Shifter Data array"/>
    <register addr="400001d0" rw_flags="RW" width="2" name="BIT_SHIFTER_SHIFT_VAL[2]" comment="Amount to shift data as a 2's compliment number. Range is -254 to 254. Shifts of &amp;gt;=255 are not valid. Positive values shift left. Zero extension is used. Shift occurs once on writing this register. Shifts less than or equal to 127 bits take one cycle. Larger shifts take an extra cycle. Accesses to the BitShifter on this extra cycle will be waited one cycle."/>
    <register addr="400001d4" rw_flags="RW" width="1" name="BIT_SHIFTER_MODE[2]" comment="Action on writing to Bit Shifter Data array. "/>
    <register addr="400001d8" rw_flags="RW" width="1" name="BIT_SHIFTER_CLEAR[2]" comment="Write anything to this register to clear the Bit Shifter Data array. "/>
    <register addr="400001dc" rw_flags="RW" width="4" name="BIT_SHIFTER_DATA[3][0]" comment="32-bit word of Bit Shifter Data array"/>
    <register addr="400001e0" rw_flags="RW" width="4" name="BIT_SHIFTER_DATA[3][1]" comment="32-bit word of Bit Shifter Data array"/>
    <register addr="400001e4" rw_flags="RW" width="4" name="BIT_SHIFTER_DATA[3][2]" comment="32-bit word of Bit Shifter Data array"/>
    <register addr="400001e8" rw_flags="RW" width="4" name="BIT_SHIFTER_DATA[3][3]" comment="32-bit word of Bit Shifter Data array"/>
    <register addr="400001ec" rw_flags="RW" width="4" name="BIT_SHIFTER_DATA[3][4]" comment="32-bit word of Bit Shifter Data array"/>
    <register addr="400001f0" rw_flags="RW" width="4" name="BIT_SHIFTER_DATA[3][5]" comment="32-bit word of Bit Shifter Data array"/>
    <register addr="400001f4" rw_flags="RW" width="4" name="BIT_SHIFTER_DATA[3][6]" comment="32-bit word of Bit Shifter Data array"/>
    <register addr="400001f8" rw_flags="RW" width="4" name="BIT_SHIFTER_DATA[3][7]" comment="32-bit word of Bit Shifter Data array"/>
    <register addr="400001fc" rw_flags="RW" width="2" name="BIT_SHIFTER_SHIFT_VAL[3]" comment="Amount to shift data as a 2's compliment number. Range is -254 to 254. Shifts of &amp;gt;=255 are not valid. Positive values shift left. Zero extension is used. Shift occurs once on writing this register. Shifts less than or equal to 127 bits take one cycle. Larger shifts take an extra cycle. Accesses to the BitShifter on this extra cycle will be waited one cycle."/>
    <register addr="40000200" rw_flags="RW" width="1" name="BIT_SHIFTER_MODE[3]" comment="Action on writing to Bit Shifter Data array. "/>
    <register addr="40000204" rw_flags="RW" width="1" name="BIT_SHIFTER_CLEAR[3]" comment="Write anything to this register to clear the Bit Shifter Data array. "/>
    <register addr="40000208" rw_flags="RW" width="2" name="MACPP_CLK_REQ_EXTEND_CYCLES" comment="The number of clock cycles to extend the request for the various clock gates after the activity is complete."/>
  </block>
  <block name="wl_radio" comment="Wireless LAN radio control registers">
    <register addr="43160000" rw_flags="RW" width="1" name="WL_RADIO_CONFIG" comment="Miscellaneous config bits"/>
    <register addr="43160004" rw_flags="RW" width="1" name="WL_RADIO_AGC_MIMO_CONFIG" comment="Select the AGC strategy for MIMO"/>
    <register addr="43160008" rw_flags="RW" width="1" name="WL_RADIO_CLOCK_CONTROL" comment="Enable/disable Radio Clocks"/>
    <register addr="4316000c" rw_flags="RW" width="1" name="WL_RADIO_SPARES" comment="This register reserved for spare bits."/>
    <register addr="43160010" rw_flags="RW" width="4" name="WL_RADIO_ZIPPY_RESV_COUNT[0]" comment="ZIPPY reservation timer count values- units of 480MHz"/>
    <register addr="43160014" rw_flags="RW" width="4" name="WL_RADIO_ZIPPY_RESV_COUNT[1]" comment="ZIPPY reservation timer count values- units of 480MHz"/>
    <register addr="43160018" rw_flags="RW" width="4" name="WL_RADIO_ZIPPY_RESV_COUNT[2]" comment="ZIPPY reservation timer count values- units of 480MHz"/>
    <register addr="4316001c" rw_flags="RW" width="2" name="WL_RADIO_ZIPPY_RESV_CTRL" comment="Control of ZIPPY reservation timers"/>
  </block>
  <block name="wl_radio_ss_0" comment="Wireless LAN radio control registers">
    <register addr="43161000" rw_flags="R" width="2" name="WL_RADIO_RX_COMP_AUTO_COEFFS_I0" comment="The current values of automatic I/Q trims can be read back from this register. The trim values are in sign/magnitude format. The phase trim is in the upper 8 bits and the amplitude trim in the lower 8 bits of this register. By setting the WL_RADIO_RX_COMP_LUT_READ_EN bit in the WL_RADIO_RX_COMP_CONFIG1 register, entries in the compensation table can also be read."/>
    <register addr="43161004" rw_flags="R" width="1" name="WL_RADIO_RX_PHASE_COMP_LUT_STATUS_I0" comment="This register reads the current phase compensation LUT entry"/>
    <register addr="43161008" rw_flags="R" width="1" name="WL_RADIO_RX_AMPL_COMP_LUT_STATUS_I0" comment="This register reads the current amplitude compensation LUT entry"/>
    <register addr="4316100c" rw_flags="R" width="2" name="WL_RADIO_DIG_GAIN_STATUS_I0" comment="This register contains the current gain settings to all digital blocks in the receive chain"/>
    <register addr="43161010" rw_flags="R" width="2" name="WL_RADIO_CHANNEL_STATUS_I0" comment="This register contains the instantaneous value of the RSSI, CCA and CS of this receive chain"/>
    <register addr="43161014" rw_flags="RW" width="1" name="WL_RADIO_INT_CLEAR_I0" comment="Writing this register clears any interrupts whose corresponding bits are set in the write data. Bit allocations are as for WL_RADIO_INT_MASK."/>
    <register addr="43161018" rw_flags="RW" width="1" name="WL_RADIO_INT_MASK_I0" comment="This register masks events from causing interrupts. Only those interrupts whose mask bit is set will be delivered to the processors"/>
    <register addr="4316101c" rw_flags="R" width="1" name="WL_RADIO_INT_STATUS_I0" comment="This register has bits set in it for any interrupt that is currently active. Bits are set for any active interrupt, whether it is masked or not"/>
    <register addr="43161020" rw_flags="R" width="1" name="WL_RADIO_INT_STATUS_RAW_I0" comment="This register has bits set in it for any interrupt that is currently active. Bits are set for any active interrupt, whether it is masked or not"/>
    <register addr="43161024" rw_flags="RW" width="1" name="WL_RADIO_RF_INT_CLEAR_I0" comment="Writing this register clears any interrupts whose corresponding bits are set in the write data. Bit allocations are as for WL_RADIO_INT_MASK."/>
    <register addr="43161028" rw_flags="RW" width="1" name="WL_RADIO_RF_INT_MASK_I0" comment="This register masks events from causing interrupts. Only those interrupts whose mask bit is set will be delivered to the processors"/>
    <register addr="4316102c" rw_flags="R" width="1" name="WL_RADIO_RF_INT_STATUS_I0" comment="This register has bits set in it for any interrupt that is currently active. Bits are set for any active interrupt, whether it is masked or not"/>
    <register addr="43161030" rw_flags="R" width="1" name="WL_RADIO_RF_INT_STATUS_RAW_I0" comment="This register has bits set in it for any interrupt that is currently active. Bits are set for any active interrupt, whether it is masked or not"/>
    <register addr="43161034" rw_flags="R" width="1" name="WL_RADIO_RF_INTS_I0" comment="This register has bits set in it for any interrupt that is currently active. Bits         are set for any active interrupt, whether it is masked or not"/>
    <register addr="43161038" rw_flags="R" width="2" name="WLRF_TEMP_STATUS_I0" comment="This register contains the temperature measurements from the RF chip via speedy"/>
    <register addr="4316103c" rw_flags="RW" width="2" name="WL_RADIO_TIMER_TX_SLOT_ENABLES_I0[0]" comment="These registers set the radio enables for the transmit timer slots according to WL_RADIO_ENABLES_FIELDS."/>
    <register addr="43161040" rw_flags="RW" width="2" name="WL_RADIO_TIMER_TX_SLOT_ENABLES_I0[1]" comment="These registers set the radio enables for the transmit timer slots according to WL_RADIO_ENABLES_FIELDS."/>
    <register addr="43161044" rw_flags="RW" width="2" name="WL_RADIO_TIMER_TX_SLOT_ENABLES_I0[2]" comment="These registers set the radio enables for the transmit timer slots according to WL_RADIO_ENABLES_FIELDS."/>
    <register addr="43161048" rw_flags="RW" width="2" name="WL_RADIO_TIMER_TX_SLOT_ENABLES_I0[3]" comment="These registers set the radio enables for the transmit timer slots according to WL_RADIO_ENABLES_FIELDS."/>
    <register addr="4316104c" rw_flags="RW" width="2" name="WL_RADIO_TIMER_TX_SLOT_ENABLES_I0[4]" comment="These registers set the radio enables for the transmit timer slots according to WL_RADIO_ENABLES_FIELDS."/>
    <register addr="43161050" rw_flags="RW" width="2" name="WL_RADIO_TIMER_TX_SLOT_ENABLES_I0[5]" comment="These registers set the radio enables for the transmit timer slots according to WL_RADIO_ENABLES_FIELDS."/>
    <register addr="43161054" rw_flags="RW" width="2" name="WL_RADIO_TIMER_TX_SLOT_ENABLES_I0[6]" comment="These registers set the radio enables for the transmit timer slots according to WL_RADIO_ENABLES_FIELDS."/>
    <register addr="43161058" rw_flags="RW" width="2" name="WL_RADIO_TIMER_TX_SLOT_ENABLES_I0[7]" comment="These registers set the radio enables for the transmit timer slots according to WL_RADIO_ENABLES_FIELDS."/>
    <register addr="4316105c" rw_flags="RW" width="1" name="WL_RADIO_TIMER_TX_SLOT_DELAYS_I0[0]" comment="These registers set the delays for the transmit timer slots in 50ns units. NOTE that if the delay is less than the previous slot,                the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="43161060" rw_flags="RW" width="1" name="WL_RADIO_TIMER_TX_SLOT_DELAYS_I0[1]" comment="These registers set the delays for the transmit timer slots in 50ns units. NOTE that if the delay is less than the previous slot,                the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="43161064" rw_flags="RW" width="1" name="WL_RADIO_TIMER_TX_SLOT_DELAYS_I0[2]" comment="These registers set the delays for the transmit timer slots in 50ns units. NOTE that if the delay is less than the previous slot,                the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="43161068" rw_flags="RW" width="1" name="WL_RADIO_TIMER_TX_SLOT_DELAYS_I0[3]" comment="These registers set the delays for the transmit timer slots in 50ns units. NOTE that if the delay is less than the previous slot,                the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="4316106c" rw_flags="RW" width="1" name="WL_RADIO_TIMER_TX_SLOT_DELAYS_I0[4]" comment="These registers set the delays for the transmit timer slots in 50ns units. NOTE that if the delay is less than the previous slot,                the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="43161070" rw_flags="RW" width="1" name="WL_RADIO_TIMER_TX_SLOT_DELAYS_I0[5]" comment="These registers set the delays for the transmit timer slots in 50ns units. NOTE that if the delay is less than the previous slot,                the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="43161074" rw_flags="RW" width="1" name="WL_RADIO_TIMER_TX_SLOT_DELAYS_I0[6]" comment="These registers set the delays for the transmit timer slots in 50ns units. NOTE that if the delay is less than the previous slot,                the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="43161078" rw_flags="RW" width="1" name="WL_RADIO_TIMER_TX_SLOT_DELAYS_I0[7]" comment="These registers set the delays for the transmit timer slots in 50ns units. NOTE that if the delay is less than the previous slot,                the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="4316107c" rw_flags="RW" width="2" name="WL_RADIO_TIMER_TX_SLOT_ON_OFF_LAST_I0" comment="This register sets the start and end of Tx turn on and off ramps, and the slot jumped         to in the case of a Tx abort"/>
    <register addr="43161080" rw_flags="RW" width="2" name="WL_RADIO_TIMER_RX_SLOT_ENABLES_I0[0]" comment="These registers set the radio enables for the receive timer slots according to WL_RADIO_ENABLES_FIELDS."/>
    <register addr="43161084" rw_flags="RW" width="2" name="WL_RADIO_TIMER_RX_SLOT_ENABLES_I0[1]" comment="These registers set the radio enables for the receive timer slots according to WL_RADIO_ENABLES_FIELDS."/>
    <register addr="43161088" rw_flags="RW" width="2" name="WL_RADIO_TIMER_RX_SLOT_ENABLES_I0[2]" comment="These registers set the radio enables for the receive timer slots according to WL_RADIO_ENABLES_FIELDS."/>
    <register addr="4316108c" rw_flags="RW" width="2" name="WL_RADIO_TIMER_RX_SLOT_ENABLES_I0[3]" comment="These registers set the radio enables for the receive timer slots according to WL_RADIO_ENABLES_FIELDS."/>
    <register addr="43161090" rw_flags="RW" width="2" name="WL_RADIO_TIMER_RX_SLOT_ENABLES_I0[4]" comment="These registers set the radio enables for the receive timer slots according to WL_RADIO_ENABLES_FIELDS."/>
    <register addr="43161094" rw_flags="RW" width="2" name="WL_RADIO_TIMER_RX_SLOT_ENABLES_I0[5]" comment="These registers set the radio enables for the receive timer slots according to WL_RADIO_ENABLES_FIELDS."/>
    <register addr="43161098" rw_flags="RW" width="2" name="WL_RADIO_TIMER_RX_SLOT_ENABLES_I0[6]" comment="These registers set the radio enables for the receive timer slots according to WL_RADIO_ENABLES_FIELDS."/>
    <register addr="4316109c" rw_flags="RW" width="2" name="WL_RADIO_TIMER_RX_SLOT_ENABLES_I0[7]" comment="These registers set the radio enables for the receive timer slots according to WL_RADIO_ENABLES_FIELDS."/>
    <register addr="431610a0" rw_flags="RW" width="1" name="WL_RADIO_TIMER_RX_SLOT_DELAYS_I0[0]" comment="These registers set the delays for the receive timer slots in 50ns units. NOTE that if the delay is less than the previous slot,                the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="431610a4" rw_flags="RW" width="1" name="WL_RADIO_TIMER_RX_SLOT_DELAYS_I0[1]" comment="These registers set the delays for the receive timer slots in 50ns units. NOTE that if the delay is less than the previous slot,                the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="431610a8" rw_flags="RW" width="1" name="WL_RADIO_TIMER_RX_SLOT_DELAYS_I0[2]" comment="These registers set the delays for the receive timer slots in 50ns units. NOTE that if the delay is less than the previous slot,                the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="431610ac" rw_flags="RW" width="1" name="WL_RADIO_TIMER_RX_SLOT_DELAYS_I0[3]" comment="These registers set the delays for the receive timer slots in 50ns units. NOTE that if the delay is less than the previous slot,                the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="431610b0" rw_flags="RW" width="1" name="WL_RADIO_TIMER_RX_SLOT_DELAYS_I0[4]" comment="These registers set the delays for the receive timer slots in 50ns units. NOTE that if the delay is less than the previous slot,                the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="431610b4" rw_flags="RW" width="1" name="WL_RADIO_TIMER_RX_SLOT_DELAYS_I0[5]" comment="These registers set the delays for the receive timer slots in 50ns units. NOTE that if the delay is less than the previous slot,                the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="431610b8" rw_flags="RW" width="1" name="WL_RADIO_TIMER_RX_SLOT_DELAYS_I0[6]" comment="These registers set the delays for the receive timer slots in 50ns units. NOTE that if the delay is less than the previous slot,                the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="431610bc" rw_flags="RW" width="1" name="WL_RADIO_TIMER_RX_SLOT_DELAYS_I0[7]" comment="These registers set the delays for the receive timer slots in 50ns units. NOTE that if the delay is less than the previous slot,                the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="431610c0" rw_flags="RW" width="2" name="WL_RADIO_TIMER_RX_SLOT_ON_OFF_LAST_I0" comment="This register sets the start and end of Rx turn on and off ramps, and the slot jumped to in the case of an Rx abort"/>
    <register addr="431610c4" rw_flags="R" width="1" name="WL_RADIO_TIMER_TX_SLOT_I0" comment="This register contains the current slot selected by the Tx timer"/>
    <register addr="431610c8" rw_flags="R" width="1" name="WL_RADIO_TIMER_RX_SLOT_I0" comment="This register contains the current slot selected by the Rx timer"/>
    <register addr="431610cc" rw_flags="R" width="2" name="WL_RADIO_ENABLES_STATUS_I0" comment="This register contains the current values of the Radio Enables, after all masking and multiplexing"/>
    <register addr="431610d0" rw_flags="RW" width="2" name="WL_RADIO_ENABLES_I0" comment="Default values for radio enables signals should the mask register select this rather than the timer outputs"/>
    <register addr="431610d4" rw_flags="RW" width="2" name="WL_RADIO_ENABLES_MASK_I0" comment="Selects use of RADIO_ENABLES or timer outputs. A one in a given bit selects the timer output."/>
    <register addr="431610d8" rw_flags="RW" width="2" name="WL_RADIO_ENABLES_TX_TRAIN_MASK_I0" comment="Selects use of RADIO_ENABLES or timer outputs. A one in a given bit selects the timer         output. Used only when predistort training is active to allow Rx blocks to be turned on"/>
    <register addr="431610dc" rw_flags="R" width="2" name="WL_RADIO_DEBUG_STATUS_I0" comment="This read-only register returns the current state of the debug bus within radio control."/>
    <register addr="431610e0" rw_flags="RW" width="4" name="WL_RADIO_AGC_CONFIG1_I0" comment="Miscellaneous config bits for the AGC as follows:"/>
    <register addr="431610e4" rw_flags="RW" width="4" name="WL_RADIO_AGC_CONFIG2_I0" comment="Configuration bits for the AGC: initial gain settings before first update comes from RF chip"/>
    <register addr="431610e8" rw_flags="RW" width="4" name="WL_RADIO_AGC_CONFIG3_I0" comment="Configuration bits for the AGC: digital gain range definition. Also initial baseband         gain until first update arrives from RF chip"/>
    <register addr="431610ec" rw_flags="RW" width="4" name="WL_RADIO_AGC_CONFIG4_I0" comment="Further configuration bits for the AGC: digital gain settings"/>
    <register addr="431610f0" rw_flags="RW" width="2" name="WL_RADIO_AGC_CONFIG5_I0" comment="Further configuration bits for the AGC: clipping detection behaviour"/>
    <register addr="431610f4" rw_flags="RW" width="4" name="WL_RADIO_AGC_CONFIG6_I0" comment="Further configuration bits for the AGC: ADC signal size nudge up thresholds"/>
    <register addr="431610f8" rw_flags="RW" width="4" name="WL_RADIO_AGC_CONFIG7_I0" comment="Further configuration bits for the AGC: ADC signal size nudge up thresholds"/>
    <register addr="431610fc" rw_flags="RW" width="4" name="WL_RADIO_AGC_CONFIG9_I0" comment="Further configuration bits for the AGC: ADC signal size nudge up thresholds"/>
    <register addr="43161100" rw_flags="RW" width="4" name="WL_RADIO_AGC_CONFIG10_I0" comment="Further configuration bits for the AGC: ADC signal size nudge up thresholds"/>
    <register addr="43161104" rw_flags="RW" width="4" name="WL_RADIO_AGC_CONFIG11_I0" comment="Further configuration bits for the AGC: ADC signal size nudge up thresholds"/>
    <register addr="43161108" rw_flags="RW" width="4" name="WL_RADIO_AGC_TIMEOUT_I0" comment="This register specifies programmable timeouts for the AGC"/>
    <register addr="4316110c" rw_flags="RW" width="4" name="WL_RADIO_AGC_DIG_RSSI_TIME_I0" comment="This register specifies programmable configurations to measure digital RSSI for different purposes"/>
    <register addr="43161110" rw_flags="RW" width="4" name="WL_RADIO_AGC_DIG_RSSI_TIME2_I0" comment="This register specifies programmable configurations to measure digital RSSI for different purposes"/>
    <register addr="43161114" rw_flags="RW" width="2" name="WL_RADIO_AGC_DIG_RSSI_TIME3_I0" comment="This register specifies programmable configurations to measure digital RSSI for different purposes"/>
    <register addr="43161118" rw_flags="RW" width="4" name="WL_RADIO_AGC_OFDM_RSSI_TARGET_I0" comment="This register specifies the RSSI target for an OFDM receive burst after decimation."/>
    <register addr="4316111c" rw_flags="RW" width="4" name="WL_RADIO_AGC_CCK_RSSI_TARGET_I0" comment="This register specifies the RSSI target for a CCK receive burst after decimation."/>
    <register addr="43161120" rw_flags="RW" width="4" name="WL_RADIO_AGC_OFDM_HE_SU_ER_RSSI_TARGET_I0" comment="This register specifies the RSSI target for an OFDM HE-SUER receive burst after decimation. Note this target value       only takes affect for Nudge Again operation for Nudge WL_RADIO_AGC_OFDM_RSSI_TARGET is used."/>
    <register addr="43161124" rw_flags="RW" width="4" name="WL_RADIO_AGC_OFDM_RSSI_TARGET_DELTA_I0" comment="This register specifies the RSSI steps of (Maximum target + 2X dB) and (Minimum target         - 2X dB) for a OFDM receive. Where X can be 1.5 dB or 2 dB depending on WL_RADIO_AGC_MIN_GAIN_STEP_SIZE."/>
    <register addr="43161128" rw_flags="RW" width="4" name="WL_RADIO_AGC_CCK_RSSI_TARGET_DELTA_I0" comment="This register specifies the RSSI steps of (Maximum target + 2X dB) and (Minimum target         - 2X dB) for a CCK receive. Where X can be 1.5 dB or 2 dB depending on WL_RADIO_AGC_MIN_GAIN_STEP_SIZE."/>
    <register addr="4316112c" rw_flags="RW" width="4" name="WL_RADIO_AGC_OFDM_HE_SU_ER_RSSI_TARGET_DELTA_I0" comment="This register specifies the RSSI steps of (Maximum target + 2X dB) and (Minimum target         - 2X dB) for a OFDM receive. Where X can be 1.5 dB or 2 dB depending on WL_RADIO_AGC_MIN_GAIN_STEP_SIZE."/>
    <register addr="43161130" rw_flags="RW" width="4" name="WL_RADIO_AGC_CS_CONFIG_I0" comment="This register configures the carrier sense. It is asserted when analogue gain is less than a threshold and digital RSSI is greater than a threshold. The thresholds are set in this register"/>
    <register addr="43161134" rw_flags="RW" width="4" name="WL_RADIO_AGC_FE_INDEX_LUT0_I0" comment="LUT for conversion of FE gain to LNA and Mixer gain and vice versa."/>
    <register addr="43161138" rw_flags="RW" width="4" name="WL_RADIO_AGC_FE_INDEX_LUT1_I0" comment="LUT for conversion of FE gain to LNA and Mixer gain and vice versa."/>
    <register addr="4316113c" rw_flags="RW" width="4" name="WL_RADIO_AGC_FE_GAIN_LUT0_I0" comment="LUT for calculating the gain applied by each FE gain index in unsigned 0.25 db for format."/>
    <register addr="43161140" rw_flags="RW" width="4" name="WL_RADIO_AGC_FE_GAIN_LUT1_I0" comment="LUT for calculating the gain applied by each FE gain index in unsigned 0.25 db for format."/>
    <register addr="43161144" rw_flags="RW" width="1" name="WL_RADIO_AGC_FE_GAIN_LUT2_I0" comment="LUT for calculating the gain applied by each FE gain index in unsigned 0.25 db for format."/>
    <register addr="43161148" rw_flags="RW" width="4" name="WL_RADIO_AGC_BB_GAIN_LUT0_I0" comment="LUT for calculating the gain applied by each analogue baseband gain index in unsigned 0.25 db for format."/>
    <register addr="4316114c" rw_flags="RW" width="4" name="WL_RADIO_AGC_BB_GAIN_LUT1_I0" comment="LUT for calculating the gain applied by each analogue baseband gain index in unsigned 0.25 db for format."/>
    <register addr="43161150" rw_flags="RW" width="2" name="WL_RADIO_AGC_BB_GAIN_LUT2_I0" comment="LUT for calculating the gain applied by each analogue baseband gain index in unsigned 0.25 db for format."/>
    <register addr="43161154" rw_flags="RW" width="2" name="WL_RADIO_AGC_EXT_LNA_GAIN_LUT_I0" comment="LUT for calculating the gain applied by each external LNA gain index in unsigned 0.25 db for format."/>
    <register addr="43161158" rw_flags="RW" width="4" name="WL_RADIO_COADJ_CONFIG_I0" comment="Coadj general config register"/>
    <register addr="4316115c" rw_flags="RW" width="4" name="WL_RADIO_COADJ_CONFIG2_I0" comment="Coadj general config register 2"/>
    <register addr="43161160" rw_flags="R" width="4" name="WL_RADIO_COADJ_STATUS_I0" comment="Coadj general status register"/>
    <register addr="43161164" rw_flags="RW" width="4" name="WL_RADIO_COADJ_COMMS_I0" comment="General Communication register. Bracken gets an interrupt event when this is writtem"/>
    <register addr="43161168" rw_flags="RW" width="2" name="WL_RADIO_COADJ_TIMER_I0" comment="Timer initial value, downcount at core clk rate starts on write"/>
    <register addr="4316116c" rw_flags="RW" width="1" name="WL_RADIO_COADJ_MEM_ADDR_I0" comment="Coadj Code/Data Mem Address. MSBs=2'b00: DataStore, 2'b10: Core internal regs, 2'b11: Local regs"/>
    <register addr="43161170" rw_flags="RW" width="4" name="WL_RADIO_COADJ_MEM_WDATA_I0" comment="Coadj Code/Data Mem Write Data - auto increments address on write"/>
    <register addr="43161174" rw_flags="R" width="4" name="WL_RADIO_COADJ_MEM_RDATA_I0" comment="Coadj Code/Data Mem Read Data - auto increments address on read"/>
    <register addr="43161178" rw_flags="RW" width="2" name="WL_RADIO_ZIPPY_TO_RF_FLAGS_I0" comment="Zippy flag data (info and channel) to be sent to RFIC"/>
    <register addr="4316117c" rw_flags="RW" width="1" name="WL_RADIO_ZIPPY_TO_BB_FILTER_I0" comment="Filter bitmap for Zippy channels that cause an interrupt to be raised on traffic to the BBIC"/>
    <register addr="43161180" rw_flags="RW" width="2" name="WL_RADIO_ZIPPY_TO_RF_CFG_I0" comment="Zippy channel configuration for SW data to the BBIC"/>
    <register addr="43161184" rw_flags="R" width="2" name="WL_RADIO_ZIPPY_TO_BB_FLAGS_I0" comment="Zippy flag data to the BBIC, plus latched Valid and Ack"/>
  </block>
  <block name="wl_radio_ss_1" comment="Wireless LAN radio control registers">
    <register addr="43162000" rw_flags="R" width="2" name="WL_RADIO_RX_COMP_AUTO_COEFFS_I1" comment="The current values of automatic I/Q trims can be read back from this register. The trim values are in sign/magnitude format. The phase trim is in the upper 8 bits and the amplitude trim in the lower 8 bits of this register. By setting the WL_RADIO_RX_COMP_LUT_READ_EN bit in the WL_RADIO_RX_COMP_CONFIG1 register, entries in the compensation table can also be read."/>
    <register addr="43162004" rw_flags="R" width="1" name="WL_RADIO_RX_PHASE_COMP_LUT_STATUS_I1" comment="This register reads the current phase compensation LUT entry"/>
    <register addr="43162008" rw_flags="R" width="1" name="WL_RADIO_RX_AMPL_COMP_LUT_STATUS_I1" comment="This register reads the current amplitude compensation LUT entry"/>
    <register addr="4316200c" rw_flags="R" width="2" name="WL_RADIO_DIG_GAIN_STATUS_I1" comment="This register contains the current gain settings to all digital blocks in the receive chain"/>
    <register addr="43162010" rw_flags="R" width="2" name="WL_RADIO_CHANNEL_STATUS_I1" comment="This register contains the instantaneous value of the RSSI, CCA and CS of this receive chain"/>
    <register addr="43162014" rw_flags="RW" width="1" name="WL_RADIO_INT_CLEAR_I1" comment="Writing this register clears any interrupts whose corresponding bits are set in the write data. Bit allocations are as for WL_RADIO_INT_MASK."/>
    <register addr="43162018" rw_flags="RW" width="1" name="WL_RADIO_INT_MASK_I1" comment="This register masks events from causing interrupts. Only those interrupts whose mask bit is set will be delivered to the processors"/>
    <register addr="4316201c" rw_flags="R" width="1" name="WL_RADIO_INT_STATUS_I1" comment="This register has bits set in it for any interrupt that is currently active. Bits are set for any active interrupt, whether it is masked or not"/>
    <register addr="43162020" rw_flags="R" width="1" name="WL_RADIO_INT_STATUS_RAW_I1" comment="This register has bits set in it for any interrupt that is currently active. Bits are set for any active interrupt, whether it is masked or not"/>
    <register addr="43162024" rw_flags="RW" width="1" name="WL_RADIO_RF_INT_CLEAR_I1" comment="Writing this register clears any interrupts whose corresponding bits are set in the write data. Bit allocations are as for WL_RADIO_INT_MASK."/>
    <register addr="43162028" rw_flags="RW" width="1" name="WL_RADIO_RF_INT_MASK_I1" comment="This register masks events from causing interrupts. Only those interrupts whose mask bit is set will be delivered to the processors"/>
    <register addr="4316202c" rw_flags="R" width="1" name="WL_RADIO_RF_INT_STATUS_I1" comment="This register has bits set in it for any interrupt that is currently active. Bits are set for any active interrupt, whether it is masked or not"/>
    <register addr="43162030" rw_flags="R" width="1" name="WL_RADIO_RF_INT_STATUS_RAW_I1" comment="This register has bits set in it for any interrupt that is currently active. Bits are set for any active interrupt, whether it is masked or not"/>
    <register addr="43162034" rw_flags="R" width="1" name="WL_RADIO_RF_INTS_I1" comment="This register has bits set in it for any interrupt that is currently active. Bits         are set for any active interrupt, whether it is masked or not"/>
    <register addr="43162038" rw_flags="R" width="2" name="WLRF_TEMP_STATUS_I1" comment="This register contains the temperature measurements from the RF chip via speedy"/>
    <register addr="4316203c" rw_flags="RW" width="2" name="WL_RADIO_TIMER_TX_SLOT_ENABLES_I1[0]" comment="These registers set the radio enables for the transmit timer slots according to WL_RADIO_ENABLES_FIELDS."/>
    <register addr="43162040" rw_flags="RW" width="2" name="WL_RADIO_TIMER_TX_SLOT_ENABLES_I1[1]" comment="These registers set the radio enables for the transmit timer slots according to WL_RADIO_ENABLES_FIELDS."/>
    <register addr="43162044" rw_flags="RW" width="2" name="WL_RADIO_TIMER_TX_SLOT_ENABLES_I1[2]" comment="These registers set the radio enables for the transmit timer slots according to WL_RADIO_ENABLES_FIELDS."/>
    <register addr="43162048" rw_flags="RW" width="2" name="WL_RADIO_TIMER_TX_SLOT_ENABLES_I1[3]" comment="These registers set the radio enables for the transmit timer slots according to WL_RADIO_ENABLES_FIELDS."/>
    <register addr="4316204c" rw_flags="RW" width="2" name="WL_RADIO_TIMER_TX_SLOT_ENABLES_I1[4]" comment="These registers set the radio enables for the transmit timer slots according to WL_RADIO_ENABLES_FIELDS."/>
    <register addr="43162050" rw_flags="RW" width="2" name="WL_RADIO_TIMER_TX_SLOT_ENABLES_I1[5]" comment="These registers set the radio enables for the transmit timer slots according to WL_RADIO_ENABLES_FIELDS."/>
    <register addr="43162054" rw_flags="RW" width="2" name="WL_RADIO_TIMER_TX_SLOT_ENABLES_I1[6]" comment="These registers set the radio enables for the transmit timer slots according to WL_RADIO_ENABLES_FIELDS."/>
    <register addr="43162058" rw_flags="RW" width="2" name="WL_RADIO_TIMER_TX_SLOT_ENABLES_I1[7]" comment="These registers set the radio enables for the transmit timer slots according to WL_RADIO_ENABLES_FIELDS."/>
    <register addr="4316205c" rw_flags="RW" width="1" name="WL_RADIO_TIMER_TX_SLOT_DELAYS_I1[0]" comment="These registers set the delays for the transmit timer slots in 50ns units. NOTE that if the delay is less than the previous slot,                the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="43162060" rw_flags="RW" width="1" name="WL_RADIO_TIMER_TX_SLOT_DELAYS_I1[1]" comment="These registers set the delays for the transmit timer slots in 50ns units. NOTE that if the delay is less than the previous slot,                the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="43162064" rw_flags="RW" width="1" name="WL_RADIO_TIMER_TX_SLOT_DELAYS_I1[2]" comment="These registers set the delays for the transmit timer slots in 50ns units. NOTE that if the delay is less than the previous slot,                the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="43162068" rw_flags="RW" width="1" name="WL_RADIO_TIMER_TX_SLOT_DELAYS_I1[3]" comment="These registers set the delays for the transmit timer slots in 50ns units. NOTE that if the delay is less than the previous slot,                the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="4316206c" rw_flags="RW" width="1" name="WL_RADIO_TIMER_TX_SLOT_DELAYS_I1[4]" comment="These registers set the delays for the transmit timer slots in 50ns units. NOTE that if the delay is less than the previous slot,                the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="43162070" rw_flags="RW" width="1" name="WL_RADIO_TIMER_TX_SLOT_DELAYS_I1[5]" comment="These registers set the delays for the transmit timer slots in 50ns units. NOTE that if the delay is less than the previous slot,                the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="43162074" rw_flags="RW" width="1" name="WL_RADIO_TIMER_TX_SLOT_DELAYS_I1[6]" comment="These registers set the delays for the transmit timer slots in 50ns units. NOTE that if the delay is less than the previous slot,                the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="43162078" rw_flags="RW" width="1" name="WL_RADIO_TIMER_TX_SLOT_DELAYS_I1[7]" comment="These registers set the delays for the transmit timer slots in 50ns units. NOTE that if the delay is less than the previous slot,                the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="4316207c" rw_flags="RW" width="2" name="WL_RADIO_TIMER_TX_SLOT_ON_OFF_LAST_I1" comment="This register sets the start and end of Tx turn on and off ramps, and the slot jumped         to in the case of a Tx abort"/>
    <register addr="43162080" rw_flags="RW" width="2" name="WL_RADIO_TIMER_RX_SLOT_ENABLES_I1[0]" comment="These registers set the radio enables for the receive timer slots according to WL_RADIO_ENABLES_FIELDS."/>
    <register addr="43162084" rw_flags="RW" width="2" name="WL_RADIO_TIMER_RX_SLOT_ENABLES_I1[1]" comment="These registers set the radio enables for the receive timer slots according to WL_RADIO_ENABLES_FIELDS."/>
    <register addr="43162088" rw_flags="RW" width="2" name="WL_RADIO_TIMER_RX_SLOT_ENABLES_I1[2]" comment="These registers set the radio enables for the receive timer slots according to WL_RADIO_ENABLES_FIELDS."/>
    <register addr="4316208c" rw_flags="RW" width="2" name="WL_RADIO_TIMER_RX_SLOT_ENABLES_I1[3]" comment="These registers set the radio enables for the receive timer slots according to WL_RADIO_ENABLES_FIELDS."/>
    <register addr="43162090" rw_flags="RW" width="2" name="WL_RADIO_TIMER_RX_SLOT_ENABLES_I1[4]" comment="These registers set the radio enables for the receive timer slots according to WL_RADIO_ENABLES_FIELDS."/>
    <register addr="43162094" rw_flags="RW" width="2" name="WL_RADIO_TIMER_RX_SLOT_ENABLES_I1[5]" comment="These registers set the radio enables for the receive timer slots according to WL_RADIO_ENABLES_FIELDS."/>
    <register addr="43162098" rw_flags="RW" width="2" name="WL_RADIO_TIMER_RX_SLOT_ENABLES_I1[6]" comment="These registers set the radio enables for the receive timer slots according to WL_RADIO_ENABLES_FIELDS."/>
    <register addr="4316209c" rw_flags="RW" width="2" name="WL_RADIO_TIMER_RX_SLOT_ENABLES_I1[7]" comment="These registers set the radio enables for the receive timer slots according to WL_RADIO_ENABLES_FIELDS."/>
    <register addr="431620a0" rw_flags="RW" width="1" name="WL_RADIO_TIMER_RX_SLOT_DELAYS_I1[0]" comment="These registers set the delays for the receive timer slots in 50ns units. NOTE that if the delay is less than the previous slot,                the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="431620a4" rw_flags="RW" width="1" name="WL_RADIO_TIMER_RX_SLOT_DELAYS_I1[1]" comment="These registers set the delays for the receive timer slots in 50ns units. NOTE that if the delay is less than the previous slot,                the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="431620a8" rw_flags="RW" width="1" name="WL_RADIO_TIMER_RX_SLOT_DELAYS_I1[2]" comment="These registers set the delays for the receive timer slots in 50ns units. NOTE that if the delay is less than the previous slot,                the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="431620ac" rw_flags="RW" width="1" name="WL_RADIO_TIMER_RX_SLOT_DELAYS_I1[3]" comment="These registers set the delays for the receive timer slots in 50ns units. NOTE that if the delay is less than the previous slot,                the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="431620b0" rw_flags="RW" width="1" name="WL_RADIO_TIMER_RX_SLOT_DELAYS_I1[4]" comment="These registers set the delays for the receive timer slots in 50ns units. NOTE that if the delay is less than the previous slot,                the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="431620b4" rw_flags="RW" width="1" name="WL_RADIO_TIMER_RX_SLOT_DELAYS_I1[5]" comment="These registers set the delays for the receive timer slots in 50ns units. NOTE that if the delay is less than the previous slot,                the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="431620b8" rw_flags="RW" width="1" name="WL_RADIO_TIMER_RX_SLOT_DELAYS_I1[6]" comment="These registers set the delays for the receive timer slots in 50ns units. NOTE that if the delay is less than the previous slot,                the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="431620bc" rw_flags="RW" width="1" name="WL_RADIO_TIMER_RX_SLOT_DELAYS_I1[7]" comment="These registers set the delays for the receive timer slots in 50ns units. NOTE that if the delay is less than the previous slot,                the timer will wrap, allowing delays up to 12.8us to be selected."/>
    <register addr="431620c0" rw_flags="RW" width="2" name="WL_RADIO_TIMER_RX_SLOT_ON_OFF_LAST_I1" comment="This register sets the start and end of Rx turn on and off ramps, and the slot jumped to in the case of an Rx abort"/>
    <register addr="431620c4" rw_flags="R" width="1" name="WL_RADIO_TIMER_TX_SLOT_I1" comment="This register contains the current slot selected by the Tx timer"/>
    <register addr="431620c8" rw_flags="R" width="1" name="WL_RADIO_TIMER_RX_SLOT_I1" comment="This register contains the current slot selected by the Rx timer"/>
    <register addr="431620cc" rw_flags="R" width="2" name="WL_RADIO_ENABLES_STATUS_I1" comment="This register contains the current values of the Radio Enables, after all masking and multiplexing"/>
    <register addr="431620d0" rw_flags="RW" width="2" name="WL_RADIO_ENABLES_I1" comment="Default values for radio enables signals should the mask register select this rather than the timer outputs"/>
    <register addr="431620d4" rw_flags="RW" width="2" name="WL_RADIO_ENABLES_MASK_I1" comment="Selects use of RADIO_ENABLES or timer outputs. A one in a given bit selects the timer output."/>
    <register addr="431620d8" rw_flags="RW" width="2" name="WL_RADIO_ENABLES_TX_TRAIN_MASK_I1" comment="Selects use of RADIO_ENABLES or timer outputs. A one in a given bit selects the timer         output. Used only when predistort training is active to allow Rx blocks to be turned on"/>
    <register addr="431620dc" rw_flags="R" width="2" name="WL_RADIO_DEBUG_STATUS_I1" comment="This read-only register returns the current state of the debug bus within radio control."/>
    <register addr="431620e0" rw_flags="RW" width="4" name="WL_RADIO_AGC_CONFIG1_I1" comment="Miscellaneous config bits for the AGC as follows:"/>
    <register addr="431620e4" rw_flags="RW" width="4" name="WL_RADIO_AGC_CONFIG2_I1" comment="Configuration bits for the AGC: initial gain settings before first update comes from RF chip"/>
    <register addr="431620e8" rw_flags="RW" width="4" name="WL_RADIO_AGC_CONFIG3_I1" comment="Configuration bits for the AGC: digital gain range definition. Also initial baseband         gain until first update arrives from RF chip"/>
    <register addr="431620ec" rw_flags="RW" width="4" name="WL_RADIO_AGC_CONFIG4_I1" comment="Further configuration bits for the AGC: digital gain settings"/>
    <register addr="431620f0" rw_flags="RW" width="2" name="WL_RADIO_AGC_CONFIG5_I1" comment="Further configuration bits for the AGC: clipping detection behaviour"/>
    <register addr="431620f4" rw_flags="RW" width="4" name="WL_RADIO_AGC_CONFIG6_I1" comment="Further configuration bits for the AGC: ADC signal size nudge up thresholds"/>
    <register addr="431620f8" rw_flags="RW" width="4" name="WL_RADIO_AGC_CONFIG7_I1" comment="Further configuration bits for the AGC: ADC signal size nudge up thresholds"/>
    <register addr="431620fc" rw_flags="RW" width="4" name="WL_RADIO_AGC_CONFIG9_I1" comment="Further configuration bits for the AGC: ADC signal size nudge up thresholds"/>
    <register addr="43162100" rw_flags="RW" width="4" name="WL_RADIO_AGC_CONFIG10_I1" comment="Further configuration bits for the AGC: ADC signal size nudge up thresholds"/>
    <register addr="43162104" rw_flags="RW" width="4" name="WL_RADIO_AGC_CONFIG11_I1" comment="Further configuration bits for the AGC: ADC signal size nudge up thresholds"/>
    <register addr="43162108" rw_flags="RW" width="4" name="WL_RADIO_AGC_TIMEOUT_I1" comment="This register specifies programmable timeouts for the AGC"/>
    <register addr="4316210c" rw_flags="RW" width="4" name="WL_RADIO_AGC_DIG_RSSI_TIME_I1" comment="This register specifies programmable configurations to measure digital RSSI for different purposes"/>
    <register addr="43162110" rw_flags="RW" width="4" name="WL_RADIO_AGC_DIG_RSSI_TIME2_I1" comment="This register specifies programmable configurations to measure digital RSSI for different purposes"/>
    <register addr="43162114" rw_flags="RW" width="2" name="WL_RADIO_AGC_DIG_RSSI_TIME3_I1" comment="This register specifies programmable configurations to measure digital RSSI for different purposes"/>
    <register addr="43162118" rw_flags="RW" width="4" name="WL_RADIO_AGC_OFDM_RSSI_TARGET_I1" comment="This register specifies the RSSI target for an OFDM receive burst after decimation."/>
    <register addr="4316211c" rw_flags="RW" width="4" name="WL_RADIO_AGC_CCK_RSSI_TARGET_I1" comment="This register specifies the RSSI target for a CCK receive burst after decimation."/>
    <register addr="43162120" rw_flags="RW" width="4" name="WL_RADIO_AGC_OFDM_HE_SU_ER_RSSI_TARGET_I1" comment="This register specifies the RSSI target for an OFDM HE-SUER receive burst after decimation. Note this target value       only takes affect for Nudge Again operation for Nudge WL_RADIO_AGC_OFDM_RSSI_TARGET is used."/>
    <register addr="43162124" rw_flags="RW" width="4" name="WL_RADIO_AGC_OFDM_RSSI_TARGET_DELTA_I1" comment="This register specifies the RSSI steps of (Maximum target + 2X dB) and (Minimum target         - 2X dB) for a OFDM receive. Where X can be 1.5 dB or 2 dB depending on WL_RADIO_AGC_MIN_GAIN_STEP_SIZE."/>
    <register addr="43162128" rw_flags="RW" width="4" name="WL_RADIO_AGC_CCK_RSSI_TARGET_DELTA_I1" comment="This register specifies the RSSI steps of (Maximum target + 2X dB) and (Minimum target         - 2X dB) for a CCK receive. Where X can be 1.5 dB or 2 dB depending on WL_RADIO_AGC_MIN_GAIN_STEP_SIZE."/>
    <register addr="4316212c" rw_flags="RW" width="4" name="WL_RADIO_AGC_OFDM_HE_SU_ER_RSSI_TARGET_DELTA_I1" comment="This register specifies the RSSI steps of (Maximum target + 2X dB) and (Minimum target         - 2X dB) for a OFDM receive. Where X can be 1.5 dB or 2 dB depending on WL_RADIO_AGC_MIN_GAIN_STEP_SIZE."/>
    <register addr="43162130" rw_flags="RW" width="4" name="WL_RADIO_AGC_CS_CONFIG_I1" comment="This register configures the carrier sense. It is asserted when analogue gain is less than a threshold and digital RSSI is greater than a threshold. The thresholds are set in this register"/>
    <register addr="43162134" rw_flags="RW" width="4" name="WL_RADIO_AGC_FE_INDEX_LUT0_I1" comment="LUT for conversion of FE gain to LNA and Mixer gain and vice versa."/>
    <register addr="43162138" rw_flags="RW" width="4" name="WL_RADIO_AGC_FE_INDEX_LUT1_I1" comment="LUT for conversion of FE gain to LNA and Mixer gain and vice versa."/>
    <register addr="4316213c" rw_flags="RW" width="4" name="WL_RADIO_AGC_FE_GAIN_LUT0_I1" comment="LUT for calculating the gain applied by each FE gain index in unsigned 0.25 db for format."/>
    <register addr="43162140" rw_flags="RW" width="4" name="WL_RADIO_AGC_FE_GAIN_LUT1_I1" comment="LUT for calculating the gain applied by each FE gain index in unsigned 0.25 db for format."/>
    <register addr="43162144" rw_flags="RW" width="1" name="WL_RADIO_AGC_FE_GAIN_LUT2_I1" comment="LUT for calculating the gain applied by each FE gain index in unsigned 0.25 db for format."/>
    <register addr="43162148" rw_flags="RW" width="4" name="WL_RADIO_AGC_BB_GAIN_LUT0_I1" comment="LUT for calculating the gain applied by each analogue baseband gain index in unsigned 0.25 db for format."/>
    <register addr="4316214c" rw_flags="RW" width="4" name="WL_RADIO_AGC_BB_GAIN_LUT1_I1" comment="LUT for calculating the gain applied by each analogue baseband gain index in unsigned 0.25 db for format."/>
    <register addr="43162150" rw_flags="RW" width="2" name="WL_RADIO_AGC_BB_GAIN_LUT2_I1" comment="LUT for calculating the gain applied by each analogue baseband gain index in unsigned 0.25 db for format."/>
    <register addr="43162154" rw_flags="RW" width="2" name="WL_RADIO_AGC_EXT_LNA_GAIN_LUT_I1" comment="LUT for calculating the gain applied by each external LNA gain index in unsigned 0.25 db for format."/>
    <register addr="43162158" rw_flags="RW" width="4" name="WL_RADIO_COADJ_CONFIG_I1" comment="Coadj general config register"/>
    <register addr="4316215c" rw_flags="RW" width="4" name="WL_RADIO_COADJ_CONFIG2_I1" comment="Coadj general config register 2"/>
    <register addr="43162160" rw_flags="R" width="4" name="WL_RADIO_COADJ_STATUS_I1" comment="Coadj general status register"/>
    <register addr="43162164" rw_flags="RW" width="4" name="WL_RADIO_COADJ_COMMS_I1" comment="General Communication register. Bracken gets an interrupt event when this is writtem"/>
    <register addr="43162168" rw_flags="RW" width="2" name="WL_RADIO_COADJ_TIMER_I1" comment="Timer initial value, downcount at core clk rate starts on write"/>
    <register addr="4316216c" rw_flags="RW" width="1" name="WL_RADIO_COADJ_MEM_ADDR_I1" comment="Coadj Code/Data Mem Address. MSBs=2'b00: DataStore, 2'b10: Core internal regs, 2'b11: Local regs"/>
    <register addr="43162170" rw_flags="RW" width="4" name="WL_RADIO_COADJ_MEM_WDATA_I1" comment="Coadj Code/Data Mem Write Data - auto increments address on write"/>
    <register addr="43162174" rw_flags="R" width="4" name="WL_RADIO_COADJ_MEM_RDATA_I1" comment="Coadj Code/Data Mem Read Data - auto increments address on read"/>
    <register addr="43162178" rw_flags="RW" width="2" name="WL_RADIO_ZIPPY_TO_RF_FLAGS_I1" comment="Zippy flag data (info and channel) to be sent to RFIC"/>
    <register addr="4316217c" rw_flags="RW" width="1" name="WL_RADIO_ZIPPY_TO_BB_FILTER_I1" comment="Filter bitmap for Zippy channels that cause an interrupt to be raised on traffic to the BBIC"/>
    <register addr="43162180" rw_flags="RW" width="2" name="WL_RADIO_ZIPPY_TO_RF_CFG_I1" comment="Zippy channel configuration for SW data to the BBIC"/>
    <register addr="43162184" rw_flags="R" width="2" name="WL_RADIO_ZIPPY_TO_BB_FLAGS_I1" comment="Zippy flag data to the BBIC, plus latched Valid and Ack"/>
  </block>
</subsystem>
