[{"name":"高得畬","email":"kao_deyu@yahoo.com","latestUpdate":"2020-02-10 09:28:36","objective":"* Introduction \n      -Moore’s rule\n      -Cost and TW's IC design \n* Production\n      -Mask\n      -Processing\n      -Cross-section , latch up\n      -Layout, Reverse Engineering\n      -Electro-Migration &amp; RC\n      -CMP &amp; Design Rule\n* Gate Level Design\n      -Logic Gates, Noise Margin\n      -Power, Fan-out and loading\n      -Timing of Logic Networks\n* Logic Networks\n      -Simulation, Cross Talk\n      -Test Patent Generation &amp; DFT\n* Introduction to Fin-FET","schedule":"week / date / topics\n00. 02/21/20 因應武漢肺炎疫情延後開學\n00. 02/28/20 和平紀念日\n01. 03/06/20 Chapter 1 Introduction (Moore’s rule)\n02. 03/13/20 Chapter 1 Introduction (Cost and TW)\n03. 03/20/20 Chapter 2 (Mask)\n04. 03/27/20 Chapter 2 (Processing)\n05. 04/03/20 兒童節補假一天 \n06. 04/10/20 Quiz 1, Chapter 2 (Transistors)\n07. 04/17/20 Chapter 2 (Cross-section , latch up)\n08. 04/24/20 Midterm Examination\n09. 05/01/20 Review; Chapter 2 (Layout, Reverse Engineering)\n10. 05/08/20 Chapter 2 (Electro-Migration, RC &amp; CMP,Design Rule)\n11. 05/15/20 Chapter 3 (Logic Gates, Noise Margin)\n12. 05/22/20 Chapter 3 (Power, fan-out and loading, timing )\n13. 05/29/20 Chapter 4 (Simulation, Cross Talk)\n14. 06/05/20 Quiz 2, Chapter 4 (ATPG &amp; DFT)\n15. 06/12/20 FinFet\n16. 06/19/20 Final Examination\n17. 06/26/20 調整放假\n18. 07/03/20 Exam review and Display","scorePolicy":"Two quizzes 30% (15% for each)\nMidterm 35%\nFinal 35%","materials":"ULSI 製程技術 (新文京開發出版)\nby: 劉博文\n\nDigital Integrated Circuits \nA Design Perspective\nBy: Jan M. Rabaey, Anantha Chandrakasan, and Borivoje\n\nClass Notes online:\nhttp://www.cc.ntut.edu.tw/~dkao/","foreignLanguageTextbooks":true}]
