TimeQuest Timing Analyzer report for vga_keyboard
Fri Nov 15 11:15:33 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'btn2'
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Hold: 'btn2'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'btn2'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'btn2'
 30. Slow 1200mV 0C Model Setup: 'clk'
 31. Slow 1200mV 0C Model Hold: 'clk'
 32. Slow 1200mV 0C Model Hold: 'btn2'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'btn2'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'btn2'
 46. Fast 1200mV 0C Model Setup: 'clk'
 47. Fast 1200mV 0C Model Hold: 'clk'
 48. Fast 1200mV 0C Model Hold: 'btn2'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'btn2'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Fast 1200mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Board Trace Model Assignments
 62. Input Transition Times
 63. Slow Corner Signal Integrity Metrics
 64. Fast Corner Signal Integrity Metrics
 65. Setup Transfers
 66. Hold Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; vga_keyboard                                       ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                           ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets  ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; btn2       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { btn2 } ;
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }  ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 71.1 MHz   ; 71.1 MHz        ; btn2       ;                                                               ;
; 362.84 MHz ; 250.0 MHz       ; clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+---------+-------------------+
; Clock ; Slack   ; End Point TNS     ;
+-------+---------+-------------------+
; btn2  ; -13.065 ; -10617.593        ;
; clk   ; -4.186  ; -207.812          ;
+-------+---------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.050 ; 0.000              ;
; btn2  ; 0.083 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; btn2  ; -3.000 ; -1233.000                        ;
; clk   ; -3.000 ; -177.920                         ;
+-------+--------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'btn2'                                                                                                                                                                                ;
+---------+-----------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                 ; To Node                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -13.065 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst70|data[30]          ; btn2         ; btn2        ; 1.000        ; 0.258      ; 14.318     ;
; -13.056 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[30]        ; btn2         ; btn2        ; 1.000        ; 0.284      ; 14.335     ;
; -13.028 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181284|data[30]   ; btn2         ; btn2        ; 1.000        ; 0.311      ; 14.334     ;
; -13.005 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst70|data[29]          ; btn2         ; btn2        ; 1.000        ; 0.293      ; 14.293     ;
; -12.995 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[30]         ; btn2         ; btn2        ; 1.000        ; 0.254      ; 14.244     ;
; -12.976 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst1|data[30]           ; btn2         ; btn2        ; 1.000        ; 0.267      ; 14.238     ;
; -12.971 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst26|data[30]          ; btn2         ; btn2        ; 1.000        ; 0.264      ; 14.230     ;
; -12.967 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst2579769067|data[30] ; btn2         ; btn2        ; 1.000        ; 0.274      ; 14.236     ;
; -12.958 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst70|data[30]          ; btn2         ; btn2        ; 1.000        ; 0.258      ; 14.211     ;
; -12.949 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[30]        ; btn2         ; btn2        ; 1.000        ; 0.284      ; 14.228     ;
; -12.945 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[30]        ; btn2         ; btn2        ; 1.000        ; 0.258      ; 14.198     ;
; -12.945 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst635|data[30]         ; btn2         ; btn2        ; 1.000        ; 0.291      ; 14.231     ;
; -12.939 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst26|data[30]         ; btn2         ; btn2        ; 1.000        ; 0.300      ; 14.234     ;
; -12.927 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[30]             ; btn2         ; btn2        ; 1.000        ; 0.311      ; 14.233     ;
; -12.921 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181284|data[30]   ; btn2         ; btn2        ; 1.000        ; 0.311      ; 14.227     ;
; -12.912 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst6442|data[30]       ; btn2         ; btn2        ; 1.000        ; 0.287      ; 14.194     ;
; -12.901 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst64|data[30]          ; btn2         ; btn2        ; 1.000        ; 0.280      ; 14.176     ;
; -12.898 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst70|data[29]          ; btn2         ; btn2        ; 1.000        ; 0.293      ; 14.186     ;
; -12.890 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[30]        ; btn2         ; btn2        ; 1.000        ; 0.266      ; 14.151     ;
; -12.888 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[30]         ; btn2         ; btn2        ; 1.000        ; 0.254      ; 14.137     ;
; -12.885 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst70|data[30]          ; btn2         ; btn2        ; 1.000        ; 0.254      ; 14.134     ;
; -12.873 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst6442|data[30]        ; btn2         ; btn2        ; 1.000        ; 0.308      ; 14.176     ;
; -12.869 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst1|data[30]           ; btn2         ; btn2        ; 1.000        ; 0.267      ; 14.131     ;
; -12.864 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst26|data[30]          ; btn2         ; btn2        ; 1.000        ; 0.264      ; 14.123     ;
; -12.863 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst2579769067|data[29] ; btn2         ; btn2        ; 1.000        ; 0.287      ; 14.145     ;
; -12.862 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181284|data[30]   ; btn2         ; btn2        ; 1.000        ; 0.293      ; 14.150     ;
; -12.860 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst2579769067|data[30] ; btn2         ; btn2        ; 1.000        ; 0.274      ; 14.129     ;
; -12.842 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst64|data[29]          ; btn2         ; btn2        ; 1.000        ; 0.266      ; 14.103     ;
; -12.842 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst70|data[31]          ; btn2         ; btn2        ; 1.000        ; 0.266      ; 14.103     ;
; -12.840 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst635|data[29]        ; btn2         ; btn2        ; 1.000        ; 0.314      ; 14.149     ;
; -12.838 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[30]        ; btn2         ; btn2        ; 1.000        ; 0.258      ; 14.091     ;
; -12.838 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst635|data[30]         ; btn2         ; btn2        ; 1.000        ; 0.291      ; 14.124     ;
; -12.832 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst26|data[30]         ; btn2         ; btn2        ; 1.000        ; 0.300      ; 14.127     ;
; -12.825 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst70|data[29]          ; btn2         ; btn2        ; 1.000        ; 0.289      ; 14.109     ;
; -12.820 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[30]             ; btn2         ; btn2        ; 1.000        ; 0.311      ; 14.126     ;
; -12.816 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst635|data[29]         ; btn2         ; btn2        ; 1.000        ; 0.294      ; 14.105     ;
; -12.815 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[30]         ; btn2         ; btn2        ; 1.000        ; 0.250      ; 14.060     ;
; -12.814 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst68|data[31]          ; btn2         ; btn2        ; 1.000        ; 0.294      ; 14.103     ;
; -12.805 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst6442|data[30]       ; btn2         ; btn2        ; 1.000        ; 0.287      ; 14.087     ;
; -12.796 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst1|data[30]           ; btn2         ; btn2        ; 1.000        ; 0.263      ; 14.054     ;
; -12.794 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst64|data[30]          ; btn2         ; btn2        ; 1.000        ; 0.280      ; 14.069     ;
; -12.791 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst26|data[30]          ; btn2         ; btn2        ; 1.000        ; 0.260      ; 14.046     ;
; -12.787 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst2579769067|data[30] ; btn2         ; btn2        ; 1.000        ; 0.270      ; 14.052     ;
; -12.778 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[29]          ; btn2         ; btn2        ; 1.000        ; 0.251      ; 14.024     ;
; -12.776 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst1|data[29]          ; btn2         ; btn2        ; 1.000        ; 0.268      ; 14.039     ;
; -12.772 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst67|data[30]         ; btn2         ; btn2        ; 1.000        ; 0.270      ; 14.037     ;
; -12.766 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst6442|data[30]        ; btn2         ; btn2        ; 1.000        ; 0.308      ; 14.069     ;
; -12.765 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[30]        ; btn2         ; btn2        ; 1.000        ; 0.254      ; 14.014     ;
; -12.765 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst635|data[30]         ; btn2         ; btn2        ; 1.000        ; 0.287      ; 14.047     ;
; -12.759 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst26|data[30]         ; btn2         ; btn2        ; 1.000        ; 0.296      ; 14.050     ;
; -12.756 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst2579769067|data[29] ; btn2         ; btn2        ; 1.000        ; 0.287      ; 14.038     ;
; -12.752 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst20|data[29]         ; btn2         ; btn2        ; 1.000        ; 0.295      ; 14.042     ;
; -12.752 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst20|data[29]          ; btn2         ; btn2        ; 1.000        ; 0.282      ; 14.029     ;
; -12.751 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[30]          ; btn2         ; btn2        ; 1.000        ; 0.251      ; 13.997     ;
; -12.748 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst64|data[30]         ; btn2         ; btn2        ; 1.000        ; 0.284      ; 14.027     ;
; -12.747 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[30]             ; btn2         ; btn2        ; 1.000        ; 0.307      ; 14.049     ;
; -12.745 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst20|data[30]         ; btn2         ; btn2        ; 1.000        ; 0.299      ; 14.039     ;
; -12.743 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst1|data[30]          ; btn2         ; btn2        ; 1.000        ; 0.261      ; 13.999     ;
; -12.738 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst68|data[30]         ; btn2         ; btn2        ; 1.000        ; 0.273      ; 14.006     ;
; -12.735 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst64|data[29]          ; btn2         ; btn2        ; 1.000        ; 0.266      ; 13.996     ;
; -12.735 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst70|data[31]          ; btn2         ; btn2        ; 1.000        ; 0.266      ; 13.996     ;
; -12.733 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst635|data[29]        ; btn2         ; btn2        ; 1.000        ; 0.314      ; 14.042     ;
; -12.732 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst6442|data[30]       ; btn2         ; btn2        ; 1.000        ; 0.283      ; 14.010     ;
; -12.728 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst26|data[29]          ; btn2         ; btn2        ; 1.000        ; 0.309      ; 14.032     ;
; -12.726 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181284|data[29]   ; btn2         ; btn2        ; 1.000        ; 0.282      ; 14.003     ;
; -12.725 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst72|data[30]         ; btn2         ; btn2        ; 1.000        ; 0.310      ; 14.030     ;
; -12.721 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst64|data[30]          ; btn2         ; btn2        ; 1.000        ; 0.276      ; 13.992     ;
; -12.718 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst2579769067|data[29]  ; btn2         ; btn2        ; 1.000        ; 0.259      ; 13.972     ;
; -12.714 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst72|data[29]         ; btn2         ; btn2        ; 1.000        ; 0.271      ; 13.980     ;
; -12.710 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[30]   ; btn2         ; btn2        ; 1.000        ; 0.300      ; 14.005     ;
; -12.709 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst635|data[29]         ; btn2         ; btn2        ; 1.000        ; 0.294      ; 13.998     ;
; -12.707 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst68|data[31]          ; btn2         ; btn2        ; 1.000        ; 0.294      ; 13.996     ;
; -12.705 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst141|data[30]         ; btn2         ; btn2        ; 1.000        ; 0.282      ; 13.982     ;
; -12.702 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst70|data[29]         ; btn2         ; btn2        ; 1.000        ; 0.271      ; 13.968     ;
; -12.701 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst20|data[30]          ; btn2         ; btn2        ; 1.000        ; 0.258      ; 13.954     ;
; -12.697 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst2579769067|data[29] ; btn2         ; btn2        ; 1.000        ; 0.269      ; 13.961     ;
; -12.693 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst6442|data[30]        ; btn2         ; btn2        ; 1.000        ; 0.304      ; 13.992     ;
; -12.692 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst1|data[29]           ; btn2         ; btn2        ; 1.000        ; 0.285      ; 13.972     ;
; -12.687 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst20|data[31]          ; btn2         ; btn2        ; 1.000        ; 0.266      ; 13.948     ;
; -12.681 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst15181284|data[30]    ; btn2         ; btn2        ; 1.000        ; 0.310      ; 13.986     ;
; -12.676 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst70|data[31]          ; btn2         ; btn2        ; 1.000        ; 0.248      ; 13.919     ;
; -12.675 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst26|data[29]         ; btn2         ; btn2        ; 1.000        ; 0.298      ; 13.968     ;
; -12.675 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst15181282|data[30]    ; btn2         ; btn2        ; 1.000        ; 0.284      ; 13.954     ;
; -12.674 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst635|data[29]        ; btn2         ; btn2        ; 1.000        ; 0.296      ; 13.965     ;
; -12.671 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[29]          ; btn2         ; btn2        ; 1.000        ; 0.251      ; 13.917     ;
; -12.669 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst1|data[29]          ; btn2         ; btn2        ; 1.000        ; 0.268      ; 13.932     ;
; -12.665 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst67|data[30]         ; btn2         ; btn2        ; 1.000        ; 0.270      ; 13.930     ;
; -12.662 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst26|data[31]          ; btn2         ; btn2        ; 1.000        ; 0.294      ; 13.951     ;
; -12.662 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst64|data[29]          ; btn2         ; btn2        ; 1.000        ; 0.262      ; 13.919     ;
; -12.658 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst67|data[30]          ; btn2         ; btn2        ; 1.000        ; 0.253      ; 13.906     ;
; -12.657 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst140|data[30]         ; btn2         ; btn2        ; 1.000        ; 0.275      ; 13.927     ;
; -12.656 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst64|data[31]          ; btn2         ; btn2        ; 1.000        ; 0.259      ; 13.910     ;
; -12.648 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst68|data[31]          ; btn2         ; btn2        ; 1.000        ; 0.276      ; 13.919     ;
; -12.647 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[31]         ; btn2         ; btn2        ; 1.000        ; 0.254      ; 13.896     ;
; -12.646 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[31]        ; btn2         ; btn2        ; 1.000        ; 0.267      ; 13.908     ;
; -12.645 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst20|data[29]         ; btn2         ; btn2        ; 1.000        ; 0.295      ; 13.935     ;
; -12.645 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst20|data[29]          ; btn2         ; btn2        ; 1.000        ; 0.282      ; 13.922     ;
; -12.644 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[30]          ; btn2         ; btn2        ; 1.000        ; 0.251      ; 13.890     ;
; -12.642 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst70|data[30]         ; btn2         ; btn2        ; 1.000        ; 0.285      ; 13.922     ;
; -12.642 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst1|data[31]          ; btn2         ; btn2        ; 1.000        ; 0.268      ; 13.905     ;
+---------+-----------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                            ;
+--------+--------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.186 ; CPU:inst61|RegisterX:inst142|data[2] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.692     ; 3.002      ;
; -4.174 ; CPU:inst61|RegisterX:inst142|data[2] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.697     ; 2.985      ;
; -4.166 ; CPU:inst61|RegisterX:inst142|data[2] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.700     ; 2.974      ;
; -4.161 ; CPU:inst61|RegisterX:inst142|data[3] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.692     ; 2.977      ;
; -4.157 ; CPU:inst61|RegisterX:inst142|data[2] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.694     ; 2.971      ;
; -4.156 ; CPU:inst61|RegisterX:inst142|data[2] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.694     ; 2.970      ;
; -4.154 ; CPU:inst61|RegisterX:inst142|data[5] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.692     ; 2.970      ;
; -4.149 ; CPU:inst61|RegisterX:inst142|data[3] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.697     ; 2.960      ;
; -4.141 ; CPU:inst61|RegisterX:inst142|data[3] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.700     ; 2.949      ;
; -4.139 ; CPU:inst61|RegisterX:inst142|data[5] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.694     ; 2.953      ;
; -4.138 ; CPU:inst61|RegisterX:inst142|data[2] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.690     ; 2.956      ;
; -4.133 ; CPU:inst61|RegisterX:inst142|data[5] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.697     ; 2.944      ;
; -4.132 ; CPU:inst61|RegisterX:inst142|data[3] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.694     ; 2.946      ;
; -4.131 ; CPU:inst61|RegisterX:inst142|data[3] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.694     ; 2.945      ;
; -4.122 ; CPU:inst61|RegisterX:inst142|data[5] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.700     ; 2.930      ;
; -4.114 ; CPU:inst61|RegisterX:inst142|data[2] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.689     ; 2.933      ;
; -4.114 ; CPU:inst61|RegisterX:inst142|data[5] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.694     ; 2.928      ;
; -4.113 ; CPU:inst61|RegisterX:inst142|data[5] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.690     ; 2.931      ;
; -4.113 ; CPU:inst61|RegisterX:inst142|data[3] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.690     ; 2.931      ;
; -4.089 ; CPU:inst61|RegisterX:inst142|data[2] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a23~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.709     ; 2.888      ;
; -4.089 ; CPU:inst61|RegisterX:inst142|data[3] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.689     ; 2.908      ;
; -4.080 ; CPU:inst61|RegisterX:inst142|data[5] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.689     ; 2.899      ;
; -4.071 ; CPU:inst61|RegisterX:inst142|data[5] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a23~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.709     ; 2.870      ;
; -4.069 ; CPU:inst61|RegisterX:inst142|data[2] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a11~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.702     ; 2.875      ;
; -4.066 ; CPU:inst61|RegisterX:inst142|data[5] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a11~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.702     ; 2.872      ;
; -4.064 ; CPU:inst61|RegisterX:inst142|data[3] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a23~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.709     ; 2.863      ;
; -4.044 ; CPU:inst61|RegisterX:inst142|data[3] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a11~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.702     ; 2.850      ;
; -4.022 ; CPU:inst61|RegisterX:inst142|data[2] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a28~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.699     ; 2.831      ;
; -4.010 ; CPU:inst61|RegisterX:inst142|data[5] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a28~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.699     ; 2.819      ;
; -3.999 ; CPU:inst61|RegisterX:inst142|data[1] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.692     ; 2.815      ;
; -3.997 ; CPU:inst61|RegisterX:inst142|data[3] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a28~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.699     ; 2.806      ;
; -3.987 ; CPU:inst61|RegisterX:inst142|data[1] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.697     ; 2.798      ;
; -3.979 ; CPU:inst61|RegisterX:inst142|data[1] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.700     ; 2.787      ;
; -3.970 ; CPU:inst61|RegisterX:inst142|data[1] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.694     ; 2.784      ;
; -3.969 ; CPU:inst61|RegisterX:inst142|data[1] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.694     ; 2.783      ;
; -3.960 ; CPU:inst61|RegisterX:inst142|data[2] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a8~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.702     ; 2.766      ;
; -3.960 ; CPU:inst61|RegisterX:inst142|data[2] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a10~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.704     ; 2.764      ;
; -3.951 ; CPU:inst61|RegisterX:inst142|data[2] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a25~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.704     ; 2.755      ;
; -3.951 ; CPU:inst61|RegisterX:inst142|data[1] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.690     ; 2.769      ;
; -3.949 ; CPU:inst61|RegisterX:inst142|data[2] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a21~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.706     ; 2.751      ;
; -3.943 ; CPU:inst61|RegisterX:inst142|data[5] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a8~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.702     ; 2.749      ;
; -3.935 ; CPU:inst61|RegisterX:inst142|data[5] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a25~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.704     ; 2.739      ;
; -3.935 ; CPU:inst61|RegisterX:inst142|data[3] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a8~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.702     ; 2.741      ;
; -3.935 ; CPU:inst61|RegisterX:inst142|data[3] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a10~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.704     ; 2.739      ;
; -3.930 ; CPU:inst61|RegisterX:inst142|data[5] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a21~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.706     ; 2.732      ;
; -3.930 ; CPU:inst61|RegisterX:inst142|data[5] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a10~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.704     ; 2.734      ;
; -3.927 ; CPU:inst61|RegisterX:inst142|data[1] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.689     ; 2.746      ;
; -3.926 ; CPU:inst61|RegisterX:inst142|data[3] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a25~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.704     ; 2.730      ;
; -3.924 ; CPU:inst61|RegisterX:inst142|data[3] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a21~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.706     ; 2.726      ;
; -3.902 ; CPU:inst61|RegisterX:inst142|data[1] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a23~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.709     ; 2.701      ;
; -3.894 ; CPU:inst61|RegisterX:inst142|data[4] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.692     ; 2.710      ;
; -3.885 ; CPU:inst61|RegisterX:inst142|data[2] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.697     ; 2.696      ;
; -3.882 ; CPU:inst61|RegisterX:inst142|data[7] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.692     ; 2.698      ;
; -3.882 ; CPU:inst61|RegisterX:inst142|data[1] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a11~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.702     ; 2.688      ;
; -3.882 ; CPU:inst61|RegisterX:inst142|data[0] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.692     ; 2.698      ;
; -3.879 ; CPU:inst61|RegisterX:inst142|data[4] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.694     ; 2.693      ;
; -3.873 ; CPU:inst61|RegisterX:inst142|data[4] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.697     ; 2.684      ;
; -3.870 ; CPU:inst61|RegisterX:inst142|data[7] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.697     ; 2.681      ;
; -3.870 ; CPU:inst61|RegisterX:inst142|data[0] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.697     ; 2.681      ;
; -3.866 ; CPU:inst61|RegisterX:inst142|data[2] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a26~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.706     ; 2.668      ;
; -3.862 ; CPU:inst61|RegisterX:inst142|data[7] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.700     ; 2.670      ;
; -3.862 ; CPU:inst61|RegisterX:inst142|data[4] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.700     ; 2.670      ;
; -3.862 ; CPU:inst61|RegisterX:inst142|data[0] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.700     ; 2.670      ;
; -3.860 ; CPU:inst61|RegisterX:inst142|data[3] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.697     ; 2.671      ;
; -3.854 ; CPU:inst61|RegisterX:inst142|data[4] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.694     ; 2.668      ;
; -3.853 ; CPU:inst61|RegisterX:inst142|data[7] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.694     ; 2.667      ;
; -3.853 ; CPU:inst61|RegisterX:inst142|data[4] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.690     ; 2.671      ;
; -3.853 ; CPU:inst61|RegisterX:inst142|data[0] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.694     ; 2.667      ;
; -3.852 ; CPU:inst61|RegisterX:inst142|data[7] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.694     ; 2.666      ;
; -3.852 ; CPU:inst61|RegisterX:inst142|data[0] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.694     ; 2.666      ;
; -3.843 ; CPU:inst61|RegisterX:inst142|data[5] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.697     ; 2.654      ;
; -3.841 ; CPU:inst61|RegisterX:inst142|data[3] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a26~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.706     ; 2.643      ;
; -3.835 ; CPU:inst61|RegisterX:inst142|data[1] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a28~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.699     ; 2.644      ;
; -3.834 ; CPU:inst61|RegisterX:inst142|data[7] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.690     ; 2.652      ;
; -3.834 ; CPU:inst61|RegisterX:inst142|data[0] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.690     ; 2.652      ;
; -3.827 ; CPU:inst61|RegisterX:inst142|data[5] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a26~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.706     ; 2.629      ;
; -3.820 ; CPU:inst61|RegisterX:inst142|data[4] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.689     ; 2.639      ;
; -3.811 ; CPU:inst61|RegisterX:inst142|data[4] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a23~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.709     ; 2.610      ;
; -3.810 ; CPU:inst61|RegisterX:inst142|data[7] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.689     ; 2.629      ;
; -3.810 ; CPU:inst61|RegisterX:inst142|data[0] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.689     ; 2.629      ;
; -3.806 ; CPU:inst61|RegisterX:inst142|data[4] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a11~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.702     ; 2.612      ;
; -3.785 ; CPU:inst61|RegisterX:inst142|data[7] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a23~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.709     ; 2.584      ;
; -3.785 ; CPU:inst61|RegisterX:inst142|data[0] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a23~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.709     ; 2.584      ;
; -3.773 ; CPU:inst61|RegisterX:inst142|data[1] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a8~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.702     ; 2.579      ;
; -3.773 ; CPU:inst61|RegisterX:inst142|data[1] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a10~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.704     ; 2.577      ;
; -3.765 ; CPU:inst61|RegisterX:inst142|data[7] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a11~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.702     ; 2.571      ;
; -3.765 ; CPU:inst61|RegisterX:inst142|data[0] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a11~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.702     ; 2.571      ;
; -3.764 ; CPU:inst61|RegisterX:inst142|data[1] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a25~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.704     ; 2.568      ;
; -3.762 ; CPU:inst61|RegisterX:inst142|data[1] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a21~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.706     ; 2.564      ;
; -3.750 ; CPU:inst61|RegisterX:inst142|data[4] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a28~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.699     ; 2.559      ;
; -3.750 ; CPU:inst61|RegisterX:inst142|data[6] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.692     ; 2.566      ;
; -3.738 ; CPU:inst61|RegisterX:inst142|data[6] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.697     ; 2.549      ;
; -3.730 ; CPU:inst61|RegisterX:inst142|data[6] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.700     ; 2.538      ;
; -3.721 ; CPU:inst61|RegisterX:inst142|data[6] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.694     ; 2.535      ;
; -3.720 ; CPU:inst61|RegisterX:inst142|data[6] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.694     ; 2.534      ;
; -3.718 ; CPU:inst61|RegisterX:inst142|data[7] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a28~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.699     ; 2.527      ;
; -3.718 ; CPU:inst61|RegisterX:inst142|data[0] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a28~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.699     ; 2.527      ;
; -3.702 ; CPU:inst61|RegisterX:inst142|data[6] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.690     ; 2.520      ;
; -3.698 ; CPU:inst61|RegisterX:inst142|data[1] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.697     ; 2.509      ;
; -3.683 ; CPU:inst61|RegisterX:inst142|data[4] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a8~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.702     ; 2.489      ;
+--------+--------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.050 ; btn2                                                                                                    ; inst42                                                                                                        ; btn2         ; clk         ; 0.000        ; 3.144      ; 3.391      ;
; 0.852 ; btn2                                                                                                    ; inst42                                                                                                        ; btn2         ; clk         ; -0.500       ; 3.144      ; 3.693      ;
; 2.351 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a23~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[24]                          ; clk          ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a23~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[23]                          ; clk          ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a11~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[12]                          ; clk          ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a11~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[11]                          ; clk          ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a21~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[22]                          ; clk          ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a21~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[21]                          ; clk          ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a26~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[27]                          ; clk          ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a26~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[26]                          ; clk          ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a28~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[29]                          ; clk          ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a28~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[28]                          ; clk          ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a25~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[31]                          ; clk          ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a25~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[25]                          ; clk          ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[30]                          ; clk          ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[15]                          ; clk          ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[14]                          ; clk          ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[13]                          ; clk          ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a8~porta_we_reg  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[9]                           ; clk          ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a8~porta_we_reg  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[8]                           ; clk          ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_we_reg  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[6]                           ; clk          ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_we_reg  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[5]                           ; clk          ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[18]                          ; clk          ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[17]                          ; clk          ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_we_reg  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[7]                           ; clk          ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_we_reg  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[1]                           ; clk          ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_we_reg  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[4]                           ; clk          ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_we_reg  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[3]                           ; clk          ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[20]                          ; clk          ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[19]                          ; clk          ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a10~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[16]                          ; clk          ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a10~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[10]                          ; clk          ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_we_reg  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[2]                           ; clk          ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_we_reg  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[0]                           ; clk          ; clk         ; 0.000        ; 0.004      ; 2.514      ;
; 2.566 ; CPU:inst61|RegisterX:inst4|data[4]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_datain_reg0   ; btn2         ; clk         ; -0.500       ; -1.419     ; 0.874      ;
; 2.569 ; CPU:inst61|RegisterX:inst4|data[31]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a25~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.415     ; 0.881      ;
; 2.573 ; CPU:inst61|RegisterX:inst4|data[21]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a21~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.415     ; 0.885      ;
; 2.575 ; CPU:inst61|RegisterX:inst4|data[24]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a23~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.417     ; 0.885      ;
; 2.576 ; CPU:inst61|RegisterX:inst4|data[22]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a21~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.415     ; 0.888      ;
; 2.576 ; CPU:inst61|RegisterX:inst4|data[10]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a10~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.411     ; 0.892      ;
; 2.579 ; CPU:inst61|RegisterX:inst4|data[27]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a26~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.409     ; 0.897      ;
; 2.590 ; CPU:inst61|RegisterX:inst3|data[9]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.422     ; 0.895      ;
; 2.592 ; CPU:inst61|RegisterX:inst4|data[7]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_datain_reg0   ; btn2         ; clk         ; -0.500       ; -1.410     ; 0.909      ;
; 2.592 ; CPU:inst61|RegisterX:inst4|data[23]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a23~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.417     ; 0.902      ;
; 2.594 ; CPU:inst61|RegisterX:inst4|data[25]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a25~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.415     ; 0.906      ;
; 2.595 ; CPU:inst61|RegisterX:inst3|data[0]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.422     ; 0.900      ;
; 2.599 ; CPU:inst61|RegisterX:inst4|data[16]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a10~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.411     ; 0.915      ;
; 2.605 ; CPU:inst61|RegisterX:inst3|data[1]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.422     ; 0.910      ;
; 2.605 ; CPU:inst61|RegisterX:inst4|data[3]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_datain_reg0   ; btn2         ; clk         ; -0.500       ; -1.419     ; 0.913      ;
; 2.605 ; CPU:inst61|RegisterX:inst4|data[17]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.416     ; 0.916      ;
; 2.607 ; CPU:inst61|RegisterX:inst4|data[18]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.416     ; 0.918      ;
; 2.620 ; CPU:inst61|RegisterX:inst3|data[4]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.423     ; 0.924      ;
; 2.621 ; CPU:inst61|RegisterX:inst4|data[19]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.437     ; 0.911      ;
; 2.623 ; CPU:inst61|RegisterX:inst3|data[2]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_address_reg0 ; btn2         ; clk         ; -0.500       ; -1.426     ; 0.924      ;
; 2.626 ; CPU:inst61|RegisterX:inst3|data[11]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.422     ; 0.931      ;
; 2.630 ; CPU:inst61|RegisterX:inst4|data[26]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a26~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.412     ; 0.945      ;
; 2.642 ; CPU:inst61|RegisterX:inst3|data[10]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.423     ; 0.946      ;
; 2.645 ; CPU:inst61|RegisterX:inst3|data[6]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_address_reg0 ; btn2         ; clk         ; -0.500       ; -1.428     ; 0.944      ;
; 2.738 ; CPU:inst61|RegisterX:inst4|data[20]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.407     ; 1.058      ;
; 2.757 ; CPU:inst61|RegisterX:inst4|data[30]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.405     ; 1.079      ;
; 2.766 ; CPU:inst61|RegisterX:inst4|data[5]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_datain_reg0   ; btn2         ; clk         ; -0.500       ; -1.433     ; 1.060      ;
; 2.805 ; CPU:inst61|RegisterX:inst3|data[9]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a26~porta_address_reg0 ; btn2         ; clk         ; -0.500       ; -1.432     ; 1.100      ;
; 2.805 ; CPU:inst61|RegisterX:inst3|data[11]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a26~porta_address_reg0 ; btn2         ; clk         ; -0.500       ; -1.432     ; 1.100      ;
; 2.806 ; CPU:inst61|RegisterX:inst3|data[4]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a8~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.433     ; 1.100      ;
; 2.812 ; CPU:inst61|RegisterX:inst3|data[7]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.408     ; 1.131      ;
; 2.815 ; CPU:inst61|RegisterX:inst4|data[11]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a11~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.413     ; 1.129      ;
; 2.824 ; CPU:inst61|RegisterX:inst3|data[3]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a26~porta_address_reg0 ; btn2         ; clk         ; -0.500       ; -1.415     ; 1.136      ;
; 2.832 ; CPU:inst61|RegisterX:inst4|data[13]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.406     ; 1.153      ;
; 2.834 ; CPU:inst61|RegisterX:inst4|data[14]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.406     ; 1.155      ;
; 2.850 ; CPU:inst61|RegisterX:inst3|data[9]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_address_reg0 ; btn2         ; clk         ; -0.500       ; -1.422     ; 1.155      ;
; 2.850 ; CPU:inst61|RegisterX:inst4|data[29]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a28~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.406     ; 1.171      ;
; 2.852 ; CPU:inst61|RegisterX:inst3|data[9]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_address_reg0 ; btn2         ; clk         ; -0.500       ; -1.415     ; 1.164      ;
; 2.855 ; CPU:inst61|RegisterX:inst4|data[6]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_datain_reg0   ; btn2         ; clk         ; -0.500       ; -1.433     ; 1.149      ;
; 2.856 ; CPU:inst61|RegisterX:inst3|data[0]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_address_reg0 ; btn2         ; clk         ; -0.500       ; -1.420     ; 1.163      ;
; 2.857 ; CPU:inst61|RegisterX:inst4|data[12]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a11~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.411     ; 1.173      ;
; 2.857 ; CPU:inst61|RegisterX:inst4|data[28]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a28~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.405     ; 1.179      ;
; 2.860 ; CPU:inst61|RegisterX:inst3|data[3]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.405     ; 1.182      ;
; 2.863 ; CPU:inst61|RegisterX:inst3|data[0]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_address_reg0 ; btn2         ; clk         ; -0.500       ; -1.426     ; 1.164      ;
; 2.866 ; CPU:inst61|RegisterX:inst4|data[9]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a8~porta_datain_reg0   ; btn2         ; clk         ; -0.500       ; -1.408     ; 1.185      ;
; 2.870 ; CPU:inst61|RegisterX:inst3|data[9]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_address_reg0 ; btn2         ; clk         ; -0.500       ; -1.420     ; 1.177      ;
; 2.871 ; CPU:inst61|RegisterX:inst3|data[0]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.420     ; 1.178      ;
; 2.872 ; CPU:inst61|RegisterX:inst3|data[0]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_address_reg0 ; btn2         ; clk         ; -0.500       ; -1.415     ; 1.184      ;
; 2.873 ; CPU:inst61|RegisterX:inst4|data[8]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a8~porta_datain_reg0   ; btn2         ; clk         ; -0.500       ; -1.410     ; 1.190      ;
; 2.874 ; CPU:inst61|RegisterX:inst3|data[7]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a23~porta_address_reg0 ; btn2         ; clk         ; -0.500       ; -1.422     ; 1.179      ;
; 2.875 ; CPU:inst61|RegisterX:inst3|data[0]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.415     ; 1.187      ;
; 2.876 ; CPU:inst61|RegisterX:inst3|data[5]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.422     ; 1.181      ;
; 2.881 ; CPU:inst61|RegisterX:inst4|data[0]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_datain_reg0   ; btn2         ; clk         ; -0.500       ; -1.426     ; 1.182      ;
; 2.887 ; CPU:inst61|RegisterX:inst3|data[4]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.420     ; 1.194      ;
; 2.887 ; CPU:inst61|RegisterX:inst4|data[15]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.431     ; 1.183      ;
; 2.888 ; CPU:inst61|RegisterX:inst4|data[2]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_datain_reg0   ; btn2         ; clk         ; -0.500       ; -1.426     ; 1.189      ;
; 2.889 ; CPU:inst61|RegisterX:inst3|data[11]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.415     ; 1.201      ;
; 2.889 ; CPU:inst61|RegisterX:inst3|data[4]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.427     ; 1.189      ;
; 2.890 ; CPU:inst61|RegisterX:inst3|data[5]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_address_reg0 ; btn2         ; clk         ; -0.500       ; -1.422     ; 1.195      ;
; 2.891 ; CPU:inst61|RegisterX:inst3|data[1]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.415     ; 1.203      ;
; 2.892 ; CPU:inst61|RegisterX:inst3|data[4]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_address_reg0 ; btn2         ; clk         ; -0.500       ; -1.420     ; 1.199      ;
; 2.895 ; CPU:inst61|RegisterX:inst3|data[4]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_address_reg0 ; btn2         ; clk         ; -0.500       ; -1.431     ; 1.191      ;
; 2.895 ; CPU:inst61|RegisterX:inst4|data[1]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_datain_reg0   ; btn2         ; clk         ; -0.500       ; -1.431     ; 1.191      ;
; 2.898 ; CPU:inst61|RegisterX:inst3|data[11]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_address_reg0 ; btn2         ; clk         ; -0.500       ; -1.426     ; 1.199      ;
; 2.899 ; CPU:inst61|RegisterX:inst3|data[1]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.418     ; 1.208      ;
; 2.900 ; CPU:inst61|RegisterX:inst3|data[4]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.425     ; 1.202      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'btn2'                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.083 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[6]  ; CPU:inst61|RegisterX:inst4|data[6]                             ; clk          ; btn2        ; -0.500       ; 1.763      ; 1.543      ;
; 0.129 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[7]  ; CPU:inst61|RegisterX:inst4|data[7]                             ; clk          ; btn2        ; -0.500       ; 1.738      ; 1.564      ;
; 0.133 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[3]  ; CPU:inst61|RegisterX:inst4|data[3]                             ; clk          ; btn2        ; -0.500       ; 1.748      ; 1.578      ;
; 0.146 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[11] ; CPU:inst61|RegisterX:inst4|data[11]                            ; clk          ; btn2        ; -0.500       ; 1.741      ; 1.584      ;
; 0.164 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[4]  ; CPU:inst61|RegisterX:inst4|data[4]                             ; clk          ; btn2        ; -0.500       ; 1.748      ; 1.609      ;
; 0.168 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[18] ; CPU:inst61|RegisterX:inst4|data[18]                            ; clk          ; btn2        ; -0.500       ; 1.745      ; 1.610      ;
; 0.188 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[16] ; CPU:inst61|RegisterX:inst4|data[16]                            ; clk          ; btn2        ; -0.500       ; 1.739      ; 1.624      ;
; 0.191 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[0]  ; CPU:inst61|RegisterX:inst4|data[0]                             ; clk          ; btn2        ; -0.500       ; 1.756      ; 1.644      ;
; 0.193 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[9]  ; CPU:inst61|RegisterX:inst4|data[9]                             ; clk          ; btn2        ; -0.500       ; 1.736      ; 1.626      ;
; 0.197 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[17] ; CPU:inst61|RegisterX:inst4|data[17]                            ; clk          ; btn2        ; -0.500       ; 1.745      ; 1.639      ;
; 0.201 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[8]  ; CPU:inst61|RegisterX:inst4|data[8]                             ; clk          ; btn2        ; -0.500       ; 1.738      ; 1.636      ;
; 0.204 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[29] ; CPU:inst61|RegisterX:inst4|data[29]                            ; clk          ; btn2        ; -0.500       ; 1.734      ; 1.635      ;
; 0.207 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[5]  ; CPU:inst61|RegisterX:inst4|data[5]                             ; clk          ; btn2        ; -0.500       ; 1.763      ; 1.667      ;
; 0.224 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[28] ; CPU:inst61|RegisterX:inst4|data[28]                            ; clk          ; btn2        ; -0.500       ; 1.733      ; 1.654      ;
; 0.237 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[26] ; CPU:inst61|RegisterX:inst4|data[26]                            ; clk          ; btn2        ; -0.500       ; 1.740      ; 1.674      ;
; 0.243 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[1]  ; CPU:inst61|RegisterX:inst4|data[1]                             ; clk          ; btn2        ; -0.500       ; 1.760      ; 1.700      ;
; 0.268 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[19] ; CPU:inst61|RegisterX:inst4|data[19]                            ; clk          ; btn2        ; -0.500       ; 1.766      ; 1.731      ;
; 0.295 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[10] ; CPU:inst61|RegisterX:inst4|data[10]                            ; clk          ; btn2        ; -0.500       ; 1.739      ; 1.731      ;
; 0.295 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[12] ; CPU:inst61|RegisterX:inst4|data[12]                            ; clk          ; btn2        ; -0.500       ; 1.739      ; 1.731      ;
; 0.305 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[2]  ; CPU:inst61|RegisterX:inst4|data[2]                             ; clk          ; btn2        ; -0.500       ; 1.756      ; 1.758      ;
; 0.309 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[21] ; CPU:inst61|RegisterX:inst4|data[21]                            ; clk          ; btn2        ; -0.500       ; 1.743      ; 1.749      ;
; 0.311 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[24] ; CPU:inst61|RegisterX:inst4|data[24]                            ; clk          ; btn2        ; -0.500       ; 1.744      ; 1.752      ;
; 0.320 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[25] ; CPU:inst61|RegisterX:inst4|data[25]                            ; clk          ; btn2        ; -0.500       ; 1.743      ; 1.760      ;
; 0.329 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[14] ; CPU:inst61|RegisterX:inst4|data[14]                            ; clk          ; btn2        ; -0.500       ; 1.735      ; 1.761      ;
; 0.335 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[15] ; CPU:inst61|RegisterX:inst4|data[15]                            ; clk          ; btn2        ; -0.500       ; 1.760      ; 1.792      ;
; 0.341 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[31] ; CPU:inst61|RegisterX:inst4|data[31]                            ; clk          ; btn2        ; -0.500       ; 1.743      ; 1.781      ;
; 0.342 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[22] ; CPU:inst61|RegisterX:inst4|data[22]                            ; clk          ; btn2        ; -0.500       ; 1.743      ; 1.782      ;
; 0.366 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[30] ; CPU:inst61|RegisterX:inst4|data[30]                            ; clk          ; btn2        ; -0.500       ; 1.733      ; 1.796      ;
; 0.370 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[20] ; CPU:inst61|RegisterX:inst4|data[20]                            ; clk          ; btn2        ; -0.500       ; 1.735      ; 1.802      ;
; 0.372 ; CPU:inst61|RegisterX:inst10|data[18]                                                 ; CPU:inst61|RegisterX:inst33|data[18]                           ; btn2         ; btn2        ; 0.000        ; 0.063      ; 0.592      ;
; 0.386 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[27] ; CPU:inst61|RegisterX:inst4|data[27]                            ; clk          ; btn2        ; -0.500       ; 1.737      ; 1.820      ;
; 0.391 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[24]                           ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[25]     ; btn2         ; btn2        ; 0.000        ; 0.077      ; 0.625      ;
; 0.398 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[23] ; CPU:inst61|RegisterX:inst4|data[23]                            ; clk          ; btn2        ; -0.500       ; 1.744      ; 1.839      ;
; 0.412 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[13] ; CPU:inst61|RegisterX:inst4|data[13]                            ; clk          ; btn2        ; -0.500       ; 1.735      ; 1.844      ;
; 0.477 ; CPU:inst61|RegisterX:inst10|data[16]                                                 ; CPU:inst61|RegisterX:inst33|data[16]                           ; btn2         ; btn2        ; 0.000        ; 0.063      ; 0.697      ;
; 0.479 ; CPU:inst61|RegisterX:inst10|data[25]                                                 ; CPU:inst61|RegisterX:inst33|data[25]                           ; btn2         ; btn2        ; 0.000        ; 0.062      ; 0.698      ;
; 0.496 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[29]                           ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[30]     ; btn2         ; btn2        ; 0.000        ; 0.078      ; 0.731      ;
; 0.517 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[5]                            ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[6]      ; btn2         ; btn2        ; 0.000        ; 0.062      ; 0.736      ;
; 0.523 ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[26]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[27] ; btn2         ; btn2        ; 0.000        ; 0.400      ; 1.080      ;
; 0.523 ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[28]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[29] ; btn2         ; btn2        ; 0.000        ; 0.400      ; 1.080      ;
; 0.525 ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[28]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[30] ; btn2         ; btn2        ; 0.000        ; 0.400      ; 1.082      ;
; 0.527 ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[28]                        ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[29]  ; btn2         ; btn2        ; 0.000        ; 0.396      ; 1.080      ;
; 0.529 ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[28]                        ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[30]  ; btn2         ; btn2        ; 0.000        ; 0.396      ; 1.082      ;
; 0.553 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[10]                           ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[11]     ; btn2         ; btn2        ; 0.000        ; 0.062      ; 0.772      ;
; 0.554 ; CPU:inst61|RegisterX:inst10|data[17]                                                 ; CPU:inst61|RegisterX:inst33|data[17]                           ; btn2         ; btn2        ; 0.000        ; 0.063      ; 0.774      ;
; 0.556 ; CPU:inst61|RegisterX:inst10|data[22]                                                 ; CPU:inst61|RegisterX:inst33|data[22]                           ; btn2         ; btn2        ; 0.000        ; 0.062      ; 0.775      ;
; 0.556 ; CPU:inst61|RegisterX:inst10|data[19]                                                 ; CPU:inst61|RegisterX:inst33|data[19]                           ; btn2         ; btn2        ; 0.000        ; 0.063      ; 0.776      ;
; 0.556 ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[29]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[29] ; btn2         ; btn2        ; 0.000        ; 0.075      ; 0.788      ;
; 0.556 ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[29]                        ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[29]  ; btn2         ; btn2        ; 0.000        ; 0.075      ; 0.788      ;
; 0.557 ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[27]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[27] ; btn2         ; btn2        ; 0.000        ; 0.075      ; 0.789      ;
; 0.560 ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[30]                        ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[30]  ; btn2         ; btn2        ; 0.000        ; 0.075      ; 0.792      ;
; 0.561 ; CPU:inst61|RegisterX:inst10|data[24]                                                 ; CPU:inst61|RegisterX:inst33|data[24]                           ; btn2         ; btn2        ; 0.000        ; 0.063      ; 0.781      ;
; 0.562 ; CPU:inst61|RegisterX:inst10|data[28]                                                 ; CPU:inst61|RegisterX:inst33|data[28]                           ; btn2         ; btn2        ; 0.000        ; 0.062      ; 0.781      ;
; 0.562 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[26]                           ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[27]     ; btn2         ; btn2        ; 0.000        ; 0.077      ; 0.796      ;
; 0.567 ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[3]                         ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[3]   ; btn2         ; btn2        ; 0.000        ; 0.063      ; 0.787      ;
; 0.568 ; CPU:inst61|RegisterX:inst11|data[3]                                                  ; CPU:inst61|RegisterX:inst11|data[3]                            ; btn2         ; btn2        ; 0.000        ; 0.062      ; 0.787      ;
; 0.568 ; CPU:inst61|RegisterX:inst11|data[13]                                                 ; CPU:inst61|RegisterX:inst11|data[13]                           ; btn2         ; btn2        ; 0.000        ; 0.062      ; 0.787      ;
; 0.568 ; CPU:inst61|RegisterX:inst11|data[15]                                                 ; CPU:inst61|RegisterX:inst11|data[15]                           ; btn2         ; btn2        ; 0.000        ; 0.062      ; 0.787      ;
; 0.568 ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[3]                        ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[3]  ; btn2         ; btn2        ; 0.000        ; 0.062      ; 0.787      ;
; 0.568 ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[5]                         ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[5]   ; btn2         ; btn2        ; 0.000        ; 0.063      ; 0.788      ;
; 0.569 ; CPU:inst61|RegisterX:inst11|data[19]                                                 ; CPU:inst61|RegisterX:inst11|data[19]                           ; btn2         ; btn2        ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; CPU:inst61|RegisterX:inst11|data[1]                                                  ; CPU:inst61|RegisterX:inst11|data[1]                            ; btn2         ; btn2        ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; CPU:inst61|RegisterX:inst11|data[11]                                                 ; CPU:inst61|RegisterX:inst11|data[11]                           ; btn2         ; btn2        ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; CPU:inst61|RegisterX:inst11|data[5]                                                  ; CPU:inst61|RegisterX:inst11|data[5]                            ; btn2         ; btn2        ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; CPU:inst61|RegisterX:inst11|data[29]                                                 ; CPU:inst61|RegisterX:inst11|data[29]                           ; btn2         ; btn2        ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[19]                        ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[19]  ; btn2         ; btn2        ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[19]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[19] ; btn2         ; btn2        ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[5]                        ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[5]  ; btn2         ; btn2        ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[6]                         ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[6]   ; btn2         ; btn2        ; 0.000        ; 0.063      ; 0.789      ;
; 0.570 ; CPU:inst61|RegisterX:inst11|data[27]                                                 ; CPU:inst61|RegisterX:inst11|data[27]                           ; btn2         ; btn2        ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; CPU:inst61|RegisterX:inst11|data[17]                                                 ; CPU:inst61|RegisterX:inst11|data[17]                           ; btn2         ; btn2        ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; CPU:inst61|RegisterX:inst11|data[6]                                                  ; CPU:inst61|RegisterX:inst11|data[6]                            ; btn2         ; btn2        ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; CPU:inst61|RegisterX:inst11|data[21]                                                 ; CPU:inst61|RegisterX:inst11|data[21]                           ; btn2         ; btn2        ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[9]                         ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[9]   ; btn2         ; btn2        ; 0.000        ; 0.063      ; 0.790      ;
; 0.570 ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[17]                        ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[17]  ; btn2         ; btn2        ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[17]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[17] ; btn2         ; btn2        ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[27]                        ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[27]  ; btn2         ; btn2        ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[21]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[21] ; btn2         ; btn2        ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[21]                        ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[21]  ; btn2         ; btn2        ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[6]                        ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[6]  ; btn2         ; btn2        ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; CPU:inst61|RegisterX:inst11|data[16]                                                 ; CPU:inst61|RegisterX:inst11|data[16]                           ; btn2         ; btn2        ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; CPU:inst61|RegisterX:inst11|data[7]                                                  ; CPU:inst61|RegisterX:inst11|data[7]                            ; btn2         ; btn2        ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; CPU:inst61|RegisterX:inst11|data[9]                                                  ; CPU:inst61|RegisterX:inst11|data[9]                            ; btn2         ; btn2        ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; CPU:inst61|RegisterX:inst11|data[22]                                                 ; CPU:inst61|RegisterX:inst11|data[22]                           ; btn2         ; btn2        ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[9]                        ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[9]  ; btn2         ; btn2        ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[7]                        ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[7]  ; btn2         ; btn2        ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[16]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[16] ; btn2         ; btn2        ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[16]                        ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[16]  ; btn2         ; btn2        ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[22]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[22] ; btn2         ; btn2        ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[22]                        ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[22]  ; btn2         ; btn2        ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[14]                        ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[14]  ; btn2         ; btn2        ; 0.000        ; 0.063      ; 0.791      ;
; 0.572 ; CPU:inst61|RegisterX:inst11|data[2]                                                  ; CPU:inst61|RegisterX:inst11|data[2]                            ; btn2         ; btn2        ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; CPU:inst61|RegisterX:inst11|data[18]                                                 ; CPU:inst61|RegisterX:inst11|data[18]                           ; btn2         ; btn2        ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; CPU:inst61|RegisterX:inst11|data[14]                                                 ; CPU:inst61|RegisterX:inst11|data[14]                           ; btn2         ; btn2        ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; CPU:inst61|RegisterX:inst11|data[23]                                                 ; CPU:inst61|RegisterX:inst11|data[23]                           ; btn2         ; btn2        ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; CPU:inst61|RegisterX:inst11|data[25]                                                 ; CPU:inst61|RegisterX:inst11|data[25]                           ; btn2         ; btn2        ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[8]                         ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[8]   ; btn2         ; btn2        ; 0.000        ; 0.063      ; 0.792      ;
; 0.572 ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[10]                        ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[10]  ; btn2         ; btn2        ; 0.000        ; 0.063      ; 0.792      ;
; 0.572 ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[18]                        ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[18]  ; btn2         ; btn2        ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[18]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[18] ; btn2         ; btn2        ; 0.000        ; 0.062      ; 0.791      ;
+-------+--------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'btn2'                                                                                               ;
+--------+--------------+----------------+------------+-------+------------+----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                               ;
+--------+--------------+----------------+------------+-------+------------+----------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; btn2  ; Rise       ; btn2                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[10]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[11]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[12]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[13]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[14]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[15]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[16]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[17]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[18]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[19]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[20]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[21]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[22]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[23]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[24]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[25]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[26]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[27]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[28]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[29]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[30]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[31]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[6]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[7]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[8]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[9]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[10]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[11]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[12]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[13]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[14]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[15]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[16]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[17]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[18]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[19]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[20]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[21]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[22]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[23]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[24]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[25]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[26]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[27]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[28]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[29]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[30]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[31]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[6]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[7]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[8]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[9]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[27] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[28] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[29] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[30] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[31] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181284|data[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181284|data[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181284|data[11] ;
+--------+--------------+----------------+------------+-------+------------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                                              ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk   ; Rise       ; clk                                                                                                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[0]                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[10]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[11]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[12]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[13]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[14]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[15]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[16]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[17]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[18]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[19]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[1]                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[20]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[21]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[22]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[23]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[24]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[25]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[26]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[27]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[28]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[29]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[2]                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[30]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[31]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[3]                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[4]                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[5]                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[6]                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[7]                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[8]                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[9]                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a21~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a23~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a25~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a25~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a26~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a26~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a28~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a28~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a8~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a8~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; inst42                                                                                                        ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a10~porta_address_reg0 ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a10~porta_we_reg       ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a11~porta_address_reg0 ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a11~porta_we_reg       ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a23~porta_address_reg0 ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a23~porta_we_reg       ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a25~porta_address_reg0 ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a25~porta_datain_reg0  ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a25~porta_we_reg       ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a8~porta_address_reg0  ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a8~porta_we_reg        ;
; 0.081  ; 0.311        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_address_reg0 ;
; 0.081  ; 0.311        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; 0.081  ; 0.311        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_we_reg       ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; btn2      ; clk        ; 0.460 ; 0.770 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; btn2      ; clk        ; -0.090 ; -0.392 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; LED[*]    ; btn2       ; 16.258 ; 16.540 ; Fall       ; btn2            ;
;  LED[0]   ; btn2       ; 15.556 ; 15.505 ; Fall       ; btn2            ;
;  LED[1]   ; btn2       ; 14.332 ; 14.370 ; Fall       ; btn2            ;
;  LED[2]   ; btn2       ; 16.258 ; 16.540 ; Fall       ; btn2            ;
;  LED[3]   ; btn2       ; 15.101 ; 15.215 ; Fall       ; btn2            ;
;  LED[4]   ; btn2       ; 15.071 ; 15.075 ; Fall       ; btn2            ;
;  LED[5]   ; btn2       ; 14.594 ; 14.724 ; Fall       ; btn2            ;
;  LED[6]   ; btn2       ; 15.449 ; 15.474 ; Fall       ; btn2            ;
;  LED[7]   ; btn2       ; 13.679 ; 13.782 ; Fall       ; btn2            ;
;  LED[8]   ; btn2       ; 15.516 ; 15.647 ; Fall       ; btn2            ;
;  LED[9]   ; btn2       ; 14.787 ; 14.854 ; Fall       ; btn2            ;
; a0        ; btn2       ; 9.022  ; 9.003  ; Fall       ; btn2            ;
; a1        ; btn2       ; 8.937  ; 8.915  ; Fall       ; btn2            ;
; b0        ; btn2       ; 9.016  ; 8.993  ; Fall       ; btn2            ;
; b1        ; btn2       ; 8.918  ; 8.913  ; Fall       ; btn2            ;
; c0        ; btn2       ; 9.345  ; 9.249  ; Fall       ; btn2            ;
; c1        ; btn2       ; 9.230  ; 9.124  ; Fall       ; btn2            ;
; d0        ; btn2       ; 9.159  ; 9.096  ; Fall       ; btn2            ;
; d1        ; btn2       ; 8.946  ; 8.916  ; Fall       ; btn2            ;
; e0        ; btn2       ; 9.330  ; 9.306  ; Fall       ; btn2            ;
; e1        ; btn2       ; 8.910  ; 8.871  ; Fall       ; btn2            ;
; f0        ; btn2       ; 9.505  ; 9.511  ; Fall       ; btn2            ;
; f1        ; btn2       ; 9.421  ; 9.307  ; Fall       ; btn2            ;
; g0        ; btn2       ; 9.575  ; 9.604  ; Fall       ; btn2            ;
; g1        ; btn2       ; 9.219  ; 9.271  ; Fall       ; btn2            ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; LED[*]    ; btn2       ; 8.732  ; 8.775  ; Fall       ; btn2            ;
;  LED[0]   ; btn2       ; 10.288 ; 10.268 ; Fall       ; btn2            ;
;  LED[1]   ; btn2       ; 10.174 ; 10.180 ; Fall       ; btn2            ;
;  LED[2]   ; btn2       ; 11.692 ; 12.034 ; Fall       ; btn2            ;
;  LED[3]   ; btn2       ; 9.704  ; 9.817  ; Fall       ; btn2            ;
;  LED[4]   ; btn2       ; 9.954  ; 9.958  ; Fall       ; btn2            ;
;  LED[5]   ; btn2       ; 8.732  ; 8.775  ; Fall       ; btn2            ;
;  LED[6]   ; btn2       ; 10.059 ; 10.067 ; Fall       ; btn2            ;
;  LED[7]   ; btn2       ; 8.952  ; 9.082  ; Fall       ; btn2            ;
;  LED[8]   ; btn2       ; 10.440 ; 10.579 ; Fall       ; btn2            ;
;  LED[9]   ; btn2       ; 9.875  ; 10.033 ; Fall       ; btn2            ;
; a0        ; btn2       ; 8.354  ; 8.339  ; Fall       ; btn2            ;
; a1        ; btn2       ; 8.388  ; 8.347  ; Fall       ; btn2            ;
; b0        ; btn2       ; 8.345  ; 8.330  ; Fall       ; btn2            ;
; b1        ; btn2       ; 8.388  ; 8.333  ; Fall       ; btn2            ;
; c0        ; btn2       ; 8.660  ; 8.610  ; Fall       ; btn2            ;
; c1        ; btn2       ; 8.634  ; 8.571  ; Fall       ; btn2            ;
; d0        ; btn2       ; 8.496  ; 8.473  ; Fall       ; btn2            ;
; d1        ; btn2       ; 8.386  ; 8.346  ; Fall       ; btn2            ;
; e0        ; btn2       ; 8.738  ; 8.632  ; Fall       ; btn2            ;
; e1        ; btn2       ; 8.389  ; 8.311  ; Fall       ; btn2            ;
; f0        ; btn2       ; 8.670  ; 8.599  ; Fall       ; btn2            ;
; f1        ; btn2       ; 8.812  ; 8.749  ; Fall       ; btn2            ;
; g0        ; btn2       ; 8.662  ; 8.723  ; Fall       ; btn2            ;
; g1        ; btn2       ; 8.642  ; 8.689  ; Fall       ; btn2            ;
+-----------+------------+--------+--------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 79.84 MHz  ; 79.84 MHz       ; btn2       ;                                                               ;
; 402.58 MHz ; 250.0 MHz       ; clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+---------+------------------+
; Clock ; Slack   ; End Point TNS    ;
+-------+---------+------------------+
; btn2  ; -11.525 ; -9381.803        ;
; clk   ; -3.783  ; -183.488         ;
+-------+---------+------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.071 ; 0.000             ;
; btn2  ; 0.090 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; btn2  ; -3.000 ; -1233.000                       ;
; clk   ; -3.000 ; -177.920                        ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'btn2'                                                                                                                                                                                 ;
+---------+-----------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                 ; To Node                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -11.525 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst70|data[30]          ; btn2         ; btn2        ; 1.000        ; 0.233      ; 12.753     ;
; -11.522 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[30]        ; btn2         ; btn2        ; 1.000        ; 0.257      ; 12.774     ;
; -11.503 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[30]         ; btn2         ; btn2        ; 1.000        ; 0.229      ; 12.727     ;
; -11.499 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst70|data[29]          ; btn2         ; btn2        ; 1.000        ; 0.265      ; 12.759     ;
; -11.497 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181284|data[30]   ; btn2         ; btn2        ; 1.000        ; 0.281      ; 12.773     ;
; -11.477 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst26|data[30]          ; btn2         ; btn2        ; 1.000        ; 0.238      ; 12.710     ;
; -11.473 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst2579769067|data[30] ; btn2         ; btn2        ; 1.000        ; 0.246      ; 12.714     ;
; -11.455 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst635|data[30]         ; btn2         ; btn2        ; 1.000        ; 0.262      ; 12.712     ;
; -11.448 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst26|data[30]         ; btn2         ; btn2        ; 1.000        ; 0.271      ; 12.714     ;
; -11.448 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst1|data[30]           ; btn2         ; btn2        ; 1.000        ; 0.242      ; 12.685     ;
; -11.442 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst70|data[30]          ; btn2         ; btn2        ; 1.000        ; 0.233      ; 12.670     ;
; -11.441 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[30]        ; btn2         ; btn2        ; 1.000        ; 0.229      ; 12.665     ;
; -11.439 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[30]        ; btn2         ; btn2        ; 1.000        ; 0.257      ; 12.691     ;
; -11.424 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[30]             ; btn2         ; btn2        ; 1.000        ; 0.283      ; 12.702     ;
; -11.420 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[30]         ; btn2         ; btn2        ; 1.000        ; 0.229      ; 12.644     ;
; -11.414 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181284|data[30]   ; btn2         ; btn2        ; 1.000        ; 0.281      ; 12.690     ;
; -11.409 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst6442|data[30]       ; btn2         ; btn2        ; 1.000        ; 0.257      ; 12.661     ;
; -11.397 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst70|data[29]          ; btn2         ; btn2        ; 1.000        ; 0.265      ; 12.657     ;
; -11.394 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst26|data[30]          ; btn2         ; btn2        ; 1.000        ; 0.238      ; 12.627     ;
; -11.390 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst70|data[31]          ; btn2         ; btn2        ; 1.000        ; 0.246      ; 12.631     ;
; -11.390 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst2579769067|data[30] ; btn2         ; btn2        ; 1.000        ; 0.246      ; 12.631     ;
; -11.376 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[30]        ; btn2         ; btn2        ; 1.000        ; 0.238      ; 12.609     ;
; -11.372 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst635|data[30]         ; btn2         ; btn2        ; 1.000        ; 0.262      ; 12.629     ;
; -11.371 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst64|data[30]          ; btn2         ; btn2        ; 1.000        ; 0.252      ; 12.618     ;
; -11.366 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst70|data[30]          ; btn2         ; btn2        ; 1.000        ; 0.227      ; 12.588     ;
; -11.365 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst26|data[30]         ; btn2         ; btn2        ; 1.000        ; 0.271      ; 12.631     ;
; -11.365 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst1|data[30]           ; btn2         ; btn2        ; 1.000        ; 0.242      ; 12.602     ;
; -11.362 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst68|data[31]          ; btn2         ; btn2        ; 1.000        ; 0.274      ; 12.631     ;
; -11.361 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst2579769067|data[29] ; btn2         ; btn2        ; 1.000        ; 0.259      ; 12.615     ;
; -11.358 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[30]        ; btn2         ; btn2        ; 1.000        ; 0.229      ; 12.582     ;
; -11.352 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst64|data[29]          ; btn2         ; btn2        ; 1.000        ; 0.237      ; 12.584     ;
; -11.351 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181284|data[30]   ; btn2         ; btn2        ; 1.000        ; 0.262      ; 12.608     ;
; -11.344 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst6442|data[30]        ; btn2         ; btn2        ; 1.000        ; 0.278      ; 12.617     ;
; -11.344 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[30]         ; btn2         ; btn2        ; 1.000        ; 0.223      ; 12.562     ;
; -11.341 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[30]             ; btn2         ; btn2        ; 1.000        ; 0.283      ; 12.619     ;
; -11.339 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst635|data[29]        ; btn2         ; btn2        ; 1.000        ; 0.284      ; 12.618     ;
; -11.327 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst635|data[29]         ; btn2         ; btn2        ; 1.000        ; 0.264      ; 12.586     ;
; -11.326 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst6442|data[30]       ; btn2         ; btn2        ; 1.000        ; 0.257      ; 12.578     ;
; -11.318 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst26|data[30]          ; btn2         ; btn2        ; 1.000        ; 0.232      ; 12.545     ;
; -11.314 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst2579769067|data[30] ; btn2         ; btn2        ; 1.000        ; 0.240      ; 12.549     ;
; -11.311 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst70|data[29]          ; btn2         ; btn2        ; 1.000        ; 0.259      ; 12.565     ;
; -11.307 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst70|data[31]          ; btn2         ; btn2        ; 1.000        ; 0.246      ; 12.548     ;
; -11.296 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst635|data[30]         ; btn2         ; btn2        ; 1.000        ; 0.256      ; 12.547     ;
; -11.295 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[29]          ; btn2         ; btn2        ; 1.000        ; 0.226      ; 12.516     ;
; -11.289 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst26|data[30]         ; btn2         ; btn2        ; 1.000        ; 0.265      ; 12.549     ;
; -11.289 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst1|data[30]           ; btn2         ; btn2        ; 1.000        ; 0.236      ; 12.520     ;
; -11.288 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst64|data[30]          ; btn2         ; btn2        ; 1.000        ; 0.252      ; 12.535     ;
; -11.282 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[30]        ; btn2         ; btn2        ; 1.000        ; 0.223      ; 12.500     ;
; -11.279 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst68|data[31]          ; btn2         ; btn2        ; 1.000        ; 0.274      ; 12.548     ;
; -11.278 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst2579769067|data[29] ; btn2         ; btn2        ; 1.000        ; 0.259      ; 12.532     ;
; -11.276 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst1|data[29]          ; btn2         ; btn2        ; 1.000        ; 0.240      ; 12.511     ;
; -11.273 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst20|data[29]          ; btn2         ; btn2        ; 1.000        ; 0.255      ; 12.523     ;
; -11.272 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst67|data[30]         ; btn2         ; btn2        ; 1.000        ; 0.242      ; 12.509     ;
; -11.269 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst64|data[29]          ; btn2         ; btn2        ; 1.000        ; 0.237      ; 12.501     ;
; -11.265 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[30]             ; btn2         ; btn2        ; 1.000        ; 0.277      ; 12.537     ;
; -11.261 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst6442|data[30]        ; btn2         ; btn2        ; 1.000        ; 0.278      ; 12.534     ;
; -11.260 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[30]          ; btn2         ; btn2        ; 1.000        ; 0.226      ; 12.481     ;
; -11.256 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst635|data[29]        ; btn2         ; btn2        ; 1.000        ; 0.284      ; 12.535     ;
; -11.252 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst20|data[29]         ; btn2         ; btn2        ; 1.000        ; 0.265      ; 12.512     ;
; -11.252 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst26|data[29]          ; btn2         ; btn2        ; 1.000        ; 0.279      ; 12.526     ;
; -11.251 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst64|data[30]         ; btn2         ; btn2        ; 1.000        ; 0.256      ; 12.502     ;
; -11.250 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst6442|data[30]       ; btn2         ; btn2        ; 1.000        ; 0.251      ; 12.496     ;
; -11.248 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst68|data[30]         ; btn2         ; btn2        ; 1.000        ; 0.245      ; 12.488     ;
; -11.247 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst1|data[30]          ; btn2         ; btn2        ; 1.000        ; 0.235      ; 12.477     ;
; -11.246 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst20|data[30]         ; btn2         ; btn2        ; 1.000        ; 0.271      ; 12.512     ;
; -11.244 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst635|data[29]         ; btn2         ; btn2        ; 1.000        ; 0.264      ; 12.503     ;
; -11.244 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst70|data[31]          ; btn2         ; btn2        ; 1.000        ; 0.227      ; 12.466     ;
; -11.238 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst72|data[29]         ; btn2         ; btn2        ; 1.000        ; 0.243      ; 12.476     ;
; -11.230 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181284|data[29]   ; btn2         ; btn2        ; 1.000        ; 0.252      ; 12.477     ;
; -11.230 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst2579769067|data[29]  ; btn2         ; btn2        ; 1.000        ; 0.240      ; 12.465     ;
; -11.229 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst72|data[30]         ; btn2         ; btn2        ; 1.000        ; 0.281      ; 12.505     ;
; -11.228 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst141|data[30]         ; btn2         ; btn2        ; 1.000        ; 0.252      ; 12.475     ;
; -11.228 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst20|data[31]          ; btn2         ; btn2        ; 1.000        ; 0.237      ; 12.460     ;
; -11.222 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[30]   ; btn2         ; btn2        ; 1.000        ; 0.270      ; 12.487     ;
; -11.220 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst70|data[29]         ; btn2         ; btn2        ; 1.000        ; 0.243      ; 12.458     ;
; -11.216 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst68|data[31]          ; btn2         ; btn2        ; 1.000        ; 0.255      ; 12.466     ;
; -11.215 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst20|data[30]          ; btn2         ; btn2        ; 1.000        ; 0.239      ; 12.449     ;
; -11.215 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst2579769067|data[29] ; btn2         ; btn2        ; 1.000        ; 0.240      ; 12.450     ;
; -11.212 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[29]          ; btn2         ; btn2        ; 1.000        ; 0.226      ; 12.433     ;
; -11.212 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst64|data[30]          ; btn2         ; btn2        ; 1.000        ; 0.246      ; 12.453     ;
; -11.210 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst64|data[31]          ; btn2         ; btn2        ; 1.000        ; 0.236      ; 12.441     ;
; -11.209 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst1|data[31]          ; btn2         ; btn2        ; 1.000        ; 0.240      ; 12.444     ;
; -11.206 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst1|data[29]           ; btn2         ; btn2        ; 1.000        ; 0.265      ; 12.466     ;
; -11.206 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst15181284|data[30]    ; btn2         ; btn2        ; 1.000        ; 0.279      ; 12.480     ;
; -11.203 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst26|data[31]          ; btn2         ; btn2        ; 1.000        ; 0.264      ; 12.462     ;
; -11.201 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst1|data[31]           ; btn2         ; btn2        ; 1.000        ; 0.235      ; 12.431     ;
; -11.195 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst26|data[29]         ; btn2         ; btn2        ; 1.000        ; 0.268      ; 12.458     ;
; -11.193 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst2579769067|data[31] ; btn2         ; btn2        ; 1.000        ; 0.273      ; 12.461     ;
; -11.193 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst1|data[29]          ; btn2         ; btn2        ; 1.000        ; 0.240      ; 12.428     ;
; -11.193 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst635|data[29]        ; btn2         ; btn2        ; 1.000        ; 0.265      ; 12.453     ;
; -11.193 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst64|data[29]          ; btn2         ; btn2        ; 1.000        ; 0.231      ; 12.419     ;
; -11.192 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[31]         ; btn2         ; btn2        ; 1.000        ; 0.229      ; 12.416     ;
; -11.190 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst15181282|data[30]    ; btn2         ; btn2        ; 1.000        ; 0.264      ; 12.449     ;
; -11.190 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst20|data[29]          ; btn2         ; btn2        ; 1.000        ; 0.255      ; 12.440     ;
; -11.189 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[31]        ; btn2         ; btn2        ; 1.000        ; 0.238      ; 12.422     ;
; -11.189 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst67|data[30]         ; btn2         ; btn2        ; 1.000        ; 0.242      ; 12.426     ;
; -11.185 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst6442|data[30]        ; btn2         ; btn2        ; 1.000        ; 0.272      ; 12.452     ;
; -11.184 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst20|data[31]         ; btn2         ; btn2        ; 1.000        ; 0.265      ; 12.444     ;
; -11.181 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst635|data[31]         ; btn2         ; btn2        ; 1.000        ; 0.264      ; 12.440     ;
; -11.179 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[31]   ; btn2         ; btn2        ; 1.000        ; 0.255      ; 12.429     ;
+---------+-----------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                             ;
+--------+--------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.783 ; CPU:inst61|RegisterX:inst142|data[2] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.549     ; 2.734      ;
; -3.770 ; CPU:inst61|RegisterX:inst142|data[2] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.553     ; 2.717      ;
; -3.768 ; CPU:inst61|RegisterX:inst142|data[3] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.549     ; 2.719      ;
; -3.760 ; CPU:inst61|RegisterX:inst142|data[2] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.556     ; 2.704      ;
; -3.755 ; CPU:inst61|RegisterX:inst142|data[3] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.553     ; 2.702      ;
; -3.749 ; CPU:inst61|RegisterX:inst142|data[2] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.551     ; 2.698      ;
; -3.748 ; CPU:inst61|RegisterX:inst142|data[2] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.551     ; 2.697      ;
; -3.745 ; CPU:inst61|RegisterX:inst142|data[3] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.556     ; 2.689      ;
; -3.736 ; CPU:inst61|RegisterX:inst142|data[2] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.548     ; 2.688      ;
; -3.734 ; CPU:inst61|RegisterX:inst142|data[3] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.551     ; 2.683      ;
; -3.733 ; CPU:inst61|RegisterX:inst142|data[3] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.551     ; 2.682      ;
; -3.721 ; CPU:inst61|RegisterX:inst142|data[3] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.548     ; 2.673      ;
; -3.711 ; CPU:inst61|RegisterX:inst142|data[2] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.545     ; 2.666      ;
; -3.700 ; CPU:inst61|RegisterX:inst142|data[5] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.553     ; 2.647      ;
; -3.698 ; CPU:inst61|RegisterX:inst142|data[5] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.549     ; 2.649      ;
; -3.696 ; CPU:inst61|RegisterX:inst142|data[3] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.545     ; 2.651      ;
; -3.691 ; CPU:inst61|RegisterX:inst142|data[2] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a23~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.564     ; 2.627      ;
; -3.689 ; CPU:inst61|RegisterX:inst142|data[5] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.551     ; 2.638      ;
; -3.686 ; CPU:inst61|RegisterX:inst142|data[5] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.551     ; 2.635      ;
; -3.683 ; CPU:inst61|RegisterX:inst142|data[5] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.556     ; 2.627      ;
; -3.676 ; CPU:inst61|RegisterX:inst142|data[3] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a23~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.564     ; 2.612      ;
; -3.674 ; CPU:inst61|RegisterX:inst142|data[2] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a11~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.558     ; 2.616      ;
; -3.673 ; CPU:inst61|RegisterX:inst142|data[5] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.548     ; 2.625      ;
; -3.665 ; CPU:inst61|RegisterX:inst142|data[5] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.545     ; 2.620      ;
; -3.659 ; CPU:inst61|RegisterX:inst142|data[3] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a11~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.558     ; 2.601      ;
; -3.644 ; CPU:inst61|RegisterX:inst142|data[5] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a23~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.564     ; 2.580      ;
; -3.642 ; CPU:inst61|RegisterX:inst142|data[5] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a11~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.558     ; 2.584      ;
; -3.627 ; CPU:inst61|RegisterX:inst142|data[2] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a28~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.556     ; 2.571      ;
; -3.615 ; CPU:inst61|RegisterX:inst142|data[1] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.549     ; 2.566      ;
; -3.612 ; CPU:inst61|RegisterX:inst142|data[3] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a28~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.556     ; 2.556      ;
; -3.602 ; CPU:inst61|RegisterX:inst142|data[1] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.553     ; 2.549      ;
; -3.592 ; CPU:inst61|RegisterX:inst142|data[1] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.556     ; 2.536      ;
; -3.581 ; CPU:inst61|RegisterX:inst142|data[1] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.551     ; 2.530      ;
; -3.580 ; CPU:inst61|RegisterX:inst142|data[5] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a28~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.556     ; 2.524      ;
; -3.580 ; CPU:inst61|RegisterX:inst142|data[1] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.551     ; 2.529      ;
; -3.571 ; CPU:inst61|RegisterX:inst142|data[2] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a8~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.558     ; 2.513      ;
; -3.571 ; CPU:inst61|RegisterX:inst142|data[2] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a10~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.560     ; 2.511      ;
; -3.568 ; CPU:inst61|RegisterX:inst142|data[1] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.548     ; 2.520      ;
; -3.563 ; CPU:inst61|RegisterX:inst142|data[2] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a25~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.560     ; 2.503      ;
; -3.560 ; CPU:inst61|RegisterX:inst142|data[2] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a21~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.561     ; 2.499      ;
; -3.556 ; CPU:inst61|RegisterX:inst142|data[3] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a8~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.558     ; 2.498      ;
; -3.556 ; CPU:inst61|RegisterX:inst142|data[3] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a10~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.560     ; 2.496      ;
; -3.548 ; CPU:inst61|RegisterX:inst142|data[3] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a25~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.560     ; 2.488      ;
; -3.545 ; CPU:inst61|RegisterX:inst142|data[3] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a21~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.561     ; 2.484      ;
; -3.543 ; CPU:inst61|RegisterX:inst142|data[1] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.545     ; 2.498      ;
; -3.523 ; CPU:inst61|RegisterX:inst142|data[1] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a23~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.564     ; 2.459      ;
; -3.517 ; CPU:inst61|RegisterX:inst142|data[5] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a8~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.558     ; 2.459      ;
; -3.513 ; CPU:inst61|RegisterX:inst142|data[7] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.549     ; 2.464      ;
; -3.513 ; CPU:inst61|RegisterX:inst142|data[4] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.549     ; 2.464      ;
; -3.509 ; CPU:inst61|RegisterX:inst142|data[5] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a10~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.560     ; 2.449      ;
; -3.509 ; CPU:inst61|RegisterX:inst142|data[0] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.549     ; 2.460      ;
; -3.506 ; CPU:inst61|RegisterX:inst142|data[5] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a25~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.560     ; 2.446      ;
; -3.506 ; CPU:inst61|RegisterX:inst142|data[1] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a11~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.558     ; 2.448      ;
; -3.502 ; CPU:inst61|RegisterX:inst142|data[5] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a21~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.561     ; 2.441      ;
; -3.500 ; CPU:inst61|RegisterX:inst142|data[2] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.553     ; 2.447      ;
; -3.500 ; CPU:inst61|RegisterX:inst142|data[7] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.553     ; 2.447      ;
; -3.500 ; CPU:inst61|RegisterX:inst142|data[4] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.553     ; 2.447      ;
; -3.496 ; CPU:inst61|RegisterX:inst142|data[0] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.553     ; 2.443      ;
; -3.495 ; CPU:inst61|RegisterX:inst142|data[2] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a26~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.561     ; 2.434      ;
; -3.490 ; CPU:inst61|RegisterX:inst142|data[7] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.556     ; 2.434      ;
; -3.490 ; CPU:inst61|RegisterX:inst142|data[4] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.556     ; 2.434      ;
; -3.486 ; CPU:inst61|RegisterX:inst142|data[0] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.556     ; 2.430      ;
; -3.485 ; CPU:inst61|RegisterX:inst142|data[3] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.553     ; 2.432      ;
; -3.480 ; CPU:inst61|RegisterX:inst142|data[3] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a26~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.561     ; 2.419      ;
; -3.479 ; CPU:inst61|RegisterX:inst142|data[7] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.551     ; 2.428      ;
; -3.479 ; CPU:inst61|RegisterX:inst142|data[4] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.551     ; 2.428      ;
; -3.478 ; CPU:inst61|RegisterX:inst142|data[7] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.551     ; 2.427      ;
; -3.478 ; CPU:inst61|RegisterX:inst142|data[4] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.551     ; 2.427      ;
; -3.475 ; CPU:inst61|RegisterX:inst142|data[0] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.551     ; 2.424      ;
; -3.474 ; CPU:inst61|RegisterX:inst142|data[0] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.551     ; 2.423      ;
; -3.466 ; CPU:inst61|RegisterX:inst142|data[7] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.548     ; 2.418      ;
; -3.466 ; CPU:inst61|RegisterX:inst142|data[4] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.548     ; 2.418      ;
; -3.462 ; CPU:inst61|RegisterX:inst142|data[0] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.548     ; 2.414      ;
; -3.459 ; CPU:inst61|RegisterX:inst142|data[1] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a28~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.556     ; 2.403      ;
; -3.441 ; CPU:inst61|RegisterX:inst142|data[7] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.545     ; 2.396      ;
; -3.441 ; CPU:inst61|RegisterX:inst142|data[4] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.545     ; 2.396      ;
; -3.437 ; CPU:inst61|RegisterX:inst142|data[0] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.545     ; 2.392      ;
; -3.433 ; CPU:inst61|RegisterX:inst142|data[5] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.553     ; 2.380      ;
; -3.426 ; CPU:inst61|RegisterX:inst142|data[5] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a26~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.561     ; 2.365      ;
; -3.421 ; CPU:inst61|RegisterX:inst142|data[7] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a23~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.564     ; 2.357      ;
; -3.421 ; CPU:inst61|RegisterX:inst142|data[4] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a23~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.564     ; 2.357      ;
; -3.417 ; CPU:inst61|RegisterX:inst142|data[0] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a23~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.564     ; 2.353      ;
; -3.411 ; CPU:inst61|RegisterX:inst142|data[4] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a11~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.558     ; 2.353      ;
; -3.404 ; CPU:inst61|RegisterX:inst142|data[7] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a11~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.558     ; 2.346      ;
; -3.403 ; CPU:inst61|RegisterX:inst142|data[1] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a8~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.558     ; 2.345      ;
; -3.403 ; CPU:inst61|RegisterX:inst142|data[1] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a10~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.560     ; 2.343      ;
; -3.400 ; CPU:inst61|RegisterX:inst142|data[0] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a11~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.558     ; 2.342      ;
; -3.395 ; CPU:inst61|RegisterX:inst142|data[1] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a25~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.560     ; 2.335      ;
; -3.392 ; CPU:inst61|RegisterX:inst142|data[1] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a21~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.561     ; 2.331      ;
; -3.392 ; CPU:inst61|RegisterX:inst142|data[6] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.549     ; 2.343      ;
; -3.379 ; CPU:inst61|RegisterX:inst142|data[6] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.553     ; 2.326      ;
; -3.369 ; CPU:inst61|RegisterX:inst142|data[6] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.556     ; 2.313      ;
; -3.358 ; CPU:inst61|RegisterX:inst142|data[6] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.551     ; 2.307      ;
; -3.357 ; CPU:inst61|RegisterX:inst142|data[7] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a28~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.556     ; 2.301      ;
; -3.357 ; CPU:inst61|RegisterX:inst142|data[4] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a28~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.556     ; 2.301      ;
; -3.357 ; CPU:inst61|RegisterX:inst142|data[6] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.551     ; 2.306      ;
; -3.353 ; CPU:inst61|RegisterX:inst142|data[0] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a28~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.556     ; 2.297      ;
; -3.345 ; CPU:inst61|RegisterX:inst142|data[6] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.548     ; 2.297      ;
; -3.332 ; CPU:inst61|RegisterX:inst142|data[1] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.553     ; 2.279      ;
; -3.327 ; CPU:inst61|RegisterX:inst142|data[1] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a26~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.561     ; 2.266      ;
+--------+--------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.071 ; btn2                                                                                                    ; inst42                                                                                                        ; btn2         ; clk         ; 0.000        ; 2.891      ; 3.146      ;
; 0.792 ; btn2                                                                                                    ; inst42                                                                                                        ; btn2         ; clk         ; -0.500       ; 2.891      ; 3.367      ;
; 2.108 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a23~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[24]                          ; clk          ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a23~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[23]                          ; clk          ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a11~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[12]                          ; clk          ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a11~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[11]                          ; clk          ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a21~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[22]                          ; clk          ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a21~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[21]                          ; clk          ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a26~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[27]                          ; clk          ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a26~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[26]                          ; clk          ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a28~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[29]                          ; clk          ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a28~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[28]                          ; clk          ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a25~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[31]                          ; clk          ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a25~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[25]                          ; clk          ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[30]                          ; clk          ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[15]                          ; clk          ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[14]                          ; clk          ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[13]                          ; clk          ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a8~porta_we_reg  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[9]                           ; clk          ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a8~porta_we_reg  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[8]                           ; clk          ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_we_reg  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[6]                           ; clk          ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_we_reg  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[5]                           ; clk          ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[18]                          ; clk          ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[17]                          ; clk          ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_we_reg  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[7]                           ; clk          ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_we_reg  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[1]                           ; clk          ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_we_reg  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[4]                           ; clk          ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_we_reg  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[3]                           ; clk          ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[20]                          ; clk          ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[19]                          ; clk          ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a10~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[16]                          ; clk          ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a10~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[10]                          ; clk          ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_we_reg  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[2]                           ; clk          ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_we_reg  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[0]                           ; clk          ; clk         ; 0.000        ; 0.010      ; 2.260      ;
; 2.399 ; CPU:inst61|RegisterX:inst4|data[4]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_datain_reg0   ; btn2         ; clk         ; -0.500       ; -1.298     ; 0.810      ;
; 2.405 ; CPU:inst61|RegisterX:inst4|data[31]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a25~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.292     ; 0.822      ;
; 2.408 ; CPU:inst61|RegisterX:inst4|data[21]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a21~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.292     ; 0.825      ;
; 2.410 ; CPU:inst61|RegisterX:inst4|data[10]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a10~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.290     ; 0.829      ;
; 2.411 ; CPU:inst61|RegisterX:inst4|data[22]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a21~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.292     ; 0.828      ;
; 2.411 ; CPU:inst61|RegisterX:inst4|data[24]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a23~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.295     ; 0.825      ;
; 2.415 ; CPU:inst61|RegisterX:inst4|data[27]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a26~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.289     ; 0.835      ;
; 2.419 ; CPU:inst61|RegisterX:inst3|data[9]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.302     ; 0.826      ;
; 2.421 ; CPU:inst61|RegisterX:inst4|data[7]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_datain_reg0   ; btn2         ; clk         ; -0.500       ; -1.290     ; 0.840      ;
; 2.422 ; CPU:inst61|RegisterX:inst3|data[0]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.302     ; 0.829      ;
; 2.425 ; CPU:inst61|RegisterX:inst4|data[23]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a23~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.295     ; 0.839      ;
; 2.428 ; CPU:inst61|RegisterX:inst4|data[25]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a25~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.292     ; 0.845      ;
; 2.431 ; CPU:inst61|RegisterX:inst4|data[16]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a10~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.290     ; 0.850      ;
; 2.431 ; CPU:inst61|RegisterX:inst3|data[1]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.302     ; 0.838      ;
; 2.432 ; CPU:inst61|RegisterX:inst4|data[17]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.294     ; 0.847      ;
; 2.434 ; CPU:inst61|RegisterX:inst4|data[3]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_datain_reg0   ; btn2         ; clk         ; -0.500       ; -1.298     ; 0.845      ;
; 2.434 ; CPU:inst61|RegisterX:inst4|data[18]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.294     ; 0.849      ;
; 2.447 ; CPU:inst61|RegisterX:inst3|data[4]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.302     ; 0.854      ;
; 2.447 ; CPU:inst61|RegisterX:inst4|data[19]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.312     ; 0.844      ;
; 2.452 ; CPU:inst61|RegisterX:inst3|data[2]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_address_reg0 ; btn2         ; clk         ; -0.500       ; -1.307     ; 0.854      ;
; 2.453 ; CPU:inst61|RegisterX:inst3|data[11]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.302     ; 0.860      ;
; 2.462 ; CPU:inst61|RegisterX:inst4|data[26]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a26~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.291     ; 0.880      ;
; 2.470 ; CPU:inst61|RegisterX:inst3|data[10]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.302     ; 0.877      ;
; 2.470 ; CPU:inst61|RegisterX:inst3|data[6]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_address_reg0 ; btn2         ; clk         ; -0.500       ; -1.308     ; 0.871      ;
; 2.558 ; CPU:inst61|RegisterX:inst4|data[20]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.286     ; 0.981      ;
; 2.575 ; CPU:inst61|RegisterX:inst4|data[30]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.284     ; 1.000      ;
; 2.588 ; CPU:inst61|RegisterX:inst4|data[5]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_datain_reg0   ; btn2         ; clk         ; -0.500       ; -1.309     ; 0.988      ;
; 2.622 ; CPU:inst61|RegisterX:inst3|data[7]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.288     ; 1.043      ;
; 2.624 ; CPU:inst61|RegisterX:inst3|data[11]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a26~porta_address_reg0 ; btn2         ; clk         ; -0.500       ; -1.311     ; 1.022      ;
; 2.631 ; CPU:inst61|RegisterX:inst3|data[4]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a8~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.311     ; 1.029      ;
; 2.631 ; CPU:inst61|RegisterX:inst4|data[11]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a11~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.290     ; 1.050      ;
; 2.632 ; CPU:inst61|RegisterX:inst3|data[9]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a26~porta_address_reg0 ; btn2         ; clk         ; -0.500       ; -1.311     ; 1.030      ;
; 2.640 ; CPU:inst61|RegisterX:inst4|data[13]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.284     ; 1.065      ;
; 2.642 ; CPU:inst61|RegisterX:inst3|data[3]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a26~porta_address_reg0 ; btn2         ; clk         ; -0.500       ; -1.294     ; 1.057      ;
; 2.646 ; CPU:inst61|RegisterX:inst4|data[14]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.284     ; 1.071      ;
; 2.658 ; CPU:inst61|RegisterX:inst3|data[9]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_address_reg0 ; btn2         ; clk         ; -0.500       ; -1.302     ; 1.065      ;
; 2.660 ; CPU:inst61|RegisterX:inst3|data[9]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_address_reg0 ; btn2         ; clk         ; -0.500       ; -1.294     ; 1.075      ;
; 2.664 ; CPU:inst61|RegisterX:inst4|data[29]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a28~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.287     ; 1.086      ;
; 2.665 ; CPU:inst61|RegisterX:inst4|data[6]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_datain_reg0   ; btn2         ; clk         ; -0.500       ; -1.309     ; 1.065      ;
; 2.666 ; CPU:inst61|RegisterX:inst3|data[0]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_address_reg0 ; btn2         ; clk         ; -0.500       ; -1.301     ; 1.074      ;
; 2.666 ; CPU:inst61|RegisterX:inst4|data[12]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a11~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.288     ; 1.087      ;
; 2.667 ; CPU:inst61|RegisterX:inst3|data[3]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.285     ; 1.091      ;
; 2.669 ; CPU:inst61|RegisterX:inst4|data[28]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a28~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.286     ; 1.092      ;
; 2.670 ; CPU:inst61|RegisterX:inst3|data[0]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_address_reg0 ; btn2         ; clk         ; -0.500       ; -1.305     ; 1.074      ;
; 2.675 ; CPU:inst61|RegisterX:inst4|data[9]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a8~porta_datain_reg0   ; btn2         ; clk         ; -0.500       ; -1.287     ; 1.097      ;
; 2.677 ; CPU:inst61|RegisterX:inst3|data[9]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_address_reg0 ; btn2         ; clk         ; -0.500       ; -1.301     ; 1.085      ;
; 2.678 ; CPU:inst61|RegisterX:inst3|data[0]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_address_reg0 ; btn2         ; clk         ; -0.500       ; -1.294     ; 1.093      ;
; 2.679 ; CPU:inst61|RegisterX:inst3|data[0]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.301     ; 1.087      ;
; 2.681 ; CPU:inst61|RegisterX:inst4|data[8]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a8~porta_datain_reg0   ; btn2         ; clk         ; -0.500       ; -1.288     ; 1.102      ;
; 2.683 ; CPU:inst61|RegisterX:inst3|data[7]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a23~porta_address_reg0 ; btn2         ; clk         ; -0.500       ; -1.300     ; 1.092      ;
; 2.683 ; CPU:inst61|RegisterX:inst3|data[5]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.302     ; 1.090      ;
; 2.684 ; CPU:inst61|RegisterX:inst3|data[0]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.297     ; 1.096      ;
; 2.686 ; CPU:inst61|RegisterX:inst4|data[0]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_datain_reg0   ; btn2         ; clk         ; -0.500       ; -1.304     ; 1.091      ;
; 2.691 ; CPU:inst61|RegisterX:inst4|data[15]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.308     ; 1.092      ;
; 2.693 ; CPU:inst61|RegisterX:inst4|data[2]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_datain_reg0   ; btn2         ; clk         ; -0.500       ; -1.304     ; 1.098      ;
; 2.694 ; CPU:inst61|RegisterX:inst3|data[11]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.297     ; 1.106      ;
; 2.695 ; CPU:inst61|RegisterX:inst3|data[4]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.301     ; 1.103      ;
; 2.695 ; CPU:inst61|RegisterX:inst3|data[4]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.306     ; 1.098      ;
; 2.695 ; CPU:inst61|RegisterX:inst3|data[4]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_address_reg0 ; btn2         ; clk         ; -0.500       ; -1.298     ; 1.106      ;
; 2.698 ; CPU:inst61|RegisterX:inst3|data[5]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_address_reg0 ; btn2         ; clk         ; -0.500       ; -1.302     ; 1.105      ;
; 2.700 ; CPU:inst61|RegisterX:inst3|data[4]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_address_reg0 ; btn2         ; clk         ; -0.500       ; -1.309     ; 1.100      ;
; 2.700 ; CPU:inst61|RegisterX:inst4|data[1]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_datain_reg0   ; btn2         ; clk         ; -0.500       ; -1.308     ; 1.101      ;
; 2.701 ; CPU:inst61|RegisterX:inst3|data[1]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.297     ; 1.113      ;
; 2.701 ; CPU:inst61|RegisterX:inst3|data[11]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_address_reg0 ; btn2         ; clk         ; -0.500       ; -1.305     ; 1.105      ;
; 2.704 ; CPU:inst61|RegisterX:inst3|data[1]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.298     ; 1.115      ;
; 2.706 ; CPU:inst61|RegisterX:inst3|data[4]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.305     ; 1.110      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'btn2'                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.090 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[6]  ; CPU:inst61|RegisterX:inst4|data[6]                             ; clk          ; btn2        ; -0.500       ; 1.611      ; 1.385      ;
; 0.130 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[7]  ; CPU:inst61|RegisterX:inst4|data[7]                             ; clk          ; btn2        ; -0.500       ; 1.590      ; 1.404      ;
; 0.138 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[3]  ; CPU:inst61|RegisterX:inst4|data[3]                             ; clk          ; btn2        ; -0.500       ; 1.600      ; 1.422      ;
; 0.159 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[18] ; CPU:inst61|RegisterX:inst4|data[18]                            ; clk          ; btn2        ; -0.500       ; 1.596      ; 1.439      ;
; 0.167 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[11] ; CPU:inst61|RegisterX:inst4|data[11]                            ; clk          ; btn2        ; -0.500       ; 1.591      ; 1.442      ;
; 0.180 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[5]  ; CPU:inst61|RegisterX:inst4|data[5]                             ; clk          ; btn2        ; -0.500       ; 1.611      ; 1.475      ;
; 0.184 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[16] ; CPU:inst61|RegisterX:inst4|data[16]                            ; clk          ; btn2        ; -0.500       ; 1.591      ; 1.459      ;
; 0.192 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[17] ; CPU:inst61|RegisterX:inst4|data[17]                            ; clk          ; btn2        ; -0.500       ; 1.596      ; 1.472      ;
; 0.198 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[4]  ; CPU:inst61|RegisterX:inst4|data[4]                             ; clk          ; btn2        ; -0.500       ; 1.600      ; 1.482      ;
; 0.210 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[9]  ; CPU:inst61|RegisterX:inst4|data[9]                             ; clk          ; btn2        ; -0.500       ; 1.588      ; 1.482      ;
; 0.214 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[0]  ; CPU:inst61|RegisterX:inst4|data[0]                             ; clk          ; btn2        ; -0.500       ; 1.606      ; 1.504      ;
; 0.218 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[29] ; CPU:inst61|RegisterX:inst4|data[29]                            ; clk          ; btn2        ; -0.500       ; 1.587      ; 1.489      ;
; 0.219 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[8]  ; CPU:inst61|RegisterX:inst4|data[8]                             ; clk          ; btn2        ; -0.500       ; 1.589      ; 1.492      ;
; 0.235 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[1]  ; CPU:inst61|RegisterX:inst4|data[1]                             ; clk          ; btn2        ; -0.500       ; 1.609      ; 1.528      ;
; 0.237 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[28] ; CPU:inst61|RegisterX:inst4|data[28]                            ; clk          ; btn2        ; -0.500       ; 1.586      ; 1.507      ;
; 0.257 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[26] ; CPU:inst61|RegisterX:inst4|data[26]                            ; clk          ; btn2        ; -0.500       ; 1.591      ; 1.532      ;
; 0.271 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[10] ; CPU:inst61|RegisterX:inst4|data[10]                            ; clk          ; btn2        ; -0.500       ; 1.591      ; 1.546      ;
; 0.284 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[19] ; CPU:inst61|RegisterX:inst4|data[19]                            ; clk          ; btn2        ; -0.500       ; 1.614      ; 1.582      ;
; 0.297 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[2]  ; CPU:inst61|RegisterX:inst4|data[2]                             ; clk          ; btn2        ; -0.500       ; 1.606      ; 1.587      ;
; 0.311 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[21] ; CPU:inst61|RegisterX:inst4|data[21]                            ; clk          ; btn2        ; -0.500       ; 1.592      ; 1.587      ;
; 0.311 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[12] ; CPU:inst61|RegisterX:inst4|data[12]                            ; clk          ; btn2        ; -0.500       ; 1.589      ; 1.584      ;
; 0.318 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[14] ; CPU:inst61|RegisterX:inst4|data[14]                            ; clk          ; btn2        ; -0.500       ; 1.585      ; 1.587      ;
; 0.318 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[24] ; CPU:inst61|RegisterX:inst4|data[24]                            ; clk          ; btn2        ; -0.500       ; 1.595      ; 1.597      ;
; 0.319 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[15] ; CPU:inst61|RegisterX:inst4|data[15]                            ; clk          ; btn2        ; -0.500       ; 1.609      ; 1.612      ;
; 0.321 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[31] ; CPU:inst61|RegisterX:inst4|data[31]                            ; clk          ; btn2        ; -0.500       ; 1.593      ; 1.598      ;
; 0.322 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[25] ; CPU:inst61|RegisterX:inst4|data[25]                            ; clk          ; btn2        ; -0.500       ; 1.593      ; 1.599      ;
; 0.339 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[22] ; CPU:inst61|RegisterX:inst4|data[22]                            ; clk          ; btn2        ; -0.500       ; 1.592      ; 1.615      ;
; 0.340 ; CPU:inst61|RegisterX:inst10|data[18]                                                 ; CPU:inst61|RegisterX:inst33|data[18]                           ; btn2         ; btn2        ; 0.000        ; 0.054      ; 0.538      ;
; 0.349 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[30] ; CPU:inst61|RegisterX:inst4|data[30]                            ; clk          ; btn2        ; -0.500       ; 1.584      ; 1.617      ;
; 0.355 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[24]                           ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[25]     ; btn2         ; btn2        ; 0.000        ; 0.068      ; 0.567      ;
; 0.355 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[20] ; CPU:inst61|RegisterX:inst4|data[20]                            ; clk          ; btn2        ; -0.500       ; 1.587      ; 1.626      ;
; 0.399 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[27] ; CPU:inst61|RegisterX:inst4|data[27]                            ; clk          ; btn2        ; -0.500       ; 1.589      ; 1.672      ;
; 0.402 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[23] ; CPU:inst61|RegisterX:inst4|data[23]                            ; clk          ; btn2        ; -0.500       ; 1.595      ; 1.681      ;
; 0.406 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[13] ; CPU:inst61|RegisterX:inst4|data[13]                            ; clk          ; btn2        ; -0.500       ; 1.585      ; 1.675      ;
; 0.432 ; CPU:inst61|RegisterX:inst10|data[16]                                                 ; CPU:inst61|RegisterX:inst33|data[16]                           ; btn2         ; btn2        ; 0.000        ; 0.054      ; 0.630      ;
; 0.433 ; CPU:inst61|RegisterX:inst10|data[25]                                                 ; CPU:inst61|RegisterX:inst33|data[25]                           ; btn2         ; btn2        ; 0.000        ; 0.054      ; 0.631      ;
; 0.447 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[29]                           ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[30]     ; btn2         ; btn2        ; 0.000        ; 0.069      ; 0.660      ;
; 0.464 ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[28]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[29] ; btn2         ; btn2        ; 0.000        ; 0.356      ; 0.964      ;
; 0.465 ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[26]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[27] ; btn2         ; btn2        ; 0.000        ; 0.356      ; 0.965      ;
; 0.466 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[5]                            ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[6]      ; btn2         ; btn2        ; 0.000        ; 0.055      ; 0.665      ;
; 0.469 ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[28]                        ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[29]  ; btn2         ; btn2        ; 0.000        ; 0.351      ; 0.964      ;
; 0.471 ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[28]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[30] ; btn2         ; btn2        ; 0.000        ; 0.356      ; 0.971      ;
; 0.476 ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[28]                        ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[30]  ; btn2         ; btn2        ; 0.000        ; 0.351      ; 0.971      ;
; 0.496 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[10]                           ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[11]     ; btn2         ; btn2        ; 0.000        ; 0.055      ; 0.695      ;
; 0.499 ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[29]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[29] ; btn2         ; btn2        ; 0.000        ; 0.067      ; 0.710      ;
; 0.500 ; CPU:inst61|RegisterX:inst10|data[17]                                                 ; CPU:inst61|RegisterX:inst33|data[17]                           ; btn2         ; btn2        ; 0.000        ; 0.054      ; 0.698      ;
; 0.500 ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[27]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[27] ; btn2         ; btn2        ; 0.000        ; 0.067      ; 0.711      ;
; 0.500 ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[29]                        ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[29]  ; btn2         ; btn2        ; 0.000        ; 0.066      ; 0.710      ;
; 0.501 ; CPU:inst61|RegisterX:inst10|data[22]                                                 ; CPU:inst61|RegisterX:inst33|data[22]                           ; btn2         ; btn2        ; 0.000        ; 0.054      ; 0.699      ;
; 0.502 ; CPU:inst61|RegisterX:inst10|data[19]                                                 ; CPU:inst61|RegisterX:inst33|data[19]                           ; btn2         ; btn2        ; 0.000        ; 0.054      ; 0.700      ;
; 0.505 ; CPU:inst61|RegisterX:inst10|data[28]                                                 ; CPU:inst61|RegisterX:inst33|data[28]                           ; btn2         ; btn2        ; 0.000        ; 0.054      ; 0.703      ;
; 0.505 ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[30]                        ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[30]  ; btn2         ; btn2        ; 0.000        ; 0.066      ; 0.715      ;
; 0.506 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[26]                           ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[27]     ; btn2         ; btn2        ; 0.000        ; 0.068      ; 0.718      ;
; 0.507 ; CPU:inst61|RegisterX:inst10|data[24]                                                 ; CPU:inst61|RegisterX:inst33|data[24]                           ; btn2         ; btn2        ; 0.000        ; 0.054      ; 0.705      ;
; 0.510 ; CPU:inst61|RegisterX:inst11|data[3]                                                  ; CPU:inst61|RegisterX:inst11|data[3]                            ; btn2         ; btn2        ; 0.000        ; 0.055      ; 0.709      ;
; 0.510 ; CPU:inst61|RegisterX:inst11|data[13]                                                 ; CPU:inst61|RegisterX:inst11|data[13]                           ; btn2         ; btn2        ; 0.000        ; 0.055      ; 0.709      ;
; 0.510 ; CPU:inst61|RegisterX:inst11|data[15]                                                 ; CPU:inst61|RegisterX:inst11|data[15]                           ; btn2         ; btn2        ; 0.000        ; 0.055      ; 0.709      ;
; 0.511 ; CPU:inst61|RegisterX:inst11|data[11]                                                 ; CPU:inst61|RegisterX:inst11|data[11]                           ; btn2         ; btn2        ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; CPU:inst61|RegisterX:inst11|data[5]                                                  ; CPU:inst61|RegisterX:inst11|data[5]                            ; btn2         ; btn2        ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[3]                        ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[3]  ; btn2         ; btn2        ; 0.000        ; 0.054      ; 0.709      ;
; 0.511 ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[3]                         ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[3]   ; btn2         ; btn2        ; 0.000        ; 0.054      ; 0.709      ;
; 0.511 ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[19]                        ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[19]  ; btn2         ; btn2        ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[19]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[19] ; btn2         ; btn2        ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; CPU:inst61|RegisterX:inst11|data[19]                                                 ; CPU:inst61|RegisterX:inst11|data[19]                           ; btn2         ; btn2        ; 0.000        ; 0.054      ; 0.710      ;
; 0.512 ; CPU:inst61|RegisterX:inst11|data[1]                                                  ; CPU:inst61|RegisterX:inst11|data[1]                            ; btn2         ; btn2        ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; CPU:inst61|RegisterX:inst11|data[6]                                                  ; CPU:inst61|RegisterX:inst11|data[6]                            ; btn2         ; btn2        ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; CPU:inst61|RegisterX:inst11|data[29]                                                 ; CPU:inst61|RegisterX:inst11|data[29]                           ; btn2         ; btn2        ; 0.000        ; 0.054      ; 0.710      ;
; 0.512 ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[17]                        ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[17]  ; btn2         ; btn2        ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[17]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[17] ; btn2         ; btn2        ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[27]                        ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[27]  ; btn2         ; btn2        ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[21]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[21] ; btn2         ; btn2        ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[21]                        ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[21]  ; btn2         ; btn2        ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[5]                         ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[5]   ; btn2         ; btn2        ; 0.000        ; 0.054      ; 0.710      ;
; 0.512 ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[5]                        ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[5]  ; btn2         ; btn2        ; 0.000        ; 0.054      ; 0.710      ;
; 0.513 ; CPU:inst61|RegisterX:inst11|data[27]                                                 ; CPU:inst61|RegisterX:inst11|data[27]                           ; btn2         ; btn2        ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; CPU:inst61|RegisterX:inst11|data[17]                                                 ; CPU:inst61|RegisterX:inst11|data[17]                           ; btn2         ; btn2        ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; CPU:inst61|RegisterX:inst11|data[21]                                                 ; CPU:inst61|RegisterX:inst11|data[21]                           ; btn2         ; btn2        ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[22]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[22] ; btn2         ; btn2        ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[22]                        ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[22]  ; btn2         ; btn2        ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[6]                         ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[6]   ; btn2         ; btn2        ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[6]                        ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[6]  ; btn2         ; btn2        ; 0.000        ; 0.054      ; 0.711      ;
; 0.514 ; CPU:inst61|RegisterX:inst11|data[2]                                                  ; CPU:inst61|RegisterX:inst11|data[2]                            ; btn2         ; btn2        ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; CPU:inst61|RegisterX:inst11|data[7]                                                  ; CPU:inst61|RegisterX:inst11|data[7]                            ; btn2         ; btn2        ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; CPU:inst61|RegisterX:inst11|data[9]                                                  ; CPU:inst61|RegisterX:inst11|data[9]                            ; btn2         ; btn2        ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; CPU:inst61|RegisterX:inst11|data[14]                                                 ; CPU:inst61|RegisterX:inst11|data[14]                           ; btn2         ; btn2        ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; CPU:inst61|RegisterX:inst11|data[22]                                                 ; CPU:inst61|RegisterX:inst11|data[22]                           ; btn2         ; btn2        ; 0.000        ; 0.054      ; 0.712      ;
; 0.514 ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[16]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[16] ; btn2         ; btn2        ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[16]                        ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[16]  ; btn2         ; btn2        ; 0.000        ; 0.055      ; 0.713      ;
; 0.515 ; CPU:inst61|RegisterX:inst11|data[16]                                                 ; CPU:inst61|RegisterX:inst11|data[16]                           ; btn2         ; btn2        ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; CPU:inst61|RegisterX:inst11|data[4]                                                  ; CPU:inst61|RegisterX:inst11|data[4]                            ; btn2         ; btn2        ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; CPU:inst61|RegisterX:inst11|data[12]                                                 ; CPU:inst61|RegisterX:inst11|data[12]                           ; btn2         ; btn2        ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[9]                        ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[9]  ; btn2         ; btn2        ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[9]                         ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[9]   ; btn2         ; btn2        ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[7]                        ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[7]  ; btn2         ; btn2        ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[18]                        ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[18]  ; btn2         ; btn2        ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[18]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[18] ; btn2         ; btn2        ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[23]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[23] ; btn2         ; btn2        ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[14]                        ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[14]  ; btn2         ; btn2        ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[14]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[14] ; btn2         ; btn2        ; 0.000        ; 0.054      ; 0.713      ;
; 0.516 ; CPU:inst61|RegisterX:inst11|data[18]                                                 ; CPU:inst61|RegisterX:inst11|data[18]                           ; btn2         ; btn2        ; 0.000        ; 0.054      ; 0.714      ;
+-------+--------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'btn2'                                                                                                ;
+--------+--------------+----------------+------------+-------+------------+----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                               ;
+--------+--------------+----------------+------------+-------+------------+----------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; btn2  ; Rise       ; btn2                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[10]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[11]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[12]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[13]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[14]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[15]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[16]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[17]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[18]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[19]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[20]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[21]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[22]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[23]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[24]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[25]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[26]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[27]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[28]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[29]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[30]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[31]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[6]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[7]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[8]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[9]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[10]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[11]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[12]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[13]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[14]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[15]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[16]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[17]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[18]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[19]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[20]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[21]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[22]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[23]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[24]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[25]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[26]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[27]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[28]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[29]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[30]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[31]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[6]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[7]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[8]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[9]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[27] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[28] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[29] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[30] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[31] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181284|data[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181284|data[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181284|data[11] ;
+--------+--------------+----------------+------------+-------+------------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                               ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk   ; Rise       ; clk                                                                                                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[0]                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[10]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[11]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[12]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[13]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[14]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[15]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[16]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[17]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[18]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[19]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[1]                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[20]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[21]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[22]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[23]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[24]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[25]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[26]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[27]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[28]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[29]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[2]                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[30]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[31]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[3]                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[4]                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[5]                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[6]                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[7]                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[8]                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[9]                           ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a21~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a23~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a25~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a25~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a26~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a26~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a28~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a28~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a8~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a8~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; inst42                                                                                                        ;
; 0.076  ; 0.306        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a10~porta_address_reg0 ;
; 0.076  ; 0.306        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a10~porta_we_reg       ;
; 0.076  ; 0.306        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a25~porta_address_reg0 ;
; 0.076  ; 0.306        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a25~porta_we_reg       ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_address_reg0  ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_we_reg        ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a11~porta_address_reg0 ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a11~porta_we_reg       ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_address_reg0 ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_we_reg       ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_address_reg0 ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_we_reg       ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_address_reg0  ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_we_reg        ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a21~porta_address_reg0 ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a21~porta_we_reg       ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a26~porta_address_reg0 ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a26~porta_we_reg       ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; btn2      ; clk        ; 0.443 ; 0.671 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; btn2      ; clk        ; -0.111 ; -0.332 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; LED[*]    ; btn2       ; 15.110 ; 15.272 ; Fall       ; btn2            ;
;  LED[0]   ; btn2       ; 14.379 ; 14.225 ; Fall       ; btn2            ;
;  LED[1]   ; btn2       ; 13.244 ; 13.207 ; Fall       ; btn2            ;
;  LED[2]   ; btn2       ; 15.110 ; 15.272 ; Fall       ; btn2            ;
;  LED[3]   ; btn2       ; 14.006 ; 14.005 ; Fall       ; btn2            ;
;  LED[4]   ; btn2       ; 13.914 ; 13.798 ; Fall       ; btn2            ;
;  LED[5]   ; btn2       ; 13.516 ; 13.509 ; Fall       ; btn2            ;
;  LED[6]   ; btn2       ; 14.292 ; 14.175 ; Fall       ; btn2            ;
;  LED[7]   ; btn2       ; 12.701 ; 12.685 ; Fall       ; btn2            ;
;  LED[8]   ; btn2       ; 14.308 ; 14.350 ; Fall       ; btn2            ;
;  LED[9]   ; btn2       ; 13.659 ; 13.673 ; Fall       ; btn2            ;
; a0        ; btn2       ; 8.418  ; 8.387  ; Fall       ; btn2            ;
; a1        ; btn2       ; 8.341  ; 8.294  ; Fall       ; btn2            ;
; b0        ; btn2       ; 8.410  ; 8.372  ; Fall       ; btn2            ;
; b1        ; btn2       ; 8.302  ; 8.308  ; Fall       ; btn2            ;
; c0        ; btn2       ; 8.719  ; 8.650  ; Fall       ; btn2            ;
; c1        ; btn2       ; 8.607  ; 8.480  ; Fall       ; btn2            ;
; d0        ; btn2       ; 8.552  ; 8.466  ; Fall       ; btn2            ;
; d1        ; btn2       ; 8.342  ; 8.297  ; Fall       ; btn2            ;
; e0        ; btn2       ; 8.742  ; 8.691  ; Fall       ; btn2            ;
; e1        ; btn2       ; 8.301  ; 8.279  ; Fall       ; btn2            ;
; f0        ; btn2       ; 8.898  ; 8.823  ; Fall       ; btn2            ;
; f1        ; btn2       ; 8.786  ; 8.632  ; Fall       ; btn2            ;
; g0        ; btn2       ; 8.890  ; 8.935  ; Fall       ; btn2            ;
; g1        ; btn2       ; 8.573  ; 8.657  ; Fall       ; btn2            ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; LED[*]    ; btn2       ; 8.220  ; 8.190  ; Fall       ; btn2            ;
;  LED[0]   ; btn2       ; 9.632  ; 9.545  ; Fall       ; btn2            ;
;  LED[1]   ; btn2       ; 9.521  ; 9.445  ; Fall       ; btn2            ;
;  LED[2]   ; btn2       ; 11.019 ; 11.255 ; Fall       ; btn2            ;
;  LED[3]   ; btn2       ; 9.071  ; 9.098  ; Fall       ; btn2            ;
;  LED[4]   ; btn2       ; 9.364  ; 9.259  ; Fall       ; btn2            ;
;  LED[5]   ; btn2       ; 8.220  ; 8.190  ; Fall       ; btn2            ;
;  LED[6]   ; btn2       ; 9.448  ; 9.364  ; Fall       ; btn2            ;
;  LED[7]   ; btn2       ; 8.399  ; 8.445  ; Fall       ; btn2            ;
;  LED[8]   ; btn2       ; 9.762  ; 9.846  ; Fall       ; btn2            ;
;  LED[9]   ; btn2       ; 9.240  ; 9.304  ; Fall       ; btn2            ;
; a0        ; btn2       ; 7.825  ; 7.793  ; Fall       ; btn2            ;
; a1        ; btn2       ; 7.870  ; 7.803  ; Fall       ; btn2            ;
; b0        ; btn2       ; 7.818  ; 7.784  ; Fall       ; btn2            ;
; b1        ; btn2       ; 7.867  ; 7.808  ; Fall       ; btn2            ;
; c0        ; btn2       ; 8.111  ; 8.049  ; Fall       ; btn2            ;
; c1        ; btn2       ; 8.093  ; 8.019  ; Fall       ; btn2            ;
; d0        ; btn2       ; 7.983  ; 7.916  ; Fall       ; btn2            ;
; d1        ; btn2       ; 7.864  ; 7.800  ; Fall       ; btn2            ;
; e0        ; btn2       ; 8.174  ; 8.091  ; Fall       ; btn2            ;
; e1        ; btn2       ; 7.859  ; 7.793  ; Fall       ; btn2            ;
; f0        ; btn2       ; 8.140  ; 8.037  ; Fall       ; btn2            ;
; f1        ; btn2       ; 8.261  ; 8.168  ; Fall       ; btn2            ;
; g0        ; btn2       ; 8.102  ; 8.179  ; Fall       ; btn2            ;
; g1        ; btn2       ; 8.074  ; 8.153  ; Fall       ; btn2            ;
+-----------+------------+--------+--------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; btn2  ; -6.906 ; -5592.348         ;
; clk   ; -2.530 ; -105.311          ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+--------+------------------+
; Clock ; Slack  ; End Point TNS    ;
+-------+--------+------------------+
; clk   ; -0.123 ; -0.123           ;
; btn2  ; -0.105 ; -0.839           ;
+-------+--------+------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; btn2  ; -3.000 ; -1405.293                       ;
; clk   ; -3.000 ; -93.551                         ;
+-------+--------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'btn2'                                                                                                                                                                                ;
+--------+-----------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.906 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[30]        ; btn2         ; btn2        ; 1.000        ; 0.152      ; 8.045      ;
; -6.905 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst70|data[30]          ; btn2         ; btn2        ; 1.000        ; 0.133      ; 8.025      ;
; -6.891 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181284|data[30]   ; btn2         ; btn2        ; 1.000        ; 0.166      ; 8.044      ;
; -6.874 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst70|data[29]          ; btn2         ; btn2        ; 1.000        ; 0.156      ; 8.017      ;
; -6.860 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[30]         ; btn2         ; btn2        ; 1.000        ; 0.130      ; 7.977      ;
; -6.843 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst1|data[30]           ; btn2         ; btn2        ; 1.000        ; 0.142      ; 7.972      ;
; -6.841 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst26|data[30]          ; btn2         ; btn2        ; 1.000        ; 0.136      ; 7.964      ;
; -6.840 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[30]        ; btn2         ; btn2        ; 1.000        ; 0.152      ; 7.979      ;
; -6.839 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst70|data[30]          ; btn2         ; btn2        ; 1.000        ; 0.133      ; 7.959      ;
; -6.838 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst2579769067|data[30] ; btn2         ; btn2        ; 1.000        ; 0.146      ; 7.971      ;
; -6.829 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst635|data[30]         ; btn2         ; btn2        ; 1.000        ; 0.150      ; 7.966      ;
; -6.825 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181284|data[30]   ; btn2         ; btn2        ; 1.000        ; 0.166      ; 7.978      ;
; -6.824 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[30]        ; btn2         ; btn2        ; 1.000        ; 0.136      ; 7.947      ;
; -6.824 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst64|data[30]          ; btn2         ; btn2        ; 1.000        ; 0.143      ; 7.954      ;
; -6.823 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst26|data[30]         ; btn2         ; btn2        ; 1.000        ; 0.160      ; 7.970      ;
; -6.810 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst6442|data[30]        ; btn2         ; btn2        ; 1.000        ; 0.157      ; 7.954      ;
; -6.808 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst70|data[29]          ; btn2         ; btn2        ; 1.000        ; 0.156      ; 7.951      ;
; -6.805 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst6442|data[30]       ; btn2         ; btn2        ; 1.000        ; 0.151      ; 7.943      ;
; -6.795 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst2579769067|data[29] ; btn2         ; btn2        ; 1.000        ; 0.155      ; 7.937      ;
; -6.794 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst64|data[29]          ; btn2         ; btn2        ; 1.000        ; 0.138      ; 7.919      ;
; -6.794 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[30]         ; btn2         ; btn2        ; 1.000        ; 0.130      ; 7.911      ;
; -6.791 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[30]        ; btn2         ; btn2        ; 1.000        ; 0.141      ; 7.919      ;
; -6.781 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst635|data[29]        ; btn2         ; btn2        ; 1.000        ; 0.169      ; 7.937      ;
; -6.781 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst70|data[30]          ; btn2         ; btn2        ; 1.000        ; 0.131      ; 7.899      ;
; -6.780 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst635|data[29]         ; btn2         ; btn2        ; 1.000        ; 0.153      ; 7.920      ;
; -6.780 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst70|data[31]          ; btn2         ; btn2        ; 1.000        ; 0.144      ; 7.911      ;
; -6.780 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[30]             ; btn2         ; btn2        ; 1.000        ; 0.162      ; 7.929      ;
; -6.777 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst1|data[30]           ; btn2         ; btn2        ; 1.000        ; 0.142      ; 7.906      ;
; -6.776 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181284|data[30]   ; btn2         ; btn2        ; 1.000        ; 0.155      ; 7.918      ;
; -6.775 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst26|data[30]          ; btn2         ; btn2        ; 1.000        ; 0.136      ; 7.898      ;
; -6.772 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst2579769067|data[30] ; btn2         ; btn2        ; 1.000        ; 0.146      ; 7.905      ;
; -6.767 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst68|data[31]          ; btn2         ; btn2        ; 1.000        ; 0.158      ; 7.912      ;
; -6.763 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst635|data[30]         ; btn2         ; btn2        ; 1.000        ; 0.150      ; 7.900      ;
; -6.758 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[30]        ; btn2         ; btn2        ; 1.000        ; 0.136      ; 7.881      ;
; -6.758 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst64|data[30]          ; btn2         ; btn2        ; 1.000        ; 0.143      ; 7.888      ;
; -6.757 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst26|data[30]         ; btn2         ; btn2        ; 1.000        ; 0.160      ; 7.904      ;
; -6.750 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst70|data[29]          ; btn2         ; btn2        ; 1.000        ; 0.154      ; 7.891      ;
; -6.744 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst6442|data[30]        ; btn2         ; btn2        ; 1.000        ; 0.157      ; 7.888      ;
; -6.740 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[29]          ; btn2         ; btn2        ; 1.000        ; 0.128      ; 7.855      ;
; -6.739 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst6442|data[30]       ; btn2         ; btn2        ; 1.000        ; 0.151      ; 7.877      ;
; -6.736 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[30]         ; btn2         ; btn2        ; 1.000        ; 0.128      ; 7.851      ;
; -6.729 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst2579769067|data[29] ; btn2         ; btn2        ; 1.000        ; 0.155      ; 7.871      ;
; -6.728 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst64|data[29]          ; btn2         ; btn2        ; 1.000        ; 0.138      ; 7.853      ;
; -6.726 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst20|data[29]          ; btn2         ; btn2        ; 1.000        ; 0.151      ; 7.864      ;
; -6.724 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst1|data[29]          ; btn2         ; btn2        ; 1.000        ; 0.140      ; 7.851      ;
; -6.719 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst1|data[30]           ; btn2         ; btn2        ; 1.000        ; 0.140      ; 7.846      ;
; -6.717 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst26|data[30]          ; btn2         ; btn2        ; 1.000        ; 0.134      ; 7.838      ;
; -6.715 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst64|data[30]         ; btn2         ; btn2        ; 1.000        ; 0.153      ; 7.855      ;
; -6.715 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst635|data[29]        ; btn2         ; btn2        ; 1.000        ; 0.169      ; 7.871      ;
; -6.714 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst26|data[29]          ; btn2         ; btn2        ; 1.000        ; 0.165      ; 7.866      ;
; -6.714 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst635|data[29]         ; btn2         ; btn2        ; 1.000        ; 0.153      ; 7.854      ;
; -6.714 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst70|data[31]          ; btn2         ; btn2        ; 1.000        ; 0.144      ; 7.845      ;
; -6.714 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[30]             ; btn2         ; btn2        ; 1.000        ; 0.162      ; 7.863      ;
; -6.714 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst2579769067|data[30] ; btn2         ; btn2        ; 1.000        ; 0.144      ; 7.845      ;
; -6.711 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst20|data[29]         ; btn2         ; btn2        ; 1.000        ; 0.154      ; 7.852      ;
; -6.710 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst67|data[30]         ; btn2         ; btn2        ; 1.000        ; 0.144      ; 7.841      ;
; -6.705 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[30]          ; btn2         ; btn2        ; 1.000        ; 0.128      ; 7.820      ;
; -6.705 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst72|data[30]         ; btn2         ; btn2        ; 1.000        ; 0.166      ; 7.858      ;
; -6.705 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst141|data[30]         ; btn2         ; btn2        ; 1.000        ; 0.145      ; 7.837      ;
; -6.705 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst635|data[30]         ; btn2         ; btn2        ; 1.000        ; 0.148      ; 7.840      ;
; -6.703 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181284|data[29]   ; btn2         ; btn2        ; 1.000        ; 0.145      ; 7.835      ;
; -6.701 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst68|data[31]          ; btn2         ; btn2        ; 1.000        ; 0.158      ; 7.846      ;
; -6.700 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[30]        ; btn2         ; btn2        ; 1.000        ; 0.134      ; 7.821      ;
; -6.700 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst64|data[30]          ; btn2         ; btn2        ; 1.000        ; 0.141      ; 7.828      ;
; -6.699 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst26|data[30]         ; btn2         ; btn2        ; 1.000        ; 0.158      ; 7.844      ;
; -6.697 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst2579769067|data[29]  ; btn2         ; btn2        ; 1.000        ; 0.139      ; 7.823      ;
; -6.697 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst20|data[30]         ; btn2         ; btn2        ; 1.000        ; 0.159      ; 7.843      ;
; -6.697 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst15181284|data[30]    ; btn2         ; btn2        ; 1.000        ; 0.158      ; 7.842      ;
; -6.696 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst72|data[29]         ; btn2         ; btn2        ; 1.000        ; 0.144      ; 7.827      ;
; -6.696 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst68|data[30]         ; btn2         ; btn2        ; 1.000        ; 0.145      ; 7.828      ;
; -6.688 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst1|data[30]          ; btn2         ; btn2        ; 1.000        ; 0.138      ; 7.813      ;
; -6.686 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst6442|data[30]        ; btn2         ; btn2        ; 1.000        ; 0.155      ; 7.828      ;
; -6.684 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst70|data[29]         ; btn2         ; btn2        ; 1.000        ; 0.144      ; 7.815      ;
; -6.684 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst1|data[29]           ; btn2         ; btn2        ; 1.000        ; 0.153      ; 7.824      ;
; -6.682 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst20|data[31]          ; btn2         ; btn2        ; 1.000        ; 0.138      ; 7.807      ;
; -6.681 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[30]   ; btn2         ; btn2        ; 1.000        ; 0.159      ; 7.827      ;
; -6.681 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst6442|data[30]       ; btn2         ; btn2        ; 1.000        ; 0.149      ; 7.817      ;
; -6.680 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst2579769067|data[29] ; btn2         ; btn2        ; 1.000        ; 0.144      ; 7.811      ;
; -6.678 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst64|data[31]          ; btn2         ; btn2        ; 1.000        ; 0.135      ; 7.800      ;
; -6.676 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst1|data[31]           ; btn2         ; btn2        ; 1.000        ; 0.136      ; 7.799      ;
; -6.674 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[29]          ; btn2         ; btn2        ; 1.000        ; 0.128      ; 7.789      ;
; -6.673 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst20|data[30]          ; btn2         ; btn2        ; 1.000        ; 0.138      ; 7.798      ;
; -6.672 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst2579769067|data[31] ; btn2         ; btn2        ; 1.000        ; 0.162      ; 7.821      ;
; -6.670 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst26|data[29]         ; btn2         ; btn2        ; 1.000        ; 0.158      ; 7.815      ;
; -6.670 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst26|data[31]          ; btn2         ; btn2        ; 1.000        ; 0.153      ; 7.810      ;
; -6.670 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst64|data[29]          ; btn2         ; btn2        ; 1.000        ; 0.136      ; 7.793      ;
; -6.669 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst1|data[31]          ; btn2         ; btn2        ; 1.000        ; 0.140      ; 7.796      ;
; -6.668 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst2579769067|data[31]  ; btn2         ; btn2        ; 1.000        ; 0.150      ; 7.805      ;
; -6.666 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst635|data[29]        ; btn2         ; btn2        ; 1.000        ; 0.158      ; 7.811      ;
; -6.665 ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[1] ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst70|data[31]          ; btn2         ; btn2        ; 1.000        ; 0.133      ; 7.785      ;
; -6.664 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst70|data[30]         ; btn2         ; btn2        ; 1.000        ; 0.153      ; 7.804      ;
; -6.664 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst140|data[30]         ; btn2         ; btn2        ; 1.000        ; 0.147      ; 7.798      ;
; -6.664 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst635|data[31]         ; btn2         ; btn2        ; 1.000        ; 0.150      ; 7.801      ;
; -6.661 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst67|data[29]         ; btn2         ; btn2        ; 1.000        ; 0.130      ; 7.778      ;
; -6.660 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst20|data[29]          ; btn2         ; btn2        ; 1.000        ; 0.151      ; 7.798      ;
; -6.659 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst15181282|data[30]    ; btn2         ; btn2        ; 1.000        ; 0.152      ; 7.798      ;
; -6.658 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[31]         ; btn2         ; btn2        ; 1.000        ; 0.130      ; 7.775      ;
; -6.658 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[31]        ; btn2         ; btn2        ; 1.000        ; 0.138      ; 7.783      ;
; -6.658 ; CPU:inst61|RegisterX:inst33|data[0]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst20|data[31]         ; btn2         ; btn2        ; 1.000        ; 0.154      ; 7.799      ;
; -6.658 ; CPU:inst61|RegisterX:inst33|data[1]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst1|data[29]          ; btn2         ; btn2        ; 1.000        ; 0.140      ; 7.785      ;
+--------+-----------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                             ;
+--------+--------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.530 ; CPU:inst61|RegisterX:inst142|data[5] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.309     ; 1.710      ;
; -2.525 ; CPU:inst61|RegisterX:inst142|data[5] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.304     ; 1.710      ;
; -2.521 ; CPU:inst61|RegisterX:inst142|data[5] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.307     ; 1.703      ;
; -2.516 ; CPU:inst61|RegisterX:inst142|data[2] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.309     ; 1.696      ;
; -2.514 ; CPU:inst61|RegisterX:inst142|data[5] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.312     ; 1.691      ;
; -2.513 ; CPU:inst61|RegisterX:inst142|data[5] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.307     ; 1.695      ;
; -2.512 ; CPU:inst61|RegisterX:inst142|data[5] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.303     ; 1.698      ;
; -2.511 ; CPU:inst61|RegisterX:inst142|data[2] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.304     ; 1.696      ;
; -2.508 ; CPU:inst61|RegisterX:inst142|data[3] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.309     ; 1.688      ;
; -2.507 ; CPU:inst61|RegisterX:inst142|data[2] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.307     ; 1.689      ;
; -2.503 ; CPU:inst61|RegisterX:inst142|data[3] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.304     ; 1.688      ;
; -2.500 ; CPU:inst61|RegisterX:inst142|data[2] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.312     ; 1.677      ;
; -2.499 ; CPU:inst61|RegisterX:inst142|data[3] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.307     ; 1.681      ;
; -2.499 ; CPU:inst61|RegisterX:inst142|data[2] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.307     ; 1.681      ;
; -2.498 ; CPU:inst61|RegisterX:inst142|data[2] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.303     ; 1.684      ;
; -2.497 ; CPU:inst61|RegisterX:inst142|data[5] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a23~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.318     ; 1.668      ;
; -2.496 ; CPU:inst61|RegisterX:inst142|data[5] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a11~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.310     ; 1.675      ;
; -2.496 ; CPU:inst61|RegisterX:inst142|data[5] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.302     ; 1.683      ;
; -2.492 ; CPU:inst61|RegisterX:inst142|data[3] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.312     ; 1.669      ;
; -2.491 ; CPU:inst61|RegisterX:inst142|data[3] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.307     ; 1.673      ;
; -2.490 ; CPU:inst61|RegisterX:inst142|data[3] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.303     ; 1.676      ;
; -2.483 ; CPU:inst61|RegisterX:inst142|data[2] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a23~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.318     ; 1.654      ;
; -2.482 ; CPU:inst61|RegisterX:inst142|data[2] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a11~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.310     ; 1.661      ;
; -2.482 ; CPU:inst61|RegisterX:inst142|data[2] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.302     ; 1.669      ;
; -2.475 ; CPU:inst61|RegisterX:inst142|data[3] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a23~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.318     ; 1.646      ;
; -2.474 ; CPU:inst61|RegisterX:inst142|data[3] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a11~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.310     ; 1.653      ;
; -2.474 ; CPU:inst61|RegisterX:inst142|data[3] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.302     ; 1.661      ;
; -2.449 ; CPU:inst61|RegisterX:inst142|data[5] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a28~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.309     ; 1.629      ;
; -2.435 ; CPU:inst61|RegisterX:inst142|data[2] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a28~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.309     ; 1.615      ;
; -2.427 ; CPU:inst61|RegisterX:inst142|data[3] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a28~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.309     ; 1.607      ;
; -2.407 ; CPU:inst61|RegisterX:inst142|data[1] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.309     ; 1.587      ;
; -2.402 ; CPU:inst61|RegisterX:inst142|data[1] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.304     ; 1.587      ;
; -2.400 ; CPU:inst61|RegisterX:inst142|data[5] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a8~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.310     ; 1.579      ;
; -2.398 ; CPU:inst61|RegisterX:inst142|data[1] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.307     ; 1.580      ;
; -2.395 ; CPU:inst61|RegisterX:inst142|data[5] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a25~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.313     ; 1.571      ;
; -2.395 ; CPU:inst61|RegisterX:inst142|data[5] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a10~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.313     ; 1.571      ;
; -2.392 ; CPU:inst61|RegisterX:inst142|data[5] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a21~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.315     ; 1.566      ;
; -2.391 ; CPU:inst61|RegisterX:inst142|data[1] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.312     ; 1.568      ;
; -2.390 ; CPU:inst61|RegisterX:inst142|data[1] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.307     ; 1.572      ;
; -2.389 ; CPU:inst61|RegisterX:inst142|data[1] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.303     ; 1.575      ;
; -2.386 ; CPU:inst61|RegisterX:inst142|data[2] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a8~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.310     ; 1.565      ;
; -2.381 ; CPU:inst61|RegisterX:inst142|data[4] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.309     ; 1.561      ;
; -2.381 ; CPU:inst61|RegisterX:inst142|data[2] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a25~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.313     ; 1.557      ;
; -2.381 ; CPU:inst61|RegisterX:inst142|data[2] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a10~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.313     ; 1.557      ;
; -2.378 ; CPU:inst61|RegisterX:inst142|data[3] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a8~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.310     ; 1.557      ;
; -2.378 ; CPU:inst61|RegisterX:inst142|data[2] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a21~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.315     ; 1.552      ;
; -2.376 ; CPU:inst61|RegisterX:inst142|data[4] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.304     ; 1.561      ;
; -2.374 ; CPU:inst61|RegisterX:inst142|data[1] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a23~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.318     ; 1.545      ;
; -2.373 ; CPU:inst61|RegisterX:inst142|data[1] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a11~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.310     ; 1.552      ;
; -2.373 ; CPU:inst61|RegisterX:inst142|data[1] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.302     ; 1.560      ;
; -2.373 ; CPU:inst61|RegisterX:inst142|data[3] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a25~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.313     ; 1.549      ;
; -2.373 ; CPU:inst61|RegisterX:inst142|data[3] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a10~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.313     ; 1.549      ;
; -2.372 ; CPU:inst61|RegisterX:inst142|data[4] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.307     ; 1.554      ;
; -2.370 ; CPU:inst61|RegisterX:inst142|data[3] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a21~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.315     ; 1.544      ;
; -2.365 ; CPU:inst61|RegisterX:inst142|data[4] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.312     ; 1.542      ;
; -2.364 ; CPU:inst61|RegisterX:inst142|data[4] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.307     ; 1.546      ;
; -2.363 ; CPU:inst61|RegisterX:inst142|data[4] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.303     ; 1.549      ;
; -2.348 ; CPU:inst61|RegisterX:inst142|data[4] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a23~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.318     ; 1.519      ;
; -2.347 ; CPU:inst61|RegisterX:inst142|data[4] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a11~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.310     ; 1.526      ;
; -2.347 ; CPU:inst61|RegisterX:inst142|data[4] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.302     ; 1.534      ;
; -2.345 ; CPU:inst61|RegisterX:inst142|data[0] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.309     ; 1.525      ;
; -2.340 ; CPU:inst61|RegisterX:inst142|data[0] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.304     ; 1.525      ;
; -2.337 ; CPU:inst61|RegisterX:inst142|data[5] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.309     ; 1.517      ;
; -2.336 ; CPU:inst61|RegisterX:inst142|data[0] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.307     ; 1.518      ;
; -2.329 ; CPU:inst61|RegisterX:inst142|data[0] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.312     ; 1.506      ;
; -2.328 ; CPU:inst61|RegisterX:inst142|data[0] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.307     ; 1.510      ;
; -2.327 ; CPU:inst61|RegisterX:inst142|data[5] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a26~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.315     ; 1.501      ;
; -2.327 ; CPU:inst61|RegisterX:inst142|data[0] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.303     ; 1.513      ;
; -2.326 ; CPU:inst61|RegisterX:inst142|data[7] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.309     ; 1.506      ;
; -2.326 ; CPU:inst61|RegisterX:inst142|data[1] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a28~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.309     ; 1.506      ;
; -2.323 ; CPU:inst61|RegisterX:inst142|data[2] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.309     ; 1.503      ;
; -2.321 ; CPU:inst61|RegisterX:inst142|data[7] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.304     ; 1.506      ;
; -2.317 ; CPU:inst61|RegisterX:inst142|data[7] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.307     ; 1.499      ;
; -2.315 ; CPU:inst61|RegisterX:inst142|data[3] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.309     ; 1.495      ;
; -2.313 ; CPU:inst61|RegisterX:inst142|data[2] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a26~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.315     ; 1.487      ;
; -2.312 ; CPU:inst61|RegisterX:inst142|data[0] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a23~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.318     ; 1.483      ;
; -2.311 ; CPU:inst61|RegisterX:inst142|data[0] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a11~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.310     ; 1.490      ;
; -2.311 ; CPU:inst61|RegisterX:inst142|data[0] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.302     ; 1.498      ;
; -2.310 ; CPU:inst61|RegisterX:inst142|data[7] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.312     ; 1.487      ;
; -2.309 ; CPU:inst61|RegisterX:inst142|data[7] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.307     ; 1.491      ;
; -2.308 ; CPU:inst61|RegisterX:inst142|data[7] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.303     ; 1.494      ;
; -2.305 ; CPU:inst61|RegisterX:inst142|data[3] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a26~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.315     ; 1.479      ;
; -2.300 ; CPU:inst61|RegisterX:inst142|data[4] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a28~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.309     ; 1.480      ;
; -2.293 ; CPU:inst61|RegisterX:inst142|data[7] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a23~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.318     ; 1.464      ;
; -2.292 ; CPU:inst61|RegisterX:inst142|data[7] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a11~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.310     ; 1.471      ;
; -2.292 ; CPU:inst61|RegisterX:inst142|data[7] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.302     ; 1.479      ;
; -2.277 ; CPU:inst61|RegisterX:inst142|data[1] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a8~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.310     ; 1.456      ;
; -2.272 ; CPU:inst61|RegisterX:inst142|data[1] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a25~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.313     ; 1.448      ;
; -2.272 ; CPU:inst61|RegisterX:inst142|data[1] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a10~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.313     ; 1.448      ;
; -2.269 ; CPU:inst61|RegisterX:inst142|data[1] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a21~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.315     ; 1.443      ;
; -2.264 ; CPU:inst61|RegisterX:inst142|data[0] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a28~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.309     ; 1.444      ;
; -2.251 ; CPU:inst61|RegisterX:inst142|data[4] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a8~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.310     ; 1.430      ;
; -2.251 ; CPU:inst61|RegisterX:inst142|data[6] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.309     ; 1.431      ;
; -2.246 ; CPU:inst61|RegisterX:inst142|data[4] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a25~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.313     ; 1.422      ;
; -2.246 ; CPU:inst61|RegisterX:inst142|data[4] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a10~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.313     ; 1.422      ;
; -2.246 ; CPU:inst61|RegisterX:inst142|data[6] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_we_reg  ; btn2         ; clk         ; 0.500        ; -1.304     ; 1.431      ;
; -2.245 ; CPU:inst61|RegisterX:inst142|data[7] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a28~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.309     ; 1.425      ;
; -2.243 ; CPU:inst61|RegisterX:inst142|data[4] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a21~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.315     ; 1.417      ;
; -2.242 ; CPU:inst61|RegisterX:inst142|data[6] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.307     ; 1.424      ;
; -2.235 ; CPU:inst61|RegisterX:inst142|data[6] ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_we_reg ; btn2         ; clk         ; 0.500        ; -1.312     ; 1.412      ;
+--------+--------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.123 ; btn2                                                                                                    ; inst42                                                                                                        ; btn2         ; clk         ; 0.000        ; 1.865      ; 1.866      ;
; 0.945  ; btn2                                                                                                    ; inst42                                                                                                        ; btn2         ; clk         ; -0.500       ; 1.865      ; 2.434      ;
; 1.049  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a23~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[24]                          ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a23~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[23]                          ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a11~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[12]                          ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a11~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[11]                          ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a21~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[22]                          ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a21~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[21]                          ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a26~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[27]                          ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a26~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[26]                          ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a28~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[29]                          ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a28~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[28]                          ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a25~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[31]                          ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a25~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[25]                          ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[30]                          ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[15]                          ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[14]                          ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[13]                          ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a8~porta_we_reg  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[9]                           ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a8~porta_we_reg  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[8]                           ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_we_reg  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[6]                           ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_we_reg  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[5]                           ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[18]                          ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[17]                          ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_we_reg  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[7]                           ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_we_reg  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[1]                           ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_we_reg  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[4]                           ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_we_reg  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[3]                           ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[20]                          ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[19]                          ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a10~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[16]                          ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a10~porta_we_reg ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[10]                          ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_we_reg  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[2]                           ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_we_reg  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[0]                           ; clk          ; clk         ; 0.000        ; 0.012      ; 1.151      ;
; 1.959  ; CPU:inst61|RegisterX:inst4|data[4]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_datain_reg0   ; btn2         ; clk         ; -0.500       ; -1.134     ; 0.469      ;
; 1.965  ; CPU:inst61|RegisterX:inst4|data[31]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a25~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.134     ; 0.475      ;
; 1.966  ; CPU:inst61|RegisterX:inst4|data[21]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a21~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.133     ; 0.477      ;
; 1.967  ; CPU:inst61|RegisterX:inst4|data[10]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a10~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.130     ; 0.481      ;
; 1.967  ; CPU:inst61|RegisterX:inst4|data[24]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a23~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.134     ; 0.477      ;
; 1.968  ; CPU:inst61|RegisterX:inst4|data[22]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a21~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.133     ; 0.479      ;
; 1.969  ; CPU:inst61|RegisterX:inst4|data[27]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a26~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.129     ; 0.484      ;
; 1.972  ; CPU:inst61|RegisterX:inst4|data[7]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_datain_reg0   ; btn2         ; clk         ; -0.500       ; -1.129     ; 0.487      ;
; 1.978  ; CPU:inst61|RegisterX:inst4|data[23]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a23~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.134     ; 0.488      ;
; 1.979  ; CPU:inst61|RegisterX:inst4|data[25]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a25~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.134     ; 0.489      ;
; 1.980  ; CPU:inst61|RegisterX:inst3|data[9]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.137     ; 0.487      ;
; 1.980  ; CPU:inst61|RegisterX:inst4|data[3]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_datain_reg0   ; btn2         ; clk         ; -0.500       ; -1.134     ; 0.490      ;
; 1.981  ; CPU:inst61|RegisterX:inst4|data[16]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a10~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.130     ; 0.495      ;
; 1.985  ; CPU:inst61|RegisterX:inst4|data[17]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.131     ; 0.498      ;
; 1.988  ; CPU:inst61|RegisterX:inst4|data[18]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.131     ; 0.501      ;
; 1.991  ; CPU:inst61|RegisterX:inst3|data[0]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.137     ; 0.498      ;
; 1.991  ; CPU:inst61|RegisterX:inst4|data[19]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.147     ; 0.488      ;
; 1.992  ; CPU:inst61|RegisterX:inst3|data[4]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.136     ; 0.500      ;
; 1.995  ; CPU:inst61|RegisterX:inst3|data[1]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.137     ; 0.502      ;
; 1.997  ; CPU:inst61|RegisterX:inst4|data[26]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a26~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.131     ; 0.510      ;
; 1.997  ; CPU:inst61|RegisterX:inst3|data[2]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_address_reg0 ; btn2         ; clk         ; -0.500       ; -1.141     ; 0.500      ;
; 2.003  ; CPU:inst61|RegisterX:inst3|data[10]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.136     ; 0.511      ;
; 2.003  ; CPU:inst61|RegisterX:inst3|data[11]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.137     ; 0.510      ;
; 2.012  ; CPU:inst61|RegisterX:inst3|data[6]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_address_reg0 ; btn2         ; clk         ; -0.500       ; -1.143     ; 0.513      ;
; 2.061  ; CPU:inst61|RegisterX:inst4|data[20]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.128     ; 0.577      ;
; 2.073  ; CPU:inst61|RegisterX:inst4|data[30]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.128     ; 0.589      ;
; 2.078  ; CPU:inst61|RegisterX:inst4|data[5]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_datain_reg0   ; btn2         ; clk         ; -0.500       ; -1.144     ; 0.578      ;
; 2.095  ; CPU:inst61|RegisterX:inst3|data[4]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a8~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.142     ; 0.597      ;
; 2.097  ; CPU:inst61|RegisterX:inst3|data[11]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a26~porta_address_reg0 ; btn2         ; clk         ; -0.500       ; -1.143     ; 0.598      ;
; 2.099  ; CPU:inst61|RegisterX:inst3|data[9]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a26~porta_address_reg0 ; btn2         ; clk         ; -0.500       ; -1.143     ; 0.600      ;
; 2.103  ; CPU:inst61|RegisterX:inst3|data[3]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a26~porta_address_reg0 ; btn2         ; clk         ; -0.500       ; -1.132     ; 0.615      ;
; 2.104  ; CPU:inst61|RegisterX:inst4|data[11]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a11~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.131     ; 0.617      ;
; 2.108  ; CPU:inst61|RegisterX:inst3|data[7]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.128     ; 0.624      ;
; 2.113  ; CPU:inst61|RegisterX:inst4|data[13]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.128     ; 0.629      ;
; 2.114  ; CPU:inst61|RegisterX:inst4|data[14]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.128     ; 0.630      ;
; 2.117  ; CPU:inst61|RegisterX:inst4|data[12]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a11~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.128     ; 0.633      ;
; 2.123  ; CPU:inst61|RegisterX:inst4|data[29]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a28~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.125     ; 0.642      ;
; 2.126  ; CPU:inst61|RegisterX:inst4|data[6]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_datain_reg0   ; btn2         ; clk         ; -0.500       ; -1.144     ; 0.626      ;
; 2.131  ; CPU:inst61|RegisterX:inst4|data[28]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a28~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.125     ; 0.650      ;
; 2.134  ; CPU:inst61|RegisterX:inst3|data[0]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_address_reg0 ; btn2         ; clk         ; -0.500       ; -1.140     ; 0.638      ;
; 2.134  ; CPU:inst61|RegisterX:inst3|data[5]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.137     ; 0.641      ;
; 2.135  ; CPU:inst61|RegisterX:inst3|data[7]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a23~porta_address_reg0 ; btn2         ; clk         ; -0.500       ; -1.137     ; 0.642      ;
; 2.136  ; CPU:inst61|RegisterX:inst4|data[0]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_datain_reg0   ; btn2         ; clk         ; -0.500       ; -1.137     ; 0.643      ;
; 2.137  ; CPU:inst61|RegisterX:inst4|data[9]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a8~porta_datain_reg0   ; btn2         ; clk         ; -0.500       ; -1.126     ; 0.655      ;
; 2.139  ; CPU:inst61|RegisterX:inst3|data[9]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_address_reg0 ; btn2         ; clk         ; -0.500       ; -1.137     ; 0.646      ;
; 2.139  ; CPU:inst61|RegisterX:inst4|data[15]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_datain_reg0  ; btn2         ; clk         ; -0.500       ; -1.142     ; 0.641      ;
; 2.140  ; CPU:inst61|RegisterX:inst4|data[2]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_datain_reg0   ; btn2         ; clk         ; -0.500       ; -1.137     ; 0.647      ;
; 2.140  ; CPU:inst61|RegisterX:inst3|data[0]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_address_reg0 ; btn2         ; clk         ; -0.500       ; -1.135     ; 0.649      ;
; 2.140  ; CPU:inst61|RegisterX:inst3|data[3]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.126     ; 0.658      ;
; 2.140  ; CPU:inst61|RegisterX:inst3|data[0]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.135     ; 0.649      ;
; 2.141  ; CPU:inst61|RegisterX:inst4|data[8]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a8~porta_datain_reg0   ; btn2         ; clk         ; -0.500       ; -1.128     ; 0.657      ;
; 2.146  ; CPU:inst61|RegisterX:inst3|data[4]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.134     ; 0.656      ;
; 2.146  ; CPU:inst61|RegisterX:inst3|data[9]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_address_reg0 ; btn2         ; clk         ; -0.500       ; -1.129     ; 0.661      ;
; 2.149  ; CPU:inst61|RegisterX:inst3|data[0]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_address_reg0 ; btn2         ; clk         ; -0.500       ; -1.129     ; 0.664      ;
; 2.153  ; CPU:inst61|RegisterX:inst3|data[0]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.130     ; 0.667      ;
; 2.153  ; CPU:inst61|RegisterX:inst3|data[9]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_address_reg0 ; btn2         ; clk         ; -0.500       ; -1.135     ; 0.662      ;
; 2.154  ; CPU:inst61|RegisterX:inst4|data[1]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_datain_reg0   ; btn2         ; clk         ; -0.500       ; -1.142     ; 0.656      ;
; 2.155  ; CPU:inst61|RegisterX:inst3|data[11]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.130     ; 0.669      ;
; 2.156  ; CPU:inst61|RegisterX:inst3|data[1]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.132     ; 0.668      ;
; 2.156  ; CPU:inst61|RegisterX:inst3|data[4]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_address_reg0 ; btn2         ; clk         ; -0.500       ; -1.133     ; 0.667      ;
; 2.157  ; CPU:inst61|RegisterX:inst3|data[11]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_address_reg0 ; btn2         ; clk         ; -0.500       ; -1.140     ; 0.661      ;
; 2.157  ; CPU:inst61|RegisterX:inst3|data[5]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_address_reg0 ; btn2         ; clk         ; -0.500       ; -1.137     ; 0.664      ;
; 2.158  ; CPU:inst61|RegisterX:inst3|data[4]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.139     ; 0.663      ;
; 2.158  ; CPU:inst61|RegisterX:inst3|data[11]                                                                     ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.135     ; 0.667      ;
; 2.161  ; CPU:inst61|RegisterX:inst3|data[4]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_address_reg0  ; btn2         ; clk         ; -0.500       ; -1.141     ; 0.664      ;
; 2.162  ; CPU:inst61|RegisterX:inst3|data[2]                                                                      ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_address_reg0 ; btn2         ; clk         ; -0.500       ; -1.143     ; 0.663      ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'btn2'                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                            ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.105 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[6]  ; CPU:inst61|RegisterX:inst4|data[6]                             ; clk          ; btn2        ; -0.500       ; 1.347      ; 0.866      ;
; -0.087 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[3]  ; CPU:inst61|RegisterX:inst4|data[3]                             ; clk          ; btn2        ; -0.500       ; 1.337      ; 0.874      ;
; -0.081 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[7]  ; CPU:inst61|RegisterX:inst4|data[7]                             ; clk          ; btn2        ; -0.500       ; 1.331      ; 0.874      ;
; -0.067 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[18] ; CPU:inst61|RegisterX:inst4|data[18]                            ; clk          ; btn2        ; -0.500       ; 1.335      ; 0.892      ;
; -0.067 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[11] ; CPU:inst61|RegisterX:inst4|data[11]                            ; clk          ; btn2        ; -0.500       ; 1.333      ; 0.890      ;
; -0.064 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[5]  ; CPU:inst61|RegisterX:inst4|data[5]                             ; clk          ; btn2        ; -0.500       ; 1.347      ; 0.907      ;
; -0.063 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[16] ; CPU:inst61|RegisterX:inst4|data[16]                            ; clk          ; btn2        ; -0.500       ; 1.332      ; 0.893      ;
; -0.054 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[17] ; CPU:inst61|RegisterX:inst4|data[17]                            ; clk          ; btn2        ; -0.500       ; 1.335      ; 0.905      ;
; -0.041 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[4]  ; CPU:inst61|RegisterX:inst4|data[4]                             ; clk          ; btn2        ; -0.500       ; 1.337      ; 0.920      ;
; -0.039 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[1]  ; CPU:inst61|RegisterX:inst4|data[1]                             ; clk          ; btn2        ; -0.500       ; 1.345      ; 0.930      ;
; -0.032 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[8]  ; CPU:inst61|RegisterX:inst4|data[8]                             ; clk          ; btn2        ; -0.500       ; 1.330      ; 0.922      ;
; -0.030 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[9]  ; CPU:inst61|RegisterX:inst4|data[9]                             ; clk          ; btn2        ; -0.500       ; 1.328      ; 0.922      ;
; -0.030 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[28] ; CPU:inst61|RegisterX:inst4|data[28]                            ; clk          ; btn2        ; -0.500       ; 1.327      ; 0.921      ;
; -0.029 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[29] ; CPU:inst61|RegisterX:inst4|data[29]                            ; clk          ; btn2        ; -0.500       ; 1.327      ; 0.922      ;
; -0.021 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[0]  ; CPU:inst61|RegisterX:inst4|data[0]                             ; clk          ; btn2        ; -0.500       ; 1.341      ; 0.944      ;
; -0.016 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[26] ; CPU:inst61|RegisterX:inst4|data[26]                            ; clk          ; btn2        ; -0.500       ; 1.333      ; 0.941      ;
; -0.011 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[2]  ; CPU:inst61|RegisterX:inst4|data[2]                             ; clk          ; btn2        ; -0.500       ; 1.341      ; 0.954      ;
; -0.002 ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[19] ; CPU:inst61|RegisterX:inst4|data[19]                            ; clk          ; btn2        ; -0.500       ; 1.350      ; 0.972      ;
; 0.005  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[10] ; CPU:inst61|RegisterX:inst4|data[10]                            ; clk          ; btn2        ; -0.500       ; 1.332      ; 0.961      ;
; 0.018  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[15] ; CPU:inst61|RegisterX:inst4|data[15]                            ; clk          ; btn2        ; -0.500       ; 1.345      ; 0.987      ;
; 0.020  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[31] ; CPU:inst61|RegisterX:inst4|data[31]                            ; clk          ; btn2        ; -0.500       ; 1.336      ; 0.980      ;
; 0.020  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[12] ; CPU:inst61|RegisterX:inst4|data[12]                            ; clk          ; btn2        ; -0.500       ; 1.330      ; 0.974      ;
; 0.022  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[21] ; CPU:inst61|RegisterX:inst4|data[21]                            ; clk          ; btn2        ; -0.500       ; 1.335      ; 0.981      ;
; 0.024  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[14] ; CPU:inst61|RegisterX:inst4|data[14]                            ; clk          ; btn2        ; -0.500       ; 1.330      ; 0.978      ;
; 0.026  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[25] ; CPU:inst61|RegisterX:inst4|data[25]                            ; clk          ; btn2        ; -0.500       ; 1.336      ; 0.986      ;
; 0.027  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[24] ; CPU:inst61|RegisterX:inst4|data[24]                            ; clk          ; btn2        ; -0.500       ; 1.336      ; 0.987      ;
; 0.035  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[22] ; CPU:inst61|RegisterX:inst4|data[22]                            ; clk          ; btn2        ; -0.500       ; 1.335      ; 0.994      ;
; 0.049  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[30] ; CPU:inst61|RegisterX:inst4|data[30]                            ; clk          ; btn2        ; -0.500       ; 1.330      ; 1.003      ;
; 0.050  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[20] ; CPU:inst61|RegisterX:inst4|data[20]                            ; clk          ; btn2        ; -0.500       ; 1.330      ; 1.004      ;
; 0.067  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[13] ; CPU:inst61|RegisterX:inst4|data[13]                            ; clk          ; btn2        ; -0.500       ; 1.330      ; 1.021      ;
; 0.078  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[23] ; CPU:inst61|RegisterX:inst4|data[23]                            ; clk          ; btn2        ; -0.500       ; 1.336      ; 1.038      ;
; 0.079  ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[27] ; CPU:inst61|RegisterX:inst4|data[27]                            ; clk          ; btn2        ; -0.500       ; 1.331      ; 1.034      ;
; 0.194  ; CPU:inst61|RegisterX:inst10|data[18]                                                 ; CPU:inst61|RegisterX:inst33|data[18]                           ; btn2         ; btn2        ; 0.000        ; 0.036      ; 0.314      ;
; 0.205  ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[24]                           ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[25]     ; btn2         ; btn2        ; 0.000        ; 0.044      ; 0.333      ;
; 0.253  ; CPU:inst61|RegisterX:inst10|data[25]                                                 ; CPU:inst61|RegisterX:inst33|data[25]                           ; btn2         ; btn2        ; 0.000        ; 0.037      ; 0.374      ;
; 0.253  ; CPU:inst61|RegisterX:inst10|data[16]                                                 ; CPU:inst61|RegisterX:inst33|data[16]                           ; btn2         ; btn2        ; 0.000        ; 0.036      ; 0.373      ;
; 0.265  ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[29]                           ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[30]     ; btn2         ; btn2        ; 0.000        ; 0.044      ; 0.393      ;
; 0.275  ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[5]                            ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[6]      ; btn2         ; btn2        ; 0.000        ; 0.037      ; 0.396      ;
; 0.282  ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[28]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[29] ; btn2         ; btn2        ; 0.000        ; 0.219      ; 0.585      ;
; 0.283  ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[26]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[27] ; btn2         ; btn2        ; 0.000        ; 0.219      ; 0.586      ;
; 0.284  ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[28]                        ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[29]  ; btn2         ; btn2        ; 0.000        ; 0.217      ; 0.585      ;
; 0.285  ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[28]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[30] ; btn2         ; btn2        ; 0.000        ; 0.219      ; 0.588      ;
; 0.287  ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[28]                        ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[30]  ; btn2         ; btn2        ; 0.000        ; 0.217      ; 0.588      ;
; 0.295  ; CPU:inst61|RegisterX:inst10|data[22]                                                 ; CPU:inst61|RegisterX:inst33|data[22]                           ; btn2         ; btn2        ; 0.000        ; 0.037      ; 0.416      ;
; 0.296  ; CPU:inst61|RegisterX:inst10|data[17]                                                 ; CPU:inst61|RegisterX:inst33|data[17]                           ; btn2         ; btn2        ; 0.000        ; 0.036      ; 0.416      ;
; 0.296  ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[29]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[29] ; btn2         ; btn2        ; 0.000        ; 0.044      ; 0.424      ;
; 0.296  ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[29]                        ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[29]  ; btn2         ; btn2        ; 0.000        ; 0.044      ; 0.424      ;
; 0.297  ; CPU:inst61|RegisterX:inst10|data[19]                                                 ; CPU:inst61|RegisterX:inst33|data[19]                           ; btn2         ; btn2        ; 0.000        ; 0.036      ; 0.417      ;
; 0.297  ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[27]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[27] ; btn2         ; btn2        ; 0.000        ; 0.044      ; 0.425      ;
; 0.299  ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[30]                        ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[30]  ; btn2         ; btn2        ; 0.000        ; 0.044      ; 0.427      ;
; 0.300  ; CPU:inst61|RegisterX:inst10|data[28]                                                 ; CPU:inst61|RegisterX:inst33|data[28]                           ; btn2         ; btn2        ; 0.000        ; 0.037      ; 0.421      ;
; 0.300  ; CPU:inst61|RegisterX:inst10|data[24]                                                 ; CPU:inst61|RegisterX:inst33|data[24]                           ; btn2         ; btn2        ; 0.000        ; 0.036      ; 0.420      ;
; 0.301  ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[10]                           ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[11]     ; btn2         ; btn2        ; 0.000        ; 0.037      ; 0.422      ;
; 0.302  ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[26]                           ; CPU:inst61|Register32_SHIFT:inst21|RegisterX:inst|data[27]     ; btn2         ; btn2        ; 0.000        ; 0.044      ; 0.430      ;
; 0.303  ; CPU:inst61|RegisterX:inst11|data[3]                                                  ; CPU:inst61|RegisterX:inst11|data[3]                            ; btn2         ; btn2        ; 0.000        ; 0.037      ; 0.424      ;
; 0.303  ; CPU:inst61|RegisterX:inst11|data[1]                                                  ; CPU:inst61|RegisterX:inst11|data[1]                            ; btn2         ; btn2        ; 0.000        ; 0.037      ; 0.424      ;
; 0.303  ; CPU:inst61|RegisterX:inst11|data[5]                                                  ; CPU:inst61|RegisterX:inst11|data[5]                            ; btn2         ; btn2        ; 0.000        ; 0.037      ; 0.424      ;
; 0.303  ; CPU:inst61|RegisterX:inst11|data[13]                                                 ; CPU:inst61|RegisterX:inst11|data[13]                           ; btn2         ; btn2        ; 0.000        ; 0.037      ; 0.424      ;
; 0.303  ; CPU:inst61|RegisterX:inst11|data[15]                                                 ; CPU:inst61|RegisterX:inst11|data[15]                           ; btn2         ; btn2        ; 0.000        ; 0.037      ; 0.424      ;
; 0.303  ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[3]                         ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[3]   ; btn2         ; btn2        ; 0.000        ; 0.037      ; 0.424      ;
; 0.303  ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[5]                         ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[5]   ; btn2         ; btn2        ; 0.000        ; 0.037      ; 0.424      ;
; 0.304  ; CPU:inst61|RegisterX:inst11|data[7]                                                  ; CPU:inst61|RegisterX:inst11|data[7]                            ; btn2         ; btn2        ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; CPU:inst61|RegisterX:inst11|data[6]                                                  ; CPU:inst61|RegisterX:inst11|data[6]                            ; btn2         ; btn2        ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; CPU:inst61|RegisterX:inst11|data[11]                                                 ; CPU:inst61|RegisterX:inst11|data[11]                           ; btn2         ; btn2        ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; CPU:inst61|RegisterX:inst11|data[29]                                                 ; CPU:inst61|RegisterX:inst11|data[29]                           ; btn2         ; btn2        ; 0.000        ; 0.036      ; 0.424      ;
; 0.304  ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[3]                        ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[3]  ; btn2         ; btn2        ; 0.000        ; 0.036      ; 0.424      ;
; 0.304  ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[17]                        ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[17]  ; btn2         ; btn2        ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[19]                        ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[19]  ; btn2         ; btn2        ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[27]                        ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[27]  ; btn2         ; btn2        ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[21]                        ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[21]  ; btn2         ; btn2        ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[5]                        ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[5]  ; btn2         ; btn2        ; 0.000        ; 0.036      ; 0.424      ;
; 0.304  ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[6]                         ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[6]   ; btn2         ; btn2        ; 0.000        ; 0.037      ; 0.425      ;
; 0.305  ; CPU:inst61|RegisterX:inst11|data[27]                                                 ; CPU:inst61|RegisterX:inst11|data[27]                           ; btn2         ; btn2        ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; CPU:inst61|RegisterX:inst11|data[2]                                                  ; CPU:inst61|RegisterX:inst11|data[2]                            ; btn2         ; btn2        ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; CPU:inst61|RegisterX:inst11|data[19]                                                 ; CPU:inst61|RegisterX:inst11|data[19]                           ; btn2         ; btn2        ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; CPU:inst61|RegisterX:inst11|data[17]                                                 ; CPU:inst61|RegisterX:inst11|data[17]                           ; btn2         ; btn2        ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; CPU:inst61|RegisterX:inst11|data[8]                                                  ; CPU:inst61|RegisterX:inst11|data[8]                            ; btn2         ; btn2        ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; CPU:inst61|RegisterX:inst11|data[9]                                                  ; CPU:inst61|RegisterX:inst11|data[9]                            ; btn2         ; btn2        ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; CPU:inst61|RegisterX:inst11|data[14]                                                 ; CPU:inst61|RegisterX:inst11|data[14]                           ; btn2         ; btn2        ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; CPU:inst61|RegisterX:inst11|data[21]                                                 ; CPU:inst61|RegisterX:inst11|data[21]                           ; btn2         ; btn2        ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[9]                         ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[9]   ; btn2         ; btn2        ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[8]                         ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[8]   ; btn2         ; btn2        ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[7]                        ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[7]  ; btn2         ; btn2        ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[16]                        ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[16]  ; btn2         ; btn2        ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[17]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[17] ; btn2         ; btn2        ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[18]                        ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[18]  ; btn2         ; btn2        ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[19]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[19] ; btn2         ; btn2        ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[22]                        ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[22]  ; btn2         ; btn2        ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[21]                       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[21] ; btn2         ; btn2        ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[14]                        ; CPU:inst61|GPR32x32:inst54|GPR:inst|RegisterX:inst63|data[14]  ; btn2         ; btn2        ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[6]                        ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[6]  ; btn2         ; btn2        ; 0.000        ; 0.036      ; 0.425      ;
; 0.306  ; CPU:inst61|RegisterX:inst11|data[16]                                                 ; CPU:inst61|RegisterX:inst11|data[16]                           ; btn2         ; btn2        ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; CPU:inst61|RegisterX:inst11|data[4]                                                  ; CPU:inst61|RegisterX:inst11|data[4]                            ; btn2         ; btn2        ; 0.000        ; 0.037      ; 0.427      ;
; 0.306  ; CPU:inst61|RegisterX:inst11|data[18]                                                 ; CPU:inst61|RegisterX:inst11|data[18]                           ; btn2         ; btn2        ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; CPU:inst61|RegisterX:inst11|data[10]                                                 ; CPU:inst61|RegisterX:inst11|data[10]                           ; btn2         ; btn2        ; 0.000        ; 0.037      ; 0.427      ;
; 0.306  ; CPU:inst61|RegisterX:inst11|data[23]                                                 ; CPU:inst61|RegisterX:inst11|data[23]                           ; btn2         ; btn2        ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; CPU:inst61|RegisterX:inst11|data[12]                                                 ; CPU:inst61|RegisterX:inst11|data[12]                           ; btn2         ; btn2        ; 0.000        ; 0.037      ; 0.427      ;
; 0.306  ; CPU:inst61|RegisterX:inst11|data[22]                                                 ; CPU:inst61|RegisterX:inst11|data[22]                           ; btn2         ; btn2        ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; CPU:inst61|RegisterX:inst11|data[25]                                                 ; CPU:inst61|RegisterX:inst11|data[25]                           ; btn2         ; btn2        ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[9]                        ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst63|data[9]  ; btn2         ; btn2        ; 0.000        ; 0.036      ; 0.426      ;
+--------+--------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'btn2'                                                                                                ;
+--------+--------------+----------------+------------+-------+------------+----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                               ;
+--------+--------------+----------------+------------+-------+------------+----------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; btn2  ; Rise       ; btn2                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[10]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[11]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[12]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[13]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[14]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[15]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[16]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[17]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[18]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[19]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[20]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[21]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[22]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[23]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[24]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[25]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[26]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[27]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[28]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[29]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[30]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[31]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[6]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[7]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[8]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst140|data[9]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[10]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[11]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[12]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[13]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[14]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[15]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[16]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[17]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[18]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[19]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[20]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[21]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[22]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[23]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[24]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[25]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[26]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[27]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[28]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[29]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[30]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[31]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[6]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[7]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[8]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst141|data[9]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[27] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[28] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[29] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[30] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[31] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181282|data[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181284|data[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181284|data[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; btn2  ; Fall       ; CPU:inst61|GPR32x32:inst54|GPR:inst1|RegisterX:inst15181284|data[11] ;
+--------+--------------+----------------+------------+-------+------------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                               ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk   ; Rise       ; clk                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[0]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[10]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[11]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[12]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[13]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[14]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[15]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[16]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[17]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[18]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[19]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[1]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[20]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[21]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[22]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[23]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[24]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[25]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[26]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[27]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[28]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[29]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[2]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[30]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[31]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[3]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[4]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[5]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[6]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[7]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[8]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[9]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a10~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a11~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a15~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a19~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a1~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a21~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a23~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a25~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a25~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a26~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a26~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a26~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a28~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a28~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a3~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a5~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a8~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a8~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk   ; Rise       ; inst42                                                                                                        ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a0~porta_we_reg        ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a17~porta_we_reg       ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a28~porta_address_reg0 ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a28~porta_we_reg       ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[0]                           ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[17]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[18]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[28]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[29]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|q_a[2]                           ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a10~porta_we_reg       ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a11~porta_we_reg       ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; RAM002:inst65|altsyncram:altsyncram_component|altsyncram_27s3:auto_generated|ram_block1a13~porta_we_reg       ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; btn2      ; clk        ; 0.127 ; 0.703 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Hold Times                                                             ;
+-----------+------------+-------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+--------+------------+-----------------+
; btn2      ; clk        ; 0.083 ; -0.485 ; Rise       ; clk             ;
+-----------+------------+-------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; LED[*]    ; btn2       ; 10.062 ; 10.513 ; Fall       ; btn2            ;
;  LED[0]   ; btn2       ; 9.453  ; 9.641  ; Fall       ; btn2            ;
;  LED[1]   ; btn2       ; 8.765  ; 8.959  ; Fall       ; btn2            ;
;  LED[2]   ; btn2       ; 10.062 ; 10.513 ; Fall       ; btn2            ;
;  LED[3]   ; btn2       ; 9.297  ; 9.551  ; Fall       ; btn2            ;
;  LED[4]   ; btn2       ; 9.282  ; 9.426  ; Fall       ; btn2            ;
;  LED[5]   ; btn2       ; 8.955  ; 9.221  ; Fall       ; btn2            ;
;  LED[6]   ; btn2       ; 9.510  ; 9.694  ; Fall       ; btn2            ;
;  LED[7]   ; btn2       ; 8.409  ; 8.663  ; Fall       ; btn2            ;
;  LED[8]   ; btn2       ; 9.507  ; 9.785  ; Fall       ; btn2            ;
;  LED[9]   ; btn2       ; 9.134  ; 9.274  ; Fall       ; btn2            ;
; a0        ; btn2       ; 5.694  ; 5.744  ; Fall       ; btn2            ;
; a1        ; btn2       ; 5.622  ; 5.648  ; Fall       ; btn2            ;
; b0        ; btn2       ; 5.691  ; 5.735  ; Fall       ; btn2            ;
; b1        ; btn2       ; 5.598  ; 5.666  ; Fall       ; btn2            ;
; c0        ; btn2       ; 5.864  ; 5.818  ; Fall       ; btn2            ;
; c1        ; btn2       ; 5.777  ; 5.772  ; Fall       ; btn2            ;
; d0        ; btn2       ; 5.721  ; 5.756  ; Fall       ; btn2            ;
; d1        ; btn2       ; 5.623  ; 5.655  ; Fall       ; btn2            ;
; e0        ; btn2       ; 5.759  ; 5.923  ; Fall       ; btn2            ;
; e1        ; btn2       ; 5.602  ; 5.645  ; Fall       ; btn2            ;
; f0        ; btn2       ; 5.844  ; 6.017  ; Fall       ; btn2            ;
; f1        ; btn2       ; 5.890  ; 5.891  ; Fall       ; btn2            ;
; g0        ; btn2       ; 6.054  ; 5.988  ; Fall       ; btn2            ;
; g1        ; btn2       ; 5.838  ; 5.811  ; Fall       ; btn2            ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LED[*]    ; btn2       ; 5.502 ; 5.602 ; Fall       ; btn2            ;
;  LED[0]   ; btn2       ; 6.320 ; 6.492 ; Fall       ; btn2            ;
;  LED[1]   ; btn2       ; 6.267 ; 6.468 ; Fall       ; btn2            ;
;  LED[2]   ; btn2       ; 7.303 ; 7.773 ; Fall       ; btn2            ;
;  LED[3]   ; btn2       ; 6.043 ; 6.199 ; Fall       ; btn2            ;
;  LED[4]   ; btn2       ; 6.176 ; 6.306 ; Fall       ; btn2            ;
;  LED[5]   ; btn2       ; 5.502 ; 5.602 ; Fall       ; btn2            ;
;  LED[6]   ; btn2       ; 6.235 ; 6.349 ; Fall       ; btn2            ;
;  LED[7]   ; btn2       ; 5.624 ; 5.765 ; Fall       ; btn2            ;
;  LED[8]   ; btn2       ; 6.454 ; 6.651 ; Fall       ; btn2            ;
;  LED[9]   ; btn2       ; 6.142 ; 6.358 ; Fall       ; btn2            ;
; a0        ; btn2       ; 5.219 ; 5.269 ; Fall       ; btn2            ;
; a1        ; btn2       ; 5.222 ; 5.244 ; Fall       ; btn2            ;
; b0        ; btn2       ; 5.218 ; 5.264 ; Fall       ; btn2            ;
; b1        ; btn2       ; 5.215 ; 5.247 ; Fall       ; btn2            ;
; c0        ; btn2       ; 5.381 ; 5.427 ; Fall       ; btn2            ;
; c1        ; btn2       ; 5.341 ; 5.376 ; Fall       ; btn2            ;
; d0        ; btn2       ; 5.269 ; 5.333 ; Fall       ; btn2            ;
; d1        ; btn2       ; 5.219 ; 5.246 ; Fall       ; btn2            ;
; e0        ; btn2       ; 5.468 ; 5.445 ; Fall       ; btn2            ;
; e1        ; btn2       ; 5.222 ; 5.240 ; Fall       ; btn2            ;
; f0        ; btn2       ; 5.359 ; 5.408 ; Fall       ; btn2            ;
; f1        ; btn2       ; 5.450 ; 5.496 ; Fall       ; btn2            ;
; g0        ; btn2       ; 5.446 ; 5.391 ; Fall       ; btn2            ;
; g1        ; btn2       ; 5.428 ; 5.385 ; Fall       ; btn2            ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                               ;
+------------------+------------+--------+----------+---------+---------------------+
; Clock            ; Setup      ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+------------+--------+----------+---------+---------------------+
; Worst-case Slack ; -13.065    ; -0.123 ; N/A      ; N/A     ; -3.000              ;
;  btn2            ; -13.065    ; -0.105 ; N/A      ; N/A     ; -3.000              ;
;  clk             ; -4.186     ; -0.123 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -10825.405 ; -0.962 ; 0.0      ; 0.0     ; -1498.844           ;
;  btn2            ; -10617.593 ; -0.839 ; N/A      ; N/A     ; -1405.293           ;
;  clk             ; -207.812   ; -0.123 ; N/A      ; N/A     ; -177.920            ;
+------------------+------------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; btn2      ; clk        ; 0.460 ; 0.770 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Hold Times                                                             ;
+-----------+------------+-------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+--------+------------+-----------------+
; btn2      ; clk        ; 0.083 ; -0.332 ; Rise       ; clk             ;
+-----------+------------+-------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; LED[*]    ; btn2       ; 16.258 ; 16.540 ; Fall       ; btn2            ;
;  LED[0]   ; btn2       ; 15.556 ; 15.505 ; Fall       ; btn2            ;
;  LED[1]   ; btn2       ; 14.332 ; 14.370 ; Fall       ; btn2            ;
;  LED[2]   ; btn2       ; 16.258 ; 16.540 ; Fall       ; btn2            ;
;  LED[3]   ; btn2       ; 15.101 ; 15.215 ; Fall       ; btn2            ;
;  LED[4]   ; btn2       ; 15.071 ; 15.075 ; Fall       ; btn2            ;
;  LED[5]   ; btn2       ; 14.594 ; 14.724 ; Fall       ; btn2            ;
;  LED[6]   ; btn2       ; 15.449 ; 15.474 ; Fall       ; btn2            ;
;  LED[7]   ; btn2       ; 13.679 ; 13.782 ; Fall       ; btn2            ;
;  LED[8]   ; btn2       ; 15.516 ; 15.647 ; Fall       ; btn2            ;
;  LED[9]   ; btn2       ; 14.787 ; 14.854 ; Fall       ; btn2            ;
; a0        ; btn2       ; 9.022  ; 9.003  ; Fall       ; btn2            ;
; a1        ; btn2       ; 8.937  ; 8.915  ; Fall       ; btn2            ;
; b0        ; btn2       ; 9.016  ; 8.993  ; Fall       ; btn2            ;
; b1        ; btn2       ; 8.918  ; 8.913  ; Fall       ; btn2            ;
; c0        ; btn2       ; 9.345  ; 9.249  ; Fall       ; btn2            ;
; c1        ; btn2       ; 9.230  ; 9.124  ; Fall       ; btn2            ;
; d0        ; btn2       ; 9.159  ; 9.096  ; Fall       ; btn2            ;
; d1        ; btn2       ; 8.946  ; 8.916  ; Fall       ; btn2            ;
; e0        ; btn2       ; 9.330  ; 9.306  ; Fall       ; btn2            ;
; e1        ; btn2       ; 8.910  ; 8.871  ; Fall       ; btn2            ;
; f0        ; btn2       ; 9.505  ; 9.511  ; Fall       ; btn2            ;
; f1        ; btn2       ; 9.421  ; 9.307  ; Fall       ; btn2            ;
; g0        ; btn2       ; 9.575  ; 9.604  ; Fall       ; btn2            ;
; g1        ; btn2       ; 9.219  ; 9.271  ; Fall       ; btn2            ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LED[*]    ; btn2       ; 5.502 ; 5.602 ; Fall       ; btn2            ;
;  LED[0]   ; btn2       ; 6.320 ; 6.492 ; Fall       ; btn2            ;
;  LED[1]   ; btn2       ; 6.267 ; 6.468 ; Fall       ; btn2            ;
;  LED[2]   ; btn2       ; 7.303 ; 7.773 ; Fall       ; btn2            ;
;  LED[3]   ; btn2       ; 6.043 ; 6.199 ; Fall       ; btn2            ;
;  LED[4]   ; btn2       ; 6.176 ; 6.306 ; Fall       ; btn2            ;
;  LED[5]   ; btn2       ; 5.502 ; 5.602 ; Fall       ; btn2            ;
;  LED[6]   ; btn2       ; 6.235 ; 6.349 ; Fall       ; btn2            ;
;  LED[7]   ; btn2       ; 5.624 ; 5.765 ; Fall       ; btn2            ;
;  LED[8]   ; btn2       ; 6.454 ; 6.651 ; Fall       ; btn2            ;
;  LED[9]   ; btn2       ; 6.142 ; 6.358 ; Fall       ; btn2            ;
; a0        ; btn2       ; 5.219 ; 5.269 ; Fall       ; btn2            ;
; a1        ; btn2       ; 5.222 ; 5.244 ; Fall       ; btn2            ;
; b0        ; btn2       ; 5.218 ; 5.264 ; Fall       ; btn2            ;
; b1        ; btn2       ; 5.215 ; 5.247 ; Fall       ; btn2            ;
; c0        ; btn2       ; 5.381 ; 5.427 ; Fall       ; btn2            ;
; c1        ; btn2       ; 5.341 ; 5.376 ; Fall       ; btn2            ;
; d0        ; btn2       ; 5.269 ; 5.333 ; Fall       ; btn2            ;
; d1        ; btn2       ; 5.219 ; 5.246 ; Fall       ; btn2            ;
; e0        ; btn2       ; 5.468 ; 5.445 ; Fall       ; btn2            ;
; e1        ; btn2       ; 5.222 ; 5.240 ; Fall       ; btn2            ;
; f0        ; btn2       ; 5.359 ; 5.408 ; Fall       ; btn2            ;
; f1        ; btn2       ; 5.450 ; 5.496 ; Fall       ; btn2            ;
; g0        ; btn2       ; 5.446 ; 5.391 ; Fall       ; btn2            ;
; g1        ; btn2       ; 5.428 ; 5.385 ; Fall       ; btn2            ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HS            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VS            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; a0            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b0            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; c0            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; d0            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; e0            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f0            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g0            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; a1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; c1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; d1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; e1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BLUE[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BLUE[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BLUE[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BLUE[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GREEN[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GREEN[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GREEN[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GREEN[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RED[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RED[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RED[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RED[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; ps2_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ps2_data                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; btn2                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; a0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; b0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; c0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; d0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; e0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; f0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; g0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; a1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; b1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; c1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; d1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; e1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; f1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; g1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; BLUE[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; BLUE[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; BLUE[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; BLUE[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; GREEN[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; GREEN[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; GREEN[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; GREEN[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LED[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LED[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LED[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LED[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LED[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LED[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-09 s                  ; 3.41e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-09 s                 ; 3.41e-09 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; RED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; RED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; RED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; RED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; a0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; b0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; c0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; d0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; e0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; f0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; g0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; a1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; b1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; c1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; d1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; e1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; f1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; g1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; BLUE[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; BLUE[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; BLUE[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; BLUE[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; GREEN[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; GREEN[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; GREEN[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; GREEN[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LED[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LED[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LED[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LED[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LED[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LED[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; RED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; RED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; RED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; RED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; btn2       ; btn2     ; 0        ; 0        ; 0        ; 352458   ;
; clk        ; btn2     ; 0        ; 0        ; 32       ; 0        ;
; btn2       ; clk      ; 1        ; 449      ; 0        ; 0        ;
; clk        ; clk      ; 32       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; btn2       ; btn2     ; 0        ; 0        ; 0        ; 352458   ;
; clk        ; btn2     ; 0        ; 0        ; 32       ; 0        ;
; btn2       ; clk      ; 1        ; 449      ; 0        ; 0        ;
; clk        ; clk      ; 32       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 24    ; 24   ;
; Unconstrained Output Port Paths ; 426   ; 426  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Fri Nov 15 11:15:29 2024
Info: Command: quartus_sta vga_keyboard -c vga_keyboard
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'vga_keyboard.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name btn2 btn2
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -13.065
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -13.065          -10617.593 btn2 
    Info (332119):    -4.186            -207.812 clk 
Info (332146): Worst-case hold slack is 0.050
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.050               0.000 clk 
    Info (332119):     0.083               0.000 btn2 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1233.000 btn2 
    Info (332119):    -3.000            -177.920 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -11.525
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -11.525           -9381.803 btn2 
    Info (332119):    -3.783            -183.488 clk 
Info (332146): Worst-case hold slack is 0.071
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.071               0.000 clk 
    Info (332119):     0.090               0.000 btn2 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1233.000 btn2 
    Info (332119):    -3.000            -177.920 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.906
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.906           -5592.348 btn2 
    Info (332119):    -2.530            -105.311 clk 
Info (332146): Worst-case hold slack is -0.123
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.123              -0.123 clk 
    Info (332119):    -0.105              -0.839 btn2 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1405.293 btn2 
    Info (332119):    -3.000             -93.551 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4654 megabytes
    Info: Processing ended: Fri Nov 15 11:15:33 2024
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


