

================================================================
== Vitis HLS Report for 'flt_interleave_manual_seq'
================================================================
* Date:           Fri Jun  7 17:45:52 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        morflt
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.352 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4371|     7539|  43.710 us|  75.390 us|  4372|  7540|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                                              |                                                                                    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                                           Instance                                           |                                       Module                                       |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_86  |flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3  |     3569|     3569|  35.690 us|  35.690 us|  3569|  3569|       no|
        |grp_flt_interleave_manual_seq_Pipeline_WRITE_fu_94                                            |flt_interleave_manual_seq_Pipeline_WRITE                                            |      398|      398|   3.980 us|   3.980 us|   398|   398|       no|
        |grp_flt_interleave_manual_seq_Pipeline_LOAD_fu_115                                            |flt_interleave_manual_seq_Pipeline_LOAD                                             |     3566|     3566|  35.660 us|  35.660 us|  3566|  3566|       no|
        |grp_flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2_fu_137                 |flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2                  |      400|      400|   4.000 us|   4.000 us|   400|   400|       no|
        +----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       16|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|     2|      349|     1002|    0|
|Memory               |       11|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      416|    -|
|Register             |        -|     -|       22|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       11|     2|      371|     1434|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                           Instance                                           |                                       Module                                       | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                                                                               |control_s_axi                                                                       |        0|   0|   50|   44|    0|
    |grp_flt_interleave_manual_seq_Pipeline_LOAD_fu_115                                            |flt_interleave_manual_seq_Pipeline_LOAD                                             |        0|   0|   23|   99|    0|
    |grp_flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_86  |flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3  |        0|   1|  209|  463|    0|
    |grp_flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2_fu_137                 |flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2                  |        0|   1|   46|  213|    0|
    |grp_flt_interleave_manual_seq_Pipeline_WRITE_fu_94                                            |flt_interleave_manual_seq_Pipeline_WRITE                                            |        0|   0|   21|  183|    0|
    +----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                                         |                                                                                    |        0|   2|  349| 1002|    0|
    +----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |tmpx_V_U  |tmpx_V_RAM_T2P_BRAM_1R1W  |        2|  0|   0|    0|  3564|    8|     1|        28512|
    |tmpy_V_U  |tmpy_V_RAM_AUTO_1R1W      |        1|  0|   0|    0|   396|   11|     1|         4356|
    |x_x0_V_U  |x_x0_V_RAM_AUTO_1R1W      |        1|  0|   0|    0|   396|    8|     1|         3168|
    |x_x1_V_U  |x_x0_V_RAM_AUTO_1R1W      |        1|  0|   0|    0|   396|    8|     1|         3168|
    |x_x2_V_U  |x_x0_V_RAM_AUTO_1R1W      |        1|  0|   0|    0|   396|    8|     1|         3168|
    |x_x3_V_U  |x_x0_V_RAM_AUTO_1R1W      |        1|  0|   0|    0|   396|    8|     1|         3168|
    |x_x4_V_U  |x_x0_V_RAM_AUTO_1R1W      |        1|  0|   0|    0|   396|    8|     1|         3168|
    |x_x5_V_U  |x_x0_V_RAM_AUTO_1R1W      |        1|  0|   0|    0|   396|    8|     1|         3168|
    |x_x6_V_U  |x_x0_V_RAM_AUTO_1R1W      |        1|  0|   0|    0|   396|    8|     1|         3168|
    |x_x7_V_U  |x_x0_V_RAM_AUTO_1R1W      |        1|  0|   0|    0|   396|    8|     1|         3168|
    +----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                          |       11|  0|   0|    0|  7128|   83|    10|        58212|
    +----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln885_fu_149_p2              |         +|   0|  0|  12|           4|           4|
    |ap_block_state5_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  16|           6|           6|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  37|          7|    1|          7|
    |ap_done          |   9|          2|    1|          2|
    |tmpx_V_address0  |  14|          3|   12|         36|
    |tmpx_V_ce0       |  14|          3|    1|          3|
    |tmpx_V_we0       |   9|          2|    1|          2|
    |tmpy_V_address0  |  14|          3|    9|         27|
    |tmpy_V_ce0       |  14|          3|    1|          3|
    |tmpy_V_we0       |   9|          2|    1|          2|
    |x_x0_V_address0  |  14|          3|    9|         27|
    |x_x0_V_ce0       |  14|          3|    1|          3|
    |x_x0_V_we0       |   9|          2|    1|          2|
    |x_x1_V_address0  |  14|          3|    9|         27|
    |x_x1_V_ce0       |  14|          3|    1|          3|
    |x_x1_V_we0       |   9|          2|    1|          2|
    |x_x2_V_address0  |  14|          3|    9|         27|
    |x_x2_V_ce0       |  14|          3|    1|          3|
    |x_x2_V_we0       |   9|          2|    1|          2|
    |x_x3_V_address0  |  14|          3|    9|         27|
    |x_x3_V_ce0       |  14|          3|    1|          3|
    |x_x3_V_we0       |   9|          2|    1|          2|
    |x_x4_V_address0  |  14|          3|    9|         27|
    |x_x4_V_ce0       |  14|          3|    1|          3|
    |x_x4_V_we0       |   9|          2|    1|          2|
    |x_x5_V_address0  |  14|          3|    9|         27|
    |x_x5_V_ce0       |  14|          3|    1|          3|
    |x_x5_V_we0       |   9|          2|    1|          2|
    |x_x6_V_address0  |  14|          3|    9|         27|
    |x_x6_V_ce0       |  14|          3|    1|          3|
    |x_x6_V_we0       |   9|          2|    1|          2|
    |x_x7_V_address0  |  14|          3|    9|         27|
    |x_x7_V_ce0       |  14|          3|    1|          3|
    |x_x7_V_we0       |   9|          2|    1|          2|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 416|         89|  115|        338|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                                    Name                                                   | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                                                  |  6|   0|    6|          0|
    |ap_done_reg                                                                                                |  1|   0|    1|          0|
    |ap_rst_n_inv                                                                                               |  1|   0|    1|          0|
    |ap_rst_reg_1                                                                                               |  1|   0|    1|          0|
    |ap_rst_reg_2                                                                                               |  1|   0|    1|          0|
    |grp_flt_interleave_manual_seq_Pipeline_LOAD_fu_115_ap_start_reg                                            |  1|   0|    1|          0|
    |grp_flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_86_ap_start_reg  |  1|   0|    1|          0|
    |grp_flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2_fu_137_ap_start_reg                 |  1|   0|    1|          0|
    |grp_flt_interleave_manual_seq_Pipeline_WRITE_fu_94_ap_start_reg                                            |  1|   0|    1|          0|
    |x_sel_V                                                                                                    |  4|   0|    4|          0|
    |x_sel_V_load_reg_165                                                                                       |  4|   0|    4|          0|
    +-----------------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                                      | 22|   0|   22|          0|
    +-----------------------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+---------------------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   |       Source Object       |    C Type    |
+-----------------------+-----+-----+---------------+---------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|                    control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|                    control|        scalar|
|s_axi_control_AWADDR   |   in|    5|          s_axi|                    control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|                    control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|                    control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|                    control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|                    control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|                    control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|                    control|        scalar|
|s_axi_control_ARADDR   |   in|    5|          s_axi|                    control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|                    control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|                    control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|                    control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|                    control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|                    control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|                    control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|                    control|        scalar|
|ap_local_block         |  out|    1|  ap_ctrl_chain|  flt_interleave_manual_seq|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_chain|  flt_interleave_manual_seq|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|  flt_interleave_manual_seq|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|  flt_interleave_manual_seq|  return value|
|x_in_Addr_A            |  out|   32|           bram|                       x_in|         array|
|x_in_EN_A              |  out|    1|           bram|                       x_in|         array|
|x_in_WEN_A             |  out|    1|           bram|                       x_in|         array|
|x_in_Din_A             |  out|    8|           bram|                       x_in|         array|
|x_in_Dout_A            |   in|    8|           bram|                       x_in|         array|
|x_in_Clk_A             |  out|    1|           bram|                       x_in|         array|
|x_in_Rst_A             |  out|    1|           bram|                       x_in|         array|
|y_Addr_A               |  out|   32|           bram|                          y|         array|
|y_EN_A                 |  out|    1|           bram|                          y|         array|
|y_WEN_A                |  out|    2|           bram|                          y|         array|
|y_Din_A                |  out|   16|           bram|                          y|         array|
|y_Dout_A               |   in|   16|           bram|                          y|         array|
|y_Clk_A                |  out|    1|           bram|                          y|         array|
|y_Rst_A                |  out|    1|           bram|                          y|         array|
+-----------------------+-----+-----+---------------+---------------------------+--------------+

