Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: TOP_UART.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOP_UART.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOP_UART"
Output Format                      : NGC
Target Device                      : xc3s250e-5-tq144

---- Source Options
Top Module Name                    : TOP_UART
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/luca/ISE_ws/UART/cont_modn.vhd" in Library work.
Architecture behavioral of Entity counter_modn is up to date.
Compiling vhdl file "/home/luca/ISE_ws/UART/clk_filter_byCounter.vhd" in Library work.
Architecture structural of Entity clk_filter_by_counter is up to date.
Compiling vhdl file "/home/luca/ISE_ws/UART/cathodes_manager.vhd" in Library work.
Architecture behavioral of Entity cathodes_manager is up to date.
Compiling vhdl file "/home/luca/ISE_ws/UART/anodes_manager.vhd" in Library work.
Architecture behavioral of Entity anodes_manager is up to date.
Compiling vhdl file "/home/luca/ISE_ws/UART/reg.vhd" in Library work.
Architecture behavioral of Entity reg is up to date.
Compiling vhdl file "/home/luca/ISE_ws/UART/RS232RefComp.vhd" in Library work.
Architecture behavioral of Entity rs232refcomp is up to date.
Compiling vhdl file "/home/luca/ISE_ws/UART/display_seven_segments.vhd" in Library work.
Architecture structural of Entity display_seven_segments is up to date.
Compiling vhdl file "/home/luca/ISE_ws/UART/TOP_ALU_UART.vhd" in Library work.
Entity <top_uart> compiled.
Entity <top_uart> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <TOP_UART> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <reg> in library <work> (architecture <behavioral>) with generics.
	width = 8

Analyzing hierarchy for entity <Rs232RefComp> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <display_seven_segments> in library <work> (architecture <structural>) with generics.
	clock_frequency_in = 50000000
	clock_frequency_out = 400

Analyzing hierarchy for entity <clk_filter_by_Counter> in library <work> (architecture <structural>) with generics.
	clock_frequency_in = 50000000
	clock_frequency_out = 400

Analyzing hierarchy for entity <Counter_ModN> in library <work> (architecture <behavioral>) with generics.
	N = 4

Analyzing hierarchy for entity <cathodes_manager> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <anodes_manager> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Counter_ModN> in library <work> (architecture <behavioral>) with generics.
	N = 125000


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <TOP_UART> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "/home/luca/ISE_ws/UART/TOP_ALU_UART.vhd" line 202: Unconnected output port 'TXD' of component 'Rs232RefComp'.
Entity <TOP_UART> analyzed. Unit <TOP_UART> generated.

Analyzing generic Entity <reg> in library <work> (Architecture <behavioral>).
	width = 8
Entity <reg> analyzed. Unit <reg> generated.

Analyzing Entity <Rs232RefComp> in library <work> (Architecture <behavioral>).
Entity <Rs232RefComp> analyzed. Unit <Rs232RefComp> generated.

Analyzing generic Entity <display_seven_segments> in library <work> (Architecture <structural>).
	clock_frequency_in = 50000000
	clock_frequency_out = 400
WARNING:Xst:753 - "/home/luca/ISE_ws/UART/display_seven_segments.vhd" line 102: Unconnected output port 'res_out' of component 'Counter_ModN'.
WARNING:Xst:752 - "/home/luca/ISE_ws/UART/display_seven_segments.vhd" line 102: Unconnected input port 'set_cmd' of component 'Counter_ModN' is tied to default value.
WARNING:Xst:752 - "/home/luca/ISE_ws/UART/display_seven_segments.vhd" line 102: Unconnected input port 'val_set' of component 'Counter_ModN' is tied to default value.
Entity <display_seven_segments> analyzed. Unit <display_seven_segments> generated.

Analyzing generic Entity <clk_filter_by_Counter> in library <work> (Architecture <structural>).
	clock_frequency_in = 50000000
	clock_frequency_out = 400
WARNING:Xst:752 - "/home/luca/ISE_ws/UART/clk_filter_byCounter.vhd" line 62: Unconnected input port 'set_cmd' of component 'Counter_ModN' is tied to default value.
WARNING:Xst:752 - "/home/luca/ISE_ws/UART/clk_filter_byCounter.vhd" line 62: Unconnected input port 'val_set' of component 'Counter_ModN' is tied to default value.
WARNING:Xst:753 - "/home/luca/ISE_ws/UART/clk_filter_byCounter.vhd" line 62: Unconnected output port 'counter' of component 'Counter_ModN'.
Entity <clk_filter_by_Counter> analyzed. Unit <clk_filter_by_Counter> generated.

Analyzing generic Entity <Counter_ModN.2> in library <work> (Architecture <behavioral>).
	N = 125000
Entity <Counter_ModN.2> analyzed. Unit <Counter_ModN.2> generated.

Analyzing generic Entity <Counter_ModN.1> in library <work> (Architecture <behavioral>).
	N = 4
WARNING:Xst:1610 - "/home/luca/ISE_ws/UART/cont_modn.vhd" line 47: Width mismatch. <counter> has a width of 2 bits but assigned expression is 3-bit wide.
WARNING:Xst:1610 - "/home/luca/ISE_ws/UART/cont_modn.vhd" line 58: Width mismatch. <c> has a width of 3 bits but assigned expression is 2-bit wide.
Entity <Counter_ModN.1> analyzed. Unit <Counter_ModN.1> generated.

Analyzing Entity <cathodes_manager> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "/home/luca/ISE_ws/UART/cathodes_manager.vhd" line 80: Mux is complete : default of case is discarded
INFO:Xst:1561 - "/home/luca/ISE_ws/UART/cathodes_manager.vhd" line 106: Mux is complete : default of case is discarded
Entity <cathodes_manager> analyzed. Unit <cathodes_manager> generated.

Analyzing Entity <anodes_manager> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "/home/luca/ISE_ws/UART/anodes_manager.vhd" line 57: Mux is complete : default of case is discarded
Entity <anodes_manager> analyzed. Unit <anodes_manager> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <reg>.
    Related source file is "/home/luca/ISE_ws/UART/reg.vhd".
    Found 8-bit register for signal <reg_signal>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <reg> synthesized.


Synthesizing Unit <Rs232RefComp>.
    Related source file is "/home/luca/ISE_ws/UART/RS232RefComp.vhd".
    Found finite state machine <FSM_0> for signal <sttCur>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | tClk                      (rising_edge)        |
    | Reset              | RST                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | sttidle                                        |
    | Power Up State     | sttidle                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <stbeCur>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RST                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | stbeidle                                       |
    | Power Up State     | stbeidle                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <strCur>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | rClk                      (rising_edge)        |
    | Reset              | RST                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | stridle                                        |
    | Power Up State     | stridle                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <TBE>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 1-bit register for signal <FE>.
    Found 1-bit register for signal <OE>.
    Found 1-bit register for signal <PE>.
    Found 1-bit register for signal <RDA>.
    Found 9-bit up counter for signal <clkDiv>.
    Found 4-bit up counter for signal <ctr>.
    Found 4-bit up counter for signal <dataCtr>.
    Found 1-bit xor8 for signal <par$xor0000> created at line 117.
    Found 1-bit xor9 for signal <parError$xor0000> created at line 114.
    Found 1-bit register for signal <rClk>.
    Found 4-bit up counter for signal <rClkDiv>.
    Found 8-bit register for signal <rdReg>.
    Found 10-bit register for signal <rdSReg>.
    Found 4-bit up counter for signal <tfCtr>.
    Found 11-bit register for signal <tfSReg>.
    Summary:
	inferred   3 Finite State Machine(s).
	inferred   5 Counter(s).
	inferred  34 D-type flip-flop(s).
	inferred   2 Xor(s).
Unit <Rs232RefComp> synthesized.


Synthesizing Unit <Counter_ModN_1>.
    Related source file is "/home/luca/ISE_ws/UART/cont_modn.vhd".
    Found 3-bit register for signal <c>.
    Found 3-bit adder for signal <c$addsub0000> created at line 66.
    Found 1-bit register for signal <res_out_temp>.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Counter_ModN_1> synthesized.


Synthesizing Unit <cathodes_manager>.
    Related source file is "/home/luca/ISE_ws/UART/cathodes_manager.vhd".
    Found 16x7-bit ROM for signal <cathodes_for_digit>.
    Found 4-bit 4-to-1 multiplexer for signal <nibble>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Multiplexer(s).
Unit <cathodes_manager> synthesized.


Synthesizing Unit <anodes_manager>.
    Related source file is "/home/luca/ISE_ws/UART/anodes_manager.vhd".
    Found 1-of-4 decoder for signal <anodes_swhitching>.
    Summary:
	inferred   1 Decoder(s).
Unit <anodes_manager> synthesized.


Synthesizing Unit <Counter_ModN_2>.
    Related source file is "/home/luca/ISE_ws/UART/cont_modn.vhd".
    Found 17-bit register for signal <c>.
    Found 17-bit adder for signal <c$addsub0000> created at line 66.
    Found 1-bit register for signal <res_out_temp>.
    Summary:
	inferred  18 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Counter_ModN_2> synthesized.


Synthesizing Unit <clk_filter_by_Counter>.
    Related source file is "/home/luca/ISE_ws/UART/clk_filter_byCounter.vhd".
Unit <clk_filter_by_Counter> synthesized.


Synthesizing Unit <display_seven_segments>.
    Related source file is "/home/luca/ISE_ws/UART/display_seven_segments.vhd".
Unit <display_seven_segments> synthesized.


Synthesizing Unit <TOP_UART>.
    Related source file is "/home/luca/ISE_ws/UART/TOP_ALU_UART.vhd".
WARNING:Xst:1780 - Signal <temp_read> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <state> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <start> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <next_state> is used but never assigned. This sourceless signal will be automatically connected to value 00.
    Found 1-bit register for signal <RD_TEMP>.
    Found 1-bit register for signal <RD_TEMP2>.
    Found 1-bit register for signal <WR_TEMP>.
    Found 1-bit register for signal <WR_TEMP2>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <TOP_UART> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 2
 17-bit adder                                          : 1
 3-bit adder                                           : 1
# Counters                                             : 10
 4-bit up counter                                      : 8
 9-bit up counter                                      : 2
# Registers                                            : 26
 1-bit register                                        : 16
 10-bit register                                       : 2
 11-bit register                                       : 2
 17-bit register                                       : 1
 3-bit register                                        : 1
 8-bit register                                        : 4
# Latches                                              : 2
 1-bit latch                                           : 2
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1
# Xors                                                 : 4
 1-bit xor8                                            : 2
 1-bit xor9                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <rs233/strCur/FSM> on signal <strCur[1:2]> with gray encoding.
Optimizing FSM <rs2332/strCur/FSM> on signal <strCur[1:2]> with gray encoding.
---------------------------
 State         | Encoding
---------------------------
 stridle       | 00
 streightdelay | 01
 strgetdata    | 11
 strcheckstop  | 10
---------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <rs233/stbeCur/FSM> on signal <stbeCur[1:2]> with gray encoding.
Optimizing FSM <rs2332/stbeCur/FSM> on signal <stbeCur[1:2]> with gray encoding.
---------------------------
 State         | Encoding
---------------------------
 stbeidle      | 00
 stbesettbe    | 01
 stbewaitload  | 11
 stbewaitwrite | 10
---------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <rs233/sttCur/FSM> on signal <sttCur[1:2]> with user encoding.
Optimizing FSM <rs2332/sttCur/FSM> on signal <sttCur[1:2]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 sttidle     | 00
 stttransfer | 01
 sttshift    | 10
-------------------------
WARNING:Xst:1426 - The value init of the FF/Latch rdSReg_9 hinder the constant cleaning in the block rs233.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <tfSReg_10> has a constant value of 1 in block <rs233>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 2
 17-bit adder                                          : 1
 3-bit adder                                           : 1
# Counters                                             : 10
 4-bit up counter                                      : 8
 9-bit up counter                                      : 2
# Registers                                            : 110
 Flip-Flops                                            : 110
# Latches                                              : 2
 1-bit latch                                           : 2
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1
# Xors                                                 : 4
 1-bit xor8                                            : 2
 1-bit xor9                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <tfSReg_10> has a constant value of 1 in block <Rs232RefComp>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <TOP_UART> ...

Optimizing unit <reg> ...

Optimizing unit <Rs232RefComp> ...

Optimizing unit <Counter_ModN_1> ...
WARNING:Xst:1293 - FF/Latch <c_2> has a constant value of 0 in block <Counter_ModN_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <c_2> has a constant value of 0 in block <Counter_ModN_1>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Counter_ModN_2> ...
WARNING:Xst:1426 - The value init of the FF/Latch rs233/rdSReg_9 hinder the constant cleaning in the block TOP_UART.
   You should achieve better results by setting this init to 0.
WARNING:Xst:2677 - Node <WR_TEMP2> of sequential type is unconnected in block <TOP_UART>.
WARNING:Xst:2677 - Node <rs2332/stbeCur_FSM_FFd2> of sequential type is unconnected in block <TOP_UART>.
WARNING:Xst:2677 - Node <rs2332/stbeCur_FSM_FFd1> of sequential type is unconnected in block <TOP_UART>.
WARNING:Xst:2677 - Node <rs2332/tfCtr_3> of sequential type is unconnected in block <TOP_UART>.
WARNING:Xst:2677 - Node <rs2332/tfCtr_2> of sequential type is unconnected in block <TOP_UART>.
WARNING:Xst:2677 - Node <rs2332/tfCtr_1> of sequential type is unconnected in block <TOP_UART>.
WARNING:Xst:2677 - Node <rs2332/tfCtr_0> of sequential type is unconnected in block <TOP_UART>.
WARNING:Xst:2677 - Node <rs2332/rClkDiv_3> of sequential type is unconnected in block <TOP_UART>.
WARNING:Xst:2677 - Node <rs2332/rClkDiv_2> of sequential type is unconnected in block <TOP_UART>.
WARNING:Xst:2677 - Node <rs2332/rClkDiv_1> of sequential type is unconnected in block <TOP_UART>.
WARNING:Xst:2677 - Node <rs2332/rClkDiv_0> of sequential type is unconnected in block <TOP_UART>.
WARNING:Xst:2677 - Node <rs2332/sttCur_FSM_FFd2> of sequential type is unconnected in block <TOP_UART>.
WARNING:Xst:2677 - Node <rs2332/sttCur_FSM_FFd1> of sequential type is unconnected in block <TOP_UART>.
WARNING:Xst:2677 - Node <rs2332/TBE> of sequential type is unconnected in block <TOP_UART>.
WARNING:Xst:2677 - Node <rs2332/tfSReg_9> of sequential type is unconnected in block <TOP_UART>.
WARNING:Xst:2677 - Node <rs2332/tfSReg_8> of sequential type is unconnected in block <TOP_UART>.
WARNING:Xst:2677 - Node <rs2332/tfSReg_7> of sequential type is unconnected in block <TOP_UART>.
WARNING:Xst:2677 - Node <rs2332/tfSReg_6> of sequential type is unconnected in block <TOP_UART>.
WARNING:Xst:2677 - Node <rs2332/tfSReg_5> of sequential type is unconnected in block <TOP_UART>.
WARNING:Xst:2677 - Node <rs2332/tfSReg_4> of sequential type is unconnected in block <TOP_UART>.
WARNING:Xst:2677 - Node <rs2332/tfSReg_3> of sequential type is unconnected in block <TOP_UART>.
WARNING:Xst:2677 - Node <rs2332/tfSReg_2> of sequential type is unconnected in block <TOP_UART>.
WARNING:Xst:2677 - Node <rs2332/tfSReg_1> of sequential type is unconnected in block <TOP_UART>.
WARNING:Xst:2677 - Node <rs2332/tfSReg_0> of sequential type is unconnected in block <TOP_UART>.
WARNING:Xst:2677 - Node <disp/counter_instance/res_out_temp> of sequential type is unconnected in block <TOP_UART>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TOP_UART, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 145
 Flip-Flops                                            : 145

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TOP_UART.ngr
Top Level Output File Name         : TOP_UART
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 32

Cell Usage :
# BELS                             : 235
#      GND                         : 1
#      INV                         : 16
#      LUT1                        : 32
#      LUT2                        : 28
#      LUT3                        : 39
#      LUT3_D                      : 2
#      LUT3_L                      : 6
#      LUT4                        : 36
#      LUT4_D                      : 1
#      LUT4_L                      : 1
#      MUXCY                       : 32
#      MUXF5                       : 5
#      VCC                         : 1
#      XORCY                       : 35
# FlipFlops/Latches                : 146
#      FD                          : 3
#      FDC                         : 18
#      FDCE                        : 26
#      FDE                         : 48
#      FDR                         : 41
#      FDRE                        : 8
#      FDRS                        : 1
#      LD_1                        : 1
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 30
#      IBUF                        : 11
#      OBUF                        : 19
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250etq144-5 

 Number of Slices:                      106  out of   2448     4%  
 Number of Slice Flip Flops:            146  out of   4896     2%  
 Number of 4 input LUTs:                161  out of   4896     3%  
 Number of IOs:                          32
 Number of bonded IOBs:                  31  out of    108    28%  
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 61    |
rs2332/rClk1                       | BUFG                   | 32    |
rs233/rClk1                        | BUFG                   | 36    |
rs233/rClkDiv_3                    | NONE(rs233/tfCtr_3)    | 16    |
rs233/stbeCur_FSM_FFd1             | NONE(rs233/TBE)        | 1     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------+------------------------+-------+
Control Signal                       | Buffer(FF name)        | Load  |
-------------------------------------+------------------------+-------+
reset                                | IBUF                   | 36    |
rs233/FE_or0000(rs233/FE_or00001:O)  | NONE(rs233/FE)         | 4     |
rs2332/FE_or0000(rs2332/FE_or00001:O)| NONE(rs2332/FE)        | 4     |
-------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.062ns (Maximum Frequency: 197.568MHz)
   Minimum input arrival time before clock: 3.952ns
   Maximum output required time after clock: 7.298ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'rs2332/rClk1'
  Clock period: 4.517ns (frequency: 221.403MHz)
  Total number of paths / destination ports: 215 / 64
-------------------------------------------------------------------------
Delay:               4.517ns (Levels of Logic = 3)
  Source:            rs2332/ctr_2 (FF)
  Destination:       rs2332/ctr_3 (FF)
  Source Clock:      rs2332/rClk1 rising
  Destination Clock: rs2332/rClk1 rising

  Data Path: rs2332/ctr_2 to rs2332/ctr_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.514   0.603  rs2332/ctr_2 (rs2332/ctr_2)
     LUT3_D:I0->O          3   0.612   0.603  rs2332/ctRst111 (rs2332/strCur_cmp_eq0000)
     LUT3:I0->O            1   0.612   0.000  rs2332/ctRst1 (rs2332/ctRst1)
     MUXF5:I1->O           4   0.278   0.499  rs2332/ctRst_f5 (rs2332/ctRst)
     FDR:R                     0.795          rs2332/ctr_0
    ----------------------------------------
    Total                      4.517ns (2.811ns logic, 1.706ns route)
                                       (62.2% logic, 37.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 5.062ns (frequency: 197.568MHz)
  Total number of paths / destination ports: 734 / 64
-------------------------------------------------------------------------
Delay:               5.062ns (Levels of Logic = 19)
  Source:            disp/clk_filter/contatore/c_0 (FF)
  Destination:       disp/clk_filter/contatore/c_16 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: disp/clk_filter/contatore/c_0 to disp/clk_filter/contatore/c_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.514   0.793  disp/clk_filter/contatore/c_0 (disp/clk_filter/contatore/c_0)
     INV:I->O              1   0.612   0.000  disp/clk_filter/contatore/Madd_c_addsub0000_lut<0>_INV_0 (disp/clk_filter/contatore/Madd_c_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  disp/clk_filter/contatore/Madd_c_addsub0000_cy<0> (disp/clk_filter/contatore/Madd_c_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  disp/clk_filter/contatore/Madd_c_addsub0000_cy<1> (disp/clk_filter/contatore/Madd_c_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  disp/clk_filter/contatore/Madd_c_addsub0000_cy<2> (disp/clk_filter/contatore/Madd_c_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  disp/clk_filter/contatore/Madd_c_addsub0000_cy<3> (disp/clk_filter/contatore/Madd_c_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  disp/clk_filter/contatore/Madd_c_addsub0000_cy<4> (disp/clk_filter/contatore/Madd_c_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  disp/clk_filter/contatore/Madd_c_addsub0000_cy<5> (disp/clk_filter/contatore/Madd_c_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  disp/clk_filter/contatore/Madd_c_addsub0000_cy<6> (disp/clk_filter/contatore/Madd_c_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  disp/clk_filter/contatore/Madd_c_addsub0000_cy<7> (disp/clk_filter/contatore/Madd_c_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  disp/clk_filter/contatore/Madd_c_addsub0000_cy<8> (disp/clk_filter/contatore/Madd_c_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  disp/clk_filter/contatore/Madd_c_addsub0000_cy<9> (disp/clk_filter/contatore/Madd_c_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  disp/clk_filter/contatore/Madd_c_addsub0000_cy<10> (disp/clk_filter/contatore/Madd_c_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  disp/clk_filter/contatore/Madd_c_addsub0000_cy<11> (disp/clk_filter/contatore/Madd_c_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  disp/clk_filter/contatore/Madd_c_addsub0000_cy<12> (disp/clk_filter/contatore/Madd_c_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  disp/clk_filter/contatore/Madd_c_addsub0000_cy<13> (disp/clk_filter/contatore/Madd_c_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  disp/clk_filter/contatore/Madd_c_addsub0000_cy<14> (disp/clk_filter/contatore/Madd_c_addsub0000_cy<14>)
     MUXCY:CI->O           0   0.052   0.000  disp/clk_filter/contatore/Madd_c_addsub0000_cy<15> (disp/clk_filter/contatore/Madd_c_addsub0000_cy<15>)
     XORCY:CI->O           1   0.699   0.387  disp/clk_filter/contatore/Madd_c_addsub0000_xor<16> (disp/clk_filter/contatore/c_addsub0000<16>)
     LUT3:I2->O            1   0.612   0.000  disp/clk_filter/contatore/c_mux0003<0>1 (disp/clk_filter/contatore/c_mux0003<0>)
     FDC:D                     0.268          disp/clk_filter/contatore/c_16
    ----------------------------------------
    Total                      5.062ns (3.882ns logic, 1.180ns route)
                                       (76.7% logic, 23.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'rs233/rClk1'
  Clock period: 4.117ns (frequency: 242.916MHz)
  Total number of paths / destination ports: 221 / 68
-------------------------------------------------------------------------
Delay:               4.117ns (Levels of Logic = 2)
  Source:            rs233/ctr_2 (FF)
  Destination:       rs233/dataCtr_3 (FF)
  Source Clock:      rs233/rClk1 rising
  Destination Clock: rs233/rClk1 rising

  Data Path: rs233/ctr_2 to rs233/dataCtr_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.514   0.603  rs233/ctr_2 (rs233/ctr_2)
     LUT3_D:I0->O          3   0.612   0.481  rs233/ctRst111 (rs233/strCur_cmp_eq0000)
     LUT3:I2->O            4   0.612   0.499  rs233/dataRST1 (rs233/dataRST)
     FDRE:R                    0.795          rs233/dataCtr_0
    ----------------------------------------
    Total                      4.117ns (2.533ns logic, 1.584ns route)
                                       (61.5% logic, 38.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'rs233/rClkDiv_3'
  Clock period: 3.263ns (frequency: 306.443MHz)
  Total number of paths / destination ports: 61 / 31
-------------------------------------------------------------------------
Delay:               3.263ns (Levels of Logic = 1)
  Source:            rs233/sttCur_FSM_FFd1 (FF)
  Destination:       rs233/tfSReg_9 (FF)
  Source Clock:      rs233/rClkDiv_3 rising
  Destination Clock: rs233/rClkDiv_3 rising

  Data Path: rs233/sttCur_FSM_FFd1 to rs233/tfSReg_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q            13   0.514   0.905  rs233/sttCur_FSM_FFd1 (rs233/sttCur_FSM_FFd1)
     LUT2:I1->O           10   0.612   0.750  rs233/tfSReg_not00011 (rs233/tfSReg_not0001)
     FDE:CE                    0.483          rs233/tfSReg_0
    ----------------------------------------
    Total                      3.263ns (1.609ns logic, 1.654ns route)
                                       (49.3% logic, 50.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.227ns (Levels of Logic = 2)
  Source:            start_trasm (PAD)
  Destination:       WR_TEMP (FF)
  Destination Clock: clock rising

  Data Path: start_trasm to WR_TEMP
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.357  start_trasm_IBUF (start_trasm_IBUF)
     INV:I->O              1   0.612   0.357  start_trasm_inv1_INV_0 (start_trasm_inv)
     FDR:R                     0.795          WR_TEMP
    ----------------------------------------
    Total                      3.227ns (2.513ns logic, 0.714ns route)
                                       (77.9% logic, 22.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rs2332/rClk1'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              3.952ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       rs2332/rdReg_7 (FF)
  Destination Clock: rs2332/rClk1 rising

  Data Path: reset to rs2332/rdReg_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            48   1.106   1.107  reset_IBUF (disp/clk_filter/contatore/reset)
     LUT4:I2->O            8   0.612   0.643  rs2332/rdReg_and00001 (rs2332/rdReg_and0000)
     FDE:CE                    0.483          rs2332/rdReg_0
    ----------------------------------------
    Total                      3.952ns (2.201ns logic, 1.751ns route)
                                       (55.7% logic, 44.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rs233/rClk1'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.952ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       rs233/rdReg_7 (FF)
  Destination Clock: rs233/rClk1 rising

  Data Path: reset to rs233/rdReg_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            48   1.106   1.107  reset_IBUF (disp/clk_filter/contatore/reset)
     LUT4:I2->O            8   0.612   0.643  rs233/rdReg_and00001 (rs233/rdReg_and0000)
     FDE:CE                    0.483          rs233/rdReg_0
    ----------------------------------------
    Total                      3.952ns (2.201ns logic, 1.751ns route)
                                       (55.7% logic, 44.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rs233/rClkDiv_3'
  Total number of paths / destination ports: 18 / 11
-------------------------------------------------------------------------
Offset:              3.639ns (Levels of Logic = 3)
  Source:            switch<4> (PAD)
  Destination:       rs233/tfSReg_9 (FF)
  Destination Clock: rs233/rClkDiv_3 rising

  Data Path: switch<4> to rs233/tfSReg_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.532  switch_4_IBUF (switch_4_IBUF)
     LUT4:I0->O            1   0.612   0.509  rs233/tfSReg_mux0000<9>4 (rs233/tfSReg_mux0000<9>4)
     LUT3:I0->O            1   0.612   0.000  rs233/tfSReg_mux0000<9>22 (rs233/tfSReg_mux0000<9>)
     FDE:D                     0.268          rs233/tfSReg_9
    ----------------------------------------
    Total                      3.639ns (2.598ns logic, 1.041ns route)
                                       (71.4% logic, 28.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rs233/rClkDiv_3'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            rs233/tfSReg_0 (FF)
  Destination:       pin1 (PAD)
  Source Clock:      rs233/rClkDiv_3 rising

  Data Path: rs233/tfSReg_0 to pin1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.514   0.357  rs233/tfSReg_0 (rs233/tfSReg_0)
     OBUF:I->O                 3.169          pin1_OBUF (pin1)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rs2332/rClk1'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            rs2332/OE (FF)
  Destination:       led_OE2 (PAD)
  Source Clock:      rs2332/rClk1 rising

  Data Path: rs2332/OE to led_OE2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.514   0.357  rs2332/OE (rs2332/OE)
     OBUF:I->O                 3.169          led_OE2_OBUF (led_OE2)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rs233/rClk1'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            rs233/FE (FF)
  Destination:       led_FE (PAD)
  Source Clock:      rs233/rClk1 rising

  Data Path: rs233/FE to led_FE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.514   0.357  rs233/FE (rs233/FE)
     OBUF:I->O                 3.169          led_FE_OBUF (led_FE)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 204 / 11
-------------------------------------------------------------------------
Offset:              7.298ns (Levels of Logic = 4)
  Source:            disp/counter_instance/c_0 (FF)
  Destination:       cathodes<6> (PAD)
  Source Clock:      clock rising

  Data Path: disp/counter_instance/c_0 to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            14   0.514   1.002  disp/counter_instance/c_0 (disp/counter_instance/c_0)
     LUT3:I0->O            1   0.612   0.000  disp/cathodes_instance/Mmux_nibble_3 (disp/cathodes_instance/Mmux_nibble_3)
     MUXF5:I1->O           7   0.278   0.754  disp/cathodes_instance/Mmux_nibble_2_f5 (disp/cathodes_instance/nibble<0>)
     LUT4:I0->O            1   0.612   0.357  disp/cathodes_instance/Mrom_cathodes_for_digit111 (cathodes_1_OBUF)
     OBUF:I->O                 3.169          cathodes_1_OBUF (cathodes<1>)
    ----------------------------------------
    Total                      7.298ns (5.185ns logic, 2.113ns route)
                                       (71.0% logic, 29.0% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.81 secs
 
--> 


Total memory usage is 532580 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   45 (   0 filtered)
Number of infos    :    5 (   0 filtered)

