{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1650036557984 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1650036557985 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "wishbone EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"wishbone\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1650036558096 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1650036558181 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1650036558181 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1650036558361 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650036559444 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650036559444 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1650036559444 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1650036559444 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1650036559463 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1650036559463 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1650036559463 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1650036559463 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1650036559466 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1650036559595 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "364 " "The Timing Analyzer is analyzing 364 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1650036560784 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "wishbone.sdc " "Synopsys Design Constraints File file not found: 'wishbone.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1650036560793 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1650036560793 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ex0\|Mux32~4  from: datab  to: combout " "Cell: openmips0\|ex0\|Mux32~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650036560869 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: openmips0\|ex0\|Mux32~5  from: datac  to: combout " "Cell: openmips0\|ex0\|Mux32~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650036560869 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1650036560869 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1650036560915 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1650036560916 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1650036560919 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650036561439 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|csr:csr0\|mstatus\[3\] " "Destination node openmips:openmips0\|csr:csr0\|mstatus\[3\]" {  } { { "csr.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_1/csr.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/wishbone_1/" { { 0 { 0 ""} 0 1865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650036561439 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s2\|wb_conmax_msel:msel\|pri_out\[0\] " "Destination node wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s2\|wb_conmax_msel:msel\|pri_out\[0\]" {  } { { "wb_conmax_msel.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_1/wb_conmax_msel.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/wishbone_1/" { { 0 { 0 ""} 0 3745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650036561439 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s2\|wb_conmax_msel:msel\|pri_out\[1\] " "Destination node wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s2\|wb_conmax_msel:msel\|pri_out\[1\]" {  } { { "wb_conmax_msel.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_1/wb_conmax_msel.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/wishbone_1/" { { 0 { 0 ""} 0 3744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650036561439 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_cyc_o " "Destination node openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_cyc_o" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_1/wishbone_bus_if.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/wishbone_1/" { { 0 { 0 ""} 0 1156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650036561439 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s15\|wb_conmax_msel:msel\|pri_out\[0\] " "Destination node wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s15\|wb_conmax_msel:msel\|pri_out\[0\]" {  } { { "wb_conmax_msel.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_1/wb_conmax_msel.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/wishbone_1/" { { 0 { 0 ""} 0 3643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650036561439 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s15\|wb_conmax_msel:msel\|pri_out\[1\] " "Destination node wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s15\|wb_conmax_msel:msel\|pri_out\[1\]" {  } { { "wb_conmax_msel.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_1/wb_conmax_msel.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/wishbone_1/" { { 0 { 0 ""} 0 3642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650036561439 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|div:div0\|ready_o " "Destination node openmips:openmips0\|div:div0\|ready_o" {  } { { "div.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_1/div.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/wishbone_1/" { { 0 { 0 ""} 0 2265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650036561439 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|if_id:if_id0\|id_inst\[0\] " "Destination node openmips:openmips0\|if_id:if_id0\|id_inst\[0\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_1/if_id.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/wishbone_1/" { { 0 { 0 ""} 0 3528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650036561439 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|if_id:if_id0\|id_inst\[1\] " "Destination node openmips:openmips0\|if_id:if_id0\|id_inst\[1\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_1/if_id.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/wishbone_1/" { { 0 { 0 ""} 0 3529 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650036561439 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|if_id:if_id0\|id_inst\[2\] " "Destination node openmips:openmips0\|if_id:if_id0\|id_inst\[2\]" {  } { { "if_id.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_1/if_id.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/wishbone_1/" { { 0 { 0 ""} 0 3530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650036561439 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1650036561439 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1650036561439 ""}  } { { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_1/openmips_min_sopc.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/wishbone_1/" { { 0 { 0 ""} 0 14227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650036561439 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openmips:openmips0\|ex:ex0\|WideOr9~2  " "Automatically promoted node openmips:openmips0\|ex:ex0\|WideOr9~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650036561439 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_1/ex.v" 267 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/wishbone_1/" { { 0 { 0 ""} 0 6926 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650036561439 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openmips:openmips0\|csr:csr0\|always1~21  " "Automatically promoted node openmips:openmips0\|csr:csr0\|always1~21 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650036561439 ""}  } { { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/wishbone_1/" { { 0 { 0 ""} 0 9332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650036561439 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openmips:openmips0\|ctrl:ctrl0\|new_pc\[31\]~3  " "Automatically promoted node openmips:openmips0\|ctrl:ctrl0\|new_pc\[31\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650036561439 ""}  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_1/ctrl.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/wishbone_1/" { { 0 { 0 ""} 0 11203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650036561439 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openmips:openmips0\|ex:ex0\|Mux32~7  " "Automatically promoted node openmips:openmips0\|ex:ex0\|Mux32~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650036561439 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_1/ex.v" 315 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/wishbone_1/" { { 0 { 0 ""} 0 9758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650036561439 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openmips:openmips0\|ex:ex0\|WideOr13~1  " "Automatically promoted node openmips:openmips0\|ex:ex0\|WideOr13~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650036561440 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|ex:ex0\|Mux29~22 " "Destination node openmips:openmips0\|ex:ex0\|Mux29~22" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_1/ex.v" 315 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/wishbone_1/" { { 0 { 0 ""} 0 9748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650036561440 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|ex:ex0\|Mux28~12 " "Destination node openmips:openmips0\|ex:ex0\|Mux28~12" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_1/ex.v" 315 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/wishbone_1/" { { 0 { 0 ""} 0 9809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650036561440 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|ex:ex0\|Mux23~2 " "Destination node openmips:openmips0\|ex:ex0\|Mux23~2" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_1/ex.v" 315 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/wishbone_1/" { { 0 { 0 ""} 0 9933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650036561440 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|ex:ex0\|Mux22~2 " "Destination node openmips:openmips0\|ex:ex0\|Mux22~2" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_1/ex.v" 315 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/wishbone_1/" { { 0 { 0 ""} 0 9963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650036561440 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|ex:ex0\|Mux21~0 " "Destination node openmips:openmips0\|ex:ex0\|Mux21~0" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_1/ex.v" 315 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/wishbone_1/" { { 0 { 0 ""} 0 9988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650036561440 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|ex:ex0\|Mux20~0 " "Destination node openmips:openmips0\|ex:ex0\|Mux20~0" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_1/ex.v" 315 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/wishbone_1/" { { 0 { 0 ""} 0 10012 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650036561440 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|ex:ex0\|Mux19~2 " "Destination node openmips:openmips0\|ex:ex0\|Mux19~2" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_1/ex.v" 315 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/wishbone_1/" { { 0 { 0 ""} 0 10034 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650036561440 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|ex:ex0\|Mux18~0 " "Destination node openmips:openmips0\|ex:ex0\|Mux18~0" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_1/ex.v" 315 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/wishbone_1/" { { 0 { 0 ""} 0 10057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650036561440 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|ex:ex0\|Mux17~2 " "Destination node openmips:openmips0\|ex:ex0\|Mux17~2" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_1/ex.v" 315 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/wishbone_1/" { { 0 { 0 ""} 0 10078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650036561440 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|ex:ex0\|Mux16~2 " "Destination node openmips:openmips0\|ex:ex0\|Mux16~2" {  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_1/ex.v" 315 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/wishbone_1/" { { 0 { 0 ""} 0 10101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650036561440 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1650036561440 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1650036561440 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_1/ex.v" 317 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/wishbone_1/" { { 0 { 0 ""} 0 9746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650036561440 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openmips:openmips0\|ex:ex0\|WideOr1~1  " "Automatically promoted node openmips:openmips0\|ex:ex0\|WideOr1~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650036561440 ""}  } { { "ex.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_1/ex.v" 131 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/wishbone_1/" { { 0 { 0 ""} 0 11578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650036561440 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openmips:openmips0\|id:id0\|always1~3  " "Automatically promoted node openmips:openmips0\|id:id0\|always1~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650036561440 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|ctrl:ctrl0\|new_pc\[31\]~3 " "Destination node openmips:openmips0\|ctrl:ctrl0\|new_pc\[31\]~3" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_1/ctrl.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/wishbone_1/" { { 0 { 0 ""} 0 11203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650036561440 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1650036561440 ""}  } { { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/wishbone_1/" { { 0 { 0 ""} 0 6987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650036561440 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openmips:openmips0\|id:id0\|always2~0  " "Automatically promoted node openmips:openmips0\|id:id0\|always2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650036561440 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|ctrl:ctrl0\|new_pc\[31\]~2 " "Destination node openmips:openmips0\|ctrl:ctrl0\|new_pc\[31\]~2" {  } { { "ctrl.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_1/ctrl.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/wishbone_1/" { { 0 { 0 ""} 0 11202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650036561440 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1650036561440 ""}  } { { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/wishbone_1/" { { 0 { 0 ""} 0 7952 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650036561440 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openmips:openmips0\|mem:mem0\|WideOr2~1  " "Automatically promoted node openmips:openmips0\|mem:mem0\|WideOr2~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1650036561440 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|rd_buf\[26\]~18 " "Destination node openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|rd_buf\[26\]~18" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_1/wishbone_bus_if.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/wishbone_1/" { { 0 { 0 ""} 0 11600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650036561440 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_we_o~2 " "Destination node openmips:openmips0\|wishbone_bus_if:dwishbone_bus_if\|wishbone_we_o~2" {  } { { "wishbone_bus_if.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_1/wishbone_bus_if.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/wishbone_1/" { { 0 { 0 ""} 0 13824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1650036561440 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1650036561440 ""}  } { { "mem.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_1/mem.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/wishbone_1/" { { 0 { 0 ""} 0 6144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1650036561440 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1650036562252 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1650036562259 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1650036562260 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1650036562269 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1650036562282 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1650036562295 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1650036563257 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1650036563265 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1650036563265 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650036563440 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1650036563452 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1650036564450 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_TOO_MANY_BLES" "7478 6272 combinational node " "Design contains 7478 blocks of type combinational node.  However, the device contains only 6272 blocks." {  } { { "c:/intelfpga/18.1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "D:/Github/OpenRSIC-V/rsic/wishbone_1/" "LE" } }  } 0 170011 "Design contains %1!d! blocks of type %3!s!.  However, the device contains only %2!d! blocks." 0 0 "Fitter" 0 -1 1650036565571 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1650036565571 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.33 " "Total time spent on timing analysis during the Fitter is 0.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1650036565572 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1650036568679 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "18 Cyclone IV E " "18 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL E1 " "Pin clk uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_1/openmips_min_sopc.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/wishbone_1/" { { 0 { 0 ""} 0 339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650036568684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst 3.3-V LVTTL N13 " "Pin rst uses I/O standard 3.3-V LVTTL at N13" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { rst } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_1/openmips_min_sopc.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/wishbone_1/" { { 0 { 0 ""} 0 340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650036568684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[15\] 3.3-V LVTTL R6 " "Pin gpio_i\[15\] uses I/O standard 3.3-V LVTTL at R6" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[15] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio_i\[15\]" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_1/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/wishbone_1/" { { 0 { 0 ""} 0 306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650036568684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[7\] 3.3-V LVTTL P2 " "Pin gpio_i\[7\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[7] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio_i\[7\]" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_1/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/wishbone_1/" { { 0 { 0 ""} 0 298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650036568684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[14\] 3.3-V LVTTL R5 " "Pin gpio_i\[14\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[14] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio_i\[14\]" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_1/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/wishbone_1/" { { 0 { 0 ""} 0 305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650036568684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[13\] 3.3-V LVTTL R4 " "Pin gpio_i\[13\] uses I/O standard 3.3-V LVTTL at R4" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[13] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio_i\[13\]" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_1/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/wishbone_1/" { { 0 { 0 ""} 0 304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650036568684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[12\] 3.3-V LVTTL R3 " "Pin gpio_i\[12\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[12] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio_i\[12\]" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_1/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/wishbone_1/" { { 0 { 0 ""} 0 303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650036568684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[11\] 3.3-V LVTTL P3 " "Pin gpio_i\[11\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[11] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio_i\[11\]" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_1/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/wishbone_1/" { { 0 { 0 ""} 0 302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650036568684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[10\] 3.3-V LVTTL M9 " "Pin gpio_i\[10\] uses I/O standard 3.3-V LVTTL at M9" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[10] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio_i\[10\]" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_1/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/wishbone_1/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650036568684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[9\] 3.3-V LVTTL L9 " "Pin gpio_i\[9\] uses I/O standard 3.3-V LVTTL at L9" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[9] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio_i\[9\]" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_1/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/wishbone_1/" { { 0 { 0 ""} 0 300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650036568684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[8\] 3.3-V LVTTL P8 " "Pin gpio_i\[8\] uses I/O standard 3.3-V LVTTL at P8" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[8] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio_i\[8\]" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_1/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/wishbone_1/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650036568684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[6\] 3.3-V LVTTL N2 " "Pin gpio_i\[6\] uses I/O standard 3.3-V LVTTL at N2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[6] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio_i\[6\]" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_1/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/wishbone_1/" { { 0 { 0 ""} 0 297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650036568684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[5\] 3.3-V LVTTL P1 " "Pin gpio_i\[5\] uses I/O standard 3.3-V LVTTL at P1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[5] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio_i\[5\]" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_1/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/wishbone_1/" { { 0 { 0 ""} 0 296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650036568684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[4\] 3.3-V LVTTL R1 " "Pin gpio_i\[4\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[4] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio_i\[4\]" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_1/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/wishbone_1/" { { 0 { 0 ""} 0 295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650036568684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[3\] 3.3-V LVTTL K9 " "Pin gpio_i\[3\] uses I/O standard 3.3-V LVTTL at K9" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio_i\[3\]" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_1/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/wishbone_1/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650036568684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[2\] 3.3-V LVTTL L10 " "Pin gpio_i\[2\] uses I/O standard 3.3-V LVTTL at L10" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio_i\[2\]" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_1/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/wishbone_1/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650036568684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[1\] 3.3-V LVTTL T2 " "Pin gpio_i\[1\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio_i\[1\]" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_1/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/wishbone_1/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650036568684 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio_i\[0\] 3.3-V LVTTL T3 " "Pin gpio_i\[0\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { gpio_i[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio_i\[0\]" } } } } { "openmips_min_sopc.v" "" { Text "D:/Github/OpenRSIC-V/rsic/wishbone_1/openmips_min_sopc.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Github/OpenRSIC-V/rsic/wishbone_1/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1650036568684 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1650036568684 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Github/OpenRSIC-V/rsic/wishbone_1/output_files/wishbone.fit.smsg " "Generated suppressed messages file D:/Github/OpenRSIC-V/rsic/wishbone_1/output_files/wishbone.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1650036569033 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 5 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5397 " "Peak virtual memory: 5397 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650036569168 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 15 23:29:29 2022 " "Processing ended: Fri Apr 15 23:29:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650036569168 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650036569168 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650036569168 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1650036569168 ""}
