===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 14.2180 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.8239 ( 21.5%)    3.8239 ( 26.9%)  FIR Parser
    7.7817 ( 43.8%)    5.4007 ( 38.0%)  'firrtl.circuit' Pipeline
    1.5780 (  8.9%)    0.7900 (  5.6%)    'firrtl.module' Pipeline
    1.4074 (  7.9%)    0.7037 (  4.9%)      CSE
    0.0009 (  0.0%)    0.0005 (  0.0%)        (A) DominanceInfo
    0.1667 (  0.9%)    0.0844 (  0.6%)      LowerCHIRRTL
    0.1370 (  0.8%)    0.1370 (  1.0%)    InferWidths
    0.6049 (  3.4%)    0.6049 (  4.3%)    InferResets
    0.0465 (  0.3%)    0.0465 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0924 (  0.5%)    0.0924 (  0.7%)    PrefixModules
    0.0461 (  0.3%)    0.0461 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.4851 (  2.7%)    0.4851 (  3.4%)    LowerFIRRTLTypes
    2.1368 ( 12.0%)    1.0706 (  7.5%)    'firrtl.module' Pipeline
    0.8100 (  4.6%)    0.4080 (  2.9%)      ExpandWhens
    1.3231 (  7.4%)    0.6627 (  4.7%)      Canonicalizer
    0.3574 (  2.0%)    0.3574 (  2.5%)    Inliner
    1.3289 (  7.5%)    1.3289 (  9.3%)    IMConstProp
    0.0436 (  0.2%)    0.0436 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0002 (  0.0%)    0.0002 (  0.0%)    BlackBoxReader
    1.0558 (  5.9%)    0.5290 (  3.7%)    'firrtl.module' Pipeline
    1.0538 (  5.9%)    0.5279 (  3.7%)      Canonicalizer
    0.8761 (  4.9%)    0.8761 (  6.2%)  LowerFIRRTLToHW
    0.1987 (  1.1%)    0.1987 (  1.4%)  HWMemSimImpl
    1.9680 ( 11.1%)    0.9841 (  6.9%)  'hw.module' Pipeline
    0.0602 (  0.3%)    0.0360 (  0.3%)    HWCleanup
    0.6515 (  3.7%)    0.3268 (  2.3%)    CSE
    0.0013 (  0.0%)    0.0007 (  0.0%)      (A) DominanceInfo
    1.2382 (  7.0%)    0.6265 (  4.4%)    Canonicalizer
    0.0100 (  0.1%)    0.0051 (  0.0%)    HWLegalizeModules
    0.3747 (  2.1%)    0.3747 (  2.6%)  HWLegalizeNames
    0.3714 (  2.1%)    0.1858 (  1.3%)  'hw.module' Pipeline
    0.3683 (  2.1%)    0.1842 (  1.3%)    PrettifyVerilog
    2.3652 ( 13.3%)    2.3652 ( 16.6%)  ExportVerilog emission
    0.0048 (  0.0%)    0.0048 (  0.0%)  Rest
   17.7685 (100.0%)   14.2180 (100.0%)  Total

{
  totalTime: 14.253,
  maxMemory: 911499264
}
