
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_start>:
#include <syscalls/z_errno_mrsh.c>

#else
int *z_impl_z_errno(void)
{
	return &_current->errno_var;
   0:	20001400 	.word	0x20001400
}
   4:	00001c5d 	.word	0x00001c5d
   8:	00006ca9 	.word	0x00006ca9
   c:	00001c49 	.word	0x00001c49
  10:	00001c49 	.word	0x00001c49
  14:	00001c49 	.word	0x00001c49
  18:	00001c49 	.word	0x00001c49
	...
  2c:	00001a65 	.word	0x00001a65
  30:	00001c49 	.word	0x00001c49
  34:	00000000 	.word	0x00000000
  38:	00001a11 	.word	0x00001a11
  3c:	00001c49 	.word	0x00001c49

00000040 <_irq_vector_table>:
  40:	000019c9 000019c9 000019c9 000019c9     ................
  50:	000019c9 000019c9 000019c9 000019c9     ................
  60:	000019c9 000019c9 000019c9 000019c9     ................
  70:	000019c9 000019c9 000019c9 000019c9     ................
  80:	000019c9 000019c9 000019c9 000019c9     ................
  90:	000019c9 000019c9 000019c9 000019c9     ................
  a0:	000019c9 000019c9 000019c9 000019c9     ................
  b0:	000019c9 000019c9 000019c9 000019c9     ................
  c0:	000019c9 000019c9 000019c9 000019c9     ................
  d0:	000019c9 000019c9 000019c9 000019c9     ................
  e0:	000019c9 000019c9 000019c9 000019c9     ................
  f0:	000019c9 000019c9 000019c9 000019c9     ................

Disassembly of section text:

00000100 <__aeabi_uldivmod>:
     100:	b953      	cbnz	r3, 118 <__aeabi_uldivmod+0x18>
     102:	b94a      	cbnz	r2, 118 <__aeabi_uldivmod+0x18>
     104:	2900      	cmp	r1, #0
     106:	bf08      	it	eq
     108:	2800      	cmpeq	r0, #0
     10a:	bf1c      	itt	ne
     10c:	f04f 31ff 	movne.w	r1, #4294967295
     110:	f04f 30ff 	movne.w	r0, #4294967295
     114:	f000 b96c 	b.w	3f0 <__aeabi_idiv0>
     118:	f1ad 0c08 	sub.w	ip, sp, #8
     11c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     120:	f000 f806 	bl	130 <__udivmoddi4>
     124:	f8dd e004 	ldr.w	lr, [sp, #4]
     128:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     12c:	b004      	add	sp, #16
     12e:	4770      	bx	lr

00000130 <__udivmoddi4>:
     130:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     134:	9e08      	ldr	r6, [sp, #32]
     136:	460d      	mov	r5, r1
     138:	4604      	mov	r4, r0
     13a:	468e      	mov	lr, r1
     13c:	2b00      	cmp	r3, #0
     13e:	f040 8082 	bne.w	246 <CONFIG_IDLE_STACK_SIZE+0x106>
     142:	428a      	cmp	r2, r1
     144:	4617      	mov	r7, r2
     146:	d946      	bls.n	1d6 <CONFIG_IDLE_STACK_SIZE+0x96>
     148:	fab2 f282 	clz	r2, r2
     14c:	b14a      	cbz	r2, 162 <CONFIG_IDLE_STACK_SIZE+0x22>
     14e:	f1c2 0120 	rsb	r1, r2, #32
     152:	fa05 f302 	lsl.w	r3, r5, r2
     156:	fa20 f101 	lsr.w	r1, r0, r1
     15a:	4097      	lsls	r7, r2
     15c:	ea41 0e03 	orr.w	lr, r1, r3
     160:	4094      	lsls	r4, r2
     162:	ea4f 4817 	mov.w	r8, r7, lsr #16
     166:	0c23      	lsrs	r3, r4, #16
     168:	fbbe fcf8 	udiv	ip, lr, r8
     16c:	b2b9      	uxth	r1, r7
     16e:	fb08 ee1c 	mls	lr, r8, ip, lr
     172:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
     176:	fb0c f001 	mul.w	r0, ip, r1
     17a:	4298      	cmp	r0, r3
     17c:	d90a      	bls.n	194 <CONFIG_IDLE_STACK_SIZE+0x54>
     17e:	18fb      	adds	r3, r7, r3
     180:	f10c 35ff 	add.w	r5, ip, #4294967295
     184:	f080 8116 	bcs.w	3b4 <CONFIG_IDLE_STACK_SIZE+0x274>
     188:	4298      	cmp	r0, r3
     18a:	f240 8113 	bls.w	3b4 <CONFIG_IDLE_STACK_SIZE+0x274>
     18e:	f1ac 0c02 	sub.w	ip, ip, #2
     192:	443b      	add	r3, r7
     194:	1a1b      	subs	r3, r3, r0
     196:	b2a4      	uxth	r4, r4
     198:	fbb3 f0f8 	udiv	r0, r3, r8
     19c:	fb08 3310 	mls	r3, r8, r0, r3
     1a0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     1a4:	fb00 f101 	mul.w	r1, r0, r1
     1a8:	42a1      	cmp	r1, r4
     1aa:	d909      	bls.n	1c0 <CONFIG_IDLE_STACK_SIZE+0x80>
     1ac:	193c      	adds	r4, r7, r4
     1ae:	f100 33ff 	add.w	r3, r0, #4294967295
     1b2:	f080 8101 	bcs.w	3b8 <CONFIG_IDLE_STACK_SIZE+0x278>
     1b6:	42a1      	cmp	r1, r4
     1b8:	f240 80fe 	bls.w	3b8 <CONFIG_IDLE_STACK_SIZE+0x278>
     1bc:	3802      	subs	r0, #2
     1be:	443c      	add	r4, r7
     1c0:	1a64      	subs	r4, r4, r1
     1c2:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
     1c6:	2100      	movs	r1, #0
     1c8:	b11e      	cbz	r6, 1d2 <CONFIG_IDLE_STACK_SIZE+0x92>
     1ca:	40d4      	lsrs	r4, r2
     1cc:	2300      	movs	r3, #0
     1ce:	e9c6 4300 	strd	r4, r3, [r6]
     1d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     1d6:	b902      	cbnz	r2, 1da <CONFIG_IDLE_STACK_SIZE+0x9a>
     1d8:	deff      	udf	#255	; 0xff
     1da:	fab2 f282 	clz	r2, r2
     1de:	2a00      	cmp	r2, #0
     1e0:	d14f      	bne.n	282 <CONFIG_IDLE_STACK_SIZE+0x142>
     1e2:	1bcb      	subs	r3, r1, r7
     1e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     1e8:	fa1f f887 	uxth.w	r8, r7
     1ec:	2101      	movs	r1, #1
     1ee:	fbb3 fcfe 	udiv	ip, r3, lr
     1f2:	0c25      	lsrs	r5, r4, #16
     1f4:	fb0e 331c 	mls	r3, lr, ip, r3
     1f8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
     1fc:	fb08 f30c 	mul.w	r3, r8, ip
     200:	42ab      	cmp	r3, r5
     202:	d907      	bls.n	214 <CONFIG_IDLE_STACK_SIZE+0xd4>
     204:	197d      	adds	r5, r7, r5
     206:	f10c 30ff 	add.w	r0, ip, #4294967295
     20a:	d202      	bcs.n	212 <CONFIG_IDLE_STACK_SIZE+0xd2>
     20c:	42ab      	cmp	r3, r5
     20e:	f200 80e7 	bhi.w	3e0 <CONFIG_IDLE_STACK_SIZE+0x2a0>
     212:	4684      	mov	ip, r0
     214:	1aed      	subs	r5, r5, r3
     216:	b2a3      	uxth	r3, r4
     218:	fbb5 f0fe 	udiv	r0, r5, lr
     21c:	fb0e 5510 	mls	r5, lr, r0, r5
     220:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
     224:	fb08 f800 	mul.w	r8, r8, r0
     228:	45a0      	cmp	r8, r4
     22a:	d907      	bls.n	23c <CONFIG_IDLE_STACK_SIZE+0xfc>
     22c:	193c      	adds	r4, r7, r4
     22e:	f100 33ff 	add.w	r3, r0, #4294967295
     232:	d202      	bcs.n	23a <CONFIG_IDLE_STACK_SIZE+0xfa>
     234:	45a0      	cmp	r8, r4
     236:	f200 80d7 	bhi.w	3e8 <CONFIG_IDLE_STACK_SIZE+0x2a8>
     23a:	4618      	mov	r0, r3
     23c:	eba4 0408 	sub.w	r4, r4, r8
     240:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
     244:	e7c0      	b.n	1c8 <CONFIG_IDLE_STACK_SIZE+0x88>
     246:	428b      	cmp	r3, r1
     248:	d908      	bls.n	25c <CONFIG_IDLE_STACK_SIZE+0x11c>
     24a:	2e00      	cmp	r6, #0
     24c:	f000 80af 	beq.w	3ae <CONFIG_IDLE_STACK_SIZE+0x26e>
     250:	2100      	movs	r1, #0
     252:	e9c6 0500 	strd	r0, r5, [r6]
     256:	4608      	mov	r0, r1
     258:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     25c:	fab3 f183 	clz	r1, r3
     260:	2900      	cmp	r1, #0
     262:	d14b      	bne.n	2fc <CONFIG_IDLE_STACK_SIZE+0x1bc>
     264:	42ab      	cmp	r3, r5
     266:	d302      	bcc.n	26e <CONFIG_IDLE_STACK_SIZE+0x12e>
     268:	4282      	cmp	r2, r0
     26a:	f200 80b7 	bhi.w	3dc <CONFIG_IDLE_STACK_SIZE+0x29c>
     26e:	1a84      	subs	r4, r0, r2
     270:	eb65 0303 	sbc.w	r3, r5, r3
     274:	2001      	movs	r0, #1
     276:	469e      	mov	lr, r3
     278:	2e00      	cmp	r6, #0
     27a:	d0aa      	beq.n	1d2 <CONFIG_IDLE_STACK_SIZE+0x92>
     27c:	e9c6 4e00 	strd	r4, lr, [r6]
     280:	e7a7      	b.n	1d2 <CONFIG_IDLE_STACK_SIZE+0x92>
     282:	f1c2 0c20 	rsb	ip, r2, #32
     286:	fa01 f302 	lsl.w	r3, r1, r2
     28a:	4097      	lsls	r7, r2
     28c:	fa20 f00c 	lsr.w	r0, r0, ip
     290:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     294:	fa21 fc0c 	lsr.w	ip, r1, ip
     298:	4318      	orrs	r0, r3
     29a:	fbbc f1fe 	udiv	r1, ip, lr
     29e:	0c05      	lsrs	r5, r0, #16
     2a0:	fb0e cc11 	mls	ip, lr, r1, ip
     2a4:	fa1f f887 	uxth.w	r8, r7
     2a8:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
     2ac:	fb01 f308 	mul.w	r3, r1, r8
     2b0:	42ab      	cmp	r3, r5
     2b2:	fa04 f402 	lsl.w	r4, r4, r2
     2b6:	d909      	bls.n	2cc <CONFIG_IDLE_STACK_SIZE+0x18c>
     2b8:	197d      	adds	r5, r7, r5
     2ba:	f101 3cff 	add.w	ip, r1, #4294967295
     2be:	f080 808b 	bcs.w	3d8 <CONFIG_IDLE_STACK_SIZE+0x298>
     2c2:	42ab      	cmp	r3, r5
     2c4:	f240 8088 	bls.w	3d8 <CONFIG_IDLE_STACK_SIZE+0x298>
     2c8:	3902      	subs	r1, #2
     2ca:	443d      	add	r5, r7
     2cc:	1aeb      	subs	r3, r5, r3
     2ce:	b285      	uxth	r5, r0
     2d0:	fbb3 f0fe 	udiv	r0, r3, lr
     2d4:	fb0e 3310 	mls	r3, lr, r0, r3
     2d8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
     2dc:	fb00 f308 	mul.w	r3, r0, r8
     2e0:	42ab      	cmp	r3, r5
     2e2:	d907      	bls.n	2f4 <CONFIG_IDLE_STACK_SIZE+0x1b4>
     2e4:	197d      	adds	r5, r7, r5
     2e6:	f100 3cff 	add.w	ip, r0, #4294967295
     2ea:	d271      	bcs.n	3d0 <CONFIG_IDLE_STACK_SIZE+0x290>
     2ec:	42ab      	cmp	r3, r5
     2ee:	d96f      	bls.n	3d0 <CONFIG_IDLE_STACK_SIZE+0x290>
     2f0:	3802      	subs	r0, #2
     2f2:	443d      	add	r5, r7
     2f4:	1aeb      	subs	r3, r5, r3
     2f6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
     2fa:	e778      	b.n	1ee <CONFIG_IDLE_STACK_SIZE+0xae>
     2fc:	f1c1 0c20 	rsb	ip, r1, #32
     300:	408b      	lsls	r3, r1
     302:	fa22 f70c 	lsr.w	r7, r2, ip
     306:	431f      	orrs	r7, r3
     308:	fa20 f40c 	lsr.w	r4, r0, ip
     30c:	fa05 f301 	lsl.w	r3, r5, r1
     310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     314:	fa25 f50c 	lsr.w	r5, r5, ip
     318:	431c      	orrs	r4, r3
     31a:	0c23      	lsrs	r3, r4, #16
     31c:	fbb5 f9fe 	udiv	r9, r5, lr
     320:	fa1f f887 	uxth.w	r8, r7
     324:	fb0e 5519 	mls	r5, lr, r9, r5
     328:	ea43 4505 	orr.w	r5, r3, r5, lsl #16
     32c:	fb09 fa08 	mul.w	sl, r9, r8
     330:	45aa      	cmp	sl, r5
     332:	fa02 f201 	lsl.w	r2, r2, r1
     336:	fa00 f301 	lsl.w	r3, r0, r1
     33a:	d908      	bls.n	34e <CONFIG_IDLE_STACK_SIZE+0x20e>
     33c:	197d      	adds	r5, r7, r5
     33e:	f109 30ff 	add.w	r0, r9, #4294967295
     342:	d247      	bcs.n	3d4 <CONFIG_IDLE_STACK_SIZE+0x294>
     344:	45aa      	cmp	sl, r5
     346:	d945      	bls.n	3d4 <CONFIG_IDLE_STACK_SIZE+0x294>
     348:	f1a9 0902 	sub.w	r9, r9, #2
     34c:	443d      	add	r5, r7
     34e:	eba5 050a 	sub.w	r5, r5, sl
     352:	b2a4      	uxth	r4, r4
     354:	fbb5 f0fe 	udiv	r0, r5, lr
     358:	fb0e 5510 	mls	r5, lr, r0, r5
     35c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
     360:	fb00 f808 	mul.w	r8, r0, r8
     364:	45a0      	cmp	r8, r4
     366:	d907      	bls.n	378 <CONFIG_IDLE_STACK_SIZE+0x238>
     368:	193c      	adds	r4, r7, r4
     36a:	f100 35ff 	add.w	r5, r0, #4294967295
     36e:	d22d      	bcs.n	3cc <CONFIG_IDLE_STACK_SIZE+0x28c>
     370:	45a0      	cmp	r8, r4
     372:	d92b      	bls.n	3cc <CONFIG_IDLE_STACK_SIZE+0x28c>
     374:	3802      	subs	r0, #2
     376:	443c      	add	r4, r7
     378:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
     37c:	eba4 0408 	sub.w	r4, r4, r8
     380:	fba0 8902 	umull	r8, r9, r0, r2
     384:	454c      	cmp	r4, r9
     386:	46c6      	mov	lr, r8
     388:	464d      	mov	r5, r9
     38a:	d319      	bcc.n	3c0 <CONFIG_IDLE_STACK_SIZE+0x280>
     38c:	d016      	beq.n	3bc <CONFIG_IDLE_STACK_SIZE+0x27c>
     38e:	b15e      	cbz	r6, 3a8 <CONFIG_IDLE_STACK_SIZE+0x268>
     390:	ebb3 020e 	subs.w	r2, r3, lr
     394:	eb64 0405 	sbc.w	r4, r4, r5
     398:	fa04 fc0c 	lsl.w	ip, r4, ip
     39c:	40ca      	lsrs	r2, r1
     39e:	ea4c 0202 	orr.w	r2, ip, r2
     3a2:	40cc      	lsrs	r4, r1
     3a4:	e9c6 2400 	strd	r2, r4, [r6]
     3a8:	2100      	movs	r1, #0
     3aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     3ae:	4631      	mov	r1, r6
     3b0:	4630      	mov	r0, r6
     3b2:	e70e      	b.n	1d2 <CONFIG_IDLE_STACK_SIZE+0x92>
     3b4:	46ac      	mov	ip, r5
     3b6:	e6ed      	b.n	194 <CONFIG_IDLE_STACK_SIZE+0x54>
     3b8:	4618      	mov	r0, r3
     3ba:	e701      	b.n	1c0 <CONFIG_IDLE_STACK_SIZE+0x80>
     3bc:	4543      	cmp	r3, r8
     3be:	d2e6      	bcs.n	38e <CONFIG_IDLE_STACK_SIZE+0x24e>
     3c0:	ebb8 0e02 	subs.w	lr, r8, r2
     3c4:	eb69 0507 	sbc.w	r5, r9, r7
     3c8:	3801      	subs	r0, #1
     3ca:	e7e0      	b.n	38e <CONFIG_IDLE_STACK_SIZE+0x24e>
     3cc:	4628      	mov	r0, r5
     3ce:	e7d3      	b.n	378 <CONFIG_IDLE_STACK_SIZE+0x238>
     3d0:	4660      	mov	r0, ip
     3d2:	e78f      	b.n	2f4 <CONFIG_IDLE_STACK_SIZE+0x1b4>
     3d4:	4681      	mov	r9, r0
     3d6:	e7ba      	b.n	34e <CONFIG_IDLE_STACK_SIZE+0x20e>
     3d8:	4661      	mov	r1, ip
     3da:	e777      	b.n	2cc <CONFIG_IDLE_STACK_SIZE+0x18c>
     3dc:	4608      	mov	r0, r1
     3de:	e74b      	b.n	278 <CONFIG_IDLE_STACK_SIZE+0x138>
     3e0:	f1ac 0c02 	sub.w	ip, ip, #2
     3e4:	443d      	add	r5, r7
     3e6:	e715      	b.n	214 <CONFIG_IDLE_STACK_SIZE+0xd4>
     3e8:	3802      	subs	r0, #2
     3ea:	443c      	add	r4, r7
     3ec:	e726      	b.n	23c <CONFIG_IDLE_STACK_SIZE+0xfc>
     3ee:	bf00      	nop

000003f0 <__aeabi_idiv0>:
     3f0:	4770      	bx	lr
     3f2:	bf00      	nop

000003f4 <button1_pressed>:


void button1_pressed(const struct device *dev, struct gpio_callback *cb,
		    uint32_t pins)
{
        dcToggleFlag=1;
     3f4:	4b01      	ldr	r3, [pc, #4]	; (3fc <button1_pressed+0x8>)
     3f6:	2201      	movs	r2, #1
     3f8:	601a      	str	r2, [r3, #0]
}
     3fa:	4770      	bx	lr
     3fc:	2000032c 	.word	0x2000032c

00000400 <button2_pressed>:

void button2_pressed(const struct device *dev, struct gpio_callback *cb,
		    uint32_t pins)
{
        dcToggleFlag=2;
     400:	4b01      	ldr	r3, [pc, #4]	; (408 <CONFIG_FLASH_SIZE+0x8>)
     402:	2202      	movs	r2, #2
     404:	601a      	str	r2, [r3, #0]
}
     406:	4770      	bx	lr
     408:	2000032c 	.word	0x2000032c

0000040c <button3_pressed>:
void button3_pressed(const struct device *dev, struct gpio_callback *cb,
		    uint32_t pins)
{
        dcToggleFlag=3;
     40c:	4b01      	ldr	r3, [pc, #4]	; (414 <button3_pressed+0x8>)
     40e:	2203      	movs	r2, #3
     410:	601a      	str	r2, [r3, #0]
}
     412:	4770      	bx	lr
     414:	2000032c 	.word	0x2000032c

00000418 <button4_pressed>:
void button4_pressed(const struct device *dev, struct gpio_callback *cb,
		    uint32_t pins)
{
        dcToggleFlag=4;
     418:	4b01      	ldr	r3, [pc, #4]	; (420 <button4_pressed+0x8>)
     41a:	2204      	movs	r2, #4
     41c:	601a      	str	r2, [r3, #0]
}
     41e:	4770      	bx	lr
     420:	2000032c 	.word	0x2000032c

00000424 <coin10_pressed>:

void coin10_pressed(const struct device *dev, struct gpio_callback *cb,
		    uint32_t pins)
{
        dcToggleFlag=5;
     424:	4b03      	ldr	r3, [pc, #12]	; (434 <coin10_pressed+0x10>)
     426:	2205      	movs	r2, #5
     428:	601a      	str	r2, [r3, #0]
        coinv = 10;
     42a:	4b03      	ldr	r3, [pc, #12]	; (438 <coin10_pressed+0x14>)
     42c:	220a      	movs	r2, #10
     42e:	601a      	str	r2, [r3, #0]
}
     430:	4770      	bx	lr
     432:	bf00      	nop
     434:	2000032c 	.word	0x2000032c
     438:	20000328 	.word	0x20000328

0000043c <coin20_pressed>:
void coin20_pressed(const struct device *dev, struct gpio_callback *cb,
		    uint32_t pins)
{
        dcToggleFlag=5;
     43c:	4b03      	ldr	r3, [pc, #12]	; (44c <coin20_pressed+0x10>)
     43e:	2205      	movs	r2, #5
     440:	601a      	str	r2, [r3, #0]
        coinv = 20;
     442:	4b03      	ldr	r3, [pc, #12]	; (450 <coin20_pressed+0x14>)
     444:	2214      	movs	r2, #20
     446:	601a      	str	r2, [r3, #0]
}
     448:	4770      	bx	lr
     44a:	bf00      	nop
     44c:	2000032c 	.word	0x2000032c
     450:	20000328 	.word	0x20000328

00000454 <coin50_pressed>:
void coin50_pressed(const struct device *dev, struct gpio_callback *cb,
		    uint32_t pins)
{
        dcToggleFlag=5;
     454:	4b03      	ldr	r3, [pc, #12]	; (464 <coin50_pressed+0x10>)
     456:	2205      	movs	r2, #5
     458:	601a      	str	r2, [r3, #0]
        coinv = 50;
     45a:	4b03      	ldr	r3, [pc, #12]	; (468 <coin50_pressed+0x14>)
     45c:	2232      	movs	r2, #50	; 0x32
     45e:	601a      	str	r2, [r3, #0]
}
     460:	4770      	bx	lr
     462:	bf00      	nop
     464:	2000032c 	.word	0x2000032c
     468:	20000328 	.word	0x20000328

0000046c <coin100_pressed>:
void coin100_pressed(const struct device *dev, struct gpio_callback *cb,
		    uint32_t pins)
{

        dcToggleFlag=5;
     46c:	4b03      	ldr	r3, [pc, #12]	; (47c <coin100_pressed+0x10>)
     46e:	2205      	movs	r2, #5
     470:	601a      	str	r2, [r3, #0]
        coinv = 100;
     472:	4b03      	ldr	r3, [pc, #12]	; (480 <coin100_pressed+0x14>)
     474:	2264      	movs	r2, #100	; 0x64
     476:	601a      	str	r2, [r3, #0]
}
     478:	4770      	bx	lr
     47a:	bf00      	nop
     47c:	2000032c 	.word	0x2000032c
     480:	20000328 	.word	0x20000328

00000484 <z_impl_gpio_pin_configure.constprop.0>:
	}

	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;

	(void)cfg;
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
     484:	6843      	ldr	r3, [r0, #4]
static inline int z_impl_gpio_pin_configure(const struct device *port,
     486:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
     48a:	681b      	ldr	r3, [r3, #0]
	const struct gpio_driver_api *api =
     48c:	f8d0 8008 	ldr.w	r8, [r0, #8]
	struct gpio_driver_data *data =
     490:	6907      	ldr	r7, [r0, #16]
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
     492:	2601      	movs	r6, #1
     494:	408e      	lsls	r6, r1
     496:	421e      	tst	r6, r3
static inline int z_impl_gpio_pin_configure(const struct device *port,
     498:	4604      	mov	r4, r0
     49a:	460d      	mov	r5, r1
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
     49c:	d10e      	bne.n	4bc <z_impl_gpio_pin_configure.constprop.0+0x38>
     49e:	490e      	ldr	r1, [pc, #56]	; (4d8 <z_impl_gpio_pin_configure.constprop.0+0x54>)
     4a0:	4a0e      	ldr	r2, [pc, #56]	; (4dc <z_impl_gpio_pin_configure.constprop.0+0x58>)
     4a2:	480f      	ldr	r0, [pc, #60]	; (4e0 <z_impl_gpio_pin_configure.constprop.0+0x5c>)
     4a4:	f240 23fd 	movw	r3, #765	; 0x2fd
     4a8:	f006 fbd8 	bl	6c5c <printk>
     4ac:	480d      	ldr	r0, [pc, #52]	; (4e4 <z_impl_gpio_pin_configure.constprop.0+0x60>)
     4ae:	f006 fbd5 	bl	6c5c <printk>
     4b2:	480a      	ldr	r0, [pc, #40]	; (4dc <z_impl_gpio_pin_configure.constprop.0+0x58>)
     4b4:	f240 21fd 	movw	r1, #765	; 0x2fd
     4b8:	f006 fafc 	bl	6ab4 <assert_post_action>
		 "Unsupported pin");

	if ((flags & GPIO_ACTIVE_LOW) != 0) {
		data->invert |= (gpio_port_pins_t)BIT(pin);
	} else {
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
     4bc:	683b      	ldr	r3, [r7, #0]
     4be:	ea23 0606 	bic.w	r6, r3, r6
     4c2:	603e      	str	r6, [r7, #0]
	}

	return api->pin_configure(port, pin, flags);
     4c4:	f8d8 3000 	ldr.w	r3, [r8]
     4c8:	4629      	mov	r1, r5
     4ca:	4620      	mov	r0, r4
     4cc:	f44f 7288 	mov.w	r2, #272	; 0x110
}
     4d0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	return api->pin_configure(port, pin, flags);
     4d4:	4718      	bx	r3
     4d6:	bf00      	nop
     4d8:	000075e6 	.word	0x000075e6
     4dc:	000075bc 	.word	0x000075bc
     4e0:	00007624 	.word	0x00007624
     4e4:	00007641 	.word	0x00007641

000004e8 <z_impl_gpio_pin_interrupt_configure.constprop.0>:
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
     4e8:	6843      	ldr	r3, [r0, #4]
static inline int z_impl_gpio_pin_interrupt_configure(const struct device *port,
     4ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
     4ee:	681b      	ldr	r3, [r3, #0]
	const struct gpio_driver_api *api =
     4f0:	6887      	ldr	r7, [r0, #8]
	const struct gpio_driver_data *const data =
     4f2:	f8d0 8010 	ldr.w	r8, [r0, #16]
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
     4f6:	2601      	movs	r6, #1
     4f8:	408e      	lsls	r6, r1
     4fa:	421e      	tst	r6, r3
static inline int z_impl_gpio_pin_interrupt_configure(const struct device *port,
     4fc:	4604      	mov	r4, r0
     4fe:	460d      	mov	r5, r1
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
     500:	d10e      	bne.n	520 <z_impl_gpio_pin_interrupt_configure.constprop.0+0x38>
     502:	4910      	ldr	r1, [pc, #64]	; (544 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x5c>)
     504:	4a10      	ldr	r2, [pc, #64]	; (548 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x60>)
     506:	4811      	ldr	r0, [pc, #68]	; (54c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x64>)
     508:	f240 239d 	movw	r3, #669	; 0x29d
     50c:	f006 fba6 	bl	6c5c <printk>
     510:	480f      	ldr	r0, [pc, #60]	; (550 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x68>)
     512:	f006 fba3 	bl	6c5c <printk>
     516:	480c      	ldr	r0, [pc, #48]	; (548 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x60>)
     518:	f240 219d 	movw	r1, #669	; 0x29d
     51c:	f006 faca 	bl	6ab4 <assert_post_action>
	    ((data->invert & (gpio_port_pins_t)BIT(pin)) != 0)) {
     520:	f8d8 3000 	ldr.w	r3, [r8]
	if (((flags & GPIO_INT_LEVELS_LOGICAL) != 0) &&
     524:	421e      	tst	r6, r3
	return api->pin_interrupt_configure(port, pin, mode, trig);
     526:	69be      	ldr	r6, [r7, #24]
     528:	4629      	mov	r1, r5
     52a:	4620      	mov	r0, r4
     52c:	46b4      	mov	ip, r6
     52e:	bf18      	it	ne
     530:	f44f 3300 	movne.w	r3, #131072	; 0x20000
}
     534:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	return api->pin_interrupt_configure(port, pin, mode, trig);
     538:	bf08      	it	eq
     53a:	f44f 2380 	moveq.w	r3, #262144	; 0x40000
     53e:	f44f 32a0 	mov.w	r2, #81920	; 0x14000
     542:	4760      	bx	ip
     544:	000075e6 	.word	0x000075e6
     548:	000075bc 	.word	0x000075bc
     54c:	00007624 	.word	0x00007624
     550:	00007641 	.word	0x00007641

00000554 <InitConfig>:

void InitConfig(void){
     554:	b510      	push	{r4, lr}
    const struct device *gpio0_dev;         /* Pointer to GPIO device structure */
    int ret=0;                              /* Generic return value variable */


    /* Task init code */
    printk("LEDs com os seus botões \n");
     556:	4860      	ldr	r0, [pc, #384]	; (6d8 <InitConfig+0x184>)
     558:	f006 fb80 	bl	6c5c <printk>
		/* coverity[OVERRUN] */
		return (const struct device *) arch_syscall_invoke1(*(uintptr_t *)&name, K_SYSCALL_DEVICE_GET_BINDING);
	}
#endif
	compiler_barrier();
	return z_impl_device_get_binding(name);
     55c:	485f      	ldr	r0, [pc, #380]	; (6dc <InitConfig+0x188>)
     55e:	f003 fe9f 	bl	42a0 <z_impl_device_get_binding>

    /* Bind to GPIO 0 */
    gpio0_dev = device_get_binding(DT_LABEL(GPIO0_NID));
    if (gpio0_dev == NULL) {
     562:	4604      	mov	r4, r0
     564:	b920      	cbnz	r0, 570 <InitConfig+0x1c>

	gpio_init_callback(&coin100_cb_data, coin100_pressed, BIT(coin100));
	gpio_add_callback(gpio0_dev, &coin100_cb_data);

        return;
}
     566:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        printk("Failed to bind to GPIO0\n\r");        
     56a:	485d      	ldr	r0, [pc, #372]	; (6e0 <InitConfig+0x18c>)
     56c:	f006 bb76 	b.w	6c5c <printk>
        printk("Bind to GPIO0 successfull \n\r");        
     570:	485c      	ldr	r0, [pc, #368]	; (6e4 <InitConfig+0x190>)
     572:	f006 fb73 	bl	6c5c <printk>
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke3(*(uintptr_t *)&port, *(uintptr_t *)&pin, *(uintptr_t *)&flags, K_SYSCALL_GPIO_PIN_CONFIGURE);
	}
#endif
	compiler_barrier();
	return z_impl_gpio_pin_configure(port, pin, flags);
     576:	210b      	movs	r1, #11
     578:	4620      	mov	r0, r4
     57a:	f7ff ff83 	bl	484 <z_impl_gpio_pin_configure.constprop.0>
    if (ret < 0) {
     57e:	1e01      	subs	r1, r0, #0
     580:	da04      	bge.n	58c <InitConfig+0x38>
}
     582:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        printk("gpio_pin_configure() failed with error %d\n\r", ret);        
     586:	4858      	ldr	r0, [pc, #352]	; (6e8 <InitConfig+0x194>)
     588:	f006 bb68 	b.w	6c5c <printk>
     58c:	210c      	movs	r1, #12
     58e:	4620      	mov	r0, r4
     590:	f7ff ff78 	bl	484 <z_impl_gpio_pin_configure.constprop.0>
    if (ret < 0) {
     594:	1e01      	subs	r1, r0, #0
     596:	dbf4      	blt.n	582 <InitConfig+0x2e>
     598:	2118      	movs	r1, #24
     59a:	4620      	mov	r0, r4
     59c:	f7ff ff72 	bl	484 <z_impl_gpio_pin_configure.constprop.0>
    if (ret < 0) {
     5a0:	1e01      	subs	r1, r0, #0
     5a2:	dbee      	blt.n	582 <InitConfig+0x2e>
     5a4:	2119      	movs	r1, #25
     5a6:	4620      	mov	r0, r4
     5a8:	f7ff ff6c 	bl	484 <z_impl_gpio_pin_configure.constprop.0>
    if (ret < 0) {
     5ac:	1e01      	subs	r1, r0, #0
     5ae:	dbe8      	blt.n	582 <InitConfig+0x2e>
     5b0:	211c      	movs	r1, #28
     5b2:	4620      	mov	r0, r4
     5b4:	f7ff ff66 	bl	484 <z_impl_gpio_pin_configure.constprop.0>
    if (ret < 0) {
     5b8:	1e01      	subs	r1, r0, #0
     5ba:	dbe2      	blt.n	582 <InitConfig+0x2e>
     5bc:	211d      	movs	r1, #29
     5be:	4620      	mov	r0, r4
     5c0:	f7ff ff60 	bl	484 <z_impl_gpio_pin_configure.constprop.0>
    if (ret < 0) {
     5c4:	1e01      	subs	r1, r0, #0
     5c6:	dbdc      	blt.n	582 <InitConfig+0x2e>
     5c8:	211e      	movs	r1, #30
     5ca:	4620      	mov	r0, r4
     5cc:	f7ff ff5a 	bl	484 <z_impl_gpio_pin_configure.constprop.0>
    if (ret < 0) {
     5d0:	1e01      	subs	r1, r0, #0
     5d2:	dbd6      	blt.n	582 <InitConfig+0x2e>
     5d4:	211f      	movs	r1, #31
     5d6:	4620      	mov	r0, r4
     5d8:	f7ff ff54 	bl	484 <z_impl_gpio_pin_configure.constprop.0>
    if (ret < 0) {
     5dc:	1e01      	subs	r1, r0, #0
     5de:	dbd0      	blt.n	582 <InitConfig+0x2e>
	return z_impl_gpio_pin_interrupt_configure(port, pin, flags);
     5e0:	210b      	movs	r1, #11
     5e2:	4620      	mov	r0, r4
     5e4:	f7ff ff80 	bl	4e8 <z_impl_gpio_pin_interrupt_configure.constprop.0>
	if (ret != 0) {
     5e8:	2800      	cmp	r0, #0
     5ea:	d173      	bne.n	6d4 <InitConfig+0x180>
     5ec:	210c      	movs	r1, #12
     5ee:	4620      	mov	r0, r4
     5f0:	f7ff ff7a 	bl	4e8 <z_impl_gpio_pin_interrupt_configure.constprop.0>
	if (ret != 0) {
     5f4:	2800      	cmp	r0, #0
     5f6:	d16d      	bne.n	6d4 <InitConfig+0x180>
     5f8:	2118      	movs	r1, #24
     5fa:	4620      	mov	r0, r4
     5fc:	f7ff ff74 	bl	4e8 <z_impl_gpio_pin_interrupt_configure.constprop.0>
	if (ret != 0) {
     600:	2800      	cmp	r0, #0
     602:	d167      	bne.n	6d4 <InitConfig+0x180>
     604:	2119      	movs	r1, #25
     606:	4620      	mov	r0, r4
     608:	f7ff ff6e 	bl	4e8 <z_impl_gpio_pin_interrupt_configure.constprop.0>
	if (ret != 0) {
     60c:	2800      	cmp	r0, #0
     60e:	d161      	bne.n	6d4 <InitConfig+0x180>
     610:	211c      	movs	r1, #28
     612:	4620      	mov	r0, r4
     614:	f7ff ff68 	bl	4e8 <z_impl_gpio_pin_interrupt_configure.constprop.0>
	if (ret != 0) {
     618:	2800      	cmp	r0, #0
     61a:	d15b      	bne.n	6d4 <InitConfig+0x180>
     61c:	211d      	movs	r1, #29
     61e:	4620      	mov	r0, r4
     620:	f7ff ff62 	bl	4e8 <z_impl_gpio_pin_interrupt_configure.constprop.0>
	if (ret != 0) {
     624:	2800      	cmp	r0, #0
     626:	d155      	bne.n	6d4 <InitConfig+0x180>
     628:	211e      	movs	r1, #30
     62a:	4620      	mov	r0, r4
     62c:	f7ff ff5c 	bl	4e8 <z_impl_gpio_pin_interrupt_configure.constprop.0>
	if (ret != 0) {
     630:	2800      	cmp	r0, #0
     632:	d14f      	bne.n	6d4 <InitConfig+0x180>
     634:	211f      	movs	r1, #31
     636:	4620      	mov	r0, r4
     638:	f7ff ff56 	bl	4e8 <z_impl_gpio_pin_interrupt_configure.constprop.0>
	if (ret != 0) {
     63c:	2800      	cmp	r0, #0
     63e:	d149      	bne.n	6d4 <InitConfig+0x180>
				      gpio_port_pins_t pin_mask)
{
	__ASSERT(callback, "Callback pointer should not be NULL");
	__ASSERT(handler, "Callback handler pointer should not be NULL");

	callback->handler = handler;
     640:	492a      	ldr	r1, [pc, #168]	; (6ec <InitConfig+0x198>)
     642:	4b2b      	ldr	r3, [pc, #172]	; (6f0 <InitConfig+0x19c>)
     644:	604b      	str	r3, [r1, #4]
	gpio_add_callback(gpio0_dev, &button1_cb_data);
     646:	4620      	mov	r0, r4
	callback->pin_mask = pin_mask;
     648:	f44f 6300 	mov.w	r3, #2048	; 0x800
     64c:	608b      	str	r3, [r1, #8]
     64e:	f006 fa29 	bl	6aa4 <gpio_add_callback>
	callback->handler = handler;
     652:	4928      	ldr	r1, [pc, #160]	; (6f4 <InitConfig+0x1a0>)
     654:	4b28      	ldr	r3, [pc, #160]	; (6f8 <InitConfig+0x1a4>)
     656:	604b      	str	r3, [r1, #4]
	gpio_add_callback(gpio0_dev, &button2_cb_data);
     658:	4620      	mov	r0, r4
	callback->pin_mask = pin_mask;
     65a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
     65e:	608b      	str	r3, [r1, #8]
     660:	f006 fa20 	bl	6aa4 <gpio_add_callback>
	callback->handler = handler;
     664:	4925      	ldr	r1, [pc, #148]	; (6fc <InitConfig+0x1a8>)
     666:	4b26      	ldr	r3, [pc, #152]	; (700 <InitConfig+0x1ac>)
     668:	604b      	str	r3, [r1, #4]
	gpio_add_callback(gpio0_dev, &button3_cb_data);
     66a:	4620      	mov	r0, r4
	callback->pin_mask = pin_mask;
     66c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
     670:	608b      	str	r3, [r1, #8]
     672:	f006 fa17 	bl	6aa4 <gpio_add_callback>
	callback->handler = handler;
     676:	4923      	ldr	r1, [pc, #140]	; (704 <InitConfig+0x1b0>)
     678:	4b23      	ldr	r3, [pc, #140]	; (708 <InitConfig+0x1b4>)
     67a:	604b      	str	r3, [r1, #4]
	gpio_add_callback(gpio0_dev, &button4_cb_data);    
     67c:	4620      	mov	r0, r4
	callback->pin_mask = pin_mask;
     67e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
     682:	608b      	str	r3, [r1, #8]
     684:	f006 fa0e 	bl	6aa4 <gpio_add_callback>
	callback->handler = handler;
     688:	4920      	ldr	r1, [pc, #128]	; (70c <InitConfig+0x1b8>)
     68a:	4b21      	ldr	r3, [pc, #132]	; (710 <InitConfig+0x1bc>)
     68c:	604b      	str	r3, [r1, #4]
	gpio_add_callback(gpio0_dev, &coin10_cb_data);
     68e:	4620      	mov	r0, r4
	callback->pin_mask = pin_mask;
     690:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
     694:	608b      	str	r3, [r1, #8]
     696:	f006 fa05 	bl	6aa4 <gpio_add_callback>
	callback->handler = handler;
     69a:	491e      	ldr	r1, [pc, #120]	; (714 <InitConfig+0x1c0>)
     69c:	4b1e      	ldr	r3, [pc, #120]	; (718 <InitConfig+0x1c4>)
     69e:	604b      	str	r3, [r1, #4]
	gpio_add_callback(gpio0_dev, &coin20_cb_data);
     6a0:	4620      	mov	r0, r4
	callback->pin_mask = pin_mask;
     6a2:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
     6a6:	608b      	str	r3, [r1, #8]
     6a8:	f006 f9fc 	bl	6aa4 <gpio_add_callback>
	callback->handler = handler;
     6ac:	491b      	ldr	r1, [pc, #108]	; (71c <InitConfig+0x1c8>)
     6ae:	4b1c      	ldr	r3, [pc, #112]	; (720 <InitConfig+0x1cc>)
     6b0:	604b      	str	r3, [r1, #4]
	gpio_add_callback(gpio0_dev, &coin50_cb_data);
     6b2:	4620      	mov	r0, r4
	callback->pin_mask = pin_mask;
     6b4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     6b8:	608b      	str	r3, [r1, #8]
     6ba:	f006 f9f3 	bl	6aa4 <gpio_add_callback>
	callback->handler = handler;
     6be:	4919      	ldr	r1, [pc, #100]	; (724 <InitConfig+0x1d0>)
     6c0:	4b19      	ldr	r3, [pc, #100]	; (728 <InitConfig+0x1d4>)
     6c2:	604b      	str	r3, [r1, #4]
	gpio_add_callback(gpio0_dev, &coin100_cb_data);
     6c4:	4620      	mov	r0, r4
	callback->pin_mask = pin_mask;
     6c6:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
}
     6ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
     6ce:	608b      	str	r3, [r1, #8]
	gpio_add_callback(gpio0_dev, &coin100_cb_data);
     6d0:	f006 b9e8 	b.w	6aa4 <gpio_add_callback>
}
     6d4:	bd10      	pop	{r4, pc}
     6d6:	bf00      	nop
     6d8:	00007653 	.word	0x00007653
     6dc:	0000766d 	.word	0x0000766d
     6e0:	00007674 	.word	0x00007674
     6e4:	0000768e 	.word	0x0000768e
     6e8:	000076ab 	.word	0x000076ab
     6ec:	200002c8 	.word	0x200002c8
     6f0:	000003f5 	.word	0x000003f5
     6f4:	200002d4 	.word	0x200002d4
     6f8:	00000401 	.word	0x00000401
     6fc:	200002e0 	.word	0x200002e0
     700:	0000040d 	.word	0x0000040d
     704:	200002ec 	.word	0x200002ec
     708:	00000419 	.word	0x00000419
     70c:	20000304 	.word	0x20000304
     710:	00000425 	.word	0x00000425
     714:	20000310 	.word	0x20000310
     718:	0000043d 	.word	0x0000043d
     71c:	2000031c 	.word	0x2000031c
     720:	00000455 	.word	0x00000455
     724:	200002f8 	.word	0x200002f8
     728:	0000046d 	.word	0x0000046d

0000072c <main>:
#include <string.h>
#include "placa.c"


/* Main function */
void main(void) {
     72c:	b508      	push	{r3, lr}

    InitConfig();
     72e:	f7ff ff11 	bl	554 <InitConfig>
    printk("OLAAAA\r\n");
     732:	4819      	ldr	r0, [pc, #100]	; (798 <main+0x6c>)
    while(1) {                  
        if(dcToggleFlag){
     734:	4c19      	ldr	r4, [pc, #100]	; (79c <main+0x70>)
            printk("Botao Moedas pressionado\r\n");
            printf("FLAG = %d\r\n",dcToggleFlag);
            printf("COIN = %d\r\n",coinv);
          }
          else
            printk("wut?\r\n");
     736:	4e1a      	ldr	r6, [pc, #104]	; (7a0 <main+0x74>)
    printk("OLAAAA\r\n");
     738:	f006 fa90 	bl	6c5c <printk>
     73c:	4625      	mov	r5, r4
        if(dcToggleFlag){
     73e:	6823      	ldr	r3, [r4, #0]
     740:	2b00      	cmp	r3, #0
     742:	d0fc      	beq.n	73e <main+0x12>
          if(dcToggleFlag == 1)
     744:	6823      	ldr	r3, [r4, #0]
     746:	2b01      	cmp	r3, #1
     748:	d103      	bne.n	752 <main+0x26>
            printk("Botão 1 pressionado\r\n");
     74a:	4816      	ldr	r0, [pc, #88]	; (7a4 <main+0x78>)
            printk("wut?\r\n");
     74c:	f006 fa86 	bl	6c5c <printk>
     750:	e01d      	b.n	78e <main+0x62>
          else if(dcToggleFlag == 2)
     752:	6823      	ldr	r3, [r4, #0]
     754:	2b02      	cmp	r3, #2
     756:	d101      	bne.n	75c <main+0x30>
            printk("Botão 2 pressionado\r\n");
     758:	4813      	ldr	r0, [pc, #76]	; (7a8 <main+0x7c>)
     75a:	e7f7      	b.n	74c <main+0x20>
          else if(dcToggleFlag == 3)
     75c:	6823      	ldr	r3, [r4, #0]
     75e:	2b03      	cmp	r3, #3
     760:	d101      	bne.n	766 <main+0x3a>
            printk("Botão 3 pressionado\r\n");
     762:	4812      	ldr	r0, [pc, #72]	; (7ac <main+0x80>)
     764:	e7f2      	b.n	74c <main+0x20>
          else if(dcToggleFlag == 4)
     766:	6823      	ldr	r3, [r4, #0]
     768:	2b04      	cmp	r3, #4
     76a:	d101      	bne.n	770 <main+0x44>
            printk("Botão 4 pressionado\r\n");
     76c:	4810      	ldr	r0, [pc, #64]	; (7b0 <main+0x84>)
     76e:	e7ed      	b.n	74c <main+0x20>
          else if(dcToggleFlag == 5){
     770:	6823      	ldr	r3, [r4, #0]
     772:	2b05      	cmp	r3, #5
     774:	d10e      	bne.n	794 <main+0x68>
            printk("Botao Moedas pressionado\r\n");
     776:	480f      	ldr	r0, [pc, #60]	; (7b4 <main+0x88>)
     778:	f006 fa70 	bl	6c5c <printk>
            printf("FLAG = %d\r\n",dcToggleFlag);
     77c:	6821      	ldr	r1, [r4, #0]
     77e:	480e      	ldr	r0, [pc, #56]	; (7b8 <main+0x8c>)
     780:	f001 fd64 	bl	224c <printf>
            printf("COIN = %d\r\n",coinv);
     784:	4b0d      	ldr	r3, [pc, #52]	; (7bc <main+0x90>)
     786:	480e      	ldr	r0, [pc, #56]	; (7c0 <main+0x94>)
     788:	6819      	ldr	r1, [r3, #0]
     78a:	f001 fd5f 	bl	224c <printf>

          dcToggleFlag = 0;
     78e:	2300      	movs	r3, #0
     790:	602b      	str	r3, [r5, #0]
     792:	e7d4      	b.n	73e <main+0x12>
            printk("wut?\r\n");
     794:	4630      	mov	r0, r6
     796:	e7d9      	b.n	74c <main+0x20>
     798:	000076d7 	.word	0x000076d7
     79c:	2000032c 	.word	0x2000032c
     7a0:	0000776b 	.word	0x0000776b
     7a4:	000076e0 	.word	0x000076e0
     7a8:	000076f6 	.word	0x000076f6
     7ac:	0000770c 	.word	0x0000770c
     7b0:	00007722 	.word	0x00007722
     7b4:	00007738 	.word	0x00007738
     7b8:	00007753 	.word	0x00007753
     7bc:	20000328 	.word	0x20000328
     7c0:	0000775f 	.word	0x0000775f

000007c4 <cbvprintf>:

	return (int)count;
}

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
     7c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     7c8:	b091      	sub	sp, #68	; 0x44
     7ca:	468b      	mov	fp, r1
     7cc:	9002      	str	r0, [sp, #8]
     7ce:	4692      	mov	sl, r2
     7d0:	461c      	mov	r4, r3
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
     7d2:	2500      	movs	r5, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
     7d4:	f89a 0000 	ldrb.w	r0, [sl]
     7d8:	b908      	cbnz	r0, 7de <cbvprintf+0x1a>
			OUTC(' ');
			--width;
		}
	}

	return count;
     7da:	4628      	mov	r0, r5
     7dc:	e35e      	b.n	e9c <CONFIG_ISR_STACK_SIZE+0x69c>
		if (*fp != '%') {
     7de:	2825      	cmp	r0, #37	; 0x25
     7e0:	f10a 0701 	add.w	r7, sl, #1
     7e4:	d007      	beq.n	7f6 <cbvprintf+0x32>
			OUTC('%');
     7e6:	9b02      	ldr	r3, [sp, #8]
     7e8:	4659      	mov	r1, fp
     7ea:	4798      	blx	r3
     7ec:	2800      	cmp	r0, #0
     7ee:	f2c0 8355 	blt.w	e9c <CONFIG_ISR_STACK_SIZE+0x69c>
     7f2:	3501      	adds	r5, #1
			break;
     7f4:	e210      	b.n	c18 <CONFIG_ISR_STACK_SIZE+0x418>
		} state = {
     7f6:	2218      	movs	r2, #24
     7f8:	2100      	movs	r1, #0
     7fa:	a80a      	add	r0, sp, #40	; 0x28
     7fc:	f006 fa91 	bl	6d22 <memset>
	if (*sp == '%') {
     800:	f89a 3001 	ldrb.w	r3, [sl, #1]
     804:	2b25      	cmp	r3, #37	; 0x25
     806:	d078      	beq.n	8fa <CONFIG_ISR_STACK_SIZE+0xfa>
     808:	2200      	movs	r2, #0
     80a:	4694      	mov	ip, r2
     80c:	4616      	mov	r6, r2
     80e:	4696      	mov	lr, r2
     810:	4610      	mov	r0, r2
     812:	4639      	mov	r1, r7
		switch (*sp) {
     814:	f817 3b01 	ldrb.w	r3, [r7], #1
     818:	2b2b      	cmp	r3, #43	; 0x2b
     81a:	f000 809d 	beq.w	958 <CONFIG_ISR_STACK_SIZE+0x158>
     81e:	f200 8094 	bhi.w	94a <CONFIG_ISR_STACK_SIZE+0x14a>
     822:	2b20      	cmp	r3, #32
     824:	f000 809b 	beq.w	95e <CONFIG_ISR_STACK_SIZE+0x15e>
     828:	2b23      	cmp	r3, #35	; 0x23
     82a:	f000 809a 	beq.w	962 <CONFIG_ISR_STACK_SIZE+0x162>
     82e:	b128      	cbz	r0, 83c <CONFIG_ISR_STACK_SIZE+0x3c>
     830:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
     834:	f040 0004 	orr.w	r0, r0, #4
     838:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
     83c:	f1be 0f00 	cmp.w	lr, #0
     840:	d005      	beq.n	84e <CONFIG_ISR_STACK_SIZE+0x4e>
     842:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
     846:	f040 0008 	orr.w	r0, r0, #8
     84a:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
     84e:	b12e      	cbz	r6, 85c <CONFIG_ISR_STACK_SIZE+0x5c>
     850:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
     854:	f040 0010 	orr.w	r0, r0, #16
     858:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
     85c:	f1bc 0f00 	cmp.w	ip, #0
     860:	d005      	beq.n	86e <CONFIG_ISR_STACK_SIZE+0x6e>
     862:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
     866:	f040 0020 	orr.w	r0, r0, #32
     86a:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
     86e:	b12a      	cbz	r2, 87c <CONFIG_ISR_STACK_SIZE+0x7c>
     870:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
     874:	f042 0240 	orr.w	r2, r2, #64	; 0x40
     878:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (conv->flag_zero && conv->flag_dash) {
     87c:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
     880:	f002 0044 	and.w	r0, r2, #68	; 0x44
     884:	2844      	cmp	r0, #68	; 0x44
     886:	d103      	bne.n	890 <CONFIG_ISR_STACK_SIZE+0x90>
		conv->flag_zero = false;
     888:	f36f 1286 	bfc	r2, #6, #1
     88c:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	conv->width_present = true;
     890:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
     894:	2b2a      	cmp	r3, #42	; 0x2a
	conv->width_present = true;
     896:	f042 0280 	orr.w	r2, r2, #128	; 0x80
     89a:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
     89e:	d17b      	bne.n	998 <CONFIG_ISR_STACK_SIZE+0x198>
		conv->width_star = true;
     8a0:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     8a4:	f042 0201 	orr.w	r2, r2, #1
     8a8:	1c4b      	adds	r3, r1, #1
     8aa:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	conv->prec_present = (*sp == '.');
     8ae:	781a      	ldrb	r2, [r3, #0]
     8b0:	2a2e      	cmp	r2, #46	; 0x2e
     8b2:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     8b6:	bf0c      	ite	eq
     8b8:	2101      	moveq	r1, #1
     8ba:	2100      	movne	r1, #0
     8bc:	f361 0241 	bfi	r2, r1, #1, #1
     8c0:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	if (!conv->prec_present) {
     8c4:	d174      	bne.n	9b0 <CONFIG_ISR_STACK_SIZE+0x1b0>
	if (*sp == '*') {
     8c6:	785a      	ldrb	r2, [r3, #1]
     8c8:	2a2a      	cmp	r2, #42	; 0x2a
     8ca:	d06a      	beq.n	9a2 <CONFIG_ISR_STACK_SIZE+0x1a2>
     8cc:	3301      	adds	r3, #1
	size_t val = 0;
     8ce:	2100      	movs	r1, #0
		val = 10U * val + *sp++ - '0';
     8d0:	260a      	movs	r6, #10
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
     8d2:	4618      	mov	r0, r3
     8d4:	f810 2b01 	ldrb.w	r2, [r0], #1
     8d8:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
     8dc:	2f09      	cmp	r7, #9
     8de:	f240 808e 	bls.w	9fe <CONFIG_ISR_STACK_SIZE+0x1fe>
	conv->unsupported |= ((conv->prec_value < 0)
     8e2:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	conv->prec_value = prec;
     8e6:	910e      	str	r1, [sp, #56]	; 0x38
	conv->unsupported |= ((conv->prec_value < 0)
     8e8:	f3c2 0040 	ubfx	r0, r2, #1, #1
     8ec:	ea40 71d1 	orr.w	r1, r0, r1, lsr #31
     8f0:	f361 0241 	bfi	r2, r1, #1, #1
     8f4:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
     8f8:	e05a      	b.n	9b0 <CONFIG_ISR_STACK_SIZE+0x1b0>
		conv->specifier = *sp++;
     8fa:	f10a 0702 	add.w	r7, sl, #2
     8fe:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
		if (conv->width_star) {
     902:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     906:	07d9      	lsls	r1, r3, #31
     908:	f140 8149 	bpl.w	b9e <CONFIG_ISR_STACK_SIZE+0x39e>
			width = va_arg(ap, int);
     90c:	f854 9b04 	ldr.w	r9, [r4], #4
			if (width < 0) {
     910:	f1b9 0f00 	cmp.w	r9, #0
     914:	da07      	bge.n	926 <CONFIG_ISR_STACK_SIZE+0x126>
				conv->flag_dash = true;
     916:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
     91a:	f042 0204 	orr.w	r2, r2, #4
     91e:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
				width = -width;
     922:	f1c9 0900 	rsb	r9, r9, #0
		if (conv->prec_star) {
     926:	075a      	lsls	r2, r3, #29
     928:	f140 8142 	bpl.w	bb0 <CONFIG_ISR_STACK_SIZE+0x3b0>
			int arg = va_arg(ap, int);
     92c:	f854 8b04 	ldr.w	r8, [r4], #4
			if (arg < 0) {
     930:	f1b8 0f00 	cmp.w	r8, #0
     934:	f280 8141 	bge.w	bba <CONFIG_ISR_STACK_SIZE+0x3ba>
				conv->prec_present = false;
     938:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     93c:	f36f 0341 	bfc	r3, #1, #1
     940:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		int precision = -1;
     944:	f04f 38ff 	mov.w	r8, #4294967295
     948:	e137      	b.n	bba <CONFIG_ISR_STACK_SIZE+0x3ba>
		switch (*sp) {
     94a:	2b2d      	cmp	r3, #45	; 0x2d
     94c:	d00c      	beq.n	968 <CONFIG_ISR_STACK_SIZE+0x168>
     94e:	2b30      	cmp	r3, #48	; 0x30
     950:	f47f af6d 	bne.w	82e <CONFIG_ISR_STACK_SIZE+0x2e>
			conv->flag_zero = true;
     954:	2201      	movs	r2, #1
	} while (loop);
     956:	e75c      	b.n	812 <CONFIG_ISR_STACK_SIZE+0x12>
			conv->flag_plus = true;
     958:	f04f 0e01 	mov.w	lr, #1
     95c:	e759      	b.n	812 <CONFIG_ISR_STACK_SIZE+0x12>
			conv->flag_space = true;
     95e:	2601      	movs	r6, #1
     960:	e757      	b.n	812 <CONFIG_ISR_STACK_SIZE+0x12>
			conv->flag_hash = true;
     962:	f04f 0c01 	mov.w	ip, #1
     966:	e754      	b.n	812 <CONFIG_ISR_STACK_SIZE+0x12>
		switch (*sp) {
     968:	2001      	movs	r0, #1
     96a:	e752      	b.n	812 <CONFIG_ISR_STACK_SIZE+0x12>
		val = 10U * val + *sp++ - '0';
     96c:	fb0c 0202 	mla	r2, ip, r2, r0
     970:	3a30      	subs	r2, #48	; 0x30
     972:	4633      	mov	r3, r6
     974:	461e      	mov	r6, r3
     976:	f816 0b01 	ldrb.w	r0, [r6], #1
     97a:	f1a0 0730 	sub.w	r7, r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
     97e:	2f09      	cmp	r7, #9
     980:	d9f4      	bls.n	96c <CONFIG_ISR_STACK_SIZE+0x16c>
	if (sp != wp) {
     982:	4299      	cmp	r1, r3
     984:	d093      	beq.n	8ae <CONFIG_ISR_STACK_SIZE+0xae>
		conv->unsupported |= ((conv->width_value < 0)
     986:	f89d 1030 	ldrb.w	r1, [sp, #48]	; 0x30
		conv->width_value = width;
     98a:	920d      	str	r2, [sp, #52]	; 0x34
				      || (width != (size_t)conv->width_value));
     98c:	0fd2      	lsrs	r2, r2, #31
		conv->unsupported |= ((conv->width_value < 0)
     98e:	f362 0141 	bfi	r1, r2, #1, #1
     992:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
     996:	e78a      	b.n	8ae <CONFIG_ISR_STACK_SIZE+0xae>
     998:	460b      	mov	r3, r1
	size_t val = 0;
     99a:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
     99c:	f04f 0c0a 	mov.w	ip, #10
     9a0:	e7e8      	b.n	974 <CONFIG_ISR_STACK_SIZE+0x174>
		conv->prec_star = true;
     9a2:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     9a6:	f042 0204 	orr.w	r2, r2, #4
     9aa:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
		return ++sp;
     9ae:	3302      	adds	r3, #2
	switch (*sp) {
     9b0:	461f      	mov	r7, r3
     9b2:	f817 2b01 	ldrb.w	r2, [r7], #1
     9b6:	2a6c      	cmp	r2, #108	; 0x6c
     9b8:	d041      	beq.n	a3e <CONFIG_ISR_STACK_SIZE+0x23e>
     9ba:	d825      	bhi.n	a08 <CONFIG_ISR_STACK_SIZE+0x208>
     9bc:	2a68      	cmp	r2, #104	; 0x68
     9be:	d02b      	beq.n	a18 <CONFIG_ISR_STACK_SIZE+0x218>
     9c0:	2a6a      	cmp	r2, #106	; 0x6a
     9c2:	d046      	beq.n	a52 <CONFIG_ISR_STACK_SIZE+0x252>
     9c4:	2a4c      	cmp	r2, #76	; 0x4c
     9c6:	d04c      	beq.n	a62 <CONFIG_ISR_STACK_SIZE+0x262>
     9c8:	461f      	mov	r7, r3
	conv->specifier = *sp++;
     9ca:	f817 2b01 	ldrb.w	r2, [r7], #1
     9ce:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     9d2:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
	switch (conv->specifier) {
     9d6:	2a78      	cmp	r2, #120	; 0x78
     9d8:	f200 80d9 	bhi.w	b8e <CONFIG_ISR_STACK_SIZE+0x38e>
     9dc:	2a57      	cmp	r2, #87	; 0x57
     9de:	d84d      	bhi.n	a7c <CONFIG_ISR_STACK_SIZE+0x27c>
     9e0:	2a41      	cmp	r2, #65	; 0x41
     9e2:	d003      	beq.n	9ec <CONFIG_ISR_STACK_SIZE+0x1ec>
     9e4:	3a45      	subs	r2, #69	; 0x45
     9e6:	2a02      	cmp	r2, #2
     9e8:	f200 80d1 	bhi.w	b8e <CONFIG_ISR_STACK_SIZE+0x38e>
		conv->specifier_cat = SPECIFIER_FP;
     9ec:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
     9f0:	2204      	movs	r2, #4
     9f2:	f362 0302 	bfi	r3, r2, #0, #3
     9f6:	f88d 3032 	strb.w	r3, [sp, #50]	; 0x32
			unsupported = true;
     9fa:	2301      	movs	r3, #1
			break;
     9fc:	e09e      	b.n	b3c <CONFIG_ISR_STACK_SIZE+0x33c>
		val = 10U * val + *sp++ - '0';
     9fe:	fb06 2101 	mla	r1, r6, r1, r2
     a02:	3930      	subs	r1, #48	; 0x30
     a04:	4603      	mov	r3, r0
     a06:	e764      	b.n	8d2 <CONFIG_ISR_STACK_SIZE+0xd2>
	switch (*sp) {
     a08:	2a74      	cmp	r2, #116	; 0x74
     a0a:	d026      	beq.n	a5a <CONFIG_ISR_STACK_SIZE+0x25a>
     a0c:	2a7a      	cmp	r2, #122	; 0x7a
     a0e:	d1db      	bne.n	9c8 <CONFIG_ISR_STACK_SIZE+0x1c8>
		conv->length_mod = LENGTH_Z;
     a10:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     a14:	2206      	movs	r2, #6
     a16:	e00d      	b.n	a34 <CONFIG_ISR_STACK_SIZE+0x234>
		if (*++sp == 'h') {
     a18:	785a      	ldrb	r2, [r3, #1]
     a1a:	2a68      	cmp	r2, #104	; 0x68
     a1c:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     a20:	d106      	bne.n	a30 <CONFIG_ISR_STACK_SIZE+0x230>
			conv->length_mod = LENGTH_HH;
     a22:	2101      	movs	r1, #1
			conv->length_mod = LENGTH_LL;
     a24:	f361 02c6 	bfi	r2, r1, #3, #4
     a28:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
			++sp;
     a2c:	1c9f      	adds	r7, r3, #2
     a2e:	e7cc      	b.n	9ca <CONFIG_ISR_STACK_SIZE+0x1ca>
			conv->length_mod = LENGTH_H;
     a30:	4613      	mov	r3, r2
     a32:	2202      	movs	r2, #2
		conv->length_mod = LENGTH_T;
     a34:	f362 03c6 	bfi	r3, r2, #3, #4
     a38:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		break;
     a3c:	e7c5      	b.n	9ca <CONFIG_ISR_STACK_SIZE+0x1ca>
		if (*++sp == 'l') {
     a3e:	785a      	ldrb	r2, [r3, #1]
     a40:	2a6c      	cmp	r2, #108	; 0x6c
     a42:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     a46:	d101      	bne.n	a4c <CONFIG_ISR_STACK_SIZE+0x24c>
			conv->length_mod = LENGTH_LL;
     a48:	2104      	movs	r1, #4
     a4a:	e7eb      	b.n	a24 <CONFIG_ISR_STACK_SIZE+0x224>
			conv->length_mod = LENGTH_L;
     a4c:	4613      	mov	r3, r2
     a4e:	2203      	movs	r2, #3
     a50:	e7f0      	b.n	a34 <CONFIG_ISR_STACK_SIZE+0x234>
		conv->length_mod = LENGTH_J;
     a52:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     a56:	2205      	movs	r2, #5
     a58:	e7ec      	b.n	a34 <CONFIG_ISR_STACK_SIZE+0x234>
		conv->length_mod = LENGTH_T;
     a5a:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     a5e:	2207      	movs	r2, #7
     a60:	e7e8      	b.n	a34 <CONFIG_ISR_STACK_SIZE+0x234>
		conv->unsupported = true;
     a62:	f8bd 3030 	ldrh.w	r3, [sp, #48]	; 0x30
     a66:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
     a6a:	f023 0302 	bic.w	r3, r3, #2
     a6e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
     a72:	f043 0302 	orr.w	r3, r3, #2
     a76:	f8ad 3030 	strh.w	r3, [sp, #48]	; 0x30
		break;
     a7a:	e7a6      	b.n	9ca <CONFIG_ISR_STACK_SIZE+0x1ca>
     a7c:	f1a2 0158 	sub.w	r1, r2, #88	; 0x58
     a80:	2920      	cmp	r1, #32
     a82:	f200 8084 	bhi.w	b8e <CONFIG_ISR_STACK_SIZE+0x38e>
     a86:	a001      	add	r0, pc, #4	; (adr r0, a8c <CONFIG_ISR_STACK_SIZE+0x28c>)
     a88:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
     a8c:	00000b51 	.word	0x00000b51
     a90:	00000b8f 	.word	0x00000b8f
     a94:	00000b8f 	.word	0x00000b8f
     a98:	00000b8f 	.word	0x00000b8f
     a9c:	00000b8f 	.word	0x00000b8f
     aa0:	00000b8f 	.word	0x00000b8f
     aa4:	00000b8f 	.word	0x00000b8f
     aa8:	00000b8f 	.word	0x00000b8f
     aac:	00000b8f 	.word	0x00000b8f
     ab0:	000009ed 	.word	0x000009ed
     ab4:	00000b8f 	.word	0x00000b8f
     ab8:	00000b51 	.word	0x00000b51
     abc:	00000b11 	.word	0x00000b11
     ac0:	000009ed 	.word	0x000009ed
     ac4:	000009ed 	.word	0x000009ed
     ac8:	000009ed 	.word	0x000009ed
     acc:	00000b8f 	.word	0x00000b8f
     ad0:	00000b11 	.word	0x00000b11
     ad4:	00000b8f 	.word	0x00000b8f
     ad8:	00000b8f 	.word	0x00000b8f
     adc:	00000b8f 	.word	0x00000b8f
     ae0:	00000b8f 	.word	0x00000b8f
     ae4:	00000b59 	.word	0x00000b59
     ae8:	00000b51 	.word	0x00000b51
     aec:	00000b75 	.word	0x00000b75
     af0:	00000b8f 	.word	0x00000b8f
     af4:	00000b8f 	.word	0x00000b8f
     af8:	00000b75 	.word	0x00000b75
     afc:	00000b8f 	.word	0x00000b8f
     b00:	00000b51 	.word	0x00000b51
     b04:	00000b8f 	.word	0x00000b8f
     b08:	00000b8f 	.word	0x00000b8f
     b0c:	00000b51 	.word	0x00000b51
		conv->specifier_cat = SPECIFIER_SINT;
     b10:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
     b14:	2001      	movs	r0, #1
		if (conv->length_mod == LENGTH_UPPER_L) {
     b16:	f003 0378 	and.w	r3, r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_UINT;
     b1a:	f360 0102 	bfi	r1, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
     b1e:	2b40      	cmp	r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_UINT;
     b20:	f88d 1032 	strb.w	r1, [sp, #50]	; 0x32
			conv->invalid = true;
     b24:	bf02      	ittt	eq
     b26:	f89d 1030 	ldrbeq.w	r1, [sp, #48]	; 0x30
     b2a:	f041 0101 	orreq.w	r1, r1, #1
     b2e:	f88d 1030 	strbeq.w	r1, [sp, #48]	; 0x30
		if (conv->specifier == 'c') {
     b32:	2a63      	cmp	r2, #99	; 0x63
     b34:	d131      	bne.n	b9a <CONFIG_ISR_STACK_SIZE+0x39a>
			unsupported = (conv->length_mod != LENGTH_NONE);
     b36:	3b00      	subs	r3, #0
     b38:	bf18      	it	ne
     b3a:	2301      	movne	r3, #1
	conv->unsupported |= unsupported;
     b3c:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
     b40:	f3c2 0140 	ubfx	r1, r2, #1, #1
     b44:	430b      	orrs	r3, r1
     b46:	f363 0241 	bfi	r2, r3, #1, #1
     b4a:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
     b4e:	e6d8      	b.n	902 <CONFIG_ISR_STACK_SIZE+0x102>
		conv->specifier_cat = SPECIFIER_UINT;
     b50:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
     b54:	2002      	movs	r0, #2
     b56:	e7de      	b.n	b16 <CONFIG_ISR_STACK_SIZE+0x316>
		conv->specifier_cat = SPECIFIER_PTR;
     b58:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
     b5c:	f003 0378 	and.w	r3, r3, #120	; 0x78
     b60:	f1a3 0040 	sub.w	r0, r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_PTR;
     b64:	2103      	movs	r1, #3
     b66:	f361 0202 	bfi	r2, r1, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
     b6a:	4243      	negs	r3, r0
		conv->specifier_cat = SPECIFIER_PTR;
     b6c:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
     b70:	4143      	adcs	r3, r0
     b72:	e7e3      	b.n	b3c <CONFIG_ISR_STACK_SIZE+0x33c>
		conv->specifier_cat = SPECIFIER_PTR;
     b74:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
     b78:	2103      	movs	r1, #3
		if (conv->length_mod != LENGTH_NONE) {
     b7a:	f013 0f78 	tst.w	r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_PTR;
     b7e:	f361 0202 	bfi	r2, r1, #0, #3
     b82:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod != LENGTH_NONE) {
     b86:	bf14      	ite	ne
     b88:	2301      	movne	r3, #1
     b8a:	2300      	moveq	r3, #0
     b8c:	e7d6      	b.n	b3c <CONFIG_ISR_STACK_SIZE+0x33c>
		conv->invalid = true;
     b8e:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
     b92:	f043 0301 	orr.w	r3, r3, #1
     b96:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
	bool unsupported = false;
     b9a:	2300      	movs	r3, #0
     b9c:	e7ce      	b.n	b3c <CONFIG_ISR_STACK_SIZE+0x33c>
		} else if (conv->width_present) {
     b9e:	f99d 2030 	ldrsb.w	r2, [sp, #48]	; 0x30
     ba2:	2a00      	cmp	r2, #0
			width = conv->width_value;
     ba4:	bfb4      	ite	lt
     ba6:	f8dd 9034 	ldrlt.w	r9, [sp, #52]	; 0x34
		int width = -1;
     baa:	f04f 39ff 	movge.w	r9, #4294967295
     bae:	e6ba      	b.n	926 <CONFIG_ISR_STACK_SIZE+0x126>
		} else if (conv->prec_present) {
     bb0:	079b      	lsls	r3, r3, #30
     bb2:	f57f aec7 	bpl.w	944 <CONFIG_ISR_STACK_SIZE+0x144>
			precision = conv->prec_value;
     bb6:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
			= (enum length_mod_enum)conv->length_mod;
     bba:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
		conv->pad0_value = 0;
     bbe:	2300      	movs	r3, #0
		conv->pad0_pre_exp = 0;
     bc0:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
			= (enum specifier_cat_enum)conv->specifier_cat;
     bc4:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
		enum specifier_cat_enum specifier_cat
     bc8:	f003 0307 	and.w	r3, r3, #7
		if (specifier_cat == SPECIFIER_SINT) {
     bcc:	2b01      	cmp	r3, #1
			= (enum length_mod_enum)conv->length_mod;
     bce:	f3c2 02c3 	ubfx	r2, r2, #3, #4
		if (specifier_cat == SPECIFIER_SINT) {
     bd2:	d136      	bne.n	c42 <CONFIG_ISR_STACK_SIZE+0x442>
			switch (length_mod) {
     bd4:	1ed3      	subs	r3, r2, #3
     bd6:	2b04      	cmp	r3, #4
     bd8:	d820      	bhi.n	c1c <CONFIG_ISR_STACK_SIZE+0x41c>
     bda:	e8df f003 	tbb	[pc, r3]
     bde:	0703      	.short	0x0703
     be0:	1f07      	.short	0x1f07
     be2:	1f          	.byte	0x1f
     be3:	00          	.byte	0x00
					value->sint = va_arg(ap, long);
     be4:	f854 0b04 	ldr.w	r0, [r4], #4
				value->sint = (short)value->sint;
     be8:	17c1      	asrs	r1, r0, #31
     bea:	e004      	b.n	bf6 <CONFIG_ISR_STACK_SIZE+0x3f6>
					(sint_value_type)va_arg(ap, intmax_t);
     bec:	3407      	adds	r4, #7
     bee:	f024 0407 	bic.w	r4, r4, #7
				value->sint =
     bf2:	e8f4 0102 	ldrd	r0, r1, [r4], #8
				value->sint = (short)value->sint;
     bf6:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
		if (conv->invalid || conv->unsupported) {
     bfa:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
     bfe:	f013 0603 	ands.w	r6, r3, #3
     c02:	d054      	beq.n	cae <CONFIG_ISR_STACK_SIZE+0x4ae>
			OUTS(sp, fp);
     c04:	9802      	ldr	r0, [sp, #8]
     c06:	463b      	mov	r3, r7
     c08:	4652      	mov	r2, sl
     c0a:	4659      	mov	r1, fp
     c0c:	f005 ffa4 	bl	6b58 <outs>
     c10:	2800      	cmp	r0, #0
     c12:	f2c0 8143 	blt.w	e9c <CONFIG_ISR_STACK_SIZE+0x69c>
     c16:	4405      	add	r5, r0
			continue;
     c18:	46ba      	mov	sl, r7
     c1a:	e5db      	b.n	7d4 <cbvprintf+0x10>
					(sint_value_type)va_arg(ap, ptrdiff_t);
     c1c:	f854 0b04 	ldr.w	r0, [r4], #4
			if (length_mod == LENGTH_HH) {
     c20:	2a01      	cmp	r2, #1
					(sint_value_type)va_arg(ap, ptrdiff_t);
     c22:	ea4f 71e0 	mov.w	r1, r0, asr #31
     c26:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
			if (length_mod == LENGTH_HH) {
     c2a:	d105      	bne.n	c38 <CONFIG_ISR_STACK_SIZE+0x438>
				value->uint = (unsigned char)value->uint;
     c2c:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
				value->uint = (unsigned short)value->uint;
     c30:	930a      	str	r3, [sp, #40]	; 0x28
     c32:	2300      	movs	r3, #0
     c34:	930b      	str	r3, [sp, #44]	; 0x2c
     c36:	e7e0      	b.n	bfa <CONFIG_ISR_STACK_SIZE+0x3fa>
			} else if (length_mod == LENGTH_H) {
     c38:	2a02      	cmp	r2, #2
     c3a:	d1de      	bne.n	bfa <CONFIG_ISR_STACK_SIZE+0x3fa>
				value->sint = (short)value->sint;
     c3c:	f9bd 0028 	ldrsh.w	r0, [sp, #40]	; 0x28
     c40:	e7d2      	b.n	be8 <CONFIG_ISR_STACK_SIZE+0x3e8>
		} else if (specifier_cat == SPECIFIER_UINT) {
     c42:	2b02      	cmp	r3, #2
     c44:	d123      	bne.n	c8e <CONFIG_ISR_STACK_SIZE+0x48e>
			switch (length_mod) {
     c46:	1ed3      	subs	r3, r2, #3
     c48:	2b04      	cmp	r3, #4
     c4a:	d813      	bhi.n	c74 <CONFIG_ISR_STACK_SIZE+0x474>
     c4c:	e8df f003 	tbb	[pc, r3]
     c50:	120a0a03 	.word	0x120a0a03
     c54:	12          	.byte	0x12
     c55:	00          	.byte	0x00
					value->uint = (wchar_t)va_arg(ap,
     c56:	6820      	ldr	r0, [r4, #0]
     c58:	900a      	str	r0, [sp, #40]	; 0x28
     c5a:	2100      	movs	r1, #0
     c5c:	1d23      	adds	r3, r4, #4
     c5e:	910b      	str	r1, [sp, #44]	; 0x2c
					(uint_value_type)va_arg(ap, size_t);
     c60:	461c      	mov	r4, r3
     c62:	e7ca      	b.n	bfa <CONFIG_ISR_STACK_SIZE+0x3fa>
					(uint_value_type)va_arg(ap,
     c64:	3407      	adds	r4, #7
     c66:	f024 0307 	bic.w	r3, r4, #7
				value->uint =
     c6a:	e8f3 0102 	ldrd	r0, r1, [r3], #8
     c6e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
				break;
     c72:	e7f5      	b.n	c60 <CONFIG_ISR_STACK_SIZE+0x460>
					(uint_value_type)va_arg(ap, size_t);
     c74:	f854 3b04 	ldr.w	r3, [r4], #4
     c78:	930a      	str	r3, [sp, #40]	; 0x28
			if (length_mod == LENGTH_HH) {
     c7a:	2a01      	cmp	r2, #1
					(uint_value_type)va_arg(ap, size_t);
     c7c:	f04f 0300 	mov.w	r3, #0
     c80:	930b      	str	r3, [sp, #44]	; 0x2c
			if (length_mod == LENGTH_HH) {
     c82:	d0d3      	beq.n	c2c <CONFIG_ISR_STACK_SIZE+0x42c>
			} else if (length_mod == LENGTH_H) {
     c84:	2a02      	cmp	r2, #2
     c86:	d1b8      	bne.n	bfa <CONFIG_ISR_STACK_SIZE+0x3fa>
				value->uint = (unsigned short)value->uint;
     c88:	f8bd 3028 	ldrh.w	r3, [sp, #40]	; 0x28
     c8c:	e7d0      	b.n	c30 <CONFIG_ISR_STACK_SIZE+0x430>
		} else if (specifier_cat == SPECIFIER_FP) {
     c8e:	2b04      	cmp	r3, #4
     c90:	d107      	bne.n	ca2 <CONFIG_ISR_STACK_SIZE+0x4a2>
			if (length_mod == LENGTH_UPPER_L) {
     c92:	3407      	adds	r4, #7
     c94:	f024 0407 	bic.w	r4, r4, #7
     c98:	e8f4 0102 	ldrd	r0, r1, [r4], #8
				value->ldbl = va_arg(ap, long double);
     c9c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
     ca0:	e7ab      	b.n	bfa <CONFIG_ISR_STACK_SIZE+0x3fa>
		} else if (specifier_cat == SPECIFIER_PTR) {
     ca2:	2b03      	cmp	r3, #3
			value->ptr = va_arg(ap, void *);
     ca4:	bf04      	itt	eq
     ca6:	f854 3b04 	ldreq.w	r3, [r4], #4
     caa:	930a      	streq	r3, [sp, #40]	; 0x28
     cac:	e7a5      	b.n	bfa <CONFIG_ISR_STACK_SIZE+0x3fa>
		switch (conv->specifier) {
     cae:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
     cb2:	2878      	cmp	r0, #120	; 0x78
     cb4:	d8b0      	bhi.n	c18 <CONFIG_ISR_STACK_SIZE+0x418>
     cb6:	2862      	cmp	r0, #98	; 0x62
     cb8:	d822      	bhi.n	d00 <CONFIG_ISR_STACK_SIZE+0x500>
     cba:	2825      	cmp	r0, #37	; 0x25
     cbc:	f43f ad93 	beq.w	7e6 <cbvprintf+0x22>
     cc0:	2858      	cmp	r0, #88	; 0x58
     cc2:	d1a9      	bne.n	c18 <CONFIG_ISR_STACK_SIZE+0x418>
			bps = encode_uint(value->uint, conv, buf, bpe);
     cc4:	f10d 0326 	add.w	r3, sp, #38	; 0x26
     cc8:	9300      	str	r3, [sp, #0]
     cca:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
     cce:	ab04      	add	r3, sp, #16
     cd0:	aa0c      	add	r2, sp, #48	; 0x30
     cd2:	f005 fef6 	bl	6ac2 <encode_uint>
     cd6:	4682      	mov	sl, r0
			if (precision >= 0) {
     cd8:	f1b8 0f00 	cmp.w	r8, #0
     cdc:	f10d 0026 	add.w	r0, sp, #38	; 0x26
     ce0:	db0c      	blt.n	cfc <CONFIG_ISR_STACK_SIZE+0x4fc>
				conv->flag_zero = false;
     ce2:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
				size_t len = bpe - bps;
     ce6:	eba0 030a 	sub.w	r3, r0, sl
				conv->flag_zero = false;
     cea:	f36f 1286 	bfc	r2, #6, #1
				if (len < (size_t)precision) {
     cee:	4598      	cmp	r8, r3
				conv->flag_zero = false;
     cf0:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
				if (len < (size_t)precision) {
     cf4:	d902      	bls.n	cfc <CONFIG_ISR_STACK_SIZE+0x4fc>
					conv->pad0_value = precision - (int)len;
     cf6:	eba8 0303 	sub.w	r3, r8, r3
     cfa:	930d      	str	r3, [sp, #52]	; 0x34
		const char *bpe = buf + sizeof(buf);
     cfc:	4680      	mov	r8, r0
     cfe:	e03d      	b.n	d7c <CONFIG_ISR_STACK_SIZE+0x57c>
     d00:	3863      	subs	r0, #99	; 0x63
     d02:	2815      	cmp	r0, #21
     d04:	d888      	bhi.n	c18 <CONFIG_ISR_STACK_SIZE+0x418>
     d06:	a101      	add	r1, pc, #4	; (adr r1, d0c <CONFIG_ISR_STACK_SIZE+0x50c>)
     d08:	f851 f020 	ldr.w	pc, [r1, r0, lsl #2]
     d0c:	00000d8d 	.word	0x00000d8d
     d10:	00000df1 	.word	0x00000df1
     d14:	00000c19 	.word	0x00000c19
     d18:	00000c19 	.word	0x00000c19
     d1c:	00000c19 	.word	0x00000c19
     d20:	00000c19 	.word	0x00000c19
     d24:	00000df1 	.word	0x00000df1
     d28:	00000c19 	.word	0x00000c19
     d2c:	00000c19 	.word	0x00000c19
     d30:	00000c19 	.word	0x00000c19
     d34:	00000c19 	.word	0x00000c19
     d38:	00000e4f 	.word	0x00000e4f
     d3c:	00000e1d 	.word	0x00000e1d
     d40:	00000e21 	.word	0x00000e21
     d44:	00000c19 	.word	0x00000c19
     d48:	00000c19 	.word	0x00000c19
     d4c:	00000d65 	.word	0x00000d65
     d50:	00000c19 	.word	0x00000c19
     d54:	00000e1d 	.word	0x00000e1d
     d58:	00000c19 	.word	0x00000c19
     d5c:	00000c19 	.word	0x00000c19
     d60:	00000e1d 	.word	0x00000e1d
			if (precision >= 0) {
     d64:	f1b8 0f00 	cmp.w	r8, #0
			bps = (const char *)value->ptr;
     d68:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
			if (precision >= 0) {
     d6c:	db0a      	blt.n	d84 <CONFIG_ISR_STACK_SIZE+0x584>
				len = strnlen(bps, precision);
     d6e:	4641      	mov	r1, r8
     d70:	4650      	mov	r0, sl
     d72:	f005 ffb6 	bl	6ce2 <strnlen>
			bpe = bps + len;
     d76:	eb0a 0800 	add.w	r8, sl, r0
		char sign = 0;
     d7a:	2600      	movs	r6, #0
		if (bps == NULL) {
     d7c:	f1ba 0f00 	cmp.w	sl, #0
     d80:	d10c      	bne.n	d9c <CONFIG_ISR_STACK_SIZE+0x59c>
     d82:	e749      	b.n	c18 <CONFIG_ISR_STACK_SIZE+0x418>
				len = strlen(bps);
     d84:	4650      	mov	r0, sl
     d86:	f005 ffa5 	bl	6cd4 <strlen>
     d8a:	e7f4      	b.n	d76 <CONFIG_ISR_STACK_SIZE+0x576>
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
     d8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
     d8e:	f88d 3010 	strb.w	r3, [sp, #16]
			break;
     d92:	2600      	movs	r6, #0
			bpe = buf + 1;
     d94:	f10d 0811 	add.w	r8, sp, #17
			bps = buf;
     d98:	f10d 0a10 	add.w	sl, sp, #16
		size_t nj_len = (bpe - bps);
     d9c:	eba8 030a 	sub.w	r3, r8, sl
		if (sign != 0) {
     da0:	b106      	cbz	r6, da4 <CONFIG_ISR_STACK_SIZE+0x5a4>
			nj_len += 1U;
     da2:	3301      	adds	r3, #1
		if (conv->altform_0c) {
     da4:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
     da8:	06d0      	lsls	r0, r2, #27
     daa:	d56b      	bpl.n	e84 <CONFIG_ISR_STACK_SIZE+0x684>
			nj_len += 2U;
     dac:	3302      	adds	r3, #2
		if (conv->pad_fp) {
     dae:	0652      	lsls	r2, r2, #25
		nj_len += conv->pad0_value;
     db0:	990d      	ldr	r1, [sp, #52]	; 0x34
			nj_len += conv->pad0_pre_exp;
     db2:	bf48      	it	mi
     db4:	9a0e      	ldrmi	r2, [sp, #56]	; 0x38
		nj_len += conv->pad0_value;
     db6:	440b      	add	r3, r1
			nj_len += conv->pad0_pre_exp;
     db8:	bf48      	it	mi
     dba:	189b      	addmi	r3, r3, r2
		if (width > 0) {
     dbc:	f1b9 0f00 	cmp.w	r9, #0
     dc0:	dd79      	ble.n	eb6 <CONFIG_ISR_STACK_SIZE+0x6b6>
			if (!conv->flag_dash) {
     dc2:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
			width -= (int)nj_len;
     dc6:	eba9 0903 	sub.w	r9, r9, r3
			if (!conv->flag_dash) {
     dca:	f3c2 0380 	ubfx	r3, r2, #2, #1
     dce:	9303      	str	r3, [sp, #12]
     dd0:	0753      	lsls	r3, r2, #29
     dd2:	d470      	bmi.n	eb6 <CONFIG_ISR_STACK_SIZE+0x6b6>
				if (conv->flag_zero) {
     dd4:	0650      	lsls	r0, r2, #25
     dd6:	d564      	bpl.n	ea2 <CONFIG_ISR_STACK_SIZE+0x6a2>
					if (sign != 0) {
     dd8:	b146      	cbz	r6, dec <CONFIG_ISR_STACK_SIZE+0x5ec>
						OUTC(sign);
     dda:	9b02      	ldr	r3, [sp, #8]
     ddc:	4659      	mov	r1, fp
     dde:	4630      	mov	r0, r6
     de0:	4798      	blx	r3
     de2:	2800      	cmp	r0, #0
     de4:	db5a      	blt.n	e9c <CONFIG_ISR_STACK_SIZE+0x69c>
						sign = 0;
     de6:	9b03      	ldr	r3, [sp, #12]
						OUTC(sign);
     de8:	3501      	adds	r5, #1
						sign = 0;
     dea:	461e      	mov	r6, r3
					pad = '0';
     dec:	2330      	movs	r3, #48	; 0x30
     dee:	e059      	b.n	ea4 <CONFIG_ISR_STACK_SIZE+0x6a4>
			if (conv->flag_plus) {
     df0:	071e      	lsls	r6, r3, #28
     df2:	d411      	bmi.n	e18 <CONFIG_ISR_STACK_SIZE+0x618>
				sign = ' ';
     df4:	f013 0610 	ands.w	r6, r3, #16
     df8:	bf18      	it	ne
     dfa:	2620      	movne	r6, #32
			sint = value->sint;
     dfc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
			if (sint < 0) {
     e00:	2a00      	cmp	r2, #0
     e02:	f173 0100 	sbcs.w	r1, r3, #0
     e06:	f6bf af5d 	bge.w	cc4 <CONFIG_ISR_STACK_SIZE+0x4c4>
				value->uint = (uint_value_type)-sint;
     e0a:	4252      	negs	r2, r2
     e0c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     e10:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
				sign = '-';
     e14:	262d      	movs	r6, #45	; 0x2d
     e16:	e755      	b.n	cc4 <CONFIG_ISR_STACK_SIZE+0x4c4>
				sign = '+';
     e18:	262b      	movs	r6, #43	; 0x2b
     e1a:	e7ef      	b.n	dfc <CONFIG_ISR_STACK_SIZE+0x5fc>
		switch (conv->specifier) {
     e1c:	2600      	movs	r6, #0
     e1e:	e751      	b.n	cc4 <CONFIG_ISR_STACK_SIZE+0x4c4>
			if (value->ptr != NULL) {
     e20:	980a      	ldr	r0, [sp, #40]	; 0x28
     e22:	b348      	cbz	r0, e78 <CONFIG_ISR_STACK_SIZE+0x678>
				bps = encode_uint((uintptr_t)value->ptr, conv,
     e24:	f10d 0326 	add.w	r3, sp, #38	; 0x26
     e28:	9300      	str	r3, [sp, #0]
     e2a:	aa0c      	add	r2, sp, #48	; 0x30
     e2c:	ab04      	add	r3, sp, #16
     e2e:	2100      	movs	r1, #0
     e30:	f005 fe47 	bl	6ac2 <encode_uint>
				conv->altform_0c = true;
     e34:	f8bd 3032 	ldrh.w	r3, [sp, #50]	; 0x32
     e38:	f003 03ef 	and.w	r3, r3, #239	; 0xef
     e3c:	f443 43f0 	orr.w	r3, r3, #30720	; 0x7800
     e40:	f043 0310 	orr.w	r3, r3, #16
				bps = encode_uint((uintptr_t)value->ptr, conv,
     e44:	4682      	mov	sl, r0
				conv->altform_0c = true;
     e46:	f8ad 3032 	strh.w	r3, [sp, #50]	; 0x32
		char sign = 0;
     e4a:	2600      	movs	r6, #0
				goto prec_int_pad0;
     e4c:	e744      	b.n	cd8 <CONFIG_ISR_STACK_SIZE+0x4d8>
				store_count(conv, value->ptr, count);
     e4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
	switch ((enum length_mod_enum)conv->length_mod) {
     e50:	2a07      	cmp	r2, #7
     e52:	f63f aee1 	bhi.w	c18 <CONFIG_ISR_STACK_SIZE+0x418>
     e56:	e8df f002 	tbb	[pc, r2]
     e5a:	040d      	.short	0x040d
     e5c:	08080d06 	.word	0x08080d06
     e60:	0d0d      	.short	0x0d0d
		*(signed char *)dp = (signed char)count;
     e62:	701d      	strb	r5, [r3, #0]
		break;
     e64:	e6d8      	b.n	c18 <CONFIG_ISR_STACK_SIZE+0x418>
		*(short *)dp = (short)count;
     e66:	801d      	strh	r5, [r3, #0]
		break;
     e68:	e6d6      	b.n	c18 <CONFIG_ISR_STACK_SIZE+0x418>
		*(intmax_t *)dp = (intmax_t)count;
     e6a:	4628      	mov	r0, r5
     e6c:	17e9      	asrs	r1, r5, #31
     e6e:	e9c3 0100 	strd	r0, r1, [r3]
		break;
     e72:	e6d1      	b.n	c18 <CONFIG_ISR_STACK_SIZE+0x418>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
     e74:	601d      	str	r5, [r3, #0]
		break;
     e76:	e6cf      	b.n	c18 <CONFIG_ISR_STACK_SIZE+0x418>
			bpe = bps + 5;
     e78:	f8df 80c4 	ldr.w	r8, [pc, #196]	; f40 <CONFIG_ISR_STACK_SIZE+0x740>
     e7c:	4606      	mov	r6, r0
			bps = "(nil)";
     e7e:	f1a8 0a05 	sub.w	sl, r8, #5
     e82:	e78b      	b.n	d9c <CONFIG_ISR_STACK_SIZE+0x59c>
		} else if (conv->altform_0) {
     e84:	0711      	lsls	r1, r2, #28
			nj_len += 1U;
     e86:	bf48      	it	mi
     e88:	3301      	addmi	r3, #1
     e8a:	e790      	b.n	dae <CONFIG_ISR_STACK_SIZE+0x5ae>
					OUTC(pad);
     e8c:	4618      	mov	r0, r3
     e8e:	9303      	str	r3, [sp, #12]
     e90:	4659      	mov	r1, fp
     e92:	9b02      	ldr	r3, [sp, #8]
     e94:	4798      	blx	r3
     e96:	2800      	cmp	r0, #0
     e98:	9b03      	ldr	r3, [sp, #12]
     e9a:	da04      	bge.n	ea6 <CONFIG_ISR_STACK_SIZE+0x6a6>
#undef OUTS
#undef OUTC
}
     e9c:	b011      	add	sp, #68	; 0x44
     e9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				char pad = ' ';
     ea2:	2320      	movs	r3, #32
     ea4:	444d      	add	r5, r9
     ea6:	464a      	mov	r2, r9
				while (width-- > 0) {
     ea8:	2a00      	cmp	r2, #0
     eaa:	eba5 0109 	sub.w	r1, r5, r9
     eae:	f109 39ff 	add.w	r9, r9, #4294967295
     eb2:	dceb      	bgt.n	e8c <CONFIG_ISR_STACK_SIZE+0x68c>
     eb4:	460d      	mov	r5, r1
		if (sign != 0) {
     eb6:	b136      	cbz	r6, ec6 <CONFIG_ISR_STACK_SIZE+0x6c6>
			OUTC(sign);
     eb8:	9b02      	ldr	r3, [sp, #8]
     eba:	4659      	mov	r1, fp
     ebc:	4630      	mov	r0, r6
     ebe:	4798      	blx	r3
     ec0:	2800      	cmp	r0, #0
     ec2:	dbeb      	blt.n	e9c <CONFIG_ISR_STACK_SIZE+0x69c>
     ec4:	3501      	adds	r5, #1
			if (conv->altform_0c | conv->altform_0) {
     ec6:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
     eca:	06d9      	lsls	r1, r3, #27
     ecc:	d401      	bmi.n	ed2 <CONFIG_ISR_STACK_SIZE+0x6d2>
     ece:	071a      	lsls	r2, r3, #28
     ed0:	d506      	bpl.n	ee0 <CONFIG_ISR_STACK_SIZE+0x6e0>
				OUTC('0');
     ed2:	9b02      	ldr	r3, [sp, #8]
     ed4:	4659      	mov	r1, fp
     ed6:	2030      	movs	r0, #48	; 0x30
     ed8:	4798      	blx	r3
     eda:	2800      	cmp	r0, #0
     edc:	dbde      	blt.n	e9c <CONFIG_ISR_STACK_SIZE+0x69c>
     ede:	3501      	adds	r5, #1
			if (conv->altform_0c) {
     ee0:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
     ee4:	06db      	lsls	r3, r3, #27
     ee6:	d507      	bpl.n	ef8 <CONFIG_ISR_STACK_SIZE+0x6f8>
				OUTC(conv->specifier);
     ee8:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
     eec:	9b02      	ldr	r3, [sp, #8]
     eee:	4659      	mov	r1, fp
     ef0:	4798      	blx	r3
     ef2:	2800      	cmp	r0, #0
     ef4:	dbd2      	blt.n	e9c <CONFIG_ISR_STACK_SIZE+0x69c>
     ef6:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
     ef8:	9e0d      	ldr	r6, [sp, #52]	; 0x34
     efa:	442e      	add	r6, r5
     efc:	1b73      	subs	r3, r6, r5
     efe:	2b00      	cmp	r3, #0
     f00:	dc16      	bgt.n	f30 <CONFIG_ISR_STACK_SIZE+0x730>
			OUTS(bps, bpe);
     f02:	9802      	ldr	r0, [sp, #8]
     f04:	4643      	mov	r3, r8
     f06:	4652      	mov	r2, sl
     f08:	4659      	mov	r1, fp
     f0a:	f005 fe25 	bl	6b58 <outs>
     f0e:	2800      	cmp	r0, #0
     f10:	dbc4      	blt.n	e9c <CONFIG_ISR_STACK_SIZE+0x69c>
     f12:	4405      	add	r5, r0
		while (width > 0) {
     f14:	44a9      	add	r9, r5
     f16:	eba9 0305 	sub.w	r3, r9, r5
     f1a:	2b00      	cmp	r3, #0
     f1c:	f77f ae7c 	ble.w	c18 <CONFIG_ISR_STACK_SIZE+0x418>
			OUTC(' ');
     f20:	9b02      	ldr	r3, [sp, #8]
     f22:	4659      	mov	r1, fp
     f24:	2020      	movs	r0, #32
     f26:	4798      	blx	r3
     f28:	2800      	cmp	r0, #0
     f2a:	dbb7      	blt.n	e9c <CONFIG_ISR_STACK_SIZE+0x69c>
     f2c:	3501      	adds	r5, #1
			--width;
     f2e:	e7f2      	b.n	f16 <CONFIG_ISR_STACK_SIZE+0x716>
				OUTC('0');
     f30:	9b02      	ldr	r3, [sp, #8]
     f32:	4659      	mov	r1, fp
     f34:	2030      	movs	r0, #48	; 0x30
     f36:	4798      	blx	r3
     f38:	2800      	cmp	r0, #0
     f3a:	dbaf      	blt.n	e9c <CONFIG_ISR_STACK_SIZE+0x69c>
     f3c:	3501      	adds	r5, #1
     f3e:	e7dd      	b.n	efc <CONFIG_ISR_STACK_SIZE+0x6fc>
     f40:	00007777 	.word	0x00007777

00000f44 <sys_notify_finalize>:
	return rv;
}

sys_notify_generic_callback sys_notify_finalize(struct sys_notify *notify,
						    int res)
{
     f44:	b538      	push	{r3, r4, r5, lr}
};

/** @internal */
static inline uint32_t sys_notify_get_method(const struct sys_notify *notify)
{
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
     f46:	6844      	ldr	r4, [r0, #4]
	uint32_t method = sys_notify_get_method(notify);

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
     f48:	6081      	str	r1, [r0, #8]

	return method & SYS_NOTIFY_METHOD_MASK;
     f4a:	f004 0403 	and.w	r4, r4, #3
	switch (method) {
     f4e:	2c03      	cmp	r4, #3
{
     f50:	4605      	mov	r5, r0
	switch (method) {
     f52:	d002      	beq.n	f5a <sys_notify_finalize+0x16>
     f54:	b12c      	cbz	r4, f62 <sys_notify_finalize+0x1e>
     f56:	2000      	movs	r0, #0
     f58:	e000      	b.n	f5c <sys_notify_finalize+0x18>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
     f5a:	6800      	ldr	r0, [r0, #0]
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
     f5c:	2300      	movs	r3, #0
     f5e:	606b      	str	r3, [r5, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
     f60:	bd38      	pop	{r3, r4, r5, pc}
		__ASSERT_NO_MSG(false);
     f62:	4a05      	ldr	r2, [pc, #20]	; (f78 <sys_notify_finalize+0x34>)
     f64:	4905      	ldr	r1, [pc, #20]	; (f7c <sys_notify_finalize+0x38>)
     f66:	4806      	ldr	r0, [pc, #24]	; (f80 <sys_notify_finalize+0x3c>)
     f68:	2345      	movs	r3, #69	; 0x45
     f6a:	f005 fe77 	bl	6c5c <printk>
     f6e:	4802      	ldr	r0, [pc, #8]	; (f78 <sys_notify_finalize+0x34>)
     f70:	2145      	movs	r1, #69	; 0x45
     f72:	f005 fd9f 	bl	6ab4 <assert_post_action>
     f76:	e7ee      	b.n	f56 <sys_notify_finalize+0x12>
     f78:	00007778 	.word	0x00007778
     f7c:	00007879 	.word	0x00007879
     f80:	00007624 	.word	0x00007624

00000f84 <nrf_cc3xx_platform_abort_init>:

/** @brief Function to initialize the nrf_cc3xx_platform abort APIs.
 */
void nrf_cc3xx_platform_abort_init(void)
{
	nrf_cc3xx_platform_set_abort(&apis);
     f84:	4801      	ldr	r0, [pc, #4]	; (f8c <nrf_cc3xx_platform_abort_init+0x8>)
     f86:	f005 bbfb 	b.w	6780 <nrf_cc3xx_platform_set_abort>
     f8a:	bf00      	nop
     f8c:	000073f8 	.word	0x000073f8

00000f90 <mutex_unlock_platform>:
    }
}

/** @brief Static function to unlock a mutex
 */
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
     f90:	b508      	push	{r3, lr}
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
     f92:	b1d0      	cbz	r0, fca <mutex_unlock_platform+0x3a>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    switch (mutex->flags)
     f94:	6843      	ldr	r3, [r0, #4]
     f96:	2b04      	cmp	r3, #4
     f98:	d111      	bne.n	fbe <mutex_unlock_platform+0x2e>
 * @return true if @a new_value is written, false otherwise.
 */
static inline bool atomic_cas(atomic_t *target, atomic_val_t old_value,
			  atomic_val_t new_value)
{
	return __atomic_compare_exchange_n(target, &old_value, new_value,
     f9a:	2200      	movs	r2, #0
     f9c:	6803      	ldr	r3, [r0, #0]
     f9e:	f3bf 8f5b 	dmb	ish
     fa2:	e853 1f00 	ldrex	r1, [r3]
     fa6:	2901      	cmp	r1, #1
     fa8:	d103      	bne.n	fb2 <mutex_unlock_platform+0x22>
     faa:	e843 2000 	strex	r0, r2, [r3]
     fae:	2800      	cmp	r0, #0
     fb0:	d1f7      	bne.n	fa2 <mutex_unlock_platform+0x12>
     fb2:	f3bf 8f5b 	dmb	ish
    {
    case NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC:
        return atomic_cas((atomic_t *)mutex->mutex, 1, 0) ?
                       NRF_CC3XX_PLATFORM_SUCCESS :
     fb6:	4807      	ldr	r0, [pc, #28]	; (fd4 <mutex_unlock_platform+0x44>)
     fb8:	bf08      	it	eq
     fba:	4610      	moveq	r0, r2
        p_mutex = (struct k_mutex *)mutex->mutex;

        k_mutex_unlock(p_mutex);
        return NRF_CC3XX_PLATFORM_SUCCESS;
    }
}
     fbc:	bd08      	pop	{r3, pc}
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
     fbe:	b13b      	cbz	r3, fd0 <mutex_unlock_platform+0x40>
        p_mutex = (struct k_mutex *)mutex->mutex;
     fc0:	6800      	ldr	r0, [r0, #0]
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke1(*(uintptr_t *)&mutex, K_SYSCALL_K_MUTEX_UNLOCK);
	}
#endif
	compiler_barrier();
	return z_impl_k_mutex_unlock(mutex);
     fc2:	f003 fcc5 	bl	4950 <z_impl_k_mutex_unlock>
        return NRF_CC3XX_PLATFORM_SUCCESS;
     fc6:	2000      	movs	r0, #0
     fc8:	e7f8      	b.n	fbc <mutex_unlock_platform+0x2c>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
     fca:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
     fce:	e7f5      	b.n	fbc <mutex_unlock_platform+0x2c>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
     fd0:	4801      	ldr	r0, [pc, #4]	; (fd8 <mutex_unlock_platform+0x48>)
     fd2:	e7f3      	b.n	fbc <mutex_unlock_platform+0x2c>
     fd4:	ffff8fe9 	.word	0xffff8fe9
     fd8:	ffff8fea 	.word	0xffff8fea

00000fdc <mutex_free_platform>:
static void mutex_free_platform(nrf_cc3xx_platform_mutex_t *mutex) {
     fdc:	b510      	push	{r4, lr}
    if (mutex == NULL) {
     fde:	4604      	mov	r4, r0
     fe0:	b918      	cbnz	r0, fea <mutex_free_platform+0xe>
        platform_abort_apis.abort_fn(
     fe2:	4b0d      	ldr	r3, [pc, #52]	; (1018 <CONFIG_FPROTECT_BLOCK_SIZE+0x18>)
     fe4:	480d      	ldr	r0, [pc, #52]	; (101c <CONFIG_FPROTECT_BLOCK_SIZE+0x1c>)
     fe6:	685b      	ldr	r3, [r3, #4]
     fe8:	4798      	blx	r3
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
     fea:	6861      	ldr	r1, [r4, #4]
     fec:	2908      	cmp	r1, #8
     fee:	d00d      	beq.n	100c <CONFIG_FPROTECT_BLOCK_SIZE+0xc>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
     ff0:	f031 0304 	bics.w	r3, r1, #4
     ff4:	d00a      	beq.n	100c <CONFIG_FPROTECT_BLOCK_SIZE+0xc>
    if ((mutex->flags & NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED) != 0) {
     ff6:	f011 0102 	ands.w	r1, r1, #2
     ffa:	d008      	beq.n	100e <CONFIG_FPROTECT_BLOCK_SIZE+0xe>
        k_mem_slab_free(&mutex_slab, &mutex->mutex);
     ffc:	4808      	ldr	r0, [pc, #32]	; (1020 <CONFIG_FPROTECT_BLOCK_SIZE+0x20>)
     ffe:	4621      	mov	r1, r4
    1000:	f003 fb42 	bl	4688 <k_mem_slab_free>
        mutex->mutex = NULL;
    1004:	2300      	movs	r3, #0
    1006:	6023      	str	r3, [r4, #0]
    mutex->flags = NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID;
    1008:	2300      	movs	r3, #0
    100a:	6063      	str	r3, [r4, #4]
}
    100c:	bd10      	pop	{r4, pc}
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    100e:	6820      	ldr	r0, [r4, #0]
    1010:	2214      	movs	r2, #20
    1012:	f005 fe86 	bl	6d22 <memset>
    1016:	e7f7      	b.n	1008 <CONFIG_FPROTECT_BLOCK_SIZE+0x8>
    1018:	200000dc 	.word	0x200000dc
    101c:	0000779b 	.word	0x0000779b
    1020:	20000330 	.word	0x20000330

00001024 <mutex_init_platform>:
static void mutex_init_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1024:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    1026:	4604      	mov	r4, r0
    1028:	b918      	cbnz	r0, 1032 <mutex_init_platform+0xe>
        platform_abort_apis.abort_fn(
    102a:	4b16      	ldr	r3, [pc, #88]	; (1084 <mutex_init_platform+0x60>)
    102c:	4816      	ldr	r0, [pc, #88]	; (1088 <mutex_init_platform+0x64>)
    102e:	685b      	ldr	r3, [r3, #4]
    1030:	4798      	blx	r3
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    1032:	6863      	ldr	r3, [r4, #4]
    1034:	2b04      	cmp	r3, #4
    1036:	d023      	beq.n	1080 <mutex_init_platform+0x5c>
    1038:	2b08      	cmp	r3, #8
    103a:	d021      	beq.n	1080 <mutex_init_platform+0x5c>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID &&
    103c:	b9cb      	cbnz	r3, 1072 <mutex_init_platform+0x4e>
    103e:	6823      	ldr	r3, [r4, #0]
    1040:	b9bb      	cbnz	r3, 1072 <mutex_init_platform+0x4e>
        ret = k_mem_slab_alloc(&mutex_slab, &mutex->mutex, K_FOREVER);
    1042:	4812      	ldr	r0, [pc, #72]	; (108c <mutex_init_platform+0x68>)
    1044:	f04f 32ff 	mov.w	r2, #4294967295
    1048:	f04f 33ff 	mov.w	r3, #4294967295
    104c:	4621      	mov	r1, r4
    104e:	f003 faaf 	bl	45b0 <k_mem_slab_alloc>
        if(ret != 0 || mutex->mutex == NULL)
    1052:	b908      	cbnz	r0, 1058 <mutex_init_platform+0x34>
    1054:	6823      	ldr	r3, [r4, #0]
    1056:	b91b      	cbnz	r3, 1060 <mutex_init_platform+0x3c>
            platform_abort_apis.abort_fn(
    1058:	4b0a      	ldr	r3, [pc, #40]	; (1084 <mutex_init_platform+0x60>)
    105a:	480d      	ldr	r0, [pc, #52]	; (1090 <mutex_init_platform+0x6c>)
    105c:	685b      	ldr	r3, [r3, #4]
    105e:	4798      	blx	r3
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    1060:	6820      	ldr	r0, [r4, #0]
    1062:	2214      	movs	r2, #20
    1064:	2100      	movs	r1, #0
    1066:	f005 fe5c 	bl	6d22 <memset>
        mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED;
    106a:	6863      	ldr	r3, [r4, #4]
    106c:	f043 0302 	orr.w	r3, r3, #2
    1070:	6063      	str	r3, [r4, #4]
    p_mutex = (struct k_mutex *)mutex->mutex;
    1072:	6820      	ldr	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
    1074:	f006 f842 	bl	70fc <z_impl_k_mutex_init>
    mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_VALID;
    1078:	6863      	ldr	r3, [r4, #4]
    107a:	f043 0301 	orr.w	r3, r3, #1
    107e:	6063      	str	r3, [r4, #4]
}
    1080:	bd10      	pop	{r4, pc}
    1082:	bf00      	nop
    1084:	200000dc 	.word	0x200000dc
    1088:	0000779b 	.word	0x0000779b
    108c:	20000330 	.word	0x20000330
    1090:	000077c1 	.word	0x000077c1

00001094 <mutex_lock_platform>:
static int32_t mutex_lock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1094:	b508      	push	{r3, lr}
    if(mutex == NULL) {
    1096:	b308      	cbz	r0, 10dc <mutex_lock_platform+0x48>
    switch (mutex->flags) {
    1098:	6843      	ldr	r3, [r0, #4]
    109a:	2b04      	cmp	r3, #4
    109c:	d110      	bne.n	10c0 <mutex_lock_platform+0x2c>
    109e:	2201      	movs	r2, #1
    10a0:	6803      	ldr	r3, [r0, #0]
    10a2:	f3bf 8f5b 	dmb	ish
    10a6:	e853 1f00 	ldrex	r1, [r3]
    10aa:	2900      	cmp	r1, #0
    10ac:	d103      	bne.n	10b6 <mutex_lock_platform+0x22>
    10ae:	e843 2000 	strex	r0, r2, [r3]
    10b2:	2800      	cmp	r0, #0
    10b4:	d1f7      	bne.n	10a6 <mutex_lock_platform+0x12>
    10b6:	f3bf 8f5b 	dmb	ish
                       NRF_CC3XX_PLATFORM_SUCCESS :
    10ba:	d10b      	bne.n	10d4 <mutex_lock_platform+0x40>
    10bc:	2000      	movs	r0, #0
}
    10be:	bd08      	pop	{r3, pc}
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    10c0:	b153      	cbz	r3, 10d8 <mutex_lock_platform+0x44>
        p_mutex = (struct k_mutex *)mutex->mutex;
    10c2:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_lock(mutex, timeout);
    10c4:	f04f 32ff 	mov.w	r2, #4294967295
    10c8:	f04f 33ff 	mov.w	r3, #4294967295
    10cc:	f003 fb40 	bl	4750 <z_impl_k_mutex_lock>
        if (ret == 0) {
    10d0:	2800      	cmp	r0, #0
    10d2:	d0f3      	beq.n	10bc <mutex_lock_platform+0x28>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    10d4:	4803      	ldr	r0, [pc, #12]	; (10e4 <mutex_lock_platform+0x50>)
    10d6:	e7f2      	b.n	10be <mutex_lock_platform+0x2a>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    10d8:	4803      	ldr	r0, [pc, #12]	; (10e8 <mutex_lock_platform+0x54>)
    10da:	e7f0      	b.n	10be <mutex_lock_platform+0x2a>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    10dc:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    10e0:	e7ed      	b.n	10be <mutex_lock_platform+0x2a>
    10e2:	bf00      	nop
    10e4:	ffff8fe9 	.word	0xffff8fe9
    10e8:	ffff8fea 	.word	0xffff8fea

000010ec <nrf_cc3xx_platform_mutex_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform mutex APIs
 */
void nrf_cc3xx_platform_mutex_init(void)
{
    10ec:	b508      	push	{r3, lr}
    k_mem_slab_init(&mutex_slab,
    10ee:	4906      	ldr	r1, [pc, #24]	; (1108 <nrf_cc3xx_platform_mutex_init+0x1c>)
    10f0:	4806      	ldr	r0, [pc, #24]	; (110c <nrf_cc3xx_platform_mutex_init+0x20>)
    10f2:	2340      	movs	r3, #64	; 0x40
    10f4:	2214      	movs	r2, #20
    10f6:	f005 ffe5 	bl	70c4 <k_mem_slab_init>
                mutex_slab_buffer,
                sizeof(struct k_mutex),
                NUM_MUTEXES);

    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
}
    10fa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
    10fe:	4904      	ldr	r1, [pc, #16]	; (1110 <nrf_cc3xx_platform_mutex_init+0x24>)
    1100:	4804      	ldr	r0, [pc, #16]	; (1114 <nrf_cc3xx_platform_mutex_init+0x28>)
    1102:	f005 bb9f 	b.w	6844 <nrf_cc3xx_platform_set_mutexes>
    1106:	bf00      	nop
    1108:	20000350 	.word	0x20000350
    110c:	20000330 	.word	0x20000330
    1110:	00007410 	.word	0x00007410
    1114:	00007400 	.word	0x00007400

00001118 <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
    1118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    111c:	f8b0 901c 	ldrh.w	r9, [r0, #28]
{
    1120:	b085      	sub	sp, #20
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
    1122:	f019 0f08 	tst.w	r9, #8
{
    1126:	4604      	mov	r4, r0
    1128:	9203      	str	r2, [sp, #12]
	if (processing) {
    112a:	d022      	beq.n	1172 <process_event+0x5a>
		if (evt == EVT_COMPLETE) {
    112c:	2901      	cmp	r1, #1
			mgr->flags |= ONOFF_FLAG_COMPLETE;
    112e:	bf0c      	ite	eq
    1130:	f049 0910 	orreq.w	r9, r9, #16
		} else {
			__ASSERT_NO_MSG(evt == EVT_RECHECK);

			mgr->flags |= ONOFF_FLAG_RECHECK;
    1134:	f049 0920 	orrne.w	r9, r9, #32
    1138:	f8a0 901c 	strh.w	r9, [r0, #28]

		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
    113c:	3414      	adds	r4, #20
static ALWAYS_INLINE void k_spin_unlock(struct k_spinlock *l,
					k_spinlock_key_t key)
{
	ARG_UNUSED(l);
#ifdef CONFIG_SPIN_VALIDATE
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    113e:	4620      	mov	r0, r4
    1140:	f004 ff6c 	bl	601c <z_spin_unlock_valid>
    1144:	b968      	cbnz	r0, 1162 <process_event+0x4a>
    1146:	4a9f      	ldr	r2, [pc, #636]	; (13c4 <process_event+0x2ac>)
    1148:	499f      	ldr	r1, [pc, #636]	; (13c8 <process_event+0x2b0>)
    114a:	48a0      	ldr	r0, [pc, #640]	; (13cc <process_event+0x2b4>)
    114c:	23ac      	movs	r3, #172	; 0xac
    114e:	f005 fd85 	bl	6c5c <printk>
    1152:	489f      	ldr	r0, [pc, #636]	; (13d0 <process_event+0x2b8>)
    1154:	4621      	mov	r1, r4
    1156:	f005 fd81 	bl	6c5c <printk>
    115a:	489a      	ldr	r0, [pc, #616]	; (13c4 <process_event+0x2ac>)
    115c:	21ac      	movs	r1, #172	; 0xac
    115e:	f005 fca9 	bl	6ab4 <assert_post_action>
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
    1162:	9b03      	ldr	r3, [sp, #12]
    1164:	f383 8811 	msr	BASEPRI, r3
    1168:	f3bf 8f6f 	isb	sy
}
    116c:	b005      	add	sp, #20
    116e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		__ASSERT_NO_MSG(false);
    1172:	4f98      	ldr	r7, [pc, #608]	; (13d4 <process_event+0x2bc>)
    1174:	f8df 8254 	ldr.w	r8, [pc, #596]	; 13cc <process_event+0x2b4>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    1178:	f009 0907 	and.w	r9, r9, #7
		if (evt == EVT_RECHECK) {
    117c:	2902      	cmp	r1, #2
    117e:	d106      	bne.n	118e <process_event+0x76>
			evt = process_recheck(mgr);
    1180:	4620      	mov	r0, r4
    1182:	f005 fd15 	bl	6bb0 <process_recheck>
		if (evt == EVT_NOP) {
    1186:	2800      	cmp	r0, #0
    1188:	d0d8      	beq.n	113c <process_event+0x24>
		if (evt == EVT_COMPLETE) {
    118a:	2801      	cmp	r0, #1
    118c:	d168      	bne.n	1260 <process_event+0x148>
			res = mgr->last_res;
    118e:	f8d4 b018 	ldr.w	fp, [r4, #24]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    1192:	8ba3      	ldrh	r3, [r4, #28]
	if (res < 0) {
    1194:	f1bb 0f00 	cmp.w	fp, #0
    1198:	da0a      	bge.n	11b0 <process_event+0x98>
 *
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
    119a:	2600      	movs	r6, #0
		*clients = mgr->clients;
    119c:	6825      	ldr	r5, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    119e:	f023 0307 	bic.w	r3, r3, #7
	list->tail = NULL;
    11a2:	e9c4 6600 	strd	r6, r6, [r4]
    11a6:	f043 0301 	orr.w	r3, r3, #1
	mgr->flags = (state & ONOFF_STATE_MASK)
    11aa:	83a3      	strh	r3, [r4, #28]
		onoff_transition_fn transit = NULL;
    11ac:	9601      	str	r6, [sp, #4]
    11ae:	e027      	b.n	1200 <process_event+0xe8>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    11b0:	f003 0207 	and.w	r2, r3, #7
		   || (state == ONOFF_STATE_RESETTING)) {
    11b4:	1f51      	subs	r1, r2, #5
	} else if ((state == ONOFF_STATE_TO_ON)
    11b6:	2901      	cmp	r1, #1
    11b8:	d834      	bhi.n	1224 <process_event+0x10c>
	list->head = NULL;
    11ba:	2100      	movs	r1, #0
    11bc:	f023 0307 	bic.w	r3, r3, #7
		if (state == ONOFF_STATE_TO_ON) {
    11c0:	2a06      	cmp	r2, #6
		*clients = mgr->clients;
    11c2:	6825      	ldr	r5, [r4, #0]
    11c4:	b29b      	uxth	r3, r3
	list->tail = NULL;
    11c6:	e9c4 1100 	strd	r1, r1, [r4]
		if (state == ONOFF_STATE_TO_ON) {
    11ca:	d10c      	bne.n	11e6 <process_event+0xce>
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
    11cc:	428d      	cmp	r5, r1
    11ce:	462a      	mov	r2, r5
    11d0:	bf38      	it	cc
    11d2:	460a      	movcc	r2, r1
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    11d4:	b12a      	cbz	r2, 11e2 <process_event+0xca>
				mgr->refs += 1U;
    11d6:	8be1      	ldrh	r1, [r4, #30]
 *
 * @return a pointer on the next node (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_next_no_check(sys_snode_t *node);

Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    11d8:	6812      	ldr	r2, [r2, #0]
    11da:	3101      	adds	r1, #1
    11dc:	83e1      	strh	r1, [r4, #30]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    11de:	2a00      	cmp	r2, #0
    11e0:	d1f8      	bne.n	11d4 <process_event+0xbc>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    11e2:	f043 0302 	orr.w	r3, r3, #2
	mgr->flags = (state & ONOFF_STATE_MASK)
    11e6:	83a3      	strh	r3, [r4, #28]
		if (process_recheck(mgr) != EVT_NOP) {
    11e8:	4620      	mov	r0, r4
    11ea:	f005 fce1 	bl	6bb0 <process_recheck>
    11ee:	4606      	mov	r6, r0
    11f0:	2800      	cmp	r0, #0
    11f2:	d0db      	beq.n	11ac <process_event+0x94>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    11f4:	8ba3      	ldrh	r3, [r4, #28]
    11f6:	f043 0320 	orr.w	r3, r3, #32
    11fa:	83a3      	strh	r3, [r4, #28]
		onoff_transition_fn transit = NULL;
    11fc:	2300      	movs	r3, #0
    11fe:	9301      	str	r3, [sp, #4]
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    1200:	8ba3      	ldrh	r3, [r4, #28]
    1202:	f003 0207 	and.w	r2, r3, #7
				   && !sys_slist_is_empty(&mgr->monitors);
    1206:	454a      	cmp	r2, r9
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    1208:	9202      	str	r2, [sp, #8]
				   && !sys_slist_is_empty(&mgr->monitors);
    120a:	d003      	beq.n	1214 <process_event+0xfc>
		if (do_monitors
    120c:	68a2      	ldr	r2, [r4, #8]
    120e:	2a00      	cmp	r2, #0
    1210:	f040 80f0 	bne.w	13f4 <process_event+0x2dc>
		    || !sys_slist_is_empty(&clients)
    1214:	b91d      	cbnz	r5, 121e <process_event+0x106>
		    || (transit != NULL)) {
    1216:	9a01      	ldr	r2, [sp, #4]
    1218:	2a00      	cmp	r2, #0
    121a:	f000 8136 	beq.w	148a <process_event+0x372>
    121e:	f04f 0900 	mov.w	r9, #0
    1222:	e0e9      	b.n	13f8 <process_event+0x2e0>
	} else if (state == ONOFF_STATE_TO_OFF) {
    1224:	2a04      	cmp	r2, #4
    1226:	d10e      	bne.n	1246 <process_event+0x12e>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1228:	f023 0307 	bic.w	r3, r3, #7
    122c:	b29a      	uxth	r2, r3
	mgr->flags = (state & ONOFF_STATE_MASK)
    122e:	83a2      	strh	r2, [r4, #28]
		if (process_recheck(mgr) != EVT_NOP) {
    1230:	4620      	mov	r0, r4
    1232:	f005 fcbd 	bl	6bb0 <process_recheck>
    1236:	4605      	mov	r5, r0
    1238:	b118      	cbz	r0, 1242 <process_event+0x12a>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    123a:	f042 0220 	orr.w	r2, r2, #32
    123e:	83a2      	strh	r2, [r4, #28]
		__ASSERT_NO_MSG(false);
    1240:	2500      	movs	r5, #0
		onoff_transition_fn transit = NULL;
    1242:	9501      	str	r5, [sp, #4]
    1244:	e7dc      	b.n	1200 <process_event+0xe8>
		__ASSERT_NO_MSG(false);
    1246:	4640      	mov	r0, r8
    1248:	4963      	ldr	r1, [pc, #396]	; (13d8 <process_event+0x2c0>)
    124a:	f240 131b 	movw	r3, #283	; 0x11b
    124e:	463a      	mov	r2, r7
    1250:	f005 fd04 	bl	6c5c <printk>
    1254:	f240 111b 	movw	r1, #283	; 0x11b
    1258:	4638      	mov	r0, r7
    125a:	f005 fc2b 	bl	6ab4 <assert_post_action>
    125e:	e7ef      	b.n	1240 <process_event+0x128>
		} else if (evt == EVT_START) {
    1260:	2803      	cmp	r0, #3
    1262:	d135      	bne.n	12d0 <process_event+0x1b8>
			__ASSERT_NO_MSG(state == ONOFF_STATE_OFF);
    1264:	f1b9 0f00 	cmp.w	r9, #0
    1268:	d00b      	beq.n	1282 <process_event+0x16a>
    126a:	495c      	ldr	r1, [pc, #368]	; (13dc <process_event+0x2c4>)
    126c:	4640      	mov	r0, r8
    126e:	f44f 73ab 	mov.w	r3, #342	; 0x156
    1272:	463a      	mov	r2, r7
    1274:	f005 fcf2 	bl	6c5c <printk>
    1278:	f44f 71ab 	mov.w	r1, #342	; 0x156
    127c:	4638      	mov	r0, r7
    127e:	f005 fc19 	bl	6ab4 <assert_post_action>
			__ASSERT_NO_MSG(!sys_slist_is_empty(&mgr->clients));
    1282:	6823      	ldr	r3, [r4, #0]
    1284:	b95b      	cbnz	r3, 129e <process_event+0x186>
    1286:	4956      	ldr	r1, [pc, #344]	; (13e0 <process_event+0x2c8>)
    1288:	4640      	mov	r0, r8
    128a:	f240 1357 	movw	r3, #343	; 0x157
    128e:	463a      	mov	r2, r7
    1290:	f005 fce4 	bl	6c5c <printk>
    1294:	f240 1157 	movw	r1, #343	; 0x157
    1298:	4638      	mov	r0, r7
    129a:	f005 fc0b 	bl	6ab4 <assert_post_action>
			transit = mgr->transitions->start;
    129e:	6923      	ldr	r3, [r4, #16]
    12a0:	681b      	ldr	r3, [r3, #0]
    12a2:	9301      	str	r3, [sp, #4]
			__ASSERT_NO_MSG(transit != NULL);
    12a4:	b95b      	cbnz	r3, 12be <process_event+0x1a6>
    12a6:	494f      	ldr	r1, [pc, #316]	; (13e4 <process_event+0x2cc>)
    12a8:	4640      	mov	r0, r8
    12aa:	f44f 73ad 	mov.w	r3, #346	; 0x15a
    12ae:	463a      	mov	r2, r7
    12b0:	f005 fcd4 	bl	6c5c <printk>
    12b4:	f44f 71ad 	mov.w	r1, #346	; 0x15a
    12b8:	4638      	mov	r0, r7
    12ba:	f005 fbfb 	bl	6ab4 <assert_post_action>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    12be:	8ba3      	ldrh	r3, [r4, #28]
    12c0:	f023 0307 	bic.w	r3, r3, #7
    12c4:	f043 0306 	orr.w	r3, r3, #6
	mgr->flags = (state & ONOFF_STATE_MASK)
    12c8:	83a3      	strh	r3, [r4, #28]
}
    12ca:	2500      	movs	r5, #0
		res = 0;
    12cc:	46ab      	mov	fp, r5
}
    12ce:	e797      	b.n	1200 <process_event+0xe8>
		} else if (evt == EVT_STOP) {
    12d0:	2804      	cmp	r0, #4
    12d2:	d132      	bne.n	133a <process_event+0x222>
			__ASSERT_NO_MSG(state == ONOFF_STATE_ON);
    12d4:	f1b9 0f02 	cmp.w	r9, #2
    12d8:	d00b      	beq.n	12f2 <process_event+0x1da>
    12da:	4943      	ldr	r1, [pc, #268]	; (13e8 <process_event+0x2d0>)
    12dc:	4640      	mov	r0, r8
    12de:	f240 135d 	movw	r3, #349	; 0x15d
    12e2:	463a      	mov	r2, r7
    12e4:	f005 fcba 	bl	6c5c <printk>
    12e8:	f240 115d 	movw	r1, #349	; 0x15d
    12ec:	4638      	mov	r0, r7
    12ee:	f005 fbe1 	bl	6ab4 <assert_post_action>
			__ASSERT_NO_MSG(mgr->refs == 0);
    12f2:	8be3      	ldrh	r3, [r4, #30]
    12f4:	b15b      	cbz	r3, 130e <process_event+0x1f6>
    12f6:	493d      	ldr	r1, [pc, #244]	; (13ec <process_event+0x2d4>)
    12f8:	4640      	mov	r0, r8
    12fa:	f44f 73af 	mov.w	r3, #350	; 0x15e
    12fe:	463a      	mov	r2, r7
    1300:	f005 fcac 	bl	6c5c <printk>
    1304:	f44f 71af 	mov.w	r1, #350	; 0x15e
    1308:	4638      	mov	r0, r7
    130a:	f005 fbd3 	bl	6ab4 <assert_post_action>
			transit = mgr->transitions->stop;
    130e:	6923      	ldr	r3, [r4, #16]
    1310:	685b      	ldr	r3, [r3, #4]
    1312:	9301      	str	r3, [sp, #4]
			__ASSERT_NO_MSG(transit != NULL);
    1314:	b95b      	cbnz	r3, 132e <process_event+0x216>
    1316:	4933      	ldr	r1, [pc, #204]	; (13e4 <process_event+0x2cc>)
    1318:	4640      	mov	r0, r8
    131a:	f240 1361 	movw	r3, #353	; 0x161
    131e:	463a      	mov	r2, r7
    1320:	f005 fc9c 	bl	6c5c <printk>
    1324:	f240 1161 	movw	r1, #353	; 0x161
    1328:	4638      	mov	r0, r7
    132a:	f005 fbc3 	bl	6ab4 <assert_post_action>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    132e:	8ba3      	ldrh	r3, [r4, #28]
    1330:	f023 0307 	bic.w	r3, r3, #7
    1334:	f043 0304 	orr.w	r3, r3, #4
    1338:	e7c6      	b.n	12c8 <process_event+0x1b0>
		} else if (evt == EVT_RESET) {
    133a:	2805      	cmp	r0, #5
    133c:	d132      	bne.n	13a4 <process_event+0x28c>
			__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
    133e:	f1b9 0f01 	cmp.w	r9, #1
    1342:	d00b      	beq.n	135c <process_event+0x244>
    1344:	492a      	ldr	r1, [pc, #168]	; (13f0 <process_event+0x2d8>)
    1346:	4640      	mov	r0, r8
    1348:	f44f 73b2 	mov.w	r3, #356	; 0x164
    134c:	463a      	mov	r2, r7
    134e:	f005 fc85 	bl	6c5c <printk>
    1352:	f44f 71b2 	mov.w	r1, #356	; 0x164
    1356:	4638      	mov	r0, r7
    1358:	f005 fbac 	bl	6ab4 <assert_post_action>
			__ASSERT_NO_MSG(!sys_slist_is_empty(&mgr->clients));
    135c:	6823      	ldr	r3, [r4, #0]
    135e:	b95b      	cbnz	r3, 1378 <process_event+0x260>
    1360:	491f      	ldr	r1, [pc, #124]	; (13e0 <process_event+0x2c8>)
    1362:	4640      	mov	r0, r8
    1364:	f240 1365 	movw	r3, #357	; 0x165
    1368:	463a      	mov	r2, r7
    136a:	f005 fc77 	bl	6c5c <printk>
    136e:	f240 1165 	movw	r1, #357	; 0x165
    1372:	4638      	mov	r0, r7
    1374:	f005 fb9e 	bl	6ab4 <assert_post_action>
			transit = mgr->transitions->reset;
    1378:	6923      	ldr	r3, [r4, #16]
    137a:	689b      	ldr	r3, [r3, #8]
    137c:	9301      	str	r3, [sp, #4]
			__ASSERT_NO_MSG(transit != NULL);
    137e:	b95b      	cbnz	r3, 1398 <process_event+0x280>
    1380:	4918      	ldr	r1, [pc, #96]	; (13e4 <process_event+0x2cc>)
    1382:	4640      	mov	r0, r8
    1384:	f44f 73b4 	mov.w	r3, #360	; 0x168
    1388:	463a      	mov	r2, r7
    138a:	f005 fc67 	bl	6c5c <printk>
    138e:	f44f 71b4 	mov.w	r1, #360	; 0x168
    1392:	4638      	mov	r0, r7
    1394:	f005 fb8e 	bl	6ab4 <assert_post_action>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1398:	8ba3      	ldrh	r3, [r4, #28]
    139a:	f023 0307 	bic.w	r3, r3, #7
    139e:	f043 0305 	orr.w	r3, r3, #5
    13a2:	e791      	b.n	12c8 <process_event+0x1b0>
			__ASSERT_NO_MSG(false);
    13a4:	490c      	ldr	r1, [pc, #48]	; (13d8 <process_event+0x2c0>)
    13a6:	f240 136b 	movw	r3, #363	; 0x16b
    13aa:	463a      	mov	r2, r7
    13ac:	4640      	mov	r0, r8
    13ae:	f005 fc55 	bl	6c5c <printk>
    13b2:	2500      	movs	r5, #0
    13b4:	f240 116b 	movw	r1, #363	; 0x16b
    13b8:	4638      	mov	r0, r7
    13ba:	f005 fb7b 	bl	6ab4 <assert_post_action>
		onoff_transition_fn transit = NULL;
    13be:	9501      	str	r5, [sp, #4]
    13c0:	e784      	b.n	12cc <process_event+0x1b4>
    13c2:	bf00      	nop
    13c4:	00007891 	.word	0x00007891
    13c8:	000078b7 	.word	0x000078b7
    13cc:	00007624 	.word	0x00007624
    13d0:	000078ce 	.word	0x000078ce
    13d4:	000077ee 	.word	0x000077ee
    13d8:	00007879 	.word	0x00007879
    13dc:	00007810 	.word	0x00007810
    13e0:	0000781c 	.word	0x0000781c
    13e4:	0000783f 	.word	0x0000783f
    13e8:	00007856 	.word	0x00007856
    13ec:	0000786c 	.word	0x0000786c
    13f0:	0000787b 	.word	0x0000787b
				   && !sys_slist_is_empty(&mgr->monitors);
    13f4:	f04f 0901 	mov.w	r9, #1
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
    13f8:	f043 0308 	orr.w	r3, r3, #8
			k_spin_unlock(&mgr->lock, key);
    13fc:	f104 0a14 	add.w	sl, r4, #20
			mgr->flags = flags;
    1400:	83a3      	strh	r3, [r4, #28]
    1402:	4650      	mov	r0, sl
    1404:	f004 fe0a 	bl	601c <z_spin_unlock_valid>
    1408:	b968      	cbnz	r0, 1426 <process_event+0x30e>
    140a:	4a3a      	ldr	r2, [pc, #232]	; (14f4 <process_event+0x3dc>)
    140c:	493a      	ldr	r1, [pc, #232]	; (14f8 <process_event+0x3e0>)
    140e:	23ac      	movs	r3, #172	; 0xac
    1410:	4640      	mov	r0, r8
    1412:	f005 fc23 	bl	6c5c <printk>
    1416:	4839      	ldr	r0, [pc, #228]	; (14fc <process_event+0x3e4>)
    1418:	4651      	mov	r1, sl
    141a:	f005 fc1f 	bl	6c5c <printk>
    141e:	4835      	ldr	r0, [pc, #212]	; (14f4 <process_event+0x3dc>)
    1420:	21ac      	movs	r1, #172	; 0xac
    1422:	f005 fb47 	bl	6ab4 <assert_post_action>
    1426:	9b03      	ldr	r3, [sp, #12]
    1428:	f383 8811 	msr	BASEPRI, r3
    142c:	f3bf 8f6f 	isb	sy
			if (do_monitors) {
    1430:	f1b9 0f00 	cmp.w	r9, #0
    1434:	d138      	bne.n	14a8 <process_event+0x390>
	while (!sys_slist_is_empty(list)) {
    1436:	2d00      	cmp	r5, #0
    1438:	d14b      	bne.n	14d2 <process_event+0x3ba>
			if (transit != NULL) {
    143a:	9b01      	ldr	r3, [sp, #4]
    143c:	b113      	cbz	r3, 1444 <process_event+0x32c>
				transit(mgr, transition_complete);
    143e:	4930      	ldr	r1, [pc, #192]	; (1500 <process_event+0x3e8>)
    1440:	4620      	mov	r0, r4
    1442:	4798      	blx	r3
	__asm__ volatile(
    1444:	f04f 0320 	mov.w	r3, #32
    1448:	f3ef 8b11 	mrs	fp, BASEPRI
    144c:	f383 8812 	msr	BASEPRI_MAX, r3
    1450:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    1454:	4650      	mov	r0, sl
	k.key = arch_irq_lock();
    1456:	f8cd b00c 	str.w	fp, [sp, #12]
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    145a:	f004 fdd1 	bl	6000 <z_spin_lock_valid>
    145e:	b968      	cbnz	r0, 147c <process_event+0x364>
    1460:	4a24      	ldr	r2, [pc, #144]	; (14f4 <process_event+0x3dc>)
    1462:	4928      	ldr	r1, [pc, #160]	; (1504 <process_event+0x3ec>)
    1464:	2381      	movs	r3, #129	; 0x81
    1466:	4640      	mov	r0, r8
    1468:	f005 fbf8 	bl	6c5c <printk>
    146c:	4826      	ldr	r0, [pc, #152]	; (1508 <process_event+0x3f0>)
    146e:	4651      	mov	r1, sl
    1470:	f005 fbf4 	bl	6c5c <printk>
    1474:	481f      	ldr	r0, [pc, #124]	; (14f4 <process_event+0x3dc>)
    1476:	2181      	movs	r1, #129	; 0x81
    1478:	f005 fb1c 	bl	6ab4 <assert_post_action>
	z_spin_lock_set_owner(l);
    147c:	4650      	mov	r0, sl
    147e:	f004 fddd 	bl	603c <z_spin_lock_set_owner>
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
    1482:	8ba3      	ldrh	r3, [r4, #28]
    1484:	f023 0308 	bic.w	r3, r3, #8
    1488:	83a3      	strh	r3, [r4, #28]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
    148a:	8ba3      	ldrh	r3, [r4, #28]
    148c:	06da      	lsls	r2, r3, #27
    148e:	d528      	bpl.n	14e2 <process_event+0x3ca>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
    1490:	f023 0310 	bic.w	r3, r3, #16
    1494:	83a3      	strh	r3, [r4, #28]
			evt = EVT_COMPLETE;
    1496:	2101      	movs	r1, #1
		state = mgr->flags & ONOFF_STATE_MASK;
    1498:	f8b4 901c 	ldrh.w	r9, [r4, #28]
    149c:	f009 0907 	and.w	r9, r9, #7
	} while (evt != EVT_NOP);
    14a0:	2900      	cmp	r1, #0
    14a2:	f47f ae6b 	bne.w	117c <process_event+0x64>
out:
    14a6:	e649      	b.n	113c <process_event+0x24>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    14a8:	68a1      	ldr	r1, [r4, #8]
    14aa:	2900      	cmp	r1, #0
    14ac:	d0c3      	beq.n	1436 <process_event+0x31e>
	return node->next;
    14ae:	680b      	ldr	r3, [r1, #0]
		mon->callback(mgr, mon, state, res);
    14b0:	9a02      	ldr	r2, [sp, #8]
    14b2:	2b00      	cmp	r3, #0
    14b4:	bf38      	it	cc
    14b6:	2300      	movcc	r3, #0
    14b8:	4699      	mov	r9, r3
    14ba:	684b      	ldr	r3, [r1, #4]
    14bc:	4620      	mov	r0, r4
    14be:	461e      	mov	r6, r3
    14c0:	465b      	mov	r3, fp
    14c2:	47b0      	blx	r6
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    14c4:	f1b9 0f00 	cmp.w	r9, #0
    14c8:	d0b5      	beq.n	1436 <process_event+0x31e>
    14ca:	f8d9 3000 	ldr.w	r3, [r9]
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    14ce:	4649      	mov	r1, r9
    14d0:	e7ee      	b.n	14b0 <process_event+0x398>
 *
 * @return A pointer to the first node of the list
 */
static inline sys_snode_t *sys_slist_get_not_empty(sys_slist_t *list);

Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    14d2:	4629      	mov	r1, r5
		notify_one(mgr, cli, state, res);
    14d4:	9a02      	ldr	r2, [sp, #8]
    14d6:	682d      	ldr	r5, [r5, #0]
    14d8:	465b      	mov	r3, fp
    14da:	4620      	mov	r0, r4
    14dc:	f005 fb84 	bl	6be8 <notify_one>
    14e0:	e7a9      	b.n	1436 <process_event+0x31e>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
    14e2:	f013 0120 	ands.w	r1, r3, #32
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
    14e6:	bf1e      	ittt	ne
    14e8:	f023 0320 	bicne.w	r3, r3, #32
    14ec:	83a3      	strhne	r3, [r4, #28]
			evt = EVT_RECHECK;
    14ee:	2102      	movne	r1, #2
    14f0:	e7d2      	b.n	1498 <process_event+0x380>
    14f2:	bf00      	nop
    14f4:	00007891 	.word	0x00007891
    14f8:	000078b7 	.word	0x000078b7
    14fc:	000078ce 	.word	0x000078ce
    1500:	0000150d 	.word	0x0000150d
    1504:	000078e3 	.word	0x000078e3
    1508:	000078f8 	.word	0x000078f8

0000150c <transition_complete>:
{
    150c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    150e:	4604      	mov	r4, r0
    1510:	460d      	mov	r5, r1
	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
    1512:	f100 0614 	add.w	r6, r0, #20
    1516:	f04f 0320 	mov.w	r3, #32
    151a:	f3ef 8711 	mrs	r7, BASEPRI
    151e:	f383 8812 	msr	BASEPRI_MAX, r3
    1522:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    1526:	4630      	mov	r0, r6
    1528:	f004 fd6a 	bl	6000 <z_spin_lock_valid>
    152c:	b968      	cbnz	r0, 154a <transition_complete+0x3e>
    152e:	4a0c      	ldr	r2, [pc, #48]	; (1560 <transition_complete+0x54>)
    1530:	490c      	ldr	r1, [pc, #48]	; (1564 <transition_complete+0x58>)
    1532:	480d      	ldr	r0, [pc, #52]	; (1568 <transition_complete+0x5c>)
    1534:	2381      	movs	r3, #129	; 0x81
    1536:	f005 fb91 	bl	6c5c <printk>
    153a:	480c      	ldr	r0, [pc, #48]	; (156c <transition_complete+0x60>)
    153c:	4631      	mov	r1, r6
    153e:	f005 fb8d 	bl	6c5c <printk>
    1542:	4807      	ldr	r0, [pc, #28]	; (1560 <transition_complete+0x54>)
    1544:	2181      	movs	r1, #129	; 0x81
    1546:	f005 fab5 	bl	6ab4 <assert_post_action>
	z_spin_lock_set_owner(l);
    154a:	4630      	mov	r0, r6
    154c:	f004 fd76 	bl	603c <z_spin_lock_set_owner>
	mgr->last_res = res;
    1550:	61a5      	str	r5, [r4, #24]
	process_event(mgr, EVT_COMPLETE, key);
    1552:	463a      	mov	r2, r7
    1554:	4620      	mov	r0, r4
    1556:	2101      	movs	r1, #1
}
    1558:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	process_event(mgr, EVT_COMPLETE, key);
    155c:	f7ff bddc 	b.w	1118 <process_event>
    1560:	00007891 	.word	0x00007891
    1564:	000078e3 	.word	0x000078e3
    1568:	00007624 	.word	0x00007624
    156c:	000078f8 	.word	0x000078f8

00001570 <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    1570:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    1574:	4604      	mov	r4, r0
    1576:	460f      	mov	r7, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    1578:	f005 fb4c 	bl	6c14 <validate_args>

	if (rv < 0) {
    157c:	1e05      	subs	r5, r0, #0
    157e:	db5e      	blt.n	163e <onoff_request+0xce>
		return rv;
	}

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
    1580:	f104 0914 	add.w	r9, r4, #20
    1584:	f04f 0320 	mov.w	r3, #32
    1588:	f3ef 8a11 	mrs	sl, BASEPRI
    158c:	f383 8812 	msr	BASEPRI_MAX, r3
    1590:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    1594:	4648      	mov	r0, r9
    1596:	f004 fd33 	bl	6000 <z_spin_lock_valid>
    159a:	b968      	cbnz	r0, 15b8 <onoff_request+0x48>
    159c:	4a38      	ldr	r2, [pc, #224]	; (1680 <onoff_request+0x110>)
    159e:	4939      	ldr	r1, [pc, #228]	; (1684 <onoff_request+0x114>)
    15a0:	4839      	ldr	r0, [pc, #228]	; (1688 <onoff_request+0x118>)
    15a2:	2381      	movs	r3, #129	; 0x81
    15a4:	f005 fb5a 	bl	6c5c <printk>
    15a8:	4838      	ldr	r0, [pc, #224]	; (168c <onoff_request+0x11c>)
    15aa:	4649      	mov	r1, r9
    15ac:	f005 fb56 	bl	6c5c <printk>
    15b0:	4833      	ldr	r0, [pc, #204]	; (1680 <onoff_request+0x110>)
    15b2:	2181      	movs	r1, #129	; 0x81
    15b4:	f005 fa7e 	bl	6ab4 <assert_post_action>
	z_spin_lock_set_owner(l);
    15b8:	4648      	mov	r0, r9
    15ba:	f004 fd3f 	bl	603c <z_spin_lock_set_owner>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    15be:	8be3      	ldrh	r3, [r4, #30]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    15c0:	8ba2      	ldrh	r2, [r4, #28]
	if (mgr->refs == SERVICE_REFS_MAX) {
    15c2:	f64f 71ff 	movw	r1, #65535	; 0xffff
    15c6:	428b      	cmp	r3, r1
    15c8:	f002 0607 	and.w	r6, r2, #7
    15cc:	d050      	beq.n	1670 <onoff_request+0x100>
		rv = -EAGAIN;
		goto out;
	}

	rv = state;
	if (state == ONOFF_STATE_ON) {
    15ce:	2e02      	cmp	r6, #2
    15d0:	d124      	bne.n	161c <onoff_request+0xac>
		/* Increment reference count, notify in exit */
		notify = true;
		mgr->refs += 1U;
    15d2:	3301      	adds	r3, #1
    15d4:	83e3      	strh	r3, [r4, #30]
	rv = state;
    15d6:	4635      	mov	r5, r6
		notify = true;
    15d8:	f04f 0801 	mov.w	r8, #1
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    15dc:	4648      	mov	r0, r9
    15de:	f004 fd1d 	bl	601c <z_spin_unlock_valid>
    15e2:	b968      	cbnz	r0, 1600 <onoff_request+0x90>
    15e4:	4a26      	ldr	r2, [pc, #152]	; (1680 <onoff_request+0x110>)
    15e6:	492a      	ldr	r1, [pc, #168]	; (1690 <onoff_request+0x120>)
    15e8:	4827      	ldr	r0, [pc, #156]	; (1688 <onoff_request+0x118>)
    15ea:	23ac      	movs	r3, #172	; 0xac
    15ec:	f005 fb36 	bl	6c5c <printk>
    15f0:	4828      	ldr	r0, [pc, #160]	; (1694 <onoff_request+0x124>)
    15f2:	4649      	mov	r1, r9
    15f4:	f005 fb32 	bl	6c5c <printk>
    15f8:	4821      	ldr	r0, [pc, #132]	; (1680 <onoff_request+0x110>)
    15fa:	21ac      	movs	r1, #172	; 0xac
    15fc:	f005 fa5a 	bl	6ab4 <assert_post_action>
	__asm__ volatile(
    1600:	f38a 8811 	msr	BASEPRI, sl
    1604:	f3bf 8f6f 	isb	sy
	if (start) {
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);

		if (notify) {
    1608:	f1b8 0f00 	cmp.w	r8, #0
    160c:	d017      	beq.n	163e <onoff_request+0xce>
			notify_one(mgr, cli, state, 0);
    160e:	2300      	movs	r3, #0
    1610:	4632      	mov	r2, r6
    1612:	4639      	mov	r1, r7
    1614:	4620      	mov	r0, r4
    1616:	f005 fae7 	bl	6be8 <notify_one>
    161a:	e010      	b.n	163e <onoff_request+0xce>
	} else if ((state == ONOFF_STATE_OFF)
    161c:	0793      	lsls	r3, r2, #30
    161e:	d001      	beq.n	1624 <onoff_request+0xb4>
		   || (state == ONOFF_STATE_TO_ON)) {
    1620:	2e06      	cmp	r6, #6
    1622:	d10f      	bne.n	1644 <onoff_request+0xd4>
	parent->next = child;
    1624:	2300      	movs	r3, #0
    1626:	603b      	str	r3, [r7, #0]
Z_GENLIST_APPEND(slist, snode)
    1628:	6863      	ldr	r3, [r4, #4]
    162a:	b9f3      	cbnz	r3, 166a <onoff_request+0xfa>
	list->head = node;
    162c:	e9c4 7700 	strd	r7, r7, [r4]
	if (start) {
    1630:	4635      	mov	r5, r6
    1632:	b9fe      	cbnz	r6, 1674 <onoff_request+0x104>
		process_event(mgr, EVT_RECHECK, key);
    1634:	4652      	mov	r2, sl
    1636:	2102      	movs	r1, #2
    1638:	4620      	mov	r0, r4
    163a:	f7ff fd6d 	bl	1118 <process_event>
		}
	}

	return rv;
}
    163e:	4628      	mov	r0, r5
    1640:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	} else if (state == ONOFF_STATE_RESETTING) {
    1644:	2e05      	cmp	r6, #5
    1646:	d018      	beq.n	167a <onoff_request+0x10a>
		__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
    1648:	2e01      	cmp	r6, #1
    164a:	d00b      	beq.n	1664 <onoff_request+0xf4>
    164c:	4912      	ldr	r1, [pc, #72]	; (1698 <onoff_request+0x128>)
    164e:	480e      	ldr	r0, [pc, #56]	; (1688 <onoff_request+0x118>)
    1650:	4a12      	ldr	r2, [pc, #72]	; (169c <onoff_request+0x12c>)
    1652:	f240 13c9 	movw	r3, #457	; 0x1c9
    1656:	f005 fb01 	bl	6c5c <printk>
    165a:	4810      	ldr	r0, [pc, #64]	; (169c <onoff_request+0x12c>)
    165c:	f240 11c9 	movw	r1, #457	; 0x1c9
    1660:	f005 fa28 	bl	6ab4 <assert_post_action>
		rv = -EIO;
    1664:	f06f 0504 	mvn.w	r5, #4
    1668:	e004      	b.n	1674 <onoff_request+0x104>
	parent->next = child;
    166a:	601f      	str	r7, [r3, #0]
	list->tail = node;
    166c:	6067      	str	r7, [r4, #4]
}
    166e:	e7df      	b.n	1630 <onoff_request+0xc0>
		rv = -EAGAIN;
    1670:	f06f 050a 	mvn.w	r5, #10
    1674:	f04f 0800 	mov.w	r8, #0
    1678:	e7b0      	b.n	15dc <onoff_request+0x6c>
		rv = -ENOTSUP;
    167a:	f06f 0585 	mvn.w	r5, #133	; 0x85
    167e:	e7f9      	b.n	1674 <onoff_request+0x104>
    1680:	00007891 	.word	0x00007891
    1684:	000078e3 	.word	0x000078e3
    1688:	00007624 	.word	0x00007624
    168c:	000078f8 	.word	0x000078f8
    1690:	000078b7 	.word	0x000078b7
    1694:	000078ce 	.word	0x000078ce
    1698:	0000787b 	.word	0x0000787b
    169c:	000077ee 	.word	0x000077ee

000016a0 <pm_state_notify>:
/*
 * Function called to notify when the system is entering / exiting a
 * power state
 */
static inline void pm_state_notify(bool entering_state)
{
    16a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    16a4:	4605      	mov	r5, r0
	__asm__ volatile(
    16a6:	f04f 0320 	mov.w	r3, #32
    16aa:	f3ef 8611 	mrs	r6, BASEPRI
    16ae:	f383 8812 	msr	BASEPRI_MAX, r3
    16b2:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    16b6:	4823      	ldr	r0, [pc, #140]	; (1744 <pm_state_notify+0xa4>)
    16b8:	f004 fca2 	bl	6000 <z_spin_lock_valid>
    16bc:	b968      	cbnz	r0, 16da <pm_state_notify+0x3a>
    16be:	4a22      	ldr	r2, [pc, #136]	; (1748 <pm_state_notify+0xa8>)
    16c0:	4922      	ldr	r1, [pc, #136]	; (174c <pm_state_notify+0xac>)
    16c2:	4823      	ldr	r0, [pc, #140]	; (1750 <pm_state_notify+0xb0>)
    16c4:	2381      	movs	r3, #129	; 0x81
    16c6:	f005 fac9 	bl	6c5c <printk>
    16ca:	491e      	ldr	r1, [pc, #120]	; (1744 <pm_state_notify+0xa4>)
    16cc:	4821      	ldr	r0, [pc, #132]	; (1754 <pm_state_notify+0xb4>)
    16ce:	f005 fac5 	bl	6c5c <printk>
    16d2:	481d      	ldr	r0, [pc, #116]	; (1748 <pm_state_notify+0xa8>)
    16d4:	2181      	movs	r1, #129	; 0x81
    16d6:	f005 f9ed 	bl	6ab4 <assert_post_action>
	z_spin_lock_set_owner(l);
    16da:	481a      	ldr	r0, [pc, #104]	; (1744 <pm_state_notify+0xa4>)
    16dc:	f004 fcae 	bl	603c <z_spin_lock_set_owner>
	struct pm_notifier *notifier;
	k_spinlock_key_t pm_notifier_key;
	void (*callback)(enum pm_state state);

	pm_notifier_key = k_spin_lock(&pm_notifier_lock);
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    16e0:	4b1d      	ldr	r3, [pc, #116]	; (1758 <pm_state_notify+0xb8>)
    16e2:	681c      	ldr	r4, [r3, #0]
    16e4:	2c00      	cmp	r4, #0
    16e6:	bf38      	it	cc
    16e8:	2400      	movcc	r4, #0
    16ea:	b19c      	cbz	r4, 1714 <pm_state_notify+0x74>
		} else {
			callback = notifier->state_exit;
		}

		if (callback) {
			callback(z_power_states[_current_cpu->id].state);
    16ec:	4f1b      	ldr	r7, [pc, #108]	; (175c <pm_state_notify+0xbc>)
    16ee:	f8df 8078 	ldr.w	r8, [pc, #120]	; 1768 <pm_state_notify+0xc8>
    16f2:	f04f 090c 	mov.w	r9, #12
			callback = notifier->state_exit;
    16f6:	e9d4 3201 	ldrd	r3, r2, [r4, #4]
    16fa:	2d00      	cmp	r5, #0
    16fc:	bf08      	it	eq
    16fe:	4613      	moveq	r3, r2
		if (callback) {
    1700:	b12b      	cbz	r3, 170e <pm_state_notify+0x6e>
			callback(z_power_states[_current_cpu->id].state);
    1702:	f898 2014 	ldrb.w	r2, [r8, #20]
    1706:	fb09 f202 	mul.w	r2, r9, r2
    170a:	5cb8      	ldrb	r0, [r7, r2]
    170c:	4798      	blx	r3
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    170e:	6824      	ldr	r4, [r4, #0]
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    1710:	2c00      	cmp	r4, #0
    1712:	d1f0      	bne.n	16f6 <pm_state_notify+0x56>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    1714:	480b      	ldr	r0, [pc, #44]	; (1744 <pm_state_notify+0xa4>)
    1716:	f004 fc81 	bl	601c <z_spin_unlock_valid>
    171a:	b968      	cbnz	r0, 1738 <pm_state_notify+0x98>
    171c:	4a0a      	ldr	r2, [pc, #40]	; (1748 <pm_state_notify+0xa8>)
    171e:	4910      	ldr	r1, [pc, #64]	; (1760 <pm_state_notify+0xc0>)
    1720:	480b      	ldr	r0, [pc, #44]	; (1750 <pm_state_notify+0xb0>)
    1722:	23ac      	movs	r3, #172	; 0xac
    1724:	f005 fa9a 	bl	6c5c <printk>
    1728:	4906      	ldr	r1, [pc, #24]	; (1744 <pm_state_notify+0xa4>)
    172a:	480e      	ldr	r0, [pc, #56]	; (1764 <pm_state_notify+0xc4>)
    172c:	f005 fa96 	bl	6c5c <printk>
    1730:	4805      	ldr	r0, [pc, #20]	; (1748 <pm_state_notify+0xa8>)
    1732:	21ac      	movs	r1, #172	; 0xac
    1734:	f005 f9be 	bl	6ab4 <assert_post_action>
	__asm__ volatile(
    1738:	f386 8811 	msr	BASEPRI, r6
    173c:	f3bf 8f6f 	isb	sy
		}
	}
	k_spin_unlock(&pm_notifier_lock, pm_notifier_key);
}
    1740:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    1744:	20000850 	.word	0x20000850
    1748:	00007891 	.word	0x00007891
    174c:	000078e3 	.word	0x000078e3
    1750:	00007624 	.word	0x00007624
    1754:	000078f8 	.word	0x000078f8
    1758:	20000854 	.word	0x20000854
    175c:	20000860 	.word	0x20000860
    1760:	000078b7 	.word	0x000078b7
    1764:	000078ce 	.word	0x000078ce
    1768:	200009c4 	.word	0x200009c4

0000176c <atomic_test_and_set_bit.constprop.0>:
 *
 * @return true if the bit was set, false if it wasn't.
 */
static inline bool atomic_test_and_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    176c:	f000 031f 	and.w	r3, r0, #31
    1770:	2201      	movs	r2, #1
    1772:	409a      	lsls	r2, r3
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_or(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    1774:	4b0a      	ldr	r3, [pc, #40]	; (17a0 <atomic_test_and_set_bit.constprop.0+0x34>)
    1776:	f3bf 8f5b 	dmb	ish
	atomic_val_t old;

	old = atomic_or(ATOMIC_ELEM(target, bit), mask);
    177a:	0940      	lsrs	r0, r0, #5
    177c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    1780:	e850 3f00 	ldrex	r3, [r0]
    1784:	ea43 0102 	orr.w	r1, r3, r2
    1788:	e840 1c00 	strex	ip, r1, [r0]
    178c:	f1bc 0f00 	cmp.w	ip, #0
    1790:	d1f6      	bne.n	1780 <atomic_test_and_set_bit.constprop.0+0x14>
    1792:	f3bf 8f5b 	dmb	ish

	return (old & mask) != 0;
    1796:	421a      	tst	r2, r3
}
    1798:	bf14      	ite	ne
    179a:	2001      	movne	r0, #1
    179c:	2000      	moveq	r0, #0
    179e:	4770      	bx	lr
    17a0:	2000086c 	.word	0x2000086c

000017a4 <pm_system_resume>:

void pm_system_resume(void)
{
    17a4:	b530      	push	{r4, r5, lr}
	uint8_t id = _current_cpu->id;
    17a6:	4b1d      	ldr	r3, [pc, #116]	; (181c <pm_system_resume+0x78>)
    17a8:	7d1d      	ldrb	r5, [r3, #20]
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    17aa:	f3bf 8f5b 	dmb	ish
	atomic_val_t mask = ATOMIC_MASK(bit);
    17ae:	f005 031f 	and.w	r3, r5, #31
    17b2:	2201      	movs	r2, #1
    17b4:	409a      	lsls	r2, r3
    17b6:	4b1a      	ldr	r3, [pc, #104]	; (1820 <pm_system_resume+0x7c>)
	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    17b8:	0969      	lsrs	r1, r5, #5
{
    17ba:	b085      	sub	sp, #20
    17bc:	43d0      	mvns	r0, r2
    17be:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    17c2:	e853 1f00 	ldrex	r1, [r3]
    17c6:	ea01 0400 	and.w	r4, r1, r0
    17ca:	e843 4c00 	strex	ip, r4, [r3]
    17ce:	f1bc 0f00 	cmp.w	ip, #0
    17d2:	d1f6      	bne.n	17c2 <pm_system_resume+0x1e>
    17d4:	f3bf 8f5b 	dmb	ish
	 * that caused the wake. This hook will be called from the ISR.
	 * For such CPU LPS states, do post operations and restores here.
	 * The kernel scheduler will get control after the ISR finishes
	 * and it may schedule another thread.
	 */
	if (atomic_test_and_clear_bit(z_post_ops_required, id)) {
    17d8:	4211      	tst	r1, r2
    17da:	d017      	beq.n	180c <pm_system_resume+0x68>
		exit_pos_ops(z_power_states[id]);
    17dc:	4c11      	ldr	r4, [pc, #68]	; (1824 <pm_system_resume+0x80>)
    17de:	220c      	movs	r2, #12
    17e0:	fb02 4205 	mla	r2, r2, r5, r4
    17e4:	ca07      	ldmia	r2, {r0, r1, r2}
    17e6:	ab01      	add	r3, sp, #4
    17e8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if (pm_power_state_exit_post_ops != NULL) {
    17ec:	4a0e      	ldr	r2, [pc, #56]	; (1828 <pm_system_resume+0x84>)
    17ee:	b17a      	cbz	r2, 1810 <pm_system_resume+0x6c>
		pm_power_state_exit_post_ops(info);
    17f0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
    17f4:	f005 fab1 	bl	6d5a <pm_power_state_exit_post_ops>
		pm_state_notify(false);
    17f8:	2000      	movs	r0, #0
    17fa:	f7ff ff51 	bl	16a0 <pm_state_notify>
		z_power_states[id] = (struct pm_state_info){PM_STATE_ACTIVE,
    17fe:	230c      	movs	r3, #12
    1800:	436b      	muls	r3, r5
    1802:	2200      	movs	r2, #0
    1804:	18e1      	adds	r1, r4, r3
    1806:	50e2      	str	r2, [r4, r3]
    1808:	e9c1 2201 	strd	r2, r2, [r1, #4]
			0, 0};
	}
}
    180c:	b005      	add	sp, #20
    180e:	bd30      	pop	{r4, r5, pc}
    1810:	f382 8811 	msr	BASEPRI, r2
    1814:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
    1818:	e7ee      	b.n	17f8 <pm_system_resume+0x54>
    181a:	bf00      	nop
    181c:	200009c4 	.word	0x200009c4
    1820:	2000085c 	.word	0x2000085c
    1824:	20000860 	.word	0x20000860
    1828:	00006d5b 	.word	0x00006d5b

0000182c <pm_system_suspend>:

	return ret;
}

bool pm_system_suspend(int32_t ticks)
{
    182c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	bool ret = true;
	uint8_t id = _current_cpu->id;
    1830:	4b37      	ldr	r3, [pc, #220]	; (1910 <pm_system_suspend+0xe4>)
    1832:	f8df 80f4 	ldr.w	r8, [pc, #244]	; 1928 <pm_system_suspend+0xfc>
    1836:	7d1c      	ldrb	r4, [r3, #20]
{
    1838:	b088      	sub	sp, #32
    183a:	4607      	mov	r7, r0

	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);

	if (!atomic_test_and_set_bit(z_power_states_forced, id)) {
    183c:	4620      	mov	r0, r4
    183e:	f7ff ff95 	bl	176c <atomic_test_and_set_bit.constprop.0>
    1842:	b960      	cbnz	r0, 185e <pm_system_suspend+0x32>
		z_power_states[id] = pm_policy_next_state(id, ticks);
    1844:	466e      	mov	r6, sp
    1846:	463a      	mov	r2, r7
    1848:	4621      	mov	r1, r4
    184a:	4630      	mov	r0, r6
    184c:	f005 fa13 	bl	6c76 <pm_policy_next_state>
    1850:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
    1854:	250c      	movs	r5, #12
    1856:	fb05 8504 	mla	r5, r5, r4, r8
    185a:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	}

	if (z_power_states[id].state == PM_STATE_ACTIVE) {
    185e:	230c      	movs	r3, #12
    1860:	4363      	muls	r3, r4
    1862:	eb08 0203 	add.w	r2, r8, r3
    1866:	f818 0003 	ldrb.w	r0, [r8, r3]
    186a:	0965      	lsrs	r5, r4, #5
    186c:	f004 061f 	and.w	r6, r4, #31
    1870:	b3c8      	cbz	r0, 18e6 <pm_system_suspend+0xba>
				   z_power_states[id].state);
		ret = false;
		goto end;
	}

	if (ticks != K_TICKS_FOREVER) {
    1872:	1c7b      	adds	r3, r7, #1
    1874:	d00f      	beq.n	1896 <pm_system_suspend+0x6a>
		} else {
			return t * ((uint64_t)to_hz / from_hz);
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
    1876:	f8d2 e008 	ldr.w	lr, [r2, #8]
    187a:	4826      	ldr	r0, [pc, #152]	; (1914 <pm_system_suspend+0xe8>)
    187c:	4a26      	ldr	r2, [pc, #152]	; (1918 <pm_system_suspend+0xec>)
    187e:	f44f 4c00 	mov.w	ip, #32768	; 0x8000
    1882:	2100      	movs	r1, #0
    1884:	2300      	movs	r3, #0
    1886:	fbec 010e 	umlal	r0, r1, ip, lr
    188a:	f7fe fc39 	bl	100 <__aeabi_uldivmod>
		/*
		 * We need to set the timer to interrupt a little bit early to
		 * accommodate the time required by the CPU to fully wake up.
		 */
		z_set_timeout_expiry(ticks -
    188e:	2101      	movs	r1, #1
    1890:	1a38      	subs	r0, r7, r0
    1892:	f004 fd95 	bl	63c0 <z_set_timeout_expiry>
	 * state. We don't want to be scheduled out yet, first we need
	 * to send a notification about leaving the idle state. So,
	 * we lock the scheduler here and unlock just after we have
	 * sent the notification in pm_system_resume().
	 */
	k_sched_lock();
    1896:	f003 f9e3 	bl	4c60 <k_sched_lock>
	pm_stats_start();
	/* Enter power state */
	pm_state_notify(true);
    189a:	2001      	movs	r0, #1
    189c:	f7ff ff00 	bl	16a0 <pm_state_notify>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    18a0:	f3bf 8f5b 	dmb	ish
    18a4:	4b1d      	ldr	r3, [pc, #116]	; (191c <pm_system_suspend+0xf0>)
 *
 * @return N/A
 */
static inline void atomic_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    18a6:	2201      	movs	r2, #1
    18a8:	40b2      	lsls	r2, r6
    18aa:	eb03 0385 	add.w	r3, r3, r5, lsl #2
    18ae:	e853 1f00 	ldrex	r1, [r3]
    18b2:	4311      	orrs	r1, r2
    18b4:	e843 1000 	strex	r0, r1, [r3]
    18b8:	2800      	cmp	r0, #0
    18ba:	d1f8      	bne.n	18ae <pm_system_suspend+0x82>
    18bc:	f3bf 8f5b 	dmb	ish
	atomic_set_bit(z_post_ops_required, id);
	pm_state_set(z_power_states[id]);
    18c0:	230c      	movs	r3, #12
    18c2:	fb03 8404 	mla	r4, r3, r4, r8
    18c6:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
    18ca:	ab05      	add	r3, sp, #20
    18cc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if (pm_power_state_set != NULL) {
    18d0:	4a13      	ldr	r2, [pc, #76]	; (1920 <pm_system_suspend+0xf4>)
    18d2:	b11a      	cbz	r2, 18dc <pm_system_suspend+0xb0>
		pm_power_state_set(info);
    18d4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
    18d8:	f005 fa2c 	bl	6d34 <pm_power_state_set>
	if (atomic_add(&z_cpus_active, 1) == 0) {
		pm_resume_devices();
	}
#endif
	pm_stats_update(z_power_states[id].state);
	pm_system_resume();
    18dc:	f7ff ff62 	bl	17a4 <pm_system_resume>
	k_sched_unlock();
    18e0:	f003 feb6 	bl	5650 <k_sched_unlock>
	bool ret = true;
    18e4:	2001      	movs	r0, #1
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    18e6:	4a0f      	ldr	r2, [pc, #60]	; (1924 <pm_system_suspend+0xf8>)
    18e8:	f3bf 8f5b 	dmb	ish
	atomic_val_t mask = ATOMIC_MASK(bit);
    18ec:	2301      	movs	r3, #1
    18ee:	40b3      	lsls	r3, r6
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    18f0:	43db      	mvns	r3, r3
    18f2:	eb02 0585 	add.w	r5, r2, r5, lsl #2
    18f6:	e855 2f00 	ldrex	r2, [r5]
    18fa:	401a      	ands	r2, r3
    18fc:	e845 2100 	strex	r1, r2, [r5]
    1900:	2900      	cmp	r1, #0
    1902:	d1f8      	bne.n	18f6 <pm_system_suspend+0xca>
    1904:	f3bf 8f5b 	dmb	ish
				   z_power_states[id].state);

end:
	atomic_clear_bit(z_power_states_forced, id);
	return ret;
}
    1908:	b008      	add	sp, #32
    190a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    190e:	bf00      	nop
    1910:	200009c4 	.word	0x200009c4
    1914:	000f423f 	.word	0x000f423f
    1918:	000f4240 	.word	0x000f4240
    191c:	2000085c 	.word	0x2000085c
    1920:	00006d35 	.word	0x00006d35
    1924:	2000086c 	.word	0x2000086c
    1928:	20000860 	.word	0x20000860

0000192c <char_out>:

static int char_out(int c, void *ctx_p)
{
	struct out_context *ctx = ctx_p;

	ctx->count++;
    192c:	680b      	ldr	r3, [r1, #0]
    192e:	3301      	adds	r3, #1
    1930:	600b      	str	r3, [r1, #0]
	return _char_out(c);
    1932:	4b01      	ldr	r3, [pc, #4]	; (1938 <char_out+0xc>)
    1934:	681b      	ldr	r3, [r3, #0]
    1936:	4718      	bx	r3
    1938:	20000020 	.word	0x20000020

0000193c <__printk_hook_install>:
	_char_out = fn;
    193c:	4b01      	ldr	r3, [pc, #4]	; (1944 <__printk_hook_install+0x8>)
    193e:	6018      	str	r0, [r3, #0]
}
    1940:	4770      	bx	lr
    1942:	bf00      	nop
    1944:	20000020 	.word	0x20000020

00001948 <vprintk>:
#endif
	}
}
#else
void vprintk(const char *fmt, va_list ap)
{
    1948:	b507      	push	{r0, r1, r2, lr}
    194a:	460b      	mov	r3, r1
	struct out_context ctx = { 0 };
    194c:	2100      	movs	r1, #0
{
    194e:	4602      	mov	r2, r0
	struct out_context ctx = { 0 };
    1950:	9101      	str	r1, [sp, #4]
#ifdef CONFIG_PRINTK_SYNC
	k_spinlock_key_t key = k_spin_lock(&lock);
#endif

	cbvprintf(char_out, &ctx, fmt, ap);
    1952:	4803      	ldr	r0, [pc, #12]	; (1960 <vprintk+0x18>)
    1954:	a901      	add	r1, sp, #4
    1956:	f7fe ff35 	bl	7c4 <cbvprintf>

#ifdef CONFIG_PRINTK_SYNC
	k_spin_unlock(&lock, key);
#endif
}
    195a:	b003      	add	sp, #12
    195c:	f85d fb04 	ldr.w	pc, [sp], #4
    1960:	0000192d 	.word	0x0000192d

00001964 <sys_reboot>:
#include <sys/printk.h>

extern void sys_arch_reboot(int type);

FUNC_NORETURN void sys_reboot(int type)
{
    1964:	b508      	push	{r3, lr}
	__asm__ volatile(
    1966:	f04f 0220 	mov.w	r2, #32
    196a:	f3ef 8311 	mrs	r3, BASEPRI
    196e:	f382 8812 	msr	BASEPRI_MAX, r2
    1972:	f3bf 8f6f 	isb	sy
	(void)irq_lock();
	sys_clock_disable();

	sys_arch_reboot(type);
    1976:	f000 fcbf 	bl	22f8 <sys_arch_reboot>

	/* should never get here */
	printk("Failed to reboot: spinning endlessly...\n");
    197a:	4803      	ldr	r0, [pc, #12]	; (1988 <sys_reboot+0x24>)
    197c:	f005 f96e 	bl	6c5c <printk>
 *
 * @return N/A
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
    1980:	f000 f80a 	bl	1998 <arch_cpu_idle>
    1984:	e7fc      	b.n	1980 <sys_reboot+0x1c>
    1986:	bf00      	nop
    1988:	00007910 	.word	0x00007910

0000198c <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    198c:	4901      	ldr	r1, [pc, #4]	; (1994 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    198e:	2210      	movs	r2, #16
	str	r2, [r1]
    1990:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    1992:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    1994:	e000ed10 	.word	0xe000ed10

00001998 <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    1998:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    199a:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    199c:	f380 8811 	msr	BASEPRI, r0
	isb
    19a0:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
    19a4:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
    19a8:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    19aa:	b662      	cpsie	i
	isb
    19ac:	f3bf 8f6f 	isb	sy

	bx	lr
    19b0:	4770      	bx	lr
    19b2:	bf00      	nop

000019b4 <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    19b4:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    19b6:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    19b8:	f381 8811 	msr	BASEPRI, r1

	wfe
    19bc:	bf20      	wfe

	msr	BASEPRI, r0
    19be:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    19c2:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    19c4:	4770      	bx	lr
    19c6:	bf00      	nop

000019c8 <_isr_wrapper>:
 * @return N/A
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    19c8:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    19ca:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    19cc:	4a0b      	ldr	r2, [pc, #44]	; (19fc <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    19ce:	6990      	ldr	r0, [r2, #24]
	cmp r0, #0
    19d0:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    19d2:	bf1e      	ittt	ne
	movne	r1, #0
    19d4:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    19d6:	6191      	strne	r1, [r2, #24]
		blne	z_pm_save_idle_exit
    19d8:	f005 fb6d 	blne	70b6 <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    19dc:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    19de:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    19e2:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    19e6:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    19ea:	4905      	ldr	r1, [pc, #20]	; (1a00 <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    19ec:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    19ee:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    19f0:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    19f2:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    19f6:	4903      	ldr	r1, [pc, #12]	; (1a04 <_isr_wrapper+0x3c>)
	bx r1
    19f8:	4708      	bx	r1
    19fa:	0000      	.short	0x0000
	ldr r2, =_kernel
    19fc:	200009c4 	.word	0x200009c4
	ldr r1, =_sw_isr_table
    1a00:	0000724c 	.word	0x0000724c
	ldr r1, =z_arm_int_exit
    1a04:	00001c2d 	.word	0x00001c2d

00001a08 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    1a08:	bf30      	wfi
    b z_SysNmiOnReset
    1a0a:	f7ff bffd 	b.w	1a08 <z_SysNmiOnReset>
    1a0e:	bf00      	nop

00001a10 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    1a10:	4912      	ldr	r1, [pc, #72]	; (1a5c <z_arm_pendsv+0x4c>)
    ldr r2, [r1, #_kernel_offset_to_current]
    1a12:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    1a14:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    1a18:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    1a1a:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    1a1e:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    1a22:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
    1a24:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    1a28:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    1a2c:	4f0c      	ldr	r7, [pc, #48]	; (1a60 <z_arm_pendsv+0x50>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    1a2e:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    1a32:	69ca      	ldr	r2, [r1, #28]

    str r2, [r1, #_kernel_offset_to_current]
    1a34:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    1a36:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    1a38:	6f50      	ldr	r0, [r2, #116]	; 0x74
    movs r3, #0
    1a3a:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    1a3c:	6753      	str	r3, [r2, #116]	; 0x74
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    1a3e:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
    /* Re-program dynamic memory map */
    push {r2,lr}
    1a42:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
    1a44:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
    1a46:	f000 fae7 	bl	2018 <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
    1a4a:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    1a4e:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    1a52:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    1a56:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    1a5a:	4770      	bx	lr
    ldr r1, =_kernel
    1a5c:	200009c4 	.word	0x200009c4
    ldr v4, =_SCS_ICSR
    1a60:	e000ed04 	.word	0xe000ed04

00001a64 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    1a64:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    1a68:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    1a6a:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    1a6e:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    1a72:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    1a74:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    1a78:	2902      	cmp	r1, #2
    beq _oops
    1a7a:	d0ff      	beq.n	1a7c <_oops>

00001a7c <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    1a7c:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
    1a7e:	f005 f90b 	bl	6c98 <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
    1a82:	bd01      	pop	{r0, pc}

00001a84 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    1a84:	b243      	sxtb	r3, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    1a86:	2b00      	cmp	r3, #0
    1a88:	db08      	blt.n	1a9c <arch_irq_enable+0x18>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1a8a:	2201      	movs	r2, #1
    1a8c:	f000 001f 	and.w	r0, r0, #31
    1a90:	fa02 f000 	lsl.w	r0, r2, r0
    1a94:	095b      	lsrs	r3, r3, #5
    1a96:	4a02      	ldr	r2, [pc, #8]	; (1aa0 <arch_irq_enable+0x1c>)
    1a98:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
    1a9c:	4770      	bx	lr
    1a9e:	bf00      	nop
    1aa0:	e000e100 	.word	0xe000e100

00001aa4 <arch_irq_is_enabled>:
	NVIC_DisableIRQ((IRQn_Type)irq);
}

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    1aa4:	4b05      	ldr	r3, [pc, #20]	; (1abc <arch_irq_is_enabled+0x18>)
    1aa6:	0942      	lsrs	r2, r0, #5
    1aa8:	f000 001f 	and.w	r0, r0, #31
    1aac:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    1ab0:	2301      	movs	r3, #1
    1ab2:	fa03 f000 	lsl.w	r0, r3, r0
}
    1ab6:	4010      	ands	r0, r2
    1ab8:	4770      	bx	lr
    1aba:	bf00      	nop
    1abc:	e000e100 	.word	0xe000e100

00001ac0 <z_arm_irq_priority_set>:
 * priority levels which are reserved.
 *
 * @return N/A
 */
void z_arm_irq_priority_set(unsigned int irq, unsigned int prio, uint32_t flags)
{
    1ac0:	b570      	push	{r4, r5, r6, lr}
	 * via flags
	 */
	if (IS_ENABLED(CONFIG_ZERO_LATENCY_IRQS) && (flags & IRQ_ZERO_LATENCY)) {
		prio = _EXC_ZERO_LATENCY_IRQS_PRIO;
	} else {
		prio += _IRQ_PRIO_OFFSET;
    1ac2:	1c4c      	adds	r4, r1, #1
	/* The last priority level is also used by PendSV exception, but
	 * allow other interrupts to use the same level, even if it ends up
	 * affecting performance (can still be useful on systems with a
	 * reduced set of priorities, like Cortex-M0/M0+).
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
    1ac4:	2c07      	cmp	r4, #7
{
    1ac6:	4605      	mov	r5, r0
    1ac8:	460e      	mov	r6, r1
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
    1aca:	d90f      	bls.n	1aec <z_arm_irq_priority_set+0x2c>
    1acc:	4a11      	ldr	r2, [pc, #68]	; (1b14 <z_arm_irq_priority_set+0x54>)
    1ace:	4912      	ldr	r1, [pc, #72]	; (1b18 <z_arm_irq_priority_set+0x58>)
    1ad0:	4812      	ldr	r0, [pc, #72]	; (1b1c <z_arm_irq_priority_set+0x5c>)
    1ad2:	2359      	movs	r3, #89	; 0x59
    1ad4:	f005 f8c2 	bl	6c5c <printk>
    1ad8:	4811      	ldr	r0, [pc, #68]	; (1b20 <z_arm_irq_priority_set+0x60>)
    1ada:	4631      	mov	r1, r6
    1adc:	2307      	movs	r3, #7
    1ade:	462a      	mov	r2, r5
    1ae0:	f005 f8bc 	bl	6c5c <printk>
    1ae4:	480b      	ldr	r0, [pc, #44]	; (1b14 <z_arm_irq_priority_set+0x54>)
    1ae6:	2159      	movs	r1, #89	; 0x59
    1ae8:	f004 ffe4 	bl	6ab4 <assert_post_action>
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    1aec:	b26b      	sxtb	r3, r5
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    1aee:	2b00      	cmp	r3, #0
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1af0:	bfac      	ite	ge
    1af2:	f103 4360 	addge.w	r3, r3, #3758096384	; 0xe0000000
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1af6:	4b0b      	ldrlt	r3, [pc, #44]	; (1b24 <z_arm_irq_priority_set+0x64>)
    1af8:	ea4f 1444 	mov.w	r4, r4, lsl #5
    1afc:	bfb8      	it	lt
    1afe:	f005 050f 	andlt.w	r5, r5, #15
    1b02:	b2e4      	uxtb	r4, r4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1b04:	bfaa      	itet	ge
    1b06:	f503 4361 	addge.w	r3, r3, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1b0a:	555c      	strblt	r4, [r3, r5]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1b0c:	f883 4300 	strbge.w	r4, [r3, #768]	; 0x300
}
    1b10:	bd70      	pop	{r4, r5, r6, pc}
    1b12:	bf00      	nop
    1b14:	00007939 	.word	0x00007939
    1b18:	0000796f 	.word	0x0000796f
    1b1c:	00007624 	.word	0x00007624
    1b20:	0000798a 	.word	0x0000798a
    1b24:	e000ed14 	.word	0xe000ed14

00001b28 <z_arm_prep_c>:

#define VECTOR_ADDRESS ((uintptr_t)_vector_start)

static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    1b28:	4a0b      	ldr	r2, [pc, #44]	; (1b58 <z_arm_prep_c+0x30>)
 * This routine prepares for the execution of and runs C code.
 *
 * @return N/A
 */
void z_arm_prep_c(void)
{
    1b2a:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    1b2c:	4b0b      	ldr	r3, [pc, #44]	; (1b5c <z_arm_prep_c+0x34>)
    1b2e:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    1b32:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    1b34:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1b38:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    1b3c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    1b40:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    1b44:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    1b48:	f002 fc7a 	bl	4440 <z_bss_zero>
	z_data_copy();
    1b4c:	f004 fda4 	bl	6698 <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    1b50:	f000 f9f6 	bl	1f40 <z_arm_interrupt_init>
	z_cstart();
    1b54:	f002 fc7e 	bl	4454 <z_cstart>
    1b58:	00000000 	.word	0x00000000
    1b5c:	e000ed00 	.word	0xe000ed00

00001b60 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    1b60:	4a09      	ldr	r2, [pc, #36]	; (1b88 <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
    1b62:	490a      	ldr	r1, [pc, #40]	; (1b8c <arch_swap+0x2c>)
	_current->arch.basepri = key;
    1b64:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
    1b66:	6809      	ldr	r1, [r1, #0]
    1b68:	6799      	str	r1, [r3, #120]	; 0x78

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    1b6a:	4909      	ldr	r1, [pc, #36]	; (1b90 <arch_swap+0x30>)
	_current->arch.basepri = key;
    1b6c:	6758      	str	r0, [r3, #116]	; 0x74
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    1b6e:	684b      	ldr	r3, [r1, #4]
    1b70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    1b74:	604b      	str	r3, [r1, #4]
	__asm__ volatile(
    1b76:	2300      	movs	r3, #0
    1b78:	f383 8811 	msr	BASEPRI, r3
    1b7c:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    1b80:	6893      	ldr	r3, [r2, #8]
}
    1b82:	6f98      	ldr	r0, [r3, #120]	; 0x78
    1b84:	4770      	bx	lr
    1b86:	bf00      	nop
    1b88:	200009c4 	.word	0x200009c4
    1b8c:	00007530 	.word	0x00007530
    1b90:	e000ed00 	.word	0xe000ed00

00001b94 <arch_new_thread>:

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
#endif
	iframe->a1 = (uint32_t)entry;
    1b94:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    1b98:	9b00      	ldr	r3, [sp, #0]
    1b9a:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->pc &= 0xfffffffe;
    1b9e:	490a      	ldr	r1, [pc, #40]	; (1bc8 <arch_new_thread+0x34>)
	iframe->a3 = (uint32_t)p2;
    1ba0:	9b01      	ldr	r3, [sp, #4]
    1ba2:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    1ba6:	9b02      	ldr	r3, [sp, #8]
    1ba8:	f842 3c14 	str.w	r3, [r2, #-20]
	iframe->pc &= 0xfffffffe;
    1bac:	f021 0101 	bic.w	r1, r1, #1

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    1bb0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    1bb4:	f842 3c04 	str.w	r3, [r2, #-4]
	iframe->pc &= 0xfffffffe;
    1bb8:	f842 1c08 	str.w	r1, [r2, #-8]
	iframe->xpsr |= T_BIT;
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (uint32_t)iframe;
	thread->arch.basepri = 0;
    1bbc:	2300      	movs	r3, #0
	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    1bbe:	3a20      	subs	r2, #32
	thread->callee_saved.psp = (uint32_t)iframe;
    1bc0:	6502      	str	r2, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    1bc2:	6743      	str	r3, [r0, #116]	; 0x74
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    1bc4:	4770      	bx	lr
    1bc6:	bf00      	nop
    1bc8:	00006c81 	.word	0x00006c81

00001bcc <z_check_thread_stack_fail>:
 *         thread stack corruption, otherwise return 0.
 */
uint32_t z_check_thread_stack_fail(const uint32_t fault_addr, const uint32_t psp)
{
#if defined(CONFIG_MULTITHREADING)
	const struct k_thread *thread = _current;
    1bcc:	4a0b      	ldr	r2, [pc, #44]	; (1bfc <z_check_thread_stack_fail+0x30>)
{
    1bce:	4603      	mov	r3, r0
	const struct k_thread *thread = _current;
    1bd0:	6890      	ldr	r0, [r2, #8]

	if (thread == NULL) {
    1bd2:	b190      	cbz	r0, 1bfa <z_check_thread_stack_fail+0x2e>
			return thread->stack_info.start;
		}
	}
#else /* CONFIG_USERSPACE */
#if defined(CONFIG_MULTITHREADING)
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    1bd4:	f113 0f16 	cmn.w	r3, #22
    1bd8:	6e40      	ldr	r0, [r0, #100]	; 0x64
    1bda:	d005      	beq.n	1be8 <z_check_thread_stack_fail+0x1c>
    1bdc:	f1a0 0220 	sub.w	r2, r0, #32
    1be0:	429a      	cmp	r2, r3
    1be2:	d806      	bhi.n	1bf2 <z_check_thread_stack_fail+0x26>
    1be4:	4283      	cmp	r3, r0
    1be6:	d204      	bcs.n	1bf2 <z_check_thread_stack_fail+0x26>
    1be8:	4281      	cmp	r1, r0
    1bea:	bf2c      	ite	cs
    1bec:	2100      	movcs	r1, #0
    1bee:	2101      	movcc	r1, #1
    1bf0:	e000      	b.n	1bf4 <z_check_thread_stack_fail+0x28>
    1bf2:	2100      	movs	r1, #0
    1bf4:	2900      	cmp	r1, #0
		return (uint32_t)Z_THREAD_STACK_BUFFER(z_main_stack);
	}
#endif
#endif /* CONFIG_USERSPACE */

	return 0;
    1bf6:	bf08      	it	eq
    1bf8:	2000      	moveq	r0, #0
}
    1bfa:	4770      	bx	lr
    1bfc:	200009c4 	.word	0x200009c4

00001c00 <arch_switch_to_main_thread>:
#endif /* CONFIG_FPU */
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
    1c00:	b508      	push	{r3, lr}
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    1c02:	4b09      	ldr	r3, [pc, #36]	; (1c28 <arch_switch_to_main_thread+0x28>)
    1c04:	6098      	str	r0, [r3, #8]
{
    1c06:	460d      	mov	r5, r1
    1c08:	4614      	mov	r4, r2
#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
    1c0a:	f000 fa05 	bl	2018 <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    1c0e:	4620      	mov	r0, r4
    1c10:	f385 8809 	msr	PSP, r5
    1c14:	2100      	movs	r1, #0
    1c16:	b663      	cpsie	if
    1c18:	f381 8811 	msr	BASEPRI, r1
    1c1c:	f3bf 8f6f 	isb	sy
    1c20:	2200      	movs	r2, #0
    1c22:	2300      	movs	r3, #0
    1c24:	f005 f82c 	bl	6c80 <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    1c28:	200009c4 	.word	0x200009c4

00001c2c <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    1c2c:	4b04      	ldr	r3, [pc, #16]	; (1c40 <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    1c2e:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    1c30:	69d8      	ldr	r0, [r3, #28]
	cmp r0, r1
    1c32:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    1c34:	d003      	beq.n	1c3e <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    1c36:	4903      	ldr	r1, [pc, #12]	; (1c44 <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    1c38:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    1c3c:	600a      	str	r2, [r1, #0]

00001c3e <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    1c3e:	4770      	bx	lr
	ldr r3, =_kernel
    1c40:	200009c4 	.word	0x200009c4
	ldr r1, =_SCS_ICSR
    1c44:	e000ed04 	.word	0xe000ed04

00001c48 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    1c48:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    1c4c:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    1c50:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    1c52:	4672      	mov	r2, lr
	bl z_arm_fault
    1c54:	f000 f8ae 	bl	1db4 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    1c58:	bd01      	pop	{r0, pc}
    1c5a:	bf00      	nop

00001c5c <__start>:
 */
SECTION_SUBSEC_FUNC(TEXT,_reset_section,__start)

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
    1c5c:	2000      	movs	r0, #0
    msr CONTROL, r0
    1c5e:	f380 8814 	msr	CONTROL, r0
    isb
    1c62:	f3bf 8f6f 	isb	sy
#endif /* CONFIG_CPU_CORTEX_M_HAS_SPLIM */

#endif /* CONFIG_INIT_ARCH_HW_AT_BOOT */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    1c66:	f005 fa7f 	bl	7168 <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
    1c6a:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
    1c6c:	490d      	ldr	r1, [pc, #52]	; (1ca4 <__start+0x48>)
    str r0, [r1]
    1c6e:	6008      	str	r0, [r1, #0]
    dsb
    1c70:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    1c74:	480c      	ldr	r0, [pc, #48]	; (1ca8 <__start+0x4c>)
    msr msp, r0
    1c76:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
    1c7a:	f000 f97d 	bl	1f78 <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    1c7e:	2020      	movs	r0, #32
    msr BASEPRI, r0
    1c80:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    1c84:	4809      	ldr	r0, [pc, #36]	; (1cac <__start+0x50>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    1c86:	f44f 6102 	mov.w	r1, #2080	; 0x820
    adds r0, r0, r1
    1c8a:	1840      	adds	r0, r0, r1
    msr PSP, r0
    1c8c:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    1c90:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    1c94:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    1c96:	4308      	orrs	r0, r1
    msr CONTROL, r0
    1c98:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    1c9c:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    1ca0:	f7ff ff42 	bl	1b28 <z_arm_prep_c>
    ldr r1, =_SCS_MPU_CTRL
    1ca4:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    1ca8:	20001400 	.word	0x20001400
    ldr r0, =z_interrupt_stacks
    1cac:	20001580 	.word	0x20001580

00001cb0 <mem_manage_fault>:
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	uint32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    1cb0:	4b23      	ldr	r3, [pc, #140]	; (1d40 <mem_manage_fault+0x90>)
{
    1cb2:	b570      	push	{r4, r5, r6, lr}
    1cb4:	4615      	mov	r5, r2
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    1cb6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error (context area might be"
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    1cb8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    1cba:	6a9a      	ldr	r2, [r3, #40]	; 0x28
{
    1cbc:	4604      	mov	r4, r0
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    1cbe:	0790      	lsls	r0, r2, #30
    1cc0:	d51a      	bpl.n	1cf8 <mem_manage_fault+0x48>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		uint32_t temp = SCB->MMFAR;
    1cc2:	6b58      	ldr	r0, [r3, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    1cc4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1cc6:	0612      	lsls	r2, r2, #24
    1cc8:	d516      	bpl.n	1cf8 <mem_manage_fault+0x48>
			mmfar = temp;
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
			if (from_hard_fault != 0) {
    1cca:	b119      	cbz	r1, 1cd4 <mem_manage_fault+0x24>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    1ccc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1cce:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    1cd2:	629a      	str	r2, [r3, #40]	; 0x28
			}
		}
	}
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    1cd4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Instruction Access Violation");
	}
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    1cd6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	 * crossed into an area beyond the thread stack.]
	 *
	 * Data Access Violation errors may or may not be caused by
	 * thread stack overflows.
	 */
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    1cd8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1cda:	06d6      	lsls	r6, r2, #27
    1cdc:	d40f      	bmi.n	1cfe <mem_manage_fault+0x4e>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    1cde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    1ce0:	0799      	lsls	r1, r3, #30
    1ce2:	d40c      	bmi.n	1cfe <mem_manage_fault+0x4e>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    1ce4:	2400      	movs	r4, #0
		"without stack guard, user-mode or null-pointer detection\n");
#endif /* CONFIG_MPU_STACK_GUARD || CONFIG_USERSPACE */
	}

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    1ce6:	4a16      	ldr	r2, [pc, #88]	; (1d40 <mem_manage_fault+0x90>)
    1ce8:	6a93      	ldr	r3, [r2, #40]	; 0x28
    1cea:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
    1cee:	6293      	str	r3, [r2, #40]	; 0x28

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf, true);
    1cf0:	2300      	movs	r3, #0
    1cf2:	702b      	strb	r3, [r5, #0]

	return reason;
}
    1cf4:	4620      	mov	r0, r4
    1cf6:	bd70      	pop	{r4, r5, r6, pc}
	uint32_t mmfar = -EINVAL;
    1cf8:	f06f 0015 	mvn.w	r0, #21
    1cfc:	e7ea      	b.n	1cd4 <mem_manage_fault+0x24>
		if (SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) {
    1cfe:	4e10      	ldr	r6, [pc, #64]	; (1d40 <mem_manage_fault+0x90>)
    1d00:	6873      	ldr	r3, [r6, #4]
    1d02:	051a      	lsls	r2, r3, #20
    1d04:	d5ee      	bpl.n	1ce4 <mem_manage_fault+0x34>
			uint32_t min_stack_ptr = z_check_thread_stack_fail(mmfar,
    1d06:	4621      	mov	r1, r4
    1d08:	f7ff ff60 	bl	1bcc <z_check_thread_stack_fail>
			if (min_stack_ptr) {
    1d0c:	4604      	mov	r4, r0
    1d0e:	b118      	cbz	r0, 1d18 <mem_manage_fault+0x68>
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
    1d10:	f380 8809 	msr	PSP, r0
				reason = K_ERR_STACK_CHK_FAIL;
    1d14:	2402      	movs	r4, #2
    1d16:	e7e6      	b.n	1ce6 <mem_manage_fault+0x36>
				__ASSERT(!(SCB->CFSR & SCB_CFSR_MSTKERR_Msk),
    1d18:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    1d1a:	06db      	lsls	r3, r3, #27
    1d1c:	d5e2      	bpl.n	1ce4 <mem_manage_fault+0x34>
    1d1e:	4a09      	ldr	r2, [pc, #36]	; (1d44 <mem_manage_fault+0x94>)
    1d20:	4909      	ldr	r1, [pc, #36]	; (1d48 <mem_manage_fault+0x98>)
    1d22:	480a      	ldr	r0, [pc, #40]	; (1d4c <mem_manage_fault+0x9c>)
    1d24:	f240 1349 	movw	r3, #329	; 0x149
    1d28:	f004 ff98 	bl	6c5c <printk>
    1d2c:	4808      	ldr	r0, [pc, #32]	; (1d50 <mem_manage_fault+0xa0>)
    1d2e:	f004 ff95 	bl	6c5c <printk>
    1d32:	4804      	ldr	r0, [pc, #16]	; (1d44 <mem_manage_fault+0x94>)
    1d34:	f240 1149 	movw	r1, #329	; 0x149
    1d38:	f004 febc 	bl	6ab4 <assert_post_action>
    1d3c:	e7d3      	b.n	1ce6 <mem_manage_fault+0x36>
    1d3e:	bf00      	nop
    1d40:	e000ed00 	.word	0xe000ed00
    1d44:	000079ca 	.word	0x000079ca
    1d48:	00007a04 	.word	0x00007a04
    1d4c:	00007624 	.word	0x00007624
    1d50:	00007a4e 	.word	0x00007a4e

00001d54 <bus_fault.isra.0>:
{
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    1d54:	4b0d      	ldr	r3, [pc, #52]	; (1d8c <bus_fault.isra.0+0x38>)
    1d56:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    1d58:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    1d5a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1d5c:	0592      	lsls	r2, r2, #22
    1d5e:	d508      	bpl.n	1d72 <bus_fault.isra.0+0x1e>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    1d60:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    1d62:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1d64:	0412      	lsls	r2, r2, #16
    1d66:	d504      	bpl.n	1d72 <bus_fault.isra.0+0x1e>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault != 0) {
    1d68:	b118      	cbz	r0, 1d72 <bus_fault.isra.0+0x1e>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    1d6a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1d6c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    1d70:	629a      	str	r2, [r3, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    1d72:	4b06      	ldr	r3, [pc, #24]	; (1d8c <bus_fault.isra.0+0x38>)
    1d74:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Imprecise data bus error");
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    1d76:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1d78:	05d2      	lsls	r2, r2, #23
		PR_FAULT_INFO("  Instruction bus error");
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    1d7a:	bf58      	it	pl
    1d7c:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    1d7e:	6a9a      	ldr	r2, [r3, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf, true);
    1d80:	2000      	movs	r0, #0
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    1d82:	f442 427f 	orr.w	r2, r2, #65280	; 0xff00
    1d86:	629a      	str	r2, [r3, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    1d88:	7008      	strb	r0, [r1, #0]

	return reason;
}
    1d8a:	4770      	bx	lr
    1d8c:	e000ed00 	.word	0xe000ed00

00001d90 <usage_fault.isra.0>:
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    1d90:	4b07      	ldr	r3, [pc, #28]	; (1db0 <usage_fault.isra.0+0x20>)
    1d92:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Division by zero");
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    1d94:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    1d96:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  No coprocessor instructions");
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    1d98:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    1d9a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal use of the EPSR");
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    1d9c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    1d9e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1da0:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    1da4:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    1da8:	629a      	str	r2, [r3, #40]	; 0x28

	return reason;
}
    1daa:	2000      	movs	r0, #0
    1dac:	4770      	bx	lr
    1dae:	bf00      	nop
    1db0:	e000ed00 	.word	0xe000ed00

00001db4 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    1db4:	b570      	push	{r4, r5, r6, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    1db6:	4b54      	ldr	r3, [pc, #336]	; (1f08 <z_arm_fault+0x154>)
    1db8:	685c      	ldr	r4, [r3, #4]
{
    1dba:	b08a      	sub	sp, #40	; 0x28
    1dbc:	460d      	mov	r5, r1
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    1dbe:	f3c4 0408 	ubfx	r4, r4, #0, #9
    1dc2:	2600      	movs	r6, #0
    1dc4:	f386 8811 	msr	BASEPRI, r6
    1dc8:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    1dcc:	f002 437f 	and.w	r3, r2, #4278190080	; 0xff000000
    1dd0:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
    1dd4:	d108      	bne.n	1de8 <z_arm_fault+0x34>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    1dd6:	f002 030c 	and.w	r3, r2, #12
    1dda:	2b08      	cmp	r3, #8
    1ddc:	d004      	beq.n	1de8 <z_arm_fault+0x34>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    1dde:	0712      	lsls	r2, r2, #28
			ptr_esf = (z_arch_esf_t *)msp;
    1de0:	bf5c      	itt	pl
    1de2:	4605      	movpl	r5, r0
			*nested_exc = true;
    1de4:	2601      	movpl	r6, #1

	/* Retrieve the Exception Stack Frame (ESF) to be supplied
	 * as argument to the remainder of the fault handling process.
	 */
	 esf = get_esf(msp, psp, exc_return, &nested_exc);
	__ASSERT(esf != NULL,
    1de6:	b97d      	cbnz	r5, 1e08 <z_arm_fault+0x54>
    1de8:	4a48      	ldr	r2, [pc, #288]	; (1f0c <z_arm_fault+0x158>)
    1dea:	4949      	ldr	r1, [pc, #292]	; (1f10 <z_arm_fault+0x15c>)
    1dec:	4849      	ldr	r0, [pc, #292]	; (1f14 <z_arm_fault+0x160>)
    1dee:	f240 33f2 	movw	r3, #1010	; 0x3f2
    1df2:	f004 ff33 	bl	6c5c <printk>
    1df6:	4848      	ldr	r0, [pc, #288]	; (1f18 <z_arm_fault+0x164>)
    1df8:	f004 ff30 	bl	6c5c <printk>
    1dfc:	4843      	ldr	r0, [pc, #268]	; (1f0c <z_arm_fault+0x158>)
    1dfe:	f240 31f2 	movw	r1, #1010	; 0x3f2
    1e02:	f004 fe57 	bl	6ab4 <assert_post_action>
    1e06:	2500      	movs	r5, #0
	*recoverable = false;
    1e08:	2300      	movs	r3, #0
    1e0a:	f88d 3007 	strb.w	r3, [sp, #7]
	switch (fault) {
    1e0e:	1ee3      	subs	r3, r4, #3
    1e10:	2b03      	cmp	r3, #3
    1e12:	d872      	bhi.n	1efa <z_arm_fault+0x146>
    1e14:	e8df f003 	tbb	[pc, r3]
    1e18:	496d6902 	.word	0x496d6902
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    1e1c:	4b3a      	ldr	r3, [pc, #232]	; (1f08 <z_arm_fault+0x154>)
    1e1e:	6adc      	ldr	r4, [r3, #44]	; 0x2c
    1e20:	f014 0402 	ands.w	r4, r4, #2
    1e24:	d169      	bne.n	1efa <z_arm_fault+0x146>
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    1e26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    1e28:	2a00      	cmp	r2, #0
    1e2a:	db18      	blt.n	1e5e <z_arm_fault+0xaa>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    1e2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    1e2e:	005b      	lsls	r3, r3, #1
    1e30:	d54e      	bpl.n	1ed0 <z_arm_fault+0x11c>
	uint16_t fault_insn = *(ret_addr - 1);
    1e32:	69ab      	ldr	r3, [r5, #24]
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    1e34:	f833 2c02 	ldrh.w	r2, [r3, #-2]
    1e38:	f64d 7302 	movw	r3, #57090	; 0xdf02
    1e3c:	429a      	cmp	r2, r3
    1e3e:	d00d      	beq.n	1e5c <z_arm_fault+0xa8>
		} else if (SCB_MMFSR != 0) {
    1e40:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    1e44:	f603 6326 	addw	r3, r3, #3622	; 0xe26
    1e48:	781b      	ldrb	r3, [r3, #0]
    1e4a:	b30b      	cbz	r3, 1e90 <z_arm_fault+0xdc>
			reason = mem_manage_fault(esf, 1, recoverable);
    1e4c:	f10d 0207 	add.w	r2, sp, #7
    1e50:	2101      	movs	r1, #1
		reason = mem_manage_fault(esf, 0, recoverable);
    1e52:	4628      	mov	r0, r5
    1e54:	f7ff ff2c 	bl	1cb0 <mem_manage_fault>
		reason = usage_fault(esf);
    1e58:	4604      	mov	r4, r0
		break;
    1e5a:	e000      	b.n	1e5e <z_arm_fault+0xaa>
			reason = esf->basic.r0;
    1e5c:	682c      	ldr	r4, [r5, #0]
#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
    1e5e:	f89d 3007 	ldrb.w	r3, [sp, #7]
    1e62:	b99b      	cbnz	r3, 1e8c <z_arm_fault+0xd8>
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    1e64:	2220      	movs	r2, #32
    1e66:	4629      	mov	r1, r5
    1e68:	a802      	add	r0, sp, #8
    1e6a:	f004 ff4f 	bl	6d0c <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
    1e6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1e70:	2e00      	cmp	r6, #0
    1e72:	d044      	beq.n	1efe <z_arm_fault+0x14a>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    1e74:	f3c3 0208 	ubfx	r2, r3, #0, #9
    1e78:	b922      	cbnz	r2, 1e84 <z_arm_fault+0xd0>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    1e7a:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    1e7e:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    1e82:	9309      	str	r3, [sp, #36]	; 0x24
	}

	z_arm_fatal_error(reason, &esf_copy);
    1e84:	a902      	add	r1, sp, #8
    1e86:	4620      	mov	r0, r4
    1e88:	f004 ff04 	bl	6c94 <z_arm_fatal_error>
}
    1e8c:	b00a      	add	sp, #40	; 0x28
    1e8e:	bd70      	pop	{r4, r5, r6, pc}
		} else if (SCB_BFSR != 0) {
    1e90:	4b22      	ldr	r3, [pc, #136]	; (1f1c <z_arm_fault+0x168>)
    1e92:	781b      	ldrb	r3, [r3, #0]
    1e94:	b12b      	cbz	r3, 1ea2 <z_arm_fault+0xee>
			reason = bus_fault(esf, 1, recoverable);
    1e96:	f10d 0107 	add.w	r1, sp, #7
    1e9a:	2001      	movs	r0, #1
		reason = bus_fault(esf, 0, recoverable);
    1e9c:	f7ff ff5a 	bl	1d54 <bus_fault.isra.0>
    1ea0:	e7da      	b.n	1e58 <z_arm_fault+0xa4>
		} else if (SCB_UFSR != 0) {
    1ea2:	4b1f      	ldr	r3, [pc, #124]	; (1f20 <z_arm_fault+0x16c>)
    1ea4:	881b      	ldrh	r3, [r3, #0]
    1ea6:	b29b      	uxth	r3, r3
    1ea8:	b113      	cbz	r3, 1eb0 <z_arm_fault+0xfc>
		reason = usage_fault(esf);
    1eaa:	f7ff ff71 	bl	1d90 <usage_fault.isra.0>
    1eae:	e7d3      	b.n	1e58 <z_arm_fault+0xa4>
			__ASSERT(0,
    1eb0:	491c      	ldr	r1, [pc, #112]	; (1f24 <z_arm_fault+0x170>)
    1eb2:	4a16      	ldr	r2, [pc, #88]	; (1f0c <z_arm_fault+0x158>)
    1eb4:	4817      	ldr	r0, [pc, #92]	; (1f14 <z_arm_fault+0x160>)
    1eb6:	f240 23c3 	movw	r3, #707	; 0x2c3
    1eba:	f004 fecf 	bl	6c5c <printk>
    1ebe:	481a      	ldr	r0, [pc, #104]	; (1f28 <z_arm_fault+0x174>)
    1ec0:	f004 fecc 	bl	6c5c <printk>
    1ec4:	f240 21c3 	movw	r1, #707	; 0x2c3
		__ASSERT(0,
    1ec8:	4810      	ldr	r0, [pc, #64]	; (1f0c <z_arm_fault+0x158>)
    1eca:	f004 fdf3 	bl	6ab4 <assert_post_action>
    1ece:	e7c6      	b.n	1e5e <z_arm_fault+0xaa>
    1ed0:	4914      	ldr	r1, [pc, #80]	; (1f24 <z_arm_fault+0x170>)
    1ed2:	4a0e      	ldr	r2, [pc, #56]	; (1f0c <z_arm_fault+0x158>)
    1ed4:	480f      	ldr	r0, [pc, #60]	; (1f14 <z_arm_fault+0x160>)
    1ed6:	f240 23c7 	movw	r3, #711	; 0x2c7
    1eda:	f004 febf 	bl	6c5c <printk>
    1ede:	4813      	ldr	r0, [pc, #76]	; (1f2c <z_arm_fault+0x178>)
    1ee0:	f004 febc 	bl	6c5c <printk>
    1ee4:	f240 21c7 	movw	r1, #711	; 0x2c7
    1ee8:	e7ee      	b.n	1ec8 <z_arm_fault+0x114>
		reason = mem_manage_fault(esf, 0, recoverable);
    1eea:	f10d 0207 	add.w	r2, sp, #7
    1eee:	2100      	movs	r1, #0
    1ef0:	e7af      	b.n	1e52 <z_arm_fault+0x9e>
		reason = bus_fault(esf, 0, recoverable);
    1ef2:	f10d 0107 	add.w	r1, sp, #7
    1ef6:	2000      	movs	r0, #0
    1ef8:	e7d0      	b.n	1e9c <z_arm_fault+0xe8>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    1efa:	2400      	movs	r4, #0
    1efc:	e7af      	b.n	1e5e <z_arm_fault+0xaa>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    1efe:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    1f02:	f023 0301 	bic.w	r3, r3, #1
    1f06:	e7bc      	b.n	1e82 <z_arm_fault+0xce>
    1f08:	e000ed00 	.word	0xe000ed00
    1f0c:	000079ca 	.word	0x000079ca
    1f10:	00007a71 	.word	0x00007a71
    1f14:	00007624 	.word	0x00007624
    1f18:	00007a84 	.word	0x00007a84
    1f1c:	e000ed29 	.word	0xe000ed29
    1f20:	e000ed2a 	.word	0xe000ed2a
    1f24:	00007879 	.word	0x00007879
    1f28:	00007ac2 	.word	0x00007ac2
    1f2c:	00007ae6 	.word	0x00007ae6

00001f30 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    1f30:	4a02      	ldr	r2, [pc, #8]	; (1f3c <z_arm_fault_init+0xc>)
    1f32:	6953      	ldr	r3, [r2, #20]
    1f34:	f043 0310 	orr.w	r3, r3, #16
    1f38:	6153      	str	r3, [r2, #20]
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
}
    1f3a:	4770      	bx	lr
    1f3c:	e000ed00 	.word	0xe000ed00

00001f40 <z_arm_interrupt_init>:
    1f40:	4804      	ldr	r0, [pc, #16]	; (1f54 <z_arm_interrupt_init+0x14>)
 * @return N/A
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    1f42:	2300      	movs	r3, #0
    1f44:	2120      	movs	r1, #32
    1f46:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    1f48:	3301      	adds	r3, #1
    1f4a:	2b30      	cmp	r3, #48	; 0x30
    1f4c:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
    1f50:	d1f9      	bne.n	1f46 <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
    1f52:	4770      	bx	lr
    1f54:	e000e100 	.word	0xe000e100

00001f58 <z_arm_clear_arm_mpu_config>:
void z_arm_clear_arm_mpu_config(void)
{
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
    1f58:	4a06      	ldr	r2, [pc, #24]	; (1f74 <z_arm_clear_arm_mpu_config+0x1c>)
    1f5a:	6811      	ldr	r1, [r2, #0]

	for (i = 0; i < num_regions; i++) {
    1f5c:	2300      	movs	r3, #0
	int num_regions =
    1f5e:	f3c1 2107 	ubfx	r1, r1, #8, #8
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
  MPU->RASR = 0U;
    1f62:	4618      	mov	r0, r3
	for (i = 0; i < num_regions; i++) {
    1f64:	428b      	cmp	r3, r1
    1f66:	d100      	bne.n	1f6a <z_arm_clear_arm_mpu_config+0x12>
		ARM_MPU_ClrRegion(i);
	}
}
    1f68:	4770      	bx	lr
  MPU->RNR = rnr;
    1f6a:	6093      	str	r3, [r2, #8]
  MPU->RASR = 0U;
    1f6c:	6110      	str	r0, [r2, #16]
	for (i = 0; i < num_regions; i++) {
    1f6e:	3301      	adds	r3, #1
    1f70:	e7f8      	b.n	1f64 <z_arm_clear_arm_mpu_config+0xc>
    1f72:	bf00      	nop
    1f74:	e000ed90 	.word	0xe000ed90

00001f78 <z_arm_init_arch_hw_at_boot>:
 * components and core registers.
 *
 * @return N/A
 */
void z_arm_init_arch_hw_at_boot(void)
{
    1f78:	b508      	push	{r3, lr}
  __ASM volatile ("cpsid i" : : : "memory");
    1f7a:	b672      	cpsid	i
  \details Assigns the given value to the Fault Mask register.
  \param [in]    faultMask  Fault Mask value to set
 */
__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
    1f7c:	2300      	movs	r3, #0
    1f7e:	f383 8813 	msr	FAULTMASK, r3

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
    1f82:	f7ff ffe9 	bl	1f58 <z_arm_clear_arm_mpu_config>
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
		NVIC->ICER[i] = 0xFFFFFFFF;
    1f86:	4b14      	ldr	r3, [pc, #80]	; (1fd8 <z_arm_init_arch_hw_at_boot+0x60>)
    1f88:	f04f 32ff 	mov.w	r2, #4294967295
    1f8c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    1f90:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    1f94:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    1f98:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    1f9c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    1fa0:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    1fa4:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    1fa8:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
		NVIC->ICPR[i] = 0xFFFFFFFF;
    1fac:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    1fb0:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    1fb4:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    1fb8:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    1fbc:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    1fc0:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
    1fc4:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
    1fc8:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
  __ASM volatile ("cpsie i" : : : "memory");
    1fcc:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
    1fce:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1fd2:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
    1fd6:	bd08      	pop	{r3, pc}
    1fd8:	e000e100 	.word	0xe000e100

00001fdc <z_impl_k_thread_abort>:
#include <wait_q.h>
#include <sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
	if (_current == thread) {
    1fdc:	4b06      	ldr	r3, [pc, #24]	; (1ff8 <z_impl_k_thread_abort+0x1c>)
    1fde:	689b      	ldr	r3, [r3, #8]
    1fe0:	4283      	cmp	r3, r0
    1fe2:	d107      	bne.n	1ff4 <z_impl_k_thread_abort+0x18>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    1fe4:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    1fe8:	b123      	cbz	r3, 1ff4 <z_impl_k_thread_abort+0x18>
			 * should no longer run after we return, so
			 * Trigger PendSV, in case we are in one of the
			 * situations where the isr check is true but there
			 * is not an implicit scheduler invocation.
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    1fea:	4a04      	ldr	r2, [pc, #16]	; (1ffc <z_impl_k_thread_abort+0x20>)
    1fec:	6853      	ldr	r3, [r2, #4]
    1fee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    1ff2:	6053      	str	r3, [r2, #4]
		}
	}

	z_thread_abort(thread);
    1ff4:	f003 bd94 	b.w	5b20 <z_thread_abort>
    1ff8:	200009c4 	.word	0x200009c4
    1ffc:	e000ed00 	.word	0xe000ed00

00002000 <z_arm_configure_static_mpu_regions>:
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    2000:	4b02      	ldr	r3, [pc, #8]	; (200c <z_arm_configure_static_mpu_regions+0xc>)
    2002:	4a03      	ldr	r2, [pc, #12]	; (2010 <z_arm_configure_static_mpu_regions+0x10>)
    2004:	4803      	ldr	r0, [pc, #12]	; (2014 <z_arm_configure_static_mpu_regions+0x14>)
    2006:	2101      	movs	r1, #1
    2008:	f000 b868 	b.w	20dc <arm_core_mpu_configure_static_mpu_regions>
    200c:	20040000 	.word	0x20040000
    2010:	20000000 	.word	0x20000000
    2014:	00007424 	.word	0x00007424

00002018 <z_arm_configure_dynamic_mpu_regions>:
#endif /* CONFIG_USERSPACE */
	{
		/* A supervisor thread only has the normal thread stack to
		 * protect with a stack guard.
		 */
		guard_start = thread->stack_info.start - guard_size;
    2018:	6e42      	ldr	r2, [r0, #100]	; 0x64
	}

	__ASSERT(region_num < _MAX_DYNAMIC_MPU_REGIONS_NUM,
		"Out-of-bounds error for dynamic region map.");

	dynamic_regions[region_num].start = guard_start;
    201a:	4b05      	ldr	r3, [pc, #20]	; (2030 <z_arm_configure_dynamic_mpu_regions+0x18>)
		guard_start = thread->stack_info.start - guard_size;
    201c:	3a20      	subs	r2, #32
	dynamic_regions[region_num].start = guard_start;
    201e:	601a      	str	r2, [r3, #0]
	dynamic_regions[region_num].size = guard_size;
	dynamic_regions[region_num].attr = K_MEM_PARTITION_P_RO_U_NA;
    2020:	4a04      	ldr	r2, [pc, #16]	; (2034 <z_arm_configure_dynamic_mpu_regions+0x1c>)
    2022:	2120      	movs	r1, #32
    2024:	e9c3 1201 	strd	r1, r2, [r3, #4]

	region_num++;
#endif /* CONFIG_MPU_STACK_GUARD */

	/* Configure the dynamic MPU regions */
	arm_core_mpu_configure_dynamic_mpu_regions(dynamic_regions,
    2028:	4618      	mov	r0, r3
    202a:	2101      	movs	r1, #1
    202c:	f000 b87e 	b.w	212c <arm_core_mpu_configure_dynamic_mpu_regions>
    2030:	20000870 	.word	0x20000870
    2034:	150b0000 	.word	0x150b0000

00002038 <mpu_configure_regions>:
 * sanity check of the memory regions to be programmed.
 */
static int mpu_configure_regions(const struct z_arm_mpu_partition
	regions[], uint8_t regions_num, uint8_t start_reg_index,
	bool do_sanity_check)
{
    2038:	b5f0      	push	{r4, r5, r6, r7, lr}
#endif /* CPU_CORTEX_M0PLUS | CPU_CORTEX_M3 | CPU_CORTEX_M4 */
}

static inline void set_region_number(uint32_t index)
{
	MPU->RNR = index;
    203a:	4f1e      	ldr	r7, [pc, #120]	; (20b4 <mpu_configure_regions+0x7c>)
	int i;
	int reg_index = start_reg_index;

	for (i = 0; i < regions_num; i++) {
    203c:	2600      	movs	r6, #0
    203e:	428e      	cmp	r6, r1
    2040:	db01      	blt.n	2046 <mpu_configure_regions+0xe>
		/* Increment number of programmed MPU indices. */
		reg_index++;
	}

	return reg_index;
}
    2042:	4610      	mov	r0, r2
    2044:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (regions[i].size == 0U) {
    2046:	6844      	ldr	r4, [r0, #4]
    2048:	b384      	cbz	r4, 20ac <mpu_configure_regions+0x74>
		if (do_sanity_check &&
    204a:	b153      	cbz	r3, 2062 <mpu_configure_regions+0x2a>
	 * and greater or equal to the minimum
	 * MPU region size. Start address of the
	 * partition must align with size.
	 */
	int partition_is_valid =
		((part->size & (part->size - 1U)) == 0U)
    204c:	f104 3cff 	add.w	ip, r4, #4294967295
		&&
		(part->size >= CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE)
		&&
    2050:	ea14 0f0c 	tst.w	r4, ip
    2054:	d118      	bne.n	2088 <mpu_configure_regions+0x50>
		&&
    2056:	2c1f      	cmp	r4, #31
    2058:	d916      	bls.n	2088 <mpu_configure_regions+0x50>
		((part->start & (part->size - 1U)) == 0U);
    205a:	6805      	ldr	r5, [r0, #0]
		&&
    205c:	ea1c 0f05 	tst.w	ip, r5
    2060:	d112      	bne.n	2088 <mpu_configure_regions+0x50>
 * to that power-of-two value.
 */
static inline uint32_t size_to_mpu_rasr_size(uint32_t size)
{
	/* The minimal supported region size is 32 bytes */
	if (size <= 32U) {
    2062:	2c20      	cmp	r4, #32
	region_conf.base = new_region->start;
    2064:	6805      	ldr	r5, [r0, #0]
	get_region_attr_from_mpu_partition_info(&region_conf.attr,
    2066:	f8d0 c008 	ldr.w	ip, [r0, #8]
		reg_index = mpu_configure_region(reg_index, &regions[i]);
    206a:	b2d2      	uxtb	r2, r2
    206c:	d90f      	bls.n	208e <mpu_configure_regions+0x56>
	/*
	 * A size value greater than 2^31 could not be handled by
	 * round_up_to_next_power_of_two() properly. We handle
	 * it separately here.
	 */
	if (size > (1UL << 31)) {
    206e:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
    2072:	d80e      	bhi.n	2092 <mpu_configure_regions+0x5a>
		return REGION_4G;
	}

	return ((32 - __builtin_clz(size - 1U) - 2 + 1) << MPU_RASR_SIZE_Pos) &
    2074:	3c01      	subs	r4, #1
    2076:	fab4 f484 	clz	r4, r4
    207a:	f1c4 041f 	rsb	r4, r4, #31
    207e:	0064      	lsls	r4, r4, #1
	if (index > (get_num_regions() - 1U)) {
    2080:	2a07      	cmp	r2, #7
#if defined(CONFIG_CPU_CORTEX_R)
	(void) size;

	p_attr->rasr = attr->rasr_attr;
#else
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    2082:	ea4c 0404 	orr.w	r4, ip, r4
    2086:	d906      	bls.n	2096 <mpu_configure_regions+0x5e>
			return -EINVAL;
    2088:	f06f 0215 	mvn.w	r2, #21
    208c:	e7d9      	b.n	2042 <mpu_configure_regions+0xa>
		return REGION_32B;
    208e:	2408      	movs	r4, #8
    2090:	e7f6      	b.n	2080 <mpu_configure_regions+0x48>
		return REGION_4G;
    2092:	243e      	movs	r4, #62	; 0x3e
    2094:	e7f4      	b.n	2080 <mpu_configure_regions+0x48>
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    2096:	f025 051f 	bic.w	r5, r5, #31
				| MPU_RBAR_VALID_Msk | index;
    209a:	4315      	orrs	r5, r2
    209c:	f045 0510 	orr.w	r5, r5, #16
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    20a0:	f044 0401 	orr.w	r4, r4, #1
    20a4:	60ba      	str	r2, [r7, #8]
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    20a6:	60fd      	str	r5, [r7, #12]
		reg_index++;
    20a8:	3201      	adds	r2, #1
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    20aa:	613c      	str	r4, [r7, #16]
	for (i = 0; i < regions_num; i++) {
    20ac:	3601      	adds	r6, #1
    20ae:	300c      	adds	r0, #12
    20b0:	e7c5      	b.n	203e <mpu_configure_regions+0x6>
    20b2:	bf00      	nop
    20b4:	e000ed90 	.word	0xe000ed90

000020b8 <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    20b8:	4b03      	ldr	r3, [pc, #12]	; (20c8 <arm_core_mpu_enable+0x10>)
    20ba:	2205      	movs	r2, #5
    20bc:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
    20be:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    20c2:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    20c6:	4770      	bx	lr
    20c8:	e000ed90 	.word	0xe000ed90

000020cc <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    20cc:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    20d0:	4b01      	ldr	r3, [pc, #4]	; (20d8 <arm_core_mpu_disable+0xc>)
    20d2:	2200      	movs	r2, #0
    20d4:	605a      	str	r2, [r3, #4]
}
    20d6:	4770      	bx	lr
    20d8:	e000ed90 	.word	0xe000ed90

000020dc <arm_core_mpu_configure_static_mpu_regions>:
 * @brief configure fixed (static) MPU regions.
 */
void arm_core_mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_start, const uint32_t background_area_end)
{
    20dc:	b538      	push	{r3, r4, r5, lr}
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
    20de:	4d0e      	ldr	r5, [pc, #56]	; (2118 <arm_core_mpu_configure_static_mpu_regions+0x3c>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
    20e0:	2301      	movs	r3, #1
    20e2:	782a      	ldrb	r2, [r5, #0]
    20e4:	460c      	mov	r4, r1
    20e6:	f7ff ffa7 	bl	2038 <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    20ea:	7028      	strb	r0, [r5, #0]
	if (mpu_configure_static_mpu_regions(static_regions, regions_num,
    20ec:	3016      	adds	r0, #22
    20ee:	d111      	bne.n	2114 <arm_core_mpu_configure_static_mpu_regions+0x38>
					       background_area_start, background_area_end) == -EINVAL) {

		__ASSERT(0, "Configuring %u static MPU regions failed\n",
    20f0:	f240 1311 	movw	r3, #273	; 0x111
    20f4:	4a09      	ldr	r2, [pc, #36]	; (211c <arm_core_mpu_configure_static_mpu_regions+0x40>)
    20f6:	490a      	ldr	r1, [pc, #40]	; (2120 <arm_core_mpu_configure_static_mpu_regions+0x44>)
    20f8:	480a      	ldr	r0, [pc, #40]	; (2124 <arm_core_mpu_configure_static_mpu_regions+0x48>)
    20fa:	f004 fdaf 	bl	6c5c <printk>
    20fe:	4621      	mov	r1, r4
    2100:	4809      	ldr	r0, [pc, #36]	; (2128 <arm_core_mpu_configure_static_mpu_regions+0x4c>)
    2102:	f004 fdab 	bl	6c5c <printk>
			regions_num);
	}
}
    2106:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		__ASSERT(0, "Configuring %u static MPU regions failed\n",
    210a:	4804      	ldr	r0, [pc, #16]	; (211c <arm_core_mpu_configure_static_mpu_regions+0x40>)
    210c:	f240 1111 	movw	r1, #273	; 0x111
    2110:	f004 bcd0 	b.w	6ab4 <assert_post_action>
}
    2114:	bd38      	pop	{r3, r4, r5, pc}
    2116:	bf00      	nop
    2118:	20000a24 	.word	0x20000a24
    211c:	00007b16 	.word	0x00007b16
    2120:	00007879 	.word	0x00007879
    2124:	00007624 	.word	0x00007624
    2128:	00007b4d 	.word	0x00007b4d

0000212c <arm_core_mpu_configure_dynamic_mpu_regions>:
/**
 * @brief configure dynamic MPU regions.
 */
void arm_core_mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	dynamic_regions[], uint8_t regions_num)
{
    212c:	b510      	push	{r4, lr}

	/* In ARMv7-M architecture the dynamic regions are
	 * programmed on top of existing SRAM region configuration.
	 */

	mpu_reg_index = mpu_configure_regions(dynamic_regions,
    212e:	4a12      	ldr	r2, [pc, #72]	; (2178 <arm_core_mpu_configure_dynamic_mpu_regions+0x4c>)
    2130:	2300      	movs	r3, #0
    2132:	7812      	ldrb	r2, [r2, #0]
    2134:	460c      	mov	r4, r1
    2136:	f7ff ff7f 	bl	2038 <mpu_configure_regions>
		regions_num, mpu_reg_index, false);

	if (mpu_reg_index != -EINVAL) {
    213a:	f110 0f16 	cmn.w	r0, #22
    213e:	d008      	beq.n	2152 <arm_core_mpu_configure_dynamic_mpu_regions+0x26>
  MPU->RNR = rnr;
    2140:	4b0e      	ldr	r3, [pc, #56]	; (217c <arm_core_mpu_configure_dynamic_mpu_regions+0x50>)
  MPU->RASR = 0U;
    2142:	2200      	movs	r2, #0

		/* Disable the non-programmed MPU regions. */
		for (int i = mpu_reg_index; i < get_num_regions(); i++) {
    2144:	2807      	cmp	r0, #7
    2146:	dd00      	ble.n	214a <arm_core_mpu_configure_dynamic_mpu_regions+0x1e>
		== -EINVAL) {

		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
			regions_num);
	}
}
    2148:	bd10      	pop	{r4, pc}
  MPU->RNR = rnr;
    214a:	6098      	str	r0, [r3, #8]
  MPU->RASR = 0U;
    214c:	611a      	str	r2, [r3, #16]
    214e:	3001      	adds	r0, #1
    2150:	e7f8      	b.n	2144 <arm_core_mpu_configure_dynamic_mpu_regions+0x18>
		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
    2152:	4a0b      	ldr	r2, [pc, #44]	; (2180 <arm_core_mpu_configure_dynamic_mpu_regions+0x54>)
    2154:	490b      	ldr	r1, [pc, #44]	; (2184 <arm_core_mpu_configure_dynamic_mpu_regions+0x58>)
    2156:	480c      	ldr	r0, [pc, #48]	; (2188 <arm_core_mpu_configure_dynamic_mpu_regions+0x5c>)
    2158:	f44f 7398 	mov.w	r3, #304	; 0x130
    215c:	f004 fd7e 	bl	6c5c <printk>
    2160:	4621      	mov	r1, r4
    2162:	480a      	ldr	r0, [pc, #40]	; (218c <arm_core_mpu_configure_dynamic_mpu_regions+0x60>)
    2164:	f004 fd7a 	bl	6c5c <printk>
}
    2168:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
    216c:	4804      	ldr	r0, [pc, #16]	; (2180 <arm_core_mpu_configure_dynamic_mpu_regions+0x54>)
    216e:	f44f 7198 	mov.w	r1, #304	; 0x130
    2172:	f004 bc9f 	b.w	6ab4 <assert_post_action>
    2176:	bf00      	nop
    2178:	20000a24 	.word	0x20000a24
    217c:	e000ed90 	.word	0xe000ed90
    2180:	00007b16 	.word	0x00007b16
    2184:	00007879 	.word	0x00007879
    2188:	00007624 	.word	0x00007624
    218c:	00007b79 	.word	0x00007b79

00002190 <z_arm_mpu_init>:
 */
int z_arm_mpu_init(void)
{
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    2190:	4925      	ldr	r1, [pc, #148]	; (2228 <z_arm_mpu_init+0x98>)
{
    2192:	b510      	push	{r4, lr}
	if (mpu_config.num_regions > get_num_regions()) {
    2194:	680c      	ldr	r4, [r1, #0]
    2196:	2c08      	cmp	r4, #8
    2198:	d913      	bls.n	21c2 <z_arm_mpu_init+0x32>
		 * what is supported by hardware. As this operation
		 * is executed during system (pre-kernel) initialization,
		 * we want to ensure we can detect an attempt to
		 * perform invalid configuration.
		 */
		__ASSERT(0,
    219a:	f44f 73a4 	mov.w	r3, #328	; 0x148
    219e:	4a23      	ldr	r2, [pc, #140]	; (222c <z_arm_mpu_init+0x9c>)
    21a0:	4923      	ldr	r1, [pc, #140]	; (2230 <z_arm_mpu_init+0xa0>)
    21a2:	4824      	ldr	r0, [pc, #144]	; (2234 <z_arm_mpu_init+0xa4>)
    21a4:	f004 fd5a 	bl	6c5c <printk>
    21a8:	4823      	ldr	r0, [pc, #140]	; (2238 <z_arm_mpu_init+0xa8>)
    21aa:	2208      	movs	r2, #8
    21ac:	4621      	mov	r1, r4
    21ae:	f004 fd55 	bl	6c5c <printk>
    21b2:	481e      	ldr	r0, [pc, #120]	; (222c <z_arm_mpu_init+0x9c>)
    21b4:	f44f 71a4 	mov.w	r1, #328	; 0x148
    21b8:	f004 fc7c 	bl	6ab4 <assert_post_action>
			"Request to configure: %u regions (supported: %u)\n",
			mpu_config.num_regions,
			get_num_regions()
		);
		return -1;
    21bc:	f04f 30ff 	mov.w	r0, #4294967295
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
}
    21c0:	bd10      	pop	{r4, pc}
	arm_core_mpu_disable();
    21c2:	f7ff ff83 	bl	20cc <arm_core_mpu_disable>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    21c6:	6848      	ldr	r0, [r1, #4]
    21c8:	491c      	ldr	r1, [pc, #112]	; (223c <z_arm_mpu_init+0xac>)
    21ca:	2200      	movs	r2, #0
    21cc:	4294      	cmp	r4, r2
    21ce:	f100 000c 	add.w	r0, r0, #12
    21d2:	d119      	bne.n	2208 <z_arm_mpu_init+0x78>
	static_regions_num = mpu_config.num_regions;
    21d4:	4b1a      	ldr	r3, [pc, #104]	; (2240 <z_arm_mpu_init+0xb0>)
    21d6:	701c      	strb	r4, [r3, #0]
	arm_core_mpu_enable();
    21d8:	f7ff ff6e 	bl	20b8 <arm_core_mpu_enable>
	__ASSERT(
    21dc:	680b      	ldr	r3, [r1, #0]
    21de:	f3c3 2307 	ubfx	r3, r3, #8, #8
    21e2:	2b08      	cmp	r3, #8
    21e4:	d00e      	beq.n	2204 <z_arm_mpu_init+0x74>
    21e6:	4917      	ldr	r1, [pc, #92]	; (2244 <z_arm_mpu_init+0xb4>)
    21e8:	4a10      	ldr	r2, [pc, #64]	; (222c <z_arm_mpu_init+0x9c>)
    21ea:	4812      	ldr	r0, [pc, #72]	; (2234 <z_arm_mpu_init+0xa4>)
    21ec:	f44f 73d4 	mov.w	r3, #424	; 0x1a8
    21f0:	f004 fd34 	bl	6c5c <printk>
    21f4:	4814      	ldr	r0, [pc, #80]	; (2248 <z_arm_mpu_init+0xb8>)
    21f6:	f004 fd31 	bl	6c5c <printk>
    21fa:	480c      	ldr	r0, [pc, #48]	; (222c <z_arm_mpu_init+0x9c>)
    21fc:	f44f 71d4 	mov.w	r1, #424	; 0x1a8
    2200:	f004 fc58 	bl	6ab4 <assert_post_action>
	return 0;
    2204:	2000      	movs	r0, #0
    2206:	e7db      	b.n	21c0 <z_arm_mpu_init+0x30>
    2208:	608a      	str	r2, [r1, #8]
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    220a:	f850 3c0c 	ldr.w	r3, [r0, #-12]
    220e:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
    2212:	4313      	orrs	r3, r2
    2214:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    2218:	60cb      	str	r3, [r1, #12]
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    221a:	f850 3c04 	ldr.w	r3, [r0, #-4]
    221e:	f043 0301 	orr.w	r3, r3, #1
    2222:	610b      	str	r3, [r1, #16]
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    2224:	3201      	adds	r2, #1
    2226:	e7d1      	b.n	21cc <z_arm_mpu_init+0x3c>
    2228:	00007430 	.word	0x00007430
    222c:	00007b16 	.word	0x00007b16
    2230:	00007879 	.word	0x00007879
    2234:	00007624 	.word	0x00007624
    2238:	00007ba6 	.word	0x00007ba6
    223c:	e000ed90 	.word	0xe000ed90
    2240:	20000a24 	.word	0x20000a24
    2244:	00007bda 	.word	0x00007bda
    2248:	00007c2a 	.word	0x00007c2a

0000224c <printf>:

	return r;
}

int printf(const char *ZRESTRICT format, ...)
{
    224c:	b40f      	push	{r0, r1, r2, r3}
    224e:	b507      	push	{r0, r1, r2, lr}
    2250:	ab04      	add	r3, sp, #16
	va_list vargs;
	int     r;

	va_start(vargs, format);
	r = cbvprintf(fputc, DESC(stdout), format, vargs);
    2252:	2102      	movs	r1, #2
{
    2254:	f853 2b04 	ldr.w	r2, [r3], #4
	r = cbvprintf(fputc, DESC(stdout), format, vargs);
    2258:	4804      	ldr	r0, [pc, #16]	; (226c <printf+0x20>)
	va_start(vargs, format);
    225a:	9301      	str	r3, [sp, #4]
	r = cbvprintf(fputc, DESC(stdout), format, vargs);
    225c:	f7fe fab2 	bl	7c4 <cbvprintf>
	va_end(vargs);

	return r;
}
    2260:	b003      	add	sp, #12
    2262:	f85d eb04 	ldr.w	lr, [sp], #4
    2266:	b004      	add	sp, #16
    2268:	4770      	bx	lr
    226a:	bf00      	nop
    226c:	00006cbd 	.word	0x00006cbd

00002270 <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
    2270:	4b01      	ldr	r3, [pc, #4]	; (2278 <__stdout_hook_install+0x8>)
    2272:	6018      	str	r0, [r3, #0]
}
    2274:	4770      	bx	lr
    2276:	bf00      	nop
    2278:	20000024 	.word	0x20000024

0000227c <z_impl_zephyr_fputc>:

int z_impl_zephyr_fputc(int c, FILE *stream)
{
	return (stream == stdout || stream == stderr) ? _stdout_hook(c) : EOF;
    227c:	3902      	subs	r1, #2
    227e:	2901      	cmp	r1, #1
    2280:	d802      	bhi.n	2288 <z_impl_zephyr_fputc+0xc>
    2282:	4b03      	ldr	r3, [pc, #12]	; (2290 <z_impl_zephyr_fputc+0x14>)
    2284:	681b      	ldr	r3, [r3, #0]
    2286:	4718      	bx	r3
}
    2288:	f04f 30ff 	mov.w	r0, #4294967295
    228c:	4770      	bx	lr
    228e:	bf00      	nop
    2290:	20000024 	.word	0x20000024

00002294 <nordicsemi_nrf52_init>:
	__asm__ volatile(
    2294:	f04f 0320 	mov.w	r3, #32
    2298:	f3ef 8111 	mrs	r1, BASEPRI
    229c:	f383 8812 	msr	BASEPRI_MAX, r3
    22a0:	f3bf 8f6f 	isb	sy

	key = irq_lock();

#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
    22a4:	4a0f      	ldr	r2, [pc, #60]	; (22e4 <nordicsemi_nrf52_init+0x50>)
    22a6:	2301      	movs	r3, #1
    22a8:	f8c2 3540 	str.w	r3, [r2, #1344]	; 0x540
#endif

#if NRF_POWER_HAS_DCDCEN
NRF_STATIC_INLINE void nrf_power_dcdcen_set(NRF_POWER_Type * p_reg, bool enable)
{
    p_reg->DCDCEN = (enable ? POWER_DCDCEN_DCDCEN_Enabled : POWER_DCDCEN_DCDCEN_Disabled) <<
    22ac:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    22b0:	f8c2 3578 	str.w	r3, [r2, #1400]	; 0x578
{
    #ifndef NRF52_SERIES
        return false;
    #else
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    22b4:	4a0c      	ldr	r2, [pc, #48]	; (22e8 <nordicsemi_nrf52_init+0x54>)
            uint32_t var2 = *(uint32_t *)0x10000134ul;
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    22b6:	6812      	ldr	r2, [r2, #0]
    22b8:	2a08      	cmp	r2, #8
    22ba:	d108      	bne.n	22ce <nordicsemi_nrf52_init+0x3a>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    22bc:	4a0b      	ldr	r2, [pc, #44]	; (22ec <nordicsemi_nrf52_init+0x58>)
    22be:	6812      	ldr	r2, [r2, #0]
            {
                switch(var2)
    22c0:	2a05      	cmp	r2, #5
    22c2:	d804      	bhi.n	22ce <nordicsemi_nrf52_init+0x3a>
#endif // defined(POWER_RAM_POWER_S0POWER_Msk)

#if NRF_POWER_HAS_DCDCEN_VDDH
NRF_STATIC_INLINE void nrf_power_dcdcen_vddh_set(NRF_POWER_Type * p_reg, bool enable)
{
    if (enable && nrf52_errata_197())
    22c4:	480a      	ldr	r0, [pc, #40]	; (22f0 <nordicsemi_nrf52_init+0x5c>)
    22c6:	5c82      	ldrb	r2, [r0, r2]
    22c8:	b10a      	cbz	r2, 22ce <nordicsemi_nrf52_init+0x3a>
    {
        // Workaround for anomaly 197 "POWER: DCDC of REG0 not functional".
        *(volatile uint32_t *)0x40000638ul = 1ul;
    22ca:	4a0a      	ldr	r2, [pc, #40]	; (22f4 <nordicsemi_nrf52_init+0x60>)
    22cc:	6013      	str	r3, [r2, #0]
    }
    p_reg->DCDCEN0 = (enable ? POWER_DCDCEN0_DCDCEN_Enabled : POWER_DCDCEN0_DCDCEN_Disabled) <<
    22ce:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    22d2:	2201      	movs	r2, #1
    22d4:	f8c3 2580 	str.w	r2, [r3, #1408]	; 0x580
	__asm__ volatile(
    22d8:	f381 8811 	msr	BASEPRI, r1
    22dc:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
    22e0:	2000      	movs	r0, #0
    22e2:	4770      	bx	lr
    22e4:	4001e000 	.word	0x4001e000
    22e8:	10000130 	.word	0x10000130
    22ec:	10000134 	.word	0x10000134
    22f0:	00007c5a 	.word	0x00007c5a
    22f4:	40000638 	.word	0x40000638

000022f8 <sys_arch_reboot>:
    *p_gpregret = val;
    22f8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    22fc:	b2c0      	uxtb	r0, r0
    22fe:	f8c3 051c 	str.w	r0, [r3, #1308]	; 0x51c
  __ASM volatile ("dsb 0xF":::"memory");
    2302:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    2306:	4905      	ldr	r1, [pc, #20]	; (231c <sys_arch_reboot+0x24>)
    2308:	4b05      	ldr	r3, [pc, #20]	; (2320 <sys_arch_reboot+0x28>)
    230a:	68ca      	ldr	r2, [r1, #12]
    230c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    2310:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    2312:	60cb      	str	r3, [r1, #12]
    2314:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    2318:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    231a:	e7fd      	b.n	2318 <sys_arch_reboot+0x20>
    231c:	e000ed00 	.word	0xe000ed00
    2320:	05fa0004 	.word	0x05fa0004

00002324 <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    2324:	b120      	cbz	r0, 2330 <arch_busy_wait+0xc>
    };

    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    2326:	4b03      	ldr	r3, [pc, #12]	; (2334 <arch_busy_wait+0x10>)
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
    2328:	0180      	lsls	r0, r0, #6
    232a:	f043 0301 	orr.w	r3, r3, #1
    232e:	4718      	bx	r3

void arch_busy_wait(uint32_t time_us)
{
	nrfx_coredep_delay_us(time_us);
}
    2330:	4770      	bx	lr
    2332:	bf00      	nop
    2334:	000073f0 	.word	0x000073f0

00002338 <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    2338:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    233c:	4c10      	ldr	r4, [pc, #64]	; (2380 <onoff_start+0x48>)
    233e:	1b07      	subs	r7, r0, r4
    2340:	f3c7 1747 	ubfx	r7, r7, #5, #8
	err = set_starting_state(&subdata->flags, ctx);
    2344:	f04f 080c 	mov.w	r8, #12
    2348:	fb08 f807 	mul.w	r8, r8, r7
{
    234c:	4606      	mov	r6, r0
	err = set_starting_state(&subdata->flags, ctx);
    234e:	f108 0048 	add.w	r0, r8, #72	; 0x48
{
    2352:	460d      	mov	r5, r1
	err = set_starting_state(&subdata->flags, ctx);
    2354:	4420      	add	r0, r4
    2356:	2140      	movs	r1, #64	; 0x40
    2358:	f004 fd0a 	bl	6d70 <set_starting_state>
	if (err < 0) {
    235c:	1e01      	subs	r1, r0, #0
    235e:	db09      	blt.n	2374 <onoff_start+0x3c>
	subdata->cb = cb;
    2360:	4b08      	ldr	r3, [pc, #32]	; (2384 <onoff_start+0x4c>)
    2362:	4444      	add	r4, r8
	subdata->user_data = user_data;
    2364:	e9c4 3510 	strd	r3, r5, [r4, #64]	; 0x40
	 get_sub_config(dev, type)->start();
    2368:	4b07      	ldr	r3, [pc, #28]	; (2388 <onoff_start+0x50>)
    236a:	f853 3037 	ldr.w	r3, [r3, r7, lsl #3]
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
		notify(mgr, err);
	}
}
    236e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	 get_sub_config(dev, type)->start();
    2372:	4718      	bx	r3
		notify(mgr, err);
    2374:	4630      	mov	r0, r6
    2376:	462b      	mov	r3, r5
}
    2378:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		notify(mgr, err);
    237c:	4718      	bx	r3
    237e:	bf00      	nop
    2380:	2000088c 	.word	0x2000088c
    2384:	00006dd3 	.word	0x00006dd3
    2388:	00007468 	.word	0x00007468

0000238c <get_status>:
{
    238c:	b538      	push	{r3, r4, r5, lr}
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    238e:	b2cc      	uxtb	r4, r1
    2390:	2c01      	cmp	r4, #1
{
    2392:	4605      	mov	r5, r0
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    2394:	d909      	bls.n	23aa <get_status+0x1e>
    2396:	4909      	ldr	r1, [pc, #36]	; (23bc <get_status+0x30>)
    2398:	4809      	ldr	r0, [pc, #36]	; (23c0 <get_status+0x34>)
    239a:	4a0a      	ldr	r2, [pc, #40]	; (23c4 <get_status+0x38>)
    239c:	2379      	movs	r3, #121	; 0x79
    239e:	f004 fc5d 	bl	6c5c <printk>
    23a2:	4808      	ldr	r0, [pc, #32]	; (23c4 <get_status+0x38>)
    23a4:	2179      	movs	r1, #121	; 0x79
    23a6:	f004 fb85 	bl	6ab4 <assert_post_action>
	return GET_STATUS(get_sub_data(dev, type)->flags);
    23aa:	692b      	ldr	r3, [r5, #16]
    23ac:	210c      	movs	r1, #12
    23ae:	fb04 3401 	mla	r4, r4, r1, r3
    23b2:	6ca0      	ldr	r0, [r4, #72]	; 0x48
}
    23b4:	f000 0007 	and.w	r0, r0, #7
    23b8:	bd38      	pop	{r3, r4, r5, pc}
    23ba:	bf00      	nop
    23bc:	00007c9d 	.word	0x00007c9d
    23c0:	00007624 	.word	0x00007624
    23c4:	00007c60 	.word	0x00007c60

000023c8 <stop>:
{
    23c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    23ca:	b2cc      	uxtb	r4, r1
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    23cc:	2c01      	cmp	r4, #1
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    23ce:	6907      	ldr	r7, [r0, #16]
{
    23d0:	4605      	mov	r5, r0
    23d2:	4616      	mov	r6, r2
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    23d4:	d90b      	bls.n	23ee <stop+0x26>
    23d6:	4918      	ldr	r1, [pc, #96]	; (2438 <stop+0x70>)
    23d8:	4818      	ldr	r0, [pc, #96]	; (243c <stop+0x74>)
    23da:	4a19      	ldr	r2, [pc, #100]	; (2440 <stop+0x78>)
    23dc:	f240 134d 	movw	r3, #333	; 0x14d
    23e0:	f004 fc3c 	bl	6c5c <printk>
    23e4:	4816      	ldr	r0, [pc, #88]	; (2440 <stop+0x78>)
    23e6:	f240 114d 	movw	r1, #333	; 0x14d
    23ea:	f004 fb63 	bl	6ab4 <assert_post_action>
	__asm__ volatile(
    23ee:	f04f 0320 	mov.w	r3, #32
    23f2:	f3ef 8211 	mrs	r2, BASEPRI
    23f6:	f383 8812 	msr	BASEPRI_MAX, r3
    23fa:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    23fe:	230c      	movs	r3, #12
    2400:	fb03 7104 	mla	r1, r3, r4, r7
    2404:	6c89      	ldr	r1, [r1, #72]	; 0x48
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    2406:	f011 01c0 	ands.w	r1, r1, #192	; 0xc0
    240a:	d001      	beq.n	2410 <stop+0x48>
    240c:	428e      	cmp	r6, r1
    240e:	d110      	bne.n	2432 <stop+0x6a>
		*flags = CLOCK_CONTROL_STATUS_OFF;
    2410:	fb03 7304 	mla	r3, r3, r4, r7
    2414:	2101      	movs	r1, #1
    2416:	6499      	str	r1, [r3, #72]	; 0x48
	int err = 0;
    2418:	2000      	movs	r0, #0
	__asm__ volatile(
    241a:	f382 8811 	msr	BASEPRI, r2
    241e:	f3bf 8f6f 	isb	sy
	if (err < 0) {
    2422:	b928      	cbnz	r0, 2430 <stop+0x68>
	get_sub_config(dev, type)->stop();
    2424:	6869      	ldr	r1, [r5, #4]
    2426:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
    242a:	6863      	ldr	r3, [r4, #4]
    242c:	4798      	blx	r3
	return 0;
    242e:	2000      	movs	r0, #0
}
    2430:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		err = -EPERM;
    2432:	f04f 30ff 	mov.w	r0, #4294967295
    2436:	e7f0      	b.n	241a <stop+0x52>
    2438:	00007c9d 	.word	0x00007c9d
    243c:	00007624 	.word	0x00007624
    2440:	00007c60 	.word	0x00007c60

00002444 <onoff_stop>:
{
    2444:	b570      	push	{r4, r5, r6, lr}
    2446:	460d      	mov	r5, r1
	size_t offset = (size_t)(mgr - data->mgr);
    2448:	4906      	ldr	r1, [pc, #24]	; (2464 <onoff_stop+0x20>)
    244a:	1a41      	subs	r1, r0, r1
{
    244c:	4604      	mov	r4, r0
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    244e:	1149      	asrs	r1, r1, #5
    2450:	4805      	ldr	r0, [pc, #20]	; (2468 <onoff_stop+0x24>)
    2452:	2240      	movs	r2, #64	; 0x40
    2454:	f7ff ffb8 	bl	23c8 <stop>
	notify(mgr, res);
    2458:	462b      	mov	r3, r5
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    245a:	4601      	mov	r1, r0
	notify(mgr, res);
    245c:	4620      	mov	r0, r4
}
    245e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	notify(mgr, res);
    2462:	4718      	bx	r3
    2464:	2000088c 	.word	0x2000088c
    2468:	000071d4 	.word	0x000071d4

0000246c <clk_init>:
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    246c:	2200      	movs	r2, #0
{
    246e:	b570      	push	{r4, r5, r6, lr}
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    2470:	2101      	movs	r1, #1
{
    2472:	4604      	mov	r4, r0
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    2474:	4610      	mov	r0, r2
    2476:	f7ff fb23 	bl	1ac0 <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);
	irq_enable(DT_INST_IRQN(0));
    247a:	2000      	movs	r0, #0
    247c:	f7ff fb02 	bl	1a84 <arch_irq_enable>

	nrfx_err = nrfx_clock_init(clock_event_handler);
    2480:	480f      	ldr	r0, [pc, #60]	; (24c0 <clk_init+0x54>)
    2482:	f001 f853 	bl	352c <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    2486:	4b0f      	ldr	r3, [pc, #60]	; (24c4 <clk_init+0x58>)
    2488:	4298      	cmp	r0, r3
    248a:	d115      	bne.n	24b8 <clk_init+0x4c>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    248c:	f001 f872 	bl	3574 <nrfx_clock_enable>

	for (enum clock_control_nrf_type i = 0;
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);
    2490:	6926      	ldr	r6, [r4, #16]

		err = onoff_manager_init(get_onoff_manager(dev, i),
    2492:	490d      	ldr	r1, [pc, #52]	; (24c8 <clk_init+0x5c>)
    2494:	4630      	mov	r0, r6
    2496:	f004 fbcc 	bl	6c32 <onoff_manager_init>
					 &transitions);
		if (err < 0) {
    249a:	2800      	cmp	r0, #0
    249c:	db0b      	blt.n	24b6 <clk_init+0x4a>
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    249e:	2501      	movs	r5, #1
    24a0:	64b5      	str	r5, [r6, #72]	; 0x48
						get_sub_data(dev, i);
    24a2:	6924      	ldr	r4, [r4, #16]
		err = onoff_manager_init(get_onoff_manager(dev, i),
    24a4:	4908      	ldr	r1, [pc, #32]	; (24c8 <clk_init+0x5c>)
    24a6:	f104 0020 	add.w	r0, r4, #32
    24aa:	f004 fbc2 	bl	6c32 <onoff_manager_init>
		if (err < 0) {
    24ae:	2800      	cmp	r0, #0
    24b0:	db01      	blt.n	24b6 <clk_init+0x4a>
		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    24b2:	6565      	str	r5, [r4, #84]	; 0x54
	}

	return 0;
    24b4:	2000      	movs	r0, #0
}
    24b6:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    24b8:	f06f 0004 	mvn.w	r0, #4
    24bc:	e7fb      	b.n	24b6 <clk_init+0x4a>
    24be:	bf00      	nop
    24c0:	00002501 	.word	0x00002501
    24c4:	0bad0000 	.word	0x0bad0000
    24c8:	00007478 	.word	0x00007478

000024cc <clkstarted_handle.constprop.0>:
static void clkstarted_handle(const struct device *dev,
    24cc:	4601      	mov	r1, r0
	clock_control_cb_t callback = sub_data->cb;
    24ce:	230c      	movs	r3, #12
    24d0:	4809      	ldr	r0, [pc, #36]	; (24f8 <clkstarted_handle.constprop.0+0x2c>)
    24d2:	434b      	muls	r3, r1
static void clkstarted_handle(const struct device *dev,
    24d4:	b570      	push	{r4, r5, r6, lr}
	clock_control_cb_t callback = sub_data->cb;
    24d6:	18c4      	adds	r4, r0, r3
	void *user_data = sub_data->user_data;
    24d8:	e9d4 5610 	ldrd	r5, r6, [r4, #64]	; 0x40
	sub_data->cb = NULL;
    24dc:	2200      	movs	r2, #0
	set_on_state(&sub_data->flags);
    24de:	3348      	adds	r3, #72	; 0x48
	sub_data->cb = NULL;
    24e0:	6422      	str	r2, [r4, #64]	; 0x40
	set_on_state(&sub_data->flags);
    24e2:	4418      	add	r0, r3
    24e4:	f004 fc62 	bl	6dac <set_on_state>
	if (callback) {
    24e8:	b12d      	cbz	r5, 24f6 <clkstarted_handle.constprop.0+0x2a>
		callback(dev, (clock_control_subsys_t)type, user_data);
    24ea:	4632      	mov	r2, r6
    24ec:	462b      	mov	r3, r5
    24ee:	4803      	ldr	r0, [pc, #12]	; (24fc <clkstarted_handle.constprop.0+0x30>)
}
    24f0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		callback(dev, (clock_control_subsys_t)type, user_data);
    24f4:	4718      	bx	r3
}
    24f6:	bd70      	pop	{r4, r5, r6, pc}
    24f8:	2000088c 	.word	0x2000088c
    24fc:	000071d4 	.word	0x000071d4

00002500 <clock_event_handler>:
	switch (event) {
    2500:	2801      	cmp	r0, #1
{
    2502:	b508      	push	{r3, lr}
	switch (event) {
    2504:	d006      	beq.n	2514 <clock_event_handler+0x14>
    2506:	2803      	cmp	r0, #3
    2508:	d008      	beq.n	251c <clock_event_handler+0x1c>
    250a:	b9a8      	cbnz	r0, 2538 <clock_event_handler+0x38>
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    250c:	4b10      	ldr	r3, [pc, #64]	; (2550 <clock_event_handler+0x50>)
    250e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    2510:	075b      	lsls	r3, r3, #29
    2512:	d11b      	bne.n	254c <clock_event_handler+0x4c>
}
    2514:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    2518:	f7ff bfd8 	b.w	24cc <clkstarted_handle.constprop.0>
			__ASSERT_NO_MSG(false);
    251c:	490d      	ldr	r1, [pc, #52]	; (2554 <clock_event_handler+0x54>)
    251e:	4a0e      	ldr	r2, [pc, #56]	; (2558 <clock_event_handler+0x58>)
    2520:	480e      	ldr	r0, [pc, #56]	; (255c <clock_event_handler+0x5c>)
    2522:	f240 235e 	movw	r3, #606	; 0x25e
    2526:	f004 fb99 	bl	6c5c <printk>
    252a:	f240 215e 	movw	r1, #606	; 0x25e
}
    252e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		__ASSERT_NO_MSG(0);
    2532:	4809      	ldr	r0, [pc, #36]	; (2558 <clock_event_handler+0x58>)
    2534:	f004 babe 	b.w	6ab4 <assert_post_action>
    2538:	4906      	ldr	r1, [pc, #24]	; (2554 <clock_event_handler+0x54>)
    253a:	4a07      	ldr	r2, [pc, #28]	; (2558 <clock_event_handler+0x58>)
    253c:	4807      	ldr	r0, [pc, #28]	; (255c <clock_event_handler+0x5c>)
    253e:	f240 2362 	movw	r3, #610	; 0x262
    2542:	f004 fb8b 	bl	6c5c <printk>
    2546:	f240 2162 	movw	r1, #610	; 0x262
    254a:	e7f0      	b.n	252e <clock_event_handler+0x2e>
}
    254c:	bd08      	pop	{r3, pc}
    254e:	bf00      	nop
    2550:	2000088c 	.word	0x2000088c
    2554:	00007879 	.word	0x00007879
    2558:	00007c60 	.word	0x00007c60
    255c:	00007624 	.word	0x00007624

00002560 <generic_hfclk_start>:
{
    2560:	b508      	push	{r3, lr}
	__asm__ volatile(
    2562:	f04f 0320 	mov.w	r3, #32
    2566:	f3ef 8111 	mrs	r1, BASEPRI
    256a:	f383 8812 	msr	BASEPRI_MAX, r3
    256e:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    2572:	4a12      	ldr	r2, [pc, #72]	; (25bc <generic_hfclk_start+0x5c>)
    2574:	6813      	ldr	r3, [r2, #0]
    2576:	f043 0002 	orr.w	r0, r3, #2
	if (hfclk_users & HF_USER_BT) {
    257a:	f013 0301 	ands.w	r3, r3, #1
	hfclk_users |= HF_USER_GENERIC;
    257e:	6010      	str	r0, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    2580:	d00c      	beq.n	259c <generic_hfclk_start+0x3c>
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    2582:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    2586:	f8d2 340c 	ldr.w	r3, [r2, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    258a:	f8d2 240c 	ldr.w	r2, [r2, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    258e:	f013 0301 	ands.w	r3, r3, #1
    2592:	d003      	beq.n	259c <generic_hfclk_start+0x3c>
			set_on_state(get_hf_flags());
    2594:	480a      	ldr	r0, [pc, #40]	; (25c0 <generic_hfclk_start+0x60>)
    2596:	f004 fc09 	bl	6dac <set_on_state>
			already_started = true;
    259a:	2301      	movs	r3, #1
	__asm__ volatile(
    259c:	f381 8811 	msr	BASEPRI, r1
    25a0:	f3bf 8f6f 	isb	sy
	if (already_started) {
    25a4:	b123      	cbz	r3, 25b0 <generic_hfclk_start+0x50>
}
    25a6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(CLOCK_DEVICE,
    25aa:	2000      	movs	r0, #0
    25ac:	f7ff bf8e 	b.w	24cc <clkstarted_handle.constprop.0>
}
    25b0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    25b4:	2001      	movs	r0, #1
    25b6:	f000 bffd 	b.w	35b4 <nrfx_clock_start>
    25ba:	bf00      	nop
    25bc:	200008e4 	.word	0x200008e4
    25c0:	200008d4 	.word	0x200008d4

000025c4 <generic_hfclk_stop>:
    25c4:	4b09      	ldr	r3, [pc, #36]	; (25ec <generic_hfclk_stop+0x28>)
    25c6:	f3bf 8f5b 	dmb	ish
    25ca:	e853 2f00 	ldrex	r2, [r3]
    25ce:	f022 0102 	bic.w	r1, r2, #2
    25d2:	e843 1000 	strex	r0, r1, [r3]
    25d6:	2800      	cmp	r0, #0
    25d8:	d1f7      	bne.n	25ca <generic_hfclk_stop+0x6>
    25da:	f3bf 8f5b 	dmb	ish
	if (atomic_and(&hfclk_users, ~HF_USER_GENERIC) & HF_USER_BT) {
    25de:	07d3      	lsls	r3, r2, #31
    25e0:	d402      	bmi.n	25e8 <generic_hfclk_stop+0x24>
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    25e2:	2001      	movs	r0, #1
    25e4:	f001 b83a 	b.w	365c <nrfx_clock_stop>
}
    25e8:	4770      	bx	lr
    25ea:	bf00      	nop
    25ec:	200008e4 	.word	0x200008e4

000025f0 <api_blocking_start>:
{
    25f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    25f2:	2200      	movs	r2, #0
    25f4:	2301      	movs	r3, #1
    25f6:	e9cd 2302 	strd	r2, r3, [sp, #8]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    25fa:	4a09      	ldr	r2, [pc, #36]	; (2620 <api_blocking_start+0x30>)
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    25fc:	f8cd d000 	str.w	sp, [sp]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    2600:	466b      	mov	r3, sp
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    2602:	f8cd d004 	str.w	sp, [sp, #4]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    2606:	f004 fbf6 	bl	6df6 <api_start>
	if (err < 0) {
    260a:	2800      	cmp	r0, #0
    260c:	db05      	blt.n	261a <api_blocking_start+0x2a>
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke3(*(uintptr_t *)&sem, parm0.split.lo, parm0.split.hi, K_SYSCALL_K_SEM_TAKE);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_take(sem, timeout);
    260e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    2612:	2300      	movs	r3, #0
    2614:	4668      	mov	r0, sp
    2616:	f003 fb75 	bl	5d04 <z_impl_k_sem_take>
}
    261a:	b005      	add	sp, #20
    261c:	f85d fb04 	ldr.w	pc, [sp], #4
    2620:	00006df1 	.word	0x00006df1

00002624 <z_nrf_clock_control_lf_on>:
{
    2624:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    2628:	4949      	ldr	r1, [pc, #292]	; (2750 <z_nrf_clock_control_lf_on+0x12c>)
    262a:	f3bf 8f5b 	dmb	ish
    262e:	4605      	mov	r5, r0
    2630:	2201      	movs	r2, #1
    2632:	e851 3f00 	ldrex	r3, [r1]
    2636:	e841 2000 	strex	r0, r2, [r1]
    263a:	2800      	cmp	r0, #0
    263c:	d1f9      	bne.n	2632 <z_nrf_clock_control_lf_on+0xe>
    263e:	f3bf 8f5b 	dmb	ish
	if (atomic_set(&on, 1) == 0) {
    2642:	b9a3      	cbnz	r3, 266e <z_nrf_clock_control_lf_on+0x4a>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    2644:	4943      	ldr	r1, [pc, #268]	; (2754 <z_nrf_clock_control_lf_on+0x130>)
		err = onoff_request(mgr, &cli);
    2646:	4844      	ldr	r0, [pc, #272]	; (2758 <z_nrf_clock_control_lf_on+0x134>)
    2648:	604b      	str	r3, [r1, #4]
    264a:	60cb      	str	r3, [r1, #12]
    264c:	608a      	str	r2, [r1, #8]
    264e:	f7fe ff8f 	bl	1570 <onoff_request>
		__ASSERT_NO_MSG(err >= 0);
    2652:	2800      	cmp	r0, #0
    2654:	da0b      	bge.n	266e <z_nrf_clock_control_lf_on+0x4a>
    2656:	4941      	ldr	r1, [pc, #260]	; (275c <z_nrf_clock_control_lf_on+0x138>)
    2658:	4841      	ldr	r0, [pc, #260]	; (2760 <z_nrf_clock_control_lf_on+0x13c>)
    265a:	4a42      	ldr	r2, [pc, #264]	; (2764 <z_nrf_clock_control_lf_on+0x140>)
    265c:	f44f 7308 	mov.w	r3, #544	; 0x220
    2660:	f004 fafc 	bl	6c5c <printk>
    2664:	483f      	ldr	r0, [pc, #252]	; (2764 <z_nrf_clock_control_lf_on+0x140>)
    2666:	f44f 7108 	mov.w	r1, #544	; 0x220
    266a:	f004 fa23 	bl	6ab4 <assert_post_action>
	switch (start_mode) {
    266e:	b3ad      	cbz	r5, 26dc <z_nrf_clock_control_lf_on+0xb8>
    2670:	1e6b      	subs	r3, r5, #1
    2672:	2b01      	cmp	r3, #1
    2674:	d856      	bhi.n	2724 <z_nrf_clock_control_lf_on+0x100>
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    2676:	2d01      	cmp	r5, #1
    2678:	d107      	bne.n	268a <z_nrf_clock_control_lf_on+0x66>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    267a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    267e:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    2682:	f003 0303 	and.w	r3, r3, #3
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
    2686:	2b01      	cmp	r3, #1
    2688:	d028      	beq.n	26dc <z_nrf_clock_control_lf_on+0xb8>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    268a:	f004 fd5e 	bl	714a <k_is_in_isr>
    268e:	4604      	mov	r4, r0
    2690:	b918      	cbnz	r0, 269a <z_nrf_clock_control_lf_on+0x76>
	return !z_sys_post_kernel;
    2692:	4b35      	ldr	r3, [pc, #212]	; (2768 <z_nrf_clock_control_lf_on+0x144>)
	int key = isr_mode ? irq_lock() : 0;
    2694:	781b      	ldrb	r3, [r3, #0]
    2696:	2b00      	cmp	r3, #0
    2698:	d152      	bne.n	2740 <z_nrf_clock_control_lf_on+0x11c>
	__asm__ volatile(
    269a:	f04f 0320 	mov.w	r3, #32
    269e:	f3ef 8611 	mrs	r6, BASEPRI
    26a2:	f383 8812 	msr	BASEPRI_MAX, r3
    26a6:	f3bf 8f6f 	isb	sy
    26aa:	2401      	movs	r4, #1
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    26ac:	4f2f      	ldr	r7, [pc, #188]	; (276c <z_nrf_clock_control_lf_on+0x148>)
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    26ae:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 2774 <z_nrf_clock_control_lf_on+0x150>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    26b2:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 2778 <z_nrf_clock_control_lf_on+0x154>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    26b6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    26ba:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    26be:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
    26c2:	03d2      	lsls	r2, r2, #15
    26c4:	d50c      	bpl.n	26e0 <z_nrf_clock_control_lf_on+0xbc>
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    26c6:	f003 0303 	and.w	r3, r3, #3
	while (!(nrfx_clock_is_running(d, (void *)&type)
    26ca:	2b01      	cmp	r3, #1
    26cc:	d001      	beq.n	26d2 <z_nrf_clock_control_lf_on+0xae>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    26ce:	2d01      	cmp	r5, #1
    26d0:	d106      	bne.n	26e0 <z_nrf_clock_control_lf_on+0xbc>
	if (isr_mode) {
    26d2:	b30c      	cbz	r4, 2718 <z_nrf_clock_control_lf_on+0xf4>
	__asm__ volatile(
    26d4:	f386 8811 	msr	BASEPRI, r6
    26d8:	f3bf 8f6f 	isb	sy
}
    26dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    26e0:	b1ac      	cbz	r4, 270e <z_nrf_clock_control_lf_on+0xea>
 *
 * @return N/A
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    26e2:	4630      	mov	r0, r6
    26e4:	f7ff f966 	bl	19b4 <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
    26e8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    26ec:	f8d2 3518 	ldr.w	r3, [r2, #1304]	; 0x518
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
    26f0:	2b00      	cmp	r3, #0
    26f2:	d1e0      	bne.n	26b6 <z_nrf_clock_control_lf_on+0x92>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    26f4:	6839      	ldr	r1, [r7, #0]
		    && nrf_clock_event_check(NRF_CLOCK,
    26f6:	2900      	cmp	r1, #0
    26f8:	d0dd      	beq.n	26b6 <z_nrf_clock_control_lf_on+0x92>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    26fa:	603b      	str	r3, [r7, #0]
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    26fc:	683b      	ldr	r3, [r7, #0]
    p_reg->LFCLKSRC = (uint32_t)(source);
    26fe:	2301      	movs	r3, #1
    2700:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    2704:	f8c8 3180 	str.w	r3, [r8, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2708:	f8c9 3000 	str.w	r3, [r9]
}
    270c:	e7d3      	b.n	26b6 <z_nrf_clock_control_lf_on+0x92>
	return z_impl_k_sleep(timeout);
    270e:	2100      	movs	r1, #0
    2710:	2021      	movs	r0, #33	; 0x21
    2712:	f003 f9c7 	bl	5aa4 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    2716:	e7e7      	b.n	26e8 <z_nrf_clock_control_lf_on+0xc4>
    p_reg->INTENSET = mask;
    2718:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    271c:	2202      	movs	r2, #2
    271e:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    2722:	e7db      	b.n	26dc <z_nrf_clock_control_lf_on+0xb8>
		__ASSERT_NO_MSG(false);
    2724:	4912      	ldr	r1, [pc, #72]	; (2770 <z_nrf_clock_control_lf_on+0x14c>)
    2726:	480e      	ldr	r0, [pc, #56]	; (2760 <z_nrf_clock_control_lf_on+0x13c>)
    2728:	4a0e      	ldr	r2, [pc, #56]	; (2764 <z_nrf_clock_control_lf_on+0x140>)
    272a:	f240 2332 	movw	r3, #562	; 0x232
    272e:	f004 fa95 	bl	6c5c <printk>
}
    2732:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		__ASSERT_NO_MSG(false);
    2736:	480b      	ldr	r0, [pc, #44]	; (2764 <z_nrf_clock_control_lf_on+0x140>)
    2738:	f240 2132 	movw	r1, #562	; 0x232
    273c:	f004 b9ba 	b.w	6ab4 <assert_post_action>
    p_reg->INTENCLR = mask;
    2740:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2744:	2202      	movs	r2, #2
    2746:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
	int key = isr_mode ? irq_lock() : 0;
    274a:	4606      	mov	r6, r0
}
    274c:	e7ae      	b.n	26ac <z_nrf_clock_control_lf_on+0x88>
    274e:	bf00      	nop
    2750:	200008e8 	.word	0x200008e8
    2754:	2000087c 	.word	0x2000087c
    2758:	200008ac 	.word	0x200008ac
    275c:	00007cc1 	.word	0x00007cc1
    2760:	00007624 	.word	0x00007624
    2764:	00007c60 	.word	0x00007c60
    2768:	20000e35 	.word	0x20000e35
    276c:	40000104 	.word	0x40000104
    2770:	00007879 	.word	0x00007879
    2774:	e000e100 	.word	0xe000e100
    2778:	40000008 	.word	0x40000008

0000277c <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
    277c:	b508      	push	{r3, lr}

	ARG_UNUSED(arg);

	/* Claim console device */
	uart_console_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
    277e:	4b08      	ldr	r3, [pc, #32]	; (27a0 <uart_console_init+0x24>)
    2780:	4808      	ldr	r0, [pc, #32]	; (27a4 <uart_console_init+0x28>)
    2782:	6018      	str	r0, [r3, #0]
 *
 * @return a non-positive integer as documented in device_usable_check().
 */
static inline int z_device_usable_check(const struct device *dev)
{
	return z_device_ready(dev) ? 0 : -ENODEV;
    2784:	f004 fc8d 	bl	70a2 <z_device_ready>
    2788:	b138      	cbz	r0, 279a <uart_console_init+0x1e>
	__stdout_hook_install(console_out);
    278a:	4807      	ldr	r0, [pc, #28]	; (27a8 <uart_console_init+0x2c>)
    278c:	f7ff fd70 	bl	2270 <__stdout_hook_install>
	__printk_hook_install(console_out);
    2790:	4805      	ldr	r0, [pc, #20]	; (27a8 <uart_console_init+0x2c>)
    2792:	f7ff f8d3 	bl	193c <__printk_hook_install>
		return -ENODEV;
	}

	uart_console_hook_install();

	return 0;
    2796:	2000      	movs	r0, #0
}
    2798:	bd08      	pop	{r3, pc}
		return -ENODEV;
    279a:	f06f 0012 	mvn.w	r0, #18
    279e:	e7fb      	b.n	2798 <uart_console_init+0x1c>
    27a0:	200008ec 	.word	0x200008ec
    27a4:	00007234 	.word	0x00007234
    27a8:	000027ad 	.word	0x000027ad

000027ac <console_out>:
	if ('\n' == c) {
    27ac:	280a      	cmp	r0, #10
{
    27ae:	b538      	push	{r3, r4, r5, lr}
    27b0:	4d07      	ldr	r5, [pc, #28]	; (27d0 <console_out+0x24>)
    27b2:	4604      	mov	r4, r0
	if ('\n' == c) {
    27b4:	d104      	bne.n	27c0 <console_out+0x14>
    27b6:	6828      	ldr	r0, [r5, #0]
						unsigned char out_char)
{
	const struct uart_driver_api *api =
		(const struct uart_driver_api *)dev->api;

	api->poll_out(dev, out_char);
    27b8:	6883      	ldr	r3, [r0, #8]
    27ba:	210d      	movs	r1, #13
    27bc:	685b      	ldr	r3, [r3, #4]
    27be:	4798      	blx	r3
	uart_poll_out(uart_console_dev, c);
    27c0:	6828      	ldr	r0, [r5, #0]
    27c2:	6883      	ldr	r3, [r0, #8]
    27c4:	b2e1      	uxtb	r1, r4
    27c6:	685b      	ldr	r3, [r3, #4]
    27c8:	4798      	blx	r3
}
    27ca:	4620      	mov	r0, r4
    27cc:	bd38      	pop	{r3, r4, r5, pc}
    27ce:	bf00      	nop
    27d0:	200008ec 	.word	0x200008ec

000027d4 <gpio_nrfx_manage_callback>:
}

static int gpio_nrfx_manage_callback(const struct device *port,
				     struct gpio_callback *callback,
				     bool set)
{
    27d4:	b570      	push	{r4, r5, r6, lr}
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    27d6:	6905      	ldr	r5, [r0, #16]
{
    27d8:	4616      	mov	r6, r2
 */
static inline int gpio_manage_callback(sys_slist_t *callbacks,
					struct gpio_callback *callback,
					bool set)
{
	__ASSERT(callback, "No callback!");
    27da:	460c      	mov	r4, r1
    27dc:	b961      	cbnz	r1, 27f8 <gpio_nrfx_manage_callback+0x24>
    27de:	4922      	ldr	r1, [pc, #136]	; (2868 <gpio_nrfx_manage_callback+0x94>)
    27e0:	4a22      	ldr	r2, [pc, #136]	; (286c <gpio_nrfx_manage_callback+0x98>)
    27e2:	4823      	ldr	r0, [pc, #140]	; (2870 <gpio_nrfx_manage_callback+0x9c>)
    27e4:	2324      	movs	r3, #36	; 0x24
    27e6:	f004 fa39 	bl	6c5c <printk>
    27ea:	4822      	ldr	r0, [pc, #136]	; (2874 <gpio_nrfx_manage_callback+0xa0>)
    27ec:	f004 fa36 	bl	6c5c <printk>
    27f0:	481e      	ldr	r0, [pc, #120]	; (286c <gpio_nrfx_manage_callback+0x98>)
    27f2:	2124      	movs	r1, #36	; 0x24
    27f4:	f004 f95e 	bl	6ab4 <assert_post_action>
	__ASSERT(callback->handler, "No callback handler!");
    27f8:	6863      	ldr	r3, [r4, #4]
    27fa:	b963      	cbnz	r3, 2816 <gpio_nrfx_manage_callback+0x42>
    27fc:	491e      	ldr	r1, [pc, #120]	; (2878 <gpio_nrfx_manage_callback+0xa4>)
    27fe:	4a1b      	ldr	r2, [pc, #108]	; (286c <gpio_nrfx_manage_callback+0x98>)
    2800:	481b      	ldr	r0, [pc, #108]	; (2870 <gpio_nrfx_manage_callback+0x9c>)
    2802:	2325      	movs	r3, #37	; 0x25
    2804:	f004 fa2a 	bl	6c5c <printk>
    2808:	481c      	ldr	r0, [pc, #112]	; (287c <gpio_nrfx_manage_callback+0xa8>)
    280a:	f004 fa27 	bl	6c5c <printk>
    280e:	4817      	ldr	r0, [pc, #92]	; (286c <gpio_nrfx_manage_callback+0x98>)
    2810:	2125      	movs	r1, #37	; 0x25
    2812:	f004 f94f 	bl	6ab4 <assert_post_action>
Z_GENLIST_IS_EMPTY(slist)
    2816:	686b      	ldr	r3, [r5, #4]

	if (!sys_slist_is_empty(callbacks)) {
    2818:	b15b      	cbz	r3, 2832 <gpio_nrfx_manage_callback+0x5e>
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    281a:	2200      	movs	r2, #0
    281c:	429c      	cmp	r4, r3
    281e:	d113      	bne.n	2848 <gpio_nrfx_manage_callback+0x74>
Z_GENLIST_REMOVE(slist, snode)
    2820:	6823      	ldr	r3, [r4, #0]
    2822:	b95a      	cbnz	r2, 283c <gpio_nrfx_manage_callback+0x68>
    2824:	68aa      	ldr	r2, [r5, #8]
	list->head = node;
    2826:	606b      	str	r3, [r5, #4]
Z_GENLIST_REMOVE(slist, snode)
    2828:	4294      	cmp	r4, r2
    282a:	d100      	bne.n	282e <gpio_nrfx_manage_callback+0x5a>
	list->tail = node;
    282c:	60ab      	str	r3, [r5, #8]
	parent->next = child;
    282e:	2300      	movs	r3, #0
    2830:	6023      	str	r3, [r4, #0]
				return -EINVAL;
			}
		}
	}

	if (set) {
    2832:	b976      	cbnz	r6, 2852 <gpio_nrfx_manage_callback+0x7e>
		sys_slist_prepend(callbacks, &callback->node);
	}

	return 0;
    2834:	2000      	movs	r0, #0
				     callback, set);
}
    2836:	bd70      	pop	{r4, r5, r6, pc}
    2838:	460b      	mov	r3, r1
    283a:	e7ef      	b.n	281c <gpio_nrfx_manage_callback+0x48>
    283c:	6013      	str	r3, [r2, #0]
Z_GENLIST_REMOVE(slist, snode)
    283e:	68ab      	ldr	r3, [r5, #8]
    2840:	429c      	cmp	r4, r3
	list->tail = node;
    2842:	bf08      	it	eq
    2844:	60aa      	streq	r2, [r5, #8]
}
    2846:	e7f2      	b.n	282e <gpio_nrfx_manage_callback+0x5a>
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    2848:	6819      	ldr	r1, [r3, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    284a:	461a      	mov	r2, r3
    284c:	2900      	cmp	r1, #0
    284e:	d1f3      	bne.n	2838 <gpio_nrfx_manage_callback+0x64>
			if (!set) {
    2850:	b13e      	cbz	r6, 2862 <gpio_nrfx_manage_callback+0x8e>
Z_GENLIST_PREPEND(slist, snode)
    2852:	686b      	ldr	r3, [r5, #4]
	parent->next = child;
    2854:	6023      	str	r3, [r4, #0]
Z_GENLIST_PREPEND(slist, snode)
    2856:	68a8      	ldr	r0, [r5, #8]
	list->head = node;
    2858:	606c      	str	r4, [r5, #4]
Z_GENLIST_PREPEND(slist, snode)
    285a:	2800      	cmp	r0, #0
    285c:	d1ea      	bne.n	2834 <gpio_nrfx_manage_callback+0x60>
	list->tail = node;
    285e:	60ac      	str	r4, [r5, #8]
}
    2860:	e7e9      	b.n	2836 <gpio_nrfx_manage_callback+0x62>
				return -EINVAL;
    2862:	f06f 0015 	mvn.w	r0, #21
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    2866:	e7e6      	b.n	2836 <gpio_nrfx_manage_callback+0x62>
    2868:	00007cfd 	.word	0x00007cfd
    286c:	00007cd0 	.word	0x00007cd0
    2870:	00007624 	.word	0x00007624
    2874:	00007d06 	.word	0x00007d06
    2878:	00007d15 	.word	0x00007d15
    287c:	00007d27 	.word	0x00007d27

00002880 <nrfx_gpio_handler>:
			dev = DEVICE_DT_INST_GET(i); \
		}

	if (0) {
	} /* Followed by else if from FOREACH macro. Done to avoid return statement in macro.  */
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    2880:	0943      	lsrs	r3, r0, #5
}

static void nrfx_gpio_handler(nrfx_gpiote_pin_t abs_pin,
			      nrfx_gpiote_trigger_t trigger,
			      void *context)
{
    2882:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    2886:	d003      	beq.n	2890 <nrfx_gpio_handler+0x10>
    2888:	2b01      	cmp	r3, #1
    288a:	d036      	beq.n	28fa <nrfx_gpio_handler+0x7a>

	struct gpio_nrfx_data *data = get_port_data(port);
	sys_slist_t *list = &data->callbacks;

	gpio_fire_callbacks(list, port, BIT(pin));
}
    288c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    2890:	4f1b      	ldr	r7, [pc, #108]	; (2900 <nrfx_gpio_handler+0x80>)
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    2892:	693b      	ldr	r3, [r7, #16]
    2894:	685c      	ldr	r4, [r3, #4]
    2896:	2c00      	cmp	r4, #0
    2898:	d0f8      	beq.n	288c <nrfx_gpio_handler+0xc>
    289a:	6825      	ldr	r5, [r4, #0]
		if (cb->pin_mask & pins) {
			__ASSERT(cb->handler, "No callback handler!");
    289c:	f8df 806c 	ldr.w	r8, [pc, #108]	; 290c <nrfx_gpio_handler+0x8c>
    28a0:	f8df 906c 	ldr.w	r9, [pc, #108]	; 2910 <nrfx_gpio_handler+0x90>
    28a4:	f8df a06c 	ldr.w	sl, [pc, #108]	; 2914 <nrfx_gpio_handler+0x94>
}

NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;
    28a8:	f000 001f 	and.w	r0, r0, #31
	gpio_fire_callbacks(list, port, BIT(pin));
    28ac:	2601      	movs	r6, #1
    28ae:	2d00      	cmp	r5, #0
    28b0:	fa06 f600 	lsl.w	r6, r6, r0
	return node->next;
    28b4:	bf38      	it	cc
    28b6:	2500      	movcc	r5, #0
		if (cb->pin_mask & pins) {
    28b8:	68a3      	ldr	r3, [r4, #8]
    28ba:	421e      	tst	r6, r3
    28bc:	d014      	beq.n	28e8 <nrfx_gpio_handler+0x68>
			__ASSERT(cb->handler, "No callback handler!");
    28be:	6863      	ldr	r3, [r4, #4]
    28c0:	b963      	cbnz	r3, 28dc <nrfx_gpio_handler+0x5c>
    28c2:	4649      	mov	r1, r9
    28c4:	2345      	movs	r3, #69	; 0x45
    28c6:	4642      	mov	r2, r8
    28c8:	4650      	mov	r0, sl
    28ca:	f004 f9c7 	bl	6c5c <printk>
    28ce:	480d      	ldr	r0, [pc, #52]	; (2904 <nrfx_gpio_handler+0x84>)
    28d0:	f004 f9c4 	bl	6c5c <printk>
    28d4:	2145      	movs	r1, #69	; 0x45
    28d6:	4640      	mov	r0, r8
    28d8:	f004 f8ec 	bl	6ab4 <assert_post_action>
			cb->handler(port, cb, cb->pin_mask & pins);
    28dc:	e9d4 3201 	ldrd	r3, r2, [r4, #4]
    28e0:	4621      	mov	r1, r4
    28e2:	4032      	ands	r2, r6
    28e4:	4638      	mov	r0, r7
    28e6:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    28e8:	2d00      	cmp	r5, #0
    28ea:	d0cf      	beq.n	288c <nrfx_gpio_handler+0xc>
    28ec:	682b      	ldr	r3, [r5, #0]
    28ee:	2b00      	cmp	r3, #0
    28f0:	bf38      	it	cc
    28f2:	2300      	movcc	r3, #0
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    28f4:	462c      	mov	r4, r5
    28f6:	461d      	mov	r5, r3
    28f8:	e7de      	b.n	28b8 <nrfx_gpio_handler+0x38>
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    28fa:	4f03      	ldr	r7, [pc, #12]	; (2908 <nrfx_gpio_handler+0x88>)
    28fc:	e7c9      	b.n	2892 <nrfx_gpio_handler+0x12>
    28fe:	bf00      	nop
    2900:	000071ec 	.word	0x000071ec
    2904:	00007d27 	.word	0x00007d27
    2908:	00007204 	.word	0x00007204
    290c:	00007cd0 	.word	0x00007cd0
    2910:	00007d3e 	.word	0x00007d3e
    2914:	00007624 	.word	0x00007624

00002918 <gpio_nrfx_pin_interrupt_configure>:
{
    2918:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    291a:	6840      	ldr	r0, [r0, #4]
    291c:	7b05      	ldrb	r5, [r0, #12]
    291e:	f001 041f 	and.w	r4, r1, #31
	if (mode == GPIO_INT_MODE_DISABLED) {
    2922:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    2926:	ea44 1445 	orr.w	r4, r4, r5, lsl #5
	if (mode == GPIO_INT_MODE_DISABLED) {
    292a:	f04f 0500 	mov.w	r5, #0
    292e:	d104      	bne.n	293a <gpio_nrfx_pin_interrupt_configure+0x22>
		nrfx_gpiote_trigger_disable(abs_pin);
    2930:	4620      	mov	r0, r4
    2932:	f001 fa2b 	bl	3d8c <nrfx_gpiote_trigger_disable>
	return 0;
    2936:	2000      	movs	r0, #0
    2938:	e054      	b.n	29e4 <gpio_nrfx_pin_interrupt_configure+0xcc>
	if (mode == GPIO_INT_MODE_LEVEL) {
    293a:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
	nrfx_gpiote_trigger_config_t trigger_config = {
    293e:	e9cd 5502 	strd	r5, r5, [sp, #8]
	if (mode == GPIO_INT_MODE_LEVEL) {
    2942:	d151      	bne.n	29e8 <gpio_nrfx_pin_interrupt_configure+0xd0>
		return trig == GPIO_INT_TRIG_LOW ? NRFX_GPIOTE_TRIGGER_LOW :
    2944:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
    2948:	bf0c      	ite	eq
    294a:	2304      	moveq	r3, #4
    294c:	2305      	movne	r3, #5
	nrfx_gpiote_trigger_config_t trigger_config = {
    294e:	f88d 3008 	strb.w	r3, [sp, #8]
	if (!(BIT(pin) & get_port_cfg(port)->edge_sense) &&
    2952:	6883      	ldr	r3, [r0, #8]
    2954:	fa23 f101 	lsr.w	r1, r3, r1
    2958:	f011 0101 	ands.w	r1, r1, #1
    295c:	d155      	bne.n	2a0a <gpio_nrfx_pin_interrupt_configure+0xf2>
    295e:	f5b2 3fa0 	cmp.w	r2, #81920	; 0x14000
    2962:	d152      	bne.n	2a0a <gpio_nrfx_pin_interrupt_configure+0xf2>
    switch (port)
    2964:	0966      	lsrs	r6, r4, #5
    2966:	d04a      	beq.n	29fe <gpio_nrfx_pin_interrupt_configure+0xe6>
            mask = P1_FEATURE_PINS_PRESENT;
    2968:	f64f 73ff 	movw	r3, #65535	; 0xffff
    296c:	2e01      	cmp	r6, #1
    296e:	bf08      	it	eq
    2970:	4619      	moveq	r1, r3
    pin_number &= 0x1F;
    2972:	f004 051f 	and.w	r5, r4, #31
    return (mask & (1UL << pin_number)) ? true : false;
    2976:	40e9      	lsrs	r1, r5
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    2978:	07ca      	lsls	r2, r1, #31
    297a:	d40b      	bmi.n	2994 <gpio_nrfx_pin_interrupt_configure+0x7c>
    297c:	492b      	ldr	r1, [pc, #172]	; (2a2c <gpio_nrfx_pin_interrupt_configure+0x114>)
    297e:	482c      	ldr	r0, [pc, #176]	; (2a30 <gpio_nrfx_pin_interrupt_configure+0x118>)
    2980:	4a2c      	ldr	r2, [pc, #176]	; (2a34 <gpio_nrfx_pin_interrupt_configure+0x11c>)
    2982:	f240 2329 	movw	r3, #553	; 0x229
    2986:	f004 f969 	bl	6c5c <printk>
    298a:	482a      	ldr	r0, [pc, #168]	; (2a34 <gpio_nrfx_pin_interrupt_configure+0x11c>)
    298c:	f240 2129 	movw	r1, #553	; 0x229
    2990:	f004 f890 	bl	6ab4 <assert_post_action>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2994:	b16e      	cbz	r6, 29b2 <gpio_nrfx_pin_interrupt_configure+0x9a>
    2996:	2e01      	cmp	r6, #1
    2998:	d034      	beq.n	2a04 <gpio_nrfx_pin_interrupt_configure+0xec>
            NRFX_ASSERT(0);
    299a:	4927      	ldr	r1, [pc, #156]	; (2a38 <gpio_nrfx_pin_interrupt_configure+0x120>)
    299c:	4824      	ldr	r0, [pc, #144]	; (2a30 <gpio_nrfx_pin_interrupt_configure+0x118>)
    299e:	4a25      	ldr	r2, [pc, #148]	; (2a34 <gpio_nrfx_pin_interrupt_configure+0x11c>)
    29a0:	f240 232e 	movw	r3, #558	; 0x22e
    29a4:	f004 f95a 	bl	6c5c <printk>
    29a8:	4822      	ldr	r0, [pc, #136]	; (2a34 <gpio_nrfx_pin_interrupt_configure+0x11c>)
    29aa:	f240 212e 	movw	r1, #558	; 0x22e
    29ae:	f004 f881 	bl	6ab4 <assert_post_action>
        case 0: return NRF_P0;
    29b2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    29b6:	f505 75e0 	add.w	r5, r5, #448	; 0x1c0
    29ba:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
    29be:	07db      	lsls	r3, r3, #31
    29c0:	d423      	bmi.n	2a0a <gpio_nrfx_pin_interrupt_configure+0xf2>
		err = nrfx_gpiote_channel_get(abs_pin, &ch);
    29c2:	f10d 0507 	add.w	r5, sp, #7
    29c6:	4629      	mov	r1, r5
    29c8:	4620      	mov	r0, r4
    29ca:	f001 f909 	bl	3be0 <nrfx_gpiote_channel_get>
		if (err == NRFX_ERROR_INVALID_PARAM) {
    29ce:	4b1b      	ldr	r3, [pc, #108]	; (2a3c <gpio_nrfx_pin_interrupt_configure+0x124>)
    29d0:	4298      	cmp	r0, r3
    29d2:	d119      	bne.n	2a08 <gpio_nrfx_pin_interrupt_configure+0xf0>
			err = nrfx_gpiote_channel_alloc(&ch);
    29d4:	4628      	mov	r0, r5
    29d6:	f001 f963 	bl	3ca0 <nrfx_gpiote_channel_alloc>
			if (err != NRFX_SUCCESS) {
    29da:	4b19      	ldr	r3, [pc, #100]	; (2a40 <gpio_nrfx_pin_interrupt_configure+0x128>)
    29dc:	4298      	cmp	r0, r3
    29de:	d013      	beq.n	2a08 <gpio_nrfx_pin_interrupt_configure+0xf0>
				return -ENOMEM;
    29e0:	f06f 000b 	mvn.w	r0, #11
}
    29e4:	b004      	add	sp, #16
    29e6:	bd70      	pop	{r4, r5, r6, pc}
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    29e8:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
    29ec:	d005      	beq.n	29fa <gpio_nrfx_pin_interrupt_configure+0xe2>
    29ee:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
    29f2:	bf0c      	ite	eq
    29f4:	2302      	moveq	r3, #2
    29f6:	2301      	movne	r3, #1
    29f8:	e7a9      	b.n	294e <gpio_nrfx_pin_interrupt_configure+0x36>
    29fa:	2303      	movs	r3, #3
    29fc:	e7a7      	b.n	294e <gpio_nrfx_pin_interrupt_configure+0x36>
            mask = P0_FEATURE_PINS_PRESENT;
    29fe:	f04f 31ff 	mov.w	r1, #4294967295
    2a02:	e7b6      	b.n	2972 <gpio_nrfx_pin_interrupt_configure+0x5a>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2a04:	4b0f      	ldr	r3, [pc, #60]	; (2a44 <gpio_nrfx_pin_interrupt_configure+0x12c>)
    2a06:	e7d6      	b.n	29b6 <gpio_nrfx_pin_interrupt_configure+0x9e>
		trigger_config.p_in_channel = &ch;
    2a08:	9503      	str	r5, [sp, #12]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    2a0a:	2300      	movs	r3, #0
    2a0c:	4619      	mov	r1, r3
    2a0e:	aa02      	add	r2, sp, #8
    2a10:	4620      	mov	r0, r4
    2a12:	f000 ffc7 	bl	39a4 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    2a16:	4b0a      	ldr	r3, [pc, #40]	; (2a40 <gpio_nrfx_pin_interrupt_configure+0x128>)
    2a18:	4298      	cmp	r0, r3
    2a1a:	d104      	bne.n	2a26 <gpio_nrfx_pin_interrupt_configure+0x10e>
	nrfx_gpiote_trigger_enable(abs_pin, true);
    2a1c:	2101      	movs	r1, #1
    2a1e:	4620      	mov	r0, r4
    2a20:	f001 f944 	bl	3cac <nrfx_gpiote_trigger_enable>
    2a24:	e787      	b.n	2936 <gpio_nrfx_pin_interrupt_configure+0x1e>
		return -EIO;
    2a26:	f06f 0004 	mvn.w	r0, #4
    2a2a:	e7db      	b.n	29e4 <gpio_nrfx_pin_interrupt_configure+0xcc>
    2a2c:	00007d7d 	.word	0x00007d7d
    2a30:	00007624 	.word	0x00007624
    2a34:	00007d4a 	.word	0x00007d4a
    2a38:	00007879 	.word	0x00007879
    2a3c:	0bad0004 	.word	0x0bad0004
    2a40:	0bad0000 	.word	0x0bad0000
    2a44:	50000300 	.word	0x50000300

00002a48 <gpio_nrfx_init>:

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
    2a48:	b510      	push	{r4, lr}
	nrfx_err_t err;

	if (nrfx_gpiote_is_init()) {
    2a4a:	f001 f919 	bl	3c80 <nrfx_gpiote_is_init>
    2a4e:	4604      	mov	r4, r0
    2a50:	b968      	cbnz	r0, 2a6e <gpio_nrfx_init+0x26>
		return 0;
	}

	err = nrfx_gpiote_init(0/*not used*/);
    2a52:	f001 f8ed 	bl	3c30 <nrfx_gpiote_init>
	if (err != NRFX_SUCCESS) {
    2a56:	4b08      	ldr	r3, [pc, #32]	; (2a78 <gpio_nrfx_init+0x30>)
    2a58:	4298      	cmp	r0, r3
    2a5a:	d10a      	bne.n	2a72 <gpio_nrfx_init+0x2a>
		return -EIO;
	}

	nrfx_gpiote_global_callback_set(nrfx_gpio_handler, NULL);
    2a5c:	4807      	ldr	r0, [pc, #28]	; (2a7c <gpio_nrfx_init+0x34>)
    2a5e:	4621      	mov	r1, r4
    2a60:	f001 f8b8 	bl	3bd4 <nrfx_gpiote_global_callback_set>

	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    2a64:	4622      	mov	r2, r4
    2a66:	2105      	movs	r1, #5
    2a68:	2006      	movs	r0, #6
    2a6a:	f7ff f829 	bl	1ac0 <z_arm_irq_priority_set>
		return 0;
    2a6e:	2000      	movs	r0, #0
		    nrfx_isr, nrfx_gpiote_irq_handler, 0);

	return 0;
}
    2a70:	bd10      	pop	{r4, pc}
		return -EIO;
    2a72:	f06f 0004 	mvn.w	r0, #4
    2a76:	e7fb      	b.n	2a70 <gpio_nrfx_init+0x28>
    2a78:	0bad0000 	.word	0x0bad0000
    2a7c:	00002881 	.word	0x00002881

00002a80 <gpio_nrfx_pin_configure>:
{
    2a80:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	const struct gpio_nrfx_cfg *cfg = get_port_cfg(port);
    2a84:	6847      	ldr	r7, [r0, #4]
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    2a86:	7b3b      	ldrb	r3, [r7, #12]
    2a88:	f001 051f 	and.w	r5, r1, #31
{
    2a8c:	b085      	sub	sp, #20
    2a8e:	460e      	mov	r6, r1
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    2a90:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
	if (flags == GPIO_DISCONNECTED) {
    2a94:	4614      	mov	r4, r2
    2a96:	b9ca      	cbnz	r2, 2acc <gpio_nrfx_pin_configure+0x4c>
	err = nrfx_gpiote_channel_get(pin, &ch);
    2a98:	a902      	add	r1, sp, #8
    2a9a:	4628      	mov	r0, r5
    2a9c:	f001 f8a0 	bl	3be0 <nrfx_gpiote_channel_get>
    2aa0:	4604      	mov	r4, r0
	err = nrfx_gpiote_pin_uninit(pin);
    2aa2:	4628      	mov	r0, r5
    2aa4:	f001 f994 	bl	3dd0 <nrfx_gpiote_pin_uninit>
	if (err != NRFX_SUCCESS) {
    2aa8:	4b48      	ldr	r3, [pc, #288]	; (2bcc <gpio_nrfx_pin_configure+0x14c>)
    2aaa:	4298      	cmp	r0, r3
    2aac:	d004      	beq.n	2ab8 <gpio_nrfx_pin_configure+0x38>
		return -EIO;
    2aae:	f06f 0004 	mvn.w	r0, #4
}
    2ab2:	b005      	add	sp, #20
    2ab4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if (free_ch) {
    2ab8:	4284      	cmp	r4, r0
    2aba:	d105      	bne.n	2ac8 <gpio_nrfx_pin_configure+0x48>
		err = nrfx_gpiote_channel_free(ch);
    2abc:	f89d 0008 	ldrb.w	r0, [sp, #8]
    2ac0:	f001 f8e8 	bl	3c94 <nrfx_gpiote_channel_free>
	return (err != NRFX_SUCCESS) ? -EIO : 0;
    2ac4:	42a0      	cmp	r0, r4
    2ac6:	d1f2      	bne.n	2aae <gpio_nrfx_pin_configure+0x2e>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    2ac8:	2000      	movs	r0, #0
    2aca:	e7f2      	b.n	2ab2 <gpio_nrfx_pin_configure+0x32>
	nrfx_gpiote_trigger_config_t trigger_config = {
    2acc:	f04f 0900 	mov.w	r9, #0
	err = nrfx_gpiote_channel_get(pin, &ch);
    2ad0:	f10d 0103 	add.w	r1, sp, #3
    2ad4:	4630      	mov	r0, r6
	nrfx_gpiote_trigger_config_t trigger_config = {
    2ad6:	e9cd 9902 	strd	r9, r9, [sp, #8]
	err = nrfx_gpiote_channel_get(pin, &ch);
    2ada:	f001 f881 	bl	3be0 <nrfx_gpiote_channel_get>
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    2ade:	464b      	mov	r3, r9
	err = nrfx_gpiote_channel_get(pin, &ch);
    2ae0:	4680      	mov	r8, r0
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    2ae2:	aa02      	add	r2, sp, #8
    2ae4:	4649      	mov	r1, r9
    2ae6:	4628      	mov	r0, r5
    2ae8:	f000 ff5c 	bl	39a4 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    2aec:	4b37      	ldr	r3, [pc, #220]	; (2bcc <gpio_nrfx_pin_configure+0x14c>)
    2aee:	4298      	cmp	r0, r3
    2af0:	d002      	beq.n	2af8 <gpio_nrfx_pin_configure+0x78>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    2af2:	f06f 0015 	mvn.w	r0, #21
    2af6:	e7dc      	b.n	2ab2 <gpio_nrfx_pin_configure+0x32>
	if (free_ch) {
    2af8:	4580      	cmp	r8, r0
    2afa:	d103      	bne.n	2b04 <gpio_nrfx_pin_configure+0x84>
		err = nrfx_gpiote_channel_free(ch);
    2afc:	f89d 0003 	ldrb.w	r0, [sp, #3]
    2b00:	f001 f8c8 	bl	3c94 <nrfx_gpiote_channel_free>
	if (flags & GPIO_OUTPUT) {
    2b04:	05a3      	lsls	r3, r4, #22
    2b06:	d54e      	bpl.n	2ba6 <gpio_nrfx_pin_configure+0x126>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    2b08:	4b31      	ldr	r3, [pc, #196]	; (2bd0 <gpio_nrfx_pin_configure+0x150>)
    2b0a:	4a32      	ldr	r2, [pc, #200]	; (2bd4 <gpio_nrfx_pin_configure+0x154>)
    2b0c:	4023      	ands	r3, r4
    2b0e:	4293      	cmp	r3, r2
    2b10:	d03a      	beq.n	2b88 <gpio_nrfx_pin_configure+0x108>
    2b12:	d80c      	bhi.n	2b2e <gpio_nrfx_pin_configure+0xae>
    2b14:	2b06      	cmp	r3, #6
    2b16:	d014      	beq.n	2b42 <gpio_nrfx_pin_configure+0xc2>
    2b18:	d804      	bhi.n	2b24 <gpio_nrfx_pin_configure+0xa4>
    2b1a:	b193      	cbz	r3, 2b42 <gpio_nrfx_pin_configure+0xc2>
    2b1c:	2b02      	cmp	r3, #2
    2b1e:	d1e8      	bne.n	2af2 <gpio_nrfx_pin_configure+0x72>
    2b20:	2304      	movs	r3, #4
    2b22:	e00e      	b.n	2b42 <gpio_nrfx_pin_configure+0xc2>
    2b24:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    2b28:	d1e3      	bne.n	2af2 <gpio_nrfx_pin_configure+0x72>
		*drive = NRF_GPIO_PIN_H0S1;
    2b2a:	2301      	movs	r3, #1
    2b2c:	e009      	b.n	2b42 <gpio_nrfx_pin_configure+0xc2>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    2b2e:	4a2a      	ldr	r2, [pc, #168]	; (2bd8 <gpio_nrfx_pin_configure+0x158>)
    2b30:	4293      	cmp	r3, r2
    2b32:	d02b      	beq.n	2b8c <gpio_nrfx_pin_configure+0x10c>
    2b34:	f5b3 0fa0 	cmp.w	r3, #5242880	; 0x500000
    2b38:	d02a      	beq.n	2b90 <gpio_nrfx_pin_configure+0x110>
    2b3a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
    2b3e:	d1d8      	bne.n	2af2 <gpio_nrfx_pin_configure+0x72>
		*drive = NRF_GPIO_PIN_S0H1;
    2b40:	2302      	movs	r3, #2
		nrfx_gpiote_output_config_t output_config = {
    2b42:	f88d 3004 	strb.w	r3, [sp, #4]
				NRF_GPIO_PIN_INPUT_CONNECT :
    2b46:	f484 7380 	eor.w	r3, r4, #256	; 0x100
    2b4a:	f3c3 2300 	ubfx	r3, r3, #8, #1
	if (flags & GPIO_PULL_UP) {
    2b4e:	06e0      	lsls	r0, r4, #27
		nrfx_gpiote_output_config_t output_config = {
    2b50:	f88d 3005 	strb.w	r3, [sp, #5]
		return NRF_GPIO_PIN_PULLDOWN;
    2b54:	bf54      	ite	pl
    2b56:	f3c4 1340 	ubfxpl	r3, r4, #5, #1
		return NRF_GPIO_PIN_PULLUP;
    2b5a:	2303      	movmi	r3, #3
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    2b5c:	0521      	lsls	r1, r4, #20
		nrfx_gpiote_output_config_t output_config = {
    2b5e:	f88d 3006 	strb.w	r3, [sp, #6]
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    2b62:	d517      	bpl.n	2b94 <gpio_nrfx_pin_configure+0x114>
			nrf_gpio_port_out_set(cfg->port, BIT(pin));
    2b64:	687b      	ldr	r3, [r7, #4]
    2b66:	2101      	movs	r1, #1
    2b68:	fa01 f606 	lsl.w	r6, r1, r6
    p_reg->OUTSET = set_mask;
    2b6c:	f8c3 6508 	str.w	r6, [r3, #1288]	; 0x508
		err = nrfx_gpiote_output_configure(abs_pin, &output_config, NULL);
    2b70:	2200      	movs	r2, #0
    2b72:	a901      	add	r1, sp, #4
    2b74:	4628      	mov	r0, r5
    2b76:	f000 ffbd 	bl	3af4 <nrfx_gpiote_output_configure>
		return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    2b7a:	4b14      	ldr	r3, [pc, #80]	; (2bcc <gpio_nrfx_pin_configure+0x14c>)
    2b7c:	4298      	cmp	r0, r3
    2b7e:	bf14      	ite	ne
    2b80:	f06f 0015 	mvnne.w	r0, #21
    2b84:	2000      	moveq	r0, #0
    2b86:	e794      	b.n	2ab2 <gpio_nrfx_pin_configure+0x32>
		*drive = NRF_GPIO_PIN_H0D1;
    2b88:	2307      	movs	r3, #7
    2b8a:	e7da      	b.n	2b42 <gpio_nrfx_pin_configure+0xc2>
		*drive = NRF_GPIO_PIN_D0H1;
    2b8c:	2305      	movs	r3, #5
    2b8e:	e7d8      	b.n	2b42 <gpio_nrfx_pin_configure+0xc2>
		*drive = NRF_GPIO_PIN_H0H1;
    2b90:	2303      	movs	r3, #3
    2b92:	e7d6      	b.n	2b42 <gpio_nrfx_pin_configure+0xc2>
		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
    2b94:	0562      	lsls	r2, r4, #21
			nrf_gpio_port_out_clear(cfg->port, BIT(pin));
    2b96:	bf41      	itttt	mi
    2b98:	687b      	ldrmi	r3, [r7, #4]
    2b9a:	2101      	movmi	r1, #1
    2b9c:	fa01 f606 	lslmi.w	r6, r1, r6
    p_reg->OUTCLR = clr_mask;
    2ba0:	f8c3 650c 	strmi.w	r6, [r3, #1292]	; 0x50c
}
    2ba4:	e7e4      	b.n	2b70 <gpio_nrfx_pin_configure+0xf0>
	if (flags & GPIO_PULL_UP) {
    2ba6:	06e3      	lsls	r3, r4, #27
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    2ba8:	f04f 0300 	mov.w	r3, #0
		return NRF_GPIO_PIN_PULLUP;
    2bac:	bf54      	ite	pl
    2bae:	f3c4 1440 	ubfxpl	r4, r4, #5, #1
    2bb2:	2403      	movmi	r4, #3
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    2bb4:	461a      	mov	r2, r3
    2bb6:	a901      	add	r1, sp, #4
    2bb8:	4628      	mov	r0, r5
	nrfx_gpiote_input_config_t input_config = {
    2bba:	f88d 4004 	strb.w	r4, [sp, #4]
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    2bbe:	f000 fef1 	bl	39a4 <nrfx_gpiote_input_configure>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    2bc2:	4b02      	ldr	r3, [pc, #8]	; (2bcc <gpio_nrfx_pin_configure+0x14c>)
    2bc4:	4298      	cmp	r0, r3
    2bc6:	f43f af7f 	beq.w	2ac8 <gpio_nrfx_pin_configure+0x48>
    2bca:	e792      	b.n	2af2 <gpio_nrfx_pin_configure+0x72>
    2bcc:	0bad0000 	.word	0x0bad0000
    2bd0:	00f00006 	.word	0x00f00006
    2bd4:	00100006 	.word	0x00100006
    2bd8:	00400002 	.word	0x00400002

00002bdc <uarte_nrfx_configure>:
	return 0;
}

static int uarte_nrfx_configure(const struct device *dev,
				const struct uart_config *cfg)
{
    2bdc:	b5f0      	push	{r4, r5, r6, r7, lr}
	nrf_uarte_config_t uarte_cfg;

#if defined(UARTE_CONFIG_STOP_Msk)
	switch (cfg->stop_bits) {
    2bde:	794b      	ldrb	r3, [r1, #5]
    2be0:	2b01      	cmp	r3, #1
    2be2:	d026      	beq.n	2c32 <uarte_nrfx_configure+0x56>
    2be4:	2b03      	cmp	r3, #3
    2be6:	d121      	bne.n	2c2c <uarte_nrfx_configure+0x50>
	case UART_CFG_STOP_BITS_1:
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
		break;
	case UART_CFG_STOP_BITS_2:
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
    2be8:	2610      	movs	r6, #16
	if (cfg->stop_bits != UART_CFG_STOP_BITS_1) {
		return -ENOTSUP;
	}
#endif

	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    2bea:	798b      	ldrb	r3, [r1, #6]
    2bec:	2b03      	cmp	r3, #3
    2bee:	d11d      	bne.n	2c2c <uarte_nrfx_configure+0x50>
		return -ENOTSUP;
	}

	switch (cfg->flow_ctrl) {
    2bf0:	79cc      	ldrb	r4, [r1, #7]
    2bf2:	b10c      	cbz	r4, 2bf8 <uarte_nrfx_configure+0x1c>
    2bf4:	2c01      	cmp	r4, #1
    2bf6:	d119      	bne.n	2c2c <uarte_nrfx_configure+0x50>
	}

#if defined(UARTE_CONFIG_PARITYTYPE_Msk)
	uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_EVEN;
#endif
	switch (cfg->parity) {
    2bf8:	790a      	ldrb	r2, [r1, #4]
    2bfa:	b112      	cbz	r2, 2c02 <uarte_nrfx_configure+0x26>
    2bfc:	2a02      	cmp	r2, #2
    2bfe:	d115      	bne.n	2c2c <uarte_nrfx_configure+0x50>
	case UART_CFG_PARITY_NONE:
		uarte_cfg.parity = NRF_UARTE_PARITY_EXCLUDED;
		break;
	case UART_CFG_PARITY_EVEN:
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    2c00:	220e      	movs	r2, #14
#endif
	default:
		return -ENOTSUP;
	}

	if (baudrate_set(dev, cfg->baudrate) != 0) {
    2c02:	680b      	ldr	r3, [r1, #0]
	return config->uarte_regs;
    2c04:	6845      	ldr	r5, [r0, #4]
	switch (baudrate) {
    2c06:	f5b3 4f16 	cmp.w	r3, #38400	; 0x9600
	return config->uarte_regs;
    2c0a:	682d      	ldr	r5, [r5, #0]
	switch (baudrate) {
    2c0c:	d065      	beq.n	2cda <uarte_nrfx_configure+0xfe>
    2c0e:	d82d      	bhi.n	2c6c <uarte_nrfx_configure+0x90>
    2c10:	f5b3 5f16 	cmp.w	r3, #9600	; 0x2580
    2c14:	d064      	beq.n	2ce0 <uarte_nrfx_configure+0x104>
    2c16:	d816      	bhi.n	2c46 <uarte_nrfx_configure+0x6a>
    2c18:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
    2c1c:	d062      	beq.n	2ce4 <uarte_nrfx_configure+0x108>
    2c1e:	d80a      	bhi.n	2c36 <uarte_nrfx_configure+0x5a>
    2c20:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
    2c24:	d061      	beq.n	2cea <uarte_nrfx_configure+0x10e>
    2c26:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
    2c2a:	d061      	beq.n	2cf0 <uarte_nrfx_configure+0x114>
    2c2c:	f06f 0085 	mvn.w	r0, #133	; 0x85
    2c30:	e052      	b.n	2cd8 <uarte_nrfx_configure+0xfc>
	switch (cfg->stop_bits) {
    2c32:	2600      	movs	r6, #0
    2c34:	e7d9      	b.n	2bea <uarte_nrfx_configure+0xe>
	switch (baudrate) {
    2c36:	f5b3 6f16 	cmp.w	r3, #2400	; 0x960
    2c3a:	d05c      	beq.n	2cf6 <uarte_nrfx_configure+0x11a>
    2c3c:	f5b3 5f96 	cmp.w	r3, #4800	; 0x12c0
    2c40:	d1f4      	bne.n	2c2c <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    2c42:	4b37      	ldr	r3, [pc, #220]	; (2d20 <uarte_nrfx_configure+0x144>)
    2c44:	e03c      	b.n	2cc0 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    2c46:	f5b3 4fe1 	cmp.w	r3, #28800	; 0x7080
    2c4a:	d057      	beq.n	2cfc <uarte_nrfx_configure+0x120>
    2c4c:	d807      	bhi.n	2c5e <uarte_nrfx_configure+0x82>
    2c4e:	f5b3 5f61 	cmp.w	r3, #14400	; 0x3840
    2c52:	d055      	beq.n	2d00 <uarte_nrfx_configure+0x124>
    2c54:	f5b3 4f96 	cmp.w	r3, #19200	; 0x4b00
    2c58:	d1e8      	bne.n	2c2c <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    2c5a:	4b32      	ldr	r3, [pc, #200]	; (2d24 <uarte_nrfx_configure+0x148>)
    2c5c:	e030      	b.n	2cc0 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    2c5e:	f647 2712 	movw	r7, #31250	; 0x7a12
    2c62:	42bb      	cmp	r3, r7
    2c64:	d1e2      	bne.n	2c2c <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    2c66:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    2c6a:	e029      	b.n	2cc0 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    2c6c:	f5b3 3f61 	cmp.w	r3, #230400	; 0x38400
    2c70:	d048      	beq.n	2d04 <uarte_nrfx_configure+0x128>
    2c72:	d813      	bhi.n	2c9c <uarte_nrfx_configure+0xc0>
    2c74:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
    2c78:	d047      	beq.n	2d0a <uarte_nrfx_configure+0x12e>
    2c7a:	d809      	bhi.n	2c90 <uarte_nrfx_configure+0xb4>
    2c7c:	f64d 27c0 	movw	r7, #56000	; 0xdac0
    2c80:	42bb      	cmp	r3, r7
    2c82:	d044      	beq.n	2d0e <uarte_nrfx_configure+0x132>
    2c84:	f5b3 4f61 	cmp.w	r3, #57600	; 0xe100
    2c88:	d1d0      	bne.n	2c2c <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    2c8a:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    2c8e:	e017      	b.n	2cc0 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    2c90:	f5b3 3fe1 	cmp.w	r3, #115200	; 0x1c200
    2c94:	d1ca      	bne.n	2c2c <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    2c96:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    2c9a:	e011      	b.n	2cc0 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    2c9c:	f5b3 2f61 	cmp.w	r3, #921600	; 0xe1000
    2ca0:	d038      	beq.n	2d14 <uarte_nrfx_configure+0x138>
    2ca2:	d808      	bhi.n	2cb6 <uarte_nrfx_configure+0xda>
    2ca4:	4f20      	ldr	r7, [pc, #128]	; (2d28 <uarte_nrfx_configure+0x14c>)
    2ca6:	42bb      	cmp	r3, r7
    2ca8:	d037      	beq.n	2d1a <uarte_nrfx_configure+0x13e>
    2caa:	f5b3 2fe1 	cmp.w	r3, #460800	; 0x70800
    2cae:	d1bd      	bne.n	2c2c <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    2cb0:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    2cb4:	e004      	b.n	2cc0 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    2cb6:	4f1d      	ldr	r7, [pc, #116]	; (2d2c <uarte_nrfx_configure+0x150>)
    2cb8:	42bb      	cmp	r3, r7
    2cba:	d1b7      	bne.n	2c2c <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    2cbc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    2cc0:	f8c5 3524 	str.w	r3, [r5, #1316]	; 0x524
		return -ENOTSUP;
	}

	nrf_uarte_configure(get_uarte_instance(dev), &uarte_cfg);

	get_dev_data(dev)->uart_config = *cfg;
    2cc4:	6903      	ldr	r3, [r0, #16]
    2cc6:	c903      	ldmia	r1, {r0, r1}
                    | (uint32_t)p_cfg->hwfc;
    2cc8:	4334      	orrs	r4, r6
    2cca:	4322      	orrs	r2, r4
    2ccc:	3304      	adds	r3, #4
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    2cce:	f8c5 256c 	str.w	r2, [r5, #1388]	; 0x56c
    2cd2:	e883 0003 	stmia.w	r3, {r0, r1}

	return 0;
    2cd6:	2000      	movs	r0, #0
}
    2cd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    2cda:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    2cde:	e7ef      	b.n	2cc0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    2ce0:	4b13      	ldr	r3, [pc, #76]	; (2d30 <uarte_nrfx_configure+0x154>)
    2ce2:	e7ed      	b.n	2cc0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    2ce4:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    2ce8:	e7ea      	b.n	2cc0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = 0x00014000;
    2cea:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    2cee:	e7e7      	b.n	2cc0 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    2cf0:	f44f 331c 	mov.w	r3, #159744	; 0x27000
    2cf4:	e7e4      	b.n	2cc0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    2cf6:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    2cfa:	e7e1      	b.n	2cc0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    2cfc:	4b0d      	ldr	r3, [pc, #52]	; (2d34 <uarte_nrfx_configure+0x158>)
    2cfe:	e7df      	b.n	2cc0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    2d00:	4b0d      	ldr	r3, [pc, #52]	; (2d38 <uarte_nrfx_configure+0x15c>)
    2d02:	e7dd      	b.n	2cc0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    2d04:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    2d08:	e7da      	b.n	2cc0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    2d0a:	4b0c      	ldr	r3, [pc, #48]	; (2d3c <uarte_nrfx_configure+0x160>)
    2d0c:	e7d8      	b.n	2cc0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    2d0e:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    2d12:	e7d5      	b.n	2cc0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    2d14:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    2d18:	e7d2      	b.n	2cc0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    2d1a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    2d1e:	e7cf      	b.n	2cc0 <uarte_nrfx_configure+0xe4>
    2d20:	0013b000 	.word	0x0013b000
    2d24:	004ea000 	.word	0x004ea000
    2d28:	0003d090 	.word	0x0003d090
    2d2c:	000f4240 	.word	0x000f4240
    2d30:	00275000 	.word	0x00275000
    2d34:	0075c000 	.word	0x0075c000
    2d38:	003af000 	.word	0x003af000
    2d3c:	013a9000 	.word	0x013a9000

00002d40 <nrf_gpio_pin_port_decode>:
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    2d40:	6802      	ldr	r2, [r0, #0]
    switch (port)
    2d42:	0953      	lsrs	r3, r2, #5
{
    2d44:	b510      	push	{r4, lr}
    2d46:	4604      	mov	r4, r0
    switch (port)
    2d48:	d02c      	beq.n	2da4 <nrf_gpio_pin_port_decode+0x64>
    2d4a:	2b01      	cmp	r3, #1
    uint32_t mask = 0;
    2d4c:	f64f 73ff 	movw	r3, #65535	; 0xffff
    2d50:	bf18      	it	ne
    2d52:	2300      	movne	r3, #0
    pin_number &= 0x1F;
    2d54:	f002 021f 	and.w	r2, r2, #31
    return (mask & (1UL << pin_number)) ? true : false;
    2d58:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    2d5a:	07db      	lsls	r3, r3, #31
    2d5c:	d40b      	bmi.n	2d76 <nrf_gpio_pin_port_decode+0x36>
    2d5e:	4914      	ldr	r1, [pc, #80]	; (2db0 <nrf_gpio_pin_port_decode+0x70>)
    2d60:	4814      	ldr	r0, [pc, #80]	; (2db4 <nrf_gpio_pin_port_decode+0x74>)
    2d62:	4a15      	ldr	r2, [pc, #84]	; (2db8 <nrf_gpio_pin_port_decode+0x78>)
    2d64:	f240 2329 	movw	r3, #553	; 0x229
    2d68:	f003 ff78 	bl	6c5c <printk>
    2d6c:	4812      	ldr	r0, [pc, #72]	; (2db8 <nrf_gpio_pin_port_decode+0x78>)
    2d6e:	f240 2129 	movw	r1, #553	; 0x229
    2d72:	f003 fe9f 	bl	6ab4 <assert_post_action>
    uint32_t pin_number = *p_pin;
    2d76:	6823      	ldr	r3, [r4, #0]
    *p_pin = pin_number & 0x1F;
    2d78:	f003 021f 	and.w	r2, r3, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2d7c:	095b      	lsrs	r3, r3, #5
    *p_pin = pin_number & 0x1F;
    2d7e:	6022      	str	r2, [r4, #0]
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2d80:	d00d      	beq.n	2d9e <nrf_gpio_pin_port_decode+0x5e>
    2d82:	2b01      	cmp	r3, #1
    2d84:	d011      	beq.n	2daa <nrf_gpio_pin_port_decode+0x6a>
            NRFX_ASSERT(0);
    2d86:	490d      	ldr	r1, [pc, #52]	; (2dbc <nrf_gpio_pin_port_decode+0x7c>)
    2d88:	480a      	ldr	r0, [pc, #40]	; (2db4 <nrf_gpio_pin_port_decode+0x74>)
    2d8a:	4a0b      	ldr	r2, [pc, #44]	; (2db8 <nrf_gpio_pin_port_decode+0x78>)
    2d8c:	f240 232e 	movw	r3, #558	; 0x22e
    2d90:	f003 ff64 	bl	6c5c <printk>
    2d94:	4808      	ldr	r0, [pc, #32]	; (2db8 <nrf_gpio_pin_port_decode+0x78>)
    2d96:	f240 212e 	movw	r1, #558	; 0x22e
    2d9a:	f003 fe8b 	bl	6ab4 <assert_post_action>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2d9e:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
}
    2da2:	bd10      	pop	{r4, pc}
    switch (port)
    2da4:	f04f 33ff 	mov.w	r3, #4294967295
    2da8:	e7d4      	b.n	2d54 <nrf_gpio_pin_port_decode+0x14>
        case 1: return NRF_P1;
    2daa:	4805      	ldr	r0, [pc, #20]	; (2dc0 <nrf_gpio_pin_port_decode+0x80>)
    2dac:	e7f9      	b.n	2da2 <nrf_gpio_pin_port_decode+0x62>
    2dae:	bf00      	nop
    2db0:	00007d7d 	.word	0x00007d7d
    2db4:	00007624 	.word	0x00007624
    2db8:	00007d4a 	.word	0x00007d4a
    2dbc:	00007879 	.word	0x00007879
    2dc0:	50000300 	.word	0x50000300

00002dc4 <uarte_nrfx_poll_out>:
 *
 * @param dev UARTE device struct
 * @param c Character to send
 */
static void uarte_nrfx_poll_out(const struct device *dev, unsigned char c)
{
    2dc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct uarte_nrfx_data *data = get_dev_data(dev);
    2dc6:	6906      	ldr	r6, [r0, #16]
{
    2dc8:	4605      	mov	r5, r0
    2dca:	460f      	mov	r7, r1
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    2dcc:	f004 f9bd 	bl	714a <k_is_in_isr>
    2dd0:	b910      	cbnz	r0, 2dd8 <uarte_nrfx_poll_out+0x14>
	return !z_sys_post_kernel;
    2dd2:	4b2c      	ldr	r3, [pc, #176]	; (2e84 <uarte_nrfx_poll_out+0xc0>)
	int key;

	if (isr_mode) {
    2dd4:	781b      	ldrb	r3, [r3, #0]
    2dd6:	b983      	cbnz	r3, 2dfa <uarte_nrfx_poll_out+0x36>
	__asm__ volatile(
    2dd8:	f04f 0320 	mov.w	r3, #32
    2ddc:	f3ef 8411 	mrs	r4, BASEPRI
    2de0:	f383 8812 	msr	BASEPRI_MAX, r3
    2de4:	f3bf 8f6f 	isb	sy
		while (1) {
			key = irq_lock();
			if (is_tx_ready(dev)) {
    2de8:	4628      	mov	r0, r5
    2dea:	f004 f88f 	bl	6f0c <is_tx_ready>
    2dee:	bb28      	cbnz	r0, 2e3c <uarte_nrfx_poll_out+0x78>
	__asm__ volatile(
    2df0:	f384 8811 	msr	BASEPRI, r4
    2df4:	f3bf 8f6f 	isb	sy
}
    2df8:	e7ee      	b.n	2dd8 <uarte_nrfx_poll_out+0x14>
{
    2dfa:	2464      	movs	r4, #100	; 0x64
		NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
    2dfc:	4628      	mov	r0, r5
    2dfe:	f004 f885 	bl	6f0c <is_tx_ready>
    2e02:	b970      	cbnz	r0, 2e22 <uarte_nrfx_poll_out+0x5e>
    2e04:	2001      	movs	r0, #1
    2e06:	f004 f8d3 	bl	6fb0 <nrfx_busy_wait>
    2e0a:	3c01      	subs	r4, #1
    2e0c:	d1f6      	bne.n	2dfc <uarte_nrfx_poll_out+0x38>
    2e0e:	2100      	movs	r1, #0
    2e10:	2021      	movs	r0, #33	; 0x21
    2e12:	f002 fe47 	bl	5aa4 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    2e16:	e7f0      	b.n	2dfa <uarte_nrfx_poll_out+0x36>
	__asm__ volatile(
    2e18:	f384 8811 	msr	BASEPRI, r4
    2e1c:	f3bf 8f6f 	isb	sy
}
    2e20:	e7f5      	b.n	2e0e <uarte_nrfx_poll_out+0x4a>
	__asm__ volatile(
    2e22:	f04f 0320 	mov.w	r3, #32
    2e26:	f3ef 8411 	mrs	r4, BASEPRI
    2e2a:	f383 8812 	msr	BASEPRI_MAX, r3
    2e2e:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    2e32:	4628      	mov	r0, r5
    2e34:	f004 f86a 	bl	6f0c <is_tx_ready>
    2e38:	2800      	cmp	r0, #0
    2e3a:	d0ed      	beq.n	2e18 <uarte_nrfx_poll_out+0x54>
		}
	} else {
		key = wait_tx_ready(dev);
	}

	data->char_out = c;
    2e3c:	f806 7f10 	strb.w	r7, [r6, #16]!
	const struct uarte_nrfx_config *config = get_dev_config(dev);
    2e40:	6869      	ldr	r1, [r5, #4]
	return config->uarte_regs;
    2e42:	680b      	ldr	r3, [r1, #0]
NRF_STATIC_INLINE void nrf_uarte_tx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t  const * p_buffer,
                                               size_t           length)
{
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    p_reg->TXD.MAXCNT = length;
    2e44:	2201      	movs	r2, #1
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    2e46:	f8c3 6544 	str.w	r6, [r3, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    2e4a:	f8c3 2548 	str.w	r2, [r3, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2e4e:	2200      	movs	r2, #0
    2e50:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    2e54:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    2e58:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
    2e5c:	f8d3 2158 	ldr.w	r2, [r3, #344]	; 0x158
	if (get_dev_config(dev)->flags & UARTE_CFG_FLAG_LOW_POWER) {
    2e60:	684a      	ldr	r2, [r1, #4]
    2e62:	06d2      	lsls	r2, r2, #27
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    2e64:	bf41      	itttt	mi
    2e66:	2208      	movmi	r2, #8
    2e68:	f8c3 2500 	strmi.w	r2, [r3, #1280]	; 0x500
    p_reg->INTENSET = mask;
    2e6c:	f44f 0280 	movmi.w	r2, #4194304	; 0x400000
    2e70:	f8c3 2304 	strmi.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2e74:	2201      	movs	r2, #1
    2e76:	609a      	str	r2, [r3, #8]
	__asm__ volatile(
    2e78:	f384 8811 	msr	BASEPRI, r4
    2e7c:	f3bf 8f6f 	isb	sy
	tx_start(dev, &data->char_out, 1);

	irq_unlock(key);
}
    2e80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2e82:	bf00      	nop
    2e84:	20000e35 	.word	0x20000e35

00002e88 <uarte_instance_init.isra.0>:
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));

	return 0;
}

static int uarte_instance_init(const struct device *dev,
    2e88:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
	const struct uarte_nrfx_config *config = get_dev_config(dev);
    2e8c:	f8d0 8004 	ldr.w	r8, [r0, #4]
			       uint8_t interrupts_active)
{
	int err;
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);
	struct uarte_nrfx_data *data = get_dev_data(dev);
    2e90:	6907      	ldr	r7, [r0, #16]
	return config->uarte_regs;
    2e92:	f8d8 4000 	ldr.w	r4, [r8]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    2e96:	2300      	movs	r3, #0
    2e98:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
	const struct uarte_nrfx_config *cfg = get_dev_config(dev);

	nrf_uarte_disable(uarte);

	data->dev = dev;
    2e9c:	6038      	str	r0, [r7, #0]
	const struct uarte_nrfx_config *cfg = get_dev_config(dev);
    2e9e:	6845      	ldr	r5, [r0, #4]
		if (cfg->tx_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    2ea0:	68eb      	ldr	r3, [r5, #12]
static int uarte_instance_init(const struct device *dev,
    2ea2:	4606      	mov	r6, r0
		if (cfg->tx_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    2ea4:	1c58      	adds	r0, r3, #1
    2ea6:	d013      	beq.n	2ed0 <uarte_instance_init.isra.0+0x48>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    2ea8:	a801      	add	r0, sp, #4
    2eaa:	9301      	str	r3, [sp, #4]
    2eac:	f7ff ff48 	bl	2d40 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    2eb0:	9a01      	ldr	r2, [sp, #4]
    2eb2:	2301      	movs	r3, #1
    2eb4:	4093      	lsls	r3, r2
    p_reg->OUTSET = set_mask;
    2eb6:	f8c0 3508 	str.w	r3, [r0, #1288]	; 0x508
    nrf_gpio_cfg(
    2eba:	68eb      	ldr	r3, [r5, #12]
    2ebc:	9301      	str	r3, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    2ebe:	a801      	add	r0, sp, #4
    2ec0:	f7ff ff3e 	bl	2d40 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    2ec4:	9b01      	ldr	r3, [sp, #4]
    2ec6:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    2eca:	2203      	movs	r2, #3
    2ecc:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
		if (cfg->rx_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    2ed0:	692b      	ldr	r3, [r5, #16]
    2ed2:	1c59      	adds	r1, r3, #1
    2ed4:	d011      	beq.n	2efa <uarte_instance_init.isra.0+0x72>
			nrf_gpio_cfg_input(cfg->rx_pin,
    2ed6:	7f2a      	ldrb	r2, [r5, #28]
    2ed8:	9301      	str	r3, [sp, #4]
    2eda:	2a00      	cmp	r2, #0
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    2edc:	a801      	add	r0, sp, #4
    2ede:	bf14      	ite	ne
    2ee0:	f04f 0903 	movne.w	r9, #3
    2ee4:	f04f 0900 	moveq.w	r9, #0
    2ee8:	f7ff ff2a 	bl	2d40 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    2eec:	9b01      	ldr	r3, [sp, #4]
    2eee:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    2ef2:	ea4f 0289 	mov.w	r2, r9, lsl #2
    reg->PIN_CNF[pin_number] = cnf;
    2ef6:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
		if (cfg->rts_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    2efa:	696b      	ldr	r3, [r5, #20]
    2efc:	1c5a      	adds	r2, r3, #1
    2efe:	d013      	beq.n	2f28 <uarte_instance_init.isra.0+0xa0>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    2f00:	a801      	add	r0, sp, #4
    2f02:	9301      	str	r3, [sp, #4]
    2f04:	f7ff ff1c 	bl	2d40 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    2f08:	9a01      	ldr	r2, [sp, #4]
    2f0a:	2301      	movs	r3, #1
    2f0c:	4093      	lsls	r3, r2
    p_reg->OUTSET = set_mask;
    2f0e:	f8c0 3508 	str.w	r3, [r0, #1288]	; 0x508
    nrf_gpio_cfg(
    2f12:	696b      	ldr	r3, [r5, #20]
    2f14:	9301      	str	r3, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    2f16:	a801      	add	r0, sp, #4
    2f18:	f7ff ff12 	bl	2d40 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    2f1c:	9b01      	ldr	r3, [sp, #4]
    2f1e:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    2f22:	2203      	movs	r2, #3
    2f24:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
		if (cfg->cts_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    2f28:	69ab      	ldr	r3, [r5, #24]
    2f2a:	1c58      	adds	r0, r3, #1
    2f2c:	d011      	beq.n	2f52 <uarte_instance_init.isra.0+0xca>
			nrf_gpio_cfg_input(cfg->cts_pin,
    2f2e:	7f6a      	ldrb	r2, [r5, #29]
    2f30:	9301      	str	r3, [sp, #4]
    2f32:	2a00      	cmp	r2, #0
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    2f34:	a801      	add	r0, sp, #4
    2f36:	bf14      	ite	ne
    2f38:	f04f 0903 	movne.w	r9, #3
    2f3c:	f04f 0900 	moveq.w	r9, #0
    2f40:	f7ff fefe 	bl	2d40 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    2f44:	9b01      	ldr	r3, [sp, #4]
    2f46:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    2f4a:	ea4f 0289 	mov.w	r2, r9, lsl #2
    reg->PIN_CNF[pin_number] = cnf;
    2f4e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
	nrf_uarte_txrx_pins_set(cfg->uarte_regs, cfg->tx_pin, cfg->rx_pin);
    2f52:	e9d5 1203 	ldrd	r1, r2, [r5, #12]
    2f56:	682b      	ldr	r3, [r5, #0]
    p_reg->PSEL.TXD = pseltxd;
    2f58:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
    p_reg->PSEL.RXD = pselrxd;
    2f5c:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
	nrf_uarte_hwfc_pins_set(cfg->uarte_regs, cfg->rts_pin, cfg->cts_pin);
    2f60:	e9d5 1205 	ldrd	r1, r2, [r5, #20]
    p_reg->PSEL.RTS = pselrts;
    2f64:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
	}
#else
	uarte_nrfx_pins_configure(dev, false);
#endif /* CONFIG_PINCTRL */

	err = uarte_nrfx_configure(dev, &get_dev_data(dev)->uart_config);
    2f68:	6931      	ldr	r1, [r6, #16]
    p_reg->PSEL.CTS = pselcts;
    2f6a:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
    2f6e:	3104      	adds	r1, #4
    2f70:	4630      	mov	r0, r6
    2f72:	f7ff fe33 	bl	2bdc <uarte_nrfx_configure>
	if (err) {
    2f76:	4605      	mov	r5, r0
    2f78:	2800      	cmp	r0, #0
    2f7a:	d146      	bne.n	300a <uarte_instance_init.isra.0+0x182>
		return err;
	}

	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
	    cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX) {
    2f7c:	f8d8 3004 	ldr.w	r3, [r8, #4]
	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
    2f80:	0799      	lsls	r1, r3, #30
    2f82:	d519      	bpl.n	2fb8 <uarte_instance_init.isra.0+0x130>
	ret = gppi_channel_alloc(&data->ppi_ch_endtx);
    2f84:	f107 0012 	add.w	r0, r7, #18
    2f88:	f001 f820 	bl	3fcc <nrfx_ppi_channel_alloc>
	if (ret != NRFX_SUCCESS) {
    2f8c:	4b22      	ldr	r3, [pc, #136]	; (3018 <uarte_instance_init.isra.0+0x190>)
    2f8e:	4298      	cmp	r0, r3
    2f90:	d13f      	bne.n	3012 <uarte_instance_init.isra.0+0x18a>
	nrfx_gppi_channel_endpoints_setup(data->ppi_ch_endtx,
    2f92:	7cb8      	ldrb	r0, [r7, #18]
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    2f94:	00c3      	lsls	r3, r0, #3
    2f96:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    2f9a:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
    return (uint32_t)p_reg + (uint32_t)task;
    2f9e:	f104 020c 	add.w	r2, r4, #12
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    2fa2:	f504 7190 	add.w	r1, r4, #288	; 0x120
NRF_STATIC_INLINE void nrf_ppi_channel_endpoint_setup(NRF_PPI_Type *    p_reg,
                                                      nrf_ppi_channel_t channel,
                                                      uint32_t          eep,
                                                      uint32_t          tep)
{
    p_reg->CH[(uint32_t) channel].EEP = eep;
    2fa6:	f8c3 1510 	str.w	r1, [r3, #1296]	; 0x510
    p_reg->CH[(uint32_t) channel].TEP = tep;
    2faa:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
    p_reg->CHENSET = mask;
    2fae:	4a1b      	ldr	r2, [pc, #108]	; (301c <uarte_instance_init.isra.0+0x194>)
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));
    2fb0:	2301      	movs	r3, #1
    2fb2:	4083      	lsls	r3, r0
    2fb4:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    2fb8:	2308      	movs	r3, #8
    2fba:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
#endif
	{
		/* Enable receiver and transmitter */
		nrf_uarte_enable(uarte);

		if (!cfg->disable_rx) {
    2fbe:	f898 3008 	ldrb.w	r3, [r8, #8]
    2fc2:	b95b      	cbnz	r3, 2fdc <uarte_instance_init.isra.0+0x154>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2fc4:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
    2fc8:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
			nrf_uarte_event_clear(uarte, NRF_UARTE_EVENT_ENDRX);

			nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
    2fcc:	f107 0311 	add.w	r3, r7, #17

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    2fd0:	f8c4 3534 	str.w	r3, [r4, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    2fd4:	2301      	movs	r3, #1
    2fd6:	f8c4 3538 	str.w	r3, [r4, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2fda:	6023      	str	r3, [r4, #0]
			nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STARTRX);
		}
	}

	if (!(cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
    2fdc:	f8d8 3004 	ldr.w	r3, [r8, #4]
    2fe0:	079a      	lsls	r2, r3, #30
    p_reg->INTENSET = mask;
    2fe2:	bf5c      	itt	pl
    2fe4:	f44f 7280 	movpl.w	r2, #256	; 0x100
    2fe8:	f8c4 2304 	strpl.w	r2, [r4, #772]	; 0x304
		nrf_uarte_int_enable(uarte, NRF_UARTE_INT_ENDTX_MASK);
	}

	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    2fec:	06db      	lsls	r3, r3, #27
    2fee:	bf44      	itt	mi
    2ff0:	f44f 0380 	movmi.w	r3, #4194304	; 0x400000
    2ff4:	f8c4 3304 	strmi.w	r3, [r4, #772]	; 0x304

	/* Set TXSTOPPED event by requesting fake (zero-length) transfer.
	 * Pointer to RAM variable (data->tx_buffer) is set because otherwise
	 * such operation may result in HardFault or RAM corruption.
	 */
	nrf_uarte_tx_buffer_set(uarte, &data->char_out, 0);
    2ff8:	3710      	adds	r7, #16
    p_reg->TXD.MAXCNT = length;
    2ffa:	2300      	movs	r3, #0
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    2ffc:	f8c4 7544 	str.w	r7, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    3000:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3004:	2301      	movs	r3, #1
    3006:	60a3      	str	r3, [r4, #8]
    3008:	60e3      	str	r3, [r4, #12]

	/* switch off transmitter to save an energy */
	nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STOPTX);

	return 0;
}
    300a:	4628      	mov	r0, r5
    300c:	b003      	add	sp, #12
    300e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		return -EIO;
    3012:	f06f 0504 	mvn.w	r5, #4
    3016:	e7f8      	b.n	300a <uarte_instance_init.isra.0+0x182>
    3018:	0bad0000 	.word	0x0bad0000
    301c:	4001f000 	.word	0x4001f000

00003020 <sys_clock_timeout_handler>:
static void sys_clock_timeout_handler(int32_t chan,
				      uint64_t expire_time,
				      void *user_data)
{
	uint32_t cc_value = absolute_time_to_cc(expire_time);
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    3020:	4919      	ldr	r1, [pc, #100]	; (3088 <sys_clock_timeout_handler+0x68>)
{
    3022:	b570      	push	{r4, r5, r6, lr}
    3024:	4604      	mov	r4, r0
	return absolute_time & COUNTER_MAX;
    3026:	f022 467f 	bic.w	r6, r2, #4278190080	; 0xff000000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    302a:	6808      	ldr	r0, [r1, #0]

	last_count += dticks * CYC_PER_TICK;
    302c:	e9c1 2300 	strd	r2, r3, [r1]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
    3030:	f5a6 1300 	sub.w	r3, r6, #2097152	; 0x200000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    3034:	1a10      	subs	r0, r2, r0
	if (in_anchor_range(cc_value)) {
    3036:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
    303a:	f04f 0500 	mov.w	r5, #0
    303e:	d20a      	bcs.n	3056 <sys_clock_timeout_handler+0x36>
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
    3040:	4b12      	ldr	r3, [pc, #72]	; (308c <sys_clock_timeout_handler+0x6c>)
    3042:	6819      	ldr	r1, [r3, #0]
    3044:	060a      	lsls	r2, r1, #24
    3046:	0a0b      	lsrs	r3, r1, #8
    3048:	1992      	adds	r2, r2, r6
    304a:	4911      	ldr	r1, [pc, #68]	; (3090 <sys_clock_timeout_handler+0x70>)
    304c:	f143 0300 	adc.w	r3, r3, #0
    3050:	e9c1 2300 	strd	r2, r3, [r1]
		return true;
    3054:	2501      	movs	r5, #1
		 */
		compare_set(chan, last_count + CYC_PER_TICK,
					  sys_clock_timeout_handler, NULL);
	}

	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
    3056:	f003 fa03 	bl	6460 <sys_clock_announce>
    p_reg->CC[ch] = cc_val;
}

NRF_STATIC_INLINE  uint32_t nrf_rtc_cc_get(NRF_RTC_Type const * p_reg, uint32_t ch)
{
    return p_reg->CC[ch];
    305a:	00a3      	lsls	r3, r4, #2
    305c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    3060:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
    3064:	f8d3 2540 	ldr.w	r2, [r3, #1344]	; 0x540
			   (int32_t)dticks : (dticks > 0));

	if (cc_value == get_comparator(chan)) {
    3068:	42b2      	cmp	r2, r6
    306a:	d10b      	bne.n	3084 <sys_clock_timeout_handler+0x64>
		 * If anchor was updated we can enable same CC value to trigger
		 * interrupt after full cycle. Else set event in anchor update
		 * range. Since anchor was not updated we know that it's very
		 * far from mid point so setting is done without any protection.
		 */
		if (!anchor_updated) {
    306c:	b91d      	cbnz	r5, 3076 <sys_clock_timeout_handler+0x56>
    p_reg->CC[ch] = cc_val;
    306e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
    3072:	f8c3 2540 	str.w	r2, [r3, #1344]	; 0x540
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
    3076:	4b07      	ldr	r3, [pc, #28]	; (3094 <sys_clock_timeout_handler+0x74>)
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    3078:	f44f 3080 	mov.w	r0, #65536	; 0x10000
    307c:	fa00 f404 	lsl.w	r4, r0, r4
    3080:	f8c3 4344 	str.w	r4, [r3, #836]	; 0x344
			set_comparator(chan, COUNTER_HALF_SPAN);
		}
		event_enable(chan);
	}
}
    3084:	bd70      	pop	{r4, r5, r6, pc}
    3086:	bf00      	nop
    3088:	200001b8 	.word	0x200001b8
    308c:	20000910 	.word	0x20000910
    3090:	200001a0 	.word	0x200001a0
    3094:	40011000 	.word	0x40011000

00003098 <compare_int_lock>:
{
    3098:	b510      	push	{r4, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
    309a:	2301      	movs	r3, #1
    309c:	4083      	lsls	r3, r0
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    309e:	4a11      	ldr	r2, [pc, #68]	; (30e4 <compare_int_lock+0x4c>)
    30a0:	f3bf 8f5b 	dmb	ish
    30a4:	43dc      	mvns	r4, r3
    30a6:	e852 1f00 	ldrex	r1, [r2]
    30aa:	ea01 0c04 	and.w	ip, r1, r4
    30ae:	e842 ce00 	strex	lr, ip, [r2]
    30b2:	f1be 0f00 	cmp.w	lr, #0
    30b6:	d1f6      	bne.n	30a6 <compare_int_lock+0xe>
    30b8:	f3bf 8f5b 	dmb	ish
	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    30bc:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    30c0:	fa02 f000 	lsl.w	r0, r2, r0
    p_reg->INTENCLR = mask;
    30c4:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    30c8:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
    30cc:	f8c2 0308 	str.w	r0, [r2, #776]	; 0x308
  __ASM volatile ("dmb 0xF":::"memory");
    30d0:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
    30d4:	f3bf 8f6f 	isb	sy
	return prev & BIT(chan);
    30d8:	420b      	tst	r3, r1
}
    30da:	bf14      	ite	ne
    30dc:	2001      	movne	r0, #1
    30de:	2000      	moveq	r0, #0
    30e0:	bd10      	pop	{r4, pc}
    30e2:	bf00      	nop
    30e4:	2000090c 	.word	0x2000090c

000030e8 <compare_int_unlock.part.0>:
		atomic_or(&int_mask, BIT(chan));
    30e8:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    30ea:	4a12      	ldr	r2, [pc, #72]	; (3134 <compare_int_unlock.part.0+0x4c>)
    30ec:	f3bf 8f5b 	dmb	ish
    30f0:	4083      	lsls	r3, r0
    30f2:	e852 1f00 	ldrex	r1, [r2]
    30f6:	4319      	orrs	r1, r3
    30f8:	e842 1c00 	strex	ip, r1, [r2]
    30fc:	f1bc 0f00 	cmp.w	ip, #0
    3100:	d1f7      	bne.n	30f2 <compare_int_unlock.part.0+0xa>
    3102:	f3bf 8f5b 	dmb	ish
    p_reg->INTENSET = mask;
    3106:	4a0c      	ldr	r2, [pc, #48]	; (3138 <compare_int_unlock.part.0+0x50>)
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    3108:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    310c:	4083      	lsls	r3, r0
    310e:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    3112:	4b0a      	ldr	r3, [pc, #40]	; (313c <compare_int_unlock.part.0+0x54>)
    3114:	f3bf 8f5b 	dmb	ish
    3118:	681b      	ldr	r3, [r3, #0]
    311a:	f3bf 8f5b 	dmb	ish
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
    311e:	fa23 f000 	lsr.w	r0, r3, r0
    3122:	07c3      	lsls	r3, r0, #31
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    3124:	bf42      	ittt	mi
    3126:	4b06      	ldrmi	r3, [pc, #24]	; (3140 <compare_int_unlock.part.0+0x58>)
    3128:	f44f 3200 	movmi.w	r2, #131072	; 0x20000
    312c:	f8c3 2100 	strmi.w	r2, [r3, #256]	; 0x100
}
    3130:	4770      	bx	lr
    3132:	bf00      	nop
    3134:	2000090c 	.word	0x2000090c
    3138:	40011000 	.word	0x40011000
    313c:	20000908 	.word	0x20000908
    3140:	e000e100 	.word	0xe000e100

00003144 <z_nrf_rtc_timer_read>:
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
    3144:	4b0d      	ldr	r3, [pc, #52]	; (317c <z_nrf_rtc_timer_read+0x38>)
    3146:	681b      	ldr	r3, [r3, #0]
    3148:	0a19      	lsrs	r1, r3, #8
    314a:	0618      	lsls	r0, r3, #24
  __ASM volatile ("dmb 0xF":::"memory");
    314c:	f3bf 8f5f 	dmb	sy
     return p_reg->COUNTER;
    3150:	4b0b      	ldr	r3, [pc, #44]	; (3180 <z_nrf_rtc_timer_read+0x3c>)
    3152:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
	val += cntr;
    3156:	18c0      	adds	r0, r0, r3
    3158:	f141 0100 	adc.w	r1, r1, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
    315c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    3160:	d20a      	bcs.n	3178 <z_nrf_rtc_timer_read+0x34>
		if (val < anchor) {
    3162:	4b08      	ldr	r3, [pc, #32]	; (3184 <z_nrf_rtc_timer_read+0x40>)
    3164:	e9d3 2300 	ldrd	r2, r3, [r3]
    3168:	4299      	cmp	r1, r3
    316a:	bf08      	it	eq
    316c:	4290      	cmpeq	r0, r2
    316e:	d203      	bcs.n	3178 <z_nrf_rtc_timer_read+0x34>
			val += COUNTER_SPAN;
    3170:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
    3174:	f141 0100 	adc.w	r1, r1, #0
}
    3178:	4770      	bx	lr
    317a:	bf00      	nop
    317c:	20000910 	.word	0x20000910
    3180:	40011000 	.word	0x40011000
    3184:	200001a0 	.word	0x200001a0

00003188 <compare_set>:
{
    3188:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    318c:	b085      	sub	sp, #20
    318e:	4616      	mov	r6, r2
    3190:	461f      	mov	r7, r3
    3192:	4605      	mov	r5, r0
	key = compare_int_lock(chan);
    3194:	f7ff ff80 	bl	3098 <compare_int_lock>
    3198:	9001      	str	r0, [sp, #4]
	uint64_t curr_time = z_nrf_rtc_timer_read();
    319a:	f7ff ffd3 	bl	3144 <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
    319e:	42b9      	cmp	r1, r7
    31a0:	bf08      	it	eq
    31a2:	42b0      	cmpeq	r0, r6
    31a4:	d27f      	bcs.n	32a6 <compare_set+0x11e>
		if (target_time - curr_time > COUNTER_SPAN) {
    31a6:	ebb6 0800 	subs.w	r8, r6, r0
    31aa:	eb67 0901 	sbc.w	r9, r7, r1
    31ae:	2300      	movs	r3, #0
    31b0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    31b4:	454b      	cmp	r3, r9
    31b6:	bf08      	it	eq
    31b8:	4542      	cmpeq	r2, r8
    31ba:	f0c0 8085 	bcc.w	32c8 <compare_set+0x140>
		if (target_time != cc_data[chan].target_time) {
    31be:	4b44      	ldr	r3, [pc, #272]	; (32d0 <compare_set+0x148>)
    31c0:	eb03 1305 	add.w	r3, r3, r5, lsl #4
    31c4:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
    31c8:	429f      	cmp	r7, r3
    31ca:	bf08      	it	eq
    31cc:	4296      	cmpeq	r6, r2
    31ce:	d054      	beq.n	327a <compare_set+0xf2>
    31d0:	ea4f 0985 	mov.w	r9, r5, lsl #2
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    31d4:	f44f 3b80 	mov.w	fp, #65536	; 0x10000
    31d8:	f109 4980 	add.w	r9, r9, #1073741824	; 0x40000000
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    31dc:	f105 0850 	add.w	r8, r5, #80	; 0x50
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    31e0:	fa0b f205 	lsl.w	r2, fp, r5
    31e4:	f509 3988 	add.w	r9, r9, #69632	; 0x11000
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    31e8:	ea4f 0888 	mov.w	r8, r8, lsl #2
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    31ec:	fa1f f888 	uxth.w	r8, r8
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    31f0:	9202      	str	r2, [sp, #8]
     return p_reg->COUNTER;
    31f2:	4a38      	ldr	r2, [pc, #224]	; (32d4 <compare_set+0x14c>)
    return p_reg->CC[ch];
    31f4:	f8d9 0540 	ldr.w	r0, [r9, #1344]	; 0x540
	return absolute_time & COUNTER_MAX;
    31f8:	f026 437f 	bic.w	r3, r6, #4278190080	; 0xff000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    31fc:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
    3200:	f508 3888 	add.w	r8, r8, #69632	; 0x11000
	uint32_t cc_val = abs_val & COUNTER_MAX;
    3204:	461c      	mov	r4, r3
    3206:	4693      	mov	fp, r2
     return p_reg->COUNTER;
    3208:	f8d2 a504 	ldr.w	sl, [r2, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
    320c:	eba0 000a 	sub.w	r0, r0, sl
    3210:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    3214:	f02a 417f 	bic.w	r1, sl, #4278190080	; 0xff000000
		if (counter_sub(prev_cc, now) == 1) {
    3218:	2801      	cmp	r0, #1
    p_reg->CC[ch] = cc_val;
    321a:	f8c9 1540 	str.w	r1, [r9, #1344]	; 0x540
    321e:	d105      	bne.n	322c <compare_set+0xa4>
    3220:	9303      	str	r3, [sp, #12]
	z_impl_k_busy_wait(usec_to_wait);
    3222:	2013      	movs	r0, #19
    3224:	f003 ff9b 	bl	715e <z_impl_k_busy_wait>
    3228:	4a2a      	ldr	r2, [pc, #168]	; (32d4 <compare_set+0x14c>)
    322a:	9b03      	ldr	r3, [sp, #12]
    p_reg->EVTENSET = mask;
    322c:	9902      	ldr	r1, [sp, #8]
		if (counter_sub(cc_val, now + 2) > COUNTER_HALF_SPAN) {
    322e:	f10a 0c02 	add.w	ip, sl, #2
	return (a - b) & COUNTER_MAX;
    3232:	eba4 000c 	sub.w	r0, r4, ip
    3236:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
			cc_val = now + 2;
    323a:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    323e:	bf88      	it	hi
    3240:	4664      	movhi	r4, ip
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    3242:	2000      	movs	r0, #0
    3244:	f8c8 0000 	str.w	r0, [r8]
    3248:	f8d8 0000 	ldr.w	r0, [r8]
    p_reg->EVTENSET = mask;
    324c:	f8cb 1344 	str.w	r1, [fp, #836]	; 0x344
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    3250:	f024 407f 	bic.w	r0, r4, #4278190080	; 0xff000000
    p_reg->CC[ch] = cc_val;
    3254:	f8c9 0540 	str.w	r0, [r9, #1344]	; 0x540
     return p_reg->COUNTER;
    3258:	f8db 0504 	ldr.w	r0, [fp, #1284]	; 0x504
		 (counter_sub(cc_val, now2 + 2) > COUNTER_HALF_SPAN));
    325c:	4582      	cmp	sl, r0
    325e:	d006      	beq.n	326e <compare_set+0xe6>
	return (a - b) & COUNTER_MAX;
    3260:	1a20      	subs	r0, r4, r0
    3262:	3802      	subs	r0, #2
    3264:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	} while ((now2 != now) &&
    3268:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    326c:	d819      	bhi.n	32a2 <compare_set+0x11a>
	return (a - b) & COUNTER_MAX;
    326e:	1ae4      	subs	r4, r4, r3
    3270:	f024 447f 	bic.w	r4, r4, #4278190080	; 0xff000000
			target_time += counter_sub(cc_set, cc_value);
    3274:	1932      	adds	r2, r6, r4
    3276:	f147 0300 	adc.w	r3, r7, #0
	cc_data[chan].target_time = target_time;
    327a:	4c15      	ldr	r4, [pc, #84]	; (32d0 <compare_set+0x148>)
    327c:	0129      	lsls	r1, r5, #4
    327e:	eb04 1005 	add.w	r0, r4, r5, lsl #4
    3282:	e9c0 2302 	strd	r2, r3, [r0, #8]
	cc_data[chan].callback = handler;
    3286:	9a0e      	ldr	r2, [sp, #56]	; 0x38
	cc_data[chan].user_context = user_data;
    3288:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
	cc_data[chan].callback = handler;
    328a:	5062      	str	r2, [r4, r1]
	cc_data[chan].user_context = user_data;
    328c:	6043      	str	r3, [r0, #4]
	return ret;
    328e:	2400      	movs	r4, #0
	if (key) {
    3290:	9b01      	ldr	r3, [sp, #4]
    3292:	b113      	cbz	r3, 329a <compare_set+0x112>
    3294:	4628      	mov	r0, r5
    3296:	f7ff ff27 	bl	30e8 <compare_int_unlock.part.0>
}
    329a:	4620      	mov	r0, r4
    329c:	b005      	add	sp, #20
    329e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    32a2:	4620      	mov	r0, r4
    32a4:	e7b0      	b.n	3208 <compare_set+0x80>
		atomic_or(&force_isr_mask, BIT(chan));
    32a6:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    32a8:	4a0b      	ldr	r2, [pc, #44]	; (32d8 <compare_set+0x150>)
    32aa:	f3bf 8f5b 	dmb	ish
    32ae:	40ab      	lsls	r3, r5
    32b0:	e852 1f00 	ldrex	r1, [r2]
    32b4:	4319      	orrs	r1, r3
    32b6:	e842 1000 	strex	r0, r1, [r2]
    32ba:	2800      	cmp	r0, #0
    32bc:	d1f8      	bne.n	32b0 <compare_set+0x128>
    32be:	f3bf 8f5b 	dmb	ish
    32c2:	4632      	mov	r2, r6
    32c4:	463b      	mov	r3, r7
    32c6:	e7d8      	b.n	327a <compare_set+0xf2>
			return -EINVAL;
    32c8:	f06f 0415 	mvn.w	r4, #21
    32cc:	e7e0      	b.n	3290 <compare_set+0x108>
    32ce:	bf00      	nop
    32d0:	200001a8 	.word	0x200001a8
    32d4:	40011000 	.word	0x40011000
    32d8:	20000908 	.word	0x20000908

000032dc <sys_clock_driver_init>:
{
	return (uint32_t)z_nrf_rtc_timer_read();
}

static int sys_clock_driver_init(const struct device *dev)
{
    32dc:	b573      	push	{r0, r1, r4, r5, r6, lr}
			CLOCK_CONTROL_NRF_LF_START_STABLE);

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
		cc_data[chan].target_time = TARGET_TIME_INVALID;
    32de:	4b19      	ldr	r3, [pc, #100]	; (3344 <sys_clock_driver_init+0x68>)
    p_reg->PRESCALER = val;
    32e0:	4d19      	ldr	r5, [pc, #100]	; (3348 <sys_clock_driver_init+0x6c>)
    32e2:	2400      	movs	r4, #0
    32e4:	f04f 30ff 	mov.w	r0, #4294967295
    32e8:	f04f 31ff 	mov.w	r1, #4294967295
    32ec:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
    32f0:	e9c3 0102 	strd	r0, r1, [r3, #8]
    p_reg->INTENSET = mask;
    32f4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    32f8:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    32fc:	4b13      	ldr	r3, [pc, #76]	; (334c <sys_clock_driver_init+0x70>)
    32fe:	2602      	movs	r6, #2
    3300:	f44f 3200 	mov.w	r2, #131072	; 0x20000

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    3304:	2101      	movs	r1, #1
    3306:	f8c5 6304 	str.w	r6, [r5, #772]	; 0x304
    330a:	2011      	movs	r0, #17
    330c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    3310:	4622      	mov	r2, r4
    3312:	f7fe fbd5 	bl	1ac0 <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    3316:	2011      	movs	r0, #17
    3318:	f7fe fbb4 	bl	1a84 <arch_irq_enable>
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    331c:	4a0c      	ldr	r2, [pc, #48]	; (3350 <sys_clock_driver_init+0x74>)
    331e:	2301      	movs	r3, #1
    3320:	6013      	str	r3, [r2, #0]

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
    3322:	4a0c      	ldr	r2, [pc, #48]	; (3354 <sys_clock_driver_init+0x78>)
    3324:	602b      	str	r3, [r5, #0]
    3326:	6013      	str	r3, [r2, #0]

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
		(COUNTER_HALF_SPAN - 1) :
		(counter() + CYC_PER_TICK);

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
    3328:	4b0b      	ldr	r3, [pc, #44]	; (3358 <sys_clock_driver_init+0x7c>)
    332a:	4a0c      	ldr	r2, [pc, #48]	; (335c <sys_clock_driver_init+0x80>)
    332c:	9300      	str	r3, [sp, #0]
    332e:	9401      	str	r4, [sp, #4]
    3330:	2300      	movs	r3, #0
    3332:	4620      	mov	r0, r4
    3334:	f7ff ff28 	bl	3188 <compare_set>

	z_nrf_clock_control_lf_on(mode);
    3338:	4630      	mov	r0, r6
    333a:	f7ff f973 	bl	2624 <z_nrf_clock_control_lf_on>

	return 0;
}
    333e:	4620      	mov	r0, r4
    3340:	b002      	add	sp, #8
    3342:	bd70      	pop	{r4, r5, r6, pc}
    3344:	200001a8 	.word	0x200001a8
    3348:	40011000 	.word	0x40011000
    334c:	e000e100 	.word	0xe000e100
    3350:	40011008 	.word	0x40011008
    3354:	2000090c 	.word	0x2000090c
    3358:	00003021 	.word	0x00003021
    335c:	007fffff 	.word	0x007fffff

00003360 <rtc_nrf_isr>:
{
    3360:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    return p_reg->INTENSET & mask;
    3364:	4c34      	ldr	r4, [pc, #208]	; (3438 <rtc_nrf_isr+0xd8>)
    3366:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
    336a:	079a      	lsls	r2, r3, #30
    336c:	d509      	bpl.n	3382 <rtc_nrf_isr+0x22>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    336e:	4b33      	ldr	r3, [pc, #204]	; (343c <rtc_nrf_isr+0xdc>)
    3370:	681a      	ldr	r2, [r3, #0]
    3372:	b132      	cbz	r2, 3382 <rtc_nrf_isr+0x22>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    3374:	2200      	movs	r2, #0
    3376:	601a      	str	r2, [r3, #0]
		overflow_cnt++;
    3378:	4a31      	ldr	r2, [pc, #196]	; (3440 <rtc_nrf_isr+0xe0>)
    337a:	681b      	ldr	r3, [r3, #0]
    337c:	6813      	ldr	r3, [r2, #0]
    337e:	3301      	adds	r3, #1
    3380:	6013      	str	r3, [r2, #0]
	__asm__ volatile(
    3382:	f04f 0320 	mov.w	r3, #32
    3386:	f3ef 8211 	mrs	r2, BASEPRI
    338a:	f383 8812 	msr	BASEPRI_MAX, r3
    338e:	f3bf 8f6f 	isb	sy
    return p_reg->INTENSET & mask;
    3392:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
    3396:	03db      	lsls	r3, r3, #15
    3398:	d512      	bpl.n	33c0 <rtc_nrf_isr+0x60>
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    339a:	f3bf 8f5b 	dmb	ish
    339e:	4b29      	ldr	r3, [pc, #164]	; (3444 <rtc_nrf_isr+0xe4>)
    33a0:	e853 1f00 	ldrex	r1, [r3]
    33a4:	f021 0001 	bic.w	r0, r1, #1
    33a8:	e843 0600 	strex	r6, r0, [r3]
    33ac:	2e00      	cmp	r6, #0
    33ae:	d1f7      	bne.n	33a0 <rtc_nrf_isr+0x40>
    33b0:	f3bf 8f5b 	dmb	ish
    33b4:	4b24      	ldr	r3, [pc, #144]	; (3448 <rtc_nrf_isr+0xe8>)
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    33b6:	2900      	cmp	r1, #0
    33b8:	d136      	bne.n	3428 <rtc_nrf_isr+0xc8>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    33ba:	6819      	ldr	r1, [r3, #0]
		if (result) {
    33bc:	2900      	cmp	r1, #0
    33be:	d133      	bne.n	3428 <rtc_nrf_isr+0xc8>
{
    33c0:	2300      	movs	r3, #0
	__asm__ volatile(
    33c2:	f382 8811 	msr	BASEPRI, r2
    33c6:	f3bf 8f6f 	isb	sy
	if (channel_processing_check_and_clear(chan)) {
    33ca:	b353      	cbz	r3, 3422 <rtc_nrf_isr+0xc2>
		curr_time = z_nrf_rtc_timer_read();
    33cc:	f7ff feba 	bl	3144 <z_nrf_rtc_timer_read>
    33d0:	4606      	mov	r6, r0
	__asm__ volatile(
    33d2:	f04f 0320 	mov.w	r3, #32
    33d6:	f3ef 8011 	mrs	r0, BASEPRI
    33da:	f383 8812 	msr	BASEPRI_MAX, r3
    33de:	f3bf 8f6f 	isb	sy
		expire_time = cc_data[chan].target_time;
    33e2:	4b1a      	ldr	r3, [pc, #104]	; (344c <rtc_nrf_isr+0xec>)
    33e4:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
		if (curr_time >= expire_time) {
    33e8:	4549      	cmp	r1, r9
    33ea:	bf08      	it	eq
    33ec:	4546      	cmpeq	r6, r8
    33ee:	f04f 0200 	mov.w	r2, #0
    33f2:	d31e      	bcc.n	3432 <rtc_nrf_isr+0xd2>
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    33f4:	f04f 36ff 	mov.w	r6, #4294967295
    33f8:	f04f 37ff 	mov.w	r7, #4294967295
			user_context = cc_data[chan].user_context;
    33fc:	e9d3 1500 	ldrd	r1, r5, [r3]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    3400:	e9c3 6702 	strd	r6, r7, [r3, #8]
			cc_data[chan].callback = NULL;
    3404:	601a      	str	r2, [r3, #0]
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    3406:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    340a:	f8c4 3348 	str.w	r3, [r4, #840]	; 0x348
	__asm__ volatile(
    340e:	f380 8811 	msr	BASEPRI, r0
    3412:	f3bf 8f6f 	isb	sy
		if (handler) {
    3416:	b121      	cbz	r1, 3422 <rtc_nrf_isr+0xc2>
			handler(chan, expire_time, user_context);
    3418:	9500      	str	r5, [sp, #0]
    341a:	4642      	mov	r2, r8
    341c:	464b      	mov	r3, r9
    341e:	2000      	movs	r0, #0
    3420:	4788      	blx	r1
}
    3422:	b003      	add	sp, #12
    3424:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    3428:	2100      	movs	r1, #0
    342a:	6019      	str	r1, [r3, #0]
    342c:	681b      	ldr	r3, [r3, #0]
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    342e:	2301      	movs	r3, #1
}
    3430:	e7c7      	b.n	33c2 <rtc_nrf_isr+0x62>
		z_nrf_rtc_timer_compare_handler_t handler = NULL;
    3432:	4611      	mov	r1, r2
    3434:	e7eb      	b.n	340e <rtc_nrf_isr+0xae>
    3436:	bf00      	nop
    3438:	40011000 	.word	0x40011000
    343c:	40011104 	.word	0x40011104
    3440:	20000910 	.word	0x20000910
    3444:	20000908 	.word	0x20000908
    3448:	40011140 	.word	0x40011140
    344c:	200001a8 	.word	0x200001a8

00003450 <sys_clock_set_timeout>:
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    3450:	4b14      	ldr	r3, [pc, #80]	; (34a4 <sys_clock_set_timeout+0x54>)
{
    3452:	b513      	push	{r0, r1, r4, lr}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    3454:	f1b0 3fff 	cmp.w	r0, #4294967295
    3458:	bf08      	it	eq
    345a:	4618      	moveq	r0, r3
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    345c:	1e44      	subs	r4, r0, #1
    345e:	2c00      	cmp	r4, #0
    3460:	dd1e      	ble.n	34a0 <sys_clock_set_timeout+0x50>
    3462:	429c      	cmp	r4, r3
    3464:	bfa8      	it	ge
    3466:	461c      	movge	r4, r3
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    3468:	f7ff fe6c 	bl	3144 <z_nrf_rtc_timer_read>
    346c:	4b0e      	ldr	r3, [pc, #56]	; (34a8 <sys_clock_set_timeout+0x58>)
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    346e:	490f      	ldr	r1, [pc, #60]	; (34ac <sys_clock_set_timeout+0x5c>)
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    3470:	e9d3 2300 	ldrd	r2, r3, [r3]
    3474:	1a80      	subs	r0, r0, r2
		ticks = 0;
    3476:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    347a:	bf28      	it	cs
    347c:	2400      	movcs	r4, #0
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
    347e:	3001      	adds	r0, #1
    3480:	4404      	add	r4, r0
	uint64_t target_time = cyc + last_count;
    3482:	4808      	ldr	r0, [pc, #32]	; (34a4 <sys_clock_set_timeout+0x54>)
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    3484:	9100      	str	r1, [sp, #0]
	uint64_t target_time = cyc + last_count;
    3486:	4284      	cmp	r4, r0
    3488:	bf28      	it	cs
    348a:	4604      	movcs	r4, r0
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    348c:	1912      	adds	r2, r2, r4
    348e:	f04f 0000 	mov.w	r0, #0
    3492:	9001      	str	r0, [sp, #4]
    3494:	f143 0300 	adc.w	r3, r3, #0
    3498:	f7ff fe76 	bl	3188 <compare_set>
}
    349c:	b002      	add	sp, #8
    349e:	bd10      	pop	{r4, pc}
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    34a0:	2400      	movs	r4, #0
    34a2:	e7e1      	b.n	3468 <sys_clock_set_timeout+0x18>
    34a4:	007fffff 	.word	0x007fffff
    34a8:	200001b8 	.word	0x200001b8
    34ac:	00003021 	.word	0x00003021

000034b0 <sys_clock_elapsed>:
{
    34b0:	b508      	push	{r3, lr}
	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
    34b2:	f7ff fe47 	bl	3144 <z_nrf_rtc_timer_read>
    34b6:	4b02      	ldr	r3, [pc, #8]	; (34c0 <sys_clock_elapsed+0x10>)
    34b8:	681b      	ldr	r3, [r3, #0]
}
    34ba:	1ac0      	subs	r0, r0, r3
    34bc:	bd08      	pop	{r3, pc}
    34be:	bf00      	nop
    34c0:	200001b8 	.word	0x200001b8

000034c4 <nrf_clock_is_running.constprop.0>:
NRF_STATIC_INLINE bool nrf_clock_is_running(NRF_CLOCK_Type const * p_reg,
    34c4:	b508      	push	{r3, lr}
    switch (domain)
    34c6:	b178      	cbz	r0, 34e8 <nrf_clock_is_running.constprop.0+0x24>
    34c8:	2801      	cmp	r0, #1
    34ca:	d01c      	beq.n	3506 <nrf_clock_is_running.constprop.0+0x42>
            NRFX_ASSERT(0);
    34cc:	4a14      	ldr	r2, [pc, #80]	; (3520 <nrf_clock_is_running.constprop.0+0x5c>)
    34ce:	4915      	ldr	r1, [pc, #84]	; (3524 <nrf_clock_is_running.constprop.0+0x60>)
    34d0:	4815      	ldr	r0, [pc, #84]	; (3528 <nrf_clock_is_running.constprop.0+0x64>)
    34d2:	f44f 734f 	mov.w	r3, #828	; 0x33c
    34d6:	f003 fbc1 	bl	6c5c <printk>
    34da:	4811      	ldr	r0, [pc, #68]	; (3520 <nrf_clock_is_running.constprop.0+0x5c>)
    34dc:	f44f 714f 	mov.w	r1, #828	; 0x33c
    34e0:	f003 fae8 	bl	6ab4 <assert_post_action>
            return false;
    34e4:	2000      	movs	r0, #0
    34e6:	e00d      	b.n	3504 <nrf_clock_is_running.constprop.0+0x40>
            if (p_clk_src != NULL)
    34e8:	b131      	cbz	r1, 34f8 <nrf_clock_is_running.constprop.0+0x34>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    34ea:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    34ee:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    34f2:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
    34f6:	600b      	str	r3, [r1, #0]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    34f8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    34fc:	f8d3 0418 	ldr.w	r0, [r3, #1048]	; 0x418
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    3500:	f3c0 4000 	ubfx	r0, r0, #16, #1
}
    3504:	bd08      	pop	{r3, pc}
            if (p_clk_src != NULL)
    3506:	b131      	cbz	r1, 3516 <nrf_clock_is_running.constprop.0+0x52>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    3508:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    350c:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
    3510:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
    3514:	700b      	strb	r3, [r1, #0]
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    3516:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    351a:	f8d3 040c 	ldr.w	r0, [r3, #1036]	; 0x40c
    351e:	e7ef      	b.n	3500 <nrf_clock_is_running.constprop.0+0x3c>
    3520:	00007db5 	.word	0x00007db5
    3524:	00007879 	.word	0x00007879
    3528:	00007624 	.word	0x00007624

0000352c <nrfx_clock_init>:
    CoreDebug->DEMCR = core_debug;
}
#endif // NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_132)

nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    352c:	b510      	push	{r4, lr}
    NRFX_ASSERT(event_handler);
    352e:	4604      	mov	r4, r0
    3530:	b948      	cbnz	r0, 3546 <nrfx_clock_init+0x1a>
    3532:	490a      	ldr	r1, [pc, #40]	; (355c <nrfx_clock_init+0x30>)
    3534:	480a      	ldr	r0, [pc, #40]	; (3560 <nrfx_clock_init+0x34>)
    3536:	4a0b      	ldr	r2, [pc, #44]	; (3564 <nrfx_clock_init+0x38>)
    3538:	23bd      	movs	r3, #189	; 0xbd
    353a:	f003 fb8f 	bl	6c5c <printk>
    353e:	4809      	ldr	r0, [pc, #36]	; (3564 <nrfx_clock_init+0x38>)
    3540:	21bd      	movs	r1, #189	; 0xbd
    3542:	f003 fab7 	bl	6ab4 <assert_post_action>

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    3546:	4b08      	ldr	r3, [pc, #32]	; (3568 <nrfx_clock_init+0x3c>)
    3548:	791a      	ldrb	r2, [r3, #4]
    354a:	b922      	cbnz	r2, 3556 <nrfx_clock_init+0x2a>
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
        m_clock_cb.module_initialized = true;
    354c:	2201      	movs	r2, #1
    nrfx_err_t err_code = NRFX_SUCCESS;
    354e:	4807      	ldr	r0, [pc, #28]	; (356c <nrfx_clock_init+0x40>)
        m_clock_cb.event_handler = event_handler;
    3550:	601c      	str	r4, [r3, #0]
        m_clock_cb.module_initialized = true;
    3552:	809a      	strh	r2, [r3, #4]
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    3554:	bd10      	pop	{r4, pc}
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    3556:	4806      	ldr	r0, [pc, #24]	; (3570 <nrfx_clock_init+0x44>)
    return err_code;
    3558:	e7fc      	b.n	3554 <nrfx_clock_init+0x28>
    355a:	bf00      	nop
    355c:	00007e26 	.word	0x00007e26
    3560:	00007624 	.word	0x00007624
    3564:	00007de9 	.word	0x00007de9
    3568:	20000914 	.word	0x20000914
    356c:	0bad0000 	.word	0x0bad0000
    3570:	0bad000c 	.word	0x0bad000c

00003574 <nrfx_clock_enable>:

void nrfx_clock_enable(void)
{
    3574:	b508      	push	{r3, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
    3576:	4b0b      	ldr	r3, [pc, #44]	; (35a4 <nrfx_clock_enable+0x30>)
    3578:	791b      	ldrb	r3, [r3, #4]
    357a:	b94b      	cbnz	r3, 3590 <nrfx_clock_enable+0x1c>
    357c:	490a      	ldr	r1, [pc, #40]	; (35a8 <nrfx_clock_enable+0x34>)
    357e:	480b      	ldr	r0, [pc, #44]	; (35ac <nrfx_clock_enable+0x38>)
    3580:	4a0b      	ldr	r2, [pc, #44]	; (35b0 <nrfx_clock_enable+0x3c>)
    3582:	23d6      	movs	r3, #214	; 0xd6
    3584:	f003 fb6a 	bl	6c5c <printk>
    3588:	4809      	ldr	r0, [pc, #36]	; (35b0 <nrfx_clock_enable+0x3c>)
    358a:	21d6      	movs	r1, #214	; 0xd6
    358c:	f003 fa92 	bl	6ab4 <assert_post_action>
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    3590:	2000      	movs	r0, #0
    3592:	f7fe fa87 	bl	1aa4 <arch_irq_is_enabled>
    3596:	b918      	cbnz	r0, 35a0 <nrfx_clock_enable+0x2c>
#if NRFX_CHECK(NRFX_POWER_ENABLED)
    nrfx_clock_irq_enabled = true;
#endif

    NRFX_LOG_INFO("Module enabled.");
}
    3598:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    359c:	f7fe ba72 	b.w	1a84 <arch_irq_enable>
    35a0:	bd08      	pop	{r3, pc}
    35a2:	bf00      	nop
    35a4:	20000914 	.word	0x20000914
    35a8:	00007e34 	.word	0x00007e34
    35ac:	00007624 	.word	0x00007624
    35b0:	00007de9 	.word	0x00007de9

000035b4 <nrfx_clock_start>:
    NRFX_LOG_INFO("Uninitialized.");
}

void nrfx_clock_start(nrf_clock_domain_t domain)
{
    NRFX_ASSERT(m_clock_cb.module_initialized);
    35b4:	4b22      	ldr	r3, [pc, #136]	; (3640 <nrfx_clock_start+0x8c>)
    35b6:	791b      	ldrb	r3, [r3, #4]
{
    35b8:	b513      	push	{r0, r1, r4, lr}
    35ba:	4604      	mov	r4, r0
    NRFX_ASSERT(m_clock_cb.module_initialized);
    35bc:	b95b      	cbnz	r3, 35d6 <nrfx_clock_start+0x22>
    35be:	4921      	ldr	r1, [pc, #132]	; (3644 <nrfx_clock_start+0x90>)
    35c0:	4821      	ldr	r0, [pc, #132]	; (3648 <nrfx_clock_start+0x94>)
    35c2:	4a22      	ldr	r2, [pc, #136]	; (364c <nrfx_clock_start+0x98>)
    35c4:	f44f 7389 	mov.w	r3, #274	; 0x112
    35c8:	f003 fb48 	bl	6c5c <printk>
    35cc:	481f      	ldr	r0, [pc, #124]	; (364c <nrfx_clock_start+0x98>)
    35ce:	f44f 7189 	mov.w	r1, #274	; 0x112
    35d2:	f003 fa6f 	bl	6ab4 <assert_post_action>
    switch (domain)
    35d6:	b174      	cbz	r4, 35f6 <nrfx_clock_start+0x42>
    35d8:	2c01      	cmp	r4, #1
    35da:	d027      	beq.n	362c <nrfx_clock_start+0x78>
            nrf_clock_int_enable(NRF_CLOCK, NRF_CLOCK_INT_HFAUDIO_STARTED_MASK);
            nrf_clock_task_trigger(NRF_CLOCK, NRF_CLOCK_TASK_HFCLKAUDIOSTART);
            break;
#endif
        default:
            NRFX_ASSERT(0);
    35dc:	4a1b      	ldr	r2, [pc, #108]	; (364c <nrfx_clock_start+0x98>)
    35de:	491c      	ldr	r1, [pc, #112]	; (3650 <nrfx_clock_start+0x9c>)
    35e0:	4819      	ldr	r0, [pc, #100]	; (3648 <nrfx_clock_start+0x94>)
    35e2:	f44f 73a2 	mov.w	r3, #324	; 0x144
    35e6:	f003 fb39 	bl	6c5c <printk>
    35ea:	4818      	ldr	r0, [pc, #96]	; (364c <nrfx_clock_start+0x98>)
    35ec:	f44f 71a2 	mov.w	r1, #324	; 0x144
    35f0:	f003 fa60 	bl	6ab4 <assert_post_action>
            break;
    }
}
    35f4:	e016      	b.n	3624 <nrfx_clock_start+0x70>
                if (nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc) &&
    35f6:	a901      	add	r1, sp, #4
    35f8:	4620      	mov	r0, r4
    35fa:	f7ff ff63 	bl	34c4 <nrf_clock_is_running.constprop.0>
    35fe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3602:	b188      	cbz	r0, 3628 <nrfx_clock_start+0x74>
    3604:	9a01      	ldr	r2, [sp, #4]
    3606:	2a01      	cmp	r2, #1
    3608:	d10e      	bne.n	3628 <nrfx_clock_start+0x74>
    p_reg->LFCLKSRC = (uint32_t)(source);
    360a:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    360e:	4b11      	ldr	r3, [pc, #68]	; (3654 <nrfx_clock_start+0xa0>)
    3610:	2200      	movs	r2, #0
    3612:	601a      	str	r2, [r3, #0]
    3614:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    3616:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    361a:	2202      	movs	r2, #2
    361c:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3620:	2201      	movs	r2, #1
    3622:	609a      	str	r2, [r3, #8]
}
    3624:	b002      	add	sp, #8
    3626:	bd10      	pop	{r4, pc}
    p_reg->LFCLKSRC = (uint32_t)(source);
    3628:	2200      	movs	r2, #0
    362a:	e7ee      	b.n	360a <nrfx_clock_start+0x56>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    362c:	4b0a      	ldr	r3, [pc, #40]	; (3658 <nrfx_clock_start+0xa4>)
    362e:	2200      	movs	r2, #0
    3630:	601a      	str	r2, [r3, #0]
    3632:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    3634:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3638:	f8c3 4304 	str.w	r4, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    363c:	601c      	str	r4, [r3, #0]
}
    363e:	e7f1      	b.n	3624 <nrfx_clock_start+0x70>
    3640:	20000914 	.word	0x20000914
    3644:	00007e34 	.word	0x00007e34
    3648:	00007624 	.word	0x00007624
    364c:	00007de9 	.word	0x00007de9
    3650:	00007879 	.word	0x00007879
    3654:	40000104 	.word	0x40000104
    3658:	40000100 	.word	0x40000100

0000365c <nrfx_clock_stop>:

void nrfx_clock_stop(nrf_clock_domain_t domain)
{
    365c:	b537      	push	{r0, r1, r2, r4, r5, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
    365e:	4d2f      	ldr	r5, [pc, #188]	; (371c <nrfx_clock_stop+0xc0>)
    3660:	792a      	ldrb	r2, [r5, #4]
{
    3662:	4604      	mov	r4, r0
    NRFX_ASSERT(m_clock_cb.module_initialized);
    3664:	b95a      	cbnz	r2, 367e <nrfx_clock_stop+0x22>
    3666:	492e      	ldr	r1, [pc, #184]	; (3720 <nrfx_clock_stop+0xc4>)
    3668:	482e      	ldr	r0, [pc, #184]	; (3724 <nrfx_clock_stop+0xc8>)
    366a:	4a2f      	ldr	r2, [pc, #188]	; (3728 <nrfx_clock_stop+0xcc>)
    366c:	f240 134b 	movw	r3, #331	; 0x14b
    3670:	f003 faf4 	bl	6c5c <printk>
    3674:	482c      	ldr	r0, [pc, #176]	; (3728 <nrfx_clock_stop+0xcc>)
    3676:	f240 114b 	movw	r1, #331	; 0x14b
    367a:	f003 fa1b 	bl	6ab4 <assert_post_action>
    switch (domain)
    367e:	b17c      	cbz	r4, 36a0 <nrfx_clock_stop+0x44>
    3680:	2c01      	cmp	r4, #1
    3682:	d028      	beq.n	36d6 <nrfx_clock_stop+0x7a>
            nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED);
            nrf_clock_task_trigger(NRF_CLOCK, NRF_CLOCK_TASK_HFCLKAUDIOSTOP);
            break;
#endif
        default:
            NRFX_ASSERT(0);
    3684:	4929      	ldr	r1, [pc, #164]	; (372c <nrfx_clock_stop+0xd0>)
    3686:	4827      	ldr	r0, [pc, #156]	; (3724 <nrfx_clock_stop+0xc8>)
    3688:	4a27      	ldr	r2, [pc, #156]	; (3728 <nrfx_clock_stop+0xcc>)
    368a:	f240 1367 	movw	r3, #359	; 0x167
    368e:	f003 fae5 	bl	6c5c <printk>
    3692:	4825      	ldr	r0, [pc, #148]	; (3728 <nrfx_clock_stop+0xcc>)
    3694:	f240 1167 	movw	r1, #359	; 0x167
    3698:	f003 fa0c 	bl	6ab4 <assert_post_action>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    {
            m_clock_cb.hfclk_started = false;
    }
#endif
}
    369c:	b003      	add	sp, #12
    369e:	bd30      	pop	{r4, r5, pc}
    p_reg->INTENCLR = mask;
    36a0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    36a4:	2202      	movs	r2, #2
    36a6:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    36aa:	f8c3 4104 	str.w	r4, [r3, #260]	; 0x104
    36ae:	f503 7382 	add.w	r3, r3, #260	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    36b2:	2201      	movs	r2, #1
    36b4:	681b      	ldr	r3, [r3, #0]
    36b6:	4b1e      	ldr	r3, [pc, #120]	; (3730 <nrfx_clock_stop+0xd4>)
    36b8:	f242 7410 	movw	r4, #10000	; 0x2710
    36bc:	601a      	str	r2, [r3, #0]
    return nrf_clock_event_address_get(NRF_CLOCK, event);
}

NRFX_STATIC_INLINE bool nrfx_clock_is_running(nrf_clock_domain_t domain, void * p_clk_src)
{
    return nrf_clock_is_running(NRF_CLOCK, domain, p_clk_src);
    36be:	2100      	movs	r1, #0
    36c0:	4608      	mov	r0, r1
    36c2:	f7ff feff 	bl	34c4 <nrf_clock_is_running.constprop.0>
        NRFX_WAIT_FOR(!nrfx_clock_is_running(domain, NULL), 10000, 1, stopped);
    36c6:	2800      	cmp	r0, #0
    36c8:	d0e8      	beq.n	369c <nrfx_clock_stop+0x40>
    36ca:	2001      	movs	r0, #1
    36cc:	f003 fc70 	bl	6fb0 <nrfx_busy_wait>
    36d0:	3c01      	subs	r4, #1
    36d2:	d1f4      	bne.n	36be <nrfx_clock_stop+0x62>
    36d4:	e7e2      	b.n	369c <nrfx_clock_stop+0x40>
    p_reg->INTENCLR = mask;
    36d6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    36da:	2200      	movs	r2, #0
    p_reg->INTENCLR = mask;
    36dc:	f8c3 4308 	str.w	r4, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    36e0:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    36e4:	f503 7380 	add.w	r3, r3, #256	; 0x100
    36e8:	681b      	ldr	r3, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    36ea:	4b12      	ldr	r3, [pc, #72]	; (3734 <nrfx_clock_stop+0xd8>)
    36ec:	601c      	str	r4, [r3, #0]
        nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    36ee:	f88d 4007 	strb.w	r4, [sp, #7]
    36f2:	f242 7410 	movw	r4, #10000	; 0x2710
    36f6:	f10d 0107 	add.w	r1, sp, #7
    36fa:	2001      	movs	r0, #1
    36fc:	f7ff fee2 	bl	34c4 <nrf_clock_is_running.constprop.0>
        NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, &clk_src) ||
    3700:	b910      	cbnz	r0, 3708 <nrfx_clock_stop+0xac>
            m_clock_cb.hfclk_started = false;
    3702:	2300      	movs	r3, #0
    3704:	716b      	strb	r3, [r5, #5]
    3706:	e7c9      	b.n	369c <nrfx_clock_stop+0x40>
        NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, &clk_src) ||
    3708:	f89d 0007 	ldrb.w	r0, [sp, #7]
    370c:	2801      	cmp	r0, #1
    370e:	d1f8      	bne.n	3702 <nrfx_clock_stop+0xa6>
    3710:	f003 fc4e 	bl	6fb0 <nrfx_busy_wait>
    3714:	3c01      	subs	r4, #1
    3716:	d1ee      	bne.n	36f6 <nrfx_clock_stop+0x9a>
    3718:	e7f3      	b.n	3702 <nrfx_clock_stop+0xa6>
    371a:	bf00      	nop
    371c:	20000914 	.word	0x20000914
    3720:	00007e34 	.word	0x00007e34
    3724:	00007624 	.word	0x00007624
    3728:	00007de9 	.word	0x00007de9
    372c:	00007879 	.word	0x00007879
    3730:	4000000c 	.word	0x4000000c
    3734:	40000004 	.word	0x40000004

00003738 <nrfx_power_clock_irq_handler>:
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    3738:	4b16      	ldr	r3, [pc, #88]	; (3794 <nrfx_power_clock_irq_handler+0x5c>)
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    373a:	b507      	push	{r0, r1, r2, lr}
    373c:	681a      	ldr	r2, [r3, #0]
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    373e:	b16a      	cbz	r2, 375c <nrfx_power_clock_irq_handler+0x24>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3740:	2200      	movs	r2, #0
    3742:	601a      	str	r2, [r3, #0]
    3744:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
    3746:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    374a:	2201      	movs	r2, #1
    374c:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLKSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF_STARTED_MASK);

#if NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_201)
        if (!m_clock_cb.hfclk_started)
    3750:	4b11      	ldr	r3, [pc, #68]	; (3798 <nrfx_power_clock_irq_handler+0x60>)
    3752:	7958      	ldrb	r0, [r3, #5]
    3754:	b910      	cbnz	r0, 375c <nrfx_power_clock_irq_handler+0x24>
        {
            m_clock_cb.hfclk_started = true;
    3756:	715a      	strb	r2, [r3, #5]
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    3758:	681b      	ldr	r3, [r3, #0]
    375a:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    375c:	4b0f      	ldr	r3, [pc, #60]	; (379c <nrfx_power_clock_irq_handler+0x64>)
    375e:	681a      	ldr	r2, [r3, #0]
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    3760:	b16a      	cbz	r2, 377e <nrfx_power_clock_irq_handler+0x46>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3762:	2000      	movs	r0, #0
    3764:	6018      	str	r0, [r3, #0]
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
    3766:	a901      	add	r1, sp, #4
    3768:	681b      	ldr	r3, [r3, #0]
    376a:	f7ff feab 	bl	34c4 <nrf_clock_is_running.constprop.0>
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    376e:	9a01      	ldr	r2, [sp, #4]
    3770:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3774:	b932      	cbnz	r2, 3784 <nrfx_power_clock_irq_handler+0x4c>
    p_reg->LFCLKSRC = (uint32_t)(source);
    3776:	2201      	movs	r2, #1
    3778:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    377c:	609a      	str	r2, [r3, #8]
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
    377e:	b003      	add	sp, #12
    3780:	f85d fb04 	ldr.w	pc, [sp], #4
    p_reg->INTENCLR = mask;
    3784:	2202      	movs	r2, #2
    3786:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    378a:	4b03      	ldr	r3, [pc, #12]	; (3798 <nrfx_power_clock_irq_handler+0x60>)
    378c:	2001      	movs	r0, #1
    378e:	681b      	ldr	r3, [r3, #0]
    3790:	4798      	blx	r3
}
    3792:	e7f4      	b.n	377e <nrfx_power_clock_irq_handler+0x46>
    3794:	40000100 	.word	0x40000100
    3798:	20000914 	.word	0x20000914
    379c:	40000104 	.word	0x40000104

000037a0 <nrfx_flag32_alloc>:
{
    return (mask & NRFX_BIT(bitpos)) ? false : true;
}

nrfx_err_t nrfx_flag32_alloc(nrfx_atomic_t * p_mask, uint8_t *p_flag)
{
    37a0:	b570      	push	{r4, r5, r6, lr}
        idx = 31 - NRF_CLZ(prev_mask);
        if (idx < 0) {
            return NRFX_ERROR_NO_MEM;
        }

        new_mask = prev_mask & ~NRFX_BIT(idx);
    37a2:	2501      	movs	r5, #1
        prev_mask = *p_mask;
    37a4:	6803      	ldr	r3, [r0, #0]
        idx = 31 - NRF_CLZ(prev_mask);
    37a6:	fab3 f283 	clz	r2, r3
        if (idx < 0) {
    37aa:	2a20      	cmp	r2, #32
        idx = 31 - NRF_CLZ(prev_mask);
    37ac:	f1c2 041f 	rsb	r4, r2, #31
        if (idx < 0) {
    37b0:	d014      	beq.n	37dc <nrfx_flag32_alloc+0x3c>
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    37b2:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask & ~NRFX_BIT(idx);
    37b6:	fa05 f204 	lsl.w	r2, r5, r4
    37ba:	ea23 0202 	bic.w	r2, r3, r2
    37be:	e850 6f00 	ldrex	r6, [r0]
    37c2:	429e      	cmp	r6, r3
    37c4:	d104      	bne.n	37d0 <nrfx_flag32_alloc+0x30>
    37c6:	e840 2c00 	strex	ip, r2, [r0]
    37ca:	f1bc 0f00 	cmp.w	ip, #0
    37ce:	d1f6      	bne.n	37be <nrfx_flag32_alloc+0x1e>
    37d0:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    37d4:	d1e6      	bne.n	37a4 <nrfx_flag32_alloc+0x4>

    *p_flag = idx;

    return NRFX_SUCCESS;
    37d6:	4802      	ldr	r0, [pc, #8]	; (37e0 <nrfx_flag32_alloc+0x40>)
    *p_flag = idx;
    37d8:	700c      	strb	r4, [r1, #0]
}
    37da:	bd70      	pop	{r4, r5, r6, pc}
            return NRFX_ERROR_NO_MEM;
    37dc:	4801      	ldr	r0, [pc, #4]	; (37e4 <nrfx_flag32_alloc+0x44>)
    37de:	e7fc      	b.n	37da <nrfx_flag32_alloc+0x3a>
    37e0:	0bad0000 	.word	0x0bad0000
    37e4:	0bad0002 	.word	0x0bad0002

000037e8 <nrfx_flag32_free>:

nrfx_err_t nrfx_flag32_free(nrfx_atomic_t * p_mask, uint8_t flag)
{
    uint32_t new_mask, prev_mask;

    if ((NRFX_BIT(flag) & *p_mask))
    37e8:	6803      	ldr	r3, [r0, #0]
    37ea:	40cb      	lsrs	r3, r1
    37ec:	07db      	lsls	r3, r3, #31
{
    37ee:	b510      	push	{r4, lr}
    if ((NRFX_BIT(flag) & *p_mask))
    37f0:	d415      	bmi.n	381e <nrfx_flag32_free+0x36>
        return NRFX_ERROR_INVALID_PARAM;
    }

    do {
        prev_mask = *p_mask;
        new_mask = prev_mask | NRFX_BIT(flag);
    37f2:	2301      	movs	r3, #1
    37f4:	fa03 f101 	lsl.w	r1, r3, r1
        prev_mask = *p_mask;
    37f8:	6803      	ldr	r3, [r0, #0]
    37fa:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask | NRFX_BIT(flag);
    37fe:	ea41 0203 	orr.w	r2, r1, r3
    3802:	e850 4f00 	ldrex	r4, [r0]
    3806:	429c      	cmp	r4, r3
    3808:	d104      	bne.n	3814 <nrfx_flag32_free+0x2c>
    380a:	e840 2c00 	strex	ip, r2, [r0]
    380e:	f1bc 0f00 	cmp.w	ip, #0
    3812:	d1f6      	bne.n	3802 <nrfx_flag32_free+0x1a>
    3814:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    3818:	d1ee      	bne.n	37f8 <nrfx_flag32_free+0x10>

    return NRFX_SUCCESS;
    381a:	4802      	ldr	r0, [pc, #8]	; (3824 <nrfx_flag32_free+0x3c>)
}
    381c:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    381e:	4802      	ldr	r0, [pc, #8]	; (3828 <nrfx_flag32_free+0x40>)
    3820:	e7fc      	b.n	381c <nrfx_flag32_free+0x34>
    3822:	bf00      	nop
    3824:	0bad0000 	.word	0x0bad0000
    3828:	0bad0004 	.word	0x0bad0004

0000382c <pin_is_task_output>:
 *
 * @return True if pin is task output.
 */
static bool pin_is_task_output(uint32_t pin)
{
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    382c:	4b05      	ldr	r3, [pc, #20]	; (3844 <pin_is_task_output+0x18>)
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    382e:	3008      	adds	r0, #8
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    3830:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
    3834:	f000 0022 	and.w	r0, r0, #34	; 0x22
}
    3838:	f1a0 0322 	sub.w	r3, r0, #34	; 0x22
    383c:	4258      	negs	r0, r3
    383e:	4158      	adcs	r0, r3
    3840:	4770      	bx	lr
    3842:	bf00      	nop
    3844:	20000050 	.word	0x20000050

00003848 <call_handler>:
    nrf_gpiote_event_t event = nrfx_gpiote_in_event_get(pin);
    return nrf_gpiote_event_address_get(NRF_GPIOTE, event);
}

static void call_handler(nrfx_gpiote_pin_t pin, nrfx_gpiote_trigger_t trigger)
{
    3848:	b570      	push	{r4, r5, r6, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    384a:	f100 0308 	add.w	r3, r0, #8
    384e:	4c0c      	ldr	r4, [pc, #48]	; (3880 <call_handler+0x38>)
    3850:	f834 3013 	ldrh.w	r3, [r4, r3, lsl #1]
    3854:	05da      	lsls	r2, r3, #23
{
    3856:	4605      	mov	r5, r0
    3858:	460e      	mov	r6, r1
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    385a:	d507      	bpl.n	386c <call_handler+0x24>
    385c:	f3c3 2343 	ubfx	r3, r3, #9, #4
    nrfx_gpiote_handler_config_t const * handler = channel_handler_get(pin);

    if (handler)
    {
        handler->handler(pin, trigger, handler->p_context);
    3860:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
    3864:	f854 3033 	ldr.w	r3, [r4, r3, lsl #3]
    3868:	6852      	ldr	r2, [r2, #4]
    386a:	4798      	blx	r3
    }
    if (m_cb.global_handler.handler)
    386c:	68a3      	ldr	r3, [r4, #8]
    386e:	b12b      	cbz	r3, 387c <call_handler+0x34>
    {
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    3870:	68e2      	ldr	r2, [r4, #12]
    3872:	4631      	mov	r1, r6
    3874:	4628      	mov	r0, r5
    }
}
    3876:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    387a:	4718      	bx	r3
}
    387c:	bd70      	pop	{r4, r5, r6, pc}
    387e:	bf00      	nop
    3880:	20000050 	.word	0x20000050

00003884 <release_handler>:
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    3884:	4b19      	ldr	r3, [pc, #100]	; (38ec <release_handler+0x68>)
    3886:	3008      	adds	r0, #8
{
    3888:	b510      	push	{r4, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    388a:	f833 2010 	ldrh.w	r2, [r3, r0, lsl #1]
    388e:	05d1      	lsls	r1, r2, #23
    3890:	d51d      	bpl.n	38ce <release_handler+0x4a>
    3892:	f3c2 2143 	ubfx	r1, r2, #9, #4
    m_cb.pin_flags[pin] &= ~PIN_HANDLER_MASK;
    3896:	f422 52f8 	bic.w	r2, r2, #7936	; 0x1f00
    389a:	f823 2010 	strh.w	r2, [r3, r0, lsl #1]
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    389e:	f103 0410 	add.w	r4, r3, #16
    38a2:	2000      	movs	r0, #0
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    38a4:	f834 2b02 	ldrh.w	r2, [r4], #2
    38a8:	f412 7f80 	tst.w	r2, #256	; 0x100
    38ac:	d003      	beq.n	38b6 <release_handler+0x32>
    38ae:	f3c2 2243 	ubfx	r2, r2, #9, #4
    38b2:	4291      	cmp	r1, r2
    38b4:	d00b      	beq.n	38ce <release_handler+0x4a>
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    38b6:	3001      	adds	r0, #1
    38b8:	2830      	cmp	r0, #48	; 0x30
    38ba:	d1f3      	bne.n	38a4 <release_handler+0x20>
        m_cb.handlers[handler_id].handler = NULL;
    38bc:	2200      	movs	r2, #0
    38be:	f843 2031 	str.w	r2, [r3, r1, lsl #3]
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    38c2:	480b      	ldr	r0, [pc, #44]	; (38f0 <release_handler+0x6c>)
    38c4:	f7ff ff90 	bl	37e8 <nrfx_flag32_free>
        NRFX_ASSERT(err == NRFX_SUCCESS);
    38c8:	4b0a      	ldr	r3, [pc, #40]	; (38f4 <release_handler+0x70>)
    38ca:	4298      	cmp	r0, r3
    38cc:	d100      	bne.n	38d0 <release_handler+0x4c>
}
    38ce:	bd10      	pop	{r4, pc}
        NRFX_ASSERT(err == NRFX_SUCCESS);
    38d0:	4909      	ldr	r1, [pc, #36]	; (38f8 <release_handler+0x74>)
    38d2:	480a      	ldr	r0, [pc, #40]	; (38fc <release_handler+0x78>)
    38d4:	4a0a      	ldr	r2, [pc, #40]	; (3900 <release_handler+0x7c>)
    38d6:	f44f 7399 	mov.w	r3, #306	; 0x132
    38da:	f003 f9bf 	bl	6c5c <printk>
}
    38de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        NRFX_ASSERT(err == NRFX_SUCCESS);
    38e2:	4807      	ldr	r0, [pc, #28]	; (3900 <release_handler+0x7c>)
    38e4:	f44f 7199 	mov.w	r1, #306	; 0x132
    38e8:	f003 b8e4 	b.w	6ab4 <assert_post_action>
    38ec:	20000050 	.word	0x20000050
    38f0:	200000c4 	.word	0x200000c4
    38f4:	0bad0000 	.word	0x0bad0000
    38f8:	00007eb6 	.word	0x00007eb6
    38fc:	00007624 	.word	0x00007624
    3900:	00007e52 	.word	0x00007e52

00003904 <pin_handler_trigger_uninit>:
{
    3904:	b538      	push	{r3, r4, r5, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    3906:	4c0a      	ldr	r4, [pc, #40]	; (3930 <pin_handler_trigger_uninit+0x2c>)
    3908:	f100 0508 	add.w	r5, r0, #8
    390c:	f834 3015 	ldrh.w	r3, [r4, r5, lsl #1]
    if (pin_in_use_by_te(pin))
    3910:	069a      	lsls	r2, r3, #26
    3912:	d506      	bpl.n	3922 <pin_handler_trigger_uninit+0x1e>
        nrf_gpiote_te_default(NRF_GPIOTE, pin_te_get(pin));
    3914:	0b5b      	lsrs	r3, r3, #13
                         ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
}

NRF_STATIC_INLINE void nrf_gpiote_te_default(NRF_GPIOTE_Type * p_reg, uint32_t idx)
{
    p_reg->CONFIG[idx] = 0;
    3916:	4a07      	ldr	r2, [pc, #28]	; (3934 <pin_handler_trigger_uninit+0x30>)
    3918:	f503 73a2 	add.w	r3, r3, #324	; 0x144
    391c:	2100      	movs	r1, #0
    391e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    release_handler(pin);
    3922:	f7ff ffaf 	bl	3884 <release_handler>
    m_cb.pin_flags[pin] = PIN_FLAG_NOT_USED;
    3926:	2300      	movs	r3, #0
    3928:	f824 3015 	strh.w	r3, [r4, r5, lsl #1]
}
    392c:	bd38      	pop	{r3, r4, r5, pc}
    392e:	bf00      	nop
    3930:	20000050 	.word	0x20000050
    3934:	40006000 	.word	0x40006000

00003938 <nrf_gpio_pin_port_decode>:
{
    3938:	b510      	push	{r4, lr}
    393a:	4604      	mov	r4, r0
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    393c:	6800      	ldr	r0, [r0, #0]
    393e:	f003 fb39 	bl	6fb4 <nrf_gpio_pin_present_check>
    3942:	b958      	cbnz	r0, 395c <nrf_gpio_pin_port_decode+0x24>
    3944:	4912      	ldr	r1, [pc, #72]	; (3990 <nrf_gpio_pin_port_decode+0x58>)
    3946:	4813      	ldr	r0, [pc, #76]	; (3994 <nrf_gpio_pin_port_decode+0x5c>)
    3948:	4a13      	ldr	r2, [pc, #76]	; (3998 <nrf_gpio_pin_port_decode+0x60>)
    394a:	f240 2329 	movw	r3, #553	; 0x229
    394e:	f003 f985 	bl	6c5c <printk>
    3952:	4811      	ldr	r0, [pc, #68]	; (3998 <nrf_gpio_pin_port_decode+0x60>)
    3954:	f240 2129 	movw	r1, #553	; 0x229
    3958:	f003 f8ac 	bl	6ab4 <assert_post_action>
    uint32_t pin_number = *p_pin;
    395c:	6823      	ldr	r3, [r4, #0]
    *p_pin = pin_number & 0x1F;
    395e:	f003 021f 	and.w	r2, r3, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3962:	095b      	lsrs	r3, r3, #5
    *p_pin = pin_number & 0x1F;
    3964:	6022      	str	r2, [r4, #0]
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3966:	d00d      	beq.n	3984 <nrf_gpio_pin_port_decode+0x4c>
    3968:	2b01      	cmp	r3, #1
    396a:	d00e      	beq.n	398a <nrf_gpio_pin_port_decode+0x52>
            NRFX_ASSERT(0);
    396c:	490b      	ldr	r1, [pc, #44]	; (399c <nrf_gpio_pin_port_decode+0x64>)
    396e:	4809      	ldr	r0, [pc, #36]	; (3994 <nrf_gpio_pin_port_decode+0x5c>)
    3970:	4a09      	ldr	r2, [pc, #36]	; (3998 <nrf_gpio_pin_port_decode+0x60>)
    3972:	f240 232e 	movw	r3, #558	; 0x22e
    3976:	f003 f971 	bl	6c5c <printk>
    397a:	4807      	ldr	r0, [pc, #28]	; (3998 <nrf_gpio_pin_port_decode+0x60>)
    397c:	f240 212e 	movw	r1, #558	; 0x22e
    3980:	f003 f898 	bl	6ab4 <assert_post_action>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3984:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
}
    3988:	bd10      	pop	{r4, pc}
        case 1: return NRF_P1;
    398a:	4805      	ldr	r0, [pc, #20]	; (39a0 <nrf_gpio_pin_port_decode+0x68>)
    398c:	e7fc      	b.n	3988 <nrf_gpio_pin_port_decode+0x50>
    398e:	bf00      	nop
    3990:	00007d7d 	.word	0x00007d7d
    3994:	00007624 	.word	0x00007624
    3998:	00007d4a 	.word	0x00007d4a
    399c:	00007879 	.word	0x00007879
    39a0:	50000300 	.word	0x50000300

000039a4 <nrfx_gpiote_input_configure>:
{
    39a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    39a6:	4604      	mov	r4, r0
    39a8:	b085      	sub	sp, #20
    39aa:	4617      	mov	r7, r2
    39ac:	461d      	mov	r5, r3
    if (p_input_config)
    39ae:	b1f1      	cbz	r1, 39ee <nrfx_gpiote_input_configure+0x4a>
        if (pin_is_task_output(pin))
    39b0:	f7ff ff3c 	bl	382c <pin_is_task_output>
    39b4:	b110      	cbz	r0, 39bc <nrfx_gpiote_input_configure+0x18>
                return NRFX_ERROR_INVALID_PARAM;
    39b6:	484a      	ldr	r0, [pc, #296]	; (3ae0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x48>)
}
    39b8:	b005      	add	sp, #20
    39ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    39bc:	460b      	mov	r3, r1
    39be:	e9cd 0000 	strd	r0, r0, [sp]
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_INPUT;
    39c2:	f88d 000e 	strb.w	r0, [sp, #14]
        nrf_gpio_pin_input_t input_connect = NRF_GPIO_PIN_INPUT_CONNECT;
    39c6:	f88d 000f 	strb.w	r0, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    39ca:	f10d 020f 	add.w	r2, sp, #15
    39ce:	f10d 010e 	add.w	r1, sp, #14
    39d2:	4620      	mov	r0, r4
    39d4:	f003 fb03 	bl	6fde <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    39d8:	4a42      	ldr	r2, [pc, #264]	; (3ae4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x4c>)
    39da:	f104 0108 	add.w	r1, r4, #8
        m_cb.pin_flags[pin] &= ~PIN_FLAG_OUTPUT;
    39de:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    39e2:	f023 0302 	bic.w	r3, r3, #2
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    39e6:	f043 0301 	orr.w	r3, r3, #1
    39ea:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_trigger_config)
    39ee:	b197      	cbz	r7, 3a16 <nrfx_gpiote_input_configure+0x72>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    39f0:	4b3c      	ldr	r3, [pc, #240]	; (3ae4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x4c>)
        nrfx_gpiote_trigger_t trigger = p_trigger_config->trigger;
    39f2:	783e      	ldrb	r6, [r7, #0]
        bool use_evt = p_trigger_config->p_in_channel ? true : false;
    39f4:	687a      	ldr	r2, [r7, #4]
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    39f6:	f104 0008 	add.w	r0, r4, #8
    39fa:	f833 1010 	ldrh.w	r1, [r3, r0, lsl #1]
        if (pin_is_output(pin))
    39fe:	078f      	lsls	r7, r1, #30
    3a00:	d50c      	bpl.n	3a1c <nrfx_gpiote_input_configure+0x78>
            if (use_evt)
    3a02:	2a00      	cmp	r2, #0
    3a04:	d1d7      	bne.n	39b6 <nrfx_gpiote_input_configure+0x12>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_TRIG_MODE_MASK;
    3a06:	f833 2010 	ldrh.w	r2, [r3, r0, lsl #1]
    3a0a:	f022 021c 	bic.w	r2, r2, #28
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
    3a0e:	ea42 0286 	orr.w	r2, r2, r6, lsl #2
    3a12:	f823 2010 	strh.w	r2, [r3, r0, lsl #1]
    if (p_handler_config)
    3a16:	bbcd      	cbnz	r5, 3a8c <nrfx_gpiote_input_configure+0xe8>
    return NRFX_SUCCESS;
    3a18:	4833      	ldr	r0, [pc, #204]	; (3ae8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x50>)
    3a1a:	e7cd      	b.n	39b8 <nrfx_gpiote_input_configure+0x14>
            m_cb.pin_flags[pin] &= ~(PIN_TE_ID_MASK | PIN_FLAG_TE_USED);
    3a1c:	f021 0120 	bic.w	r1, r1, #32
    3a20:	04c9      	lsls	r1, r1, #19
    3a22:	0cc9      	lsrs	r1, r1, #19
    3a24:	f823 1010 	strh.w	r1, [r3, r0, lsl #1]
            if (use_evt)
    3a28:	2a00      	cmp	r2, #0
    3a2a:	d0ec      	beq.n	3a06 <nrfx_gpiote_input_configure+0x62>
                if (!edge)
    3a2c:	2e03      	cmp	r6, #3
    3a2e:	d8c2      	bhi.n	39b6 <nrfx_gpiote_input_configure+0x12>
                uint8_t ch = *p_trigger_config->p_in_channel;
    3a30:	7817      	ldrb	r7, [r2, #0]
                if (trigger == NRFX_GPIOTE_TRIGGER_NONE)
    3a32:	b92e      	cbnz	r6, 3a40 <nrfx_gpiote_input_configure+0x9c>
    3a34:	4a2d      	ldr	r2, [pc, #180]	; (3aec <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x54>)
    3a36:	f507 71a2 	add.w	r1, r7, #324	; 0x144
    3a3a:	f842 6021 	str.w	r6, [r2, r1, lsl #2]
#if defined(NRF9160_XXAA) || defined(NRF5340_XXAA)
    p_reg->CONFIG[idx] = 0;
#endif
}
    3a3e:	e7e2      	b.n	3a06 <nrfx_gpiote_input_configure+0x62>
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    3a40:	00ba      	lsls	r2, r7, #2
    3a42:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    3a46:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
                    m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    3a4a:	ea41 3147 	orr.w	r1, r1, r7, lsl #13
    3a4e:	f8d2 c510 	ldr.w	ip, [r2, #1296]	; 0x510
    3a52:	f02c 0c03 	bic.w	ip, ip, #3
    3a56:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    3a5a:	f8d2 c510 	ldr.w	ip, [r2, #1296]	; 0x510
    3a5e:	f42c 3c4f 	bic.w	ip, ip, #211968	; 0x33c00
    3a62:	f42c 7c40 	bic.w	ip, ip, #768	; 0x300
    3a66:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    3a6a:	f8d2 e510 	ldr.w	lr, [r2, #1296]	; 0x510
    3a6e:	ea4f 2c04 	mov.w	ip, r4, lsl #8
    3a72:	f40c 5c7c 	and.w	ip, ip, #16128	; 0x3f00
    3a76:	ea4e 4e06 	orr.w	lr, lr, r6, lsl #16
    3a7a:	ea4c 0c0e 	orr.w	ip, ip, lr
    3a7e:	f041 0120 	orr.w	r1, r1, #32
    3a82:	f823 1010 	strh.w	r1, [r3, r0, lsl #1]
    3a86:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
    3a8a:	e7bc      	b.n	3a06 <nrfx_gpiote_input_configure+0x62>
        err = pin_handler_set(pin, p_handler_config->handler, p_handler_config->p_context);
    3a8c:	e9d5 6700 	ldrd	r6, r7, [r5]
    release_handler(pin);
    3a90:	4620      	mov	r0, r4
    3a92:	f7ff fef7 	bl	3884 <release_handler>
    if (!handler)
    3a96:	2e00      	cmp	r6, #0
    3a98:	d0be      	beq.n	3a18 <nrfx_gpiote_input_configure+0x74>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    3a9a:	4d12      	ldr	r5, [pc, #72]	; (3ae4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x4c>)
    3a9c:	682b      	ldr	r3, [r5, #0]
    3a9e:	429e      	cmp	r6, r3
    3aa0:	d104      	bne.n	3aac <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x14>
    3aa2:	686b      	ldr	r3, [r5, #4]
    3aa4:	429f      	cmp	r7, r3
    3aa6:	d101      	bne.n	3aac <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x14>
    3aa8:	2200      	movs	r2, #0
    3aaa:	e00a      	b.n	3ac2 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x2a>
        err = nrfx_flag32_alloc(&m_cb.available_evt_handlers, &id);
    3aac:	4810      	ldr	r0, [pc, #64]	; (3af0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x58>)
    3aae:	f10d 010f 	add.w	r1, sp, #15
    3ab2:	f7ff fe75 	bl	37a0 <nrfx_flag32_alloc>
        if (err != NRFX_SUCCESS)
    3ab6:	4b0c      	ldr	r3, [pc, #48]	; (3ae8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x50>)
    3ab8:	4298      	cmp	r0, r3
    3aba:	f47f af7d 	bne.w	39b8 <nrfx_gpiote_input_configure+0x14>
        handler_id = (int32_t)id;
    3abe:	f89d 200f 	ldrb.w	r2, [sp, #15]
    m_cb.handlers[handler_id].handler = handler;
    3ac2:	f845 6032 	str.w	r6, [r5, r2, lsl #3]
    m_cb.handlers[handler_id].p_context = p_context;
    3ac6:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    3aca:	3408      	adds	r4, #8
    m_cb.handlers[handler_id].p_context = p_context;
    3acc:	605f      	str	r7, [r3, #4]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    3ace:	f835 3014 	ldrh.w	r3, [r5, r4, lsl #1]
    3ad2:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
    3ad6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    3ada:	f825 3014 	strh.w	r3, [r5, r4, lsl #1]
    3ade:	e79b      	b.n	3a18 <nrfx_gpiote_input_configure+0x74>
    3ae0:	0bad0004 	.word	0x0bad0004
    3ae4:	20000050 	.word	0x20000050
    3ae8:	0bad0000 	.word	0x0bad0000
    3aec:	40006000 	.word	0x40006000
    3af0:	200000c4 	.word	0x200000c4

00003af4 <nrfx_gpiote_output_configure>:
{
    3af4:	b5f0      	push	{r4, r5, r6, r7, lr}
    3af6:	4604      	mov	r4, r0
    3af8:	b085      	sub	sp, #20
    3afa:	4615      	mov	r5, r2
    if (p_config)
    3afc:	b309      	cbz	r1, 3b42 <nrfx_gpiote_output_configure+0x4e>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    3afe:	f100 0708 	add.w	r7, r0, #8
    3b02:	4e31      	ldr	r6, [pc, #196]	; (3bc8 <nrfx_gpiote_output_configure+0xd4>)
    3b04:	f836 3017 	ldrh.w	r3, [r6, r7, lsl #1]
        if (pin_is_input(pin) && pin_in_use_by_te(pin))
    3b08:	0798      	lsls	r0, r3, #30
    3b0a:	d401      	bmi.n	3b10 <nrfx_gpiote_output_configure+0x1c>
    3b0c:	069a      	lsls	r2, r3, #26
    3b0e:	d458      	bmi.n	3bc2 <nrfx_gpiote_output_configure+0xce>
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
    3b10:	f013 0f1c 	tst.w	r3, #28
    3b14:	d002      	beq.n	3b1c <nrfx_gpiote_output_configure+0x28>
    3b16:	784b      	ldrb	r3, [r1, #1]
    3b18:	2b01      	cmp	r3, #1
    3b1a:	d052      	beq.n	3bc2 <nrfx_gpiote_output_configure+0xce>
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_OUTPUT;
    3b1c:	2301      	movs	r3, #1
    3b1e:	f88d 300f 	strb.w	r3, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &p_config->input_connect, &p_config->pull,
    3b22:	2300      	movs	r3, #0
    3b24:	e9cd 1300 	strd	r1, r3, [sp]
    3b28:	1c4a      	adds	r2, r1, #1
    3b2a:	1c8b      	adds	r3, r1, #2
    3b2c:	4620      	mov	r0, r4
    3b2e:	f10d 010f 	add.w	r1, sp, #15
    3b32:	f003 fa54 	bl	6fde <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE | PIN_FLAG_OUTPUT;
    3b36:	f836 3017 	ldrh.w	r3, [r6, r7, lsl #1]
    3b3a:	f043 0303 	orr.w	r3, r3, #3
    3b3e:	f826 3017 	strh.w	r3, [r6, r7, lsl #1]
    if (p_task_config)
    3b42:	b915      	cbnz	r5, 3b4a <nrfx_gpiote_output_configure+0x56>
    return NRFX_SUCCESS;
    3b44:	4821      	ldr	r0, [pc, #132]	; (3bcc <nrfx_gpiote_output_configure+0xd8>)
}
    3b46:	b005      	add	sp, #20
    3b48:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    3b4a:	4e1f      	ldr	r6, [pc, #124]	; (3bc8 <nrfx_gpiote_output_configure+0xd4>)
    3b4c:	f104 0708 	add.w	r7, r4, #8
    3b50:	f836 0017 	ldrh.w	r0, [r6, r7, lsl #1]
        if (pin_is_input(pin))
    3b54:	0783      	lsls	r3, r0, #30
    3b56:	d534      	bpl.n	3bc2 <nrfx_gpiote_output_configure+0xce>
        uint32_t ch = p_task_config->task_ch;
    3b58:	f895 c000 	ldrb.w	ip, [r5]
    p_reg->CONFIG[idx] = 0;
    3b5c:	4661      	mov	r1, ip
    3b5e:	0089      	lsls	r1, r1, #2
        m_cb.pin_flags[pin] &= ~(PIN_FLAG_TE_USED | PIN_TE_ID_MASK);
    3b60:	f020 0020 	bic.w	r0, r0, #32
    3b64:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    3b68:	04c0      	lsls	r0, r0, #19
    3b6a:	f501 41c0 	add.w	r1, r1, #24576	; 0x6000
    3b6e:	0cc0      	lsrs	r0, r0, #19
    3b70:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    3b74:	2300      	movs	r3, #0
    3b76:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
        if (p_task_config->polarity != NRF_GPIOTE_POLARITY_NONE)
    3b7a:	786a      	ldrb	r2, [r5, #1]
    3b7c:	2a00      	cmp	r2, #0
    3b7e:	d0e1      	beq.n	3b44 <nrfx_gpiote_output_configure+0x50>
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk |
    3b80:	f8d1 3510 	ldr.w	r3, [r1, #1296]	; 0x510
            nrf_gpiote_task_configure(NRF_GPIOTE, ch, pin,
    3b84:	78ad      	ldrb	r5, [r5, #2]
    3b86:	f423 1399 	bic.w	r3, r3, #1253376	; 0x132000
    3b8a:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    3b8e:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    3b92:	f8d1 e510 	ldr.w	lr, [r1, #1296]	; 0x510
    3b96:	0223      	lsls	r3, r4, #8
    3b98:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    3b9c:	0412      	lsls	r2, r2, #16
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    3b9e:	ea43 030e 	orr.w	r3, r3, lr
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    3ba2:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    3ba6:	052d      	lsls	r5, r5, #20
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    3ba8:	4313      	orrs	r3, r2
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    3baa:	f405 1580 	and.w	r5, r5, #1048576	; 0x100000
            m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    3bae:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    3bb2:	432b      	orrs	r3, r5
    3bb4:	f040 0020 	orr.w	r0, r0, #32
    3bb8:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    3bbc:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
    3bc0:	e7c0      	b.n	3b44 <nrfx_gpiote_output_configure+0x50>
            return NRFX_ERROR_INVALID_PARAM;
    3bc2:	4803      	ldr	r0, [pc, #12]	; (3bd0 <nrfx_gpiote_output_configure+0xdc>)
    3bc4:	e7bf      	b.n	3b46 <nrfx_gpiote_output_configure+0x52>
    3bc6:	bf00      	nop
    3bc8:	20000050 	.word	0x20000050
    3bcc:	0bad0000 	.word	0x0bad0000
    3bd0:	0bad0004 	.word	0x0bad0004

00003bd4 <nrfx_gpiote_global_callback_set>:
    m_cb.global_handler.handler = handler;
    3bd4:	4b01      	ldr	r3, [pc, #4]	; (3bdc <nrfx_gpiote_global_callback_set+0x8>)
    m_cb.global_handler.p_context = p_context;
    3bd6:	e9c3 0102 	strd	r0, r1, [r3, #8]
}
    3bda:	4770      	bx	lr
    3bdc:	20000050 	.word	0x20000050

00003be0 <nrfx_gpiote_channel_get>:
{
    3be0:	b538      	push	{r3, r4, r5, lr}
    3be2:	4604      	mov	r4, r0
    NRFX_ASSERT(p_channel);
    3be4:	460d      	mov	r5, r1
    3be6:	b959      	cbnz	r1, 3c00 <nrfx_gpiote_channel_get+0x20>
    3be8:	490b      	ldr	r1, [pc, #44]	; (3c18 <nrfx_gpiote_channel_get+0x38>)
    3bea:	480c      	ldr	r0, [pc, #48]	; (3c1c <nrfx_gpiote_channel_get+0x3c>)
    3bec:	4a0c      	ldr	r2, [pc, #48]	; (3c20 <nrfx_gpiote_channel_get+0x40>)
    3bee:	f240 2335 	movw	r3, #565	; 0x235
    3bf2:	f003 f833 	bl	6c5c <printk>
    3bf6:	480a      	ldr	r0, [pc, #40]	; (3c20 <nrfx_gpiote_channel_get+0x40>)
    3bf8:	f240 2135 	movw	r1, #565	; 0x235
    3bfc:	f002 ff5a 	bl	6ab4 <assert_post_action>
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    3c00:	3408      	adds	r4, #8
    3c02:	4b08      	ldr	r3, [pc, #32]	; (3c24 <nrfx_gpiote_channel_get+0x44>)
    3c04:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
    if (pin_in_use_by_te(pin))
    3c08:	069a      	lsls	r2, r3, #26
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    3c0a:	bf43      	ittte	mi
    3c0c:	0b5b      	lsrmi	r3, r3, #13
    3c0e:	702b      	strbmi	r3, [r5, #0]
        return NRFX_SUCCESS;
    3c10:	4805      	ldrmi	r0, [pc, #20]	; (3c28 <nrfx_gpiote_channel_get+0x48>)
        return NRFX_ERROR_INVALID_PARAM;
    3c12:	4806      	ldrpl	r0, [pc, #24]	; (3c2c <nrfx_gpiote_channel_get+0x4c>)
}
    3c14:	bd38      	pop	{r3, r4, r5, pc}
    3c16:	bf00      	nop
    3c18:	00007eca 	.word	0x00007eca
    3c1c:	00007624 	.word	0x00007624
    3c20:	00007e52 	.word	0x00007e52
    3c24:	20000050 	.word	0x20000050
    3c28:	0bad0000 	.word	0x0bad0000
    3c2c:	0bad0004 	.word	0x0bad0004

00003c30 <nrfx_gpiote_init>:
{
    3c30:	b538      	push	{r3, r4, r5, lr}
    if (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
    3c32:	4c0e      	ldr	r4, [pc, #56]	; (3c6c <nrfx_gpiote_init+0x3c>)
    3c34:	f894 5078 	ldrb.w	r5, [r4, #120]	; 0x78
    3c38:	b9b5      	cbnz	r5, 3c68 <nrfx_gpiote_init+0x38>
    memset(m_cb.pin_flags, 0, sizeof(m_cb.pin_flags));
    3c3a:	2260      	movs	r2, #96	; 0x60
    3c3c:	4629      	mov	r1, r5
    3c3e:	f104 0010 	add.w	r0, r4, #16
    3c42:	f003 f86e 	bl	6d22 <memset>
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_GPIOTE));
    3c46:	2006      	movs	r0, #6
    3c48:	f7fd ff1c 	bl	1a84 <arch_irq_enable>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    3c4c:	4b08      	ldr	r3, [pc, #32]	; (3c70 <nrfx_gpiote_init+0x40>)
    return err_code;
    3c4e:	4809      	ldr	r0, [pc, #36]	; (3c74 <nrfx_gpiote_init+0x44>)
    3c50:	601d      	str	r5, [r3, #0]
    3c52:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    3c54:	4b08      	ldr	r3, [pc, #32]	; (3c78 <nrfx_gpiote_init+0x48>)
    3c56:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    3c5a:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    m_cb.state = NRFX_DRV_STATE_INITIALIZED;
    3c5e:	2301      	movs	r3, #1
    3c60:	f884 3078 	strb.w	r3, [r4, #120]	; 0x78
    m_cb.available_evt_handlers = NRFX_BIT_MASK(NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS);
    3c64:	6763      	str	r3, [r4, #116]	; 0x74
}
    3c66:	bd38      	pop	{r3, r4, r5, pc}
        return err_code;
    3c68:	4804      	ldr	r0, [pc, #16]	; (3c7c <nrfx_gpiote_init+0x4c>)
    3c6a:	e7fc      	b.n	3c66 <nrfx_gpiote_init+0x36>
    3c6c:	20000050 	.word	0x20000050
    3c70:	4000617c 	.word	0x4000617c
    3c74:	0bad0000 	.word	0x0bad0000
    3c78:	40006000 	.word	0x40006000
    3c7c:	0bad0005 	.word	0x0bad0005

00003c80 <nrfx_gpiote_is_init>:
    return (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED) ? true : false;
    3c80:	4b03      	ldr	r3, [pc, #12]	; (3c90 <nrfx_gpiote_is_init+0x10>)
    3c82:	f893 0078 	ldrb.w	r0, [r3, #120]	; 0x78
}
    3c86:	3800      	subs	r0, #0
    3c88:	bf18      	it	ne
    3c8a:	2001      	movne	r0, #1
    3c8c:	4770      	bx	lr
    3c8e:	bf00      	nop
    3c90:	20000050 	.word	0x20000050

00003c94 <nrfx_gpiote_channel_free>:
{
    3c94:	4601      	mov	r1, r0
    return nrfx_flag32_free(&m_cb.available_channels_mask, channel);
    3c96:	4801      	ldr	r0, [pc, #4]	; (3c9c <nrfx_gpiote_channel_free+0x8>)
    3c98:	f7ff bda6 	b.w	37e8 <nrfx_flag32_free>
    3c9c:	200000c0 	.word	0x200000c0

00003ca0 <nrfx_gpiote_channel_alloc>:
{
    3ca0:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_cb.available_channels_mask, p_channel);
    3ca2:	4801      	ldr	r0, [pc, #4]	; (3ca8 <nrfx_gpiote_channel_alloc+0x8>)
    3ca4:	f7ff bd7c 	b.w	37a0 <nrfx_flag32_alloc>
    3ca8:	200000c0 	.word	0x200000c0

00003cac <nrfx_gpiote_trigger_enable>:
{
    3cac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    return PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]) != NRFX_GPIOTE_TRIGGER_NONE;
    3cae:	4d31      	ldr	r5, [pc, #196]	; (3d74 <nrfx_gpiote_trigger_enable+0xc8>)
    3cb0:	f100 0708 	add.w	r7, r0, #8
{
    3cb4:	4604      	mov	r4, r0
    return PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]) != NRFX_GPIOTE_TRIGGER_NONE;
    3cb6:	f835 3017 	ldrh.w	r3, [r5, r7, lsl #1]
    NRFX_ASSERT(pin_has_trigger(pin));
    3cba:	f013 0f1c 	tst.w	r3, #28
{
    3cbe:	460e      	mov	r6, r1
    NRFX_ASSERT(pin_has_trigger(pin));
    3cc0:	d10b      	bne.n	3cda <nrfx_gpiote_trigger_enable+0x2e>
    3cc2:	492d      	ldr	r1, [pc, #180]	; (3d78 <nrfx_gpiote_trigger_enable+0xcc>)
    3cc4:	482d      	ldr	r0, [pc, #180]	; (3d7c <nrfx_gpiote_trigger_enable+0xd0>)
    3cc6:	4a2e      	ldr	r2, [pc, #184]	; (3d80 <nrfx_gpiote_trigger_enable+0xd4>)
    3cc8:	f240 33df 	movw	r3, #991	; 0x3df
    3ccc:	f002 ffc6 	bl	6c5c <printk>
    3cd0:	482b      	ldr	r0, [pc, #172]	; (3d80 <nrfx_gpiote_trigger_enable+0xd4>)
    3cd2:	f240 31df 	movw	r1, #991	; 0x3df
    3cd6:	f002 feed 	bl	6ab4 <assert_post_action>
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    3cda:	f835 0017 	ldrh.w	r0, [r5, r7, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    3cde:	0683      	lsls	r3, r0, #26
    3ce0:	d51f      	bpl.n	3d22 <nrfx_gpiote_trigger_enable+0x76>
    3ce2:	f010 0302 	ands.w	r3, r0, #2
    3ce6:	d11c      	bne.n	3d22 <nrfx_gpiote_trigger_enable+0x76>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    3ce8:	0b41      	lsrs	r1, r0, #13
        nrf_gpiote_event_clear(NRF_GPIOTE, nrf_gpiote_in_event_get(ch));
    3cea:	4608      	mov	r0, r1
    3cec:	f003 f973 	bl	6fd6 <nrf_gpiote_in_event_get>
    return ((uint32_t)p_reg + event);
    3cf0:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
    3cf4:	f500 40c0 	add.w	r0, r0, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    3cf8:	6003      	str	r3, [r0, #0]
    3cfa:	6803      	ldr	r3, [r0, #0]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    3cfc:	008b      	lsls	r3, r1, #2
    3cfe:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    3d02:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    3d06:	f8d3 2510 	ldr.w	r2, [r3, #1296]	; 0x510
    3d0a:	f042 0201 	orr.w	r2, r2, #1
    3d0e:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
        if (int_enable)
    3d12:	b126      	cbz	r6, 3d1e <nrfx_gpiote_trigger_enable+0x72>
    p_reg->INTENSET = mask;
    3d14:	4a1b      	ldr	r2, [pc, #108]	; (3d84 <nrfx_gpiote_trigger_enable+0xd8>)
            nrf_gpiote_int_enable(NRF_GPIOTE, NRFX_BIT(ch));
    3d16:	2301      	movs	r3, #1
    3d18:	408b      	lsls	r3, r1
    3d1a:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
}
    3d1e:	b003      	add	sp, #12
    3d20:	bdf0      	pop	{r4, r5, r6, r7, pc}
        NRFX_ASSERT(int_enable);
    3d22:	b95e      	cbnz	r6, 3d3c <nrfx_gpiote_trigger_enable+0x90>
    3d24:	4918      	ldr	r1, [pc, #96]	; (3d88 <nrfx_gpiote_trigger_enable+0xdc>)
    3d26:	4815      	ldr	r0, [pc, #84]	; (3d7c <nrfx_gpiote_trigger_enable+0xd0>)
    3d28:	4a15      	ldr	r2, [pc, #84]	; (3d80 <nrfx_gpiote_trigger_enable+0xd4>)
    3d2a:	f240 33ee 	movw	r3, #1006	; 0x3ee
    3d2e:	f002 ff95 	bl	6c5c <printk>
    3d32:	4813      	ldr	r0, [pc, #76]	; (3d80 <nrfx_gpiote_trigger_enable+0xd4>)
    3d34:	f240 31ee 	movw	r1, #1006	; 0x3ee
    3d38:	f002 febc 	bl	6ab4 <assert_post_action>
    nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    3d3c:	f835 3017 	ldrh.w	r3, [r5, r7, lsl #1]
    3d40:	f3c3 0382 	ubfx	r3, r3, #2, #3
    if (trigger == NRFX_GPIOTE_TRIGGER_LOW)
    3d44:	2b04      	cmp	r3, #4
    3d46:	d010      	beq.n	3d6a <nrfx_gpiote_trigger_enable+0xbe>
    else if (trigger == NRFX_GPIOTE_TRIGGER_HIGH)
    3d48:	2b05      	cmp	r3, #5
    3d4a:	d010      	beq.n	3d6e <nrfx_gpiote_trigger_enable+0xc2>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    3d4c:	a801      	add	r0, sp, #4
    3d4e:	9401      	str	r4, [sp, #4]
    3d50:	f7ff fdf2 	bl	3938 <nrf_gpio_pin_port_decode>
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    3d54:	9b01      	ldr	r3, [sp, #4]
    return p_reg->IN;
    3d56:	f8d0 1510 	ldr.w	r1, [r0, #1296]	; 0x510
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    3d5a:	40d9      	lsrs	r1, r3
    3d5c:	f001 0101 	and.w	r1, r1, #1
        sense = nrf_gpio_pin_read(pin) ? NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    3d60:	3102      	adds	r1, #2
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
    3d62:	4620      	mov	r0, r4
    3d64:	f003 f986 	bl	7074 <nrf_gpio_cfg_sense_set>
}
    3d68:	e7d9      	b.n	3d1e <nrfx_gpiote_trigger_enable+0x72>
        sense = NRF_GPIO_PIN_SENSE_LOW;
    3d6a:	2103      	movs	r1, #3
    3d6c:	e7f9      	b.n	3d62 <nrfx_gpiote_trigger_enable+0xb6>
        sense = NRF_GPIO_PIN_SENSE_HIGH;
    3d6e:	2102      	movs	r1, #2
    3d70:	e7f7      	b.n	3d62 <nrfx_gpiote_trigger_enable+0xb6>
    3d72:	bf00      	nop
    3d74:	20000050 	.word	0x20000050
    3d78:	00007ed4 	.word	0x00007ed4
    3d7c:	00007624 	.word	0x00007624
    3d80:	00007e52 	.word	0x00007e52
    3d84:	40006000 	.word	0x40006000
    3d88:	00007ee9 	.word	0x00007ee9

00003d8c <nrfx_gpiote_trigger_disable>:
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    3d8c:	4b0e      	ldr	r3, [pc, #56]	; (3dc8 <nrfx_gpiote_trigger_disable+0x3c>)
    3d8e:	f100 0208 	add.w	r2, r0, #8
    3d92:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    3d96:	0699      	lsls	r1, r3, #26
    3d98:	d513      	bpl.n	3dc2 <nrfx_gpiote_trigger_disable+0x36>
    3d9a:	079a      	lsls	r2, r3, #30
    3d9c:	d411      	bmi.n	3dc2 <nrfx_gpiote_trigger_disable+0x36>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    3d9e:	0b5b      	lsrs	r3, r3, #13
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
    3da0:	2201      	movs	r2, #1
    3da2:	409a      	lsls	r2, r3
    p_reg->INTENCLR = mask;
    3da4:	009b      	lsls	r3, r3, #2
    3da6:	4909      	ldr	r1, [pc, #36]	; (3dcc <nrfx_gpiote_trigger_disable+0x40>)
    3da8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    3dac:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    3db0:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    3db4:	f8d3 2510 	ldr.w	r2, [r3, #1296]	; 0x510
    3db8:	f022 0203 	bic.w	r2, r2, #3
    3dbc:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
}
    3dc0:	4770      	bx	lr
        nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    3dc2:	2100      	movs	r1, #0
    3dc4:	f003 b956 	b.w	7074 <nrf_gpio_cfg_sense_set>
    3dc8:	20000050 	.word	0x20000050
    3dcc:	40006000 	.word	0x40006000

00003dd0 <nrfx_gpiote_pin_uninit>:
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    3dd0:	4b0e      	ldr	r3, [pc, #56]	; (3e0c <nrfx_gpiote_pin_uninit+0x3c>)
    3dd2:	f100 0208 	add.w	r2, r0, #8
{
    3dd6:	b513      	push	{r0, r1, r4, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    3dd8:	f813 3012 	ldrb.w	r3, [r3, r2, lsl #1]
    if (!pin_in_use(pin))
    3ddc:	07db      	lsls	r3, r3, #31
{
    3dde:	4604      	mov	r4, r0
    if (!pin_in_use(pin))
    3de0:	d511      	bpl.n	3e06 <nrfx_gpiote_pin_uninit+0x36>
    nrfx_gpiote_trigger_disable(pin);
    3de2:	f7ff ffd3 	bl	3d8c <nrfx_gpiote_trigger_disable>
    pin_handler_trigger_uninit(pin);
    3de6:	4620      	mov	r0, r4
    3de8:	f7ff fd8c 	bl	3904 <pin_handler_trigger_uninit>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    3dec:	a801      	add	r0, sp, #4
    3dee:	9401      	str	r4, [sp, #4]
    3df0:	f7ff fda2 	bl	3938 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    3df4:	9b01      	ldr	r3, [sp, #4]
    3df6:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    3dfa:	2202      	movs	r2, #2
    3dfc:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
    nrf_gpio_cfg(
    3e00:	4803      	ldr	r0, [pc, #12]	; (3e10 <nrfx_gpiote_pin_uninit+0x40>)
}
    3e02:	b002      	add	sp, #8
    3e04:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    3e06:	4803      	ldr	r0, [pc, #12]	; (3e14 <nrfx_gpiote_pin_uninit+0x44>)
    3e08:	e7fb      	b.n	3e02 <nrfx_gpiote_pin_uninit+0x32>
    3e0a:	bf00      	nop
    3e0c:	20000050 	.word	0x20000050
    3e10:	0bad0000 	.word	0x0bad0000
    3e14:	0bad0004 	.word	0x0bad0004

00003e18 <nrfx_gpiote_irq_handler>:
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    }
}

void nrfx_gpiote_irq_handler(void)
{
    3e18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3e1c:	4b65      	ldr	r3, [pc, #404]	; (3fb4 <nrfx_gpiote_irq_handler+0x19c>)
    return p_reg->INTENSET & mask;
    3e1e:	4866      	ldr	r0, [pc, #408]	; (3fb8 <nrfx_gpiote_irq_handler+0x1a0>)
    uint32_t i;
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;

    /* collect status of all GPIOTE pin events. Processing is done once all are collected and cleared.*/
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    3e20:	4966      	ldr	r1, [pc, #408]	; (3fbc <nrfx_gpiote_irq_handler+0x1a4>)
    uint32_t status = 0;
    3e22:	2500      	movs	r5, #0
{
    3e24:	b089      	sub	sp, #36	; 0x24
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;
    3e26:	2201      	movs	r2, #1
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    3e28:	462c      	mov	r4, r5
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3e2a:	681e      	ldr	r6, [r3, #0]
    {
        if (nrf_gpiote_event_check(NRF_GPIOTE, event) &&
    3e2c:	b136      	cbz	r6, 3e3c <nrfx_gpiote_irq_handler+0x24>
    return p_reg->INTENSET & mask;
    3e2e:	f8d0 6304 	ldr.w	r6, [r0, #772]	; 0x304
    3e32:	4216      	tst	r6, r2
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    3e34:	bf1e      	ittt	ne
    3e36:	601c      	strne	r4, [r3, #0]
    3e38:	681e      	ldrne	r6, [r3, #0]
            nrf_gpiote_int_enable_check(NRF_GPIOTE, mask))
        {
            nrf_gpiote_event_clear(NRF_GPIOTE, event);
            status |= mask;
    3e3a:	4315      	orrne	r5, r2
        }
        mask <<= 1;
    3e3c:	3304      	adds	r3, #4
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    3e3e:	428b      	cmp	r3, r1
        mask <<= 1;
    3e40:	ea4f 0242 	mov.w	r2, r2, lsl #1
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    3e44:	d1f1      	bne.n	3e2a <nrfx_gpiote_irq_handler+0x12>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3e46:	4f5e      	ldr	r7, [pc, #376]	; (3fc0 <nrfx_gpiote_irq_handler+0x1a8>)
    3e48:	683b      	ldr	r3, [r7, #0]
         * in ascending order. */
        event = (nrf_gpiote_event_t)((uint32_t)event + sizeof(uint32_t));
    }

    /* handle PORT event */
    if (nrf_gpiote_event_check(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT))
    3e4a:	b37b      	cbz	r3, 3eac <nrfx_gpiote_irq_handler+0x94>
        *p_masks = gpio_regs[i]->LATCH;
    3e4c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    3e50:	4e5c      	ldr	r6, [pc, #368]	; (3fc4 <nrfx_gpiote_irq_handler+0x1ac>)
    3e52:	f8d3 2520 	ldr.w	r2, [r3, #1312]	; 0x520
    3e56:	9206      	str	r2, [sp, #24]
        gpio_regs[i]->LATCH = *p_masks;
    3e58:	f8c3 2520 	str.w	r2, [r3, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    3e5c:	f8d6 3520 	ldr.w	r3, [r6, #1312]	; 0x520
    3e60:	9307      	str	r3, [sp, #28]
        gpio_regs[i]->LATCH = *p_masks;
    3e62:	f8c6 3520 	str.w	r3, [r6, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    3e66:	9601      	str	r6, [sp, #4]
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    3e68:	f10d 0918 	add.w	r9, sp, #24
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    3e6c:	f04f 0800 	mov.w	r8, #0
__STATIC_INLINE void nrf_bitmask_bit_clear(uint32_t bit, void * p_mask)
{
    uint8_t * p_mask8 = (uint8_t *)p_mask;
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    bit = BITMASK_RELBIT_GET(bit);
    p_mask8[byte_idx] &= ~(1 << bit);
    3e70:	f04f 0b01 	mov.w	fp, #1
            while (latch[i])
    3e74:	f8d9 3000 	ldr.w	r3, [r9]
    3e78:	b9f3      	cbnz	r3, 3eb8 <nrfx_gpiote_irq_handler+0xa0>
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    3e7a:	f108 0820 	add.w	r8, r8, #32
    3e7e:	f1b8 0f40 	cmp.w	r8, #64	; 0x40
    3e82:	f109 0904 	add.w	r9, r9, #4
    3e86:	d1f5      	bne.n	3e74 <nrfx_gpiote_irq_handler+0x5c>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    3e88:	603b      	str	r3, [r7, #0]
    3e8a:	683b      	ldr	r3, [r7, #0]
        gpio_regs[i]->LATCH = *p_masks;
    3e8c:	9901      	ldr	r1, [sp, #4]
        *p_masks = gpio_regs[i]->LATCH;
    3e8e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    3e92:	f8d3 2520 	ldr.w	r2, [r3, #1312]	; 0x520
    3e96:	9206      	str	r2, [sp, #24]
        gpio_regs[i]->LATCH = *p_masks;
    3e98:	f8c3 2520 	str.w	r2, [r3, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    3e9c:	9b01      	ldr	r3, [sp, #4]
    3e9e:	f8d3 3520 	ldr.w	r3, [r3, #1312]	; 0x520
    3ea2:	9307      	str	r3, [sp, #28]
        gpio_regs[i]->LATCH = *p_masks;
    3ea4:	f8c1 3520 	str.w	r3, [r1, #1312]	; 0x520
        if (latch[port_idx])
    3ea8:	4313      	orrs	r3, r2
    3eaa:	d1dd      	bne.n	3e68 <nrfx_gpiote_irq_handler+0x50>
        mask &= ~NRFX_BIT(ch);
    3eac:	2401      	movs	r4, #1
    while (mask)
    3eae:	2d00      	cmp	r5, #0
    3eb0:	d168      	bne.n	3f84 <nrfx_gpiote_irq_handler+0x16c>
        port_event_handle();
    }

    /* Process pin events. */
    gpiote_evt_handle(status);
}
    3eb2:	b009      	add	sp, #36	; 0x24
    3eb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                uint32_t pin = NRF_CTZ(latch[i]);
    3eb8:	fa93 f3a3 	rbit	r3, r3
    3ebc:	fab3 f383 	clz	r3, r3
                pin += 32 * i;
    3ec0:	eb08 0603 	add.w	r6, r8, r3
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    3ec4:	f106 0208 	add.w	r2, r6, #8
    3ec8:	4b3f      	ldr	r3, [pc, #252]	; (3fc8 <nrfx_gpiote_irq_handler+0x1b0>)
    3eca:	9605      	str	r6, [sp, #20]
    3ecc:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
    3ed0:	f3c2 0382 	ubfx	r3, r2, #2, #3
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    3ed4:	08f4      	lsrs	r4, r6, #3
    3ed6:	9302      	str	r3, [sp, #8]
    3ed8:	469a      	mov	sl, r3
    p_mask8[byte_idx] &= ~(1 << bit);
    3eda:	ab06      	add	r3, sp, #24
    bit = BITMASK_RELBIT_GET(bit);
    3edc:	f006 0007 	and.w	r0, r6, #7
    p_mask8[byte_idx] &= ~(1 << bit);
    3ee0:	fa0b fc00 	lsl.w	ip, fp, r0
    3ee4:	5d18      	ldrb	r0, [r3, r4]
    3ee6:	ea20 000c 	bic.w	r0, r0, ip
    3eea:	5518      	strb	r0, [r3, r4]
    3eec:	0891      	lsrs	r1, r2, #2
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    3eee:	a805      	add	r0, sp, #20
    3ef0:	9103      	str	r1, [sp, #12]
    3ef2:	f7ff fd21 	bl	3938 <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    3ef6:	9c05      	ldr	r4, [sp, #20]
    if (is_level(trigger))
    3ef8:	9903      	ldr	r1, [sp, #12]
    3efa:	f504 74e0 	add.w	r4, r4, #448	; 0x1c0
    3efe:	074b      	lsls	r3, r1, #29
    3f00:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
                                   GPIO_PIN_CNF_SENSE_Msk) >> GPIO_PIN_CNF_SENSE_Pos);
    3f04:	f3c4 4401 	ubfx	r4, r4, #16, #2
    3f08:	d523      	bpl.n	3f52 <nrfx_gpiote_irq_handler+0x13a>
        call_handler(pin, trigger);
    3f0a:	4651      	mov	r1, sl
    3f0c:	4630      	mov	r0, r6
    3f0e:	f7ff fc9b 	bl	3848 <call_handler>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    3f12:	a805      	add	r0, sp, #20
    3f14:	9605      	str	r6, [sp, #20]
    3f16:	f7ff fd0f 	bl	3938 <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    3f1a:	9a05      	ldr	r2, [sp, #20]
    3f1c:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    3f20:	b2e4      	uxtb	r4, r4
    3f22:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
        if (nrf_gpio_pin_sense_get(pin) == sense)
    3f26:	f3c2 4201 	ubfx	r2, r2, #16, #2
    3f2a:	4294      	cmp	r4, r2
    3f2c:	d107      	bne.n	3f3e <nrfx_gpiote_irq_handler+0x126>
            nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    3f2e:	2100      	movs	r1, #0
    3f30:	4630      	mov	r0, r6
    3f32:	f003 f89f 	bl	7074 <nrf_gpio_cfg_sense_set>
            nrf_gpio_cfg_sense_set(pin, sense);
    3f36:	4621      	mov	r1, r4
    3f38:	4630      	mov	r0, r6
    3f3a:	f003 f89b 	bl	7074 <nrf_gpio_cfg_sense_set>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    3f3e:	a805      	add	r0, sp, #20
    3f40:	9605      	str	r6, [sp, #20]
    3f42:	f7ff fcf9 	bl	3938 <nrf_gpio_pin_port_decode>
    reg->LATCH = (1 << pin_number);
    3f46:	9b05      	ldr	r3, [sp, #20]
    3f48:	fa0b f303 	lsl.w	r3, fp, r3
    3f4c:	f8c0 3520 	str.w	r3, [r0, #1312]	; 0x520
    3f50:	e790      	b.n	3e74 <nrfx_gpiote_irq_handler+0x5c>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    3f52:	2c02      	cmp	r4, #2
        nrf_gpio_cfg_sense_set(pin, next_sense);
    3f54:	bf0c      	ite	eq
    3f56:	2103      	moveq	r1, #3
    3f58:	2102      	movne	r1, #2
    3f5a:	4630      	mov	r0, r6
    3f5c:	f003 f88a 	bl	7074 <nrf_gpio_cfg_sense_set>
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    3f60:	9b02      	ldr	r3, [sp, #8]
    3f62:	2b03      	cmp	r3, #3
    3f64:	d004      	beq.n	3f70 <nrfx_gpiote_irq_handler+0x158>
    3f66:	2c02      	cmp	r4, #2
    3f68:	d107      	bne.n	3f7a <nrfx_gpiote_irq_handler+0x162>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    3f6a:	f1ba 0f01 	cmp.w	sl, #1
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    3f6e:	d1e6      	bne.n	3f3e <nrfx_gpiote_irq_handler+0x126>
            call_handler(pin, trigger);
    3f70:	4651      	mov	r1, sl
    3f72:	4630      	mov	r0, r6
    3f74:	f7ff fc68 	bl	3848 <call_handler>
    3f78:	e7e1      	b.n	3f3e <nrfx_gpiote_irq_handler+0x126>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    3f7a:	2c03      	cmp	r4, #3
    3f7c:	d1df      	bne.n	3f3e <nrfx_gpiote_irq_handler+0x126>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    3f7e:	f1ba 0f02 	cmp.w	sl, #2
    3f82:	e7f4      	b.n	3f6e <nrfx_gpiote_irq_handler+0x156>
        uint32_t ch = NRF_CTZ(mask);
    3f84:	fa95 f3a5 	rbit	r3, r5
    3f88:	fab3 f383 	clz	r3, r3
        mask &= ~NRFX_BIT(ch);
    3f8c:	fa04 f203 	lsl.w	r2, r4, r3
    3f90:	009b      	lsls	r3, r3, #2
    3f92:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    3f96:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    3f9a:	ea25 0502 	bic.w	r5, r5, r2
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    3f9e:	f8d3 0510 	ldr.w	r0, [r3, #1296]	; 0x510
    return (nrf_gpiote_polarity_t)((p_reg->CONFIG[idx] & GPIOTE_CONFIG_POLARITY_Msk) >>
    3fa2:	f8d3 1510 	ldr.w	r1, [r3, #1296]	; 0x510
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    3fa6:	f3c0 2005 	ubfx	r0, r0, #8, #6
    3faa:	f3c1 4101 	ubfx	r1, r1, #16, #2
    3fae:	f7ff fc4b 	bl	3848 <call_handler>
    3fb2:	e77c      	b.n	3eae <nrfx_gpiote_irq_handler+0x96>
    3fb4:	40006100 	.word	0x40006100
    3fb8:	40006000 	.word	0x40006000
    3fbc:	40006120 	.word	0x40006120
    3fc0:	4000617c 	.word	0x4000617c
    3fc4:	50000300 	.word	0x50000300
    3fc8:	20000050 	.word	0x20000050

00003fcc <nrfx_ppi_channel_alloc>:
    nrfx_flag32_init(&m_groups_allocated, NRFX_PPI_ALL_APP_GROUPS_MASK);
}


nrfx_err_t nrfx_ppi_channel_alloc(nrf_ppi_channel_t * p_channel)
{
    3fcc:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_channels_allocated, (uint8_t *)p_channel);
    3fce:	4801      	ldr	r0, [pc, #4]	; (3fd4 <nrfx_ppi_channel_alloc+0x8>)
    3fd0:	f7ff bbe6 	b.w	37a0 <nrfx_flag32_alloc>
    3fd4:	200000cc 	.word	0x200000cc

00003fd8 <nrf52_errata_136>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    3fd8:	4b03      	ldr	r3, [pc, #12]	; (3fe8 <nrf52_errata_136+0x10>)
            if (var1 == 0x08)
    3fda:	6818      	ldr	r0, [r3, #0]
}
    3fdc:	f1a0 0308 	sub.w	r3, r0, #8
    3fe0:	4258      	negs	r0, r3
    3fe2:	4158      	adcs	r0, r3
    3fe4:	4770      	bx	lr
    3fe6:	bf00      	nop
    3fe8:	10000130 	.word	0x10000130

00003fec <nrf52_errata_103>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    3fec:	4b06      	ldr	r3, [pc, #24]	; (4008 <nrf52_errata_103+0x1c>)
            if (var1 == 0x08)
    3fee:	681b      	ldr	r3, [r3, #0]
    3ff0:	2b08      	cmp	r3, #8
    3ff2:	d106      	bne.n	4002 <nrf52_errata_103+0x16>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    3ff4:	4b05      	ldr	r3, [pc, #20]	; (400c <nrf52_errata_103+0x20>)
    3ff6:	681b      	ldr	r3, [r3, #0]
                switch(var2)
    3ff8:	2b05      	cmp	r3, #5
    3ffa:	d802      	bhi.n	4002 <nrf52_errata_103+0x16>
    3ffc:	4a04      	ldr	r2, [pc, #16]	; (4010 <nrf52_errata_103+0x24>)
    3ffe:	5cd0      	ldrb	r0, [r2, r3]
    4000:	4770      	bx	lr
        return false;
    4002:	2000      	movs	r0, #0
}
    4004:	4770      	bx	lr
    4006:	bf00      	nop
    4008:	10000130 	.word	0x10000130
    400c:	10000134 	.word	0x10000134
    4010:	00007efa 	.word	0x00007efa

00004014 <nvmc_wait>:

/* -- NVMC utility functions -- */
/* Waits until NVMC is done with the current pending action */
void nvmc_wait(void)
{
    while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
    4014:	4a02      	ldr	r2, [pc, #8]	; (4020 <nvmc_wait+0xc>)
    4016:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
    401a:	2b00      	cmp	r3, #0
    401c:	d0fb      	beq.n	4016 <nvmc_wait+0x2>
}
    401e:	4770      	bx	lr
    4020:	4001e000 	.word	0x4001e000

00004024 <SystemInit>:
{
    SystemCoreClock = __SYSTEM_CLOCK_64M;
}

void SystemInit(void)
{
    4024:	b510      	push	{r4, lr}
    #endif

    #if NRF52_ERRATA_36_ENABLE_WORKAROUND
        /* Workaround for Errata 36 "CLOCK: Some registers are not reset when expected" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_36()){
    4026:	f7ff ffd7 	bl	3fd8 <nrf52_errata_136>
    402a:	b140      	cbz	r0, 403e <SystemInit+0x1a>
            NRF_CLOCK->EVENTS_DONE = 0;
    402c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4030:	2200      	movs	r2, #0
    4032:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
            NRF_CLOCK->EVENTS_CTTO = 0;
    4036:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
            NRF_CLOCK->CTIV = 0;
    403a:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    #endif

    #if NRF52_ERRATA_66_ENABLE_WORKAROUND
        /* Workaround for Errata 66 "TEMP: Linearity specification not met with default settings" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_66()){
    403e:	f7ff ffcb 	bl	3fd8 <nrf52_errata_136>
    4042:	2800      	cmp	r0, #0
    4044:	d046      	beq.n	40d4 <SystemInit+0xb0>
            NRF_TEMP->A0 = NRF_FICR->TEMP.A0;
    4046:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    404a:	4b5b      	ldr	r3, [pc, #364]	; (41b8 <SystemInit+0x194>)
    404c:	f8d2 1404 	ldr.w	r1, [r2, #1028]	; 0x404
    4050:	f8c3 1520 	str.w	r1, [r3, #1312]	; 0x520
            NRF_TEMP->A1 = NRF_FICR->TEMP.A1;
    4054:	f8d2 1408 	ldr.w	r1, [r2, #1032]	; 0x408
    4058:	f8c3 1524 	str.w	r1, [r3, #1316]	; 0x524
            NRF_TEMP->A2 = NRF_FICR->TEMP.A2;
    405c:	f8d2 140c 	ldr.w	r1, [r2, #1036]	; 0x40c
    4060:	f8c3 1528 	str.w	r1, [r3, #1320]	; 0x528
            NRF_TEMP->A3 = NRF_FICR->TEMP.A3;
    4064:	f8d2 1410 	ldr.w	r1, [r2, #1040]	; 0x410
    4068:	f8c3 152c 	str.w	r1, [r3, #1324]	; 0x52c
            NRF_TEMP->A4 = NRF_FICR->TEMP.A4;
    406c:	f8d2 1414 	ldr.w	r1, [r2, #1044]	; 0x414
    4070:	f8c3 1530 	str.w	r1, [r3, #1328]	; 0x530
            NRF_TEMP->A5 = NRF_FICR->TEMP.A5;
    4074:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
    4078:	f8c3 1534 	str.w	r1, [r3, #1332]	; 0x534
            NRF_TEMP->B0 = NRF_FICR->TEMP.B0;
    407c:	f8d2 141c 	ldr.w	r1, [r2, #1052]	; 0x41c
    4080:	f8c3 1540 	str.w	r1, [r3, #1344]	; 0x540
            NRF_TEMP->B1 = NRF_FICR->TEMP.B1;
    4084:	f8d2 1420 	ldr.w	r1, [r2, #1056]	; 0x420
    4088:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
            NRF_TEMP->B2 = NRF_FICR->TEMP.B2;
    408c:	f8d2 1424 	ldr.w	r1, [r2, #1060]	; 0x424
    4090:	f8c3 1548 	str.w	r1, [r3, #1352]	; 0x548
            NRF_TEMP->B3 = NRF_FICR->TEMP.B3;
    4094:	f8d2 1428 	ldr.w	r1, [r2, #1064]	; 0x428
    4098:	f8c3 154c 	str.w	r1, [r3, #1356]	; 0x54c
            NRF_TEMP->B4 = NRF_FICR->TEMP.B4;
    409c:	f8d2 142c 	ldr.w	r1, [r2, #1068]	; 0x42c
    40a0:	f8c3 1550 	str.w	r1, [r3, #1360]	; 0x550
            NRF_TEMP->B5 = NRF_FICR->TEMP.B5;
    40a4:	f8d2 1430 	ldr.w	r1, [r2, #1072]	; 0x430
    40a8:	f8c3 1554 	str.w	r1, [r3, #1364]	; 0x554
            NRF_TEMP->T0 = NRF_FICR->TEMP.T0;
    40ac:	f8d2 1434 	ldr.w	r1, [r2, #1076]	; 0x434
    40b0:	f8c3 1560 	str.w	r1, [r3, #1376]	; 0x560
            NRF_TEMP->T1 = NRF_FICR->TEMP.T1;
    40b4:	f8d2 1438 	ldr.w	r1, [r2, #1080]	; 0x438
    40b8:	f8c3 1564 	str.w	r1, [r3, #1380]	; 0x564
            NRF_TEMP->T2 = NRF_FICR->TEMP.T2;
    40bc:	f8d2 143c 	ldr.w	r1, [r2, #1084]	; 0x43c
    40c0:	f8c3 1568 	str.w	r1, [r3, #1384]	; 0x568
            NRF_TEMP->T3 = NRF_FICR->TEMP.T3;
    40c4:	f8d2 1440 	ldr.w	r1, [r2, #1088]	; 0x440
    40c8:	f8c3 156c 	str.w	r1, [r3, #1388]	; 0x56c
            NRF_TEMP->T4 = NRF_FICR->TEMP.T4;
    40cc:	f8d2 2444 	ldr.w	r2, [r2, #1092]	; 0x444
    40d0:	f8c3 2570 	str.w	r2, [r3, #1392]	; 0x570
    #endif

    #if NRF52_ERRATA_98_ENABLE_WORKAROUND
        /* Workaround for Errata 98 "NFCT: Not able to communicate with the peer" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_98()){
    40d4:	f7ff ff8a 	bl	3fec <nrf52_errata_103>
    40d8:	b110      	cbz	r0, 40e0 <SystemInit+0xbc>
            *(volatile uint32_t *)0x4000568Cul = 0x00038148ul;
    40da:	4b38      	ldr	r3, [pc, #224]	; (41bc <SystemInit+0x198>)
    40dc:	4a38      	ldr	r2, [pc, #224]	; (41c0 <SystemInit+0x19c>)
    40de:	601a      	str	r2, [r3, #0]
    #endif

    #if NRF52_ERRATA_103_ENABLE_WORKAROUND && defined(CCM_MAXPACKETSIZE_MAXPACKETSIZE_Pos)
        /* Workaround for Errata 103 "CCM: Wrong reset value of CCM MAXPACKETSIZE" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_103()){
    40e0:	f7ff ff84 	bl	3fec <nrf52_errata_103>
    40e4:	b118      	cbz	r0, 40ee <SystemInit+0xca>
            NRF_CCM->MAXPACKETSIZE = 0xFBul;
    40e6:	4b37      	ldr	r3, [pc, #220]	; (41c4 <SystemInit+0x1a0>)
    40e8:	22fb      	movs	r2, #251	; 0xfb
    40ea:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    #endif

    #if NRF52_ERRATA_115_ENABLE_WORKAROUND
        /* Workaround for Errata 115 "RAM: RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_115()){
    40ee:	f7ff ff7d 	bl	3fec <nrf52_errata_103>
    40f2:	b148      	cbz	r0, 4108 <SystemInit+0xe4>
            *(volatile uint32_t *)0x40000EE4 = (*(volatile uint32_t *)0x40000EE4 & 0xFFFFFFF0) | (*(uint32_t *)0x10000258 & 0x0000000F);
    40f4:	4934      	ldr	r1, [pc, #208]	; (41c8 <SystemInit+0x1a4>)
    40f6:	4b35      	ldr	r3, [pc, #212]	; (41cc <SystemInit+0x1a8>)
    40f8:	680a      	ldr	r2, [r1, #0]
    40fa:	681b      	ldr	r3, [r3, #0]
    40fc:	f022 020f 	bic.w	r2, r2, #15
    4100:	f003 030f 	and.w	r3, r3, #15
    4104:	4313      	orrs	r3, r2
    4106:	600b      	str	r3, [r1, #0]
    #endif

    #if NRF52_ERRATA_120_ENABLE_WORKAROUND
        /* Workaround for Errata 120 "QSPI: Data read or written is corrupted" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_120()){
    4108:	f7ff ff70 	bl	3fec <nrf52_errata_103>
    410c:	b118      	cbz	r0, 4116 <SystemInit+0xf2>
            *(volatile uint32_t *)0x40029640ul = 0x200ul;
    410e:	4b30      	ldr	r3, [pc, #192]	; (41d0 <SystemInit+0x1ac>)
    4110:	f44f 7200 	mov.w	r2, #512	; 0x200
    4114:	601a      	str	r2, [r3, #0]
    #endif

    #if NRF52_ERRATA_136_ENABLE_WORKAROUND
        /* Workaround for Errata 136 "System: Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_136()){
    4116:	f7ff ff5f 	bl	3fd8 <nrf52_errata_136>
    411a:	b148      	cbz	r0, 4130 <SystemInit+0x10c>
            if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk){
    411c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4120:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    4124:	07d2      	lsls	r2, r2, #31
                NRF_POWER->RESETREAS =  ~POWER_RESETREAS_RESETPIN_Msk;
    4126:	bf44      	itt	mi
    4128:	f06f 0201 	mvnmi.w	r2, #1
    412c:	f8c3 2400 	strmi.w	r2, [r3, #1024]	; 0x400
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    4130:	4b28      	ldr	r3, [pc, #160]	; (41d4 <SystemInit+0x1b0>)
                        return true;
                }
            }
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    4132:	681b      	ldr	r3, [r3, #0]
    4134:	2b08      	cmp	r3, #8
    4136:	d10e      	bne.n	4156 <SystemInit+0x132>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    4138:	4b27      	ldr	r3, [pc, #156]	; (41d8 <SystemInit+0x1b4>)
    413a:	681b      	ldr	r3, [r3, #0]
            {
                switch(var2)
    413c:	2b05      	cmp	r3, #5
    413e:	d802      	bhi.n	4146 <SystemInit+0x122>
            {
                /* Prevent processor from unlocking APPROTECT soft branch after this point. */
                NRF_APPROTECT->FORCEPROTECT = APPROTECT_FORCEPROTECT_FORCEPROTECT_Force;
            }
        #else
            if (nrf52_configuration_249())
    4140:	4a26      	ldr	r2, [pc, #152]	; (41dc <SystemInit+0x1b8>)
    4142:	5cd3      	ldrb	r3, [r2, r3]
    4144:	b13b      	cbz	r3, 4156 <SystemInit+0x132>
            {
                /* Load APPROTECT soft branch from UICR.
                   If UICR->APPROTECT is disabled, POWER->APPROTECT will be disabled. */
                NRF_APPROTECT->DISABLE = NRF_UICR->APPROTECT;
    4146:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    414a:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
    414e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4152:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558

    /* Configure GPIO pads as pPin Reset pin if Pin Reset capabilities desired. If CONFIG_GPIO_AS_PINRESET is not
      defined, pin reset will not be available. One GPIO (see Product Specification to see which one) will then be
      reserved for PinReset and not available as normal GPIO. */
    #if defined (CONFIG_GPIO_AS_PINRESET)
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    4156:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    415a:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    415e:	2a00      	cmp	r2, #0
    4160:	db03      	blt.n	416a <SystemInit+0x146>
            ((NRF_UICR->PSELRESET[1] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos))){
    4162:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    4166:	2b00      	cmp	r3, #0
    4168:	da22      	bge.n	41b0 <SystemInit+0x18c>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    416a:	491d      	ldr	r1, [pc, #116]	; (41e0 <SystemInit+0x1bc>)
    416c:	2301      	movs	r3, #1
    416e:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
    nvmc_wait();
    4172:	f7ff ff4f 	bl	4014 <nvmc_wait>
            nvmc_config(NVMC_CONFIG_WEN_Wen);
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    4176:	f04f 2010 	mov.w	r0, #268439552	; 0x10001000
    417a:	2412      	movs	r4, #18
    417c:	f8c0 4200 	str.w	r4, [r0, #512]	; 0x200
            nvmc_wait();
    4180:	f7ff ff48 	bl	4014 <nvmc_wait>
            NRF_UICR->PSELRESET[1] = RESET_PIN;
    4184:	f8c0 4204 	str.w	r4, [r0, #516]	; 0x204
            nvmc_wait();
    4188:	f7ff ff44 	bl	4014 <nvmc_wait>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    418c:	2300      	movs	r3, #0
    418e:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
    nvmc_wait();
    4192:	f7ff ff3f 	bl	4014 <nvmc_wait>
  __ASM volatile ("dsb 0xF":::"memory");
    4196:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    419a:	4912      	ldr	r1, [pc, #72]	; (41e4 <SystemInit+0x1c0>)
    419c:	4b12      	ldr	r3, [pc, #72]	; (41e8 <SystemInit+0x1c4>)
    419e:	68ca      	ldr	r2, [r1, #12]
    41a0:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    41a4:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    41a6:	60cb      	str	r3, [r1, #12]
    41a8:	f3bf 8f4f 	dsb	sy
    __NOP();
    41ac:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    41ae:	e7fd      	b.n	41ac <SystemInit+0x188>
    SystemCoreClock = __SYSTEM_CLOCK_64M;
    41b0:	4b0e      	ldr	r3, [pc, #56]	; (41ec <SystemInit+0x1c8>)
    41b2:	4a0f      	ldr	r2, [pc, #60]	; (41f0 <SystemInit+0x1cc>)
    41b4:	601a      	str	r2, [r3, #0]
            NVIC_SystemReset();
        }
    #endif

    SystemCoreClockUpdate();
}
    41b6:	bd10      	pop	{r4, pc}
    41b8:	4000c000 	.word	0x4000c000
    41bc:	4000568c 	.word	0x4000568c
    41c0:	00038148 	.word	0x00038148
    41c4:	4000f000 	.word	0x4000f000
    41c8:	40000ee4 	.word	0x40000ee4
    41cc:	10000258 	.word	0x10000258
    41d0:	40029640 	.word	0x40029640
    41d4:	10000130 	.word	0x10000130
    41d8:	10000134 	.word	0x10000134
    41dc:	00007ef4 	.word	0x00007ef4
    41e0:	4001e000 	.word	0x4001e000
    41e4:	e000ed00 	.word	0xe000ed00
    41e8:	05fa0004 	.word	0x05fa0004
    41ec:	200000d0 	.word	0x200000d0
    41f0:	03d09000 	.word	0x03d09000

000041f4 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
    41f4:	b510      	push	{r4, lr}
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    41f6:	4c14      	ldr	r4, [pc, #80]	; (4248 <_DoInit+0x54>)
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
    41f8:	4a14      	ldr	r2, [pc, #80]	; (424c <_DoInit+0x58>)
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
    41fa:	4915      	ldr	r1, [pc, #84]	; (4250 <_DoInit+0x5c>)
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    41fc:	2303      	movs	r3, #3
    41fe:	6123      	str	r3, [r4, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
    4200:	6163      	str	r3, [r4, #20]
  p->aUp[0].pBuffer       = _acUpBuffer;
    4202:	4b14      	ldr	r3, [pc, #80]	; (4254 <_DoInit+0x60>)
  p->aUp[0].sName         = "Terminal";
    4204:	61a2      	str	r2, [r4, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
    4206:	61e3      	str	r3, [r4, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
    4208:	f44f 6380 	mov.w	r3, #1024	; 0x400
    420c:	6223      	str	r3, [r4, #32]
  p->aUp[0].RdOff         = 0u;
    420e:	2300      	movs	r3, #0
    4210:	62a3      	str	r3, [r4, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
    4212:	6263      	str	r3, [r4, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    4214:	62e3      	str	r3, [r4, #44]	; 0x2c
  p->aDown[0].sName         = "Terminal";
    4216:	6622      	str	r2, [r4, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
    4218:	4a0f      	ldr	r2, [pc, #60]	; (4258 <_DoInit+0x64>)
    421a:	6662      	str	r2, [r4, #100]	; 0x64
  STRCPY((char*)&p->acID[7], "RTT");
    421c:	1de0      	adds	r0, r4, #7
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
    421e:	2210      	movs	r2, #16
    4220:	66a2      	str	r2, [r4, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
    4222:	6723      	str	r3, [r4, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
    4224:	66e3      	str	r3, [r4, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    4226:	6763      	str	r3, [r4, #116]	; 0x74
  STRCPY((char*)&p->acID[7], "RTT");
    4228:	f002 fd4a 	bl	6cc0 <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    422c:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
    4230:	490a      	ldr	r1, [pc, #40]	; (425c <_DoInit+0x68>)
    4232:	4620      	mov	r0, r4
    4234:	f002 fd44 	bl	6cc0 <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    4238:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
    423c:	2320      	movs	r3, #32
    423e:	71a3      	strb	r3, [r4, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    4240:	f3bf 8f5f 	dmb	sy
}
    4244:	bd10      	pop	{r4, pc}
    4246:	bf00      	nop
    4248:	2000091c 	.word	0x2000091c
    424c:	00007f00 	.word	0x00007f00
    4250:	00007f09 	.word	0x00007f09
    4254:	20000a35 	.word	0x20000a35
    4258:	20000a25 	.word	0x20000a25
    425c:	00007f0d 	.word	0x00007f0d

00004260 <z_sys_init_run_level>:
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    4260:	4b0e      	ldr	r3, [pc, #56]	; (429c <z_sys_init_run_level+0x3c>)
{
    4262:	b570      	push	{r4, r5, r6, lr}
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    4264:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    4268:	3001      	adds	r0, #1
    426a:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
    426e:	42a6      	cmp	r6, r4
    4270:	d800      	bhi.n	4274 <z_sys_init_run_level+0x14>
				dev->state->init_res = rc;
			}
			dev->state->initialized = true;
		}
	}
}
    4272:	bd70      	pop	{r4, r5, r6, pc}
		int rc = entry->init(dev);
    4274:	e9d4 3500 	ldrd	r3, r5, [r4]
    4278:	4628      	mov	r0, r5
    427a:	4798      	blx	r3
		if (dev != NULL) {
    427c:	b165      	cbz	r5, 4298 <z_sys_init_run_level+0x38>
			if (rc != 0) {
    427e:	68eb      	ldr	r3, [r5, #12]
    4280:	b130      	cbz	r0, 4290 <z_sys_init_run_level+0x30>
				if (rc < 0) {
    4282:	2800      	cmp	r0, #0
    4284:	bfb8      	it	lt
    4286:	4240      	neglt	r0, r0
				dev->state->init_res = rc;
    4288:	28ff      	cmp	r0, #255	; 0xff
    428a:	bfa8      	it	ge
    428c:	20ff      	movge	r0, #255	; 0xff
    428e:	7018      	strb	r0, [r3, #0]
			dev->state->initialized = true;
    4290:	785a      	ldrb	r2, [r3, #1]
    4292:	f042 0201 	orr.w	r2, r2, #1
    4296:	705a      	strb	r2, [r3, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    4298:	3408      	adds	r4, #8
    429a:	e7e8      	b.n	426e <z_sys_init_run_level+0xe>
    429c:	0000751c 	.word	0x0000751c

000042a0 <z_impl_device_get_binding>:

const struct device *z_impl_device_get_binding(const char *name)
{
    42a0:	b570      	push	{r4, r5, r6, lr}
	const struct device *dev;

	/* A null string identifies no device.  So does an empty
	 * string.
	 */
	if ((name == NULL) || (name[0] == '\0')) {
    42a2:	4605      	mov	r5, r0
    42a4:	b910      	cbnz	r0, 42ac <z_impl_device_get_binding+0xc>
		return NULL;
    42a6:	2400      	movs	r4, #0
			return dev;
		}
	}

	return NULL;
}
    42a8:	4620      	mov	r0, r4
    42aa:	bd70      	pop	{r4, r5, r6, pc}
	if ((name == NULL) || (name[0] == '\0')) {
    42ac:	7803      	ldrb	r3, [r0, #0]
    42ae:	2b00      	cmp	r3, #0
    42b0:	d0f9      	beq.n	42a6 <z_impl_device_get_binding+0x6>
	for (dev = __device_start; dev != __device_end; dev++) {
    42b2:	4a0f      	ldr	r2, [pc, #60]	; (42f0 <z_impl_device_get_binding+0x50>)
    42b4:	4c0f      	ldr	r4, [pc, #60]	; (42f4 <z_impl_device_get_binding+0x54>)
    42b6:	4616      	mov	r6, r2
    42b8:	4294      	cmp	r4, r2
    42ba:	d108      	bne.n	42ce <z_impl_device_get_binding+0x2e>
	for (dev = __device_start; dev != __device_end; dev++) {
    42bc:	4c0d      	ldr	r4, [pc, #52]	; (42f4 <z_impl_device_get_binding+0x54>)
    42be:	42b4      	cmp	r4, r6
    42c0:	d0f1      	beq.n	42a6 <z_impl_device_get_binding+0x6>
		if (z_device_ready(dev) && (strcmp(name, dev->name) == 0)) {
    42c2:	4620      	mov	r0, r4
    42c4:	f002 feed 	bl	70a2 <z_device_ready>
    42c8:	b950      	cbnz	r0, 42e0 <z_impl_device_get_binding+0x40>
	for (dev = __device_start; dev != __device_end; dev++) {
    42ca:	3418      	adds	r4, #24
    42cc:	e7f7      	b.n	42be <z_impl_device_get_binding+0x1e>
		if (z_device_ready(dev) && (dev->name == name)) {
    42ce:	4620      	mov	r0, r4
    42d0:	f002 fee7 	bl	70a2 <z_device_ready>
    42d4:	b110      	cbz	r0, 42dc <z_impl_device_get_binding+0x3c>
    42d6:	6823      	ldr	r3, [r4, #0]
    42d8:	42ab      	cmp	r3, r5
    42da:	d0e5      	beq.n	42a8 <z_impl_device_get_binding+0x8>
	for (dev = __device_start; dev != __device_end; dev++) {
    42dc:	3418      	adds	r4, #24
    42de:	e7eb      	b.n	42b8 <z_impl_device_get_binding+0x18>
		if (z_device_ready(dev) && (strcmp(name, dev->name) == 0)) {
    42e0:	6821      	ldr	r1, [r4, #0]
    42e2:	4628      	mov	r0, r5
    42e4:	f002 fd06 	bl	6cf4 <strcmp>
    42e8:	2800      	cmp	r0, #0
    42ea:	d1ee      	bne.n	42ca <z_impl_device_get_binding+0x2a>
    42ec:	e7dc      	b.n	42a8 <z_impl_device_get_binding+0x8>
    42ee:	bf00      	nop
    42f0:	0000724c 	.word	0x0000724c
    42f4:	000071d4 	.word	0x000071d4

000042f8 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    42f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    42fa:	4604      	mov	r4, r0
    42fc:	460e      	mov	r6, r1
	__asm__ volatile(
    42fe:	f04f 0320 	mov.w	r3, #32
    4302:	f3ef 8711 	mrs	r7, BASEPRI
    4306:	f383 8812 	msr	BASEPRI_MAX, r3
    430a:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
    430e:	f001 fc01 	bl	5b14 <z_impl_z_current_get>
	LOG_ERR("Current thread: %p (%s)", thread,
		log_strdup(thread_name_get(thread)));

	coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
    4312:	4631      	mov	r1, r6
    4314:	4605      	mov	r5, r0
    4316:	4620      	mov	r0, r4
    4318:	f002 fe3a 	bl	6f90 <k_sys_fatal_error_handler>
	 *
	 * Note that k_thread_abort() returns on some architectures but
	 * not others; e.g. on ARC, x86_64, Xtensa with ASM2, ARM
	 */
	if (!IS_ENABLED(CONFIG_TEST)) {
		__ASSERT(reason != K_ERR_KERNEL_PANIC,
    431c:	2c04      	cmp	r4, #4
    431e:	d10c      	bne.n	433a <z_fatal_error+0x42>
    4320:	490a      	ldr	r1, [pc, #40]	; (434c <z_fatal_error+0x54>)
    4322:	4a0b      	ldr	r2, [pc, #44]	; (4350 <z_fatal_error+0x58>)
    4324:	480b      	ldr	r0, [pc, #44]	; (4354 <z_fatal_error+0x5c>)
    4326:	238f      	movs	r3, #143	; 0x8f
    4328:	f002 fc98 	bl	6c5c <printk>
    432c:	480a      	ldr	r0, [pc, #40]	; (4358 <z_fatal_error+0x60>)
    432e:	f002 fc95 	bl	6c5c <printk>
    4332:	4807      	ldr	r0, [pc, #28]	; (4350 <z_fatal_error+0x58>)
    4334:	218f      	movs	r1, #143	; 0x8f
    4336:	f002 fbbd 	bl	6ab4 <assert_post_action>
	__asm__ volatile(
    433a:	f387 8811 	msr	BASEPRI, r7
    433e:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    4342:	4628      	mov	r0, r5
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
    4344:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    4348:	f7fd be48 	b.w	1fdc <z_impl_k_thread_abort>
    434c:	00007f36 	.word	0x00007f36
    4350:	00007f14 	.word	0x00007f14
    4354:	00007624 	.word	0x00007624
    4358:	00007f53 	.word	0x00007f53

0000435c <idle>:
{
	ARG_UNUSED(unused1);
	ARG_UNUSED(unused2);
	ARG_UNUSED(unused3);

	__ASSERT_NO_MSG(_current->base.prio >= 0);
    435c:	4c11      	ldr	r4, [pc, #68]	; (43a4 <idle+0x48>)
    435e:	68a2      	ldr	r2, [r4, #8]
    4360:	f992 200e 	ldrsb.w	r2, [r2, #14]
    4364:	2a00      	cmp	r2, #0
{
    4366:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(_current->base.prio >= 0);
    4368:	da09      	bge.n	437e <idle+0x22>
    436a:	490f      	ldr	r1, [pc, #60]	; (43a8 <idle+0x4c>)
    436c:	480f      	ldr	r0, [pc, #60]	; (43ac <idle+0x50>)
    436e:	4a10      	ldr	r2, [pc, #64]	; (43b0 <idle+0x54>)
    4370:	2327      	movs	r3, #39	; 0x27
    4372:	f002 fc73 	bl	6c5c <printk>
    4376:	480e      	ldr	r0, [pc, #56]	; (43b0 <idle+0x54>)
    4378:	2127      	movs	r1, #39	; 0x27
    437a:	f002 fb9b 	bl	6ab4 <assert_post_action>
	__asm__ volatile(
    437e:	f04f 0220 	mov.w	r2, #32
    4382:	f3ef 8311 	mrs	r3, BASEPRI
    4386:	f382 8812 	msr	BASEPRI_MAX, r2
    438a:	f3bf 8f6f 	isb	sy
		 * higher level construct.
		 */
		(void) arch_irq_lock();

#ifdef CONFIG_PM
		_kernel.idle = z_get_next_timeout_expiry();
    438e:	f001 ffcf 	bl	6330 <z_get_next_timeout_expiry>
    4392:	61a0      	str	r0, [r4, #24]
		 * processing in those cases i.e. skips k_cpu_idle().
		 * The kernel's idle processing re-enables interrupts
		 * which is essential for the kernel's scheduling
		 * logic.
		 */
		if (pm_system_suspend(_kernel.idle) == false) {
    4394:	f7fd fa4a 	bl	182c <pm_system_suspend>
    4398:	2800      	cmp	r0, #0
    439a:	d1f0      	bne.n	437e <idle+0x22>
	arch_cpu_idle();
    439c:	f7fd fafc 	bl	1998 <arch_cpu_idle>
}
    43a0:	e7ed      	b.n	437e <idle+0x22>
    43a2:	bf00      	nop
    43a4:	200009c4 	.word	0x200009c4
    43a8:	00007fa9 	.word	0x00007fa9
    43ac:	00007624 	.word	0x00007624
    43b0:	00007f88 	.word	0x00007f88

000043b4 <init_idle_thread>:
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */

#if defined(CONFIG_MULTITHREADING)
__boot_func
static void init_idle_thread(int i)
{
    43b4:	b530      	push	{r4, r5, lr}
	snprintk(tname, 8, "idle %02d", i);
#else
	char *tname = NULL;
#endif /* CONFIG_THREAD_NAME */

	z_setup_new_thread(thread, stack,
    43b6:	2300      	movs	r3, #0
{
    43b8:	b087      	sub	sp, #28
	z_setup_new_thread(thread, stack,
    43ba:	2201      	movs	r2, #1
    43bc:	e9cd 2304 	strd	r2, r3, [sp, #16]
    43c0:	220f      	movs	r2, #15
    43c2:	e9cd 3202 	strd	r3, r2, [sp, #8]
	struct k_thread *thread = &z_idle_threads[i];
    43c6:	4c0d      	ldr	r4, [pc, #52]	; (43fc <init_idle_thread+0x48>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    43c8:	4a0d      	ldr	r2, [pc, #52]	; (4400 <init_idle_thread+0x4c>)
	z_setup_new_thread(thread, stack,
    43ca:	9301      	str	r3, [sp, #4]
    43cc:	490d      	ldr	r1, [pc, #52]	; (4404 <init_idle_thread+0x50>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    43ce:	2318      	movs	r3, #24
	struct k_thread *thread = &z_idle_threads[i];
    43d0:	eb04 14c0 	add.w	r4, r4, r0, lsl #7
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    43d4:	fb03 2300 	mla	r3, r3, r0, r2
	z_setup_new_thread(thread, stack,
    43d8:	f44f 75b0 	mov.w	r5, #352	; 0x160
    43dc:	9300      	str	r3, [sp, #0]
    43de:	fb05 1100 	mla	r1, r5, r0, r1
    43e2:	4b09      	ldr	r3, [pc, #36]	; (4408 <init_idle_thread+0x54>)
    43e4:	f44f 72a0 	mov.w	r2, #320	; 0x140
    43e8:	4620      	mov	r0, r4
    43ea:	f001 fd15 	bl	5e18 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    43ee:	7b63      	ldrb	r3, [r4, #13]
    43f0:	f023 0304 	bic.w	r3, r3, #4
    43f4:	7363      	strb	r3, [r4, #13]
	z_mark_thread_as_started(thread);

#ifdef CONFIG_SMP
	thread->base.is_idle = 1U;
#endif
}
    43f6:	b007      	add	sp, #28
    43f8:	bd30      	pop	{r4, r5, pc}
    43fa:	bf00      	nop
    43fc:	200001c0 	.word	0x200001c0
    4400:	200009c4 	.word	0x200009c4
    4404:	20001420 	.word	0x20001420
    4408:	0000435d 	.word	0x0000435d

0000440c <bg_thread_main>:
{
    440c:	b508      	push	{r3, lr}
	z_sys_post_kernel = true;
    440e:	4b0a      	ldr	r3, [pc, #40]	; (4438 <bg_thread_main+0x2c>)
    4410:	2201      	movs	r2, #1
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    4412:	2002      	movs	r0, #2
	z_sys_post_kernel = true;
    4414:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    4416:	f7ff ff23 	bl	4260 <z_sys_init_run_level>
	boot_banner();
    441a:	f002 f957 	bl	66cc <boot_banner>
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
    441e:	2003      	movs	r0, #3
    4420:	f7ff ff1e 	bl	4260 <z_sys_init_run_level>
	z_init_static_threads();
    4424:	f001 fd5c 	bl	5ee0 <z_init_static_threads>
	main();
    4428:	f7fc f980 	bl	72c <main>
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    442c:	4a03      	ldr	r2, [pc, #12]	; (443c <bg_thread_main+0x30>)
    442e:	7b13      	ldrb	r3, [r2, #12]
    4430:	f023 0301 	bic.w	r3, r3, #1
    4434:	7313      	strb	r3, [r2, #12]
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    4436:	bd08      	pop	{r3, pc}
    4438:	20000e35 	.word	0x20000e35
    443c:	20000240 	.word	0x20000240

00004440 <z_bss_zero>:
	(void)memset(__bss_start, 0, __bss_end - __bss_start);
    4440:	4802      	ldr	r0, [pc, #8]	; (444c <z_bss_zero+0xc>)
    4442:	4a03      	ldr	r2, [pc, #12]	; (4450 <z_bss_zero+0x10>)
    4444:	2100      	movs	r1, #0
    4446:	1a12      	subs	r2, r2, r0
    4448:	f002 bc6b 	b.w	6d22 <memset>
    444c:	200001a0 	.word	0x200001a0
    4450:	20000ff4 	.word	0x20000ff4

00004454 <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
    4454:	b580      	push	{r7, lr}
 *
 * @return N/A
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
    4456:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 4530 <z_cstart+0xdc>
    445a:	b0a6      	sub	sp, #152	; 0x98
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    445c:	f388 8808 	msr	MSP, r8
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
    4460:	4d2d      	ldr	r5, [pc, #180]	; (4518 <z_cstart+0xc4>)
#endif
#ifdef CONFIG_USERSPACE
	dummy_thread->mem_domain_info.mem_domain = &k_mem_domain_default;
#endif

	_current_cpu->current = dummy_thread;
    4462:	4e2e      	ldr	r6, [pc, #184]	; (451c <z_cstart+0xc8>)
    4464:	696b      	ldr	r3, [r5, #20]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    4466:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 4534 <z_cstart+0xe0>
    446a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    446e:	2400      	movs	r4, #0
    4470:	616b      	str	r3, [r5, #20]
    4472:	23e0      	movs	r3, #224	; 0xe0
    4474:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
    4478:	77ec      	strb	r4, [r5, #31]
    447a:	762c      	strb	r4, [r5, #24]
    447c:	766c      	strb	r4, [r5, #25]
    447e:	76ac      	strb	r4, [r5, #26]
    4480:	f885 4020 	strb.w	r4, [r5, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    4484:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    4486:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    448a:	626b      	str	r3, [r5, #36]	; 0x24
    448c:	f885 4023 	strb.w	r4, [r5, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    4490:	f7fd fd4e 	bl	1f30 <z_arm_fault_init>
	z_arm_cpu_idle_init();
    4494:	f7fd fa7a 	bl	198c <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    4498:	f04f 33ff 	mov.w	r3, #4294967295
    449c:	62ab      	str	r3, [r5, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    449e:	62eb      	str	r3, [r5, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    44a0:	f7fd fe76 	bl	2190 <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    44a4:	f7fd fdac 	bl	2000 <z_arm_configure_static_mpu_regions>
	dummy_thread->base.user_options = K_ESSENTIAL;
    44a8:	f240 1301 	movw	r3, #257	; 0x101
    44ac:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	_current_cpu->current = dummy_thread;
    44b0:	ab06      	add	r3, sp, #24
    44b2:	60b3      	str	r3, [r6, #8]
	dummy_thread->stack_info.size = 0U;
    44b4:	e9cd 441f 	strd	r4, r4, [sp, #124]	; 0x7c
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    44b8:	f002 fdf2 	bl	70a0 <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    44bc:	4620      	mov	r0, r4
    44be:	f7ff fecf 	bl	4260 <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    44c2:	2001      	movs	r0, #1
	_kernel.ready_q.cache = &z_main_thread;
    44c4:	4d16      	ldr	r5, [pc, #88]	; (4520 <z_cstart+0xcc>)
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    44c6:	f7ff fecb 	bl	4260 <z_sys_init_run_level>
	z_sched_init();
    44ca:	f001 f98d 	bl	57e8 <z_sched_init>
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    44ce:	4b15      	ldr	r3, [pc, #84]	; (4524 <z_cstart+0xd0>)
    44d0:	9305      	str	r3, [sp, #20]
    44d2:	2301      	movs	r3, #1
    44d4:	4914      	ldr	r1, [pc, #80]	; (4528 <z_cstart+0xd4>)
    44d6:	9400      	str	r4, [sp, #0]
    44d8:	e9cd 4303 	strd	r4, r3, [sp, #12]
    44dc:	f44f 6280 	mov.w	r2, #1024	; 0x400
    44e0:	464b      	mov	r3, r9
    44e2:	e9cd 4401 	strd	r4, r4, [sp, #4]
    44e6:	4628      	mov	r0, r5
	_kernel.ready_q.cache = &z_main_thread;
    44e8:	61f5      	str	r5, [r6, #28]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    44ea:	f001 fc95 	bl	5e18 <z_setup_new_thread>
    44ee:	7b6a      	ldrb	r2, [r5, #13]
    44f0:	f022 0204 	bic.w	r2, r2, #4
    44f4:	736a      	strb	r2, [r5, #13]
    44f6:	4607      	mov	r7, r0
	z_ready_thread(&z_main_thread);
    44f8:	4628      	mov	r0, r5
    44fa:	f000 fdc1 	bl	5080 <z_ready_thread>
		init_idle_thread(i);
    44fe:	4620      	mov	r0, r4
    4500:	f7ff ff58 	bl	43b4 <init_idle_thread>
		_kernel.cpus[i].idle_thread = &z_idle_threads[i];
    4504:	4b09      	ldr	r3, [pc, #36]	; (452c <z_cstart+0xd8>)
    4506:	60f3      	str	r3, [r6, #12]
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    4508:	464a      	mov	r2, r9
    450a:	4639      	mov	r1, r7
    450c:	4628      	mov	r0, r5
		_kernel.cpus[i].id = i;
    450e:	7534      	strb	r4, [r6, #20]
		_kernel.cpus[i].irq_stack =
    4510:	f8c6 8004 	str.w	r8, [r6, #4]
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    4514:	f7fd fb74 	bl	1c00 <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    4518:	e000ed00 	.word	0xe000ed00
    451c:	200009c4 	.word	0x200009c4
    4520:	20000240 	.word	0x20000240
    4524:	00007fd1 	.word	0x00007fd1
    4528:	20001000 	.word	0x20001000
    452c:	200001c0 	.word	0x200001c0
    4530:	20001da0 	.word	0x20001da0
    4534:	0000440d 	.word	0x0000440d

00004538 <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return N/A
 */
static int init_mem_slab_module(const struct device *dev)
{
    4538:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int rc = 0;
	ARG_UNUSED(dev);

	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    453c:	4d16      	ldr	r5, [pc, #88]	; (4598 <init_mem_slab_module+0x60>)
    453e:	4c17      	ldr	r4, [pc, #92]	; (459c <init_mem_slab_module+0x64>)
    4540:	4e17      	ldr	r6, [pc, #92]	; (45a0 <init_mem_slab_module+0x68>)
    4542:	46a8      	mov	r8, r5
    4544:	42ac      	cmp	r4, r5
    4546:	d90c      	bls.n	4562 <init_mem_slab_module+0x2a>
    4548:	4916      	ldr	r1, [pc, #88]	; (45a4 <init_mem_slab_module+0x6c>)
    454a:	4817      	ldr	r0, [pc, #92]	; (45a8 <init_mem_slab_module+0x70>)
    454c:	233c      	movs	r3, #60	; 0x3c
    454e:	4632      	mov	r2, r6
    4550:	f002 fb84 	bl	6c5c <printk>
    4554:	4815      	ldr	r0, [pc, #84]	; (45ac <init_mem_slab_module+0x74>)
    4556:	f002 fb81 	bl	6c5c <printk>
    455a:	213c      	movs	r1, #60	; 0x3c
    455c:	4630      	mov	r0, r6
    455e:	f002 faa9 	bl	6ab4 <assert_post_action>
    4562:	4544      	cmp	r4, r8
    4564:	d302      	bcc.n	456c <init_mem_slab_module+0x34>
			goto out;
		}
		z_object_init(slab);
	}

out:
    4566:	2000      	movs	r0, #0
	return rc;
}
    4568:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    456c:	e9d4 2104 	ldrd	r2, r1, [r4, #16]
    4570:	ea41 0302 	orr.w	r3, r1, r2
    4574:	f013 0303 	ands.w	r3, r3, #3
    4578:	d10b      	bne.n	4592 <init_mem_slab_module+0x5a>
	for (j = 0U; j < slab->num_blocks; j++) {
    457a:	68e0      	ldr	r0, [r4, #12]
	slab->free_list = NULL;
    457c:	61a3      	str	r3, [r4, #24]
	for (j = 0U; j < slab->num_blocks; j++) {
    457e:	4283      	cmp	r3, r0
    4580:	d101      	bne.n	4586 <init_mem_slab_module+0x4e>
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    4582:	3420      	adds	r4, #32
    4584:	e7de      	b.n	4544 <init_mem_slab_module+0xc>
		*(char **)p = slab->free_list;
    4586:	69a7      	ldr	r7, [r4, #24]
    4588:	600f      	str	r7, [r1, #0]
	for (j = 0U; j < slab->num_blocks; j++) {
    458a:	3301      	adds	r3, #1
		slab->free_list = p;
    458c:	61a1      	str	r1, [r4, #24]
		p += slab->block_size;
    458e:	4411      	add	r1, r2
	for (j = 0U; j < slab->num_blocks; j++) {
    4590:	e7f5      	b.n	457e <init_mem_slab_module+0x46>
		return -EINVAL;
    4592:	f06f 0015 	mvn.w	r0, #21
	return rc;
    4596:	e7e7      	b.n	4568 <init_mem_slab_module+0x30>
    4598:	20000150 	.word	0x20000150
    459c:	20000150 	.word	0x20000150
    45a0:	00007fd6 	.word	0x00007fd6
    45a4:	00007ffb 	.word	0x00007ffb
    45a8:	00007624 	.word	0x00007624
    45ac:	00008018 	.word	0x00008018

000045b0 <k_mem_slab_alloc>:

	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
    45b0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    45b4:	4604      	mov	r4, r0
    45b6:	460e      	mov	r6, r1
    45b8:	4690      	mov	r8, r2
    45ba:	4699      	mov	r9, r3
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
    45bc:	f100 0508 	add.w	r5, r0, #8
    45c0:	f04f 0320 	mov.w	r3, #32
    45c4:	f3ef 8711 	mrs	r7, BASEPRI
    45c8:	f383 8812 	msr	BASEPRI_MAX, r3
    45cc:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    45d0:	4628      	mov	r0, r5
    45d2:	f001 fd15 	bl	6000 <z_spin_lock_valid>
    45d6:	b968      	cbnz	r0, 45f4 <k_mem_slab_alloc+0x44>
    45d8:	4a24      	ldr	r2, [pc, #144]	; (466c <k_mem_slab_alloc+0xbc>)
    45da:	4925      	ldr	r1, [pc, #148]	; (4670 <k_mem_slab_alloc+0xc0>)
    45dc:	4825      	ldr	r0, [pc, #148]	; (4674 <k_mem_slab_alloc+0xc4>)
    45de:	2381      	movs	r3, #129	; 0x81
    45e0:	f002 fb3c 	bl	6c5c <printk>
    45e4:	4824      	ldr	r0, [pc, #144]	; (4678 <k_mem_slab_alloc+0xc8>)
    45e6:	4629      	mov	r1, r5
    45e8:	f002 fb38 	bl	6c5c <printk>
    45ec:	481f      	ldr	r0, [pc, #124]	; (466c <k_mem_slab_alloc+0xbc>)
    45ee:	2181      	movs	r1, #129	; 0x81
    45f0:	f002 fa60 	bl	6ab4 <assert_post_action>
	z_spin_lock_set_owner(l);
    45f4:	4628      	mov	r0, r5
    45f6:	f001 fd21 	bl	603c <z_spin_lock_set_owner>
	int result;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, alloc, slab, timeout);

	if (slab->free_list != NULL) {
    45fa:	69a3      	ldr	r3, [r4, #24]
    45fc:	b1eb      	cbz	r3, 463a <k_mem_slab_alloc+0x8a>
		/* take a free block */
		*mem = slab->free_list;
    45fe:	6033      	str	r3, [r6, #0]
		slab->free_list = *(char **)(slab->free_list);
    4600:	681b      	ldr	r3, [r3, #0]
    4602:	61a3      	str	r3, [r4, #24]
		slab->num_used++;
    4604:	69e3      	ldr	r3, [r4, #28]
    4606:	3301      	adds	r3, #1
    4608:	61e3      	str	r3, [r4, #28]

#ifdef CONFIG_MEM_SLAB_TRACE_MAX_UTILIZATION
		slab->max_used = MAX(slab->num_used, slab->max_used);
#endif

		result = 0;
    460a:	2400      	movs	r4, #0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    460c:	4628      	mov	r0, r5
    460e:	f001 fd05 	bl	601c <z_spin_unlock_valid>
    4612:	b968      	cbnz	r0, 4630 <k_mem_slab_alloc+0x80>
    4614:	4a15      	ldr	r2, [pc, #84]	; (466c <k_mem_slab_alloc+0xbc>)
    4616:	4919      	ldr	r1, [pc, #100]	; (467c <k_mem_slab_alloc+0xcc>)
    4618:	4816      	ldr	r0, [pc, #88]	; (4674 <k_mem_slab_alloc+0xc4>)
    461a:	23ac      	movs	r3, #172	; 0xac
    461c:	f002 fb1e 	bl	6c5c <printk>
    4620:	4817      	ldr	r0, [pc, #92]	; (4680 <k_mem_slab_alloc+0xd0>)
    4622:	4629      	mov	r1, r5
    4624:	f002 fb1a 	bl	6c5c <printk>
    4628:	4810      	ldr	r0, [pc, #64]	; (466c <k_mem_slab_alloc+0xbc>)
    462a:	21ac      	movs	r1, #172	; 0xac
    462c:	f002 fa42 	bl	6ab4 <assert_post_action>
	__asm__ volatile(
    4630:	f387 8811 	msr	BASEPRI, r7
    4634:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, alloc, slab, timeout, result);

	k_spin_unlock(&slab->lock, key);

	return result;
    4638:	e013      	b.n	4662 <k_mem_slab_alloc+0xb2>
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT) ||
    463a:	ea58 0209 	orrs.w	r2, r8, r9
    463e:	d103      	bne.n	4648 <k_mem_slab_alloc+0x98>
		*mem = NULL;
    4640:	6033      	str	r3, [r6, #0]
		result = -ENOMEM;
    4642:	f06f 040b 	mvn.w	r4, #11
    4646:	e7e1      	b.n	460c <k_mem_slab_alloc+0x5c>
		result = z_pend_curr(&slab->lock, key, &slab->wait_q, timeout);
    4648:	4622      	mov	r2, r4
    464a:	e9cd 8900 	strd	r8, r9, [sp]
    464e:	4639      	mov	r1, r7
    4650:	4628      	mov	r0, r5
    4652:	f000 fec7 	bl	53e4 <z_pend_curr>
		if (result == 0) {
    4656:	4604      	mov	r4, r0
    4658:	b918      	cbnz	r0, 4662 <k_mem_slab_alloc+0xb2>
			*mem = _current->base.swap_data;
    465a:	4b0a      	ldr	r3, [pc, #40]	; (4684 <k_mem_slab_alloc+0xd4>)
    465c:	689b      	ldr	r3, [r3, #8]
    465e:	695b      	ldr	r3, [r3, #20]
    4660:	6033      	str	r3, [r6, #0]
}
    4662:	4620      	mov	r0, r4
    4664:	b003      	add	sp, #12
    4666:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    466a:	bf00      	nop
    466c:	00007891 	.word	0x00007891
    4670:	000078e3 	.word	0x000078e3
    4674:	00007624 	.word	0x00007624
    4678:	000078f8 	.word	0x000078f8
    467c:	000078b7 	.word	0x000078b7
    4680:	000078ce 	.word	0x000078ce
    4684:	200009c4 	.word	0x200009c4

00004688 <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
    4688:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    468c:	4604      	mov	r4, r0
    468e:	460e      	mov	r6, r1
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
    4690:	f100 0508 	add.w	r5, r0, #8
	__asm__ volatile(
    4694:	f04f 0320 	mov.w	r3, #32
    4698:	f3ef 8711 	mrs	r7, BASEPRI
    469c:	f383 8812 	msr	BASEPRI_MAX, r3
    46a0:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    46a4:	4628      	mov	r0, r5
    46a6:	f001 fcab 	bl	6000 <z_spin_lock_valid>
    46aa:	b968      	cbnz	r0, 46c8 <k_mem_slab_free+0x40>
    46ac:	4a22      	ldr	r2, [pc, #136]	; (4738 <k_mem_slab_free+0xb0>)
    46ae:	4923      	ldr	r1, [pc, #140]	; (473c <k_mem_slab_free+0xb4>)
    46b0:	4823      	ldr	r0, [pc, #140]	; (4740 <k_mem_slab_free+0xb8>)
    46b2:	2381      	movs	r3, #129	; 0x81
    46b4:	f002 fad2 	bl	6c5c <printk>
    46b8:	4822      	ldr	r0, [pc, #136]	; (4744 <k_mem_slab_free+0xbc>)
    46ba:	4629      	mov	r1, r5
    46bc:	f002 face 	bl	6c5c <printk>
    46c0:	481d      	ldr	r0, [pc, #116]	; (4738 <k_mem_slab_free+0xb0>)
    46c2:	2181      	movs	r1, #129	; 0x81
    46c4:	f002 f9f6 	bl	6ab4 <assert_post_action>
	z_spin_lock_set_owner(l);
    46c8:	4628      	mov	r0, r5
    46ca:	f001 fcb7 	bl	603c <z_spin_lock_set_owner>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, free, slab);
	if (slab->free_list == NULL && IS_ENABLED(CONFIG_MULTITHREADING)) {
    46ce:	f8d4 8018 	ldr.w	r8, [r4, #24]
    46d2:	f1b8 0f00 	cmp.w	r8, #0
    46d6:	d10f      	bne.n	46f8 <k_mem_slab_free+0x70>
		struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
    46d8:	4620      	mov	r0, r4
    46da:	f001 f835 	bl	5748 <z_unpend_first_thread>

		if (pending_thread != NULL) {
    46de:	b158      	cbz	r0, 46f8 <k_mem_slab_free+0x70>
			SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

			z_thread_return_value_set_with_data(pending_thread, 0, *mem);
    46e0:	6832      	ldr	r2, [r6, #0]
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
    46e2:	6142      	str	r2, [r0, #20]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    46e4:	f8c0 8078 	str.w	r8, [r0, #120]	; 0x78
			z_ready_thread(pending_thread);
    46e8:	f000 fcca 	bl	5080 <z_ready_thread>
			z_reschedule(&slab->lock, key);
    46ec:	4639      	mov	r1, r7
    46ee:	4628      	mov	r0, r5
	slab->num_used--;

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

	k_spin_unlock(&slab->lock, key);
}
    46f0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
			z_reschedule(&slab->lock, key);
    46f4:	f000 ba70 	b.w	4bd8 <z_reschedule>
	**(char ***) mem = slab->free_list;
    46f8:	6833      	ldr	r3, [r6, #0]
    46fa:	69a2      	ldr	r2, [r4, #24]
    46fc:	601a      	str	r2, [r3, #0]
	slab->free_list = *(char **) mem;
    46fe:	6833      	ldr	r3, [r6, #0]
    4700:	61a3      	str	r3, [r4, #24]
	slab->num_used--;
    4702:	69e3      	ldr	r3, [r4, #28]
    4704:	3b01      	subs	r3, #1
    4706:	61e3      	str	r3, [r4, #28]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    4708:	4628      	mov	r0, r5
    470a:	f001 fc87 	bl	601c <z_spin_unlock_valid>
    470e:	b968      	cbnz	r0, 472c <k_mem_slab_free+0xa4>
    4710:	4a09      	ldr	r2, [pc, #36]	; (4738 <k_mem_slab_free+0xb0>)
    4712:	490d      	ldr	r1, [pc, #52]	; (4748 <k_mem_slab_free+0xc0>)
    4714:	480a      	ldr	r0, [pc, #40]	; (4740 <k_mem_slab_free+0xb8>)
    4716:	23ac      	movs	r3, #172	; 0xac
    4718:	f002 faa0 	bl	6c5c <printk>
    471c:	480b      	ldr	r0, [pc, #44]	; (474c <k_mem_slab_free+0xc4>)
    471e:	4629      	mov	r1, r5
    4720:	f002 fa9c 	bl	6c5c <printk>
    4724:	4804      	ldr	r0, [pc, #16]	; (4738 <k_mem_slab_free+0xb0>)
    4726:	21ac      	movs	r1, #172	; 0xac
    4728:	f002 f9c4 	bl	6ab4 <assert_post_action>
	__asm__ volatile(
    472c:	f387 8811 	msr	BASEPRI, r7
    4730:	f3bf 8f6f 	isb	sy
}
    4734:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    4738:	00007891 	.word	0x00007891
    473c:	000078e3 	.word	0x000078e3
    4740:	00007624 	.word	0x00007624
    4744:	000078f8 	.word	0x000078f8
    4748:	000078b7 	.word	0x000078b7
    474c:	000078ce 	.word	0x000078ce

00004750 <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
    4750:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    4754:	4604      	mov	r4, r0
    4756:	4616      	mov	r6, r2
    4758:	461f      	mov	r7, r3
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    475a:	f3ef 8305 	mrs	r3, IPSR
	int new_prio;
	k_spinlock_key_t key;
	bool resched = false;

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");
    475e:	b163      	cbz	r3, 477a <z_impl_k_mutex_lock+0x2a>
    4760:	4970      	ldr	r1, [pc, #448]	; (4924 <z_impl_k_mutex_lock+0x1d4>)
    4762:	4a71      	ldr	r2, [pc, #452]	; (4928 <z_impl_k_mutex_lock+0x1d8>)
    4764:	4871      	ldr	r0, [pc, #452]	; (492c <z_impl_k_mutex_lock+0x1dc>)
    4766:	2365      	movs	r3, #101	; 0x65
    4768:	f002 fa78 	bl	6c5c <printk>
    476c:	4870      	ldr	r0, [pc, #448]	; (4930 <z_impl_k_mutex_lock+0x1e0>)
    476e:	f002 fa75 	bl	6c5c <printk>
    4772:	486d      	ldr	r0, [pc, #436]	; (4928 <z_impl_k_mutex_lock+0x1d8>)
    4774:	2165      	movs	r1, #101	; 0x65
    4776:	f002 f99d 	bl	6ab4 <assert_post_action>
	__asm__ volatile(
    477a:	f04f 0320 	mov.w	r3, #32
    477e:	f3ef 8811 	mrs	r8, BASEPRI
    4782:	f383 8812 	msr	BASEPRI_MAX, r3
    4786:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    478a:	486a      	ldr	r0, [pc, #424]	; (4934 <z_impl_k_mutex_lock+0x1e4>)
    478c:	f001 fc38 	bl	6000 <z_spin_lock_valid>
    4790:	b968      	cbnz	r0, 47ae <z_impl_k_mutex_lock+0x5e>
    4792:	4a69      	ldr	r2, [pc, #420]	; (4938 <z_impl_k_mutex_lock+0x1e8>)
    4794:	4969      	ldr	r1, [pc, #420]	; (493c <z_impl_k_mutex_lock+0x1ec>)
    4796:	4865      	ldr	r0, [pc, #404]	; (492c <z_impl_k_mutex_lock+0x1dc>)
    4798:	2381      	movs	r3, #129	; 0x81
    479a:	f002 fa5f 	bl	6c5c <printk>
    479e:	4965      	ldr	r1, [pc, #404]	; (4934 <z_impl_k_mutex_lock+0x1e4>)
    47a0:	4867      	ldr	r0, [pc, #412]	; (4940 <z_impl_k_mutex_lock+0x1f0>)
    47a2:	f002 fa5b 	bl	6c5c <printk>
    47a6:	4864      	ldr	r0, [pc, #400]	; (4938 <z_impl_k_mutex_lock+0x1e8>)
    47a8:	2181      	movs	r1, #129	; 0x81
    47aa:	f002 f983 	bl	6ab4 <assert_post_action>
	z_spin_lock_set_owner(l);
    47ae:	4861      	ldr	r0, [pc, #388]	; (4934 <z_impl_k_mutex_lock+0x1e4>)
    47b0:	f001 fc44 	bl	603c <z_spin_lock_set_owner>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    47b4:	68e3      	ldr	r3, [r4, #12]
    47b6:	4a63      	ldr	r2, [pc, #396]	; (4944 <z_impl_k_mutex_lock+0x1f4>)
    47b8:	b1fb      	cbz	r3, 47fa <z_impl_k_mutex_lock+0xaa>
    47ba:	68a0      	ldr	r0, [r4, #8]
    47bc:	6891      	ldr	r1, [r2, #8]
    47be:	4288      	cmp	r0, r1
    47c0:	d03d      	beq.n	483e <z_impl_k_mutex_lock+0xee>
		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
	}

	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
    47c2:	ea56 0307 	orrs.w	r3, r6, r7
    47c6:	d13c      	bne.n	4842 <z_impl_k_mutex_lock+0xf2>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    47c8:	485a      	ldr	r0, [pc, #360]	; (4934 <z_impl_k_mutex_lock+0x1e4>)
    47ca:	f001 fc27 	bl	601c <z_spin_unlock_valid>
    47ce:	b968      	cbnz	r0, 47ec <z_impl_k_mutex_lock+0x9c>
    47d0:	4a59      	ldr	r2, [pc, #356]	; (4938 <z_impl_k_mutex_lock+0x1e8>)
    47d2:	495d      	ldr	r1, [pc, #372]	; (4948 <z_impl_k_mutex_lock+0x1f8>)
    47d4:	4855      	ldr	r0, [pc, #340]	; (492c <z_impl_k_mutex_lock+0x1dc>)
    47d6:	23ac      	movs	r3, #172	; 0xac
    47d8:	f002 fa40 	bl	6c5c <printk>
    47dc:	4955      	ldr	r1, [pc, #340]	; (4934 <z_impl_k_mutex_lock+0x1e4>)
    47de:	485b      	ldr	r0, [pc, #364]	; (494c <z_impl_k_mutex_lock+0x1fc>)
    47e0:	f002 fa3c 	bl	6c5c <printk>
    47e4:	4854      	ldr	r0, [pc, #336]	; (4938 <z_impl_k_mutex_lock+0x1e8>)
    47e6:	21ac      	movs	r1, #172	; 0xac
    47e8:	f002 f964 	bl	6ab4 <assert_post_action>
	__asm__ volatile(
    47ec:	f388 8811 	msr	BASEPRI, r8
    47f0:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EBUSY);

		return -EBUSY;
    47f4:	f06f 000f 	mvn.w	r0, #15
    47f8:	e01e      	b.n	4838 <z_impl_k_mutex_lock+0xe8>
					_current->base.prio :
    47fa:	6891      	ldr	r1, [r2, #8]
    47fc:	f991 100e 	ldrsb.w	r1, [r1, #14]
    4800:	484c      	ldr	r0, [pc, #304]	; (4934 <z_impl_k_mutex_lock+0x1e4>)
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    4802:	6121      	str	r1, [r4, #16]
		mutex->lock_count++;
    4804:	3301      	adds	r3, #1
    4806:	60e3      	str	r3, [r4, #12]
		mutex->owner = _current;
    4808:	6893      	ldr	r3, [r2, #8]
    480a:	60a3      	str	r3, [r4, #8]
    480c:	f001 fc06 	bl	601c <z_spin_unlock_valid>
    4810:	b968      	cbnz	r0, 482e <z_impl_k_mutex_lock+0xde>
    4812:	4a49      	ldr	r2, [pc, #292]	; (4938 <z_impl_k_mutex_lock+0x1e8>)
    4814:	494c      	ldr	r1, [pc, #304]	; (4948 <z_impl_k_mutex_lock+0x1f8>)
    4816:	4845      	ldr	r0, [pc, #276]	; (492c <z_impl_k_mutex_lock+0x1dc>)
    4818:	23ac      	movs	r3, #172	; 0xac
    481a:	f002 fa1f 	bl	6c5c <printk>
    481e:	4945      	ldr	r1, [pc, #276]	; (4934 <z_impl_k_mutex_lock+0x1e4>)
    4820:	484a      	ldr	r0, [pc, #296]	; (494c <z_impl_k_mutex_lock+0x1fc>)
    4822:	f002 fa1b 	bl	6c5c <printk>
    4826:	4844      	ldr	r0, [pc, #272]	; (4938 <z_impl_k_mutex_lock+0x1e8>)
    4828:	21ac      	movs	r1, #172	; 0xac
    482a:	f002 f943 	bl	6ab4 <assert_post_action>
    482e:	f388 8811 	msr	BASEPRI, r8
    4832:	f3bf 8f6f 	isb	sy
		return 0;
    4836:	2000      	movs	r0, #0
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
    4838:	b002      	add	sp, #8
    483a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					_current->base.prio :
    483e:	6921      	ldr	r1, [r4, #16]
    4840:	e7de      	b.n	4800 <z_impl_k_mutex_lock+0xb0>
	new_prio = new_prio_for_inheritance(_current->base.prio,
    4842:	f991 100e 	ldrsb.w	r1, [r1, #14]
    4846:	f990 300e 	ldrsb.w	r3, [r0, #14]
	thread->base.thread_state &= ~states;
}

static inline bool z_is_under_prio_ceiling(int prio)
{
	return prio >= CONFIG_PRIORITY_CEILING;
    484a:	4299      	cmp	r1, r3
    484c:	bfa8      	it	ge
    484e:	4619      	movge	r1, r3
    4850:	f06f 027e 	mvn.w	r2, #126	; 0x7e
    4854:	4291      	cmp	r1, r2
    4856:	bfb8      	it	lt
    4858:	4611      	movlt	r1, r2
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    485a:	428b      	cmp	r3, r1
    485c:	dd44      	ble.n	48e8 <z_impl_k_mutex_lock+0x198>
		return z_set_prio(mutex->owner, new_prio);
    485e:	f000 fdf1 	bl	5444 <z_set_prio>
    4862:	4605      	mov	r5, r0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    4864:	e9cd 6700 	strd	r6, r7, [sp]
    4868:	4832      	ldr	r0, [pc, #200]	; (4934 <z_impl_k_mutex_lock+0x1e4>)
    486a:	4622      	mov	r2, r4
    486c:	4641      	mov	r1, r8
    486e:	f000 fdb9 	bl	53e4 <z_pend_curr>
	if (got_mutex == 0) {
    4872:	2800      	cmp	r0, #0
    4874:	d0e0      	beq.n	4838 <z_impl_k_mutex_lock+0xe8>
	__asm__ volatile(
    4876:	f04f 0320 	mov.w	r3, #32
    487a:	f3ef 8611 	mrs	r6, BASEPRI
    487e:	f383 8812 	msr	BASEPRI_MAX, r3
    4882:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    4886:	482b      	ldr	r0, [pc, #172]	; (4934 <z_impl_k_mutex_lock+0x1e4>)
    4888:	f001 fbba 	bl	6000 <z_spin_lock_valid>
    488c:	b968      	cbnz	r0, 48aa <z_impl_k_mutex_lock+0x15a>
    488e:	4a2a      	ldr	r2, [pc, #168]	; (4938 <z_impl_k_mutex_lock+0x1e8>)
    4890:	492a      	ldr	r1, [pc, #168]	; (493c <z_impl_k_mutex_lock+0x1ec>)
    4892:	4826      	ldr	r0, [pc, #152]	; (492c <z_impl_k_mutex_lock+0x1dc>)
    4894:	2381      	movs	r3, #129	; 0x81
    4896:	f002 f9e1 	bl	6c5c <printk>
    489a:	4926      	ldr	r1, [pc, #152]	; (4934 <z_impl_k_mutex_lock+0x1e4>)
    489c:	4828      	ldr	r0, [pc, #160]	; (4940 <z_impl_k_mutex_lock+0x1f0>)
    489e:	f002 f9dd 	bl	6c5c <printk>
    48a2:	4825      	ldr	r0, [pc, #148]	; (4938 <z_impl_k_mutex_lock+0x1e8>)
    48a4:	2181      	movs	r1, #129	; 0x81
    48a6:	f002 f905 	bl	6ab4 <assert_post_action>
	z_spin_lock_set_owner(l);
    48aa:	4822      	ldr	r0, [pc, #136]	; (4934 <z_impl_k_mutex_lock+0x1e4>)
    48ac:	f001 fbc6 	bl	603c <z_spin_lock_set_owner>
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    48b0:	6823      	ldr	r3, [r4, #0]
    48b2:	6921      	ldr	r1, [r4, #16]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    48b4:	429c      	cmp	r4, r3
    48b6:	d00a      	beq.n	48ce <z_impl_k_mutex_lock+0x17e>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    48b8:	b14b      	cbz	r3, 48ce <z_impl_k_mutex_lock+0x17e>
    48ba:	f993 300e 	ldrsb.w	r3, [r3, #14]
    48be:	4299      	cmp	r1, r3
    48c0:	bfa8      	it	ge
    48c2:	4619      	movge	r1, r3
    48c4:	f06f 037e 	mvn.w	r3, #126	; 0x7e
    48c8:	4299      	cmp	r1, r3
    48ca:	bfb8      	it	lt
    48cc:	4619      	movlt	r1, r3
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    48ce:	68a0      	ldr	r0, [r4, #8]
	if (mutex->owner->base.prio != new_prio) {
    48d0:	f990 300e 	ldrsb.w	r3, [r0, #14]
    48d4:	4299      	cmp	r1, r3
    48d6:	d109      	bne.n	48ec <z_impl_k_mutex_lock+0x19c>
	if (resched) {
    48d8:	b16d      	cbz	r5, 48f6 <z_impl_k_mutex_lock+0x1a6>
		z_reschedule(&lock, key);
    48da:	4816      	ldr	r0, [pc, #88]	; (4934 <z_impl_k_mutex_lock+0x1e4>)
    48dc:	4631      	mov	r1, r6
    48de:	f000 f97b 	bl	4bd8 <z_reschedule>
	return -EAGAIN;
    48e2:	f06f 000a 	mvn.w	r0, #10
    48e6:	e7a7      	b.n	4838 <z_impl_k_mutex_lock+0xe8>
	bool resched = false;
    48e8:	2500      	movs	r5, #0
    48ea:	e7bb      	b.n	4864 <z_impl_k_mutex_lock+0x114>
		return z_set_prio(mutex->owner, new_prio);
    48ec:	f000 fdaa 	bl	5444 <z_set_prio>
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    48f0:	2800      	cmp	r0, #0
    48f2:	d1f2      	bne.n	48da <z_impl_k_mutex_lock+0x18a>
    48f4:	e7f0      	b.n	48d8 <z_impl_k_mutex_lock+0x188>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    48f6:	480f      	ldr	r0, [pc, #60]	; (4934 <z_impl_k_mutex_lock+0x1e4>)
    48f8:	f001 fb90 	bl	601c <z_spin_unlock_valid>
    48fc:	b968      	cbnz	r0, 491a <z_impl_k_mutex_lock+0x1ca>
    48fe:	4a0e      	ldr	r2, [pc, #56]	; (4938 <z_impl_k_mutex_lock+0x1e8>)
    4900:	4911      	ldr	r1, [pc, #68]	; (4948 <z_impl_k_mutex_lock+0x1f8>)
    4902:	480a      	ldr	r0, [pc, #40]	; (492c <z_impl_k_mutex_lock+0x1dc>)
    4904:	23ac      	movs	r3, #172	; 0xac
    4906:	f002 f9a9 	bl	6c5c <printk>
    490a:	490a      	ldr	r1, [pc, #40]	; (4934 <z_impl_k_mutex_lock+0x1e4>)
    490c:	480f      	ldr	r0, [pc, #60]	; (494c <z_impl_k_mutex_lock+0x1fc>)
    490e:	f002 f9a5 	bl	6c5c <printk>
    4912:	4809      	ldr	r0, [pc, #36]	; (4938 <z_impl_k_mutex_lock+0x1e8>)
    4914:	21ac      	movs	r1, #172	; 0xac
    4916:	f002 f8cd 	bl	6ab4 <assert_post_action>
	__asm__ volatile(
    491a:	f386 8811 	msr	BASEPRI, r6
    491e:	f3bf 8f6f 	isb	sy
    4922:	e7de      	b.n	48e2 <z_impl_k_mutex_lock+0x192>
    4924:	00008059 	.word	0x00008059
    4928:	00008037 	.word	0x00008037
    492c:	00007624 	.word	0x00007624
    4930:	0000806b 	.word	0x0000806b
    4934:	200009ec 	.word	0x200009ec
    4938:	00007891 	.word	0x00007891
    493c:	000078e3 	.word	0x000078e3
    4940:	000078f8 	.word	0x000078f8
    4944:	200009c4 	.word	0x200009c4
    4948:	000078b7 	.word	0x000078b7
    494c:	000078ce 	.word	0x000078ce

00004950 <z_impl_k_mutex_unlock>:
}
#include <syscalls/k_mutex_lock_mrsh.c>
#endif

int z_impl_k_mutex_unlock(struct k_mutex *mutex)
{
    4950:	b538      	push	{r3, r4, r5, lr}
    4952:	4604      	mov	r4, r0
    4954:	f3ef 8305 	mrs	r3, IPSR
	struct k_thread *new_owner;

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");
    4958:	b163      	cbz	r3, 4974 <z_impl_k_mutex_unlock+0x24>
    495a:	4952      	ldr	r1, [pc, #328]	; (4aa4 <z_impl_k_mutex_unlock+0x154>)
    495c:	4a52      	ldr	r2, [pc, #328]	; (4aa8 <z_impl_k_mutex_unlock+0x158>)
    495e:	4853      	ldr	r0, [pc, #332]	; (4aac <z_impl_k_mutex_unlock+0x15c>)
    4960:	23c7      	movs	r3, #199	; 0xc7
    4962:	f002 f97b 	bl	6c5c <printk>
    4966:	4852      	ldr	r0, [pc, #328]	; (4ab0 <z_impl_k_mutex_unlock+0x160>)
    4968:	f002 f978 	bl	6c5c <printk>
    496c:	484e      	ldr	r0, [pc, #312]	; (4aa8 <z_impl_k_mutex_unlock+0x158>)
    496e:	21c7      	movs	r1, #199	; 0xc7
    4970:	f002 f8a0 	bl	6ab4 <assert_post_action>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, unlock, mutex);

	CHECKIF(mutex->owner == NULL) {
    4974:	68a3      	ldr	r3, [r4, #8]
    4976:	2b00      	cmp	r3, #0
    4978:	f000 808d 	beq.w	4a96 <z_impl_k_mutex_unlock+0x146>
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
    497c:	4d4d      	ldr	r5, [pc, #308]	; (4ab4 <z_impl_k_mutex_unlock+0x164>)
    497e:	68aa      	ldr	r2, [r5, #8]
    4980:	4293      	cmp	r3, r2
    4982:	f040 808b 	bne.w	4a9c <z_impl_k_mutex_unlock+0x14c>
	 * Attempt to unlock a mutex which is unlocked. mutex->lock_count
	 * cannot be zero if the current thread is equal to mutex->owner,
	 * therefore no underflow check is required. Use assert to catch
	 * undefined behavior.
	 */
	__ASSERT_NO_MSG(mutex->lock_count > 0U);
    4986:	68e3      	ldr	r3, [r4, #12]
    4988:	b94b      	cbnz	r3, 499e <z_impl_k_mutex_unlock+0x4e>
    498a:	494b      	ldr	r1, [pc, #300]	; (4ab8 <z_impl_k_mutex_unlock+0x168>)
    498c:	4847      	ldr	r0, [pc, #284]	; (4aac <z_impl_k_mutex_unlock+0x15c>)
    498e:	4a46      	ldr	r2, [pc, #280]	; (4aa8 <z_impl_k_mutex_unlock+0x158>)
    4990:	23df      	movs	r3, #223	; 0xdf
    4992:	f002 f963 	bl	6c5c <printk>
    4996:	4844      	ldr	r0, [pc, #272]	; (4aa8 <z_impl_k_mutex_unlock+0x158>)
    4998:	21df      	movs	r1, #223	; 0xdf
    499a:	f002 f88b 	bl	6ab4 <assert_post_action>
    499e:	f3ef 8305 	mrs	r3, IPSR
	}
}

static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
    49a2:	b163      	cbz	r3, 49be <z_impl_k_mutex_unlock+0x6e>
    49a4:	493f      	ldr	r1, [pc, #252]	; (4aa4 <z_impl_k_mutex_unlock+0x154>)
    49a6:	4a45      	ldr	r2, [pc, #276]	; (4abc <z_impl_k_mutex_unlock+0x16c>)
    49a8:	4840      	ldr	r0, [pc, #256]	; (4aac <z_impl_k_mutex_unlock+0x15c>)
    49aa:	23fd      	movs	r3, #253	; 0xfd
    49ac:	f002 f956 	bl	6c5c <printk>
    49b0:	4843      	ldr	r0, [pc, #268]	; (4ac0 <z_impl_k_mutex_unlock+0x170>)
    49b2:	f002 f953 	bl	6c5c <printk>
    49b6:	4841      	ldr	r0, [pc, #260]	; (4abc <z_impl_k_mutex_unlock+0x16c>)
    49b8:	21fd      	movs	r1, #253	; 0xfd
    49ba:	f002 f87b 	bl	6ab4 <assert_post_action>
	__ASSERT(_current->base.sched_locked != 1U, "");
    49be:	68ab      	ldr	r3, [r5, #8]
    49c0:	7bdb      	ldrb	r3, [r3, #15]
    49c2:	2b01      	cmp	r3, #1
    49c4:	d10c      	bne.n	49e0 <z_impl_k_mutex_unlock+0x90>
    49c6:	493f      	ldr	r1, [pc, #252]	; (4ac4 <z_impl_k_mutex_unlock+0x174>)
    49c8:	4a3c      	ldr	r2, [pc, #240]	; (4abc <z_impl_k_mutex_unlock+0x16c>)
    49ca:	4838      	ldr	r0, [pc, #224]	; (4aac <z_impl_k_mutex_unlock+0x15c>)
    49cc:	23fe      	movs	r3, #254	; 0xfe
    49ce:	f002 f945 	bl	6c5c <printk>
    49d2:	483b      	ldr	r0, [pc, #236]	; (4ac0 <z_impl_k_mutex_unlock+0x170>)
    49d4:	f002 f942 	bl	6c5c <printk>
    49d8:	4838      	ldr	r0, [pc, #224]	; (4abc <z_impl_k_mutex_unlock+0x16c>)
    49da:	21fe      	movs	r1, #254	; 0xfe
    49dc:	f002 f86a 	bl	6ab4 <assert_post_action>

	--_current->base.sched_locked;
    49e0:	68aa      	ldr	r2, [r5, #8]
    49e2:	7bd3      	ldrb	r3, [r2, #15]
    49e4:	3b01      	subs	r3, #1
    49e6:	73d3      	strb	r3, [r2, #15]

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count > 1U) {
    49e8:	68e3      	ldr	r3, [r4, #12]
    49ea:	2b01      	cmp	r3, #1
    49ec:	d905      	bls.n	49fa <z_impl_k_mutex_unlock+0xaa>
		mutex->lock_count--;
    49ee:	3b01      	subs	r3, #1
    49f0:	60e3      	str	r3, [r4, #12]


k_mutex_unlock_return:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	k_sched_unlock();
    49f2:	f000 fe2d 	bl	5650 <k_sched_unlock>

	return 0;
    49f6:	2000      	movs	r0, #0
}
    49f8:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    49fa:	f04f 0320 	mov.w	r3, #32
    49fe:	f3ef 8511 	mrs	r5, BASEPRI
    4a02:	f383 8812 	msr	BASEPRI_MAX, r3
    4a06:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    4a0a:	482f      	ldr	r0, [pc, #188]	; (4ac8 <z_impl_k_mutex_unlock+0x178>)
    4a0c:	f001 faf8 	bl	6000 <z_spin_lock_valid>
    4a10:	b968      	cbnz	r0, 4a2e <z_impl_k_mutex_unlock+0xde>
    4a12:	4a2e      	ldr	r2, [pc, #184]	; (4acc <z_impl_k_mutex_unlock+0x17c>)
    4a14:	492e      	ldr	r1, [pc, #184]	; (4ad0 <z_impl_k_mutex_unlock+0x180>)
    4a16:	4825      	ldr	r0, [pc, #148]	; (4aac <z_impl_k_mutex_unlock+0x15c>)
    4a18:	2381      	movs	r3, #129	; 0x81
    4a1a:	f002 f91f 	bl	6c5c <printk>
    4a1e:	492a      	ldr	r1, [pc, #168]	; (4ac8 <z_impl_k_mutex_unlock+0x178>)
    4a20:	482c      	ldr	r0, [pc, #176]	; (4ad4 <z_impl_k_mutex_unlock+0x184>)
    4a22:	f002 f91b 	bl	6c5c <printk>
    4a26:	4829      	ldr	r0, [pc, #164]	; (4acc <z_impl_k_mutex_unlock+0x17c>)
    4a28:	2181      	movs	r1, #129	; 0x81
    4a2a:	f002 f843 	bl	6ab4 <assert_post_action>
	z_spin_lock_set_owner(l);
    4a2e:	4826      	ldr	r0, [pc, #152]	; (4ac8 <z_impl_k_mutex_unlock+0x178>)
    4a30:	f001 fb04 	bl	603c <z_spin_lock_set_owner>
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    4a34:	68a0      	ldr	r0, [r4, #8]
    4a36:	6921      	ldr	r1, [r4, #16]
	if (mutex->owner->base.prio != new_prio) {
    4a38:	f990 300e 	ldrsb.w	r3, [r0, #14]
    4a3c:	4299      	cmp	r1, r3
    4a3e:	d001      	beq.n	4a44 <z_impl_k_mutex_unlock+0xf4>
		return z_set_prio(mutex->owner, new_prio);
    4a40:	f000 fd00 	bl	5444 <z_set_prio>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    4a44:	4620      	mov	r0, r4
    4a46:	f000 fe7f 	bl	5748 <z_unpend_first_thread>
	mutex->owner = new_owner;
    4a4a:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    4a4c:	b158      	cbz	r0, 4a66 <z_impl_k_mutex_unlock+0x116>
		mutex->owner_orig_prio = new_owner->base.prio;
    4a4e:	f990 200e 	ldrsb.w	r2, [r0, #14]
    4a52:	6122      	str	r2, [r4, #16]
    4a54:	2200      	movs	r2, #0
    4a56:	6782      	str	r2, [r0, #120]	; 0x78
		z_ready_thread(new_owner);
    4a58:	f000 fb12 	bl	5080 <z_ready_thread>
		z_reschedule(&lock, key);
    4a5c:	481a      	ldr	r0, [pc, #104]	; (4ac8 <z_impl_k_mutex_unlock+0x178>)
    4a5e:	4629      	mov	r1, r5
    4a60:	f000 f8ba 	bl	4bd8 <z_reschedule>
    4a64:	e7c5      	b.n	49f2 <z_impl_k_mutex_unlock+0xa2>
		mutex->lock_count = 0U;
    4a66:	60e0      	str	r0, [r4, #12]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    4a68:	4817      	ldr	r0, [pc, #92]	; (4ac8 <z_impl_k_mutex_unlock+0x178>)
    4a6a:	f001 fad7 	bl	601c <z_spin_unlock_valid>
    4a6e:	b968      	cbnz	r0, 4a8c <z_impl_k_mutex_unlock+0x13c>
    4a70:	4a16      	ldr	r2, [pc, #88]	; (4acc <z_impl_k_mutex_unlock+0x17c>)
    4a72:	4919      	ldr	r1, [pc, #100]	; (4ad8 <z_impl_k_mutex_unlock+0x188>)
    4a74:	480d      	ldr	r0, [pc, #52]	; (4aac <z_impl_k_mutex_unlock+0x15c>)
    4a76:	23ac      	movs	r3, #172	; 0xac
    4a78:	f002 f8f0 	bl	6c5c <printk>
    4a7c:	4912      	ldr	r1, [pc, #72]	; (4ac8 <z_impl_k_mutex_unlock+0x178>)
    4a7e:	4817      	ldr	r0, [pc, #92]	; (4adc <z_impl_k_mutex_unlock+0x18c>)
    4a80:	f002 f8ec 	bl	6c5c <printk>
    4a84:	4811      	ldr	r0, [pc, #68]	; (4acc <z_impl_k_mutex_unlock+0x17c>)
    4a86:	21ac      	movs	r1, #172	; 0xac
    4a88:	f002 f814 	bl	6ab4 <assert_post_action>
	__asm__ volatile(
    4a8c:	f385 8811 	msr	BASEPRI, r5
    4a90:	f3bf 8f6f 	isb	sy
    4a94:	e7ad      	b.n	49f2 <z_impl_k_mutex_unlock+0xa2>
		return -EINVAL;
    4a96:	f06f 0015 	mvn.w	r0, #21
    4a9a:	e7ad      	b.n	49f8 <z_impl_k_mutex_unlock+0xa8>
		return -EPERM;
    4a9c:	f04f 30ff 	mov.w	r0, #4294967295
    4aa0:	e7aa      	b.n	49f8 <z_impl_k_mutex_unlock+0xa8>
    4aa2:	bf00      	nop
    4aa4:	00008059 	.word	0x00008059
    4aa8:	00008037 	.word	0x00008037
    4aac:	00007624 	.word	0x00007624
    4ab0:	0000806b 	.word	0x0000806b
    4ab4:	200009c4 	.word	0x200009c4
    4ab8:	00008090 	.word	0x00008090
    4abc:	000080a7 	.word	0x000080a7
    4ac0:	000080d2 	.word	0x000080d2
    4ac4:	000080d5 	.word	0x000080d5
    4ac8:	200009ec 	.word	0x200009ec
    4acc:	00007891 	.word	0x00007891
    4ad0:	000078e3 	.word	0x000078e3
    4ad4:	000078f8 	.word	0x000078f8
    4ad8:	000078b7 	.word	0x000078b7
    4adc:	000078ce 	.word	0x000078ce

00004ae0 <z_reset_time_slice>:
 */
static struct k_thread *pending_current;
#endif

void z_reset_time_slice(void)
{
    4ae0:	b510      	push	{r4, lr}
	/* Add the elapsed time since the last announced tick to the
	 * slice count, as we'll see those "expired" ticks arrive in a
	 * FUTURE z_time_slice() call.
	 */
	if (slice_time != 0) {
    4ae2:	4c08      	ldr	r4, [pc, #32]	; (4b04 <z_reset_time_slice+0x24>)
    4ae4:	6823      	ldr	r3, [r4, #0]
    4ae6:	b15b      	cbz	r3, 4b00 <z_reset_time_slice+0x20>
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
    4ae8:	f7fe fce2 	bl	34b0 <sys_clock_elapsed>
    4aec:	4603      	mov	r3, r0
    4aee:	6820      	ldr	r0, [r4, #0]
    4af0:	4a05      	ldr	r2, [pc, #20]	; (4b08 <z_reset_time_slice+0x28>)
    4af2:	4403      	add	r3, r0
		z_set_timeout_expiry(slice_time, false);
	}
}
    4af4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
    4af8:	6113      	str	r3, [r2, #16]
		z_set_timeout_expiry(slice_time, false);
    4afa:	2100      	movs	r1, #0
    4afc:	f001 bc60 	b.w	63c0 <z_set_timeout_expiry>
}
    4b00:	bd10      	pop	{r4, pc}
    4b02:	bf00      	nop
    4b04:	200009fc 	.word	0x200009fc
    4b08:	200009c4 	.word	0x200009c4

00004b0c <k_sched_time_slice_set>:

void k_sched_time_slice_set(int32_t slice, int prio)
{
    4b0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4b0e:	4604      	mov	r4, r0
    4b10:	460d      	mov	r5, r1
	__asm__ volatile(
    4b12:	f04f 0320 	mov.w	r3, #32
    4b16:	f3ef 8611 	mrs	r6, BASEPRI
    4b1a:	f383 8812 	msr	BASEPRI_MAX, r3
    4b1e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    4b22:	4823      	ldr	r0, [pc, #140]	; (4bb0 <k_sched_time_slice_set+0xa4>)
    4b24:	f001 fa6c 	bl	6000 <z_spin_lock_valid>
    4b28:	b968      	cbnz	r0, 4b46 <k_sched_time_slice_set+0x3a>
    4b2a:	4a22      	ldr	r2, [pc, #136]	; (4bb4 <k_sched_time_slice_set+0xa8>)
    4b2c:	4922      	ldr	r1, [pc, #136]	; (4bb8 <k_sched_time_slice_set+0xac>)
    4b2e:	4823      	ldr	r0, [pc, #140]	; (4bbc <k_sched_time_slice_set+0xb0>)
    4b30:	2381      	movs	r3, #129	; 0x81
    4b32:	f002 f893 	bl	6c5c <printk>
    4b36:	491e      	ldr	r1, [pc, #120]	; (4bb0 <k_sched_time_slice_set+0xa4>)
    4b38:	4821      	ldr	r0, [pc, #132]	; (4bc0 <k_sched_time_slice_set+0xb4>)
    4b3a:	f002 f88f 	bl	6c5c <printk>
    4b3e:	481d      	ldr	r0, [pc, #116]	; (4bb4 <k_sched_time_slice_set+0xa8>)
    4b40:	2181      	movs	r1, #129	; 0x81
    4b42:	f001 ffb7 	bl	6ab4 <assert_post_action>
	z_spin_lock_set_owner(l);
    4b46:	481a      	ldr	r0, [pc, #104]	; (4bb0 <k_sched_time_slice_set+0xa4>)
    4b48:	f001 fa78 	bl	603c <z_spin_lock_set_owner>
	LOCKED(&sched_spinlock) {
		_current_cpu->slice_ticks = 0;
    4b4c:	4b1d      	ldr	r3, [pc, #116]	; (4bc4 <k_sched_time_slice_set+0xb8>)
    4b4e:	2200      	movs	r2, #0
    4b50:	f44f 4700 	mov.w	r7, #32768	; 0x8000
    4b54:	f240 30e7 	movw	r0, #999	; 0x3e7
    4b58:	2100      	movs	r1, #0
    4b5a:	611a      	str	r2, [r3, #16]
    4b5c:	fbe7 0104 	umlal	r0, r1, r7, r4
    4b60:	2300      	movs	r3, #0
    4b62:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    4b66:	f7fb facb 	bl	100 <__aeabi_uldivmod>
		slice_time = k_ms_to_ticks_ceil32(slice);
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
    4b6a:	2c00      	cmp	r4, #0
    4b6c:	4b16      	ldr	r3, [pc, #88]	; (4bc8 <k_sched_time_slice_set+0xbc>)
    4b6e:	dc1b      	bgt.n	4ba8 <k_sched_time_slice_set+0x9c>
			/* It's not possible to reliably set a 1-tick
			 * timeout if ticks aren't regular.
			 */
			slice_time = MAX(2, slice_time);
    4b70:	6018      	str	r0, [r3, #0]
		}
		slice_max_prio = prio;
    4b72:	4b16      	ldr	r3, [pc, #88]	; (4bcc <k_sched_time_slice_set+0xc0>)
    4b74:	601d      	str	r5, [r3, #0]
		z_reset_time_slice();
    4b76:	f7ff ffb3 	bl	4ae0 <z_reset_time_slice>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    4b7a:	480d      	ldr	r0, [pc, #52]	; (4bb0 <k_sched_time_slice_set+0xa4>)
    4b7c:	f001 fa4e 	bl	601c <z_spin_unlock_valid>
    4b80:	b968      	cbnz	r0, 4b9e <k_sched_time_slice_set+0x92>
    4b82:	4a0c      	ldr	r2, [pc, #48]	; (4bb4 <k_sched_time_slice_set+0xa8>)
    4b84:	4912      	ldr	r1, [pc, #72]	; (4bd0 <k_sched_time_slice_set+0xc4>)
    4b86:	480d      	ldr	r0, [pc, #52]	; (4bbc <k_sched_time_slice_set+0xb0>)
    4b88:	23ac      	movs	r3, #172	; 0xac
    4b8a:	f002 f867 	bl	6c5c <printk>
    4b8e:	4908      	ldr	r1, [pc, #32]	; (4bb0 <k_sched_time_slice_set+0xa4>)
    4b90:	4810      	ldr	r0, [pc, #64]	; (4bd4 <k_sched_time_slice_set+0xc8>)
    4b92:	f002 f863 	bl	6c5c <printk>
    4b96:	4807      	ldr	r0, [pc, #28]	; (4bb4 <k_sched_time_slice_set+0xa8>)
    4b98:	21ac      	movs	r1, #172	; 0xac
    4b9a:	f001 ff8b 	bl	6ab4 <assert_post_action>
	__asm__ volatile(
    4b9e:	f386 8811 	msr	BASEPRI, r6
    4ba2:	f3bf 8f6f 	isb	sy
	}
}
    4ba6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			slice_time = MAX(2, slice_time);
    4ba8:	2802      	cmp	r0, #2
    4baa:	bfb8      	it	lt
    4bac:	2002      	movlt	r0, #2
    4bae:	e7df      	b.n	4b70 <k_sched_time_slice_set+0x64>
    4bb0:	200009f4 	.word	0x200009f4
    4bb4:	00007891 	.word	0x00007891
    4bb8:	000078e3 	.word	0x000078e3
    4bbc:	00007624 	.word	0x00007624
    4bc0:	000078f8 	.word	0x000078f8
    4bc4:	200009c4 	.word	0x200009c4
    4bc8:	200009fc 	.word	0x200009fc
    4bcc:	200009f8 	.word	0x200009f8
    4bd0:	000078b7 	.word	0x000078b7
    4bd4:	000078ce 	.word	0x000078ce

00004bd8 <z_reschedule>:
	return new_thread != _current;
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
    4bd8:	b538      	push	{r3, r4, r5, lr}
    4bda:	4604      	mov	r4, r0
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    4bdc:	460d      	mov	r5, r1
    4bde:	b9e9      	cbnz	r1, 4c1c <z_reschedule+0x44>
    4be0:	f3ef 8305 	mrs	r3, IPSR
	if (resched(key.key) && need_swap()) {
    4be4:	b9d3      	cbnz	r3, 4c1c <z_reschedule+0x44>
	new_thread = _kernel.ready_q.cache;
    4be6:	4b19      	ldr	r3, [pc, #100]	; (4c4c <z_reschedule+0x74>)
	if (resched(key.key) && need_swap()) {
    4be8:	69da      	ldr	r2, [r3, #28]
    4bea:	689b      	ldr	r3, [r3, #8]
    4bec:	429a      	cmp	r2, r3
    4bee:	d015      	beq.n	4c1c <z_reschedule+0x44>
 */
static ALWAYS_INLINE void k_spin_release(struct k_spinlock *l)
{
	ARG_UNUSED(l);
#ifdef CONFIG_SPIN_VALIDATE
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    4bf0:	f001 fa14 	bl	601c <z_spin_unlock_valid>
    4bf4:	b968      	cbnz	r0, 4c12 <z_reschedule+0x3a>
    4bf6:	4a16      	ldr	r2, [pc, #88]	; (4c50 <z_reschedule+0x78>)
    4bf8:	4916      	ldr	r1, [pc, #88]	; (4c54 <z_reschedule+0x7c>)
    4bfa:	4817      	ldr	r0, [pc, #92]	; (4c58 <z_reschedule+0x80>)
    4bfc:	23c3      	movs	r3, #195	; 0xc3
    4bfe:	f002 f82d 	bl	6c5c <printk>
    4c02:	4816      	ldr	r0, [pc, #88]	; (4c5c <z_reschedule+0x84>)
    4c04:	4621      	mov	r1, r4
    4c06:	f002 f829 	bl	6c5c <printk>
    4c0a:	4811      	ldr	r0, [pc, #68]	; (4c50 <z_reschedule+0x78>)
    4c0c:	21c3      	movs	r1, #195	; 0xc3
    4c0e:	f001 ff51 	bl	6ab4 <assert_post_action>
		z_swap(lock, key);
	} else {
		k_spin_unlock(lock, key);
	}
}
    4c12:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	ret = arch_swap(key);
    4c16:	2000      	movs	r0, #0
    4c18:	f7fc bfa2 	b.w	1b60 <arch_swap>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    4c1c:	4620      	mov	r0, r4
    4c1e:	f001 f9fd 	bl	601c <z_spin_unlock_valid>
    4c22:	b968      	cbnz	r0, 4c40 <z_reschedule+0x68>
    4c24:	4a0a      	ldr	r2, [pc, #40]	; (4c50 <z_reschedule+0x78>)
    4c26:	490b      	ldr	r1, [pc, #44]	; (4c54 <z_reschedule+0x7c>)
    4c28:	480b      	ldr	r0, [pc, #44]	; (4c58 <z_reschedule+0x80>)
    4c2a:	23ac      	movs	r3, #172	; 0xac
    4c2c:	f002 f816 	bl	6c5c <printk>
    4c30:	480a      	ldr	r0, [pc, #40]	; (4c5c <z_reschedule+0x84>)
    4c32:	4621      	mov	r1, r4
    4c34:	f002 f812 	bl	6c5c <printk>
    4c38:	4805      	ldr	r0, [pc, #20]	; (4c50 <z_reschedule+0x78>)
    4c3a:	21ac      	movs	r1, #172	; 0xac
    4c3c:	f001 ff3a 	bl	6ab4 <assert_post_action>
    4c40:	f385 8811 	msr	BASEPRI, r5
    4c44:	f3bf 8f6f 	isb	sy
    4c48:	bd38      	pop	{r3, r4, r5, pc}
    4c4a:	bf00      	nop
    4c4c:	200009c4 	.word	0x200009c4
    4c50:	00007891 	.word	0x00007891
    4c54:	000078b7 	.word	0x000078b7
    4c58:	00007624 	.word	0x00007624
    4c5c:	000078ce 	.word	0x000078ce

00004c60 <k_sched_lock>:
		irq_unlock(key);
	}
}

void k_sched_lock(void)
{
    4c60:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    4c62:	f04f 0320 	mov.w	r3, #32
    4c66:	f3ef 8511 	mrs	r5, BASEPRI
    4c6a:	f383 8812 	msr	BASEPRI_MAX, r3
    4c6e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    4c72:	4829      	ldr	r0, [pc, #164]	; (4d18 <k_sched_lock+0xb8>)
    4c74:	f001 f9c4 	bl	6000 <z_spin_lock_valid>
    4c78:	b968      	cbnz	r0, 4c96 <k_sched_lock+0x36>
    4c7a:	4a28      	ldr	r2, [pc, #160]	; (4d1c <k_sched_lock+0xbc>)
    4c7c:	4928      	ldr	r1, [pc, #160]	; (4d20 <k_sched_lock+0xc0>)
    4c7e:	4829      	ldr	r0, [pc, #164]	; (4d24 <k_sched_lock+0xc4>)
    4c80:	2381      	movs	r3, #129	; 0x81
    4c82:	f001 ffeb 	bl	6c5c <printk>
    4c86:	4924      	ldr	r1, [pc, #144]	; (4d18 <k_sched_lock+0xb8>)
    4c88:	4827      	ldr	r0, [pc, #156]	; (4d28 <k_sched_lock+0xc8>)
    4c8a:	f001 ffe7 	bl	6c5c <printk>
    4c8e:	4823      	ldr	r0, [pc, #140]	; (4d1c <k_sched_lock+0xbc>)
    4c90:	2181      	movs	r1, #129	; 0x81
    4c92:	f001 ff0f 	bl	6ab4 <assert_post_action>
	z_spin_lock_set_owner(l);
    4c96:	4820      	ldr	r0, [pc, #128]	; (4d18 <k_sched_lock+0xb8>)
    4c98:	f001 f9d0 	bl	603c <z_spin_lock_set_owner>
    4c9c:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "");
    4ca0:	b163      	cbz	r3, 4cbc <k_sched_lock+0x5c>
    4ca2:	4922      	ldr	r1, [pc, #136]	; (4d2c <k_sched_lock+0xcc>)
    4ca4:	4a22      	ldr	r2, [pc, #136]	; (4d30 <k_sched_lock+0xd0>)
    4ca6:	481f      	ldr	r0, [pc, #124]	; (4d24 <k_sched_lock+0xc4>)
    4ca8:	23fd      	movs	r3, #253	; 0xfd
    4caa:	f001 ffd7 	bl	6c5c <printk>
    4cae:	4821      	ldr	r0, [pc, #132]	; (4d34 <k_sched_lock+0xd4>)
    4cb0:	f001 ffd4 	bl	6c5c <printk>
    4cb4:	481e      	ldr	r0, [pc, #120]	; (4d30 <k_sched_lock+0xd0>)
    4cb6:	21fd      	movs	r1, #253	; 0xfd
    4cb8:	f001 fefc 	bl	6ab4 <assert_post_action>
	__ASSERT(_current->base.sched_locked != 1U, "");
    4cbc:	4c1e      	ldr	r4, [pc, #120]	; (4d38 <k_sched_lock+0xd8>)
    4cbe:	68a2      	ldr	r2, [r4, #8]
    4cc0:	7bd2      	ldrb	r2, [r2, #15]
    4cc2:	2a01      	cmp	r2, #1
    4cc4:	d10c      	bne.n	4ce0 <k_sched_lock+0x80>
    4cc6:	491d      	ldr	r1, [pc, #116]	; (4d3c <k_sched_lock+0xdc>)
    4cc8:	4a19      	ldr	r2, [pc, #100]	; (4d30 <k_sched_lock+0xd0>)
    4cca:	4816      	ldr	r0, [pc, #88]	; (4d24 <k_sched_lock+0xc4>)
    4ccc:	23fe      	movs	r3, #254	; 0xfe
    4cce:	f001 ffc5 	bl	6c5c <printk>
    4cd2:	4818      	ldr	r0, [pc, #96]	; (4d34 <k_sched_lock+0xd4>)
    4cd4:	f001 ffc2 	bl	6c5c <printk>
    4cd8:	4815      	ldr	r0, [pc, #84]	; (4d30 <k_sched_lock+0xd0>)
    4cda:	21fe      	movs	r1, #254	; 0xfe
    4cdc:	f001 feea 	bl	6ab4 <assert_post_action>
	--_current->base.sched_locked;
    4ce0:	68a2      	ldr	r2, [r4, #8]
    4ce2:	7bd3      	ldrb	r3, [r2, #15]
    4ce4:	3b01      	subs	r3, #1
    4ce6:	73d3      	strb	r3, [r2, #15]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    4ce8:	480b      	ldr	r0, [pc, #44]	; (4d18 <k_sched_lock+0xb8>)
    4cea:	f001 f997 	bl	601c <z_spin_unlock_valid>
    4cee:	b968      	cbnz	r0, 4d0c <k_sched_lock+0xac>
    4cf0:	4a0a      	ldr	r2, [pc, #40]	; (4d1c <k_sched_lock+0xbc>)
    4cf2:	4913      	ldr	r1, [pc, #76]	; (4d40 <k_sched_lock+0xe0>)
    4cf4:	480b      	ldr	r0, [pc, #44]	; (4d24 <k_sched_lock+0xc4>)
    4cf6:	23ac      	movs	r3, #172	; 0xac
    4cf8:	f001 ffb0 	bl	6c5c <printk>
    4cfc:	4906      	ldr	r1, [pc, #24]	; (4d18 <k_sched_lock+0xb8>)
    4cfe:	4811      	ldr	r0, [pc, #68]	; (4d44 <k_sched_lock+0xe4>)
    4d00:	f001 ffac 	bl	6c5c <printk>
    4d04:	4805      	ldr	r0, [pc, #20]	; (4d1c <k_sched_lock+0xbc>)
    4d06:	21ac      	movs	r1, #172	; 0xac
    4d08:	f001 fed4 	bl	6ab4 <assert_post_action>
	__asm__ volatile(
    4d0c:	f385 8811 	msr	BASEPRI, r5
    4d10:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
    4d14:	bd38      	pop	{r3, r4, r5, pc}
    4d16:	bf00      	nop
    4d18:	200009f4 	.word	0x200009f4
    4d1c:	00007891 	.word	0x00007891
    4d20:	000078e3 	.word	0x000078e3
    4d24:	00007624 	.word	0x00007624
    4d28:	000078f8 	.word	0x000078f8
    4d2c:	00008059 	.word	0x00008059
    4d30:	000080a7 	.word	0x000080a7
    4d34:	000080d2 	.word	0x000080d2
    4d38:	200009c4 	.word	0x200009c4
    4d3c:	000080d5 	.word	0x000080d5
    4d40:	000078b7 	.word	0x000078b7
    4d44:	000078ce 	.word	0x000078ce

00004d48 <z_priq_dumb_remove>:
}
#endif

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    4d48:	4b0c      	ldr	r3, [pc, #48]	; (4d7c <z_priq_dumb_remove+0x34>)
    4d4a:	4299      	cmp	r1, r3
{
    4d4c:	b510      	push	{r4, lr}
    4d4e:	460c      	mov	r4, r1
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    4d50:	d10b      	bne.n	4d6a <z_priq_dumb_remove+0x22>
    4d52:	490b      	ldr	r1, [pc, #44]	; (4d80 <z_priq_dumb_remove+0x38>)
    4d54:	480b      	ldr	r0, [pc, #44]	; (4d84 <z_priq_dumb_remove+0x3c>)
    4d56:	4a0c      	ldr	r2, [pc, #48]	; (4d88 <z_priq_dumb_remove+0x40>)
    4d58:	f240 33e7 	movw	r3, #999	; 0x3e7
    4d5c:	f001 ff7e 	bl	6c5c <printk>
    4d60:	4809      	ldr	r0, [pc, #36]	; (4d88 <z_priq_dumb_remove+0x40>)
    4d62:	f240 31e7 	movw	r1, #999	; 0x3e7
    4d66:	f001 fea5 	bl	6ab4 <assert_post_action>
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
	sys_dnode_t *const next = node->next;
    4d6a:	e9d4 3200 	ldrd	r3, r2, [r4]

	prev->next = next;
    4d6e:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    4d70:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    4d72:	2300      	movs	r3, #0
	node->prev = NULL;
    4d74:	e9c4 3300 	strd	r3, r3, [r4]

	sys_dlist_remove(&thread->base.qnode_dlist);
}
    4d78:	bd10      	pop	{r4, pc}
    4d7a:	bf00      	nop
    4d7c:	200001c0 	.word	0x200001c0
    4d80:	00008128 	.word	0x00008128
    4d84:	00007624 	.word	0x00007624
    4d88:	00008106 	.word	0x00008106

00004d8c <unpend_thread_no_timeout>:
	__ASSERT_NO_MSG(thread->base.pended_on);
    4d8c:	6883      	ldr	r3, [r0, #8]
{
    4d8e:	b510      	push	{r4, lr}
    4d90:	4604      	mov	r4, r0
	__ASSERT_NO_MSG(thread->base.pended_on);
    4d92:	b95b      	cbnz	r3, 4dac <unpend_thread_no_timeout+0x20>
    4d94:	490b      	ldr	r1, [pc, #44]	; (4dc4 <unpend_thread_no_timeout+0x38>)
    4d96:	480c      	ldr	r0, [pc, #48]	; (4dc8 <unpend_thread_no_timeout+0x3c>)
    4d98:	4a0c      	ldr	r2, [pc, #48]	; (4dcc <unpend_thread_no_timeout+0x40>)
    4d9a:	f240 2383 	movw	r3, #643	; 0x283
    4d9e:	f001 ff5d 	bl	6c5c <printk>
    4da2:	480a      	ldr	r0, [pc, #40]	; (4dcc <unpend_thread_no_timeout+0x40>)
    4da4:	f240 2183 	movw	r1, #643	; 0x283
    4da8:	f001 fe84 	bl	6ab4 <assert_post_action>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    4dac:	68a0      	ldr	r0, [r4, #8]
    4dae:	4621      	mov	r1, r4
    4db0:	f7ff ffca 	bl	4d48 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    4db4:	7b63      	ldrb	r3, [r4, #13]
    4db6:	f023 0302 	bic.w	r3, r3, #2
    4dba:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
    4dbc:	2300      	movs	r3, #0
    4dbe:	60a3      	str	r3, [r4, #8]
}
    4dc0:	bd10      	pop	{r4, pc}
    4dc2:	bf00      	nop
    4dc4:	00008149 	.word	0x00008149
    4dc8:	00007624 	.word	0x00007624
    4dcc:	00008106 	.word	0x00008106

00004dd0 <update_cache>:
{
    4dd0:	b538      	push	{r3, r4, r5, lr}
    4dd2:	4602      	mov	r2, r0
	return _priq_run_best(curr_cpu_runq());
    4dd4:	4814      	ldr	r0, [pc, #80]	; (4e28 <update_cache+0x58>)
    4dd6:	4d15      	ldr	r5, [pc, #84]	; (4e2c <update_cache+0x5c>)
    4dd8:	f002 f9ad 	bl	7136 <z_priq_dumb_best>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    4ddc:	4604      	mov	r4, r0
    4dde:	b900      	cbnz	r0, 4de2 <update_cache+0x12>
    4de0:	68ec      	ldr	r4, [r5, #12]
	if (preempt_ok != 0) {
    4de2:	b9ca      	cbnz	r2, 4e18 <update_cache+0x48>
	__ASSERT(_current != NULL, "");
    4de4:	68ab      	ldr	r3, [r5, #8]
    4de6:	b963      	cbnz	r3, 4e02 <update_cache+0x32>
    4de8:	4911      	ldr	r1, [pc, #68]	; (4e30 <update_cache+0x60>)
    4dea:	4a12      	ldr	r2, [pc, #72]	; (4e34 <update_cache+0x64>)
    4dec:	4812      	ldr	r0, [pc, #72]	; (4e38 <update_cache+0x68>)
    4dee:	2389      	movs	r3, #137	; 0x89
    4df0:	f001 ff34 	bl	6c5c <printk>
    4df4:	4811      	ldr	r0, [pc, #68]	; (4e3c <update_cache+0x6c>)
    4df6:	f001 ff31 	bl	6c5c <printk>
    4dfa:	480e      	ldr	r0, [pc, #56]	; (4e34 <update_cache+0x64>)
    4dfc:	2189      	movs	r1, #137	; 0x89
    4dfe:	f001 fe59 	bl	6ab4 <assert_post_action>
	if (z_is_thread_prevented_from_running(_current)) {
    4e02:	68ab      	ldr	r3, [r5, #8]
    4e04:	7b5a      	ldrb	r2, [r3, #13]
    4e06:	06d2      	lsls	r2, r2, #27
    4e08:	d106      	bne.n	4e18 <update_cache+0x48>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    4e0a:	69a2      	ldr	r2, [r4, #24]
    4e0c:	b922      	cbnz	r2, 4e18 <update_cache+0x48>
	if (is_preempt(_current) || is_metairq(thread)) {
    4e0e:	89da      	ldrh	r2, [r3, #14]
    4e10:	2a7f      	cmp	r2, #127	; 0x7f
    4e12:	d901      	bls.n	4e18 <update_cache+0x48>
		_kernel.ready_q.cache = _current;
    4e14:	61eb      	str	r3, [r5, #28]
}
    4e16:	bd38      	pop	{r3, r4, r5, pc}
		if (thread != _current) {
    4e18:	68ab      	ldr	r3, [r5, #8]
    4e1a:	42a3      	cmp	r3, r4
    4e1c:	d001      	beq.n	4e22 <update_cache+0x52>
			z_reset_time_slice();
    4e1e:	f7ff fe5f 	bl	4ae0 <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
    4e22:	61ec      	str	r4, [r5, #28]
}
    4e24:	e7f7      	b.n	4e16 <update_cache+0x46>
    4e26:	bf00      	nop
    4e28:	200009e4 	.word	0x200009e4
    4e2c:	200009c4 	.word	0x200009c4
    4e30:	00008160 	.word	0x00008160
    4e34:	00008106 	.word	0x00008106
    4e38:	00007624 	.word	0x00007624
    4e3c:	000080d2 	.word	0x000080d2

00004e40 <move_thread_to_end_of_prio_q>:
{
    4e40:	b570      	push	{r4, r5, r6, lr}
	if (z_is_thread_queued(thread)) {
    4e42:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return z_is_thread_state_set(thread, _THREAD_QUEUED);
    4e46:	7b43      	ldrb	r3, [r0, #13]
    4e48:	2a00      	cmp	r2, #0
{
    4e4a:	4604      	mov	r4, r0
	if (z_is_thread_queued(thread)) {
    4e4c:	da06      	bge.n	4e5c <move_thread_to_end_of_prio_q+0x1c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    4e4e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    4e52:	7343      	strb	r3, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    4e54:	4601      	mov	r1, r0
    4e56:	481f      	ldr	r0, [pc, #124]	; (4ed4 <move_thread_to_end_of_prio_q+0x94>)
    4e58:	f7ff ff76 	bl	4d48 <z_priq_dumb_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    4e5c:	7b63      	ldrb	r3, [r4, #13]
    4e5e:	f063 037f 	orn	r3, r3, #127	; 0x7f
    4e62:	7363      	strb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    4e64:	4b1c      	ldr	r3, [pc, #112]	; (4ed8 <move_thread_to_end_of_prio_q+0x98>)
    4e66:	429c      	cmp	r4, r3
    4e68:	d109      	bne.n	4e7e <move_thread_to_end_of_prio_q+0x3e>
    4e6a:	491c      	ldr	r1, [pc, #112]	; (4edc <move_thread_to_end_of_prio_q+0x9c>)
    4e6c:	481c      	ldr	r0, [pc, #112]	; (4ee0 <move_thread_to_end_of_prio_q+0xa0>)
    4e6e:	4a1d      	ldr	r2, [pc, #116]	; (4ee4 <move_thread_to_end_of_prio_q+0xa4>)
    4e70:	23ba      	movs	r3, #186	; 0xba
    4e72:	f001 fef3 	bl	6c5c <printk>
    4e76:	481b      	ldr	r0, [pc, #108]	; (4ee4 <move_thread_to_end_of_prio_q+0xa4>)
    4e78:	21ba      	movs	r1, #186	; 0xba
    4e7a:	f001 fe1b 	bl	6ab4 <assert_post_action>
	return list->head == list;
    4e7e:	4a1a      	ldr	r2, [pc, #104]	; (4ee8 <move_thread_to_end_of_prio_q+0xa8>)
    4e80:	4611      	mov	r1, r2
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    4e82:	6a55      	ldr	r5, [r2, #36]	; 0x24
	return list->head == list;
    4e84:	f851 3f20 	ldr.w	r3, [r1, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4e88:	428b      	cmp	r3, r1
    4e8a:	bf08      	it	eq
    4e8c:	2300      	moveq	r3, #0
    4e8e:	2b00      	cmp	r3, #0
    4e90:	bf38      	it	cc
    4e92:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    4e94:	b1cb      	cbz	r3, 4eca <move_thread_to_end_of_prio_q+0x8a>
	int32_t b1 = thread_1->base.prio;
    4e96:	f994 600e 	ldrsb.w	r6, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    4e9a:	f993 000e 	ldrsb.w	r0, [r3, #14]
	if (b1 != b2) {
    4e9e:	4286      	cmp	r6, r0
    4ea0:	d00f      	beq.n	4ec2 <move_thread_to_end_of_prio_q+0x82>
		return b2 - b1;
    4ea2:	1b80      	subs	r0, r0, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    4ea4:	2800      	cmp	r0, #0
    4ea6:	dd0c      	ble.n	4ec2 <move_thread_to_end_of_prio_q+0x82>
	sys_dnode_t *const prev = successor->prev;
    4ea8:	6859      	ldr	r1, [r3, #4]
	node->next = successor;
    4eaa:	e9c4 3100 	strd	r3, r1, [r4]
	prev->next = node;
    4eae:	600c      	str	r4, [r1, #0]
	successor->prev = node;
    4eb0:	605c      	str	r4, [r3, #4]
	update_cache(thread == _current);
    4eb2:	6890      	ldr	r0, [r2, #8]
    4eb4:	1b03      	subs	r3, r0, r4
    4eb6:	4258      	negs	r0, r3
}
    4eb8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	update_cache(thread == _current);
    4ebc:	4158      	adcs	r0, r3
    4ebe:	f7ff bf87 	b.w	4dd0 <update_cache>
	return (node == list->tail) ? NULL : node->next;
    4ec2:	42ab      	cmp	r3, r5
    4ec4:	d001      	beq.n	4eca <move_thread_to_end_of_prio_q+0x8a>
    4ec6:	681b      	ldr	r3, [r3, #0]
    4ec8:	e7e4      	b.n	4e94 <move_thread_to_end_of_prio_q+0x54>
	node->prev = tail;
    4eca:	e9c4 1500 	strd	r1, r5, [r4]
	tail->next = node;
    4ece:	602c      	str	r4, [r5, #0]
	list->tail = node;
    4ed0:	6254      	str	r4, [r2, #36]	; 0x24
}
    4ed2:	e7ee      	b.n	4eb2 <move_thread_to_end_of_prio_q+0x72>
    4ed4:	200009e4 	.word	0x200009e4
    4ed8:	200001c0 	.word	0x200001c0
    4edc:	00008128 	.word	0x00008128
    4ee0:	00007624 	.word	0x00007624
    4ee4:	00008106 	.word	0x00008106
    4ee8:	200009c4 	.word	0x200009c4

00004eec <z_time_slice>:
{
    4eec:	b570      	push	{r4, r5, r6, lr}
    4eee:	4604      	mov	r4, r0
	__asm__ volatile(
    4ef0:	f04f 0320 	mov.w	r3, #32
    4ef4:	f3ef 8511 	mrs	r5, BASEPRI
    4ef8:	f383 8812 	msr	BASEPRI_MAX, r3
    4efc:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    4f00:	482a      	ldr	r0, [pc, #168]	; (4fac <z_time_slice+0xc0>)
    4f02:	f001 f87d 	bl	6000 <z_spin_lock_valid>
    4f06:	b968      	cbnz	r0, 4f24 <z_time_slice+0x38>
    4f08:	4a29      	ldr	r2, [pc, #164]	; (4fb0 <z_time_slice+0xc4>)
    4f0a:	492a      	ldr	r1, [pc, #168]	; (4fb4 <z_time_slice+0xc8>)
    4f0c:	482a      	ldr	r0, [pc, #168]	; (4fb8 <z_time_slice+0xcc>)
    4f0e:	2381      	movs	r3, #129	; 0x81
    4f10:	f001 fea4 	bl	6c5c <printk>
    4f14:	4925      	ldr	r1, [pc, #148]	; (4fac <z_time_slice+0xc0>)
    4f16:	4829      	ldr	r0, [pc, #164]	; (4fbc <z_time_slice+0xd0>)
    4f18:	f001 fea0 	bl	6c5c <printk>
    4f1c:	4824      	ldr	r0, [pc, #144]	; (4fb0 <z_time_slice+0xc4>)
    4f1e:	2181      	movs	r1, #129	; 0x81
    4f20:	f001 fdc8 	bl	6ab4 <assert_post_action>
	z_spin_lock_set_owner(l);
    4f24:	4821      	ldr	r0, [pc, #132]	; (4fac <z_time_slice+0xc0>)
    4f26:	f001 f889 	bl	603c <z_spin_lock_set_owner>
	if (pending_current == _current) {
    4f2a:	4b25      	ldr	r3, [pc, #148]	; (4fc0 <z_time_slice+0xd4>)
    4f2c:	4a25      	ldr	r2, [pc, #148]	; (4fc4 <z_time_slice+0xd8>)
    4f2e:	6898      	ldr	r0, [r3, #8]
    4f30:	6811      	ldr	r1, [r2, #0]
    4f32:	4288      	cmp	r0, r1
    4f34:	4619      	mov	r1, r3
    4f36:	d118      	bne.n	4f6a <z_time_slice+0x7e>
			z_reset_time_slice();
    4f38:	f7ff fdd2 	bl	4ae0 <z_reset_time_slice>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    4f3c:	481b      	ldr	r0, [pc, #108]	; (4fac <z_time_slice+0xc0>)
    4f3e:	f001 f86d 	bl	601c <z_spin_unlock_valid>
    4f42:	b968      	cbnz	r0, 4f60 <z_time_slice+0x74>
    4f44:	4a1a      	ldr	r2, [pc, #104]	; (4fb0 <z_time_slice+0xc4>)
    4f46:	4920      	ldr	r1, [pc, #128]	; (4fc8 <z_time_slice+0xdc>)
    4f48:	481b      	ldr	r0, [pc, #108]	; (4fb8 <z_time_slice+0xcc>)
    4f4a:	23ac      	movs	r3, #172	; 0xac
    4f4c:	f001 fe86 	bl	6c5c <printk>
    4f50:	4916      	ldr	r1, [pc, #88]	; (4fac <z_time_slice+0xc0>)
    4f52:	481e      	ldr	r0, [pc, #120]	; (4fcc <z_time_slice+0xe0>)
    4f54:	f001 fe82 	bl	6c5c <printk>
    4f58:	4815      	ldr	r0, [pc, #84]	; (4fb0 <z_time_slice+0xc4>)
    4f5a:	21ac      	movs	r1, #172	; 0xac
    4f5c:	f001 fdaa 	bl	6ab4 <assert_post_action>
	__asm__ volatile(
    4f60:	f385 8811 	msr	BASEPRI, r5
    4f64:	f3bf 8f6f 	isb	sy
}
    4f68:	bd70      	pop	{r4, r5, r6, pc}
	pending_current = NULL;
    4f6a:	2600      	movs	r6, #0
    4f6c:	6016      	str	r6, [r2, #0]
	if (slice_time && sliceable(_current)) {
    4f6e:	4a18      	ldr	r2, [pc, #96]	; (4fd0 <z_time_slice+0xe4>)
    4f70:	6812      	ldr	r2, [r2, #0]
    4f72:	b1ba      	cbz	r2, 4fa4 <z_time_slice+0xb8>
		&& !z_is_idle_thread_object(thread);
    4f74:	89c2      	ldrh	r2, [r0, #14]
    4f76:	2a7f      	cmp	r2, #127	; 0x7f
    4f78:	d814      	bhi.n	4fa4 <z_time_slice+0xb8>
		&& !z_is_thread_prevented_from_running(thread)
    4f7a:	7b42      	ldrb	r2, [r0, #13]
    4f7c:	06d2      	lsls	r2, r2, #27
    4f7e:	d111      	bne.n	4fa4 <z_time_slice+0xb8>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    4f80:	4a14      	ldr	r2, [pc, #80]	; (4fd4 <z_time_slice+0xe8>)
    4f82:	f990 600e 	ldrsb.w	r6, [r0, #14]
    4f86:	6812      	ldr	r2, [r2, #0]
    4f88:	4296      	cmp	r6, r2
    4f8a:	db0b      	blt.n	4fa4 <z_time_slice+0xb8>
		&& !z_is_idle_thread_object(thread);
    4f8c:	4a12      	ldr	r2, [pc, #72]	; (4fd8 <z_time_slice+0xec>)
    4f8e:	4290      	cmp	r0, r2
    4f90:	d008      	beq.n	4fa4 <z_time_slice+0xb8>
		if (ticks >= _current_cpu->slice_ticks) {
    4f92:	691a      	ldr	r2, [r3, #16]
    4f94:	42a2      	cmp	r2, r4
    4f96:	dc02      	bgt.n	4f9e <z_time_slice+0xb2>
			move_thread_to_end_of_prio_q(_current);
    4f98:	f7ff ff52 	bl	4e40 <move_thread_to_end_of_prio_q>
    4f9c:	e7cc      	b.n	4f38 <z_time_slice+0x4c>
			_current_cpu->slice_ticks -= ticks;
    4f9e:	1b12      	subs	r2, r2, r4
    4fa0:	611a      	str	r2, [r3, #16]
    4fa2:	e7cb      	b.n	4f3c <z_time_slice+0x50>
		_current_cpu->slice_ticks = 0;
    4fa4:	2300      	movs	r3, #0
    4fa6:	610b      	str	r3, [r1, #16]
    4fa8:	e7c8      	b.n	4f3c <z_time_slice+0x50>
    4faa:	bf00      	nop
    4fac:	200009f4 	.word	0x200009f4
    4fb0:	00007891 	.word	0x00007891
    4fb4:	000078e3 	.word	0x000078e3
    4fb8:	00007624 	.word	0x00007624
    4fbc:	000078f8 	.word	0x000078f8
    4fc0:	200009c4 	.word	0x200009c4
    4fc4:	200009f0 	.word	0x200009f0
    4fc8:	000078b7 	.word	0x000078b7
    4fcc:	000078ce 	.word	0x000078ce
    4fd0:	200009fc 	.word	0x200009fc
    4fd4:	200009f8 	.word	0x200009f8
    4fd8:	200001c0 	.word	0x200001c0

00004fdc <ready_thread>:
{
    4fdc:	b570      	push	{r4, r5, r6, lr}
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    4fde:	f990 200d 	ldrsb.w	r2, [r0, #13]
    4fe2:	7b43      	ldrb	r3, [r0, #13]
    4fe4:	2a00      	cmp	r2, #0
{
    4fe6:	4604      	mov	r4, r0
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    4fe8:	db3e      	blt.n	5068 <ready_thread+0x8c>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    4fea:	06da      	lsls	r2, r3, #27
    4fec:	d13c      	bne.n	5068 <ready_thread+0x8c>

int z_abort_timeout(struct _timeout *to);

static inline bool z_is_inactive_timeout(const struct _timeout *to)
{
	return !sys_dnode_is_linked(&to->node);
    4fee:	6985      	ldr	r5, [r0, #24]
    4ff0:	2d00      	cmp	r5, #0
    4ff2:	d139      	bne.n	5068 <ready_thread+0x8c>
	thread->base.thread_state |= _THREAD_QUEUED;
    4ff4:	f063 037f 	orn	r3, r3, #127	; 0x7f
    4ff8:	7343      	strb	r3, [r0, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    4ffa:	4b1c      	ldr	r3, [pc, #112]	; (506c <ready_thread+0x90>)
    4ffc:	4298      	cmp	r0, r3
    4ffe:	d109      	bne.n	5014 <ready_thread+0x38>
    5000:	491b      	ldr	r1, [pc, #108]	; (5070 <ready_thread+0x94>)
    5002:	481c      	ldr	r0, [pc, #112]	; (5074 <ready_thread+0x98>)
    5004:	4a1c      	ldr	r2, [pc, #112]	; (5078 <ready_thread+0x9c>)
    5006:	23ba      	movs	r3, #186	; 0xba
    5008:	f001 fe28 	bl	6c5c <printk>
    500c:	481a      	ldr	r0, [pc, #104]	; (5078 <ready_thread+0x9c>)
    500e:	21ba      	movs	r1, #186	; 0xba
    5010:	f001 fd50 	bl	6ab4 <assert_post_action>
	return list->head == list;
    5014:	4919      	ldr	r1, [pc, #100]	; (507c <ready_thread+0xa0>)
    5016:	460b      	mov	r3, r1
    5018:	f853 0f20 	ldr.w	r0, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    501c:	4298      	cmp	r0, r3
    501e:	bf18      	it	ne
    5020:	4605      	movne	r5, r0
    5022:	2d00      	cmp	r5, #0
    5024:	461a      	mov	r2, r3
    5026:	462b      	mov	r3, r5
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    5028:	6a4d      	ldr	r5, [r1, #36]	; 0x24
    502a:	bf38      	it	cc
    502c:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    502e:	b1b3      	cbz	r3, 505e <ready_thread+0x82>
	int32_t b1 = thread_1->base.prio;
    5030:	f994 600e 	ldrsb.w	r6, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    5034:	f993 000e 	ldrsb.w	r0, [r3, #14]
	if (b1 != b2) {
    5038:	4286      	cmp	r6, r0
    503a:	d00c      	beq.n	5056 <ready_thread+0x7a>
		return b2 - b1;
    503c:	1b80      	subs	r0, r0, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    503e:	2800      	cmp	r0, #0
    5040:	dd09      	ble.n	5056 <ready_thread+0x7a>
	sys_dnode_t *const prev = successor->prev;
    5042:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    5044:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    5048:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    504a:	605c      	str	r4, [r3, #4]
}
    504c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		update_cache(0);
    5050:	2000      	movs	r0, #0
    5052:	f7ff bebd 	b.w	4dd0 <update_cache>
	return (node == list->tail) ? NULL : node->next;
    5056:	42ab      	cmp	r3, r5
    5058:	d001      	beq.n	505e <ready_thread+0x82>
    505a:	681b      	ldr	r3, [r3, #0]
    505c:	e7e7      	b.n	502e <ready_thread+0x52>
	node->prev = tail;
    505e:	e9c4 2500 	strd	r2, r5, [r4]
	tail->next = node;
    5062:	602c      	str	r4, [r5, #0]
	list->tail = node;
    5064:	624c      	str	r4, [r1, #36]	; 0x24
}
    5066:	e7f1      	b.n	504c <ready_thread+0x70>
}
    5068:	bd70      	pop	{r4, r5, r6, pc}
    506a:	bf00      	nop
    506c:	200001c0 	.word	0x200001c0
    5070:	00008128 	.word	0x00008128
    5074:	00007624 	.word	0x00007624
    5078:	00008106 	.word	0x00008106
    507c:	200009c4 	.word	0x200009c4

00005080 <z_ready_thread>:
{
    5080:	b538      	push	{r3, r4, r5, lr}
    5082:	4604      	mov	r4, r0
	__asm__ volatile(
    5084:	f04f 0320 	mov.w	r3, #32
    5088:	f3ef 8511 	mrs	r5, BASEPRI
    508c:	f383 8812 	msr	BASEPRI_MAX, r3
    5090:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5094:	4817      	ldr	r0, [pc, #92]	; (50f4 <z_ready_thread+0x74>)
    5096:	f000 ffb3 	bl	6000 <z_spin_lock_valid>
    509a:	b968      	cbnz	r0, 50b8 <z_ready_thread+0x38>
    509c:	4a16      	ldr	r2, [pc, #88]	; (50f8 <z_ready_thread+0x78>)
    509e:	4917      	ldr	r1, [pc, #92]	; (50fc <z_ready_thread+0x7c>)
    50a0:	4817      	ldr	r0, [pc, #92]	; (5100 <z_ready_thread+0x80>)
    50a2:	2381      	movs	r3, #129	; 0x81
    50a4:	f001 fdda 	bl	6c5c <printk>
    50a8:	4912      	ldr	r1, [pc, #72]	; (50f4 <z_ready_thread+0x74>)
    50aa:	4816      	ldr	r0, [pc, #88]	; (5104 <z_ready_thread+0x84>)
    50ac:	f001 fdd6 	bl	6c5c <printk>
    50b0:	4811      	ldr	r0, [pc, #68]	; (50f8 <z_ready_thread+0x78>)
    50b2:	2181      	movs	r1, #129	; 0x81
    50b4:	f001 fcfe 	bl	6ab4 <assert_post_action>
	z_spin_lock_set_owner(l);
    50b8:	480e      	ldr	r0, [pc, #56]	; (50f4 <z_ready_thread+0x74>)
    50ba:	f000 ffbf 	bl	603c <z_spin_lock_set_owner>
			ready_thread(thread);
    50be:	4620      	mov	r0, r4
    50c0:	f7ff ff8c 	bl	4fdc <ready_thread>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    50c4:	480b      	ldr	r0, [pc, #44]	; (50f4 <z_ready_thread+0x74>)
    50c6:	f000 ffa9 	bl	601c <z_spin_unlock_valid>
    50ca:	b968      	cbnz	r0, 50e8 <z_ready_thread+0x68>
    50cc:	4a0a      	ldr	r2, [pc, #40]	; (50f8 <z_ready_thread+0x78>)
    50ce:	490e      	ldr	r1, [pc, #56]	; (5108 <z_ready_thread+0x88>)
    50d0:	480b      	ldr	r0, [pc, #44]	; (5100 <z_ready_thread+0x80>)
    50d2:	23ac      	movs	r3, #172	; 0xac
    50d4:	f001 fdc2 	bl	6c5c <printk>
    50d8:	4906      	ldr	r1, [pc, #24]	; (50f4 <z_ready_thread+0x74>)
    50da:	480c      	ldr	r0, [pc, #48]	; (510c <z_ready_thread+0x8c>)
    50dc:	f001 fdbe 	bl	6c5c <printk>
    50e0:	4805      	ldr	r0, [pc, #20]	; (50f8 <z_ready_thread+0x78>)
    50e2:	21ac      	movs	r1, #172	; 0xac
    50e4:	f001 fce6 	bl	6ab4 <assert_post_action>
	__asm__ volatile(
    50e8:	f385 8811 	msr	BASEPRI, r5
    50ec:	f3bf 8f6f 	isb	sy
}
    50f0:	bd38      	pop	{r3, r4, r5, pc}
    50f2:	bf00      	nop
    50f4:	200009f4 	.word	0x200009f4
    50f8:	00007891 	.word	0x00007891
    50fc:	000078e3 	.word	0x000078e3
    5100:	00007624 	.word	0x00007624
    5104:	000078f8 	.word	0x000078f8
    5108:	000078b7 	.word	0x000078b7
    510c:	000078ce 	.word	0x000078ce

00005110 <z_sched_start>:
{
    5110:	b538      	push	{r3, r4, r5, lr}
    5112:	4604      	mov	r4, r0
	__asm__ volatile(
    5114:	f04f 0320 	mov.w	r3, #32
    5118:	f3ef 8511 	mrs	r5, BASEPRI
    511c:	f383 8812 	msr	BASEPRI_MAX, r3
    5120:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5124:	481d      	ldr	r0, [pc, #116]	; (519c <z_sched_start+0x8c>)
    5126:	f000 ff6b 	bl	6000 <z_spin_lock_valid>
    512a:	b968      	cbnz	r0, 5148 <z_sched_start+0x38>
    512c:	4a1c      	ldr	r2, [pc, #112]	; (51a0 <z_sched_start+0x90>)
    512e:	491d      	ldr	r1, [pc, #116]	; (51a4 <z_sched_start+0x94>)
    5130:	481d      	ldr	r0, [pc, #116]	; (51a8 <z_sched_start+0x98>)
    5132:	2381      	movs	r3, #129	; 0x81
    5134:	f001 fd92 	bl	6c5c <printk>
    5138:	4918      	ldr	r1, [pc, #96]	; (519c <z_sched_start+0x8c>)
    513a:	481c      	ldr	r0, [pc, #112]	; (51ac <z_sched_start+0x9c>)
    513c:	f001 fd8e 	bl	6c5c <printk>
    5140:	4817      	ldr	r0, [pc, #92]	; (51a0 <z_sched_start+0x90>)
    5142:	2181      	movs	r1, #129	; 0x81
    5144:	f001 fcb6 	bl	6ab4 <assert_post_action>
	z_spin_lock_set_owner(l);
    5148:	4814      	ldr	r0, [pc, #80]	; (519c <z_sched_start+0x8c>)
    514a:	f000 ff77 	bl	603c <z_spin_lock_set_owner>
	if (z_has_thread_started(thread)) {
    514e:	7b63      	ldrb	r3, [r4, #13]
    5150:	075a      	lsls	r2, r3, #29
    5152:	d416      	bmi.n	5182 <z_sched_start+0x72>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5154:	4811      	ldr	r0, [pc, #68]	; (519c <z_sched_start+0x8c>)
    5156:	f000 ff61 	bl	601c <z_spin_unlock_valid>
    515a:	b968      	cbnz	r0, 5178 <z_sched_start+0x68>
    515c:	4a10      	ldr	r2, [pc, #64]	; (51a0 <z_sched_start+0x90>)
    515e:	4914      	ldr	r1, [pc, #80]	; (51b0 <z_sched_start+0xa0>)
    5160:	4811      	ldr	r0, [pc, #68]	; (51a8 <z_sched_start+0x98>)
    5162:	23ac      	movs	r3, #172	; 0xac
    5164:	f001 fd7a 	bl	6c5c <printk>
    5168:	490c      	ldr	r1, [pc, #48]	; (519c <z_sched_start+0x8c>)
    516a:	4812      	ldr	r0, [pc, #72]	; (51b4 <z_sched_start+0xa4>)
    516c:	f001 fd76 	bl	6c5c <printk>
    5170:	480b      	ldr	r0, [pc, #44]	; (51a0 <z_sched_start+0x90>)
    5172:	21ac      	movs	r1, #172	; 0xac
    5174:	f001 fc9e 	bl	6ab4 <assert_post_action>
	__asm__ volatile(
    5178:	f385 8811 	msr	BASEPRI, r5
    517c:	f3bf 8f6f 	isb	sy
}
    5180:	bd38      	pop	{r3, r4, r5, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    5182:	f023 0304 	bic.w	r3, r3, #4
	ready_thread(thread);
    5186:	4620      	mov	r0, r4
    5188:	7363      	strb	r3, [r4, #13]
    518a:	f7ff ff27 	bl	4fdc <ready_thread>
	z_reschedule(&sched_spinlock, key);
    518e:	4629      	mov	r1, r5
    5190:	4802      	ldr	r0, [pc, #8]	; (519c <z_sched_start+0x8c>)
}
    5192:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&sched_spinlock, key);
    5196:	f7ff bd1f 	b.w	4bd8 <z_reschedule>
    519a:	bf00      	nop
    519c:	200009f4 	.word	0x200009f4
    51a0:	00007891 	.word	0x00007891
    51a4:	000078e3 	.word	0x000078e3
    51a8:	00007624 	.word	0x00007624
    51ac:	000078f8 	.word	0x000078f8
    51b0:	000078b7 	.word	0x000078b7
    51b4:	000078ce 	.word	0x000078ce

000051b8 <z_thread_timeout>:
{
    51b8:	b570      	push	{r4, r5, r6, lr}
    51ba:	4604      	mov	r4, r0
	__asm__ volatile(
    51bc:	f04f 0320 	mov.w	r3, #32
    51c0:	f3ef 8611 	mrs	r6, BASEPRI
    51c4:	f383 8812 	msr	BASEPRI_MAX, r3
    51c8:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    51cc:	4820      	ldr	r0, [pc, #128]	; (5250 <z_thread_timeout+0x98>)
    51ce:	f000 ff17 	bl	6000 <z_spin_lock_valid>
    51d2:	b968      	cbnz	r0, 51f0 <z_thread_timeout+0x38>
    51d4:	4a1f      	ldr	r2, [pc, #124]	; (5254 <z_thread_timeout+0x9c>)
    51d6:	4920      	ldr	r1, [pc, #128]	; (5258 <z_thread_timeout+0xa0>)
    51d8:	4820      	ldr	r0, [pc, #128]	; (525c <z_thread_timeout+0xa4>)
    51da:	2381      	movs	r3, #129	; 0x81
    51dc:	f001 fd3e 	bl	6c5c <printk>
    51e0:	491b      	ldr	r1, [pc, #108]	; (5250 <z_thread_timeout+0x98>)
    51e2:	481f      	ldr	r0, [pc, #124]	; (5260 <z_thread_timeout+0xa8>)
    51e4:	f001 fd3a 	bl	6c5c <printk>
    51e8:	481a      	ldr	r0, [pc, #104]	; (5254 <z_thread_timeout+0x9c>)
    51ea:	2181      	movs	r1, #129	; 0x81
    51ec:	f001 fc62 	bl	6ab4 <assert_post_action>
	z_spin_lock_set_owner(l);
    51f0:	4817      	ldr	r0, [pc, #92]	; (5250 <z_thread_timeout+0x98>)
    51f2:	f000 ff23 	bl	603c <z_spin_lock_set_owner>
		if (!killed) {
    51f6:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
    51fa:	f013 0f28 	tst.w	r3, #40	; 0x28
    51fe:	d110      	bne.n	5222 <z_thread_timeout+0x6a>
			if (thread->base.pended_on != NULL) {
    5200:	f854 3c10 	ldr.w	r3, [r4, #-16]
	struct k_thread *thread = CONTAINER_OF(timeout,
    5204:	f1a4 0518 	sub.w	r5, r4, #24
			if (thread->base.pended_on != NULL) {
    5208:	b113      	cbz	r3, 5210 <z_thread_timeout+0x58>
				unpend_thread_no_timeout(thread);
    520a:	4628      	mov	r0, r5
    520c:	f7ff fdbe 	bl	4d8c <unpend_thread_no_timeout>
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    5210:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
    5214:	f023 0314 	bic.w	r3, r3, #20
    5218:	f804 3c0b 	strb.w	r3, [r4, #-11]
			ready_thread(thread);
    521c:	4628      	mov	r0, r5
    521e:	f7ff fedd 	bl	4fdc <ready_thread>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5222:	480b      	ldr	r0, [pc, #44]	; (5250 <z_thread_timeout+0x98>)
    5224:	f000 fefa 	bl	601c <z_spin_unlock_valid>
    5228:	b968      	cbnz	r0, 5246 <z_thread_timeout+0x8e>
    522a:	4a0a      	ldr	r2, [pc, #40]	; (5254 <z_thread_timeout+0x9c>)
    522c:	490d      	ldr	r1, [pc, #52]	; (5264 <z_thread_timeout+0xac>)
    522e:	480b      	ldr	r0, [pc, #44]	; (525c <z_thread_timeout+0xa4>)
    5230:	23ac      	movs	r3, #172	; 0xac
    5232:	f001 fd13 	bl	6c5c <printk>
    5236:	4906      	ldr	r1, [pc, #24]	; (5250 <z_thread_timeout+0x98>)
    5238:	480b      	ldr	r0, [pc, #44]	; (5268 <z_thread_timeout+0xb0>)
    523a:	f001 fd0f 	bl	6c5c <printk>
    523e:	4805      	ldr	r0, [pc, #20]	; (5254 <z_thread_timeout+0x9c>)
    5240:	21ac      	movs	r1, #172	; 0xac
    5242:	f001 fc37 	bl	6ab4 <assert_post_action>
	__asm__ volatile(
    5246:	f386 8811 	msr	BASEPRI, r6
    524a:	f3bf 8f6f 	isb	sy
}
    524e:	bd70      	pop	{r4, r5, r6, pc}
    5250:	200009f4 	.word	0x200009f4
    5254:	00007891 	.word	0x00007891
    5258:	000078e3 	.word	0x000078e3
    525c:	00007624 	.word	0x00007624
    5260:	000078f8 	.word	0x000078f8
    5264:	000078b7 	.word	0x000078b7
    5268:	000078ce 	.word	0x000078ce

0000526c <unready_thread>:
{
    526c:	b510      	push	{r4, lr}
	if (z_is_thread_queued(thread)) {
    526e:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return z_is_thread_state_set(thread, _THREAD_QUEUED);
    5272:	7b43      	ldrb	r3, [r0, #13]
    5274:	2a00      	cmp	r2, #0
{
    5276:	4604      	mov	r4, r0
	if (z_is_thread_queued(thread)) {
    5278:	da06      	bge.n	5288 <unready_thread+0x1c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    527a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    527e:	7343      	strb	r3, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    5280:	4601      	mov	r1, r0
    5282:	4806      	ldr	r0, [pc, #24]	; (529c <unready_thread+0x30>)
    5284:	f7ff fd60 	bl	4d48 <z_priq_dumb_remove>
	update_cache(thread == _current);
    5288:	4b05      	ldr	r3, [pc, #20]	; (52a0 <unready_thread+0x34>)
    528a:	6898      	ldr	r0, [r3, #8]
    528c:	1b03      	subs	r3, r0, r4
    528e:	4258      	negs	r0, r3
}
    5290:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	update_cache(thread == _current);
    5294:	4158      	adcs	r0, r3
    5296:	f7ff bd9b 	b.w	4dd0 <update_cache>
    529a:	bf00      	nop
    529c:	200009e4 	.word	0x200009e4
    52a0:	200009c4 	.word	0x200009c4

000052a4 <add_to_waitq_locked>:
{
    52a4:	b538      	push	{r3, r4, r5, lr}
    52a6:	4604      	mov	r4, r0
    52a8:	460d      	mov	r5, r1
	unready_thread(thread);
    52aa:	f7ff ffdf 	bl	526c <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    52ae:	7b63      	ldrb	r3, [r4, #13]
    52b0:	f043 0302 	orr.w	r3, r3, #2
    52b4:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
    52b6:	b31d      	cbz	r5, 5300 <add_to_waitq_locked+0x5c>
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    52b8:	4b17      	ldr	r3, [pc, #92]	; (5318 <add_to_waitq_locked+0x74>)
		thread->base.pended_on = wait_q;
    52ba:	60a5      	str	r5, [r4, #8]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    52bc:	429c      	cmp	r4, r3
    52be:	d109      	bne.n	52d4 <add_to_waitq_locked+0x30>
    52c0:	4916      	ldr	r1, [pc, #88]	; (531c <add_to_waitq_locked+0x78>)
    52c2:	4817      	ldr	r0, [pc, #92]	; (5320 <add_to_waitq_locked+0x7c>)
    52c4:	4a17      	ldr	r2, [pc, #92]	; (5324 <add_to_waitq_locked+0x80>)
    52c6:	23ba      	movs	r3, #186	; 0xba
    52c8:	f001 fcc8 	bl	6c5c <printk>
    52cc:	4815      	ldr	r0, [pc, #84]	; (5324 <add_to_waitq_locked+0x80>)
    52ce:	21ba      	movs	r1, #186	; 0xba
    52d0:	f001 fbf0 	bl	6ab4 <assert_post_action>
	return list->head == list;
    52d4:	682b      	ldr	r3, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    52d6:	429d      	cmp	r5, r3
    52d8:	bf08      	it	eq
    52da:	2300      	moveq	r3, #0
    52dc:	2b00      	cmp	r3, #0
    52de:	bf38      	it	cc
    52e0:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    52e2:	b19b      	cbz	r3, 530c <add_to_waitq_locked+0x68>
	int32_t b1 = thread_1->base.prio;
    52e4:	f994 100e 	ldrsb.w	r1, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    52e8:	f993 200e 	ldrsb.w	r2, [r3, #14]
	if (b1 != b2) {
    52ec:	4291      	cmp	r1, r2
    52ee:	d008      	beq.n	5302 <add_to_waitq_locked+0x5e>
		return b2 - b1;
    52f0:	1a52      	subs	r2, r2, r1
		if (z_sched_prio_cmp(thread, t) > 0) {
    52f2:	2a00      	cmp	r2, #0
    52f4:	dd05      	ble.n	5302 <add_to_waitq_locked+0x5e>
	sys_dnode_t *const prev = successor->prev;
    52f6:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    52f8:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    52fc:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    52fe:	605c      	str	r4, [r3, #4]
}
    5300:	bd38      	pop	{r3, r4, r5, pc}
	return (node == list->tail) ? NULL : node->next;
    5302:	686a      	ldr	r2, [r5, #4]
    5304:	4293      	cmp	r3, r2
    5306:	d001      	beq.n	530c <add_to_waitq_locked+0x68>
    5308:	681b      	ldr	r3, [r3, #0]
    530a:	e7ea      	b.n	52e2 <add_to_waitq_locked+0x3e>
	sys_dnode_t *const tail = list->tail;
    530c:	686b      	ldr	r3, [r5, #4]
	node->prev = tail;
    530e:	e9c4 5300 	strd	r5, r3, [r4]
	tail->next = node;
    5312:	601c      	str	r4, [r3, #0]
	list->tail = node;
    5314:	606c      	str	r4, [r5, #4]
    5316:	e7f3      	b.n	5300 <add_to_waitq_locked+0x5c>
    5318:	200001c0 	.word	0x200001c0
    531c:	00008128 	.word	0x00008128
    5320:	00007624 	.word	0x00007624
    5324:	00008106 	.word	0x00008106

00005328 <pend>:
{
    5328:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    532c:	4604      	mov	r4, r0
    532e:	460d      	mov	r5, r1
    5330:	4616      	mov	r6, r2
    5332:	461f      	mov	r7, r3
	__asm__ volatile(
    5334:	f04f 0320 	mov.w	r3, #32
    5338:	f3ef 8811 	mrs	r8, BASEPRI
    533c:	f383 8812 	msr	BASEPRI_MAX, r3
    5340:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5344:	481f      	ldr	r0, [pc, #124]	; (53c4 <pend+0x9c>)
    5346:	f000 fe5b 	bl	6000 <z_spin_lock_valid>
    534a:	b968      	cbnz	r0, 5368 <pend+0x40>
    534c:	4a1e      	ldr	r2, [pc, #120]	; (53c8 <pend+0xa0>)
    534e:	491f      	ldr	r1, [pc, #124]	; (53cc <pend+0xa4>)
    5350:	481f      	ldr	r0, [pc, #124]	; (53d0 <pend+0xa8>)
    5352:	2381      	movs	r3, #129	; 0x81
    5354:	f001 fc82 	bl	6c5c <printk>
    5358:	491a      	ldr	r1, [pc, #104]	; (53c4 <pend+0x9c>)
    535a:	481e      	ldr	r0, [pc, #120]	; (53d4 <pend+0xac>)
    535c:	f001 fc7e 	bl	6c5c <printk>
    5360:	4819      	ldr	r0, [pc, #100]	; (53c8 <pend+0xa0>)
    5362:	2181      	movs	r1, #129	; 0x81
    5364:	f001 fba6 	bl	6ab4 <assert_post_action>
	z_spin_lock_set_owner(l);
    5368:	4816      	ldr	r0, [pc, #88]	; (53c4 <pend+0x9c>)
    536a:	f000 fe67 	bl	603c <z_spin_lock_set_owner>
		add_to_waitq_locked(thread, wait_q);
    536e:	4620      	mov	r0, r4
    5370:	4629      	mov	r1, r5
    5372:	f7ff ff97 	bl	52a4 <add_to_waitq_locked>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5376:	4813      	ldr	r0, [pc, #76]	; (53c4 <pend+0x9c>)
    5378:	f000 fe50 	bl	601c <z_spin_unlock_valid>
    537c:	b968      	cbnz	r0, 539a <pend+0x72>
    537e:	4a12      	ldr	r2, [pc, #72]	; (53c8 <pend+0xa0>)
    5380:	4915      	ldr	r1, [pc, #84]	; (53d8 <pend+0xb0>)
    5382:	4813      	ldr	r0, [pc, #76]	; (53d0 <pend+0xa8>)
    5384:	23ac      	movs	r3, #172	; 0xac
    5386:	f001 fc69 	bl	6c5c <printk>
    538a:	490e      	ldr	r1, [pc, #56]	; (53c4 <pend+0x9c>)
    538c:	4813      	ldr	r0, [pc, #76]	; (53dc <pend+0xb4>)
    538e:	f001 fc65 	bl	6c5c <printk>
    5392:	480d      	ldr	r0, [pc, #52]	; (53c8 <pend+0xa0>)
    5394:	21ac      	movs	r1, #172	; 0xac
    5396:	f001 fb8d 	bl	6ab4 <assert_post_action>
	__asm__ volatile(
    539a:	f388 8811 	msr	BASEPRI, r8
    539e:	f3bf 8f6f 	isb	sy
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    53a2:	1c7b      	adds	r3, r7, #1
    53a4:	bf08      	it	eq
    53a6:	f1b6 3fff 	cmpeq.w	r6, #4294967295
    53aa:	d008      	beq.n	53be <pend+0x96>

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    53ac:	4632      	mov	r2, r6
    53ae:	463b      	mov	r3, r7
    53b0:	f104 0018 	add.w	r0, r4, #24
    53b4:	490a      	ldr	r1, [pc, #40]	; (53e0 <pend+0xb8>)
}
    53b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    53ba:	f000 be97 	b.w	60ec <z_add_timeout>
    53be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    53c2:	bf00      	nop
    53c4:	200009f4 	.word	0x200009f4
    53c8:	00007891 	.word	0x00007891
    53cc:	000078e3 	.word	0x000078e3
    53d0:	00007624 	.word	0x00007624
    53d4:	000078f8 	.word	0x000078f8
    53d8:	000078b7 	.word	0x000078b7
    53dc:	000078ce 	.word	0x000078ce
    53e0:	000051b9 	.word	0x000051b9

000053e4 <z_pend_curr>:
{
    53e4:	b538      	push	{r3, r4, r5, lr}
	pending_current = _current;
    53e6:	4b11      	ldr	r3, [pc, #68]	; (542c <z_pend_curr+0x48>)
{
    53e8:	4604      	mov	r4, r0
	pending_current = _current;
    53ea:	6898      	ldr	r0, [r3, #8]
    53ec:	4b10      	ldr	r3, [pc, #64]	; (5430 <z_pend_curr+0x4c>)
{
    53ee:	460d      	mov	r5, r1
	pending_current = _current;
    53f0:	6018      	str	r0, [r3, #0]
{
    53f2:	4611      	mov	r1, r2
	pend(_current, wait_q, timeout);
    53f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    53f8:	f7ff ff96 	bl	5328 <pend>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    53fc:	4620      	mov	r0, r4
    53fe:	f000 fe0d 	bl	601c <z_spin_unlock_valid>
    5402:	b968      	cbnz	r0, 5420 <z_pend_curr+0x3c>
    5404:	4a0b      	ldr	r2, [pc, #44]	; (5434 <z_pend_curr+0x50>)
    5406:	490c      	ldr	r1, [pc, #48]	; (5438 <z_pend_curr+0x54>)
    5408:	480c      	ldr	r0, [pc, #48]	; (543c <z_pend_curr+0x58>)
    540a:	23c3      	movs	r3, #195	; 0xc3
    540c:	f001 fc26 	bl	6c5c <printk>
    5410:	480b      	ldr	r0, [pc, #44]	; (5440 <z_pend_curr+0x5c>)
    5412:	4621      	mov	r1, r4
    5414:	f001 fc22 	bl	6c5c <printk>
    5418:	4806      	ldr	r0, [pc, #24]	; (5434 <z_pend_curr+0x50>)
    541a:	21c3      	movs	r1, #195	; 0xc3
    541c:	f001 fb4a 	bl	6ab4 <assert_post_action>
    5420:	4628      	mov	r0, r5
}
    5422:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    5426:	f7fc bb9b 	b.w	1b60 <arch_swap>
    542a:	bf00      	nop
    542c:	200009c4 	.word	0x200009c4
    5430:	200009f0 	.word	0x200009f0
    5434:	00007891 	.word	0x00007891
    5438:	000078b7 	.word	0x000078b7
    543c:	00007624 	.word	0x00007624
    5440:	000078ce 	.word	0x000078ce

00005444 <z_set_prio>:
{
    5444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5446:	4604      	mov	r4, r0
    5448:	460e      	mov	r6, r1
	__asm__ volatile(
    544a:	f04f 0320 	mov.w	r3, #32
    544e:	f3ef 8711 	mrs	r7, BASEPRI
    5452:	f383 8812 	msr	BASEPRI_MAX, r3
    5456:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    545a:	483c      	ldr	r0, [pc, #240]	; (554c <z_set_prio+0x108>)
    545c:	f000 fdd0 	bl	6000 <z_spin_lock_valid>
    5460:	b968      	cbnz	r0, 547e <z_set_prio+0x3a>
    5462:	4a3b      	ldr	r2, [pc, #236]	; (5550 <z_set_prio+0x10c>)
    5464:	493b      	ldr	r1, [pc, #236]	; (5554 <z_set_prio+0x110>)
    5466:	483c      	ldr	r0, [pc, #240]	; (5558 <z_set_prio+0x114>)
    5468:	2381      	movs	r3, #129	; 0x81
    546a:	f001 fbf7 	bl	6c5c <printk>
    546e:	4937      	ldr	r1, [pc, #220]	; (554c <z_set_prio+0x108>)
    5470:	483a      	ldr	r0, [pc, #232]	; (555c <z_set_prio+0x118>)
    5472:	f001 fbf3 	bl	6c5c <printk>
    5476:	4836      	ldr	r0, [pc, #216]	; (5550 <z_set_prio+0x10c>)
    5478:	2181      	movs	r1, #129	; 0x81
    547a:	f001 fb1b 	bl	6ab4 <assert_post_action>
	z_spin_lock_set_owner(l);
    547e:	4833      	ldr	r0, [pc, #204]	; (554c <z_set_prio+0x108>)
    5480:	f000 fddc 	bl	603c <z_spin_lock_set_owner>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    5484:	7b63      	ldrb	r3, [r4, #13]
    5486:	06da      	lsls	r2, r3, #27
    5488:	b276      	sxtb	r6, r6
    548a:	d15c      	bne.n	5546 <z_set_prio+0x102>
	return !sys_dnode_is_linked(&to->node);
    548c:	69a5      	ldr	r5, [r4, #24]
		if (need_sched) {
    548e:	2d00      	cmp	r5, #0
    5490:	d159      	bne.n	5546 <z_set_prio+0x102>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    5492:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    5496:	7363      	strb	r3, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
    5498:	4831      	ldr	r0, [pc, #196]	; (5560 <z_set_prio+0x11c>)
    549a:	4621      	mov	r1, r4
    549c:	f7ff fc54 	bl	4d48 <z_priq_dumb_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    54a0:	7b63      	ldrb	r3, [r4, #13]
				thread->base.prio = prio;
    54a2:	73a6      	strb	r6, [r4, #14]
	thread->base.thread_state |= _THREAD_QUEUED;
    54a4:	f063 037f 	orn	r3, r3, #127	; 0x7f
    54a8:	7363      	strb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    54aa:	4b2e      	ldr	r3, [pc, #184]	; (5564 <z_set_prio+0x120>)
    54ac:	429c      	cmp	r4, r3
    54ae:	d109      	bne.n	54c4 <z_set_prio+0x80>
    54b0:	492d      	ldr	r1, [pc, #180]	; (5568 <z_set_prio+0x124>)
    54b2:	4829      	ldr	r0, [pc, #164]	; (5558 <z_set_prio+0x114>)
    54b4:	4a2d      	ldr	r2, [pc, #180]	; (556c <z_set_prio+0x128>)
    54b6:	23ba      	movs	r3, #186	; 0xba
    54b8:	f001 fbd0 	bl	6c5c <printk>
    54bc:	482b      	ldr	r0, [pc, #172]	; (556c <z_set_prio+0x128>)
    54be:	21ba      	movs	r1, #186	; 0xba
    54c0:	f001 faf8 	bl	6ab4 <assert_post_action>
	return list->head == list;
    54c4:	492a      	ldr	r1, [pc, #168]	; (5570 <z_set_prio+0x12c>)
    54c6:	460b      	mov	r3, r1
    54c8:	f853 0f20 	ldr.w	r0, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    54cc:	4298      	cmp	r0, r3
    54ce:	bf18      	it	ne
    54d0:	4605      	movne	r5, r0
    54d2:	2d00      	cmp	r5, #0
    54d4:	461a      	mov	r2, r3
    54d6:	462b      	mov	r3, r5
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    54d8:	6a4d      	ldr	r5, [r1, #36]	; 0x24
    54da:	bf38      	it	cc
    54dc:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    54de:	b36b      	cbz	r3, 553c <z_set_prio+0xf8>
	int32_t b1 = thread_1->base.prio;
    54e0:	f994 600e 	ldrsb.w	r6, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    54e4:	f993 000e 	ldrsb.w	r0, [r3, #14]
	if (b1 != b2) {
    54e8:	4286      	cmp	r6, r0
    54ea:	d023      	beq.n	5534 <z_set_prio+0xf0>
		return b2 - b1;
    54ec:	1b80      	subs	r0, r0, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    54ee:	2800      	cmp	r0, #0
    54f0:	dd20      	ble.n	5534 <z_set_prio+0xf0>
	sys_dnode_t *const prev = successor->prev;
    54f2:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    54f4:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    54f8:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    54fa:	605c      	str	r4, [r3, #4]
			update_cache(1);
    54fc:	2001      	movs	r0, #1
    54fe:	f7ff fc67 	bl	4dd0 <update_cache>
    5502:	2401      	movs	r4, #1
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5504:	4811      	ldr	r0, [pc, #68]	; (554c <z_set_prio+0x108>)
    5506:	f000 fd89 	bl	601c <z_spin_unlock_valid>
    550a:	b968      	cbnz	r0, 5528 <z_set_prio+0xe4>
    550c:	4a10      	ldr	r2, [pc, #64]	; (5550 <z_set_prio+0x10c>)
    550e:	4919      	ldr	r1, [pc, #100]	; (5574 <z_set_prio+0x130>)
    5510:	4811      	ldr	r0, [pc, #68]	; (5558 <z_set_prio+0x114>)
    5512:	23ac      	movs	r3, #172	; 0xac
    5514:	f001 fba2 	bl	6c5c <printk>
    5518:	490c      	ldr	r1, [pc, #48]	; (554c <z_set_prio+0x108>)
    551a:	4817      	ldr	r0, [pc, #92]	; (5578 <z_set_prio+0x134>)
    551c:	f001 fb9e 	bl	6c5c <printk>
    5520:	480b      	ldr	r0, [pc, #44]	; (5550 <z_set_prio+0x10c>)
    5522:	21ac      	movs	r1, #172	; 0xac
    5524:	f001 fac6 	bl	6ab4 <assert_post_action>
	__asm__ volatile(
    5528:	f387 8811 	msr	BASEPRI, r7
    552c:	f3bf 8f6f 	isb	sy
}
    5530:	4620      	mov	r0, r4
    5532:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return (node == list->tail) ? NULL : node->next;
    5534:	42ab      	cmp	r3, r5
    5536:	d001      	beq.n	553c <z_set_prio+0xf8>
    5538:	681b      	ldr	r3, [r3, #0]
    553a:	e7d0      	b.n	54de <z_set_prio+0x9a>
	node->prev = tail;
    553c:	e9c4 2500 	strd	r2, r5, [r4]
	tail->next = node;
    5540:	602c      	str	r4, [r5, #0]
	list->tail = node;
    5542:	624c      	str	r4, [r1, #36]	; 0x24
}
    5544:	e7da      	b.n	54fc <z_set_prio+0xb8>
			thread->base.prio = prio;
    5546:	73a6      	strb	r6, [r4, #14]
    5548:	2400      	movs	r4, #0
    554a:	e7db      	b.n	5504 <z_set_prio+0xc0>
    554c:	200009f4 	.word	0x200009f4
    5550:	00007891 	.word	0x00007891
    5554:	000078e3 	.word	0x000078e3
    5558:	00007624 	.word	0x00007624
    555c:	000078f8 	.word	0x000078f8
    5560:	200009e4 	.word	0x200009e4
    5564:	200001c0 	.word	0x200001c0
    5568:	00008128 	.word	0x00008128
    556c:	00008106 	.word	0x00008106
    5570:	200009c4 	.word	0x200009c4
    5574:	000078b7 	.word	0x000078b7
    5578:	000078ce 	.word	0x000078ce

0000557c <z_impl_k_thread_suspend>:
{
    557c:	b570      	push	{r4, r5, r6, lr}
    557e:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    5580:	3018      	adds	r0, #24
    5582:	f000 fe87 	bl	6294 <z_abort_timeout>
	__asm__ volatile(
    5586:	f04f 0320 	mov.w	r3, #32
    558a:	f3ef 8611 	mrs	r6, BASEPRI
    558e:	f383 8812 	msr	BASEPRI_MAX, r3
    5592:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5596:	4825      	ldr	r0, [pc, #148]	; (562c <z_impl_k_thread_suspend+0xb0>)
    5598:	f000 fd32 	bl	6000 <z_spin_lock_valid>
    559c:	b968      	cbnz	r0, 55ba <z_impl_k_thread_suspend+0x3e>
    559e:	4a24      	ldr	r2, [pc, #144]	; (5630 <z_impl_k_thread_suspend+0xb4>)
    55a0:	4924      	ldr	r1, [pc, #144]	; (5634 <z_impl_k_thread_suspend+0xb8>)
    55a2:	4825      	ldr	r0, [pc, #148]	; (5638 <z_impl_k_thread_suspend+0xbc>)
    55a4:	2381      	movs	r3, #129	; 0x81
    55a6:	f001 fb59 	bl	6c5c <printk>
    55aa:	4920      	ldr	r1, [pc, #128]	; (562c <z_impl_k_thread_suspend+0xb0>)
    55ac:	4823      	ldr	r0, [pc, #140]	; (563c <z_impl_k_thread_suspend+0xc0>)
    55ae:	f001 fb55 	bl	6c5c <printk>
    55b2:	481f      	ldr	r0, [pc, #124]	; (5630 <z_impl_k_thread_suspend+0xb4>)
    55b4:	2181      	movs	r1, #129	; 0x81
    55b6:	f001 fa7d 	bl	6ab4 <assert_post_action>
	z_spin_lock_set_owner(l);
    55ba:	481c      	ldr	r0, [pc, #112]	; (562c <z_impl_k_thread_suspend+0xb0>)
    55bc:	f000 fd3e 	bl	603c <z_spin_lock_set_owner>
		if (z_is_thread_queued(thread)) {
    55c0:	f994 200d 	ldrsb.w	r2, [r4, #13]
	return z_is_thread_state_set(thread, _THREAD_QUEUED);
    55c4:	7b63      	ldrb	r3, [r4, #13]
    55c6:	2a00      	cmp	r2, #0
    55c8:	da06      	bge.n	55d8 <z_impl_k_thread_suspend+0x5c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    55ca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	_priq_run_remove(thread_runq(thread), thread);
    55ce:	481c      	ldr	r0, [pc, #112]	; (5640 <z_impl_k_thread_suspend+0xc4>)
	thread->base.thread_state &= ~_THREAD_QUEUED;
    55d0:	7363      	strb	r3, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
    55d2:	4621      	mov	r1, r4
    55d4:	f7ff fbb8 	bl	4d48 <z_priq_dumb_remove>
		update_cache(thread == _current);
    55d8:	4d1a      	ldr	r5, [pc, #104]	; (5644 <z_impl_k_thread_suspend+0xc8>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
    55da:	7b63      	ldrb	r3, [r4, #13]
    55dc:	68a8      	ldr	r0, [r5, #8]
    55de:	f043 0310 	orr.w	r3, r3, #16
    55e2:	7363      	strb	r3, [r4, #13]
    55e4:	1b03      	subs	r3, r0, r4
    55e6:	4258      	negs	r0, r3
    55e8:	4158      	adcs	r0, r3
    55ea:	f7ff fbf1 	bl	4dd0 <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    55ee:	480f      	ldr	r0, [pc, #60]	; (562c <z_impl_k_thread_suspend+0xb0>)
    55f0:	f000 fd14 	bl	601c <z_spin_unlock_valid>
    55f4:	b968      	cbnz	r0, 5612 <z_impl_k_thread_suspend+0x96>
    55f6:	4a0e      	ldr	r2, [pc, #56]	; (5630 <z_impl_k_thread_suspend+0xb4>)
    55f8:	4913      	ldr	r1, [pc, #76]	; (5648 <z_impl_k_thread_suspend+0xcc>)
    55fa:	480f      	ldr	r0, [pc, #60]	; (5638 <z_impl_k_thread_suspend+0xbc>)
    55fc:	23ac      	movs	r3, #172	; 0xac
    55fe:	f001 fb2d 	bl	6c5c <printk>
    5602:	490a      	ldr	r1, [pc, #40]	; (562c <z_impl_k_thread_suspend+0xb0>)
    5604:	4811      	ldr	r0, [pc, #68]	; (564c <z_impl_k_thread_suspend+0xd0>)
    5606:	f001 fb29 	bl	6c5c <printk>
    560a:	4809      	ldr	r0, [pc, #36]	; (5630 <z_impl_k_thread_suspend+0xb4>)
    560c:	21ac      	movs	r1, #172	; 0xac
    560e:	f001 fa51 	bl	6ab4 <assert_post_action>
	__asm__ volatile(
    5612:	f386 8811 	msr	BASEPRI, r6
    5616:	f3bf 8f6f 	isb	sy
	if (thread == _current) {
    561a:	68ab      	ldr	r3, [r5, #8]
    561c:	42a3      	cmp	r3, r4
    561e:	d103      	bne.n	5628 <z_impl_k_thread_suspend+0xac>
}
    5620:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule_unlocked();
    5624:	f001 bd7d 	b.w	7122 <z_reschedule_unlocked>
}
    5628:	bd70      	pop	{r4, r5, r6, pc}
    562a:	bf00      	nop
    562c:	200009f4 	.word	0x200009f4
    5630:	00007891 	.word	0x00007891
    5634:	000078e3 	.word	0x000078e3
    5638:	00007624 	.word	0x00007624
    563c:	000078f8 	.word	0x000078f8
    5640:	200009e4 	.word	0x200009e4
    5644:	200009c4 	.word	0x200009c4
    5648:	000078b7 	.word	0x000078b7
    564c:	000078ce 	.word	0x000078ce

00005650 <k_sched_unlock>:
{
    5650:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    5652:	f04f 0320 	mov.w	r3, #32
    5656:	f3ef 8511 	mrs	r5, BASEPRI
    565a:	f383 8812 	msr	BASEPRI_MAX, r3
    565e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5662:	482d      	ldr	r0, [pc, #180]	; (5718 <k_sched_unlock+0xc8>)
    5664:	f000 fccc 	bl	6000 <z_spin_lock_valid>
    5668:	b968      	cbnz	r0, 5686 <k_sched_unlock+0x36>
    566a:	4a2c      	ldr	r2, [pc, #176]	; (571c <k_sched_unlock+0xcc>)
    566c:	492c      	ldr	r1, [pc, #176]	; (5720 <k_sched_unlock+0xd0>)
    566e:	482d      	ldr	r0, [pc, #180]	; (5724 <k_sched_unlock+0xd4>)
    5670:	2381      	movs	r3, #129	; 0x81
    5672:	f001 faf3 	bl	6c5c <printk>
    5676:	4928      	ldr	r1, [pc, #160]	; (5718 <k_sched_unlock+0xc8>)
    5678:	482b      	ldr	r0, [pc, #172]	; (5728 <k_sched_unlock+0xd8>)
    567a:	f001 faef 	bl	6c5c <printk>
    567e:	4827      	ldr	r0, [pc, #156]	; (571c <k_sched_unlock+0xcc>)
    5680:	2181      	movs	r1, #129	; 0x81
    5682:	f001 fa17 	bl	6ab4 <assert_post_action>
		__ASSERT(_current->base.sched_locked != 0U, "");
    5686:	4c29      	ldr	r4, [pc, #164]	; (572c <k_sched_unlock+0xdc>)
	z_spin_lock_set_owner(l);
    5688:	4823      	ldr	r0, [pc, #140]	; (5718 <k_sched_unlock+0xc8>)
    568a:	f000 fcd7 	bl	603c <z_spin_lock_set_owner>
    568e:	68a2      	ldr	r2, [r4, #8]
    5690:	7bd2      	ldrb	r2, [r2, #15]
    5692:	b972      	cbnz	r2, 56b2 <k_sched_unlock+0x62>
    5694:	4926      	ldr	r1, [pc, #152]	; (5730 <k_sched_unlock+0xe0>)
    5696:	4a27      	ldr	r2, [pc, #156]	; (5734 <k_sched_unlock+0xe4>)
    5698:	4822      	ldr	r0, [pc, #136]	; (5724 <k_sched_unlock+0xd4>)
    569a:	f240 3385 	movw	r3, #901	; 0x385
    569e:	f001 fadd 	bl	6c5c <printk>
    56a2:	4825      	ldr	r0, [pc, #148]	; (5738 <k_sched_unlock+0xe8>)
    56a4:	f001 fada 	bl	6c5c <printk>
    56a8:	4822      	ldr	r0, [pc, #136]	; (5734 <k_sched_unlock+0xe4>)
    56aa:	f240 3185 	movw	r1, #901	; 0x385
    56ae:	f001 fa01 	bl	6ab4 <assert_post_action>
    56b2:	f3ef 8305 	mrs	r3, IPSR
		__ASSERT(!arch_is_in_isr(), "");
    56b6:	b173      	cbz	r3, 56d6 <k_sched_unlock+0x86>
    56b8:	4920      	ldr	r1, [pc, #128]	; (573c <k_sched_unlock+0xec>)
    56ba:	4a1e      	ldr	r2, [pc, #120]	; (5734 <k_sched_unlock+0xe4>)
    56bc:	4819      	ldr	r0, [pc, #100]	; (5724 <k_sched_unlock+0xd4>)
    56be:	f240 3386 	movw	r3, #902	; 0x386
    56c2:	f001 facb 	bl	6c5c <printk>
    56c6:	481c      	ldr	r0, [pc, #112]	; (5738 <k_sched_unlock+0xe8>)
    56c8:	f001 fac8 	bl	6c5c <printk>
    56cc:	4819      	ldr	r0, [pc, #100]	; (5734 <k_sched_unlock+0xe4>)
    56ce:	f240 3186 	movw	r1, #902	; 0x386
    56d2:	f001 f9ef 	bl	6ab4 <assert_post_action>
		++_current->base.sched_locked;
    56d6:	68a2      	ldr	r2, [r4, #8]
    56d8:	7bd3      	ldrb	r3, [r2, #15]
    56da:	3301      	adds	r3, #1
		update_cache(0);
    56dc:	2000      	movs	r0, #0
		++_current->base.sched_locked;
    56de:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    56e0:	f7ff fb76 	bl	4dd0 <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    56e4:	480c      	ldr	r0, [pc, #48]	; (5718 <k_sched_unlock+0xc8>)
    56e6:	f000 fc99 	bl	601c <z_spin_unlock_valid>
    56ea:	b968      	cbnz	r0, 5708 <k_sched_unlock+0xb8>
    56ec:	4a0b      	ldr	r2, [pc, #44]	; (571c <k_sched_unlock+0xcc>)
    56ee:	4914      	ldr	r1, [pc, #80]	; (5740 <k_sched_unlock+0xf0>)
    56f0:	480c      	ldr	r0, [pc, #48]	; (5724 <k_sched_unlock+0xd4>)
    56f2:	23ac      	movs	r3, #172	; 0xac
    56f4:	f001 fab2 	bl	6c5c <printk>
    56f8:	4907      	ldr	r1, [pc, #28]	; (5718 <k_sched_unlock+0xc8>)
    56fa:	4812      	ldr	r0, [pc, #72]	; (5744 <k_sched_unlock+0xf4>)
    56fc:	f001 faae 	bl	6c5c <printk>
    5700:	4806      	ldr	r0, [pc, #24]	; (571c <k_sched_unlock+0xcc>)
    5702:	21ac      	movs	r1, #172	; 0xac
    5704:	f001 f9d6 	bl	6ab4 <assert_post_action>
	__asm__ volatile(
    5708:	f385 8811 	msr	BASEPRI, r5
    570c:	f3bf 8f6f 	isb	sy
}
    5710:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule_unlocked();
    5714:	f001 bd05 	b.w	7122 <z_reschedule_unlocked>
    5718:	200009f4 	.word	0x200009f4
    571c:	00007891 	.word	0x00007891
    5720:	000078e3 	.word	0x000078e3
    5724:	00007624 	.word	0x00007624
    5728:	000078f8 	.word	0x000078f8
    572c:	200009c4 	.word	0x200009c4
    5730:	00008187 	.word	0x00008187
    5734:	00008106 	.word	0x00008106
    5738:	000080d2 	.word	0x000080d2
    573c:	00008059 	.word	0x00008059
    5740:	000078b7 	.word	0x000078b7
    5744:	000078ce 	.word	0x000078ce

00005748 <z_unpend_first_thread>:
{
    5748:	b538      	push	{r3, r4, r5, lr}
    574a:	4604      	mov	r4, r0
	__asm__ volatile(
    574c:	f04f 0320 	mov.w	r3, #32
    5750:	f3ef 8511 	mrs	r5, BASEPRI
    5754:	f383 8812 	msr	BASEPRI_MAX, r3
    5758:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    575c:	481b      	ldr	r0, [pc, #108]	; (57cc <z_unpend_first_thread+0x84>)
    575e:	f000 fc4f 	bl	6000 <z_spin_lock_valid>
    5762:	b968      	cbnz	r0, 5780 <z_unpend_first_thread+0x38>
    5764:	4a1a      	ldr	r2, [pc, #104]	; (57d0 <z_unpend_first_thread+0x88>)
    5766:	491b      	ldr	r1, [pc, #108]	; (57d4 <z_unpend_first_thread+0x8c>)
    5768:	481b      	ldr	r0, [pc, #108]	; (57d8 <z_unpend_first_thread+0x90>)
    576a:	2381      	movs	r3, #129	; 0x81
    576c:	f001 fa76 	bl	6c5c <printk>
    5770:	4916      	ldr	r1, [pc, #88]	; (57cc <z_unpend_first_thread+0x84>)
    5772:	481a      	ldr	r0, [pc, #104]	; (57dc <z_unpend_first_thread+0x94>)
    5774:	f001 fa72 	bl	6c5c <printk>
    5778:	4815      	ldr	r0, [pc, #84]	; (57d0 <z_unpend_first_thread+0x88>)
    577a:	2181      	movs	r1, #129	; 0x81
    577c:	f001 f99a 	bl	6ab4 <assert_post_action>
	z_spin_lock_set_owner(l);
    5780:	4812      	ldr	r0, [pc, #72]	; (57cc <z_unpend_first_thread+0x84>)
    5782:	f000 fc5b 	bl	603c <z_spin_lock_set_owner>
		thread = _priq_wait_best(&wait_q->waitq);
    5786:	4620      	mov	r0, r4
    5788:	f001 fcd5 	bl	7136 <z_priq_dumb_best>
		if (thread != NULL) {
    578c:	4604      	mov	r4, r0
    578e:	b128      	cbz	r0, 579c <z_unpend_first_thread+0x54>
			unpend_thread_no_timeout(thread);
    5790:	f7ff fafc 	bl	4d8c <unpend_thread_no_timeout>
    5794:	f104 0018 	add.w	r0, r4, #24
    5798:	f000 fd7c 	bl	6294 <z_abort_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    579c:	480b      	ldr	r0, [pc, #44]	; (57cc <z_unpend_first_thread+0x84>)
    579e:	f000 fc3d 	bl	601c <z_spin_unlock_valid>
    57a2:	b968      	cbnz	r0, 57c0 <z_unpend_first_thread+0x78>
    57a4:	4a0a      	ldr	r2, [pc, #40]	; (57d0 <z_unpend_first_thread+0x88>)
    57a6:	490e      	ldr	r1, [pc, #56]	; (57e0 <z_unpend_first_thread+0x98>)
    57a8:	480b      	ldr	r0, [pc, #44]	; (57d8 <z_unpend_first_thread+0x90>)
    57aa:	23ac      	movs	r3, #172	; 0xac
    57ac:	f001 fa56 	bl	6c5c <printk>
    57b0:	4906      	ldr	r1, [pc, #24]	; (57cc <z_unpend_first_thread+0x84>)
    57b2:	480c      	ldr	r0, [pc, #48]	; (57e4 <z_unpend_first_thread+0x9c>)
    57b4:	f001 fa52 	bl	6c5c <printk>
    57b8:	4805      	ldr	r0, [pc, #20]	; (57d0 <z_unpend_first_thread+0x88>)
    57ba:	21ac      	movs	r1, #172	; 0xac
    57bc:	f001 f97a 	bl	6ab4 <assert_post_action>
	__asm__ volatile(
    57c0:	f385 8811 	msr	BASEPRI, r5
    57c4:	f3bf 8f6f 	isb	sy
}
    57c8:	4620      	mov	r0, r4
    57ca:	bd38      	pop	{r3, r4, r5, pc}
    57cc:	200009f4 	.word	0x200009f4
    57d0:	00007891 	.word	0x00007891
    57d4:	000078e3 	.word	0x000078e3
    57d8:	00007624 	.word	0x00007624
    57dc:	000078f8 	.word	0x000078f8
    57e0:	000078b7 	.word	0x000078b7
    57e4:	000078ce 	.word	0x000078ce

000057e8 <z_sched_init>:
	list->head = (sys_dnode_t *)list;
    57e8:	4b04      	ldr	r3, [pc, #16]	; (57fc <z_sched_init+0x14>)
#else
	init_ready_q(&_kernel.ready_q);
#endif

#ifdef CONFIG_TIMESLICING
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    57ea:	2100      	movs	r1, #0
    57ec:	f103 0220 	add.w	r2, r3, #32
	list->tail = (sys_dnode_t *)list;
    57f0:	e9c3 2208 	strd	r2, r2, [r3, #32]
    57f4:	4608      	mov	r0, r1
    57f6:	f7ff b989 	b.w	4b0c <k_sched_time_slice_set>
    57fa:	bf00      	nop
    57fc:	200009c4 	.word	0x200009c4

00005800 <z_impl_k_yield>:
#include <syscalls/k_thread_deadline_set_mrsh.c>
#endif
#endif

void z_impl_k_yield(void)
{
    5800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5802:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "");
    5806:	b173      	cbz	r3, 5826 <z_impl_k_yield+0x26>
    5808:	4941      	ldr	r1, [pc, #260]	; (5910 <z_impl_k_yield+0x110>)
    580a:	4a42      	ldr	r2, [pc, #264]	; (5914 <z_impl_k_yield+0x114>)
    580c:	4842      	ldr	r0, [pc, #264]	; (5918 <z_impl_k_yield+0x118>)
    580e:	f240 43dc 	movw	r3, #1244	; 0x4dc
    5812:	f001 fa23 	bl	6c5c <printk>
    5816:	4841      	ldr	r0, [pc, #260]	; (591c <z_impl_k_yield+0x11c>)
    5818:	f001 fa20 	bl	6c5c <printk>
    581c:	483d      	ldr	r0, [pc, #244]	; (5914 <z_impl_k_yield+0x114>)
    581e:	f240 41dc 	movw	r1, #1244	; 0x4dc
    5822:	f001 f947 	bl	6ab4 <assert_post_action>
	__asm__ volatile(
    5826:	f04f 0320 	mov.w	r3, #32
    582a:	f3ef 8611 	mrs	r6, BASEPRI
    582e:	f383 8812 	msr	BASEPRI_MAX, r3
    5832:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5836:	483a      	ldr	r0, [pc, #232]	; (5920 <z_impl_k_yield+0x120>)
    5838:	f000 fbe2 	bl	6000 <z_spin_lock_valid>
    583c:	b968      	cbnz	r0, 585a <z_impl_k_yield+0x5a>
    583e:	4a39      	ldr	r2, [pc, #228]	; (5924 <z_impl_k_yield+0x124>)
    5840:	4939      	ldr	r1, [pc, #228]	; (5928 <z_impl_k_yield+0x128>)
    5842:	4835      	ldr	r0, [pc, #212]	; (5918 <z_impl_k_yield+0x118>)
    5844:	2381      	movs	r3, #129	; 0x81
    5846:	f001 fa09 	bl	6c5c <printk>
    584a:	4935      	ldr	r1, [pc, #212]	; (5920 <z_impl_k_yield+0x120>)
    584c:	4837      	ldr	r0, [pc, #220]	; (592c <z_impl_k_yield+0x12c>)
    584e:	f001 fa05 	bl	6c5c <printk>
    5852:	4834      	ldr	r0, [pc, #208]	; (5924 <z_impl_k_yield+0x124>)
    5854:	2181      	movs	r1, #129	; 0x81
    5856:	f001 f92d 	bl	6ab4 <assert_post_action>

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if (!IS_ENABLED(CONFIG_SMP) ||
	    z_is_thread_queued(_current)) {
		dequeue_thread(_current);
    585a:	4d35      	ldr	r5, [pc, #212]	; (5930 <z_impl_k_yield+0x130>)
	z_spin_lock_set_owner(l);
    585c:	4830      	ldr	r0, [pc, #192]	; (5920 <z_impl_k_yield+0x120>)
    585e:	f000 fbed 	bl	603c <z_spin_lock_set_owner>
    5862:	68a9      	ldr	r1, [r5, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
    5864:	7b4b      	ldrb	r3, [r1, #13]
    5866:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    586a:	734b      	strb	r3, [r1, #13]
	_priq_run_remove(thread_runq(thread), thread);
    586c:	f105 0020 	add.w	r0, r5, #32
    5870:	f7ff fa6a 	bl	4d48 <z_priq_dumb_remove>
	}
	queue_thread(_current);
    5874:	68ac      	ldr	r4, [r5, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
    5876:	7b63      	ldrb	r3, [r4, #13]
    5878:	f063 037f 	orn	r3, r3, #127	; 0x7f
    587c:	7363      	strb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    587e:	4b2d      	ldr	r3, [pc, #180]	; (5934 <z_impl_k_yield+0x134>)
    5880:	429c      	cmp	r4, r3
    5882:	d109      	bne.n	5898 <z_impl_k_yield+0x98>
    5884:	492c      	ldr	r1, [pc, #176]	; (5938 <z_impl_k_yield+0x138>)
    5886:	4824      	ldr	r0, [pc, #144]	; (5918 <z_impl_k_yield+0x118>)
    5888:	4a22      	ldr	r2, [pc, #136]	; (5914 <z_impl_k_yield+0x114>)
    588a:	23ba      	movs	r3, #186	; 0xba
    588c:	f001 f9e6 	bl	6c5c <printk>
    5890:	4820      	ldr	r0, [pc, #128]	; (5914 <z_impl_k_yield+0x114>)
    5892:	21ba      	movs	r1, #186	; 0xba
    5894:	f001 f90e 	bl	6ab4 <assert_post_action>
	return list->head == list;
    5898:	6a2b      	ldr	r3, [r5, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    589a:	4828      	ldr	r0, [pc, #160]	; (593c <z_impl_k_yield+0x13c>)
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    589c:	6a69      	ldr	r1, [r5, #36]	; 0x24
	return sys_dlist_is_empty(list) ? NULL : list->head;
    589e:	4283      	cmp	r3, r0
    58a0:	bf08      	it	eq
    58a2:	2300      	moveq	r3, #0
    58a4:	2b00      	cmp	r3, #0
    58a6:	bf38      	it	cc
    58a8:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    58aa:	b35b      	cbz	r3, 5904 <z_impl_k_yield+0x104>
	int32_t b1 = thread_1->base.prio;
    58ac:	f994 700e 	ldrsb.w	r7, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    58b0:	f993 200e 	ldrsb.w	r2, [r3, #14]
	if (b1 != b2) {
    58b4:	4297      	cmp	r7, r2
    58b6:	d021      	beq.n	58fc <z_impl_k_yield+0xfc>
		return b2 - b1;
    58b8:	1bd2      	subs	r2, r2, r7
		if (z_sched_prio_cmp(thread, t) > 0) {
    58ba:	2a00      	cmp	r2, #0
    58bc:	dd1e      	ble.n	58fc <z_impl_k_yield+0xfc>
	sys_dnode_t *const prev = successor->prev;
    58be:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    58c0:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    58c4:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    58c6:	605c      	str	r4, [r3, #4]
	update_cache(1);
    58c8:	2001      	movs	r0, #1
    58ca:	f7ff fa81 	bl	4dd0 <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    58ce:	4814      	ldr	r0, [pc, #80]	; (5920 <z_impl_k_yield+0x120>)
    58d0:	f000 fba4 	bl	601c <z_spin_unlock_valid>
    58d4:	b968      	cbnz	r0, 58f2 <z_impl_k_yield+0xf2>
    58d6:	4a13      	ldr	r2, [pc, #76]	; (5924 <z_impl_k_yield+0x124>)
    58d8:	4919      	ldr	r1, [pc, #100]	; (5940 <z_impl_k_yield+0x140>)
    58da:	480f      	ldr	r0, [pc, #60]	; (5918 <z_impl_k_yield+0x118>)
    58dc:	23c3      	movs	r3, #195	; 0xc3
    58de:	f001 f9bd 	bl	6c5c <printk>
    58e2:	490f      	ldr	r1, [pc, #60]	; (5920 <z_impl_k_yield+0x120>)
    58e4:	4817      	ldr	r0, [pc, #92]	; (5944 <z_impl_k_yield+0x144>)
    58e6:	f001 f9b9 	bl	6c5c <printk>
    58ea:	480e      	ldr	r0, [pc, #56]	; (5924 <z_impl_k_yield+0x124>)
    58ec:	21c3      	movs	r1, #195	; 0xc3
    58ee:	f001 f8e1 	bl	6ab4 <assert_post_action>
    58f2:	4630      	mov	r0, r6
	z_swap(&sched_spinlock, key);
}
    58f4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    58f8:	f7fc b932 	b.w	1b60 <arch_swap>
	return (node == list->tail) ? NULL : node->next;
    58fc:	428b      	cmp	r3, r1
    58fe:	d001      	beq.n	5904 <z_impl_k_yield+0x104>
    5900:	681b      	ldr	r3, [r3, #0]
    5902:	e7d2      	b.n	58aa <z_impl_k_yield+0xaa>
	node->prev = tail;
    5904:	e9c4 0100 	strd	r0, r1, [r4]
	tail->next = node;
    5908:	600c      	str	r4, [r1, #0]
	list->tail = node;
    590a:	626c      	str	r4, [r5, #36]	; 0x24
}
    590c:	e7dc      	b.n	58c8 <z_impl_k_yield+0xc8>
    590e:	bf00      	nop
    5910:	00008059 	.word	0x00008059
    5914:	00008106 	.word	0x00008106
    5918:	00007624 	.word	0x00007624
    591c:	000080d2 	.word	0x000080d2
    5920:	200009f4 	.word	0x200009f4
    5924:	00007891 	.word	0x00007891
    5928:	000078e3 	.word	0x000078e3
    592c:	000078f8 	.word	0x000078f8
    5930:	200009c4 	.word	0x200009c4
    5934:	200001c0 	.word	0x200001c0
    5938:	00008128 	.word	0x00008128
    593c:	200009e4 	.word	0x200009e4
    5940:	000078b7 	.word	0x000078b7
    5944:	000078ce 	.word	0x000078ce

00005948 <z_tick_sleep>:
}
#include <syscalls/k_yield_mrsh.c>
#endif

static int32_t z_tick_sleep(k_ticks_t ticks)
{
    5948:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    594c:	4604      	mov	r4, r0
    594e:	460d      	mov	r5, r1
    5950:	f3ef 8305 	mrs	r3, IPSR
#ifdef CONFIG_MULTITHREADING
	uint32_t expected_wakeup_ticks;

	__ASSERT(!arch_is_in_isr(), "");
    5954:	b173      	cbz	r3, 5974 <z_tick_sleep+0x2c>
    5956:	4945      	ldr	r1, [pc, #276]	; (5a6c <z_tick_sleep+0x124>)
    5958:	4a45      	ldr	r2, [pc, #276]	; (5a70 <z_tick_sleep+0x128>)
    595a:	4846      	ldr	r0, [pc, #280]	; (5a74 <z_tick_sleep+0x12c>)
    595c:	f44f 639f 	mov.w	r3, #1272	; 0x4f8
    5960:	f001 f97c 	bl	6c5c <printk>
    5964:	4844      	ldr	r0, [pc, #272]	; (5a78 <z_tick_sleep+0x130>)
    5966:	f001 f979 	bl	6c5c <printk>
    596a:	4841      	ldr	r0, [pc, #260]	; (5a70 <z_tick_sleep+0x128>)
    596c:	f44f 619f 	mov.w	r1, #1272	; 0x4f8
    5970:	f001 f8a0 	bl	6ab4 <assert_post_action>
	 */
	LOG_DBG("thread %p for %u ticks", _current, ticks);
#endif

	/* wait of 0 ms is treated as a 'yield' */
	if (ticks == 0) {
    5974:	ea54 0305 	orrs.w	r3, r4, r5
    5978:	d104      	bne.n	5984 <z_tick_sleep+0x3c>
	z_impl_k_yield();
    597a:	f7ff ff41 	bl	5800 <z_impl_k_yield>
		k_yield();
		return 0;
    597e:	2000      	movs	r0, #0
		return ticks;
	}
#endif

	return 0;
}
    5980:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (Z_TICK_ABS(ticks) <= 0) {
    5984:	f06f 0301 	mvn.w	r3, #1
    5988:	1b1e      	subs	r6, r3, r4
    598a:	f04f 33ff 	mov.w	r3, #4294967295
    598e:	eb63 0705 	sbc.w	r7, r3, r5
    5992:	2e01      	cmp	r6, #1
    5994:	f177 0300 	sbcs.w	r3, r7, #0
    5998:	da64      	bge.n	5a64 <z_tick_sleep+0x11c>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
    599a:	f001 fbdc 	bl	7156 <sys_clock_tick_get_32>
    599e:	1906      	adds	r6, r0, r4
    59a0:	f04f 0320 	mov.w	r3, #32
    59a4:	f3ef 8811 	mrs	r8, BASEPRI
    59a8:	f383 8812 	msr	BASEPRI_MAX, r3
    59ac:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    59b0:	4832      	ldr	r0, [pc, #200]	; (5a7c <z_tick_sleep+0x134>)
    59b2:	f000 fb25 	bl	6000 <z_spin_lock_valid>
    59b6:	b968      	cbnz	r0, 59d4 <z_tick_sleep+0x8c>
    59b8:	4a31      	ldr	r2, [pc, #196]	; (5a80 <z_tick_sleep+0x138>)
    59ba:	4932      	ldr	r1, [pc, #200]	; (5a84 <z_tick_sleep+0x13c>)
    59bc:	482d      	ldr	r0, [pc, #180]	; (5a74 <z_tick_sleep+0x12c>)
    59be:	2381      	movs	r3, #129	; 0x81
    59c0:	f001 f94c 	bl	6c5c <printk>
    59c4:	492d      	ldr	r1, [pc, #180]	; (5a7c <z_tick_sleep+0x134>)
    59c6:	4830      	ldr	r0, [pc, #192]	; (5a88 <z_tick_sleep+0x140>)
    59c8:	f001 f948 	bl	6c5c <printk>
    59cc:	482c      	ldr	r0, [pc, #176]	; (5a80 <z_tick_sleep+0x138>)
    59ce:	2181      	movs	r1, #129	; 0x81
    59d0:	f001 f870 	bl	6ab4 <assert_post_action>
	pending_current = _current;
    59d4:	4f2d      	ldr	r7, [pc, #180]	; (5a8c <z_tick_sleep+0x144>)
	z_spin_lock_set_owner(l);
    59d6:	4829      	ldr	r0, [pc, #164]	; (5a7c <z_tick_sleep+0x134>)
    59d8:	f000 fb30 	bl	603c <z_spin_lock_set_owner>
    59dc:	4b2c      	ldr	r3, [pc, #176]	; (5a90 <z_tick_sleep+0x148>)
    59de:	68b8      	ldr	r0, [r7, #8]
    59e0:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
    59e2:	f7ff fc43 	bl	526c <unready_thread>
	z_add_thread_timeout(_current, timeout);
    59e6:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    59e8:	492a      	ldr	r1, [pc, #168]	; (5a94 <z_tick_sleep+0x14c>)
    59ea:	4622      	mov	r2, r4
    59ec:	462b      	mov	r3, r5
    59ee:	3018      	adds	r0, #24
    59f0:	f000 fb7c 	bl	60ec <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    59f4:	68ba      	ldr	r2, [r7, #8]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    59f6:	4821      	ldr	r0, [pc, #132]	; (5a7c <z_tick_sleep+0x134>)
    59f8:	7b53      	ldrb	r3, [r2, #13]
    59fa:	f043 0310 	orr.w	r3, r3, #16
    59fe:	7353      	strb	r3, [r2, #13]
    5a00:	f000 fb0c 	bl	601c <z_spin_unlock_valid>
    5a04:	b968      	cbnz	r0, 5a22 <z_tick_sleep+0xda>
    5a06:	4a1e      	ldr	r2, [pc, #120]	; (5a80 <z_tick_sleep+0x138>)
    5a08:	4923      	ldr	r1, [pc, #140]	; (5a98 <z_tick_sleep+0x150>)
    5a0a:	481a      	ldr	r0, [pc, #104]	; (5a74 <z_tick_sleep+0x12c>)
    5a0c:	23c3      	movs	r3, #195	; 0xc3
    5a0e:	f001 f925 	bl	6c5c <printk>
    5a12:	491a      	ldr	r1, [pc, #104]	; (5a7c <z_tick_sleep+0x134>)
    5a14:	4821      	ldr	r0, [pc, #132]	; (5a9c <z_tick_sleep+0x154>)
    5a16:	f001 f921 	bl	6c5c <printk>
    5a1a:	4819      	ldr	r0, [pc, #100]	; (5a80 <z_tick_sleep+0x138>)
    5a1c:	21c3      	movs	r1, #195	; 0xc3
    5a1e:	f001 f849 	bl	6ab4 <assert_post_action>
    5a22:	4640      	mov	r0, r8
    5a24:	f7fc f89c 	bl	1b60 <arch_swap>
	__ASSERT(!z_is_thread_state_set(_current, _THREAD_SUSPENDED), "");
    5a28:	68bb      	ldr	r3, [r7, #8]
    5a2a:	7b5b      	ldrb	r3, [r3, #13]
    5a2c:	06db      	lsls	r3, r3, #27
    5a2e:	d50e      	bpl.n	5a4e <z_tick_sleep+0x106>
    5a30:	491b      	ldr	r1, [pc, #108]	; (5aa0 <z_tick_sleep+0x158>)
    5a32:	4a0f      	ldr	r2, [pc, #60]	; (5a70 <z_tick_sleep+0x128>)
    5a34:	480f      	ldr	r0, [pc, #60]	; (5a74 <z_tick_sleep+0x12c>)
    5a36:	f240 5319 	movw	r3, #1305	; 0x519
    5a3a:	f001 f90f 	bl	6c5c <printk>
    5a3e:	480e      	ldr	r0, [pc, #56]	; (5a78 <z_tick_sleep+0x130>)
    5a40:	f001 f90c 	bl	6c5c <printk>
    5a44:	480a      	ldr	r0, [pc, #40]	; (5a70 <z_tick_sleep+0x128>)
    5a46:	f240 5119 	movw	r1, #1305	; 0x519
    5a4a:	f001 f833 	bl	6ab4 <assert_post_action>
	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
    5a4e:	f001 fb82 	bl	7156 <sys_clock_tick_get_32>
    5a52:	1a30      	subs	r0, r6, r0
    5a54:	eb66 0106 	sbc.w	r1, r6, r6
		return ticks;
    5a58:	2801      	cmp	r0, #1
    5a5a:	f171 0300 	sbcs.w	r3, r1, #0
    5a5e:	bfb8      	it	lt
    5a60:	2000      	movlt	r0, #0
    5a62:	e78d      	b.n	5980 <z_tick_sleep+0x38>
		expected_wakeup_ticks = Z_TICK_ABS(ticks);
    5a64:	f06f 0601 	mvn.w	r6, #1
    5a68:	1b36      	subs	r6, r6, r4
    5a6a:	e799      	b.n	59a0 <z_tick_sleep+0x58>
    5a6c:	00008059 	.word	0x00008059
    5a70:	00008106 	.word	0x00008106
    5a74:	00007624 	.word	0x00007624
    5a78:	000080d2 	.word	0x000080d2
    5a7c:	200009f4 	.word	0x200009f4
    5a80:	00007891 	.word	0x00007891
    5a84:	000078e3 	.word	0x000078e3
    5a88:	000078f8 	.word	0x000078f8
    5a8c:	200009c4 	.word	0x200009c4
    5a90:	200009f0 	.word	0x200009f0
    5a94:	000051b9 	.word	0x000051b9
    5a98:	000078b7 	.word	0x000078b7
    5a9c:	000078ce 	.word	0x000078ce
    5aa0:	000081b8 	.word	0x000081b8

00005aa4 <z_impl_k_sleep>:

int32_t z_impl_k_sleep(k_timeout_t timeout)
{
    5aa4:	b538      	push	{r3, r4, r5, lr}
    5aa6:	4604      	mov	r4, r0
    5aa8:	460d      	mov	r5, r1
    5aaa:	f3ef 8305 	mrs	r3, IPSR
	k_ticks_t ticks;

	__ASSERT(!arch_is_in_isr(), "");
    5aae:	b173      	cbz	r3, 5ace <z_impl_k_sleep+0x2a>
    5ab0:	4913      	ldr	r1, [pc, #76]	; (5b00 <z_impl_k_sleep+0x5c>)
    5ab2:	4a14      	ldr	r2, [pc, #80]	; (5b04 <z_impl_k_sleep+0x60>)
    5ab4:	4814      	ldr	r0, [pc, #80]	; (5b08 <z_impl_k_sleep+0x64>)
    5ab6:	f44f 63a5 	mov.w	r3, #1320	; 0x528
    5aba:	f001 f8cf 	bl	6c5c <printk>
    5abe:	4813      	ldr	r0, [pc, #76]	; (5b0c <z_impl_k_sleep+0x68>)
    5ac0:	f001 f8cc 	bl	6c5c <printk>
    5ac4:	480f      	ldr	r0, [pc, #60]	; (5b04 <z_impl_k_sleep+0x60>)
    5ac6:	f44f 61a5 	mov.w	r1, #1320	; 0x528
    5aca:	f000 fff3 	bl	6ab4 <assert_post_action>

	SYS_PORT_TRACING_FUNC_ENTER(k_thread, sleep, timeout);

	/* in case of K_FOREVER, we suspend */
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    5ace:	1c6b      	adds	r3, r5, #1
    5ad0:	bf08      	it	eq
    5ad2:	f1b4 3fff 	cmpeq.w	r4, #4294967295
    5ad6:	d106      	bne.n	5ae6 <z_impl_k_sleep+0x42>
		k_thread_suspend(_current);
    5ad8:	4b0d      	ldr	r3, [pc, #52]	; (5b10 <z_impl_k_sleep+0x6c>)
    5ada:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    5adc:	f7ff fd4e 	bl	557c <z_impl_k_thread_suspend>

		SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, (int32_t) K_TICKS_FOREVER);

		return (int32_t) K_TICKS_FOREVER;
    5ae0:	f04f 30ff 	mov.w	r0, #4294967295
	int32_t ret = k_ticks_to_ms_floor64(ticks);

	SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, ret);

	return ret;
}
    5ae4:	bd38      	pop	{r3, r4, r5, pc}
	ticks = z_tick_sleep(ticks);
    5ae6:	4620      	mov	r0, r4
    5ae8:	4629      	mov	r1, r5
    5aea:	f7ff ff2d 	bl	5948 <z_tick_sleep>
		} else {
			return (t * to_hz + off) / from_hz;
    5aee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    5af2:	fb80 3403 	smull	r3, r4, r0, r3
    5af6:	0bd8      	lsrs	r0, r3, #15
    5af8:	ea40 4044 	orr.w	r0, r0, r4, lsl #17
	return ret;
    5afc:	e7f2      	b.n	5ae4 <z_impl_k_sleep+0x40>
    5afe:	bf00      	nop
    5b00:	00008059 	.word	0x00008059
    5b04:	00008106 	.word	0x00008106
    5b08:	00007624 	.word	0x00007624
    5b0c:	000080d2 	.word	0x000080d2
    5b10:	200009c4 	.word	0x200009c4

00005b14 <z_impl_z_current_get>:

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
    5b14:	4b01      	ldr	r3, [pc, #4]	; (5b1c <z_impl_z_current_get+0x8>)
    5b16:	6898      	ldr	r0, [r3, #8]
    5b18:	4770      	bx	lr
    5b1a:	bf00      	nop
    5b1c:	200009c4 	.word	0x200009c4

00005b20 <z_thread_abort>:
#endif
	}
}

void z_thread_abort(struct k_thread *thread)
{
    5b20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5b24:	4604      	mov	r4, r0
    5b26:	f04f 0320 	mov.w	r3, #32
    5b2a:	f3ef 8611 	mrs	r6, BASEPRI
    5b2e:	f383 8812 	msr	BASEPRI_MAX, r3
    5b32:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5b36:	4848      	ldr	r0, [pc, #288]	; (5c58 <z_thread_abort+0x138>)
    5b38:	f000 fa62 	bl	6000 <z_spin_lock_valid>
    5b3c:	b968      	cbnz	r0, 5b5a <z_thread_abort+0x3a>
    5b3e:	4a47      	ldr	r2, [pc, #284]	; (5c5c <z_thread_abort+0x13c>)
    5b40:	4947      	ldr	r1, [pc, #284]	; (5c60 <z_thread_abort+0x140>)
    5b42:	4848      	ldr	r0, [pc, #288]	; (5c64 <z_thread_abort+0x144>)
    5b44:	2381      	movs	r3, #129	; 0x81
    5b46:	f001 f889 	bl	6c5c <printk>
    5b4a:	4943      	ldr	r1, [pc, #268]	; (5c58 <z_thread_abort+0x138>)
    5b4c:	4846      	ldr	r0, [pc, #280]	; (5c68 <z_thread_abort+0x148>)
    5b4e:	f001 f885 	bl	6c5c <printk>
    5b52:	4842      	ldr	r0, [pc, #264]	; (5c5c <z_thread_abort+0x13c>)
    5b54:	2181      	movs	r1, #129	; 0x81
    5b56:	f000 ffad 	bl	6ab4 <assert_post_action>
	z_spin_lock_set_owner(l);
    5b5a:	483f      	ldr	r0, [pc, #252]	; (5c58 <z_thread_abort+0x138>)
    5b5c:	f000 fa6e 	bl	603c <z_spin_lock_set_owner>
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
    5b60:	7b63      	ldrb	r3, [r4, #13]
    5b62:	071a      	lsls	r2, r3, #28
    5b64:	d517      	bpl.n	5b96 <z_thread_abort+0x76>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5b66:	483c      	ldr	r0, [pc, #240]	; (5c58 <z_thread_abort+0x138>)
    5b68:	f000 fa58 	bl	601c <z_spin_unlock_valid>
    5b6c:	b968      	cbnz	r0, 5b8a <z_thread_abort+0x6a>
    5b6e:	4a3b      	ldr	r2, [pc, #236]	; (5c5c <z_thread_abort+0x13c>)
    5b70:	493e      	ldr	r1, [pc, #248]	; (5c6c <z_thread_abort+0x14c>)
    5b72:	483c      	ldr	r0, [pc, #240]	; (5c64 <z_thread_abort+0x144>)
    5b74:	23ac      	movs	r3, #172	; 0xac
    5b76:	f001 f871 	bl	6c5c <printk>
    5b7a:	4937      	ldr	r1, [pc, #220]	; (5c58 <z_thread_abort+0x138>)
    5b7c:	483c      	ldr	r0, [pc, #240]	; (5c70 <z_thread_abort+0x150>)
    5b7e:	f001 f86d 	bl	6c5c <printk>
    5b82:	4836      	ldr	r0, [pc, #216]	; (5c5c <z_thread_abort+0x13c>)
    5b84:	21ac      	movs	r1, #172	; 0xac
    5b86:	f000 ff95 	bl	6ab4 <assert_post_action>
	__asm__ volatile(
    5b8a:	f386 8811 	msr	BASEPRI, r6
    5b8e:	f3bf 8f6f 	isb	sy
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
    5b92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		thread->base.thread_state &= ~_THREAD_ABORTING;
    5b96:	f023 0220 	bic.w	r2, r3, #32
    5b9a:	f042 0108 	orr.w	r1, r2, #8
		if (z_is_thread_queued(thread)) {
    5b9e:	09d2      	lsrs	r2, r2, #7
    5ba0:	d142      	bne.n	5c28 <z_thread_abort+0x108>
		thread->base.thread_state &= ~_THREAD_ABORTING;
    5ba2:	7361      	strb	r1, [r4, #13]
		if (thread->base.pended_on != NULL) {
    5ba4:	68a3      	ldr	r3, [r4, #8]
    5ba6:	b113      	cbz	r3, 5bae <z_thread_abort+0x8e>
			unpend_thread_no_timeout(thread);
    5ba8:	4620      	mov	r0, r4
    5baa:	f7ff f8ef 	bl	4d8c <unpend_thread_no_timeout>
	return z_abort_timeout(&thread->base.timeout);
    5bae:	f104 0018 	add.w	r0, r4, #24
    5bb2:	f000 fb6f 	bl	6294 <z_abort_timeout>
	sys_dlist_init(&w->waitq);
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
    5bb6:	f104 0758 	add.w	r7, r4, #88	; 0x58
    5bba:	f04f 0800 	mov.w	r8, #0
	return list->head == list;
    5bbe:	6da5      	ldr	r5, [r4, #88]	; 0x58
	return sys_dlist_is_empty(list) ? NULL : list->head;
    5bc0:	42bd      	cmp	r5, r7
    5bc2:	d001      	beq.n	5bc8 <z_thread_abort+0xa8>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    5bc4:	2d00      	cmp	r5, #0
    5bc6:	d139      	bne.n	5c3c <z_thread_abort+0x11c>
		update_cache(1);
    5bc8:	2001      	movs	r0, #1
    5bca:	f7ff f901 	bl	4dd0 <update_cache>
	if (thread == _current && !arch_is_in_isr()) {
    5bce:	4b29      	ldr	r3, [pc, #164]	; (5c74 <z_thread_abort+0x154>)
    5bd0:	689b      	ldr	r3, [r3, #8]
    5bd2:	42a3      	cmp	r3, r4
    5bd4:	d1c7      	bne.n	5b66 <z_thread_abort+0x46>
    5bd6:	f3ef 8305 	mrs	r3, IPSR
    5bda:	2b00      	cmp	r3, #0
    5bdc:	d1c3      	bne.n	5b66 <z_thread_abort+0x46>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5bde:	481e      	ldr	r0, [pc, #120]	; (5c58 <z_thread_abort+0x138>)
    5be0:	f000 fa1c 	bl	601c <z_spin_unlock_valid>
    5be4:	b968      	cbnz	r0, 5c02 <z_thread_abort+0xe2>
    5be6:	4a1d      	ldr	r2, [pc, #116]	; (5c5c <z_thread_abort+0x13c>)
    5be8:	4920      	ldr	r1, [pc, #128]	; (5c6c <z_thread_abort+0x14c>)
    5bea:	481e      	ldr	r0, [pc, #120]	; (5c64 <z_thread_abort+0x144>)
    5bec:	23c3      	movs	r3, #195	; 0xc3
    5bee:	f001 f835 	bl	6c5c <printk>
    5bf2:	4919      	ldr	r1, [pc, #100]	; (5c58 <z_thread_abort+0x138>)
    5bf4:	481e      	ldr	r0, [pc, #120]	; (5c70 <z_thread_abort+0x150>)
    5bf6:	f001 f831 	bl	6c5c <printk>
    5bfa:	4818      	ldr	r0, [pc, #96]	; (5c5c <z_thread_abort+0x13c>)
    5bfc:	21c3      	movs	r1, #195	; 0xc3
    5bfe:	f000 ff59 	bl	6ab4 <assert_post_action>
    5c02:	4630      	mov	r0, r6
    5c04:	f7fb ffac 	bl	1b60 <arch_swap>
		__ASSERT(false, "aborted _current back from dead");
    5c08:	4a1b      	ldr	r2, [pc, #108]	; (5c78 <z_thread_abort+0x158>)
    5c0a:	491c      	ldr	r1, [pc, #112]	; (5c7c <z_thread_abort+0x15c>)
    5c0c:	4815      	ldr	r0, [pc, #84]	; (5c64 <z_thread_abort+0x144>)
    5c0e:	f240 634b 	movw	r3, #1611	; 0x64b
    5c12:	f001 f823 	bl	6c5c <printk>
    5c16:	481a      	ldr	r0, [pc, #104]	; (5c80 <z_thread_abort+0x160>)
    5c18:	f001 f820 	bl	6c5c <printk>
    5c1c:	4816      	ldr	r0, [pc, #88]	; (5c78 <z_thread_abort+0x158>)
    5c1e:	f240 614b 	movw	r1, #1611	; 0x64b
    5c22:	f000 ff47 	bl	6ab4 <assert_post_action>
    5c26:	e79e      	b.n	5b66 <z_thread_abort+0x46>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    5c28:	f003 035f 	and.w	r3, r3, #95	; 0x5f
    5c2c:	f043 0308 	orr.w	r3, r3, #8
	_priq_run_remove(thread_runq(thread), thread);
    5c30:	4814      	ldr	r0, [pc, #80]	; (5c84 <z_thread_abort+0x164>)
	thread->base.thread_state &= ~_THREAD_QUEUED;
    5c32:	7363      	strb	r3, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
    5c34:	4621      	mov	r1, r4
    5c36:	f7ff f887 	bl	4d48 <z_priq_dumb_remove>
}
    5c3a:	e7b3      	b.n	5ba4 <z_thread_abort+0x84>
		unpend_thread_no_timeout(thread);
    5c3c:	4628      	mov	r0, r5
    5c3e:	f7ff f8a5 	bl	4d8c <unpend_thread_no_timeout>
    5c42:	f105 0018 	add.w	r0, r5, #24
    5c46:	f000 fb25 	bl	6294 <z_abort_timeout>
    5c4a:	f8c5 8078 	str.w	r8, [r5, #120]	; 0x78
		ready_thread(thread);
    5c4e:	4628      	mov	r0, r5
    5c50:	f7ff f9c4 	bl	4fdc <ready_thread>
    5c54:	e7b3      	b.n	5bbe <z_thread_abort+0x9e>
    5c56:	bf00      	nop
    5c58:	200009f4 	.word	0x200009f4
    5c5c:	00007891 	.word	0x00007891
    5c60:	000078e3 	.word	0x000078e3
    5c64:	00007624 	.word	0x00007624
    5c68:	000078f8 	.word	0x000078f8
    5c6c:	000078b7 	.word	0x000078b7
    5c70:	000078ce 	.word	0x000078ce
    5c74:	200009c4 	.word	0x200009c4
    5c78:	00008106 	.word	0x00008106
    5c7c:	00007879 	.word	0x00007879
    5c80:	000081f8 	.word	0x000081f8
    5c84:	200009e4 	.word	0x200009e4

00005c88 <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    5c88:	b538      	push	{r3, r4, r5, lr}
    5c8a:	4604      	mov	r4, r0
	__asm__ volatile(
    5c8c:	f04f 0320 	mov.w	r3, #32
    5c90:	f3ef 8511 	mrs	r5, BASEPRI
    5c94:	f383 8812 	msr	BASEPRI_MAX, r3
    5c98:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5c9c:	4814      	ldr	r0, [pc, #80]	; (5cf0 <z_impl_k_sem_give+0x68>)
    5c9e:	f000 f9af 	bl	6000 <z_spin_lock_valid>
    5ca2:	b968      	cbnz	r0, 5cc0 <z_impl_k_sem_give+0x38>
    5ca4:	4a13      	ldr	r2, [pc, #76]	; (5cf4 <z_impl_k_sem_give+0x6c>)
    5ca6:	4914      	ldr	r1, [pc, #80]	; (5cf8 <z_impl_k_sem_give+0x70>)
    5ca8:	4814      	ldr	r0, [pc, #80]	; (5cfc <z_impl_k_sem_give+0x74>)
    5caa:	2381      	movs	r3, #129	; 0x81
    5cac:	f000 ffd6 	bl	6c5c <printk>
    5cb0:	490f      	ldr	r1, [pc, #60]	; (5cf0 <z_impl_k_sem_give+0x68>)
    5cb2:	4813      	ldr	r0, [pc, #76]	; (5d00 <z_impl_k_sem_give+0x78>)
    5cb4:	f000 ffd2 	bl	6c5c <printk>
    5cb8:	480e      	ldr	r0, [pc, #56]	; (5cf4 <z_impl_k_sem_give+0x6c>)
    5cba:	2181      	movs	r1, #129	; 0x81
    5cbc:	f000 fefa 	bl	6ab4 <assert_post_action>
	z_spin_lock_set_owner(l);
    5cc0:	480b      	ldr	r0, [pc, #44]	; (5cf0 <z_impl_k_sem_give+0x68>)
    5cc2:	f000 f9bb 	bl	603c <z_spin_lock_set_owner>
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
    5cc6:	4620      	mov	r0, r4
    5cc8:	f7ff fd3e 	bl	5748 <z_unpend_first_thread>

	if (thread != NULL) {
    5ccc:	b148      	cbz	r0, 5ce2 <z_impl_k_sem_give+0x5a>
    5cce:	2200      	movs	r2, #0
    5cd0:	6782      	str	r2, [r0, #120]	; 0x78
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    5cd2:	f7ff f9d5 	bl	5080 <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    5cd6:	4629      	mov	r1, r5
    5cd8:	4805      	ldr	r0, [pc, #20]	; (5cf0 <z_impl_k_sem_give+0x68>)

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
    5cda:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&lock, key);
    5cde:	f7fe bf7b 	b.w	4bd8 <z_reschedule>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    5ce2:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
    5ce6:	429a      	cmp	r2, r3
    5ce8:	bf18      	it	ne
    5cea:	3301      	addne	r3, #1
    5cec:	60a3      	str	r3, [r4, #8]
		handle_poll_events(sem);
    5cee:	e7f2      	b.n	5cd6 <z_impl_k_sem_give+0x4e>
    5cf0:	20000a00 	.word	0x20000a00
    5cf4:	00007891 	.word	0x00007891
    5cf8:	000078e3 	.word	0x000078e3
    5cfc:	00007624 	.word	0x00007624
    5d00:	000078f8 	.word	0x000078f8

00005d04 <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    5d04:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    5d06:	4604      	mov	r4, r0
    5d08:	4616      	mov	r6, r2
    5d0a:	461f      	mov	r7, r3
    5d0c:	f3ef 8305 	mrs	r3, IPSR
	int ret = 0;

	__ASSERT(((arch_is_in_isr() == false) ||
    5d10:	b17b      	cbz	r3, 5d32 <z_impl_k_sem_take+0x2e>
    5d12:	ea56 0307 	orrs.w	r3, r6, r7
    5d16:	d00c      	beq.n	5d32 <z_impl_k_sem_take+0x2e>
    5d18:	4935      	ldr	r1, [pc, #212]	; (5df0 <z_impl_k_sem_take+0xec>)
    5d1a:	4a36      	ldr	r2, [pc, #216]	; (5df4 <z_impl_k_sem_take+0xf0>)
    5d1c:	4836      	ldr	r0, [pc, #216]	; (5df8 <z_impl_k_sem_take+0xf4>)
    5d1e:	2379      	movs	r3, #121	; 0x79
    5d20:	f000 ff9c 	bl	6c5c <printk>
    5d24:	4835      	ldr	r0, [pc, #212]	; (5dfc <z_impl_k_sem_take+0xf8>)
    5d26:	f000 ff99 	bl	6c5c <printk>
    5d2a:	4832      	ldr	r0, [pc, #200]	; (5df4 <z_impl_k_sem_take+0xf0>)
    5d2c:	2179      	movs	r1, #121	; 0x79
    5d2e:	f000 fec1 	bl	6ab4 <assert_post_action>
    5d32:	f04f 0320 	mov.w	r3, #32
    5d36:	f3ef 8511 	mrs	r5, BASEPRI
    5d3a:	f383 8812 	msr	BASEPRI_MAX, r3
    5d3e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5d42:	482f      	ldr	r0, [pc, #188]	; (5e00 <z_impl_k_sem_take+0xfc>)
    5d44:	f000 f95c 	bl	6000 <z_spin_lock_valid>
    5d48:	b968      	cbnz	r0, 5d66 <z_impl_k_sem_take+0x62>
    5d4a:	4a2e      	ldr	r2, [pc, #184]	; (5e04 <z_impl_k_sem_take+0x100>)
    5d4c:	492e      	ldr	r1, [pc, #184]	; (5e08 <z_impl_k_sem_take+0x104>)
    5d4e:	482a      	ldr	r0, [pc, #168]	; (5df8 <z_impl_k_sem_take+0xf4>)
    5d50:	2381      	movs	r3, #129	; 0x81
    5d52:	f000 ff83 	bl	6c5c <printk>
    5d56:	492a      	ldr	r1, [pc, #168]	; (5e00 <z_impl_k_sem_take+0xfc>)
    5d58:	482c      	ldr	r0, [pc, #176]	; (5e0c <z_impl_k_sem_take+0x108>)
    5d5a:	f000 ff7f 	bl	6c5c <printk>
    5d5e:	4829      	ldr	r0, [pc, #164]	; (5e04 <z_impl_k_sem_take+0x100>)
    5d60:	2181      	movs	r1, #129	; 0x81
    5d62:	f000 fea7 	bl	6ab4 <assert_post_action>
	z_spin_lock_set_owner(l);
    5d66:	4826      	ldr	r0, [pc, #152]	; (5e00 <z_impl_k_sem_take+0xfc>)
    5d68:	f000 f968 	bl	603c <z_spin_lock_set_owner>

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
    5d6c:	68a3      	ldr	r3, [r4, #8]
    5d6e:	b1d3      	cbz	r3, 5da6 <z_impl_k_sem_take+0xa2>
		sem->count--;
    5d70:	3b01      	subs	r3, #1
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5d72:	4823      	ldr	r0, [pc, #140]	; (5e00 <z_impl_k_sem_take+0xfc>)
    5d74:	60a3      	str	r3, [r4, #8]
    5d76:	f000 f951 	bl	601c <z_spin_unlock_valid>
    5d7a:	b968      	cbnz	r0, 5d98 <z_impl_k_sem_take+0x94>
    5d7c:	4a21      	ldr	r2, [pc, #132]	; (5e04 <z_impl_k_sem_take+0x100>)
    5d7e:	4924      	ldr	r1, [pc, #144]	; (5e10 <z_impl_k_sem_take+0x10c>)
    5d80:	481d      	ldr	r0, [pc, #116]	; (5df8 <z_impl_k_sem_take+0xf4>)
    5d82:	23ac      	movs	r3, #172	; 0xac
    5d84:	f000 ff6a 	bl	6c5c <printk>
    5d88:	491d      	ldr	r1, [pc, #116]	; (5e00 <z_impl_k_sem_take+0xfc>)
    5d8a:	4822      	ldr	r0, [pc, #136]	; (5e14 <z_impl_k_sem_take+0x110>)
    5d8c:	f000 ff66 	bl	6c5c <printk>
    5d90:	481c      	ldr	r0, [pc, #112]	; (5e04 <z_impl_k_sem_take+0x100>)
    5d92:	21ac      	movs	r1, #172	; 0xac
    5d94:	f000 fe8e 	bl	6ab4 <assert_post_action>
	__asm__ volatile(
    5d98:	f385 8811 	msr	BASEPRI, r5
    5d9c:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    5da0:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
    5da2:	b003      	add	sp, #12
    5da4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    5da6:	ea56 0307 	orrs.w	r3, r6, r7
    5daa:	d118      	bne.n	5dde <z_impl_k_sem_take+0xda>
    5dac:	4814      	ldr	r0, [pc, #80]	; (5e00 <z_impl_k_sem_take+0xfc>)
    5dae:	f000 f935 	bl	601c <z_spin_unlock_valid>
    5db2:	b968      	cbnz	r0, 5dd0 <z_impl_k_sem_take+0xcc>
    5db4:	4a13      	ldr	r2, [pc, #76]	; (5e04 <z_impl_k_sem_take+0x100>)
    5db6:	4916      	ldr	r1, [pc, #88]	; (5e10 <z_impl_k_sem_take+0x10c>)
    5db8:	480f      	ldr	r0, [pc, #60]	; (5df8 <z_impl_k_sem_take+0xf4>)
    5dba:	23ac      	movs	r3, #172	; 0xac
    5dbc:	f000 ff4e 	bl	6c5c <printk>
    5dc0:	490f      	ldr	r1, [pc, #60]	; (5e00 <z_impl_k_sem_take+0xfc>)
    5dc2:	4814      	ldr	r0, [pc, #80]	; (5e14 <z_impl_k_sem_take+0x110>)
    5dc4:	f000 ff4a 	bl	6c5c <printk>
    5dc8:	480e      	ldr	r0, [pc, #56]	; (5e04 <z_impl_k_sem_take+0x100>)
    5dca:	21ac      	movs	r1, #172	; 0xac
    5dcc:	f000 fe72 	bl	6ab4 <assert_post_action>
    5dd0:	f385 8811 	msr	BASEPRI, r5
    5dd4:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    5dd8:	f06f 000f 	mvn.w	r0, #15
    5ddc:	e7e1      	b.n	5da2 <z_impl_k_sem_take+0x9e>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    5dde:	e9cd 6700 	strd	r6, r7, [sp]
    5de2:	4622      	mov	r2, r4
    5de4:	4629      	mov	r1, r5
    5de6:	4806      	ldr	r0, [pc, #24]	; (5e00 <z_impl_k_sem_take+0xfc>)
    5de8:	f7ff fafc 	bl	53e4 <z_pend_curr>
	return ret;
    5dec:	e7d9      	b.n	5da2 <z_impl_k_sem_take+0x9e>
    5dee:	bf00      	nop
    5df0:	0000823a 	.word	0x0000823a
    5df4:	0000821a 	.word	0x0000821a
    5df8:	00007624 	.word	0x00007624
    5dfc:	000080d2 	.word	0x000080d2
    5e00:	20000a00 	.word	0x20000a00
    5e04:	00007891 	.word	0x00007891
    5e08:	000078e3 	.word	0x000078e3
    5e0c:	000078f8 	.word	0x000078f8
    5e10:	000078b7 	.word	0x000078b7
    5e14:	000078ce 	.word	0x000078ce

00005e18 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    5e18:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    5e1c:	b085      	sub	sp, #20
    5e1e:	4604      	mov	r4, r0
    5e20:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
	char *stack_ptr;

	Z_ASSERT_VALID_PRIO(prio, entry);
    5e24:	f1b8 0f0f 	cmp.w	r8, #15
{
    5e28:	460f      	mov	r7, r1
    5e2a:	4615      	mov	r5, r2
    5e2c:	4699      	mov	r9, r3
	Z_ASSERT_VALID_PRIO(prio, entry);
    5e2e:	d132      	bne.n	5e96 <z_setup_new_thread+0x7e>
    5e30:	4b25      	ldr	r3, [pc, #148]	; (5ec8 <z_setup_new_thread+0xb0>)
    5e32:	4599      	cmp	r9, r3
    5e34:	d133      	bne.n	5e9e <z_setup_new_thread+0x86>
	sys_dlist_init(&w->waitq);
    5e36:	f104 0358 	add.w	r3, r4, #88	; 0x58
	list->tail = (sys_dnode_t *)list;
    5e3a:	e9c4 3316 	strd	r3, r3, [r4, #88]	; 0x58
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
	thread_base->user_options = (uint8_t)options;
    5e3e:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5e40:	7323      	strb	r3, [r4, #12]
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    5e42:	3507      	adds	r5, #7
	thread_base->thread_state = (uint8_t)initial_state;
    5e44:	2304      	movs	r3, #4
    5e46:	7363      	strb	r3, [r4, #13]
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    5e48:	f025 0507 	bic.w	r5, r5, #7

/** @} */

static inline char *Z_KERNEL_STACK_BUFFER(k_thread_stack_t *sym)
{
	return (char *)sym + K_KERNEL_STACK_RESERVED;
    5e4c:	f107 0320 	add.w	r3, r7, #32
	new_thread->stack_info.size = stack_buf_size;
    5e50:	e9c4 3519 	strd	r3, r5, [r4, #100]	; 0x64
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    5e54:	9b0e      	ldr	r3, [sp, #56]	; 0x38

	thread_base->prio = priority;
    5e56:	f884 800e 	strb.w	r8, [r4, #14]
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    5e5a:	9302      	str	r3, [sp, #8]
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    5e5c:	f105 0820 	add.w	r8, r5, #32
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    5e60:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    5e62:	9301      	str	r3, [sp, #4]
	thread_base->pended_on = NULL;
    5e64:	2600      	movs	r6, #0
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    5e66:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    5e68:	9300      	str	r3, [sp, #0]
	stack_ptr = (char *)stack + stack_obj_size;
    5e6a:	44b8      	add	r8, r7
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    5e6c:	464b      	mov	r3, r9
	node->prev = NULL;
    5e6e:	e9c4 6606 	strd	r6, r6, [r4, #24]
	thread_base->pended_on = NULL;
    5e72:	60a6      	str	r6, [r4, #8]

	thread_base->sched_locked = 0U;
    5e74:	73e6      	strb	r6, [r4, #15]
	new_thread->stack_info.delta = delta;
    5e76:	66e6      	str	r6, [r4, #108]	; 0x6c
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    5e78:	4642      	mov	r2, r8
    5e7a:	4639      	mov	r1, r7
    5e7c:	4620      	mov	r0, r4
    5e7e:	f7fb fe89 	bl	1b94 <arch_new_thread>
	if (!_current) {
    5e82:	4b12      	ldr	r3, [pc, #72]	; (5ecc <z_setup_new_thread+0xb4>)
	new_thread->init_data = NULL;
    5e84:	6566      	str	r6, [r4, #84]	; 0x54
	if (!_current) {
    5e86:	689b      	ldr	r3, [r3, #8]
    5e88:	b103      	cbz	r3, 5e8c <z_setup_new_thread+0x74>
	new_thread->resource_pool = _current->resource_pool;
    5e8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
	return stack_ptr;
    5e8c:	6723      	str	r3, [r4, #112]	; 0x70
}
    5e8e:	4640      	mov	r0, r8
    5e90:	b005      	add	sp, #20
    5e92:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	Z_ASSERT_VALID_PRIO(prio, entry);
    5e96:	f108 0310 	add.w	r3, r8, #16
    5e9a:	2b1e      	cmp	r3, #30
    5e9c:	d9cb      	bls.n	5e36 <z_setup_new_thread+0x1e>
    5e9e:	4a0c      	ldr	r2, [pc, #48]	; (5ed0 <z_setup_new_thread+0xb8>)
    5ea0:	490c      	ldr	r1, [pc, #48]	; (5ed4 <z_setup_new_thread+0xbc>)
    5ea2:	480d      	ldr	r0, [pc, #52]	; (5ed8 <z_setup_new_thread+0xc0>)
    5ea4:	f240 13ff 	movw	r3, #511	; 0x1ff
    5ea8:	f000 fed8 	bl	6c5c <printk>
    5eac:	4641      	mov	r1, r8
    5eae:	480b      	ldr	r0, [pc, #44]	; (5edc <z_setup_new_thread+0xc4>)
    5eb0:	f06f 030f 	mvn.w	r3, #15
    5eb4:	220e      	movs	r2, #14
    5eb6:	f000 fed1 	bl	6c5c <printk>
    5eba:	4805      	ldr	r0, [pc, #20]	; (5ed0 <z_setup_new_thread+0xb8>)
    5ebc:	f240 11ff 	movw	r1, #511	; 0x1ff
    5ec0:	f000 fdf8 	bl	6ab4 <assert_post_action>
    5ec4:	e7b7      	b.n	5e36 <z_setup_new_thread+0x1e>
    5ec6:	bf00      	nop
    5ec8:	0000435d 	.word	0x0000435d
    5ecc:	200009c4 	.word	0x200009c4
    5ed0:	00008287 	.word	0x00008287
    5ed4:	000082aa 	.word	0x000082aa
    5ed8:	00007624 	.word	0x00007624
    5edc:	0000832a 	.word	0x0000832a

00005ee0 <z_init_static_threads>:
{
    5ee0:	e92d 4bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
	_FOREACH_STATIC_THREAD(thread_data) {
    5ee4:	4f3f      	ldr	r7, [pc, #252]	; (5fe4 <z_init_static_threads+0x104>)
    5ee6:	4d40      	ldr	r5, [pc, #256]	; (5fe8 <z_init_static_threads+0x108>)
    5ee8:	f8df 810c 	ldr.w	r8, [pc, #268]	; 5ff8 <z_init_static_threads+0x118>
{
    5eec:	b086      	sub	sp, #24
    5eee:	463e      	mov	r6, r7
	_FOREACH_STATIC_THREAD(thread_data) {
    5ef0:	42bd      	cmp	r5, r7
    5ef2:	d90e      	bls.n	5f12 <z_init_static_threads+0x32>
    5ef4:	493d      	ldr	r1, [pc, #244]	; (5fec <z_init_static_threads+0x10c>)
    5ef6:	483e      	ldr	r0, [pc, #248]	; (5ff0 <z_init_static_threads+0x110>)
    5ef8:	f240 23cf 	movw	r3, #719	; 0x2cf
    5efc:	4642      	mov	r2, r8
    5efe:	f000 fead 	bl	6c5c <printk>
    5f02:	483c      	ldr	r0, [pc, #240]	; (5ff4 <z_init_static_threads+0x114>)
    5f04:	f000 feaa 	bl	6c5c <printk>
    5f08:	f240 21cf 	movw	r1, #719	; 0x2cf
    5f0c:	4640      	mov	r0, r8
    5f0e:	f000 fdd1 	bl	6ab4 <assert_post_action>
    5f12:	42b5      	cmp	r5, r6
    5f14:	f105 0430 	add.w	r4, r5, #48	; 0x30
    5f18:	d31f      	bcc.n	5f5a <z_init_static_threads+0x7a>
	k_sched_lock();
    5f1a:	f7fe fea1 	bl	4c60 <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
    5f1e:	4c32      	ldr	r4, [pc, #200]	; (5fe8 <z_init_static_threads+0x108>)
    5f20:	4d35      	ldr	r5, [pc, #212]	; (5ff8 <z_init_static_threads+0x118>)
    5f22:	f8df 80c8 	ldr.w	r8, [pc, #200]	; 5fec <z_init_static_threads+0x10c>
    5f26:	f8df 90c8 	ldr.w	r9, [pc, #200]	; 5ff0 <z_init_static_threads+0x110>
    5f2a:	42b4      	cmp	r4, r6
    5f2c:	d90e      	bls.n	5f4c <z_init_static_threads+0x6c>
    5f2e:	4641      	mov	r1, r8
    5f30:	f240 23ee 	movw	r3, #750	; 0x2ee
    5f34:	462a      	mov	r2, r5
    5f36:	4648      	mov	r0, r9
    5f38:	f000 fe90 	bl	6c5c <printk>
    5f3c:	482d      	ldr	r0, [pc, #180]	; (5ff4 <z_init_static_threads+0x114>)
    5f3e:	f000 fe8d 	bl	6c5c <printk>
    5f42:	f240 21ee 	movw	r1, #750	; 0x2ee
    5f46:	4628      	mov	r0, r5
    5f48:	f000 fdb4 	bl	6ab4 <assert_post_action>
    5f4c:	42b4      	cmp	r4, r6
    5f4e:	d321      	bcc.n	5f94 <z_init_static_threads+0xb4>
}
    5f50:	b006      	add	sp, #24
    5f52:	e8bd 4bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
	k_sched_unlock();
    5f56:	f7ff bb7b 	b.w	5650 <k_sched_unlock>
		z_setup_new_thread(
    5f5a:	f854 3c04 	ldr.w	r3, [r4, #-4]
    5f5e:	9305      	str	r3, [sp, #20]
    5f60:	f854 3c10 	ldr.w	r3, [r4, #-16]
    5f64:	9304      	str	r3, [sp, #16]
    5f66:	f854 3c14 	ldr.w	r3, [r4, #-20]
    5f6a:	9303      	str	r3, [sp, #12]
    5f6c:	f854 3c18 	ldr.w	r3, [r4, #-24]
    5f70:	9302      	str	r3, [sp, #8]
    5f72:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    5f76:	9301      	str	r3, [sp, #4]
    5f78:	f854 3c20 	ldr.w	r3, [r4, #-32]
    5f7c:	9300      	str	r3, [sp, #0]
    5f7e:	e954 230a 	ldrd	r2, r3, [r4, #-40]	; 0x28
    5f82:	e954 010c 	ldrd	r0, r1, [r4, #-48]	; 0x30
    5f86:	f7ff ff47 	bl	5e18 <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
    5f8a:	f854 3c30 	ldr.w	r3, [r4, #-48]
    5f8e:	655d      	str	r5, [r3, #84]	; 0x54
    5f90:	4625      	mov	r5, r4
    5f92:	e7ad      	b.n	5ef0 <z_init_static_threads+0x10>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    5f94:	6a61      	ldr	r1, [r4, #36]	; 0x24
    5f96:	1c4b      	adds	r3, r1, #1
    5f98:	d014      	beq.n	5fc4 <z_init_static_threads+0xe4>
    5f9a:	f240 32e7 	movw	r2, #999	; 0x3e7
    5f9e:	2300      	movs	r3, #0
					    K_MSEC(thread_data->init_delay));
    5fa0:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    5fa4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    5fa8:	4693      	mov	fp, r2
    5faa:	469c      	mov	ip, r3
    5fac:	fbc0 bc01 	smlal	fp, ip, r0, r1
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    5fb0:	459c      	cmp	ip, r3
    5fb2:	bf08      	it	eq
    5fb4:	4593      	cmpeq	fp, r2
			schedule_new_thread(thread_data->init_thread,
    5fb6:	6827      	ldr	r7, [r4, #0]
    5fb8:	4658      	mov	r0, fp
    5fba:	4661      	mov	r1, ip
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    5fbc:	d104      	bne.n	5fc8 <z_init_static_threads+0xe8>
	z_sched_start(thread);
    5fbe:	4638      	mov	r0, r7
    5fc0:	f7ff f8a6 	bl	5110 <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
    5fc4:	3430      	adds	r4, #48	; 0x30
    5fc6:	e7b0      	b.n	5f2a <z_init_static_threads+0x4a>
    5fc8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    5fcc:	2300      	movs	r3, #0
    5fce:	f7fa f897 	bl	100 <__aeabi_uldivmod>
    5fd2:	4602      	mov	r2, r0
    5fd4:	460b      	mov	r3, r1
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    5fd6:	f107 0018 	add.w	r0, r7, #24
    5fda:	4908      	ldr	r1, [pc, #32]	; (5ffc <z_init_static_threads+0x11c>)
    5fdc:	f000 f886 	bl	60ec <z_add_timeout>
    5fe0:	e7f0      	b.n	5fc4 <z_init_static_threads+0xe4>
    5fe2:	bf00      	nop
    5fe4:	20000150 	.word	0x20000150
    5fe8:	20000150 	.word	0x20000150
    5fec:	0000835b 	.word	0x0000835b
    5ff0:	00007624 	.word	0x00007624
    5ff4:	00008018 	.word	0x00008018
    5ff8:	00008287 	.word	0x00008287
    5ffc:	000051b9 	.word	0x000051b9

00006000 <z_spin_lock_valid>:
 * them in spinlock.h is a giant header ordering headache.
 */
#ifdef CONFIG_SPIN_VALIDATE
bool z_spin_lock_valid(struct k_spinlock *l)
{
	uintptr_t thread_cpu = l->thread_cpu;
    6000:	6800      	ldr	r0, [r0, #0]

	if (thread_cpu != 0U) {
    6002:	b138      	cbz	r0, 6014 <z_spin_lock_valid+0x14>
		if ((thread_cpu & 3U) == _current_cpu->id) {
    6004:	4b04      	ldr	r3, [pc, #16]	; (6018 <z_spin_lock_valid+0x18>)
    6006:	7d1b      	ldrb	r3, [r3, #20]
    6008:	f000 0003 	and.w	r0, r0, #3
    600c:	1ac0      	subs	r0, r0, r3
    600e:	bf18      	it	ne
    6010:	2001      	movne	r0, #1
    6012:	4770      	bx	lr
			return false;
		}
	}
	return true;
    6014:	2001      	movs	r0, #1
}
    6016:	4770      	bx	lr
    6018:	200009c4 	.word	0x200009c4

0000601c <z_spin_unlock_valid>:

bool z_spin_unlock_valid(struct k_spinlock *l)
{
	if (l->thread_cpu != (_current_cpu->id | (uintptr_t)_current)) {
    601c:	4906      	ldr	r1, [pc, #24]	; (6038 <z_spin_unlock_valid+0x1c>)
{
    601e:	4603      	mov	r3, r0
	if (l->thread_cpu != (_current_cpu->id | (uintptr_t)_current)) {
    6020:	688a      	ldr	r2, [r1, #8]
    6022:	7d08      	ldrb	r0, [r1, #20]
    6024:	6819      	ldr	r1, [r3, #0]
    6026:	4302      	orrs	r2, r0
    6028:	4291      	cmp	r1, r2
    602a:	f04f 0000 	mov.w	r0, #0
		return false;
	}
	l->thread_cpu = 0;
    602e:	bf04      	itt	eq
    6030:	6018      	streq	r0, [r3, #0]
	return true;
    6032:	2001      	moveq	r0, #1
}
    6034:	4770      	bx	lr
    6036:	bf00      	nop
    6038:	200009c4 	.word	0x200009c4

0000603c <z_spin_lock_set_owner>:

void z_spin_lock_set_owner(struct k_spinlock *l)
{
	l->thread_cpu = _current_cpu->id | (uintptr_t)_current;
    603c:	4a02      	ldr	r2, [pc, #8]	; (6048 <z_spin_lock_set_owner+0xc>)
    603e:	7d11      	ldrb	r1, [r2, #20]
    6040:	6893      	ldr	r3, [r2, #8]
    6042:	430b      	orrs	r3, r1
    6044:	6003      	str	r3, [r0, #0]
}
    6046:	4770      	bx	lr
    6048:	200009c4 	.word	0x200009c4

0000604c <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    604c:	4b03      	ldr	r3, [pc, #12]	; (605c <elapsed+0x10>)
    604e:	681b      	ldr	r3, [r3, #0]
    6050:	b90b      	cbnz	r3, 6056 <elapsed+0xa>
    6052:	f7fd ba2d 	b.w	34b0 <sys_clock_elapsed>
}
    6056:	2000      	movs	r0, #0
    6058:	4770      	bx	lr
    605a:	bf00      	nop
    605c:	20000a04 	.word	0x20000a04

00006060 <next_timeout>:

static int32_t next_timeout(void)
{
    6060:	b538      	push	{r3, r4, r5, lr}
	return list->head == list;
    6062:	4b13      	ldr	r3, [pc, #76]	; (60b0 <next_timeout+0x50>)
    6064:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    6066:	429c      	cmp	r4, r3
    6068:	bf08      	it	eq
    606a:	2400      	moveq	r4, #0
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
    606c:	f7ff ffee 	bl	604c <elapsed>
    6070:	4605      	mov	r5, r0
	int32_t ret = to == NULL ? MAX_WAIT
    6072:	b1bc      	cbz	r4, 60a4 <next_timeout+0x44>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
    6074:	e9d4 0104 	ldrd	r0, r1, [r4, #16]
    6078:	1b40      	subs	r0, r0, r5
    607a:	eb61 71e5 	sbc.w	r1, r1, r5, asr #31
	int32_t ret = to == NULL ? MAX_WAIT
    607e:	2801      	cmp	r0, #1
    6080:	f171 0300 	sbcs.w	r3, r1, #0
    6084:	db11      	blt.n	60aa <next_timeout+0x4a>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
    6086:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
    608a:	2300      	movs	r3, #0
    608c:	4282      	cmp	r2, r0
    608e:	eb73 0401 	sbcs.w	r4, r3, r1
    6092:	da00      	bge.n	6096 <next_timeout+0x36>
    6094:	4610      	mov	r0, r2

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    6096:	4b07      	ldr	r3, [pc, #28]	; (60b4 <next_timeout+0x54>)
    6098:	691b      	ldr	r3, [r3, #16]
    609a:	b113      	cbz	r3, 60a2 <next_timeout+0x42>
    609c:	4298      	cmp	r0, r3
    609e:	bfa8      	it	ge
    60a0:	4618      	movge	r0, r3
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
    60a2:	bd38      	pop	{r3, r4, r5, pc}
	int32_t ret = to == NULL ? MAX_WAIT
    60a4:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    60a8:	e7f5      	b.n	6096 <next_timeout+0x36>
    60aa:	2000      	movs	r0, #0
    60ac:	e7f3      	b.n	6096 <next_timeout+0x36>
    60ae:	bf00      	nop
    60b0:	200000d4 	.word	0x200000d4
    60b4:	200009c4 	.word	0x200009c4

000060b8 <remove_timeout>:
{
    60b8:	b530      	push	{r4, r5, lr}
    60ba:	6803      	ldr	r3, [r0, #0]
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    60bc:	b168      	cbz	r0, 60da <remove_timeout+0x22>
    60be:	4a0a      	ldr	r2, [pc, #40]	; (60e8 <remove_timeout+0x30>)
	return (node == list->tail) ? NULL : node->next;
    60c0:	6852      	ldr	r2, [r2, #4]
    60c2:	4290      	cmp	r0, r2
    60c4:	d009      	beq.n	60da <remove_timeout+0x22>
	if (next(t) != NULL) {
    60c6:	b143      	cbz	r3, 60da <remove_timeout+0x22>
		next(t)->dticks += t->dticks;
    60c8:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
    60cc:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
    60d0:	1912      	adds	r2, r2, r4
    60d2:	eb45 0101 	adc.w	r1, r5, r1
    60d6:	e9c3 2104 	strd	r2, r1, [r3, #16]
	sys_dnode_t *const prev = node->prev;
    60da:	6842      	ldr	r2, [r0, #4]
	prev->next = next;
    60dc:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    60de:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    60e0:	2300      	movs	r3, #0
	node->prev = NULL;
    60e2:	e9c0 3300 	strd	r3, r3, [r0]
}
    60e6:	bd30      	pop	{r4, r5, pc}
    60e8:	200000d4 	.word	0x200000d4

000060ec <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
    60ec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    60f0:	461d      	mov	r5, r3
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    60f2:	1c6b      	adds	r3, r5, #1
    60f4:	bf08      	it	eq
    60f6:	f1b2 3fff 	cmpeq.w	r2, #4294967295
{
    60fa:	4682      	mov	sl, r0
    60fc:	468b      	mov	fp, r1
    60fe:	4614      	mov	r4, r2
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    6100:	f000 80aa 	beq.w	6258 <z_add_timeout+0x16c>

#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
    6104:	6803      	ldr	r3, [r0, #0]
    6106:	b163      	cbz	r3, 6122 <z_add_timeout+0x36>
    6108:	4955      	ldr	r1, [pc, #340]	; (6260 <z_add_timeout+0x174>)
    610a:	4a56      	ldr	r2, [pc, #344]	; (6264 <z_add_timeout+0x178>)
    610c:	4856      	ldr	r0, [pc, #344]	; (6268 <z_add_timeout+0x17c>)
    610e:	235d      	movs	r3, #93	; 0x5d
    6110:	f000 fda4 	bl	6c5c <printk>
    6114:	4855      	ldr	r0, [pc, #340]	; (626c <z_add_timeout+0x180>)
    6116:	f000 fda1 	bl	6c5c <printk>
    611a:	4852      	ldr	r0, [pc, #328]	; (6264 <z_add_timeout+0x178>)
    611c:	215d      	movs	r1, #93	; 0x5d
    611e:	f000 fcc9 	bl	6ab4 <assert_post_action>
	to->fn = fn;
    6122:	f8ca b008 	str.w	fp, [sl, #8]
	__asm__ volatile(
    6126:	f04f 0320 	mov.w	r3, #32
    612a:	f3ef 8b11 	mrs	fp, BASEPRI
    612e:	f383 8812 	msr	BASEPRI_MAX, r3
    6132:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6136:	484e      	ldr	r0, [pc, #312]	; (6270 <z_add_timeout+0x184>)
    6138:	f7ff ff62 	bl	6000 <z_spin_lock_valid>
    613c:	b968      	cbnz	r0, 615a <z_add_timeout+0x6e>
    613e:	4a4d      	ldr	r2, [pc, #308]	; (6274 <z_add_timeout+0x188>)
    6140:	494d      	ldr	r1, [pc, #308]	; (6278 <z_add_timeout+0x18c>)
    6142:	4849      	ldr	r0, [pc, #292]	; (6268 <z_add_timeout+0x17c>)
    6144:	2381      	movs	r3, #129	; 0x81
    6146:	f000 fd89 	bl	6c5c <printk>
    614a:	4949      	ldr	r1, [pc, #292]	; (6270 <z_add_timeout+0x184>)
    614c:	484b      	ldr	r0, [pc, #300]	; (627c <z_add_timeout+0x190>)
    614e:	f000 fd85 	bl	6c5c <printk>
    6152:	4848      	ldr	r0, [pc, #288]	; (6274 <z_add_timeout+0x188>)
    6154:	2181      	movs	r1, #129	; 0x81
    6156:	f000 fcad 	bl	6ab4 <assert_post_action>
	z_spin_lock_set_owner(l);
    615a:	4845      	ldr	r0, [pc, #276]	; (6270 <z_add_timeout+0x184>)
    615c:	f7ff ff6e 	bl	603c <z_spin_lock_set_owner>

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
		    Z_TICK_ABS(timeout.ticks) >= 0) {
    6160:	f06f 0301 	mvn.w	r3, #1
    6164:	ebb3 0804 	subs.w	r8, r3, r4
    6168:	f04f 32ff 	mov.w	r2, #4294967295
    616c:	eb62 0905 	sbc.w	r9, r2, r5
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
    6170:	f1b8 0f00 	cmp.w	r8, #0
    6174:	f179 0100 	sbcs.w	r1, r9, #0
    6178:	db1c      	blt.n	61b4 <z_add_timeout+0xc8>
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
    617a:	4841      	ldr	r0, [pc, #260]	; (6280 <z_add_timeout+0x194>)
    617c:	e9d0 1000 	ldrd	r1, r0, [r0]
    6180:	1a5b      	subs	r3, r3, r1
    6182:	eb62 0200 	sbc.w	r2, r2, r0

			to->dticks = MAX(1, ticks);
    6186:	1b1e      	subs	r6, r3, r4
    6188:	eb62 0705 	sbc.w	r7, r2, r5
    618c:	2e01      	cmp	r6, #1
    618e:	f177 0300 	sbcs.w	r3, r7, #0
    6192:	bfbc      	itt	lt
    6194:	2601      	movlt	r6, #1
    6196:	2700      	movlt	r7, #0
    6198:	e9ca 6704 	strd	r6, r7, [sl, #16]
	return list->head == list;
    619c:	4a39      	ldr	r2, [pc, #228]	; (6284 <z_add_timeout+0x198>)
    619e:	e9d2 3600 	ldrd	r3, r6, [r2]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    61a2:	4293      	cmp	r3, r2
    61a4:	d11d      	bne.n	61e2 <z_add_timeout+0xf6>
	node->prev = tail;
    61a6:	e9ca 2600 	strd	r2, r6, [sl]
	tail->next = node;
    61aa:	f8c6 a000 	str.w	sl, [r6]
	list->tail = node;
    61ae:	f8c2 a004 	str.w	sl, [r2, #4]
}
    61b2:	e02c      	b.n	620e <z_add_timeout+0x122>
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
    61b4:	f7ff ff4a 	bl	604c <elapsed>
    61b8:	1c63      	adds	r3, r4, #1
    61ba:	9300      	str	r3, [sp, #0]
    61bc:	f145 0300 	adc.w	r3, r5, #0
    61c0:	9301      	str	r3, [sp, #4]
    61c2:	e9dd 2300 	ldrd	r2, r3, [sp]
    61c6:	1812      	adds	r2, r2, r0
    61c8:	eb43 73e0 	adc.w	r3, r3, r0, asr #31
    61cc:	e9ca 2304 	strd	r2, r3, [sl, #16]
    61d0:	e7e4      	b.n	619c <z_add_timeout+0xb0>
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
				sys_dlist_insert(&t->node, &to->node);
				break;
			}
			to->dticks -= t->dticks;
    61d2:	1be0      	subs	r0, r4, r7
    61d4:	eb65 0108 	sbc.w	r1, r5, r8
	return (node == list->tail) ? NULL : node->next;
    61d8:	42b3      	cmp	r3, r6
    61da:	e9ca 0104 	strd	r0, r1, [sl, #16]
    61de:	d0e2      	beq.n	61a6 <z_add_timeout+0xba>
    61e0:	681b      	ldr	r3, [r3, #0]
		for (t = first(); t != NULL; t = next(t)) {
    61e2:	2b00      	cmp	r3, #0
    61e4:	d0df      	beq.n	61a6 <z_add_timeout+0xba>
			if (t->dticks > to->dticks) {
    61e6:	e9d3 7804 	ldrd	r7, r8, [r3, #16]
    61ea:	e9da 4504 	ldrd	r4, r5, [sl, #16]
    61ee:	42bc      	cmp	r4, r7
    61f0:	eb75 0108 	sbcs.w	r1, r5, r8
    61f4:	daed      	bge.n	61d2 <z_add_timeout+0xe6>
				t->dticks -= to->dticks;
    61f6:	1b38      	subs	r0, r7, r4
    61f8:	eb68 0105 	sbc.w	r1, r8, r5
    61fc:	e9c3 0104 	strd	r0, r1, [r3, #16]
	sys_dnode_t *const prev = successor->prev;
    6200:	6859      	ldr	r1, [r3, #4]
	node->next = successor;
    6202:	e9ca 3100 	strd	r3, r1, [sl]
	prev->next = node;
    6206:	f8c1 a000 	str.w	sl, [r1]
	successor->prev = node;
    620a:	f8c3 a004 	str.w	sl, [r3, #4]
	return list->head == list;
    620e:	6813      	ldr	r3, [r2, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    6210:	4293      	cmp	r3, r2
    6212:	d00b      	beq.n	622c <z_add_timeout+0x140>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    6214:	459a      	cmp	sl, r3
    6216:	d109      	bne.n	622c <z_add_timeout+0x140>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
    6218:	f7ff ff22 	bl	6060 <next_timeout>

			if (next_time == 0 ||
    621c:	b118      	cbz	r0, 6226 <z_add_timeout+0x13a>
			    _current_cpu->slice_ticks != next_time) {
    621e:	4b1a      	ldr	r3, [pc, #104]	; (6288 <z_add_timeout+0x19c>)
			if (next_time == 0 ||
    6220:	691b      	ldr	r3, [r3, #16]
    6222:	4283      	cmp	r3, r0
    6224:	d002      	beq.n	622c <z_add_timeout+0x140>
				sys_clock_set_timeout(next_time, false);
    6226:	2100      	movs	r1, #0
    6228:	f7fd f912 	bl	3450 <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    622c:	4810      	ldr	r0, [pc, #64]	; (6270 <z_add_timeout+0x184>)
    622e:	f7ff fef5 	bl	601c <z_spin_unlock_valid>
    6232:	b968      	cbnz	r0, 6250 <z_add_timeout+0x164>
    6234:	4a0f      	ldr	r2, [pc, #60]	; (6274 <z_add_timeout+0x188>)
    6236:	4915      	ldr	r1, [pc, #84]	; (628c <z_add_timeout+0x1a0>)
    6238:	480b      	ldr	r0, [pc, #44]	; (6268 <z_add_timeout+0x17c>)
    623a:	23ac      	movs	r3, #172	; 0xac
    623c:	f000 fd0e 	bl	6c5c <printk>
    6240:	490b      	ldr	r1, [pc, #44]	; (6270 <z_add_timeout+0x184>)
    6242:	4813      	ldr	r0, [pc, #76]	; (6290 <z_add_timeout+0x1a4>)
    6244:	f000 fd0a 	bl	6c5c <printk>
    6248:	480a      	ldr	r0, [pc, #40]	; (6274 <z_add_timeout+0x188>)
    624a:	21ac      	movs	r1, #172	; 0xac
    624c:	f000 fc32 	bl	6ab4 <assert_post_action>
	__asm__ volatile(
    6250:	f38b 8811 	msr	BASEPRI, fp
    6254:	f3bf 8f6f 	isb	sy
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
    6258:	b003      	add	sp, #12
    625a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    625e:	bf00      	nop
    6260:	000083ac 	.word	0x000083ac
    6264:	00008388 	.word	0x00008388
    6268:	00007624 	.word	0x00007624
    626c:	000080d2 	.word	0x000080d2
    6270:	20000a08 	.word	0x20000a08
    6274:	00007891 	.word	0x00007891
    6278:	000078e3 	.word	0x000078e3
    627c:	000078f8 	.word	0x000078f8
    6280:	200002c0 	.word	0x200002c0
    6284:	200000d4 	.word	0x200000d4
    6288:	200009c4 	.word	0x200009c4
    628c:	000078b7 	.word	0x000078b7
    6290:	000078ce 	.word	0x000078ce

00006294 <z_abort_timeout>:

int z_abort_timeout(struct _timeout *to)
{
    6294:	b538      	push	{r3, r4, r5, lr}
    6296:	4604      	mov	r4, r0
	__asm__ volatile(
    6298:	f04f 0320 	mov.w	r3, #32
    629c:	f3ef 8511 	mrs	r5, BASEPRI
    62a0:	f383 8812 	msr	BASEPRI_MAX, r3
    62a4:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    62a8:	481a      	ldr	r0, [pc, #104]	; (6314 <z_abort_timeout+0x80>)
    62aa:	f7ff fea9 	bl	6000 <z_spin_lock_valid>
    62ae:	b968      	cbnz	r0, 62cc <z_abort_timeout+0x38>
    62b0:	4a19      	ldr	r2, [pc, #100]	; (6318 <z_abort_timeout+0x84>)
    62b2:	491a      	ldr	r1, [pc, #104]	; (631c <z_abort_timeout+0x88>)
    62b4:	481a      	ldr	r0, [pc, #104]	; (6320 <z_abort_timeout+0x8c>)
    62b6:	2381      	movs	r3, #129	; 0x81
    62b8:	f000 fcd0 	bl	6c5c <printk>
    62bc:	4915      	ldr	r1, [pc, #84]	; (6314 <z_abort_timeout+0x80>)
    62be:	4819      	ldr	r0, [pc, #100]	; (6324 <z_abort_timeout+0x90>)
    62c0:	f000 fccc 	bl	6c5c <printk>
    62c4:	4814      	ldr	r0, [pc, #80]	; (6318 <z_abort_timeout+0x84>)
    62c6:	2181      	movs	r1, #129	; 0x81
    62c8:	f000 fbf4 	bl	6ab4 <assert_post_action>
	z_spin_lock_set_owner(l);
    62cc:	4811      	ldr	r0, [pc, #68]	; (6314 <z_abort_timeout+0x80>)
    62ce:	f7ff feb5 	bl	603c <z_spin_lock_set_owner>
	int ret = -EINVAL;

	LOCKED(&timeout_lock) {
		if (sys_dnode_is_linked(&to->node)) {
    62d2:	6823      	ldr	r3, [r4, #0]
    62d4:	b1db      	cbz	r3, 630e <z_abort_timeout+0x7a>
			remove_timeout(to);
    62d6:	4620      	mov	r0, r4
    62d8:	f7ff feee 	bl	60b8 <remove_timeout>
			ret = 0;
    62dc:	2400      	movs	r4, #0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    62de:	480d      	ldr	r0, [pc, #52]	; (6314 <z_abort_timeout+0x80>)
    62e0:	f7ff fe9c 	bl	601c <z_spin_unlock_valid>
    62e4:	b968      	cbnz	r0, 6302 <z_abort_timeout+0x6e>
    62e6:	4a0c      	ldr	r2, [pc, #48]	; (6318 <z_abort_timeout+0x84>)
    62e8:	490f      	ldr	r1, [pc, #60]	; (6328 <z_abort_timeout+0x94>)
    62ea:	480d      	ldr	r0, [pc, #52]	; (6320 <z_abort_timeout+0x8c>)
    62ec:	23ac      	movs	r3, #172	; 0xac
    62ee:	f000 fcb5 	bl	6c5c <printk>
    62f2:	4908      	ldr	r1, [pc, #32]	; (6314 <z_abort_timeout+0x80>)
    62f4:	480d      	ldr	r0, [pc, #52]	; (632c <z_abort_timeout+0x98>)
    62f6:	f000 fcb1 	bl	6c5c <printk>
    62fa:	4807      	ldr	r0, [pc, #28]	; (6318 <z_abort_timeout+0x84>)
    62fc:	21ac      	movs	r1, #172	; 0xac
    62fe:	f000 fbd9 	bl	6ab4 <assert_post_action>
	__asm__ volatile(
    6302:	f385 8811 	msr	BASEPRI, r5
    6306:	f3bf 8f6f 	isb	sy
		}
	}

	return ret;
}
    630a:	4620      	mov	r0, r4
    630c:	bd38      	pop	{r3, r4, r5, pc}
	int ret = -EINVAL;
    630e:	f06f 0415 	mvn.w	r4, #21
    6312:	e7e4      	b.n	62de <z_abort_timeout+0x4a>
    6314:	20000a08 	.word	0x20000a08
    6318:	00007891 	.word	0x00007891
    631c:	000078e3 	.word	0x000078e3
    6320:	00007624 	.word	0x00007624
    6324:	000078f8 	.word	0x000078f8
    6328:	000078b7 	.word	0x000078b7
    632c:	000078ce 	.word	0x000078ce

00006330 <z_get_next_timeout_expiry>:

	return ticks;
}

int32_t z_get_next_timeout_expiry(void)
{
    6330:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    6332:	f04f 0320 	mov.w	r3, #32
    6336:	f3ef 8511 	mrs	r5, BASEPRI
    633a:	f383 8812 	msr	BASEPRI_MAX, r3
    633e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6342:	4818      	ldr	r0, [pc, #96]	; (63a4 <z_get_next_timeout_expiry+0x74>)
    6344:	f7ff fe5c 	bl	6000 <z_spin_lock_valid>
    6348:	b968      	cbnz	r0, 6366 <z_get_next_timeout_expiry+0x36>
    634a:	4a17      	ldr	r2, [pc, #92]	; (63a8 <z_get_next_timeout_expiry+0x78>)
    634c:	4917      	ldr	r1, [pc, #92]	; (63ac <z_get_next_timeout_expiry+0x7c>)
    634e:	4818      	ldr	r0, [pc, #96]	; (63b0 <z_get_next_timeout_expiry+0x80>)
    6350:	2381      	movs	r3, #129	; 0x81
    6352:	f000 fc83 	bl	6c5c <printk>
    6356:	4913      	ldr	r1, [pc, #76]	; (63a4 <z_get_next_timeout_expiry+0x74>)
    6358:	4816      	ldr	r0, [pc, #88]	; (63b4 <z_get_next_timeout_expiry+0x84>)
    635a:	f000 fc7f 	bl	6c5c <printk>
    635e:	4812      	ldr	r0, [pc, #72]	; (63a8 <z_get_next_timeout_expiry+0x78>)
    6360:	2181      	movs	r1, #129	; 0x81
    6362:	f000 fba7 	bl	6ab4 <assert_post_action>
	z_spin_lock_set_owner(l);
    6366:	480f      	ldr	r0, [pc, #60]	; (63a4 <z_get_next_timeout_expiry+0x74>)
    6368:	f7ff fe68 	bl	603c <z_spin_lock_set_owner>
	int32_t ret = (int32_t) K_TICKS_FOREVER;

	LOCKED(&timeout_lock) {
		ret = next_timeout();
    636c:	f7ff fe78 	bl	6060 <next_timeout>
    6370:	4604      	mov	r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6372:	480c      	ldr	r0, [pc, #48]	; (63a4 <z_get_next_timeout_expiry+0x74>)
    6374:	f7ff fe52 	bl	601c <z_spin_unlock_valid>
    6378:	b968      	cbnz	r0, 6396 <z_get_next_timeout_expiry+0x66>
    637a:	4a0b      	ldr	r2, [pc, #44]	; (63a8 <z_get_next_timeout_expiry+0x78>)
    637c:	490e      	ldr	r1, [pc, #56]	; (63b8 <z_get_next_timeout_expiry+0x88>)
    637e:	480c      	ldr	r0, [pc, #48]	; (63b0 <z_get_next_timeout_expiry+0x80>)
    6380:	23ac      	movs	r3, #172	; 0xac
    6382:	f000 fc6b 	bl	6c5c <printk>
    6386:	4907      	ldr	r1, [pc, #28]	; (63a4 <z_get_next_timeout_expiry+0x74>)
    6388:	480c      	ldr	r0, [pc, #48]	; (63bc <z_get_next_timeout_expiry+0x8c>)
    638a:	f000 fc67 	bl	6c5c <printk>
    638e:	4806      	ldr	r0, [pc, #24]	; (63a8 <z_get_next_timeout_expiry+0x78>)
    6390:	21ac      	movs	r1, #172	; 0xac
    6392:	f000 fb8f 	bl	6ab4 <assert_post_action>
	__asm__ volatile(
    6396:	f385 8811 	msr	BASEPRI, r5
    639a:	f3bf 8f6f 	isb	sy
	}
	return ret;
}
    639e:	4620      	mov	r0, r4
    63a0:	bd38      	pop	{r3, r4, r5, pc}
    63a2:	bf00      	nop
    63a4:	20000a08 	.word	0x20000a08
    63a8:	00007891 	.word	0x00007891
    63ac:	000078e3 	.word	0x000078e3
    63b0:	00007624 	.word	0x00007624
    63b4:	000078f8 	.word	0x000078f8
    63b8:	000078b7 	.word	0x000078b7
    63bc:	000078ce 	.word	0x000078ce

000063c0 <z_set_timeout_expiry>:

void z_set_timeout_expiry(int32_t ticks, bool is_idle)
{
    63c0:	b570      	push	{r4, r5, r6, lr}
    63c2:	4604      	mov	r4, r0
    63c4:	460d      	mov	r5, r1
	__asm__ volatile(
    63c6:	f04f 0320 	mov.w	r3, #32
    63ca:	f3ef 8611 	mrs	r6, BASEPRI
    63ce:	f383 8812 	msr	BASEPRI_MAX, r3
    63d2:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    63d6:	481b      	ldr	r0, [pc, #108]	; (6444 <z_set_timeout_expiry+0x84>)
    63d8:	f7ff fe12 	bl	6000 <z_spin_lock_valid>
    63dc:	b968      	cbnz	r0, 63fa <z_set_timeout_expiry+0x3a>
    63de:	4a1a      	ldr	r2, [pc, #104]	; (6448 <z_set_timeout_expiry+0x88>)
    63e0:	491a      	ldr	r1, [pc, #104]	; (644c <z_set_timeout_expiry+0x8c>)
    63e2:	481b      	ldr	r0, [pc, #108]	; (6450 <z_set_timeout_expiry+0x90>)
    63e4:	2381      	movs	r3, #129	; 0x81
    63e6:	f000 fc39 	bl	6c5c <printk>
    63ea:	4916      	ldr	r1, [pc, #88]	; (6444 <z_set_timeout_expiry+0x84>)
    63ec:	4819      	ldr	r0, [pc, #100]	; (6454 <z_set_timeout_expiry+0x94>)
    63ee:	f000 fc35 	bl	6c5c <printk>
    63f2:	4815      	ldr	r0, [pc, #84]	; (6448 <z_set_timeout_expiry+0x88>)
    63f4:	2181      	movs	r1, #129	; 0x81
    63f6:	f000 fb5d 	bl	6ab4 <assert_post_action>
	z_spin_lock_set_owner(l);
    63fa:	4812      	ldr	r0, [pc, #72]	; (6444 <z_set_timeout_expiry+0x84>)
    63fc:	f7ff fe1e 	bl	603c <z_spin_lock_set_owner>
	LOCKED(&timeout_lock) {
		int next_to = next_timeout();
    6400:	f7ff fe2e 	bl	6060 <next_timeout>
		 * SMP can't use this optimization though: we don't
		 * know when context switches happen until interrupt
		 * exit and so can't get the timeslicing clamp folded
		 * in.
		 */
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
    6404:	2801      	cmp	r0, #1
    6406:	dd05      	ble.n	6414 <z_set_timeout_expiry+0x54>
    6408:	42a0      	cmp	r0, r4
    640a:	db03      	blt.n	6414 <z_set_timeout_expiry+0x54>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
    640c:	4629      	mov	r1, r5
    640e:	4620      	mov	r0, r4
    6410:	f7fd f81e 	bl	3450 <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6414:	480b      	ldr	r0, [pc, #44]	; (6444 <z_set_timeout_expiry+0x84>)
    6416:	f7ff fe01 	bl	601c <z_spin_unlock_valid>
    641a:	b968      	cbnz	r0, 6438 <z_set_timeout_expiry+0x78>
    641c:	4a0a      	ldr	r2, [pc, #40]	; (6448 <z_set_timeout_expiry+0x88>)
    641e:	490e      	ldr	r1, [pc, #56]	; (6458 <z_set_timeout_expiry+0x98>)
    6420:	480b      	ldr	r0, [pc, #44]	; (6450 <z_set_timeout_expiry+0x90>)
    6422:	23ac      	movs	r3, #172	; 0xac
    6424:	f000 fc1a 	bl	6c5c <printk>
    6428:	4906      	ldr	r1, [pc, #24]	; (6444 <z_set_timeout_expiry+0x84>)
    642a:	480c      	ldr	r0, [pc, #48]	; (645c <z_set_timeout_expiry+0x9c>)
    642c:	f000 fc16 	bl	6c5c <printk>
    6430:	4805      	ldr	r0, [pc, #20]	; (6448 <z_set_timeout_expiry+0x88>)
    6432:	21ac      	movs	r1, #172	; 0xac
    6434:	f000 fb3e 	bl	6ab4 <assert_post_action>
	__asm__ volatile(
    6438:	f386 8811 	msr	BASEPRI, r6
    643c:	f3bf 8f6f 	isb	sy
		}
	}
}
    6440:	bd70      	pop	{r4, r5, r6, pc}
    6442:	bf00      	nop
    6444:	20000a08 	.word	0x20000a08
    6448:	00007891 	.word	0x00007891
    644c:	000078e3 	.word	0x000078e3
    6450:	00007624 	.word	0x00007624
    6454:	000078f8 	.word	0x000078f8
    6458:	000078b7 	.word	0x000078b7
    645c:	000078ce 	.word	0x000078ce

00006460 <sys_clock_announce>:

void sys_clock_announce(int32_t ticks)
{
    6460:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6464:	4604      	mov	r4, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
    6466:	f7fe fd41 	bl	4eec <z_time_slice>
	__asm__ volatile(
    646a:	f04f 0320 	mov.w	r3, #32
    646e:	f3ef 8711 	mrs	r7, BASEPRI
    6472:	f383 8812 	msr	BASEPRI_MAX, r3
    6476:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    647a:	4855      	ldr	r0, [pc, #340]	; (65d0 <sys_clock_announce+0x170>)
    647c:	f7ff fdc0 	bl	6000 <z_spin_lock_valid>
    6480:	b968      	cbnz	r0, 649e <sys_clock_announce+0x3e>
    6482:	4a54      	ldr	r2, [pc, #336]	; (65d4 <sys_clock_announce+0x174>)
    6484:	4954      	ldr	r1, [pc, #336]	; (65d8 <sys_clock_announce+0x178>)
    6486:	4855      	ldr	r0, [pc, #340]	; (65dc <sys_clock_announce+0x17c>)
    6488:	2381      	movs	r3, #129	; 0x81
    648a:	f000 fbe7 	bl	6c5c <printk>
    648e:	4950      	ldr	r1, [pc, #320]	; (65d0 <sys_clock_announce+0x170>)
    6490:	4853      	ldr	r0, [pc, #332]	; (65e0 <sys_clock_announce+0x180>)
    6492:	f000 fbe3 	bl	6c5c <printk>
    6496:	484f      	ldr	r0, [pc, #316]	; (65d4 <sys_clock_announce+0x174>)
    6498:	2181      	movs	r1, #129	; 0x81
    649a:	f000 fb0b 	bl	6ab4 <assert_post_action>
#endif

	k_spinlock_key_t key = k_spin_lock(&timeout_lock);

	announce_remaining = ticks;
    649e:	4d51      	ldr	r5, [pc, #324]	; (65e4 <sys_clock_announce+0x184>)
    64a0:	4e51      	ldr	r6, [pc, #324]	; (65e8 <sys_clock_announce+0x188>)
	z_spin_lock_set_owner(l);
    64a2:	484b      	ldr	r0, [pc, #300]	; (65d0 <sys_clock_announce+0x170>)
	return list->head == list;
    64a4:	f8df a14c 	ldr.w	sl, [pc, #332]	; 65f4 <sys_clock_announce+0x194>
    64a8:	f7ff fdc8 	bl	603c <z_spin_lock_set_owner>
    64ac:	46b3      	mov	fp, r6
    64ae:	602c      	str	r4, [r5, #0]
    64b0:	e9d6 2300 	ldrd	r2, r3, [r6]
    64b4:	f8d5 c000 	ldr.w	ip, [r5]
    64b8:	f8da 4000 	ldr.w	r4, [sl]
    64bc:	e9cd 2300 	strd	r2, r3, [sp]
    64c0:	4662      	mov	r2, ip
    64c2:	17d3      	asrs	r3, r2, #31
	return sys_dlist_is_empty(list) ? NULL : list->head;
    64c4:	4554      	cmp	r4, sl
    64c6:	46e0      	mov	r8, ip
    64c8:	4699      	mov	r9, r3
    64ca:	d00c      	beq.n	64e6 <sys_clock_announce+0x86>

	while (first() != NULL && first()->dticks <= announce_remaining) {
    64cc:	b15c      	cbz	r4, 64e6 <sys_clock_announce+0x86>
    64ce:	e9d4 1204 	ldrd	r1, r2, [r4, #16]
    64d2:	458c      	cmp	ip, r1
    64d4:	eb79 0302 	sbcs.w	r3, r9, r2
    64d8:	da2e      	bge.n	6538 <sys_clock_announce+0xd8>
		t->fn(t);
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
    64da:	ebb1 000c 	subs.w	r0, r1, ip
    64de:	eb62 0109 	sbc.w	r1, r2, r9
    64e2:	e9c4 0104 	strd	r0, r1, [r4, #16]
	}

	curr_tick += announce_remaining;
    64e6:	9a00      	ldr	r2, [sp, #0]
    64e8:	9901      	ldr	r1, [sp, #4]
    64ea:	eb18 0202 	adds.w	r2, r8, r2
    64ee:	464b      	mov	r3, r9
    64f0:	eb43 0101 	adc.w	r1, r3, r1
	announce_remaining = 0;
    64f4:	2400      	movs	r4, #0
	curr_tick += announce_remaining;
    64f6:	e9cb 2100 	strd	r2, r1, [fp]
	announce_remaining = 0;
    64fa:	602c      	str	r4, [r5, #0]

	sys_clock_set_timeout(next_timeout(), false);
    64fc:	f7ff fdb0 	bl	6060 <next_timeout>
    6500:	4621      	mov	r1, r4
    6502:	f7fc ffa5 	bl	3450 <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6506:	4832      	ldr	r0, [pc, #200]	; (65d0 <sys_clock_announce+0x170>)
    6508:	f7ff fd88 	bl	601c <z_spin_unlock_valid>
    650c:	b968      	cbnz	r0, 652a <sys_clock_announce+0xca>
    650e:	4a31      	ldr	r2, [pc, #196]	; (65d4 <sys_clock_announce+0x174>)
    6510:	4936      	ldr	r1, [pc, #216]	; (65ec <sys_clock_announce+0x18c>)
    6512:	4832      	ldr	r0, [pc, #200]	; (65dc <sys_clock_announce+0x17c>)
    6514:	23ac      	movs	r3, #172	; 0xac
    6516:	f000 fba1 	bl	6c5c <printk>
    651a:	492d      	ldr	r1, [pc, #180]	; (65d0 <sys_clock_announce+0x170>)
    651c:	4834      	ldr	r0, [pc, #208]	; (65f0 <sys_clock_announce+0x190>)
    651e:	f000 fb9d 	bl	6c5c <printk>
    6522:	482c      	ldr	r0, [pc, #176]	; (65d4 <sys_clock_announce+0x174>)
    6524:	21ac      	movs	r1, #172	; 0xac
    6526:	f000 fac5 	bl	6ab4 <assert_post_action>
	__asm__ volatile(
    652a:	f387 8811 	msr	BASEPRI, r7
    652e:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    6532:	b003      	add	sp, #12
    6534:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		curr_tick += dt;
    6538:	e9dd 8900 	ldrd	r8, r9, [sp]
		announce_remaining -= dt;
    653c:	ebac 0001 	sub.w	r0, ip, r1
		curr_tick += dt;
    6540:	eb18 0801 	adds.w	r8, r8, r1
		t->dticks = 0;
    6544:	f04f 0200 	mov.w	r2, #0
    6548:	f04f 0300 	mov.w	r3, #0
		curr_tick += dt;
    654c:	eb49 79e1 	adc.w	r9, r9, r1, asr #31
		announce_remaining -= dt;
    6550:	6028      	str	r0, [r5, #0]
		t->dticks = 0;
    6552:	e9c4 2304 	strd	r2, r3, [r4, #16]
		remove_timeout(t);
    6556:	4620      	mov	r0, r4
		curr_tick += dt;
    6558:	e9c6 8900 	strd	r8, r9, [r6]
		remove_timeout(t);
    655c:	f7ff fdac 	bl	60b8 <remove_timeout>
    6560:	481b      	ldr	r0, [pc, #108]	; (65d0 <sys_clock_announce+0x170>)
    6562:	f7ff fd5b 	bl	601c <z_spin_unlock_valid>
    6566:	b968      	cbnz	r0, 6584 <sys_clock_announce+0x124>
    6568:	4a1a      	ldr	r2, [pc, #104]	; (65d4 <sys_clock_announce+0x174>)
    656a:	4920      	ldr	r1, [pc, #128]	; (65ec <sys_clock_announce+0x18c>)
    656c:	481b      	ldr	r0, [pc, #108]	; (65dc <sys_clock_announce+0x17c>)
    656e:	23ac      	movs	r3, #172	; 0xac
    6570:	f000 fb74 	bl	6c5c <printk>
    6574:	4916      	ldr	r1, [pc, #88]	; (65d0 <sys_clock_announce+0x170>)
    6576:	481e      	ldr	r0, [pc, #120]	; (65f0 <sys_clock_announce+0x190>)
    6578:	f000 fb70 	bl	6c5c <printk>
    657c:	4815      	ldr	r0, [pc, #84]	; (65d4 <sys_clock_announce+0x174>)
    657e:	21ac      	movs	r1, #172	; 0xac
    6580:	f000 fa98 	bl	6ab4 <assert_post_action>
    6584:	f387 8811 	msr	BASEPRI, r7
    6588:	f3bf 8f6f 	isb	sy
		t->fn(t);
    658c:	68a3      	ldr	r3, [r4, #8]
    658e:	4620      	mov	r0, r4
    6590:	4798      	blx	r3
	__asm__ volatile(
    6592:	f04f 0320 	mov.w	r3, #32
    6596:	f3ef 8711 	mrs	r7, BASEPRI
    659a:	f383 8812 	msr	BASEPRI_MAX, r3
    659e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    65a2:	480b      	ldr	r0, [pc, #44]	; (65d0 <sys_clock_announce+0x170>)
    65a4:	f7ff fd2c 	bl	6000 <z_spin_lock_valid>
    65a8:	b968      	cbnz	r0, 65c6 <sys_clock_announce+0x166>
    65aa:	4a0a      	ldr	r2, [pc, #40]	; (65d4 <sys_clock_announce+0x174>)
    65ac:	490a      	ldr	r1, [pc, #40]	; (65d8 <sys_clock_announce+0x178>)
    65ae:	480b      	ldr	r0, [pc, #44]	; (65dc <sys_clock_announce+0x17c>)
    65b0:	2381      	movs	r3, #129	; 0x81
    65b2:	f000 fb53 	bl	6c5c <printk>
    65b6:	4906      	ldr	r1, [pc, #24]	; (65d0 <sys_clock_announce+0x170>)
    65b8:	4809      	ldr	r0, [pc, #36]	; (65e0 <sys_clock_announce+0x180>)
    65ba:	f000 fb4f 	bl	6c5c <printk>
    65be:	4805      	ldr	r0, [pc, #20]	; (65d4 <sys_clock_announce+0x174>)
    65c0:	2181      	movs	r1, #129	; 0x81
    65c2:	f000 fa77 	bl	6ab4 <assert_post_action>
	z_spin_lock_set_owner(l);
    65c6:	4802      	ldr	r0, [pc, #8]	; (65d0 <sys_clock_announce+0x170>)
    65c8:	f7ff fd38 	bl	603c <z_spin_lock_set_owner>
	return k;
    65cc:	e770      	b.n	64b0 <sys_clock_announce+0x50>
    65ce:	bf00      	nop
    65d0:	20000a08 	.word	0x20000a08
    65d4:	00007891 	.word	0x00007891
    65d8:	000078e3 	.word	0x000078e3
    65dc:	00007624 	.word	0x00007624
    65e0:	000078f8 	.word	0x000078f8
    65e4:	20000a04 	.word	0x20000a04
    65e8:	200002c0 	.word	0x200002c0
    65ec:	000078b7 	.word	0x000078b7
    65f0:	000078ce 	.word	0x000078ce
    65f4:	200000d4 	.word	0x200000d4

000065f8 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
    65f8:	b570      	push	{r4, r5, r6, lr}
    65fa:	f04f 0320 	mov.w	r3, #32
    65fe:	f3ef 8611 	mrs	r6, BASEPRI
    6602:	f383 8812 	msr	BASEPRI_MAX, r3
    6606:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    660a:	481b      	ldr	r0, [pc, #108]	; (6678 <sys_clock_tick_get+0x80>)
    660c:	f7ff fcf8 	bl	6000 <z_spin_lock_valid>
    6610:	b968      	cbnz	r0, 662e <sys_clock_tick_get+0x36>
    6612:	4a1a      	ldr	r2, [pc, #104]	; (667c <sys_clock_tick_get+0x84>)
    6614:	491a      	ldr	r1, [pc, #104]	; (6680 <sys_clock_tick_get+0x88>)
    6616:	481b      	ldr	r0, [pc, #108]	; (6684 <sys_clock_tick_get+0x8c>)
    6618:	2381      	movs	r3, #129	; 0x81
    661a:	f000 fb1f 	bl	6c5c <printk>
    661e:	4916      	ldr	r1, [pc, #88]	; (6678 <sys_clock_tick_get+0x80>)
    6620:	4819      	ldr	r0, [pc, #100]	; (6688 <sys_clock_tick_get+0x90>)
    6622:	f000 fb1b 	bl	6c5c <printk>
    6626:	4815      	ldr	r0, [pc, #84]	; (667c <sys_clock_tick_get+0x84>)
    6628:	2181      	movs	r1, #129	; 0x81
    662a:	f000 fa43 	bl	6ab4 <assert_post_action>
	z_spin_lock_set_owner(l);
    662e:	4812      	ldr	r0, [pc, #72]	; (6678 <sys_clock_tick_get+0x80>)
    6630:	f7ff fd04 	bl	603c <z_spin_lock_set_owner>
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
		t = curr_tick + sys_clock_elapsed();
    6634:	f7fc ff3c 	bl	34b0 <sys_clock_elapsed>
    6638:	4b14      	ldr	r3, [pc, #80]	; (668c <sys_clock_tick_get+0x94>)
    663a:	e9d3 4500 	ldrd	r4, r5, [r3]
    663e:	1824      	adds	r4, r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6640:	480d      	ldr	r0, [pc, #52]	; (6678 <sys_clock_tick_get+0x80>)
    6642:	f145 0500 	adc.w	r5, r5, #0
    6646:	f7ff fce9 	bl	601c <z_spin_unlock_valid>
    664a:	b968      	cbnz	r0, 6668 <sys_clock_tick_get+0x70>
    664c:	4a0b      	ldr	r2, [pc, #44]	; (667c <sys_clock_tick_get+0x84>)
    664e:	4910      	ldr	r1, [pc, #64]	; (6690 <sys_clock_tick_get+0x98>)
    6650:	480c      	ldr	r0, [pc, #48]	; (6684 <sys_clock_tick_get+0x8c>)
    6652:	23ac      	movs	r3, #172	; 0xac
    6654:	f000 fb02 	bl	6c5c <printk>
    6658:	4907      	ldr	r1, [pc, #28]	; (6678 <sys_clock_tick_get+0x80>)
    665a:	480e      	ldr	r0, [pc, #56]	; (6694 <sys_clock_tick_get+0x9c>)
    665c:	f000 fafe 	bl	6c5c <printk>
    6660:	4806      	ldr	r0, [pc, #24]	; (667c <sys_clock_tick_get+0x84>)
    6662:	21ac      	movs	r1, #172	; 0xac
    6664:	f000 fa26 	bl	6ab4 <assert_post_action>
	__asm__ volatile(
    6668:	f386 8811 	msr	BASEPRI, r6
    666c:	f3bf 8f6f 	isb	sy
	}
	return t;
}
    6670:	4620      	mov	r0, r4
    6672:	4629      	mov	r1, r5
    6674:	bd70      	pop	{r4, r5, r6, pc}
    6676:	bf00      	nop
    6678:	20000a08 	.word	0x20000a08
    667c:	00007891 	.word	0x00007891
    6680:	000078e3 	.word	0x000078e3
    6684:	00007624 	.word	0x00007624
    6688:	000078f8 	.word	0x000078f8
    668c:	200002c0 	.word	0x200002c0
    6690:	000078b7 	.word	0x000078b7
    6694:	000078ce 	.word	0x000078ce

00006698 <z_data_copy>:
 * This routine copies the data section from ROM to RAM.
 *
 * @return N/A
 */
void z_data_copy(void)
{
    6698:	b508      	push	{r3, lr}
	(void)memcpy(&__data_region_start, &__data_region_load_start,
		 __data_region_end - __data_region_start);
    669a:	4806      	ldr	r0, [pc, #24]	; (66b4 <z_data_copy+0x1c>)
	(void)memcpy(&__data_region_start, &__data_region_load_start,
    669c:	4a06      	ldr	r2, [pc, #24]	; (66b8 <z_data_copy+0x20>)
    669e:	4907      	ldr	r1, [pc, #28]	; (66bc <z_data_copy+0x24>)
    66a0:	1a12      	subs	r2, r2, r0
    66a2:	f000 fb33 	bl	6d0c <memcpy>
#else
	(void)memcpy(&_app_smem_start, &_app_smem_rom_start,
		 _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    66a6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	(void)memcpy(&__ramfunc_start, &__ramfunc_load_start,
    66aa:	4a05      	ldr	r2, [pc, #20]	; (66c0 <z_data_copy+0x28>)
    66ac:	4905      	ldr	r1, [pc, #20]	; (66c4 <z_data_copy+0x2c>)
    66ae:	4806      	ldr	r0, [pc, #24]	; (66c8 <z_data_copy+0x30>)
    66b0:	f000 bb2c 	b.w	6d0c <memcpy>
    66b4:	20000000 	.word	0x20000000
    66b8:	200001a0 	.word	0x200001a0
    66bc:	00008404 	.word	0x00008404
    66c0:	00000000 	.word	0x00000000
    66c4:	00008404 	.word	0x00008404
    66c8:	20000000 	.word	0x20000000

000066cc <boot_banner>:
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
    66cc:	4a02      	ldr	r2, [pc, #8]	; (66d8 <boot_banner+0xc>)
    66ce:	4903      	ldr	r1, [pc, #12]	; (66dc <boot_banner+0x10>)
    66d0:	4803      	ldr	r0, [pc, #12]	; (66e0 <boot_banner+0x14>)
    66d2:	f000 bac3 	b.w	6c5c <printk>
    66d6:	bf00      	nop
    66d8:	000080d4 	.word	0x000080d4
    66dc:	000083cc 	.word	0x000083cc
    66e0:	000083db 	.word	0x000083db

000066e4 <nrf_cc3xx_platform_init_no_rng>:
    66e4:	b510      	push	{r4, lr}
    66e6:	4c0a      	ldr	r4, [pc, #40]	; (6710 <nrf_cc3xx_platform_init_no_rng+0x2c>)
    66e8:	6823      	ldr	r3, [r4, #0]
    66ea:	b11b      	cbz	r3, 66f4 <nrf_cc3xx_platform_init_no_rng+0x10>
    66ec:	2301      	movs	r3, #1
    66ee:	6023      	str	r3, [r4, #0]
    66f0:	2000      	movs	r0, #0
    66f2:	bd10      	pop	{r4, pc}
    66f4:	f000 f8d6 	bl	68a4 <CC_LibInitNoRng>
    66f8:	2800      	cmp	r0, #0
    66fa:	d0f7      	beq.n	66ec <nrf_cc3xx_platform_init_no_rng+0x8>
    66fc:	3801      	subs	r0, #1
    66fe:	2806      	cmp	r0, #6
    6700:	d803      	bhi.n	670a <nrf_cc3xx_platform_init_no_rng+0x26>
    6702:	4b04      	ldr	r3, [pc, #16]	; (6714 <nrf_cc3xx_platform_init_no_rng+0x30>)
    6704:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    6708:	bd10      	pop	{r4, pc}
    670a:	4803      	ldr	r0, [pc, #12]	; (6718 <nrf_cc3xx_platform_init_no_rng+0x34>)
    670c:	bd10      	pop	{r4, pc}
    670e:	bf00      	nop
    6710:	20000a0c 	.word	0x20000a0c
    6714:	00007534 	.word	0x00007534
    6718:	ffff8ffe 	.word	0xffff8ffe

0000671c <nrf_cc3xx_platform_abort>:
    671c:	f3bf 8f4f 	dsb	sy
    6720:	4905      	ldr	r1, [pc, #20]	; (6738 <nrf_cc3xx_platform_abort+0x1c>)
    6722:	4b06      	ldr	r3, [pc, #24]	; (673c <nrf_cc3xx_platform_abort+0x20>)
    6724:	68ca      	ldr	r2, [r1, #12]
    6726:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    672a:	4313      	orrs	r3, r2
    672c:	60cb      	str	r3, [r1, #12]
    672e:	f3bf 8f4f 	dsb	sy
    6732:	bf00      	nop
    6734:	e7fd      	b.n	6732 <nrf_cc3xx_platform_abort+0x16>
    6736:	bf00      	nop
    6738:	e000ed00 	.word	0xe000ed00
    673c:	05fa0004 	.word	0x05fa0004

00006740 <CC_PalAbort>:
    6740:	b4f0      	push	{r4, r5, r6, r7}
    6742:	4f09      	ldr	r7, [pc, #36]	; (6768 <CC_PalAbort+0x28>)
    6744:	4e09      	ldr	r6, [pc, #36]	; (676c <CC_PalAbort+0x2c>)
    6746:	4c0a      	ldr	r4, [pc, #40]	; (6770 <CC_PalAbort+0x30>)
    6748:	4a0a      	ldr	r2, [pc, #40]	; (6774 <CC_PalAbort+0x34>)
    674a:	4d0b      	ldr	r5, [pc, #44]	; (6778 <CC_PalAbort+0x38>)
    674c:	490b      	ldr	r1, [pc, #44]	; (677c <CC_PalAbort+0x3c>)
    674e:	f04f 33fe 	mov.w	r3, #4278124286	; 0xfefefefe
    6752:	603b      	str	r3, [r7, #0]
    6754:	6852      	ldr	r2, [r2, #4]
    6756:	6033      	str	r3, [r6, #0]
    6758:	6023      	str	r3, [r4, #0]
    675a:	2400      	movs	r4, #0
    675c:	602b      	str	r3, [r5, #0]
    675e:	f8c1 4500 	str.w	r4, [r1, #1280]	; 0x500
    6762:	bcf0      	pop	{r4, r5, r6, r7}
    6764:	4710      	bx	r2
    6766:	bf00      	nop
    6768:	5002b400 	.word	0x5002b400
    676c:	5002b404 	.word	0x5002b404
    6770:	5002b408 	.word	0x5002b408
    6774:	200000dc 	.word	0x200000dc
    6778:	5002b40c 	.word	0x5002b40c
    677c:	5002a000 	.word	0x5002a000

00006780 <nrf_cc3xx_platform_set_abort>:
    6780:	e9d0 1200 	ldrd	r1, r2, [r0]
    6784:	4b01      	ldr	r3, [pc, #4]	; (678c <nrf_cc3xx_platform_set_abort+0xc>)
    6786:	e9c3 1200 	strd	r1, r2, [r3]
    678a:	4770      	bx	lr
    678c:	200000dc 	.word	0x200000dc

00006790 <mutex_free>:
    6790:	b510      	push	{r4, lr}
    6792:	4604      	mov	r4, r0
    6794:	b130      	cbz	r0, 67a4 <mutex_free+0x14>
    6796:	6863      	ldr	r3, [r4, #4]
    6798:	06db      	lsls	r3, r3, #27
    679a:	d502      	bpl.n	67a2 <mutex_free+0x12>
    679c:	2300      	movs	r3, #0
    679e:	6023      	str	r3, [r4, #0]
    67a0:	6063      	str	r3, [r4, #4]
    67a2:	bd10      	pop	{r4, pc}
    67a4:	4b02      	ldr	r3, [pc, #8]	; (67b0 <mutex_free+0x20>)
    67a6:	4803      	ldr	r0, [pc, #12]	; (67b4 <mutex_free+0x24>)
    67a8:	685b      	ldr	r3, [r3, #4]
    67aa:	4798      	blx	r3
    67ac:	e7f3      	b.n	6796 <mutex_free+0x6>
    67ae:	bf00      	nop
    67b0:	200000dc 	.word	0x200000dc
    67b4:	00007550 	.word	0x00007550

000067b8 <mutex_unlock>:
    67b8:	b168      	cbz	r0, 67d6 <mutex_unlock+0x1e>
    67ba:	6843      	ldr	r3, [r0, #4]
    67bc:	b13b      	cbz	r3, 67ce <mutex_unlock+0x16>
    67be:	06db      	lsls	r3, r3, #27
    67c0:	d507      	bpl.n	67d2 <mutex_unlock+0x1a>
    67c2:	f3bf 8f5f 	dmb	sy
    67c6:	2300      	movs	r3, #0
    67c8:	6003      	str	r3, [r0, #0]
    67ca:	4618      	mov	r0, r3
    67cc:	4770      	bx	lr
    67ce:	4803      	ldr	r0, [pc, #12]	; (67dc <mutex_unlock+0x24>)
    67d0:	4770      	bx	lr
    67d2:	4803      	ldr	r0, [pc, #12]	; (67e0 <mutex_unlock+0x28>)
    67d4:	4770      	bx	lr
    67d6:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    67da:	4770      	bx	lr
    67dc:	ffff8fea 	.word	0xffff8fea
    67e0:	ffff8fe9 	.word	0xffff8fe9

000067e4 <mutex_init>:
    67e4:	b510      	push	{r4, lr}
    67e6:	4604      	mov	r4, r0
    67e8:	b120      	cbz	r0, 67f4 <mutex_init+0x10>
    67ea:	2200      	movs	r2, #0
    67ec:	2311      	movs	r3, #17
    67ee:	6022      	str	r2, [r4, #0]
    67f0:	6063      	str	r3, [r4, #4]
    67f2:	bd10      	pop	{r4, pc}
    67f4:	4801      	ldr	r0, [pc, #4]	; (67fc <mutex_init+0x18>)
    67f6:	f7ff ffa3 	bl	6740 <CC_PalAbort>
    67fa:	e7f6      	b.n	67ea <mutex_init+0x6>
    67fc:	00007578 	.word	0x00007578

00006800 <mutex_lock>:
    6800:	b1c0      	cbz	r0, 6834 <mutex_lock+0x34>
    6802:	6843      	ldr	r3, [r0, #4]
    6804:	b1a3      	cbz	r3, 6830 <mutex_lock+0x30>
    6806:	06db      	lsls	r3, r3, #27
    6808:	d510      	bpl.n	682c <mutex_lock+0x2c>
    680a:	2201      	movs	r2, #1
    680c:	f3bf 8f5b 	dmb	ish
    6810:	e850 3f00 	ldrex	r3, [r0]
    6814:	e840 2100 	strex	r1, r2, [r0]
    6818:	2900      	cmp	r1, #0
    681a:	d1f9      	bne.n	6810 <mutex_lock+0x10>
    681c:	f3bf 8f5b 	dmb	ish
    6820:	2b01      	cmp	r3, #1
    6822:	d0f3      	beq.n	680c <mutex_lock+0xc>
    6824:	f3bf 8f5f 	dmb	sy
    6828:	2000      	movs	r0, #0
    682a:	4770      	bx	lr
    682c:	4803      	ldr	r0, [pc, #12]	; (683c <mutex_lock+0x3c>)
    682e:	4770      	bx	lr
    6830:	4803      	ldr	r0, [pc, #12]	; (6840 <mutex_lock+0x40>)
    6832:	4770      	bx	lr
    6834:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    6838:	4770      	bx	lr
    683a:	bf00      	nop
    683c:	ffff8fe9 	.word	0xffff8fe9
    6840:	ffff8fea 	.word	0xffff8fea

00006844 <nrf_cc3xx_platform_set_mutexes>:
    6844:	b570      	push	{r4, r5, r6, lr}
    6846:	e9d0 2300 	ldrd	r2, r3, [r0]
    684a:	4c13      	ldr	r4, [pc, #76]	; (6898 <nrf_cc3xx_platform_set_mutexes+0x54>)
    684c:	4d13      	ldr	r5, [pc, #76]	; (689c <nrf_cc3xx_platform_set_mutexes+0x58>)
    684e:	e9c4 2300 	strd	r2, r3, [r4]
    6852:	e9d0 6302 	ldrd	r6, r3, [r0, #8]
    6856:	e9c4 6302 	strd	r6, r3, [r4, #8]
    685a:	4b11      	ldr	r3, [pc, #68]	; (68a0 <nrf_cc3xx_platform_set_mutexes+0x5c>)
    685c:	6808      	ldr	r0, [r1, #0]
    685e:	6018      	str	r0, [r3, #0]
    6860:	6848      	ldr	r0, [r1, #4]
    6862:	6058      	str	r0, [r3, #4]
    6864:	6888      	ldr	r0, [r1, #8]
    6866:	6098      	str	r0, [r3, #8]
    6868:	e9d1 6003 	ldrd	r6, r0, [r1, #12]
    686c:	f8d5 1114 	ldr.w	r1, [r5, #276]	; 0x114
    6870:	60de      	str	r6, [r3, #12]
    6872:	6118      	str	r0, [r3, #16]
    6874:	06cb      	lsls	r3, r1, #27
    6876:	d50d      	bpl.n	6894 <nrf_cc3xx_platform_set_mutexes+0x50>
    6878:	2300      	movs	r3, #0
    687a:	e9c5 3344 	strd	r3, r3, [r5, #272]	; 0x110
    687e:	e9c5 336d 	strd	r3, r3, [r5, #436]	; 0x1b4
    6882:	f505 7088 	add.w	r0, r5, #272	; 0x110
    6886:	4790      	blx	r2
    6888:	6823      	ldr	r3, [r4, #0]
    688a:	f505 70da 	add.w	r0, r5, #436	; 0x1b4
    688e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    6892:	4718      	bx	r3
    6894:	bd70      	pop	{r4, r5, r6, pc}
    6896:	bf00      	nop
    6898:	200000ec 	.word	0x200000ec
    689c:	20000e38 	.word	0x20000e38
    68a0:	200000fc 	.word	0x200000fc

000068a4 <CC_LibInitNoRng>:
    68a4:	b510      	push	{r4, lr}
    68a6:	f000 f833 	bl	6910 <CC_HalInit>
    68aa:	b120      	cbz	r0, 68b6 <CC_LibInitNoRng+0x12>
    68ac:	2403      	movs	r4, #3
    68ae:	f000 f867 	bl	6980 <CC_PalTerminate>
    68b2:	4620      	mov	r0, r4
    68b4:	bd10      	pop	{r4, pc}
    68b6:	f000 f835 	bl	6924 <CC_PalInit>
    68ba:	b990      	cbnz	r0, 68e2 <CC_LibInitNoRng+0x3e>
    68bc:	f000 f8b0 	bl	6a20 <CC_PalPowerSaveModeSelect>
    68c0:	b990      	cbnz	r0, 68e8 <CC_LibInitNoRng+0x44>
    68c2:	4b0f      	ldr	r3, [pc, #60]	; (6900 <CC_LibInitNoRng+0x5c>)
    68c4:	681b      	ldr	r3, [r3, #0]
    68c6:	0e1b      	lsrs	r3, r3, #24
    68c8:	2bf0      	cmp	r3, #240	; 0xf0
    68ca:	d108      	bne.n	68de <CC_LibInitNoRng+0x3a>
    68cc:	4a0d      	ldr	r2, [pc, #52]	; (6904 <CC_LibInitNoRng+0x60>)
    68ce:	4b0e      	ldr	r3, [pc, #56]	; (6908 <CC_LibInitNoRng+0x64>)
    68d0:	6812      	ldr	r2, [r2, #0]
    68d2:	429a      	cmp	r2, r3
    68d4:	d00a      	beq.n	68ec <CC_LibInitNoRng+0x48>
    68d6:	2407      	movs	r4, #7
    68d8:	f000 f81c 	bl	6914 <CC_HalTerminate>
    68dc:	e7e7      	b.n	68ae <CC_LibInitNoRng+0xa>
    68de:	2406      	movs	r4, #6
    68e0:	e7fa      	b.n	68d8 <CC_LibInitNoRng+0x34>
    68e2:	2404      	movs	r4, #4
    68e4:	4620      	mov	r0, r4
    68e6:	bd10      	pop	{r4, pc}
    68e8:	2400      	movs	r4, #0
    68ea:	e7f5      	b.n	68d8 <CC_LibInitNoRng+0x34>
    68ec:	2001      	movs	r0, #1
    68ee:	f000 f897 	bl	6a20 <CC_PalPowerSaveModeSelect>
    68f2:	4604      	mov	r4, r0
    68f4:	2800      	cmp	r0, #0
    68f6:	d1f7      	bne.n	68e8 <CC_LibInitNoRng+0x44>
    68f8:	4b04      	ldr	r3, [pc, #16]	; (690c <CC_LibInitNoRng+0x68>)
    68fa:	6018      	str	r0, [r3, #0]
    68fc:	e7d9      	b.n	68b2 <CC_LibInitNoRng+0xe>
    68fe:	bf00      	nop
    6900:	5002b928 	.word	0x5002b928
    6904:	5002ba24 	.word	0x5002ba24
    6908:	20e00000 	.word	0x20e00000
    690c:	5002ba0c 	.word	0x5002ba0c

00006910 <CC_HalInit>:
    6910:	2000      	movs	r0, #0
    6912:	4770      	bx	lr

00006914 <CC_HalTerminate>:
    6914:	2000      	movs	r0, #0
    6916:	4770      	bx	lr

00006918 <CC_HalMaskInterrupt>:
    6918:	4b01      	ldr	r3, [pc, #4]	; (6920 <CC_HalMaskInterrupt+0x8>)
    691a:	6018      	str	r0, [r3, #0]
    691c:	4770      	bx	lr
    691e:	bf00      	nop
    6920:	5002ba04 	.word	0x5002ba04

00006924 <CC_PalInit>:
    6924:	b510      	push	{r4, lr}
    6926:	4811      	ldr	r0, [pc, #68]	; (696c <CC_PalInit+0x48>)
    6928:	f000 f848 	bl	69bc <CC_PalMutexCreate>
    692c:	b100      	cbz	r0, 6930 <CC_PalInit+0xc>
    692e:	bd10      	pop	{r4, pc}
    6930:	480f      	ldr	r0, [pc, #60]	; (6970 <CC_PalInit+0x4c>)
    6932:	f000 f843 	bl	69bc <CC_PalMutexCreate>
    6936:	2800      	cmp	r0, #0
    6938:	d1f9      	bne.n	692e <CC_PalInit+0xa>
    693a:	4c0e      	ldr	r4, [pc, #56]	; (6974 <CC_PalInit+0x50>)
    693c:	4620      	mov	r0, r4
    693e:	f000 f83d 	bl	69bc <CC_PalMutexCreate>
    6942:	2800      	cmp	r0, #0
    6944:	d1f3      	bne.n	692e <CC_PalInit+0xa>
    6946:	4b0c      	ldr	r3, [pc, #48]	; (6978 <CC_PalInit+0x54>)
    6948:	480c      	ldr	r0, [pc, #48]	; (697c <CC_PalInit+0x58>)
    694a:	601c      	str	r4, [r3, #0]
    694c:	f000 f836 	bl	69bc <CC_PalMutexCreate>
    6950:	4601      	mov	r1, r0
    6952:	2800      	cmp	r0, #0
    6954:	d1eb      	bne.n	692e <CC_PalInit+0xa>
    6956:	f000 f82d 	bl	69b4 <CC_PalDmaInit>
    695a:	4604      	mov	r4, r0
    695c:	b108      	cbz	r0, 6962 <CC_PalInit+0x3e>
    695e:	4620      	mov	r0, r4
    6960:	bd10      	pop	{r4, pc}
    6962:	f000 f83f 	bl	69e4 <CC_PalPowerSaveModeInit>
    6966:	4620      	mov	r0, r4
    6968:	e7fa      	b.n	6960 <CC_PalInit+0x3c>
    696a:	bf00      	nop
    696c:	20000134 	.word	0x20000134
    6970:	20000128 	.word	0x20000128
    6974:	20000130 	.word	0x20000130
    6978:	20000138 	.word	0x20000138
    697c:	2000012c 	.word	0x2000012c

00006980 <CC_PalTerminate>:
    6980:	b508      	push	{r3, lr}
    6982:	4808      	ldr	r0, [pc, #32]	; (69a4 <CC_PalTerminate+0x24>)
    6984:	f000 f824 	bl	69d0 <CC_PalMutexDestroy>
    6988:	4807      	ldr	r0, [pc, #28]	; (69a8 <CC_PalTerminate+0x28>)
    698a:	f000 f821 	bl	69d0 <CC_PalMutexDestroy>
    698e:	4807      	ldr	r0, [pc, #28]	; (69ac <CC_PalTerminate+0x2c>)
    6990:	f000 f81e 	bl	69d0 <CC_PalMutexDestroy>
    6994:	4806      	ldr	r0, [pc, #24]	; (69b0 <CC_PalTerminate+0x30>)
    6996:	f000 f81b 	bl	69d0 <CC_PalMutexDestroy>
    699a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    699e:	f000 b80b 	b.w	69b8 <CC_PalDmaTerminate>
    69a2:	bf00      	nop
    69a4:	20000134 	.word	0x20000134
    69a8:	20000128 	.word	0x20000128
    69ac:	20000130 	.word	0x20000130
    69b0:	2000012c 	.word	0x2000012c

000069b4 <CC_PalDmaInit>:
    69b4:	2000      	movs	r0, #0
    69b6:	4770      	bx	lr

000069b8 <CC_PalDmaTerminate>:
    69b8:	4770      	bx	lr
    69ba:	bf00      	nop

000069bc <CC_PalMutexCreate>:
    69bc:	b508      	push	{r3, lr}
    69be:	4b03      	ldr	r3, [pc, #12]	; (69cc <CC_PalMutexCreate+0x10>)
    69c0:	6802      	ldr	r2, [r0, #0]
    69c2:	681b      	ldr	r3, [r3, #0]
    69c4:	6810      	ldr	r0, [r2, #0]
    69c6:	4798      	blx	r3
    69c8:	2000      	movs	r0, #0
    69ca:	bd08      	pop	{r3, pc}
    69cc:	200000ec 	.word	0x200000ec

000069d0 <CC_PalMutexDestroy>:
    69d0:	b508      	push	{r3, lr}
    69d2:	4b03      	ldr	r3, [pc, #12]	; (69e0 <CC_PalMutexDestroy+0x10>)
    69d4:	6802      	ldr	r2, [r0, #0]
    69d6:	685b      	ldr	r3, [r3, #4]
    69d8:	6810      	ldr	r0, [r2, #0]
    69da:	4798      	blx	r3
    69dc:	2000      	movs	r0, #0
    69de:	bd08      	pop	{r3, pc}
    69e0:	200000ec 	.word	0x200000ec

000069e4 <CC_PalPowerSaveModeInit>:
    69e4:	b570      	push	{r4, r5, r6, lr}
    69e6:	4c09      	ldr	r4, [pc, #36]	; (6a0c <CC_PalPowerSaveModeInit+0x28>)
    69e8:	4d09      	ldr	r5, [pc, #36]	; (6a10 <CC_PalPowerSaveModeInit+0x2c>)
    69ea:	6920      	ldr	r0, [r4, #16]
    69ec:	68ab      	ldr	r3, [r5, #8]
    69ee:	4798      	blx	r3
    69f0:	b118      	cbz	r0, 69fa <CC_PalPowerSaveModeInit+0x16>
    69f2:	4b08      	ldr	r3, [pc, #32]	; (6a14 <CC_PalPowerSaveModeInit+0x30>)
    69f4:	4808      	ldr	r0, [pc, #32]	; (6a18 <CC_PalPowerSaveModeInit+0x34>)
    69f6:	685b      	ldr	r3, [r3, #4]
    69f8:	4798      	blx	r3
    69fa:	4a08      	ldr	r2, [pc, #32]	; (6a1c <CC_PalPowerSaveModeInit+0x38>)
    69fc:	68eb      	ldr	r3, [r5, #12]
    69fe:	6920      	ldr	r0, [r4, #16]
    6a00:	2100      	movs	r1, #0
    6a02:	6011      	str	r1, [r2, #0]
    6a04:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    6a08:	4718      	bx	r3
    6a0a:	bf00      	nop
    6a0c:	200000fc 	.word	0x200000fc
    6a10:	200000ec 	.word	0x200000ec
    6a14:	200000dc 	.word	0x200000dc
    6a18:	0000759c 	.word	0x0000759c
    6a1c:	20000a20 	.word	0x20000a20

00006a20 <CC_PalPowerSaveModeSelect>:
    6a20:	b570      	push	{r4, r5, r6, lr}
    6a22:	4d1a      	ldr	r5, [pc, #104]	; (6a8c <CC_PalPowerSaveModeSelect+0x6c>)
    6a24:	4e1a      	ldr	r6, [pc, #104]	; (6a90 <CC_PalPowerSaveModeSelect+0x70>)
    6a26:	4604      	mov	r4, r0
    6a28:	68b2      	ldr	r2, [r6, #8]
    6a2a:	6928      	ldr	r0, [r5, #16]
    6a2c:	4790      	blx	r2
    6a2e:	b9f0      	cbnz	r0, 6a6e <CC_PalPowerSaveModeSelect+0x4e>
    6a30:	b15c      	cbz	r4, 6a4a <CC_PalPowerSaveModeSelect+0x2a>
    6a32:	4c18      	ldr	r4, [pc, #96]	; (6a94 <CC_PalPowerSaveModeSelect+0x74>)
    6a34:	6823      	ldr	r3, [r4, #0]
    6a36:	b1ab      	cbz	r3, 6a64 <CC_PalPowerSaveModeSelect+0x44>
    6a38:	2b01      	cmp	r3, #1
    6a3a:	d01a      	beq.n	6a72 <CC_PalPowerSaveModeSelect+0x52>
    6a3c:	3b01      	subs	r3, #1
    6a3e:	6023      	str	r3, [r4, #0]
    6a40:	6928      	ldr	r0, [r5, #16]
    6a42:	68f3      	ldr	r3, [r6, #12]
    6a44:	4798      	blx	r3
    6a46:	2000      	movs	r0, #0
    6a48:	bd70      	pop	{r4, r5, r6, pc}
    6a4a:	4c12      	ldr	r4, [pc, #72]	; (6a94 <CC_PalPowerSaveModeSelect+0x74>)
    6a4c:	6821      	ldr	r1, [r4, #0]
    6a4e:	b939      	cbnz	r1, 6a60 <CC_PalPowerSaveModeSelect+0x40>
    6a50:	4b11      	ldr	r3, [pc, #68]	; (6a98 <CC_PalPowerSaveModeSelect+0x78>)
    6a52:	4a12      	ldr	r2, [pc, #72]	; (6a9c <CC_PalPowerSaveModeSelect+0x7c>)
    6a54:	2001      	movs	r0, #1
    6a56:	f8c3 0500 	str.w	r0, [r3, #1280]	; 0x500
    6a5a:	6813      	ldr	r3, [r2, #0]
    6a5c:	2b00      	cmp	r3, #0
    6a5e:	d1fc      	bne.n	6a5a <CC_PalPowerSaveModeSelect+0x3a>
    6a60:	3101      	adds	r1, #1
    6a62:	6021      	str	r1, [r4, #0]
    6a64:	68f3      	ldr	r3, [r6, #12]
    6a66:	6928      	ldr	r0, [r5, #16]
    6a68:	4798      	blx	r3
    6a6a:	2000      	movs	r0, #0
    6a6c:	bd70      	pop	{r4, r5, r6, pc}
    6a6e:	480c      	ldr	r0, [pc, #48]	; (6aa0 <CC_PalPowerSaveModeSelect+0x80>)
    6a70:	bd70      	pop	{r4, r5, r6, pc}
    6a72:	4a0a      	ldr	r2, [pc, #40]	; (6a9c <CC_PalPowerSaveModeSelect+0x7c>)
    6a74:	6813      	ldr	r3, [r2, #0]
    6a76:	2b00      	cmp	r3, #0
    6a78:	d1fc      	bne.n	6a74 <CC_PalPowerSaveModeSelect+0x54>
    6a7a:	4a07      	ldr	r2, [pc, #28]	; (6a98 <CC_PalPowerSaveModeSelect+0x78>)
    6a7c:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
    6a80:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500
    6a84:	f7ff ff48 	bl	6918 <CC_HalMaskInterrupt>
    6a88:	6823      	ldr	r3, [r4, #0]
    6a8a:	e7d7      	b.n	6a3c <CC_PalPowerSaveModeSelect+0x1c>
    6a8c:	200000fc 	.word	0x200000fc
    6a90:	200000ec 	.word	0x200000ec
    6a94:	20000a20 	.word	0x20000a20
    6a98:	5002a000 	.word	0x5002a000
    6a9c:	5002b910 	.word	0x5002b910
    6aa0:	ffff8fe9 	.word	0xffff8fe9

00006aa4 <gpio_add_callback>:
				    struct gpio_callback *callback)
{
	const struct gpio_driver_api *api =
		(const struct gpio_driver_api *)port->api;

	if (api->manage_callback == NULL) {
    6aa4:	6883      	ldr	r3, [r0, #8]
    6aa6:	69db      	ldr	r3, [r3, #28]
    6aa8:	b10b      	cbz	r3, 6aae <gpio_add_callback+0xa>
		return -ENOTSUP;
	}

	return api->manage_callback(port, callback, true);
    6aaa:	2201      	movs	r2, #1
    6aac:	4718      	bx	r3
}
    6aae:	f06f 0085 	mvn.w	r0, #133	; 0x85
    6ab2:	4770      	bx	lr

00006ab4 <assert_post_action>:
	if (k_is_user_context()) {
		k_oops();
	}
#endif

	k_panic();
    6ab4:	4040      	eors	r0, r0
    6ab6:	f380 8811 	msr	BASEPRI, r0
    6aba:	f04f 0004 	mov.w	r0, #4
    6abe:	df02      	svc	2
}
    6ac0:	4770      	bx	lr

00006ac2 <encode_uint>:
{
    6ac2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6ac6:	4699      	mov	r9, r3
	bool upcase = isupper((int)conv->specifier);
    6ac8:	78d3      	ldrb	r3, [r2, #3]
{
    6aca:	4614      	mov	r4, r2
	switch (specifier) {
    6acc:	2b6f      	cmp	r3, #111	; 0x6f
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
    6ace:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
{
    6ad2:	4606      	mov	r6, r0
    6ad4:	460f      	mov	r7, r1
    6ad6:	9201      	str	r2, [sp, #4]
	switch (specifier) {
    6ad8:	d02d      	beq.n	6b36 <encode_uint+0x74>
    6ada:	d828      	bhi.n	6b2e <encode_uint+0x6c>
		return 16;
    6adc:	2b58      	cmp	r3, #88	; 0x58
    6ade:	bf14      	ite	ne
    6ae0:	250a      	movne	r5, #10
    6ae2:	2510      	moveq	r5, #16
	char *bp = bps + (bpe - bps);
    6ae4:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
		unsigned int lsv = (unsigned int)(value % radix);
    6ae8:	46aa      	mov	sl, r5
    6aea:	f04f 0b00 	mov.w	fp, #0
    6aee:	4652      	mov	r2, sl
    6af0:	465b      	mov	r3, fp
    6af2:	4630      	mov	r0, r6
    6af4:	4639      	mov	r1, r7
    6af6:	f7f9 fb03 	bl	100 <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    6afa:	2a09      	cmp	r2, #9
    6afc:	b2d3      	uxtb	r3, r2
    6afe:	d81f      	bhi.n	6b40 <encode_uint+0x7e>
    6b00:	3330      	adds	r3, #48	; 0x30
	} while ((value != 0) && (bps < bp));
    6b02:	455f      	cmp	r7, fp
		*--bp = (lsv <= 9) ? ('0' + lsv)
    6b04:	b2db      	uxtb	r3, r3
	} while ((value != 0) && (bps < bp));
    6b06:	bf08      	it	eq
    6b08:	4556      	cmpeq	r6, sl
		*--bp = (lsv <= 9) ? ('0' + lsv)
    6b0a:	f808 3d01 	strb.w	r3, [r8, #-1]!
	} while ((value != 0) && (bps < bp));
    6b0e:	d301      	bcc.n	6b14 <encode_uint+0x52>
    6b10:	45c8      	cmp	r8, r9
    6b12:	d812      	bhi.n	6b3a <encode_uint+0x78>
	if (conv->flag_hash) {
    6b14:	7823      	ldrb	r3, [r4, #0]
    6b16:	069b      	lsls	r3, r3, #26
    6b18:	d505      	bpl.n	6b26 <encode_uint+0x64>
		if (radix == 8) {
    6b1a:	2d08      	cmp	r5, #8
    6b1c:	d116      	bne.n	6b4c <encode_uint+0x8a>
			conv->altform_0 = true;
    6b1e:	78a3      	ldrb	r3, [r4, #2]
    6b20:	f043 0308 	orr.w	r3, r3, #8
			conv->altform_0c = true;
    6b24:	70a3      	strb	r3, [r4, #2]
}
    6b26:	4640      	mov	r0, r8
    6b28:	b003      	add	sp, #12
    6b2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (specifier) {
    6b2e:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
		return 16;
    6b32:	2b70      	cmp	r3, #112	; 0x70
    6b34:	e7d3      	b.n	6ade <encode_uint+0x1c>
	switch (specifier) {
    6b36:	2508      	movs	r5, #8
    6b38:	e7d4      	b.n	6ae4 <encode_uint+0x22>
		value /= radix;
    6b3a:	4606      	mov	r6, r0
    6b3c:	460f      	mov	r7, r1
    6b3e:	e7d6      	b.n	6aee <encode_uint+0x2c>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    6b40:	9a01      	ldr	r2, [sp, #4]
    6b42:	2a19      	cmp	r2, #25
    6b44:	bf94      	ite	ls
    6b46:	3337      	addls	r3, #55	; 0x37
    6b48:	3357      	addhi	r3, #87	; 0x57
    6b4a:	e7da      	b.n	6b02 <encode_uint+0x40>
		} else if (radix == 16) {
    6b4c:	2d10      	cmp	r5, #16
    6b4e:	d1ea      	bne.n	6b26 <encode_uint+0x64>
			conv->altform_0c = true;
    6b50:	78a3      	ldrb	r3, [r4, #2]
    6b52:	f043 0310 	orr.w	r3, r3, #16
    6b56:	e7e5      	b.n	6b24 <encode_uint+0x62>

00006b58 <outs>:
{
    6b58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6b5c:	4607      	mov	r7, r0
    6b5e:	4688      	mov	r8, r1
    6b60:	4615      	mov	r5, r2
    6b62:	461e      	mov	r6, r3
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    6b64:	4614      	mov	r4, r2
    6b66:	42b4      	cmp	r4, r6
    6b68:	eba4 0005 	sub.w	r0, r4, r5
    6b6c:	d302      	bcc.n	6b74 <outs+0x1c>
    6b6e:	b93e      	cbnz	r6, 6b80 <outs+0x28>
    6b70:	7823      	ldrb	r3, [r4, #0]
    6b72:	b12b      	cbz	r3, 6b80 <outs+0x28>
		int rc = out((int)*sp++, ctx);
    6b74:	f814 0b01 	ldrb.w	r0, [r4], #1
    6b78:	4641      	mov	r1, r8
    6b7a:	47b8      	blx	r7
		if (rc < 0) {
    6b7c:	2800      	cmp	r0, #0
    6b7e:	daf2      	bge.n	6b66 <outs+0xe>
}
    6b80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00006b84 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_DISASSEMBLY, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
    6b84:	4770      	bx	lr

00006b86 <sys_notify_validate>:
	if (notify == NULL) {
    6b86:	4603      	mov	r3, r0
    6b88:	b158      	cbz	r0, 6ba2 <sys_notify_validate+0x1c>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    6b8a:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    6b8c:	f002 0203 	and.w	r2, r2, #3
	switch (sys_notify_get_method(notify)) {
    6b90:	2a01      	cmp	r2, #1
    6b92:	d003      	beq.n	6b9c <sys_notify_validate+0x16>
    6b94:	2a03      	cmp	r2, #3
    6b96:	d104      	bne.n	6ba2 <sys_notify_validate+0x1c>
		if (notify->method.callback == NULL) {
    6b98:	6802      	ldr	r2, [r0, #0]
    6b9a:	b112      	cbz	r2, 6ba2 <sys_notify_validate+0x1c>
		notify->result = 0;
    6b9c:	2000      	movs	r0, #0
    6b9e:	6098      	str	r0, [r3, #8]
    6ba0:	4770      	bx	lr
		return -EINVAL;
    6ba2:	f06f 0015 	mvn.w	r0, #21
}
    6ba6:	4770      	bx	lr

00006ba8 <abort_function>:
{
    6ba8:	b508      	push	{r3, lr}
	sys_reboot(SYS_REBOOT_WARM);
    6baa:	2000      	movs	r0, #0
    6bac:	f7fa feda 	bl	1964 <sys_reboot>

00006bb0 <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    6bb0:	8b83      	ldrh	r3, [r0, #28]
	if ((state == ONOFF_STATE_OFF)
    6bb2:	f013 0307 	ands.w	r3, r3, #7
    6bb6:	d105      	bne.n	6bc4 <process_recheck+0x14>
	    && !sys_slist_is_empty(&mgr->clients)) {
    6bb8:	6803      	ldr	r3, [r0, #0]
    6bba:	2b00      	cmp	r3, #0
		evt = EVT_START;
    6bbc:	bf0c      	ite	eq
    6bbe:	2000      	moveq	r0, #0
    6bc0:	2003      	movne	r0, #3
    6bc2:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
    6bc4:	2b02      	cmp	r3, #2
    6bc6:	d105      	bne.n	6bd4 <process_recheck+0x24>
		   && (mgr->refs == 0U)) {
    6bc8:	8bc3      	ldrh	r3, [r0, #30]
    6bca:	2b00      	cmp	r3, #0
		evt = EVT_STOP;
    6bcc:	bf14      	ite	ne
    6bce:	2000      	movne	r0, #0
    6bd0:	2004      	moveq	r0, #4
    6bd2:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ERROR)
    6bd4:	2b01      	cmp	r3, #1
    6bd6:	d105      	bne.n	6be4 <process_recheck+0x34>
		   && !sys_slist_is_empty(&mgr->clients)) {
    6bd8:	6803      	ldr	r3, [r0, #0]
    6bda:	2b00      	cmp	r3, #0
		evt = EVT_RESET;
    6bdc:	bf0c      	ite	eq
    6bde:	2000      	moveq	r0, #0
    6be0:	2005      	movne	r0, #5
    6be2:	4770      	bx	lr
	int evt = EVT_NOP;
    6be4:	2000      	movs	r0, #0
}
    6be6:	4770      	bx	lr

00006be8 <notify_one>:
{
    6be8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6bec:	460d      	mov	r5, r1
    6bee:	4607      	mov	r7, r0
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    6bf0:	4619      	mov	r1, r3
    6bf2:	1d28      	adds	r0, r5, #4
{
    6bf4:	4690      	mov	r8, r2
    6bf6:	461e      	mov	r6, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    6bf8:	f7fa f9a4 	bl	f44 <sys_notify_finalize>
	if (cb) {
    6bfc:	4604      	mov	r4, r0
    6bfe:	b138      	cbz	r0, 6c10 <notify_one+0x28>
		cb(mgr, cli, state, res);
    6c00:	4633      	mov	r3, r6
    6c02:	4642      	mov	r2, r8
    6c04:	4629      	mov	r1, r5
    6c06:	4638      	mov	r0, r7
    6c08:	46a4      	mov	ip, r4
}
    6c0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		cb(mgr, cli, state, res);
    6c0e:	4760      	bx	ip
}
    6c10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00006c14 <validate_args>:
{
    6c14:	b510      	push	{r4, lr}
    6c16:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
    6c18:	b140      	cbz	r0, 6c2c <validate_args+0x18>
    6c1a:	b139      	cbz	r1, 6c2c <validate_args+0x18>
	int rv = sys_notify_validate(&cli->notify);
    6c1c:	1d08      	adds	r0, r1, #4
    6c1e:	f7ff ffb2 	bl	6b86 <sys_notify_validate>
	if ((rv == 0)
    6c22:	b928      	cbnz	r0, 6c30 <validate_args+0x1c>
	    && ((cli->notify.flags
    6c24:	68a3      	ldr	r3, [r4, #8]
    6c26:	f033 0303 	bics.w	r3, r3, #3
    6c2a:	d001      	beq.n	6c30 <validate_args+0x1c>
		rv = -EINVAL;
    6c2c:	f06f 0015 	mvn.w	r0, #21
}
    6c30:	bd10      	pop	{r4, pc}

00006c32 <onoff_manager_init>:
{
    6c32:	b538      	push	{r3, r4, r5, lr}
    6c34:	460c      	mov	r4, r1
	if ((mgr == NULL)
    6c36:	4605      	mov	r5, r0
    6c38:	b158      	cbz	r0, 6c52 <onoff_manager_init+0x20>
	    || (transitions == NULL)
    6c3a:	b151      	cbz	r1, 6c52 <onoff_manager_init+0x20>
	    || (transitions->start == NULL)
    6c3c:	680b      	ldr	r3, [r1, #0]
    6c3e:	b143      	cbz	r3, 6c52 <onoff_manager_init+0x20>
	    || (transitions->stop == NULL)) {
    6c40:	684b      	ldr	r3, [r1, #4]
    6c42:	b133      	cbz	r3, 6c52 <onoff_manager_init+0x20>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    6c44:	2220      	movs	r2, #32
    6c46:	2100      	movs	r1, #0
    6c48:	f000 f86b 	bl	6d22 <memset>
    6c4c:	612c      	str	r4, [r5, #16]
	return 0;
    6c4e:	2000      	movs	r0, #0
}
    6c50:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
    6c52:	f06f 0015 	mvn.w	r0, #21
    6c56:	e7fb      	b.n	6c50 <onoff_manager_init+0x1e>

00006c58 <arch_printk_char_out>:
}
    6c58:	2000      	movs	r0, #0
    6c5a:	4770      	bx	lr

00006c5c <printk>:
 *
 * @return N/A
 */

void printk(const char *fmt, ...)
{
    6c5c:	b40f      	push	{r0, r1, r2, r3}
    6c5e:	b507      	push	{r0, r1, r2, lr}
    6c60:	a904      	add	r1, sp, #16
    6c62:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
    6c66:	9101      	str	r1, [sp, #4]

	if (IS_ENABLED(CONFIG_LOG_PRINTK)) {
		log_printk(fmt, ap);
	} else {
		vprintk(fmt, ap);
    6c68:	f7fa fe6e 	bl	1948 <vprintk>
	}
	va_end(ap);
}
    6c6c:	b003      	add	sp, #12
    6c6e:	f85d eb04 	ldr.w	lr, [sp], #4
    6c72:	b004      	add	sp, #16
    6c74:	4770      	bx	lr

00006c76 <pm_policy_next_state>:
		}
	}

error:
	LOG_DBG("No suitable power state found for cpu: %d!", cpu);
	return (struct pm_state_info){PM_STATE_ACTIVE, 0, 0};
    6c76:	2200      	movs	r2, #0
    6c78:	e9c0 2200 	strd	r2, r2, [r0]
    6c7c:	6082      	str	r2, [r0, #8]
}
    6c7e:	4770      	bx	lr

00006c80 <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    6c80:	4604      	mov	r4, r0
    6c82:	b508      	push	{r3, lr}
    6c84:	4608      	mov	r0, r1
    6c86:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
    6c88:	461a      	mov	r2, r3
    6c8a:	47a0      	blx	r4
	return z_impl_z_current_get();
    6c8c:	f7fe ff42 	bl	5b14 <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
    6c90:	f7fb f9a4 	bl	1fdc <z_impl_k_thread_abort>

00006c94 <z_arm_fatal_error>:
{

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    6c94:	f7fd bb30 	b.w	42f8 <z_fatal_error>

00006c98 <z_do_kernel_oops>:
 *   fault handler will executed insted of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
    6c98:	4601      	mov	r1, r0
	z_fatal_error(reason, esf);
    6c9a:	6800      	ldr	r0, [r0, #0]
    6c9c:	f7fd bb2c 	b.w	42f8 <z_fatal_error>

00006ca0 <z_irq_spurious>:
 */
void z_irq_spurious(const void *unused)
{
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    6ca0:	2100      	movs	r1, #0
    6ca2:	2001      	movs	r0, #1
    6ca4:	f7ff bff6 	b.w	6c94 <z_arm_fatal_error>

00006ca8 <z_arm_nmi>:
 *
 * @return N/A
 */

void z_arm_nmi(void)
{
    6ca8:	b508      	push	{r3, lr}
	handler();
    6caa:	f7fa fead 	bl	1a08 <z_SysNmiOnReset>
	z_arm_int_exit();
}
    6cae:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
    6cb2:	f7fa bfbb 	b.w	1c2c <z_arm_exc_exit>

00006cb6 <_stdout_hook_default>:
}
    6cb6:	f04f 30ff 	mov.w	r0, #4294967295
    6cba:	4770      	bx	lr

00006cbc <fputc>:
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke2(*(uintptr_t *)&c, *(uintptr_t *)&stream, K_SYSCALL_ZEPHYR_FPUTC);
	}
#endif
	compiler_barrier();
	return z_impl_zephyr_fputc(c, stream);
    6cbc:	f7fb bade 	b.w	227c <z_impl_zephyr_fputc>

00006cc0 <strcpy>:

char *strcpy(char *ZRESTRICT d, const char *ZRESTRICT s)
{
	char *dest = d;

	while (*s != '\0') {
    6cc0:	3901      	subs	r1, #1
    6cc2:	4603      	mov	r3, r0
    6cc4:	f811 2f01 	ldrb.w	r2, [r1, #1]!
    6cc8:	b90a      	cbnz	r2, 6cce <strcpy+0xe>
		*d = *s;
		d++;
		s++;
	}

	*d = '\0';
    6cca:	701a      	strb	r2, [r3, #0]

	return dest;
}
    6ccc:	4770      	bx	lr
		*d = *s;
    6cce:	f803 2b01 	strb.w	r2, [r3], #1
		s++;
    6cd2:	e7f7      	b.n	6cc4 <strcpy+0x4>

00006cd4 <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
    6cd4:	4603      	mov	r3, r0
	size_t n = 0;
    6cd6:	2000      	movs	r0, #0

	while (*s != '\0') {
    6cd8:	5c1a      	ldrb	r2, [r3, r0]
    6cda:	b902      	cbnz	r2, 6cde <strlen+0xa>
		s++;
		n++;
	}

	return n;
}
    6cdc:	4770      	bx	lr
		n++;
    6cde:	3001      	adds	r0, #1
    6ce0:	e7fa      	b.n	6cd8 <strlen+0x4>

00006ce2 <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
    6ce2:	4603      	mov	r3, r0
	size_t n = 0;
    6ce4:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
    6ce6:	5c1a      	ldrb	r2, [r3, r0]
    6ce8:	b10a      	cbz	r2, 6cee <strnlen+0xc>
    6cea:	4288      	cmp	r0, r1
    6cec:	d100      	bne.n	6cf0 <strnlen+0xe>
		s++;
		n++;
	}

	return n;
}
    6cee:	4770      	bx	lr
		n++;
    6cf0:	3001      	adds	r0, #1
    6cf2:	e7f8      	b.n	6ce6 <strnlen+0x4>

00006cf4 <strcmp>:
 * @return negative # if <s1> < <s2>, 0 if <s1> == <s2>, else positive #
 */

int strcmp(const char *s1, const char *s2)
{
	while ((*s1 == *s2) && (*s1 != '\0')) {
    6cf4:	1e43      	subs	r3, r0, #1
    6cf6:	3901      	subs	r1, #1
    6cf8:	f813 2f01 	ldrb.w	r2, [r3, #1]!
    6cfc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
    6d00:	4282      	cmp	r2, r0
    6d02:	d101      	bne.n	6d08 <strcmp+0x14>
    6d04:	2a00      	cmp	r2, #0
    6d06:	d1f7      	bne.n	6cf8 <strcmp+0x4>
		s1++;
		s2++;
	}

	return *s1 - *s2;
}
    6d08:	1a10      	subs	r0, r2, r0
    6d0a:	4770      	bx	lr

00006d0c <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *ZRESTRICT d, const void *ZRESTRICT s, size_t n)
{
    6d0c:	b510      	push	{r4, lr}
    6d0e:	1e43      	subs	r3, r0, #1
    6d10:	440a      	add	r2, r1
	}
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
    6d12:	4291      	cmp	r1, r2
    6d14:	d100      	bne.n	6d18 <memcpy+0xc>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
    6d16:	bd10      	pop	{r4, pc}
		*(d_byte++) = *(s_byte++);
    6d18:	f811 4b01 	ldrb.w	r4, [r1], #1
    6d1c:	f803 4f01 	strb.w	r4, [r3, #1]!
		n--;
    6d20:	e7f7      	b.n	6d12 <memcpy+0x6>

00006d22 <memset>:
void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
    6d22:	b2c9      	uxtb	r1, r1
	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
    6d24:	4402      	add	r2, r0
	unsigned char *d_byte = (unsigned char *)buf;
    6d26:	4603      	mov	r3, r0
	while (n > 0) {
    6d28:	4293      	cmp	r3, r2
    6d2a:	d100      	bne.n	6d2e <memset+0xc>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
    6d2c:	4770      	bx	lr
		*(d_byte++) = c_byte;
    6d2e:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    6d32:	e7f9      	b.n	6d28 <memset+0x6>

00006d34 <pm_power_state_set>:
#include <logging/log.h>
LOG_MODULE_DECLARE(soc, CONFIG_SOC_LOG_LEVEL);

/* Invoke Low Power/System Off specific Tasks */
__weak void pm_power_state_set(struct pm_state_info info)
{
    6d34:	b084      	sub	sp, #16
    6d36:	ab04      	add	r3, sp, #16
    6d38:	e903 0007 	stmdb	r3, {r0, r1, r2}
	switch (info.state) {
    6d3c:	f89d 3004 	ldrb.w	r3, [sp, #4]
    6d40:	2b06      	cmp	r3, #6
    6d42:	d108      	bne.n	6d56 <pm_power_state_set+0x22>
    p_reg->SYSTEMOFF = POWER_SYSTEMOFF_SYSTEMOFF_Enter;
    6d44:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    6d48:	2201      	movs	r2, #1
    6d4a:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  __ASM volatile ("dsb 0xF":::"memory");
    6d4e:	f3bf 8f4f 	dsb	sy
        __WFE();
    6d52:	bf20      	wfe
    while (true)
    6d54:	e7fd      	b.n	6d52 <pm_power_state_set+0x1e>
		break;
	default:
		LOG_DBG("Unsupported power state %u", info.state);
		break;
	}
}
    6d56:	b004      	add	sp, #16
    6d58:	4770      	bx	lr

00006d5a <pm_power_state_exit_post_ops>:

/* Handle SOC specific activity after Low Power Mode Exit */
__weak void pm_power_state_exit_post_ops(struct pm_state_info info)
{
    6d5a:	b084      	sub	sp, #16
    6d5c:	ab04      	add	r3, sp, #16
    6d5e:	e903 0007 	stmdb	r3, {r0, r1, r2}
    6d62:	2300      	movs	r3, #0
    6d64:	f383 8811 	msr	BASEPRI, r3
    6d68:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
    6d6c:	b004      	add	sp, #16
    6d6e:	4770      	bx	lr

00006d70 <set_starting_state>:
{
    6d70:	b510      	push	{r4, lr}
	__asm__ volatile(
    6d72:	f04f 0320 	mov.w	r3, #32
    6d76:	f3ef 8211 	mrs	r2, BASEPRI
    6d7a:	f383 8812 	msr	BASEPRI_MAX, r3
    6d7e:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    6d82:	6803      	ldr	r3, [r0, #0]
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    6d84:	f003 0407 	and.w	r4, r3, #7
    6d88:	2c01      	cmp	r4, #1
    6d8a:	d106      	bne.n	6d9a <set_starting_state+0x2a>
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    6d8c:	6001      	str	r1, [r0, #0]
	int err = 0;
    6d8e:	2000      	movs	r0, #0
	__asm__ volatile(
    6d90:	f382 8811 	msr	BASEPRI, r2
    6d94:	f3bf 8f6f 	isb	sy
}
    6d98:	bd10      	pop	{r4, pc}
	uint32_t current_ctx = GET_CTX(*flags);
    6d9a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
	} else if (current_ctx != ctx) {
    6d9e:	428b      	cmp	r3, r1
		err = -EALREADY;
    6da0:	bf14      	ite	ne
    6da2:	f04f 30ff 	movne.w	r0, #4294967295
    6da6:	f06f 0077 	mvneq.w	r0, #119	; 0x77
    6daa:	e7f1      	b.n	6d90 <set_starting_state+0x20>

00006dac <set_on_state>:
	__asm__ volatile(
    6dac:	f04f 0320 	mov.w	r3, #32
    6db0:	f3ef 8211 	mrs	r2, BASEPRI
    6db4:	f383 8812 	msr	BASEPRI_MAX, r3
    6db8:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    6dbc:	6803      	ldr	r3, [r0, #0]
    6dbe:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    6dc2:	f043 0302 	orr.w	r3, r3, #2
    6dc6:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    6dc8:	f382 8811 	msr	BASEPRI, r2
    6dcc:	f3bf 8f6f 	isb	sy
}
    6dd0:	4770      	bx	lr

00006dd2 <onoff_started_callback>:
	return &data->mgr[type];
    6dd2:	6900      	ldr	r0, [r0, #16]
    6dd4:	b2cb      	uxtb	r3, r1
	notify(mgr, 0);
    6dd6:	eb00 1043 	add.w	r0, r0, r3, lsl #5
    6dda:	2100      	movs	r1, #0
    6ddc:	4710      	bx	r2

00006dde <lfclk_start>:
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    6dde:	2000      	movs	r0, #0
    6de0:	f7fc bbe8 	b.w	35b4 <nrfx_clock_start>

00006de4 <lfclk_stop>:
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    6de4:	2000      	movs	r0, #0
    6de6:	f7fc bc39 	b.w	365c <nrfx_clock_stop>

00006dea <api_stop>:
	return stop(dev, subsys, CTX_API);
    6dea:	2280      	movs	r2, #128	; 0x80
    6dec:	f7fb baec 	b.w	23c8 <stop>

00006df0 <blocking_start_callback>:
{
    6df0:	4610      	mov	r0, r2
		arch_syscall_invoke1(*(uintptr_t *)&sem, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    6df2:	f7fe bf49 	b.w	5c88 <z_impl_k_sem_give>

00006df6 <api_start>:
{
    6df6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    6dfa:	b2cd      	uxtb	r5, r1
	err = set_starting_state(&subdata->flags, ctx);
    6dfc:	270c      	movs	r7, #12
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    6dfe:	6904      	ldr	r4, [r0, #16]
	err = set_starting_state(&subdata->flags, ctx);
    6e00:	436f      	muls	r7, r5
{
    6e02:	4606      	mov	r6, r0
	err = set_starting_state(&subdata->flags, ctx);
    6e04:	f107 0048 	add.w	r0, r7, #72	; 0x48
    6e08:	2180      	movs	r1, #128	; 0x80
    6e0a:	4420      	add	r0, r4
{
    6e0c:	4690      	mov	r8, r2
    6e0e:	4699      	mov	r9, r3
	err = set_starting_state(&subdata->flags, ctx);
    6e10:	f7ff ffae 	bl	6d70 <set_starting_state>
	if (err < 0) {
    6e14:	2800      	cmp	r0, #0
    6e16:	db07      	blt.n	6e28 <api_start+0x32>
	subdata->cb = cb;
    6e18:	443c      	add	r4, r7
	subdata->user_data = user_data;
    6e1a:	e9c4 8910 	strd	r8, r9, [r4, #64]	; 0x40
	 get_sub_config(dev, type)->start();
    6e1e:	6873      	ldr	r3, [r6, #4]
    6e20:	f853 3035 	ldr.w	r3, [r3, r5, lsl #3]
    6e24:	4798      	blx	r3
	return 0;
    6e26:	2000      	movs	r0, #0
}
    6e28:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00006e2c <gpio_nrfx_port_get_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    6e2c:	6843      	ldr	r3, [r0, #4]
    6e2e:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
    6e30:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
	*value = nrf_gpio_port_in_read(reg);
    6e34:	600b      	str	r3, [r1, #0]
}
    6e36:	2000      	movs	r0, #0
    6e38:	4770      	bx	lr

00006e3a <gpio_nrfx_port_set_masked_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    6e3a:	6843      	ldr	r3, [r0, #4]
    6e3c:	685b      	ldr	r3, [r3, #4]
    return p_reg->OUT;
    6e3e:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value_tmp | (mask & value));
    6e42:	4042      	eors	r2, r0
    6e44:	400a      	ands	r2, r1
    6e46:	4042      	eors	r2, r0
    p_reg->OUT = value;
    6e48:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
}
    6e4c:	2000      	movs	r0, #0
    6e4e:	4770      	bx	lr

00006e50 <gpio_nrfx_port_set_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    6e50:	6843      	ldr	r3, [r0, #4]
    6e52:	685b      	ldr	r3, [r3, #4]
}
    6e54:	2000      	movs	r0, #0
    p_reg->OUTSET = set_mask;
    6e56:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
    6e5a:	4770      	bx	lr

00006e5c <gpio_nrfx_port_clear_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    6e5c:	6843      	ldr	r3, [r0, #4]
    6e5e:	685b      	ldr	r3, [r3, #4]
}
    6e60:	2000      	movs	r0, #0
    p_reg->OUTCLR = clr_mask;
    6e62:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
    6e66:	4770      	bx	lr

00006e68 <gpio_nrfx_port_toggle_bits>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    6e68:	6843      	ldr	r3, [r0, #4]
    6e6a:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
    6e6c:	f8d2 3504 	ldr.w	r3, [r2, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value ^ mask);
    6e70:	404b      	eors	r3, r1
    p_reg->OUT = value;
    6e72:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
}
    6e76:	2000      	movs	r0, #0
    6e78:	4770      	bx	lr

00006e7a <uarte_nrfx_isr_int>:
	return config->uarte_regs;
    6e7a:	6843      	ldr	r3, [r0, #4]
    6e7c:	681b      	ldr	r3, [r3, #0]
    return p_reg->INTENSET & mask;
    6e7e:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
	if (nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK) &&
    6e82:	05d1      	lsls	r1, r2, #23
    6e84:	d518      	bpl.n	6eb8 <uarte_nrfx_isr_int+0x3e>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    6e86:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    6e8a:	b1aa      	cbz	r2, 6eb8 <uarte_nrfx_isr_int+0x3e>
	__asm__ volatile(
    6e8c:	f04f 0120 	mov.w	r1, #32
    6e90:	f3ef 8211 	mrs	r2, BASEPRI
    6e94:	f381 8812 	msr	BASEPRI_MAX, r1
    6e98:	f3bf 8f6f 	isb	sy
    6e9c:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
    6ea0:	b131      	cbz	r1, 6eb0 <uarte_nrfx_isr_int+0x36>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6ea2:	2100      	movs	r1, #0
    6ea4:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
    6ea8:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6eac:	2101      	movs	r1, #1
    6eae:	60d9      	str	r1, [r3, #12]
	__asm__ volatile(
    6eb0:	f382 8811 	msr	BASEPRI, r2
    6eb4:	f3bf 8f6f 	isb	sy
	if (get_dev_config(dev)->flags & UARTE_CFG_FLAG_LOW_POWER) {
    6eb8:	6842      	ldr	r2, [r0, #4]
    6eba:	6852      	ldr	r2, [r2, #4]
    6ebc:	06d2      	lsls	r2, r2, #27
    6ebe:	d515      	bpl.n	6eec <uarte_nrfx_isr_int+0x72>
	__asm__ volatile(
    6ec0:	f04f 0120 	mov.w	r1, #32
    6ec4:	f3ef 8211 	mrs	r2, BASEPRI
    6ec8:	f381 8812 	msr	BASEPRI_MAX, r1
    6ecc:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    6ed0:	f8d3 1158 	ldr.w	r1, [r3, #344]	; 0x158
		if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)) {
    6ed4:	b111      	cbz	r1, 6edc <uarte_nrfx_isr_int+0x62>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    6ed6:	2100      	movs	r1, #0
    6ed8:	f8c3 1500 	str.w	r1, [r3, #1280]	; 0x500
    p_reg->INTENCLR = mask;
    6edc:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
    6ee0:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
	__asm__ volatile(
    6ee4:	f382 8811 	msr	BASEPRI, r2
    6ee8:	f3bf 8f6f 	isb	sy
}
    6eec:	4770      	bx	lr

00006eee <uarte_nrfx_config_get>:
	*cfg = get_dev_data(dev)->uart_config;
    6eee:	6902      	ldr	r2, [r0, #16]
{
    6ef0:	460b      	mov	r3, r1
	*cfg = get_dev_data(dev)->uart_config;
    6ef2:	e9d2 0101 	ldrd	r0, r1, [r2, #4]
    6ef6:	e883 0003 	stmia.w	r3, {r0, r1}
}
    6efa:	2000      	movs	r0, #0
    6efc:	4770      	bx	lr

00006efe <uarte_nrfx_err_check>:
	return config->uarte_regs;
    6efe:	6843      	ldr	r3, [r0, #4]
    6f00:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    6f02:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    6f06:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
    6f0a:	4770      	bx	lr

00006f0c <is_tx_ready>:
	const struct uarte_nrfx_config *config = get_dev_config(dev);
    6f0c:	6842      	ldr	r2, [r0, #4]
	return config->uarte_regs;
    6f0e:	6813      	ldr	r3, [r2, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    6f10:	f8d3 0158 	ldr.w	r0, [r3, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    6f14:	b940      	cbnz	r0, 6f28 <is_tx_ready+0x1c>
	bool ppi_endtx = get_dev_config(dev)->flags & UARTE_CFG_FLAG_PPI_ENDTX;
    6f16:	6852      	ldr	r2, [r2, #4]
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    6f18:	0792      	lsls	r2, r2, #30
    6f1a:	d406      	bmi.n	6f2a <is_tx_ready+0x1e>
    6f1c:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    6f20:	3800      	subs	r0, #0
    6f22:	bf18      	it	ne
    6f24:	2001      	movne	r0, #1
    6f26:	4770      	bx	lr
    6f28:	2001      	movs	r0, #1
}
    6f2a:	4770      	bx	lr

00006f2c <uarte_nrfx_poll_in>:
	return config->uarte_regs;
    6f2c:	6843      	ldr	r3, [r0, #4]
	const struct uarte_nrfx_data *data = get_dev_data(dev);
    6f2e:	6902      	ldr	r2, [r0, #16]
	return config->uarte_regs;
    6f30:	681b      	ldr	r3, [r3, #0]
    6f32:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    6f36:	b148      	cbz	r0, 6f4c <uarte_nrfx_poll_in+0x20>
	*c = data->rx_data;
    6f38:	7c52      	ldrb	r2, [r2, #17]
    6f3a:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6f3c:	2000      	movs	r0, #0
    6f3e:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
    6f42:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6f46:	2201      	movs	r2, #1
    6f48:	601a      	str	r2, [r3, #0]
	return 0;
    6f4a:	4770      	bx	lr
		return -1;
    6f4c:	f04f 30ff 	mov.w	r0, #4294967295
}
    6f50:	4770      	bx	lr

00006f52 <uarte_0_init>:
				.tx_buffer = uarte##idx##_tx_buffer,	       \
				.tx_buff_size = sizeof(uarte##idx##_tx_buffer),\
			};))

#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
    6f52:	b510      	push	{r4, lr}
    6f54:	2200      	movs	r2, #0
    6f56:	4604      	mov	r4, r0
    6f58:	2101      	movs	r1, #1
    6f5a:	2002      	movs	r0, #2
    6f5c:	f7fa fdb0 	bl	1ac0 <z_arm_irq_priority_set>
    6f60:	2002      	movs	r0, #2
    6f62:	f7fa fd8f 	bl	1a84 <arch_irq_enable>
    6f66:	4620      	mov	r0, r4
    6f68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    6f6c:	f7fb bf8c 	b.w	2e88 <uarte_instance_init.isra.0>

00006f70 <uarte_1_init>:
#endif

#ifdef CONFIG_UART_1_NRF_UARTE
UART_NRF_UARTE_DEVICE(1);
    6f70:	b510      	push	{r4, lr}
    6f72:	2200      	movs	r2, #0
    6f74:	4604      	mov	r4, r0
    6f76:	2101      	movs	r1, #1
    6f78:	2028      	movs	r0, #40	; 0x28
    6f7a:	f7fa fda1 	bl	1ac0 <z_arm_irq_priority_set>
    6f7e:	2028      	movs	r0, #40	; 0x28
    6f80:	f7fa fd80 	bl	1a84 <arch_irq_enable>
    6f84:	4620      	mov	r0, r4
    6f86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    6f8a:	f7fb bf7d 	b.w	2e88 <uarte_instance_init.isra.0>

00006f8e <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
    6f8e:	4770      	bx	lr

00006f90 <k_sys_fatal_error_handler>:

extern void sys_arch_reboot(int type);

void k_sys_fatal_error_handler(unsigned int reason,
			       const z_arch_esf_t *esf)
{
    6f90:	b508      	push	{r3, lr}
	z_spm_ns_fatal_error_handler();
#endif

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
		sys_arch_reboot(0);
    6f92:	2000      	movs	r0, #0
    6f94:	f7fb f9b0 	bl	22f8 <sys_arch_reboot>

00006f98 <hw_cc3xx_init_internal>:

	/* Initialize the cc3xx HW with or without RNG support */
#if CONFIG_ENTROPY_CC3XX
	res = nrf_cc3xx_platform_init();
#else
	res = nrf_cc3xx_platform_init_no_rng();
    6f98:	f7ff bba4 	b.w	66e4 <nrf_cc3xx_platform_init_no_rng>

00006f9c <hw_cc3xx_init>:

	return res;
}

static int hw_cc3xx_init(const struct device *dev)
{
    6f9c:	b508      	push	{r3, lr}
	int res;

	/* Set the RTOS abort APIs */
	nrf_cc3xx_platform_abort_init();
    6f9e:	f7f9 fff1 	bl	f84 <nrf_cc3xx_platform_abort_init>

	/* Set the RTOS mutex APIs */
	nrf_cc3xx_platform_mutex_init();
    6fa2:	f7fa f8a3 	bl	10ec <nrf_cc3xx_platform_mutex_init>

	/* Enable the hardware */
	res = hw_cc3xx_init_internal(dev);
	return res;
}
    6fa6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	res = nrf_cc3xx_platform_init_no_rng();
    6faa:	f7ff bb9b 	b.w	66e4 <nrf_cc3xx_platform_init_no_rng>

00006fae <nrfx_isr>:
#include <nrfx.h>
#include <kernel.h>

void nrfx_isr(const void *irq_handler)
{
	((nrfx_irq_handler_t)irq_handler)();
    6fae:	4700      	bx	r0

00006fb0 <nrfx_busy_wait>:
	z_impl_k_busy_wait(usec_to_wait);
    6fb0:	f000 b8d5 	b.w	715e <z_impl_k_busy_wait>

00006fb4 <nrf_gpio_pin_present_check>:
    switch (port)
    6fb4:	0943      	lsrs	r3, r0, #5
    6fb6:	d00b      	beq.n	6fd0 <nrf_gpio_pin_present_check+0x1c>
    6fb8:	2b01      	cmp	r3, #1
    uint32_t mask = 0;
    6fba:	f64f 73ff 	movw	r3, #65535	; 0xffff
    6fbe:	bf18      	it	ne
    6fc0:	2300      	movne	r3, #0
    pin_number &= 0x1F;
    6fc2:	f000 001f 	and.w	r0, r0, #31
    return (mask & (1UL << pin_number)) ? true : false;
    6fc6:	fa23 f000 	lsr.w	r0, r3, r0
}
    6fca:	f000 0001 	and.w	r0, r0, #1
    6fce:	4770      	bx	lr
    switch (port)
    6fd0:	f04f 33ff 	mov.w	r3, #4294967295
    6fd4:	e7f5      	b.n	6fc2 <nrf_gpio_pin_present_check+0xe>

00006fd6 <nrf_gpiote_in_event_get>:
#endif

NRF_STATIC_INLINE nrf_gpiote_event_t nrf_gpiote_in_event_get(uint8_t index)
{
    NRFX_ASSERT(index < GPIOTE_CH_NUM);
    return (nrf_gpiote_event_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, EVENTS_IN[index]);
    6fd6:	0080      	lsls	r0, r0, #2
}
    6fd8:	f500 7080 	add.w	r0, r0, #256	; 0x100
    6fdc:	4770      	bx	lr

00006fde <nrf_gpio_reconfigure>:
{
    6fde:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    6fe2:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    6fe4:	a801      	add	r0, sp, #4
{
    6fe6:	460e      	mov	r6, r1
    6fe8:	e9dd 4708 	ldrd	r4, r7, [sp, #32]
    6fec:	4690      	mov	r8, r2
    6fee:	461d      	mov	r5, r3
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    6ff0:	f7fc fca2 	bl	3938 <nrf_gpio_pin_port_decode>
    uint32_t cnf = reg->PIN_CNF[pin_number];
    6ff4:	9b01      	ldr	r3, [sp, #4]
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    6ff6:	f1b8 0f00 	cmp.w	r8, #0
    6ffa:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    6ffe:	bf14      	ite	ne
    7000:	2302      	movne	r3, #2
    7002:	2300      	moveq	r3, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    7004:	2e00      	cmp	r6, #0
    7006:	bf18      	it	ne
    7008:	f043 0301 	orrne.w	r3, r3, #1
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    700c:	2d00      	cmp	r5, #0
    700e:	bf14      	ite	ne
    7010:	210c      	movne	r1, #12
    7012:	2100      	moveq	r1, #0
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    7014:	2c00      	cmp	r4, #0
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    7016:	ea43 0301 	orr.w	r3, r3, r1
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    701a:	bf14      	ite	ne
    701c:	f44f 61e0 	movne.w	r1, #1792	; 0x700
    7020:	2100      	moveq	r1, #0
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    7022:	2f00      	cmp	r7, #0
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    7024:	ea43 0301 	orr.w	r3, r3, r1
    uint32_t cnf = reg->PIN_CNF[pin_number];
    7028:	f8d0 2700 	ldr.w	r2, [r0, #1792]	; 0x700
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    702c:	bf14      	ite	ne
    702e:	f44f 3140 	movne.w	r1, #196608	; 0x30000
    7032:	2100      	moveq	r1, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    7034:	430b      	orrs	r3, r1
    cnf &= ~to_update;
    7036:	ea22 0303 	bic.w	r3, r2, r3
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    703a:	b106      	cbz	r6, 703e <nrf_gpio_reconfigure+0x60>
    703c:	7836      	ldrb	r6, [r6, #0]
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    703e:	f1b8 0f00 	cmp.w	r8, #0
    7042:	d003      	beq.n	704c <nrf_gpio_reconfigure+0x6e>
    7044:	f898 8000 	ldrb.w	r8, [r8]
    7048:	ea4f 0848 	mov.w	r8, r8, lsl #1
    704c:	431e      	orrs	r6, r3
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    704e:	b10d      	cbz	r5, 7054 <nrf_gpio_reconfigure+0x76>
    7050:	782d      	ldrb	r5, [r5, #0]
    7052:	00ad      	lsls	r5, r5, #2
    7054:	ea46 0608 	orr.w	r6, r6, r8
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    7058:	b10c      	cbz	r4, 705e <nrf_gpio_reconfigure+0x80>
    705a:	7822      	ldrb	r2, [r4, #0]
    705c:	0214      	lsls	r4, r2, #8
    705e:	4335      	orrs	r5, r6
           ((uint32_t)(p_sense ? *p_sense : 0)<< GPIO_PIN_CNF_SENSE_Pos);
    7060:	b10f      	cbz	r7, 7066 <nrf_gpio_reconfigure+0x88>
    7062:	783f      	ldrb	r7, [r7, #0]
    7064:	043f      	lsls	r7, r7, #16
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    7066:	432c      	orrs	r4, r5
    7068:	433c      	orrs	r4, r7
    reg->PIN_CNF[pin_number] = cnf;
    706a:	f8c0 4700 	str.w	r4, [r0, #1792]	; 0x700
}
    706e:	b002      	add	sp, #8
    7070:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00007074 <nrf_gpio_cfg_sense_set>:
{
    7074:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    7076:	f10d 030f 	add.w	r3, sp, #15
    707a:	9301      	str	r3, [sp, #4]
    707c:	2300      	movs	r3, #0
{
    707e:	f88d 100f 	strb.w	r1, [sp, #15]
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    7082:	9300      	str	r3, [sp, #0]
    7084:	461a      	mov	r2, r3
    7086:	4619      	mov	r1, r3
    7088:	f7ff ffa9 	bl	6fde <nrf_gpio_reconfigure>
}
    708c:	b005      	add	sp, #20
    708e:	f85d fb04 	ldr.w	pc, [sp], #4

00007092 <SEGGER_RTT_Init>:
*    Initializes the RTT Control Block.
*    Should be used in RAM targets, at start of the application.
*
*/
void SEGGER_RTT_Init (void) {
  _DoInit();
    7092:	f7fd b8af 	b.w	41f4 <_DoInit>

00007096 <rtt_init>:
 */

K_MUTEX_DEFINE(rtt_term_mutex);

static int rtt_init(const struct device *unused)
{
    7096:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	SEGGER_RTT_Init();
    7098:	f7ff fffb 	bl	7092 <SEGGER_RTT_Init>

	return 0;
}
    709c:	2000      	movs	r0, #0
    709e:	bd08      	pop	{r3, pc}

000070a0 <z_device_state_init>:
}
    70a0:	4770      	bx	lr

000070a2 <z_device_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
    70a2:	b138      	cbz	r0, 70b4 <z_device_ready+0x12>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
    70a4:	68c3      	ldr	r3, [r0, #12]
    70a6:	8818      	ldrh	r0, [r3, #0]
    70a8:	f3c0 0008 	ubfx	r0, r0, #0, #9
    70ac:	f5a0 7380 	sub.w	r3, r0, #256	; 0x100
    70b0:	4258      	negs	r0, r3
    70b2:	4158      	adcs	r0, r3
}
    70b4:	4770      	bx	lr

000070b6 <z_pm_save_idle_exit>:
{
    70b6:	b508      	push	{r3, lr}
	pm_system_resume();
    70b8:	f7fa fb74 	bl	17a4 <pm_system_resume>
}
    70bc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	sys_clock_idle_exit();
    70c0:	f7ff bf65 	b.w	6f8e <sys_clock_idle_exit>

000070c4 <k_mem_slab_init>:
{
    70c4:	b530      	push	{r4, r5, lr}
	slab->num_used = 0U;
    70c6:	2400      	movs	r4, #0
    70c8:	61c4      	str	r4, [r0, #28]
	slab->lock = (struct k_spinlock) {};
    70ca:	6084      	str	r4, [r0, #8]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    70cc:	ea41 0402 	orr.w	r4, r1, r2
    70d0:	f014 0403 	ands.w	r4, r4, #3
	slab->block_size = block_size;
    70d4:	e9c0 3203 	strd	r3, r2, [r0, #12]
	slab->buffer = buffer;
    70d8:	6141      	str	r1, [r0, #20]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    70da:	d10c      	bne.n	70f6 <k_mem_slab_init+0x32>
	slab->free_list = NULL;
    70dc:	6184      	str	r4, [r0, #24]
	for (j = 0U; j < slab->num_blocks; j++) {
    70de:	42a3      	cmp	r3, r4
    70e0:	d103      	bne.n	70ea <k_mem_slab_init+0x26>
	list->tail = (sys_dnode_t *)list;
    70e2:	e9c0 0000 	strd	r0, r0, [r0]
}
    70e6:	2000      	movs	r0, #0
}
    70e8:	bd30      	pop	{r4, r5, pc}
		*(char **)p = slab->free_list;
    70ea:	6985      	ldr	r5, [r0, #24]
    70ec:	600d      	str	r5, [r1, #0]
	for (j = 0U; j < slab->num_blocks; j++) {
    70ee:	3401      	adds	r4, #1
		slab->free_list = p;
    70f0:	6181      	str	r1, [r0, #24]
		p += slab->block_size;
    70f2:	4411      	add	r1, r2
	for (j = 0U; j < slab->num_blocks; j++) {
    70f4:	e7f3      	b.n	70de <k_mem_slab_init+0x1a>
		return -EINVAL;
    70f6:	f06f 0015 	mvn.w	r0, #21
	return rc;
    70fa:	e7f5      	b.n	70e8 <k_mem_slab_init+0x24>

000070fc <z_impl_k_mutex_init>:
{
    70fc:	4603      	mov	r3, r0
	mutex->owner = NULL;
    70fe:	2000      	movs	r0, #0
	mutex->lock_count = 0U;
    7100:	e9c3 0002 	strd	r0, r0, [r3, #8]
    7104:	e9c3 3300 	strd	r3, r3, [r3]
}
    7108:	4770      	bx	lr

0000710a <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    710a:	4603      	mov	r3, r0
    710c:	b920      	cbnz	r0, 7118 <z_reschedule_irqlock+0xe>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    710e:	f3ef 8205 	mrs	r2, IPSR
	if (resched(key)) {
    7112:	b90a      	cbnz	r2, 7118 <z_reschedule_irqlock+0xe>
    7114:	f7fa bd24 	b.w	1b60 <arch_swap>
    7118:	f383 8811 	msr	BASEPRI, r3
    711c:	f3bf 8f6f 	isb	sy
}
    7120:	4770      	bx	lr

00007122 <z_reschedule_unlocked>:
	__asm__ volatile(
    7122:	f04f 0320 	mov.w	r3, #32
    7126:	f3ef 8011 	mrs	r0, BASEPRI
    712a:	f383 8812 	msr	BASEPRI_MAX, r3
    712e:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    7132:	f7ff bfea 	b.w	710a <z_reschedule_irqlock>

00007136 <z_priq_dumb_best>:
{
    7136:	4603      	mov	r3, r0
	return list->head == list;
    7138:	6800      	ldr	r0, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    713a:	4283      	cmp	r3, r0
    713c:	d003      	beq.n	7146 <z_priq_dumb_best+0x10>
	if (n != NULL) {
    713e:	2800      	cmp	r0, #0
    7140:	bf38      	it	cc
    7142:	2000      	movcc	r0, #0
    7144:	4770      	bx	lr
	struct k_thread *thread = NULL;
    7146:	2000      	movs	r0, #0
}
    7148:	4770      	bx	lr

0000714a <k_is_in_isr>:
    714a:	f3ef 8005 	mrs	r0, IPSR
}
    714e:	3800      	subs	r0, #0
    7150:	bf18      	it	ne
    7152:	2001      	movne	r0, #1
    7154:	4770      	bx	lr

00007156 <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
    7156:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
    7158:	f7ff fa4e 	bl	65f8 <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
    715c:	bd08      	pop	{r3, pc}

0000715e <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
    715e:	b108      	cbz	r0, 7164 <z_impl_k_busy_wait+0x6>
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
    7160:	f7fb b8e0 	b.w	2324 <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
    7164:	4770      	bx	lr

00007166 <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
    7166:	4770      	bx	lr

00007168 <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
    7168:	f7fc bf5c 	b.w	4024 <SystemInit>
