DRM_DEBUG,FUNC_0
RREG32_SOC15,FUNC_1
SOC15_WAIT_ON_RREG,FUNC_2
UVD,VAR_0
UVD_DPG_PAUSE__NJ_PAUSE_DPG_ACK_MASK,VAR_1
UVD_DPG_PAUSE__NJ_PAUSE_DPG_REQ_MASK,VAR_2
UVD_PGFSM_CONFIG__UVDM_UVDU_PWR_ON,VAR_3
UVD_POWER_STATUS__UVD_POWER_STATUS_MASK,VAR_4
VCN_DPG_STATE__PAUSE,VAR_5
WREG32_SOC15,FUNC_3
lower_32_bits,FUNC_4
mmUVD_DPG_PAUSE,VAR_6
mmUVD_POWER_STATUS,VAR_7
mmUVD_RBC_RB_WPTR,VAR_8
mmUVD_RB_BASE_HI,VAR_9
mmUVD_RB_BASE_HI2,VAR_10
mmUVD_RB_BASE_LO,VAR_11
mmUVD_RB_BASE_LO2,VAR_12
mmUVD_RB_RPTR,VAR_13
mmUVD_RB_RPTR2,VAR_14
mmUVD_RB_SIZE,VAR_15
mmUVD_RB_SIZE2,VAR_16
mmUVD_RB_WPTR,VAR_17
mmUVD_RB_WPTR2,VAR_18
mmUVD_SCRATCH2,VAR_19
upper_32_bits,FUNC_5
vcn_v2_0_pause_dpg_mode,FUNC_6
adev,VAR_20
new_state,VAR_21
ring,VAR_22
reg_data,VAR_23
ret_code,VAR_24
