{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1421787327129 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1421787327130 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 20 13:55:26 2015 " "Processing started: Tue Jan 20 13:55:26 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1421787327130 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1421787327130 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_System -c DE2_Board_top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_System -c DE2_Board_top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1421787327130 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1421787327444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl source/onepulse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl source/onepulse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onepulse-a " "Found design unit 1: onepulse-a" {  } { { "vhdl source/ONEPULSE.VHD" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/ONEPULSE.VHD" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421787327825 ""} { "Info" "ISGN_ENTITY_NAME" "1 onepulse " "Found entity 1: onepulse" {  } { { "vhdl source/ONEPULSE.VHD" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/ONEPULSE.VHD" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421787327825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421787327825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl source/lcd_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl source/lcd_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Display-a " "Found design unit 1: LCD_Display-a" {  } { { "vhdl source/LCD_Display.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/LCD_Display.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421787327831 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Found entity 1: LCD_Display" {  } { { "vhdl source/LCD_Display.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/LCD_Display.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421787327831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421787327831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl source/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl source/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-debounce_arch " "Found design unit 1: debounce-debounce_arch" {  } { { "vhdl source/DEBOUNCE.VHD" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DEBOUNCE.VHD" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421787327837 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "vhdl source/DEBOUNCE.VHD" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DEBOUNCE.VHD" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421787327837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421787327837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl source/de2_hex_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl source/de2_hex_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_HEX_DECODER-DE2_HEX_DECODER_arch " "Found design unit 1: DE2_HEX_DECODER-DE2_HEX_DECODER_arch" {  } { { "vhdl source/DE2_HEX_decoder.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_HEX_decoder.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421787327842 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2_HEX_DECODER " "Found entity 1: DE2_HEX_DECODER" {  } { { "vhdl source/DE2_HEX_decoder.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_HEX_decoder.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421787327842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421787327842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl source/de2_board_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl source/de2_board_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_Board_top_level-behavioral " "Found design unit 1: DE2_Board_top_level-behavioral" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 231 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421787327847 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2_Board_top_level " "Found entity 1: DE2_Board_top_level" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421787327847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421787327847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl source/clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl source/clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Found design unit 1: clk_div-a" {  } { { "vhdl source/CLK_DIV.VHD" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/CLK_DIV.VHD" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421787327852 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "vhdl source/CLK_DIV.VHD" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/CLK_DIV.VHD" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1421787327852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1421787327852 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_Board_top_level " "Elaborating entity \"DE2_Board_top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1421787327884 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR DE2_Board_top_level.vhd(87) " "VHDL Signal Declaration warning at DE2_Board_top_level.vhd(87): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 87 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421787327886 "|DE2_Board_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG DE2_Board_top_level.vhd(88) " "VHDL Signal Declaration warning at DE2_Board_top_level.vhd(88): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421787327886 "|DE2_Board_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_ADDR DE2_Board_top_level.vhd(191) " "VHDL Signal Declaration warning at DE2_Board_top_level.vhd(191): used implicit default value for signal \"DRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 191 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421787327887 "|DE2_Board_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_N DE2_Board_top_level.vhd(197) " "VHDL Signal Declaration warning at DE2_Board_top_level.vhd(197): used implicit default value for signal \"DRAM_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 197 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421787327887 "|DE2_Board_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_N DE2_Board_top_level.vhd(198) " "VHDL Signal Declaration warning at DE2_Board_top_level.vhd(198): used implicit default value for signal \"DRAM_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 198 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421787327887 "|DE2_Board_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CKE DE2_Board_top_level.vhd(199) " "VHDL Signal Declaration warning at DE2_Board_top_level.vhd(199): used implicit default value for signal \"DRAM_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 199 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421787327888 "|DE2_Board_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK DE2_Board_top_level.vhd(200) " "VHDL Signal Declaration warning at DE2_Board_top_level.vhd(200): used implicit default value for signal \"DRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 200 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421787327888 "|DE2_Board_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_WE_N DE2_Board_top_level.vhd(201) " "VHDL Signal Declaration warning at DE2_Board_top_level.vhd(201): used implicit default value for signal \"DRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 201 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421787327888 "|DE2_Board_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CS_N DE2_Board_top_level.vhd(202) " "VHDL Signal Declaration warning at DE2_Board_top_level.vhd(202): used implicit default value for signal \"DRAM_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 202 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421787327888 "|DE2_Board_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dram_ba DE2_Board_top_level.vhd(299) " "VHDL Signal Declaration warning at DE2_Board_top_level.vhd(299): used implicit default value for signal \"dram_ba\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 299 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421787327888 "|DE2_Board_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dram_dqm DE2_Board_top_level.vhd(300) " "VHDL Signal Declaration warning at DE2_Board_top_level.vhd(300): used implicit default value for signal \"dram_dqm\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 300 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1421787327888 "|DE2_Board_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clock_1MHz DE2_Board_top_level.vhd(302) " "Verilog HDL or VHDL warning at DE2_Board_top_level.vhd(302): object \"clock_1MHz\" assigned a value but never read" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 302 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421787327888 "|DE2_Board_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clock_100KHz DE2_Board_top_level.vhd(302) " "Verilog HDL or VHDL warning at DE2_Board_top_level.vhd(302): object \"clock_100KHz\" assigned a value but never read" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 302 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421787327889 "|DE2_Board_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clock_10KHz DE2_Board_top_level.vhd(302) " "Verilog HDL or VHDL warning at DE2_Board_top_level.vhd(302): object \"clock_10KHz\" assigned a value but never read" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 302 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421787327889 "|DE2_Board_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clock_1KHz DE2_Board_top_level.vhd(302) " "Verilog HDL or VHDL warning at DE2_Board_top_level.vhd(302): object \"clock_1KHz\" assigned a value but never read" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 302 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421787327889 "|DE2_Board_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clock_10Hz DE2_Board_top_level.vhd(302) " "Verilog HDL or VHDL warning at DE2_Board_top_level.vhd(302): object \"clock_10Hz\" assigned a value but never read" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 302 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421787327889 "|DE2_Board_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clock_1Hz DE2_Board_top_level.vhd(302) " "Verilog HDL or VHDL warning at DE2_Board_top_level.vhd(302): object \"clock_1Hz\" assigned a value but never read" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 302 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421787327889 "|DE2_Board_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pb_debounced DE2_Board_top_level.vhd(303) " "Verilog HDL or VHDL warning at DE2_Board_top_level.vhd(303): object \"pb_debounced\" assigned a value but never read" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 303 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1421787327889 "|DE2_Board_top_level"}
{ "Error" "EVRFX_VHDL_ILLEGAL_LEFT_BOUND_OF_SLICE" "6 3 downto 0 DE2_Board_top_level.vhd(347) " "VHDL error at DE2_Board_top_level.vhd(347): left bound (6) of slice must belong to range (3 downto 0) of corresponding object" {  } { { "vhdl source/DE2_Board_top_level.vhd" "" { Text "C:/Users/z68j959/Documents/GitHub/EELE466/vhdl source/DE2_Board_top_level.vhd" 347 0 0 } }  } 0 10393 "VHDL error at %3!s!: left bound (%1!s!) of slice must belong to range (%2!s!) of corresponding object" 0 0 "Quartus II" 0 -1 1421787327889 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1421787327890 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 18 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "489 " "Peak virtual memory: 489 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1421787328002 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 20 13:55:28 2015 " "Processing ended: Tue Jan 20 13:55:28 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1421787328002 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1421787328002 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1421787328002 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1421787328002 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 18 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 18 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1421787328621 ""}
