<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>avivod.h source code [netbsd/sys/external/bsd/drm2/dist/drm/radeon/avivod.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/external/bsd/drm2/dist/drm/radeon/avivod.h'; var root_path = '../../../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../../..'>netbsd</a>/<a href='../../../../../..'>sys</a>/<a href='../../../../..'>external</a>/<a href='../../../..'>bsd</a>/<a href='../../..'>drm2</a>/<a href='../..'>dist</a>/<a href='..'>drm</a>/<a href='./'>radeon</a>/<a href='avivod.h.html'>avivod.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: avivod.h,v 1.2 2018/08/27 04:58:35 riastradh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright 2009 Advanced Micro Devices, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * Copyright 2009 Red Hat Inc.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Permission is hereby granted, free of charge, to any person obtaining a</i></td></tr>
<tr><th id="8">8</th><td><i> * copy of this software and associated documentation files (the "Software"),</i></td></tr>
<tr><th id="9">9</th><td><i> * to deal in the Software without restriction, including without limitation</i></td></tr>
<tr><th id="10">10</th><td><i> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</i></td></tr>
<tr><th id="11">11</th><td><i> * and/or sell copies of the Software, and to permit persons to whom the</i></td></tr>
<tr><th id="12">12</th><td><i> * Software is furnished to do so, subject to the following conditions:</i></td></tr>
<tr><th id="13">13</th><td><i> *</i></td></tr>
<tr><th id="14">14</th><td><i> * The above copyright notice and this permission notice shall be included in</i></td></tr>
<tr><th id="15">15</th><td><i> * all copies or substantial portions of the Software.</i></td></tr>
<tr><th id="16">16</th><td><i> *</i></td></tr>
<tr><th id="17">17</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</i></td></tr>
<tr><th id="18">18</th><td><i> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</i></td></tr>
<tr><th id="19">19</th><td><i> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</i></td></tr>
<tr><th id="20">20</th><td><i> * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</i></td></tr>
<tr><th id="21">21</th><td><i> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</i></td></tr>
<tr><th id="22">22</th><td><i> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</i></td></tr>
<tr><th id="23">23</th><td><i> * OTHER DEALINGS IN THE SOFTWARE.</i></td></tr>
<tr><th id="24">24</th><td><i> *</i></td></tr>
<tr><th id="25">25</th><td><i> * Authors: Dave Airlie</i></td></tr>
<tr><th id="26">26</th><td><i> *          Alex Deucher</i></td></tr>
<tr><th id="27">27</th><td><i> *          Jerome Glisse</i></td></tr>
<tr><th id="28">28</th><td><i> */</i></td></tr>
<tr><th id="29">29</th><td><u>#<span data-ppcond="29">ifndef</span> <span class="macro" data-ref="_M/AVIVOD_H">AVIVOD_H</span></u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/AVIVOD_H" data-ref="_M/AVIVOD_H">AVIVOD_H</dfn></u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><u>#define	<dfn class="macro" id="_M/D1CRTC_CONTROL" data-ref="_M/D1CRTC_CONTROL">D1CRTC_CONTROL</dfn>					0x6080</u></td></tr>
<tr><th id="34">34</th><td><u>#define		<dfn class="macro" id="_M/CRTC_EN" data-ref="_M/CRTC_EN">CRTC_EN</dfn>						(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="35">35</th><td><u>#define	<dfn class="macro" id="_M/D1CRTC_STATUS" data-ref="_M/D1CRTC_STATUS">D1CRTC_STATUS</dfn>					0x609c</u></td></tr>
<tr><th id="36">36</th><td><u>#define	<dfn class="macro" id="_M/D1CRTC_UPDATE_LOCK" data-ref="_M/D1CRTC_UPDATE_LOCK">D1CRTC_UPDATE_LOCK</dfn>				0x60E8</u></td></tr>
<tr><th id="37">37</th><td><u>#define	<dfn class="macro" id="_M/D1GRPH_PRIMARY_SURFACE_ADDRESS" data-ref="_M/D1GRPH_PRIMARY_SURFACE_ADDRESS">D1GRPH_PRIMARY_SURFACE_ADDRESS</dfn>			0x6110</u></td></tr>
<tr><th id="38">38</th><td><u>#define	<dfn class="macro" id="_M/D1GRPH_SECONDARY_SURFACE_ADDRESS" data-ref="_M/D1GRPH_SECONDARY_SURFACE_ADDRESS">D1GRPH_SECONDARY_SURFACE_ADDRESS</dfn>		0x6118</u></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><u>#define	<dfn class="macro" id="_M/D2CRTC_CONTROL" data-ref="_M/D2CRTC_CONTROL">D2CRTC_CONTROL</dfn>					0x6880</u></td></tr>
<tr><th id="41">41</th><td><u>#define	<dfn class="macro" id="_M/D2CRTC_STATUS" data-ref="_M/D2CRTC_STATUS">D2CRTC_STATUS</dfn>					0x689c</u></td></tr>
<tr><th id="42">42</th><td><u>#define	<dfn class="macro" id="_M/D2CRTC_UPDATE_LOCK" data-ref="_M/D2CRTC_UPDATE_LOCK">D2CRTC_UPDATE_LOCK</dfn>				0x68E8</u></td></tr>
<tr><th id="43">43</th><td><u>#define	<dfn class="macro" id="_M/D2GRPH_PRIMARY_SURFACE_ADDRESS" data-ref="_M/D2GRPH_PRIMARY_SURFACE_ADDRESS">D2GRPH_PRIMARY_SURFACE_ADDRESS</dfn>			0x6910</u></td></tr>
<tr><th id="44">44</th><td><u>#define	<dfn class="macro" id="_M/D2GRPH_SECONDARY_SURFACE_ADDRESS" data-ref="_M/D2GRPH_SECONDARY_SURFACE_ADDRESS">D2GRPH_SECONDARY_SURFACE_ADDRESS</dfn>		0x6918</u></td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><u>#define	<dfn class="macro" id="_M/D1VGA_CONTROL" data-ref="_M/D1VGA_CONTROL">D1VGA_CONTROL</dfn>					0x0330</u></td></tr>
<tr><th id="47">47</th><td><u>#define		<dfn class="macro" id="_M/DVGA_CONTROL_MODE_ENABLE" data-ref="_M/DVGA_CONTROL_MODE_ENABLE">DVGA_CONTROL_MODE_ENABLE</dfn>			(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="48">48</th><td><u>#define		<dfn class="macro" id="_M/DVGA_CONTROL_TIMING_SELECT" data-ref="_M/DVGA_CONTROL_TIMING_SELECT">DVGA_CONTROL_TIMING_SELECT</dfn>			(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="49">49</th><td><u>#define		<dfn class="macro" id="_M/DVGA_CONTROL_SYNC_POLARITY_SELECT" data-ref="_M/DVGA_CONTROL_SYNC_POLARITY_SELECT">DVGA_CONTROL_SYNC_POLARITY_SELECT</dfn>		(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="50">50</th><td><u>#define		<dfn class="macro" id="_M/DVGA_CONTROL_OVERSCAN_TIMING_SELECT" data-ref="_M/DVGA_CONTROL_OVERSCAN_TIMING_SELECT">DVGA_CONTROL_OVERSCAN_TIMING_SELECT</dfn>		(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="51">51</th><td><u>#define		<dfn class="macro" id="_M/DVGA_CONTROL_OVERSCAN_COLOR_EN" data-ref="_M/DVGA_CONTROL_OVERSCAN_COLOR_EN">DVGA_CONTROL_OVERSCAN_COLOR_EN</dfn>			(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="52">52</th><td><u>#define		<dfn class="macro" id="_M/DVGA_CONTROL_ROTATE" data-ref="_M/DVGA_CONTROL_ROTATE">DVGA_CONTROL_ROTATE</dfn>				(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/D2VGA_CONTROL" data-ref="_M/D2VGA_CONTROL">D2VGA_CONTROL</dfn>					0x0338</u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><u>#define	<dfn class="macro" id="_M/VGA_HDP_CONTROL" data-ref="_M/VGA_HDP_CONTROL">VGA_HDP_CONTROL</dfn>					0x328</u></td></tr>
<tr><th id="56">56</th><td><u>#define		<dfn class="macro" id="_M/VGA_MEM_PAGE_SELECT_EN" data-ref="_M/VGA_MEM_PAGE_SELECT_EN">VGA_MEM_PAGE_SELECT_EN</dfn>				(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="57">57</th><td><u>#define		<dfn class="macro" id="_M/VGA_MEMORY_DISABLE" data-ref="_M/VGA_MEMORY_DISABLE">VGA_MEMORY_DISABLE</dfn>				(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="58">58</th><td><u>#define		<dfn class="macro" id="_M/VGA_RBBM_LOCK_DISABLE" data-ref="_M/VGA_RBBM_LOCK_DISABLE">VGA_RBBM_LOCK_DISABLE</dfn>				(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="59">59</th><td><u>#define		<dfn class="macro" id="_M/VGA_SOFT_RESET" data-ref="_M/VGA_SOFT_RESET">VGA_SOFT_RESET</dfn>					(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="60">60</th><td><u>#define	<dfn class="macro" id="_M/VGA_MEMORY_BASE_ADDRESS" data-ref="_M/VGA_MEMORY_BASE_ADDRESS">VGA_MEMORY_BASE_ADDRESS</dfn>				0x0310</u></td></tr>
<tr><th id="61">61</th><td><u>#define	<dfn class="macro" id="_M/VGA_RENDER_CONTROL" data-ref="_M/VGA_RENDER_CONTROL">VGA_RENDER_CONTROL</dfn>				0x0300</u></td></tr>
<tr><th id="62">62</th><td><u>#define		<dfn class="macro" id="_M/VGA_VSTATUS_CNTL_MASK" data-ref="_M/VGA_VSTATUS_CNTL_MASK">VGA_VSTATUS_CNTL_MASK</dfn>				0x00030000</u></td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><u>#<span data-ppcond="29">endif</span></u></td></tr>
<tr><th id="65">65</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='radeon_evergreen.c.html'>netbsd/sys/external/bsd/drm2/dist/drm/radeon/radeon_evergreen.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
