vendor_name = ModelSim
source_file = 1, C:/Users/peter_000/Desktop/OCOEAEA OOOOCIAOA/LAB1/LAB1(VHDL)/Lab1b.vhd
source_file = 1, C:/Users/peter_000/Desktop/OCOEAEA OOOOCIAOA/LAB1/LAB1(VHDL)/Waveform.vwf
source_file = 1, C:/Users/peter_000/Desktop/OCOEAEA OOOOCIAOA/LAB1/LAB1(VHDL)/db/Lab1b.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = Lab1b
instance = comp, \x1~I , x1, Lab1b, 1
instance = comp, \x2~I , x2, Lab1b, 1
instance = comp, \x3~I , x3, Lab1b, 1
instance = comp, \f~0 , f~0, Lab1b, 1
instance = comp, \f~I , f, Lab1b, 1
