<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.38.0 (20140413.2041)
 -->
<!-- Title: G Pages: 1 -->
<svg width="864pt" height="970pt"
 viewBox="0.00 0.00 864.00 970.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 966)">
<title>G</title>
<polygon fill="white" stroke="none" points="-4,4 -4,-966 860,-966 860,4 -4,4"/>
<g id="clust1" class="cluster"><title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index&#61;0&#10;full_system&#61;false&#10;sim_quantum&#61;0&#10;time_sync_enable&#61;false&#10;time_sync_period&#61;100000000000&#10;time_sync_spin_threshold&#61;100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 836,-8 836,-8 842,-8 848,-14 848,-20 848,-20 848,-942 848,-942 848,-948 842,-954 836,-954 836,-954 20,-954 20,-954 14,-954 8,-948 8,-942 8,-942 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="428" y="-938.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="428" y="-923.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster"><title>cluster_system</title>
<g id="a_clust2"><a xlink:title="boot_osflags&#61;a&#10;cache_line_size&#61;64&#10;clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;exit_on_work_items&#61;false&#10;init_param&#61;0&#10;kernel&#61;&#10;kernel_addr_check&#61;true&#10;load_addr_mask&#61;1099511627775&#10;load_offset&#61;0&#10;mem_mode&#61;atomic&#10;mem_ranges&#61;0:2147483647:0:0:0:0&#10;memories&#61;system.mem_ctrls&#10;mmap_using_noreserve&#61;false&#10;multi_thread&#61;false&#10;num_work_ids&#61;16&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;readfile&#61;&#10;symbolfile&#61;&#10;thermal_components&#61;&#10;thermal_model&#61;Null&#10;work_begin_ckpt_count&#61;0&#10;work_begin_cpu_id_exit&#61;&#45;1&#10;work_begin_exit_count&#61;0&#10;work_cpus_ckpt_count&#61;0&#10;work_end_ckpt_count&#61;0&#10;work_end_exit_count&#61;0&#10;work_item_id&#61;&#45;1">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 828,-16 828,-16 834,-16 840,-22 840,-28 840,-28 840,-896 840,-896 840,-902 834,-908 828,-908 828,-908 28,-908 28,-908 22,-908 16,-902 16,-896 16,-896 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="428" y="-892.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="428" y="-877.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust3" class="cluster"><title>cluster_system_membus</title>
<g id="a_clust3"><a xlink:title="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;forward_latency&#61;4&#10;frontend_latency&#61;3&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;point_of_coherency&#61;true&#10;power_model&#61;Null&#10;response_latency&#61;2&#10;snoop_filter&#61;system.membus.snoop_filter&#10;snoop_response_latency&#61;4&#10;system&#61;system&#10;use_default_range&#61;false&#10;width&#61;16">
<path fill="#6f798c" stroke="#000000" d="M523,-155C523,-155 647,-155 647,-155 653,-155 659,-161 659,-167 659,-167 659,-234 659,-234 659,-240 653,-246 647,-246 647,-246 523,-246 523,-246 517,-246 511,-240 511,-234 511,-234 511,-167 511,-167 511,-161 517,-155 523,-155"/>
<text text-anchor="middle" x="585" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="585" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust61" class="cluster"><title>cluster_system_tol2bus</title>
<g id="a_clust61"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;forward_latency&#61;0&#10;frontend_latency&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;point_of_coherency&#61;false&#10;power_model&#61;Null&#10;response_latency&#61;1&#10;snoop_filter&#61;system.tol2bus.snoop_filter&#10;snoop_response_latency&#61;1&#10;system&#61;system&#10;use_default_range&#61;false&#10;width&#61;32">
<path fill="#6f798c" stroke="#000000" d="M451,-417C451,-417 575,-417 575,-417 581,-417 587,-423 587,-429 587,-429 587,-496 587,-496 587,-502 581,-508 575,-508 575,-508 451,-508 451,-508 445,-508 439,-502 439,-496 439,-496 439,-429 439,-429 439,-423 445,-417 451,-417"/>
<text text-anchor="middle" x="513" y="-492.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="513" y="-477.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust65" class="cluster"><title>cluster_system_l2</title>
<g id="a_clust65"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;8&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_excl&#10;data_latency&#61;12&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;16&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;true&#10;prefetcher&#61;system.l2.prefetcher&#10;response_latency&#61;12&#10;sequential_access&#61;false&#10;size&#61;2097152&#10;system&#61;system&#10;tag_latency&#61;12&#10;tags&#61;system.l2.tags&#10;tgts_per_mshr&#61;8&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M516,-286C516,-286 684,-286 684,-286 690,-286 696,-292 696,-298 696,-298 696,-365 696,-365 696,-371 690,-377 684,-377 684,-377 516,-377 516,-377 510,-377 504,-371 504,-365 504,-365 504,-298 504,-298 504,-292 510,-286 516,-286"/>
<text text-anchor="middle" x="600" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="600" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: O3_ARM_v7aL2</text>
</a>
</g>
</g>
<g id="clust69" class="cluster"><title>cluster_system_mem_ctrls</title>
<g id="a_clust69"><a xlink:title="IDD0&#61;0.055&#10;IDD02&#61;0.0&#10;IDD2N&#61;0.032&#10;IDD2N2&#61;0.0&#10;IDD2P0&#61;0.0&#10;IDD2P02&#61;0.0&#10;IDD2P1&#61;0.032&#10;IDD2P12&#61;0.0&#10;IDD3N&#61;0.038&#10;IDD3N2&#61;0.0&#10;IDD3P0&#61;0.0&#10;IDD3P02&#61;0.0&#10;IDD3P1&#61;0.038&#10;IDD3P12&#61;0.0&#10;IDD4R&#61;0.157&#10;IDD4R2&#61;0.0&#10;IDD4W&#61;0.125&#10;IDD4W2&#61;0.0&#10;IDD5&#61;0.235&#10;IDD52&#61;0.0&#10;IDD6&#61;0.02&#10;IDD62&#61;0.0&#10;VDD&#61;1.5&#10;VDD2&#61;0.0&#10;activation_limit&#61;4&#10;addr_mapping&#61;RoRaBaCoCh&#10;bank_groups_per_rank&#61;0&#10;banks_per_rank&#61;8&#10;burst_length&#61;8&#10;channels&#61;1&#10;clk_domain&#61;system.clk_domain&#10;conf_table_reported&#61;true&#10;default_p_state&#61;UNDEFINED&#10;device_bus_width&#61;8&#10;device_rowbuffer_size&#61;1024&#10;device_size&#61;536870912&#10;devices_per_rank&#61;8&#10;dll&#61;true&#10;eventq_index&#61;0&#10;in_addr_map&#61;true&#10;kvm_map&#61;true&#10;max_accesses_per_row&#61;16&#10;mem_sched_policy&#61;frfcfs&#10;min_writes_per_switch&#61;16&#10;null&#61;false&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;page_policy&#61;open_adaptive&#10;power_model&#61;Null&#10;range&#61;0:2147483647:6:19:0:0&#10;ranks_per_channel&#61;2&#10;read_buffer_size&#61;32&#10;static_backend_latency&#61;10000&#10;static_frontend_latency&#61;10000&#10;tBURST&#61;5000&#10;tCCD_L&#61;0&#10;tCK&#61;1250&#10;tCL&#61;13750&#10;tCS&#61;2500&#10;tRAS&#61;35000&#10;tRCD&#61;13750&#10;tREFI&#61;7800000&#10;tRFC&#61;260000&#10;tRP&#61;13750&#10;tRRD&#61;6000&#10;tRRD_L&#61;0&#10;tRTP&#61;7500&#10;tRTW&#61;2500&#10;tWR&#61;15000&#10;tWTR&#61;7500&#10;tXAW&#61;30000&#10;tXP&#61;6000&#10;tXPDLL&#61;0&#10;tXS&#61;270000&#10;tXSDLL&#61;0&#10;write_buffer_size&#61;64&#10;write_high_thresh_perc&#61;85&#10;write_low_thresh_perc&#61;50">
<path fill="#5e5958" stroke="#000000" d="M565,-24C565,-24 678,-24 678,-24 684,-24 690,-30 690,-36 690,-36 690,-103 690,-103 690,-109 684,-115 678,-115 678,-115 565,-115 565,-115 559,-115 553,-109 553,-103 553,-103 553,-36 553,-36 553,-30 559,-24 565,-24"/>
<text text-anchor="middle" x="621.5" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="621.5" y="-84.8" font-family="Arial" font-size="14.00" fill="#000000">: DDR3_1600_8x8</text>
</a>
</g>
</g>
<g id="clust72" class="cluster"><title>cluster_system_cpu</title>
<g id="a_clust72"><a xlink:title="branchPred&#61;Null&#10;checker&#61;Null&#10;clk_domain&#61;system.cpu_clk_domain&#10;cpu_id&#61;0&#10;default_p_state&#61;UNDEFINED&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dstage2_mmu&#61;system.cpu.dstage2_mmu&#10;dtb&#61;system.cpu.dtb&#10;eventq_index&#61;0&#10;fastmem&#61;false&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;interrupts&#61;system.cpu.interrupts&#10;isa&#61;system.cpu.isa&#10;istage2_mmu&#61;system.cpu.istage2_mmu&#10;itb&#61;system.cpu.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;1000000000&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;profile&#61;0&#10;progress_interval&#61;0&#10;simpoint_start_insts&#61;&#10;simulate_data_stalls&#61;false&#10;simulate_inst_stalls&#61;false&#10;socket_id&#61;0&#10;switched_out&#61;false&#10;syscallRetryLatency&#61;10000&#10;system&#61;system&#10;tracer&#61;system.cpu.tracer&#10;wait_for_remote_gdb&#61;false&#10;width&#61;1&#10;workload&#61;system.cpu.workload">
<path fill="#bbc6d9" stroke="#000000" d="M36,-540C36,-540 820,-540 820,-540 826,-540 832,-546 832,-552 832,-552 832,-850 832,-850 832,-856 826,-862 820,-862 820,-862 36,-862 36,-862 30,-862 24,-856 24,-850 24,-850 24,-552 24,-552 24,-546 30,-540 36,-540"/>
<text text-anchor="middle" x="428" y="-846.8" font-family="Arial" font-size="14.00" fill="#000000">cpu </text>
<text text-anchor="middle" x="428" y="-831.8" font-family="Arial" font-size="14.00" fill="#000000">: AtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust73" class="cluster"><title>cluster_system_cpu_dtb_walker_cache</title>
<g id="a_clust73"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;8&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;4&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;6&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;4&#10;sequential_access&#61;false&#10;size&#61;1024&#10;system&#61;system&#10;tag_latency&#61;4&#10;tags&#61;system.cpu.dtb_walker_cache.tags&#10;tgts_per_mshr&#61;8&#10;write_buffers&#61;16&#10;writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M644,-548C644,-548 812,-548 812,-548 818,-548 824,-554 824,-560 824,-560 824,-627 824,-627 824,-633 818,-639 812,-639 812,-639 644,-639 644,-639 638,-639 632,-633 632,-627 632,-627 632,-560 632,-560 632,-554 638,-548 644,-548"/>
<text text-anchor="middle" x="728" y="-623.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="728" y="-608.8" font-family="Arial" font-size="14.00" fill="#000000">: O3_ARM_v7aWalkCache</text>
</a>
</g>
</g>
<g id="clust76" class="cluster"><title>cluster_system_cpu_dtb</title>
<g id="a_clust76"><a xlink:title="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;sys&#61;system&#10;walker&#61;system.cpu.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M622,-671C622,-671 742,-671 742,-671 748,-671 754,-677 754,-683 754,-683 754,-804 754,-804 754,-810 748,-816 742,-816 742,-816 622,-816 622,-816 616,-816 610,-810 610,-804 610,-804 610,-683 610,-683 610,-677 616,-671 622,-671"/>
<text text-anchor="middle" x="682" y="-800.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="682" y="-785.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTLB</text>
</a>
</g>
</g>
<g id="clust77" class="cluster"><title>cluster_system_cpu_dtb_walker</title>
<g id="a_clust77"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M630,-679C630,-679 734,-679 734,-679 740,-679 746,-685 746,-691 746,-691 746,-758 746,-758 746,-764 740,-770 734,-770 734,-770 630,-770 630,-770 624,-770 618,-764 618,-758 618,-758 618,-691 618,-691 618,-685 624,-679 630,-679"/>
<text text-anchor="middle" x="682" y="-754.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="682" y="-739.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust79" class="cluster"><title>cluster_system_cpu_itb_walker_cache</title>
<g id="a_clust79"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;8&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;4&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;6&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;4&#10;sequential_access&#61;false&#10;size&#61;1024&#10;system&#61;system&#10;tag_latency&#61;4&#10;tags&#61;system.cpu.itb_walker_cache.tags&#10;tgts_per_mshr&#61;8&#10;write_buffers&#61;16&#10;writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M444,-548C444,-548 612,-548 612,-548 618,-548 624,-554 624,-560 624,-560 624,-627 624,-627 624,-633 618,-639 612,-639 612,-639 444,-639 444,-639 438,-639 432,-633 432,-627 432,-627 432,-560 432,-560 432,-554 438,-548 444,-548"/>
<text text-anchor="middle" x="528" y="-623.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="528" y="-608.8" font-family="Arial" font-size="14.00" fill="#000000">: O3_ARM_v7aWalkCache</text>
</a>
</g>
</g>
<g id="clust81" class="cluster"><title>cluster_system_cpu_itb</title>
<g id="a_clust81"><a xlink:title="eventq_index&#61;0&#10;is_stage2&#61;false&#10;size&#61;64&#10;sys&#61;system&#10;walker&#61;system.cpu.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M417,-671C417,-671 537,-671 537,-671 543,-671 549,-677 549,-683 549,-683 549,-804 549,-804 549,-810 543,-816 537,-816 537,-816 417,-816 417,-816 411,-816 405,-810 405,-804 405,-804 405,-683 405,-683 405,-677 411,-671 417,-671"/>
<text text-anchor="middle" x="477" y="-800.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="477" y="-785.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTLB</text>
</a>
</g>
</g>
<g id="clust82" class="cluster"><title>cluster_system_cpu_itb_walker</title>
<g id="a_clust82"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;is_stage2&#61;false&#10;num_squash_per_cycle&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M425,-679C425,-679 529,-679 529,-679 535,-679 541,-685 541,-691 541,-691 541,-758 541,-758 541,-764 535,-770 529,-770 529,-770 425,-770 425,-770 419,-770 413,-764 413,-758 413,-758 413,-691 413,-691 413,-685 419,-679 425,-679"/>
<text text-anchor="middle" x="477" y="-754.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="477" y="-739.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust89" class="cluster"><title>cluster_system_cpu_icache</title>
<g id="a_clust89"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;1&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;2&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;1&#10;sequential_access&#61;false&#10;size&#61;32768&#10;system&#61;system&#10;tag_latency&#61;1&#10;tags&#61;system.cpu.icache.tags&#10;tgts_per_mshr&#61;8&#10;write_buffers&#61;8&#10;writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M244,-548C244,-548 412,-548 412,-548 418,-548 424,-554 424,-560 424,-560 424,-627 424,-627 424,-633 418,-639 412,-639 412,-639 244,-639 244,-639 238,-639 232,-633 232,-627 232,-627 232,-560 232,-560 232,-554 238,-548 244,-548"/>
<text text-anchor="middle" x="328" y="-623.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="328" y="-608.8" font-family="Arial" font-size="14.00" fill="#000000">: O3_ARM_v7a_ICache</text>
</a>
</g>
</g>
<g id="clust91" class="cluster"><title>cluster_system_cpu_dcache</title>
<g id="a_clust91"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;6&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;65536&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu.dcache.tags&#10;tgts_per_mshr&#61;8&#10;write_buffers&#61;16&#10;writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M44,-548C44,-548 212,-548 212,-548 218,-548 224,-554 224,-560 224,-560 224,-627 224,-627 224,-633 218,-639 212,-639 212,-639 44,-639 44,-639 38,-639 32,-633 32,-627 32,-627 32,-560 32,-560 32,-554 38,-548 44,-548"/>
<text text-anchor="middle" x="128" y="-623.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="128" y="-608.8" font-family="Arial" font-size="14.00" fill="#000000">: O3_ARM_v7a_DCache</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node"><title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M410.5,-294.5C410.5,-294.5 481.5,-294.5 481.5,-294.5 487.5,-294.5 493.5,-300.5 493.5,-306.5 493.5,-306.5 493.5,-318.5 493.5,-318.5 493.5,-324.5 487.5,-330.5 481.5,-330.5 481.5,-330.5 410.5,-330.5 410.5,-330.5 404.5,-330.5 398.5,-324.5 398.5,-318.5 398.5,-318.5 398.5,-306.5 398.5,-306.5 398.5,-300.5 404.5,-294.5 410.5,-294.5"/>
<text text-anchor="middle" x="446" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_slave -->
<g id="node3" class="node"><title>system_membus_slave</title>
<path fill="#586070" stroke="#000000" d="M531,-163.5C531,-163.5 561,-163.5 561,-163.5 567,-163.5 573,-169.5 573,-175.5 573,-175.5 573,-187.5 573,-187.5 573,-193.5 567,-199.5 561,-199.5 561,-199.5 531,-199.5 531,-199.5 525,-199.5 519,-193.5 519,-187.5 519,-187.5 519,-175.5 519,-175.5 519,-169.5 525,-163.5 531,-163.5"/>
<text text-anchor="middle" x="546" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_slave -->
<g id="edge1" class="edge"><title>system_system_port&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M459.279,-294.37C476.463,-272.203 506.543,-233.399 526.369,-207.824"/>
<polygon fill="black" stroke="black" points="529.305,-209.749 532.666,-199.701 523.773,-205.46 529.305,-209.749"/>
</g>
<!-- system_membus_master -->
<g id="node2" class="node"><title>system_membus_master</title>
<path fill="#586070" stroke="#000000" d="M603,-163.5C603,-163.5 639,-163.5 639,-163.5 645,-163.5 651,-169.5 651,-175.5 651,-175.5 651,-187.5 651,-187.5 651,-193.5 645,-199.5 639,-199.5 639,-199.5 603,-199.5 603,-199.5 597,-199.5 591,-193.5 591,-187.5 591,-187.5 591,-175.5 591,-175.5 591,-169.5 597,-163.5 603,-163.5"/>
<text text-anchor="middle" x="621" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_mem_ctrls_port -->
<g id="node8" class="node"><title>system_mem_ctrls_port</title>
<path fill="#4b4746" stroke="#000000" d="M606,-32.5C606,-32.5 636,-32.5 636,-32.5 642,-32.5 648,-38.5 648,-44.5 648,-44.5 648,-56.5 648,-56.5 648,-62.5 642,-68.5 636,-68.5 636,-68.5 606,-68.5 606,-68.5 600,-68.5 594,-62.5 594,-56.5 594,-56.5 594,-44.5 594,-44.5 594,-38.5 600,-32.5 606,-32.5"/>
<text text-anchor="middle" x="621" y="-46.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_master&#45;&gt;system_mem_ctrls_port -->
<g id="edge2" class="edge"><title>system_membus_master&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M621,-163.37C621,-141.781 621,-104.412 621,-78.852"/>
<polygon fill="black" stroke="black" points="624.5,-78.701 621,-68.7011 617.5,-78.7011 624.5,-78.701"/>
</g>
<!-- system_tol2bus_master -->
<g id="node4" class="node"><title>system_tol2bus_master</title>
<path fill="#586070" stroke="#000000" d="M531,-425.5C531,-425.5 567,-425.5 567,-425.5 573,-425.5 579,-431.5 579,-437.5 579,-437.5 579,-449.5 579,-449.5 579,-455.5 573,-461.5 567,-461.5 567,-461.5 531,-461.5 531,-461.5 525,-461.5 519,-455.5 519,-449.5 519,-449.5 519,-437.5 519,-437.5 519,-431.5 525,-425.5 531,-425.5"/>
<text text-anchor="middle" x="549" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_l2_cpu_side -->
<g id="node7" class="node"><title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M523.5,-294.5C523.5,-294.5 574.5,-294.5 574.5,-294.5 580.5,-294.5 586.5,-300.5 586.5,-306.5 586.5,-306.5 586.5,-318.5 586.5,-318.5 586.5,-324.5 580.5,-330.5 574.5,-330.5 574.5,-330.5 523.5,-330.5 523.5,-330.5 517.5,-330.5 511.5,-324.5 511.5,-318.5 511.5,-318.5 511.5,-306.5 511.5,-306.5 511.5,-300.5 517.5,-294.5 523.5,-294.5"/>
<text text-anchor="middle" x="549" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_master&#45;&gt;system_l2_cpu_side -->
<g id="edge3" class="edge"><title>system_tol2bus_master&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="black" d="M549,-425.37C549,-403.781 549,-366.412 549,-340.852"/>
<polygon fill="black" stroke="black" points="552.5,-340.701 549,-330.701 545.5,-340.701 552.5,-340.701"/>
</g>
<!-- system_tol2bus_slave -->
<g id="node5" class="node"><title>system_tol2bus_slave</title>
<path fill="#586070" stroke="#000000" d="M459,-425.5C459,-425.5 489,-425.5 489,-425.5 495,-425.5 501,-431.5 501,-437.5 501,-437.5 501,-449.5 501,-449.5 501,-455.5 495,-461.5 489,-461.5 489,-461.5 459,-461.5 459,-461.5 453,-461.5 447,-455.5 447,-449.5 447,-449.5 447,-437.5 447,-437.5 447,-431.5 453,-425.5 459,-425.5"/>
<text text-anchor="middle" x="474" y="-439.8" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_l2_mem_side -->
<g id="node6" class="node"><title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M616,-294.5C616,-294.5 676,-294.5 676,-294.5 682,-294.5 688,-300.5 688,-306.5 688,-306.5 688,-318.5 688,-318.5 688,-324.5 682,-330.5 676,-330.5 676,-330.5 616,-330.5 616,-330.5 610,-330.5 604,-324.5 604,-318.5 604,-318.5 604,-306.5 604,-306.5 604,-300.5 610,-294.5 616,-294.5"/>
<text text-anchor="middle" x="646" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_l2_mem_side&#45;&gt;system_membus_slave -->
<g id="edge4" class="edge"><title>system_l2_mem_side&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M626.727,-294.3C613.264,-281.711 595.378,-263.789 582,-246 573.286,-234.412 565.17,-220.498 558.858,-208.652"/>
<polygon fill="black" stroke="black" points="561.916,-206.946 554.206,-199.679 555.702,-210.168 561.916,-206.946"/>
</g>
<!-- system_cpu_icache_port -->
<g id="node9" class="node"><title>system_cpu_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M243.5,-687.5C243.5,-687.5 310.5,-687.5 310.5,-687.5 316.5,-687.5 322.5,-693.5 322.5,-699.5 322.5,-699.5 322.5,-711.5 322.5,-711.5 322.5,-717.5 316.5,-723.5 310.5,-723.5 310.5,-723.5 243.5,-723.5 243.5,-723.5 237.5,-723.5 231.5,-717.5 231.5,-711.5 231.5,-711.5 231.5,-699.5 231.5,-699.5 231.5,-693.5 237.5,-687.5 243.5,-687.5"/>
<text text-anchor="middle" x="277" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_icache_cpu_side -->
<g id="node18" class="node"><title>system_cpu_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M251.5,-556.5C251.5,-556.5 302.5,-556.5 302.5,-556.5 308.5,-556.5 314.5,-562.5 314.5,-568.5 314.5,-568.5 314.5,-580.5 314.5,-580.5 314.5,-586.5 308.5,-592.5 302.5,-592.5 302.5,-592.5 251.5,-592.5 251.5,-592.5 245.5,-592.5 239.5,-586.5 239.5,-580.5 239.5,-580.5 239.5,-568.5 239.5,-568.5 239.5,-562.5 245.5,-556.5 251.5,-556.5"/>
<text text-anchor="middle" x="277" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side -->
<g id="edge5" class="edge"><title>system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side</title>
<path fill="none" stroke="black" d="M277,-687.37C277,-665.781 277,-628.412 277,-602.852"/>
<polygon fill="black" stroke="black" points="280.5,-602.701 277,-592.701 273.5,-602.701 280.5,-602.701"/>
</g>
<!-- system_cpu_dcache_port -->
<g id="node10" class="node"><title>system_cpu_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M44,-687.5C44,-687.5 116,-687.5 116,-687.5 122,-687.5 128,-693.5 128,-699.5 128,-699.5 128,-711.5 128,-711.5 128,-717.5 122,-723.5 116,-723.5 116,-723.5 44,-723.5 44,-723.5 38,-723.5 32,-717.5 32,-711.5 32,-711.5 32,-699.5 32,-699.5 32,-693.5 38,-687.5 44,-687.5"/>
<text text-anchor="middle" x="80" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_dcache_cpu_side -->
<g id="node20" class="node"><title>system_cpu_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M51.5,-556.5C51.5,-556.5 102.5,-556.5 102.5,-556.5 108.5,-556.5 114.5,-562.5 114.5,-568.5 114.5,-568.5 114.5,-580.5 114.5,-580.5 114.5,-586.5 108.5,-592.5 102.5,-592.5 102.5,-592.5 51.5,-592.5 51.5,-592.5 45.5,-592.5 39.5,-586.5 39.5,-580.5 39.5,-580.5 39.5,-568.5 39.5,-568.5 39.5,-562.5 45.5,-556.5 51.5,-556.5"/>
<text text-anchor="middle" x="77" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side -->
<g id="edge6" class="edge"><title>system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M79.6016,-687.37C79.0996,-665.781 78.2305,-628.412 77.6361,-602.852"/>
<polygon fill="black" stroke="black" points="81.1317,-602.617 77.4,-592.701 74.1336,-602.78 81.1317,-602.617"/>
</g>
<!-- system_cpu_dtb_walker_cache_mem_side -->
<g id="node11" class="node"><title>system_cpu_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M744,-556.5C744,-556.5 804,-556.5 804,-556.5 810,-556.5 816,-562.5 816,-568.5 816,-568.5 816,-580.5 816,-580.5 816,-586.5 810,-592.5 804,-592.5 804,-592.5 744,-592.5 744,-592.5 738,-592.5 732,-586.5 732,-580.5 732,-580.5 732,-568.5 732,-568.5 732,-562.5 738,-556.5 744,-556.5"/>
<text text-anchor="middle" x="774" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dtb_walker_cache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge7" class="edge"><title>system_cpu_dtb_walker_cache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M752.769,-556.244C744.286,-550.188 734.134,-543.923 724,-540 634.318,-505.28 589.277,-562.439 510,-508 497.263,-499.254 488.493,-484.435 482.8,-471.312"/>
<polygon fill="black" stroke="black" points="485.95,-469.76 479.031,-461.736 479.436,-472.323 485.95,-469.76"/>
</g>
<!-- system_cpu_dtb_walker_cache_cpu_side -->
<g id="node12" class="node"><title>system_cpu_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M651.5,-556.5C651.5,-556.5 702.5,-556.5 702.5,-556.5 708.5,-556.5 714.5,-562.5 714.5,-568.5 714.5,-568.5 714.5,-580.5 714.5,-580.5 714.5,-586.5 708.5,-592.5 702.5,-592.5 702.5,-592.5 651.5,-592.5 651.5,-592.5 645.5,-592.5 639.5,-586.5 639.5,-580.5 639.5,-580.5 639.5,-568.5 639.5,-568.5 639.5,-562.5 645.5,-556.5 651.5,-556.5"/>
<text text-anchor="middle" x="677" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dtb_walker_port -->
<g id="node13" class="node"><title>system_cpu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M662,-687.5C662,-687.5 692,-687.5 692,-687.5 698,-687.5 704,-693.5 704,-699.5 704,-699.5 704,-711.5 704,-711.5 704,-717.5 698,-723.5 692,-723.5 692,-723.5 662,-723.5 662,-723.5 656,-723.5 650,-717.5 650,-711.5 650,-711.5 650,-699.5 650,-699.5 650,-693.5 656,-687.5 662,-687.5"/>
<text text-anchor="middle" x="677" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_dtb_walker_port&#45;&gt;system_cpu_dtb_walker_cache_cpu_side -->
<g id="edge8" class="edge"><title>system_cpu_dtb_walker_port&#45;&gt;system_cpu_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M677,-687.37C677,-665.781 677,-628.412 677,-602.852"/>
<polygon fill="black" stroke="black" points="680.5,-602.701 677,-592.701 673.5,-602.701 680.5,-602.701"/>
</g>
<!-- system_cpu_itb_walker_cache_mem_side -->
<g id="node14" class="node"><title>system_cpu_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M544,-556.5C544,-556.5 604,-556.5 604,-556.5 610,-556.5 616,-562.5 616,-568.5 616,-568.5 616,-580.5 616,-580.5 616,-586.5 610,-592.5 604,-592.5 604,-592.5 544,-592.5 544,-592.5 538,-592.5 532,-586.5 532,-580.5 532,-580.5 532,-568.5 532,-568.5 532,-562.5 538,-556.5 544,-556.5"/>
<text text-anchor="middle" x="574" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_itb_walker_cache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge9" class="edge"><title>system_cpu_itb_walker_cache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M554.727,-556.3C541.264,-543.711 523.378,-525.789 510,-508 501.286,-496.412 493.17,-482.498 486.858,-470.652"/>
<polygon fill="black" stroke="black" points="489.916,-468.946 482.206,-461.679 483.702,-472.168 489.916,-468.946"/>
</g>
<!-- system_cpu_itb_walker_cache_cpu_side -->
<g id="node15" class="node"><title>system_cpu_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M451.5,-556.5C451.5,-556.5 502.5,-556.5 502.5,-556.5 508.5,-556.5 514.5,-562.5 514.5,-568.5 514.5,-568.5 514.5,-580.5 514.5,-580.5 514.5,-586.5 508.5,-592.5 502.5,-592.5 502.5,-592.5 451.5,-592.5 451.5,-592.5 445.5,-592.5 439.5,-586.5 439.5,-580.5 439.5,-580.5 439.5,-568.5 439.5,-568.5 439.5,-562.5 445.5,-556.5 451.5,-556.5"/>
<text text-anchor="middle" x="477" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_itb_walker_port -->
<g id="node16" class="node"><title>system_cpu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M462,-687.5C462,-687.5 492,-687.5 492,-687.5 498,-687.5 504,-693.5 504,-699.5 504,-699.5 504,-711.5 504,-711.5 504,-717.5 498,-723.5 492,-723.5 492,-723.5 462,-723.5 462,-723.5 456,-723.5 450,-717.5 450,-711.5 450,-711.5 450,-699.5 450,-699.5 450,-693.5 456,-687.5 462,-687.5"/>
<text text-anchor="middle" x="477" y="-701.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_itb_walker_port&#45;&gt;system_cpu_itb_walker_cache_cpu_side -->
<g id="edge10" class="edge"><title>system_cpu_itb_walker_port&#45;&gt;system_cpu_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M477,-687.37C477,-665.781 477,-628.412 477,-602.852"/>
<polygon fill="black" stroke="black" points="480.5,-602.701 477,-592.701 473.5,-602.701 480.5,-602.701"/>
</g>
<!-- system_cpu_icache_mem_side -->
<g id="node17" class="node"><title>system_cpu_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M344,-556.5C344,-556.5 404,-556.5 404,-556.5 410,-556.5 416,-562.5 416,-568.5 416,-568.5 416,-580.5 416,-580.5 416,-586.5 410,-592.5 404,-592.5 404,-592.5 344,-592.5 344,-592.5 338,-592.5 332,-586.5 332,-580.5 332,-580.5 332,-568.5 332,-568.5 332,-562.5 338,-556.5 344,-556.5"/>
<text text-anchor="middle" x="374" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_icache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge11" class="edge"><title>system_cpu_icache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M387.279,-556.37C404.463,-534.203 434.543,-495.399 454.369,-469.824"/>
<polygon fill="black" stroke="black" points="457.305,-471.749 460.666,-461.701 451.773,-467.46 457.305,-471.749"/>
</g>
<!-- system_cpu_dcache_mem_side -->
<g id="node19" class="node"><title>system_cpu_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M144,-556.5C144,-556.5 204,-556.5 204,-556.5 210,-556.5 216,-562.5 216,-568.5 216,-568.5 216,-580.5 216,-580.5 216,-586.5 210,-592.5 204,-592.5 204,-592.5 144,-592.5 144,-592.5 138,-592.5 132,-586.5 132,-580.5 132,-580.5 132,-568.5 132,-568.5 132,-562.5 138,-556.5 144,-556.5"/>
<text text-anchor="middle" x="174" y="-570.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_dcache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge12" class="edge"><title>system_cpu_dcache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M199.263,-556.485C208.144,-550.867 218.325,-544.827 228,-540 299.719,-504.218 388.301,-472.742 437.204,-456.397"/>
<polygon fill="black" stroke="black" points="438.338,-459.708 446.728,-453.238 436.134,-453.064 438.338,-459.708"/>
</g>
</g>
</svg>
