
paper name ; author ; year ; source
# A
# page 518
Adve,S.V. K.Gharachorloo ; Shared Memory Consistency Models ; 1996 ; IEEE computer
Adve,S.V. M.D.Hill ; Weak ordering - a new definition ; 1990 ; 17th ISCA
Agarwal,A. ; Analysis of Cache Performance for Operating Systems and Multiprogramming ; 1987 ; PH.D. Stanford University
Agarwal.A. ; Limits on interconnection network performance ; 1991 ; IEEE Trans. on Parallel and Distributed Systems
# current 
Agarwal,A. ; Column-associative caches: A technique for reducing the miss rate of direct-mapped caches ; 1993 ; 20th ISCA
Agarwal,A. R.Bianchini D.Chaiken K.Johnson D.Kranz ; The MIT Alewife machine: Architecture and performance ; 1995 ; ISCA
Agarwal,A. J.L.Hennessy R.Simoni M.A.Horowitz ; An evaluation of directory schemes for cache coherence ; 1988 ; 15th ISCA
Agarwal,A. J.Kubiatowicz D.Kranz B.H.Lim D.Yeung G.D'Souza M.Parkin ; Sparcle: An evolutionary processor design for large-scale multiprocessors ; 1993 ; IEEE MICRO 13
Agerwala,T. J.Cocke ; High Performance Reduced Instruction Set Processors ; 1987 ; IBM Tech. Rep.RC12434
Akeley,K. T.Jernolik ; High-Performabnce Polygon Rendering ; 1988 ; 15th Annual Conf. on Computer Grahpics and Interactive Techniques (SIGGRAPH)
Alexander,W.G. D.B.Wortman ; Static and dynamic characteristics of XPL programs ; 1975 ; IEEE Computer
Alles,A. ; ATM Internetworking ; 1995 ; White Paper www.cisco.com
Alliant ; Alliant FX/Series: Product Summary, Alliant Computer Systems Corp ; 1987
Almasi,G.S. A.Gottlieb ; Highly Parallel Computing ; 1989 ; 
Alverson,G. R.Alverson D.Callahan B.Koblenz A.Porterfield B.Smith ; Exploiting heterogeneous parallelism on a multithreaded multiprocessor ; ACM/IEEE Conf. on Supercomputing; 1992
Amdahl,G.M. ; Validity of the single processor approach to achieving large scale compuring capabilities ; 1967 ; AFIPS Spring Joint Computer Conf. 
# page 519
Amdahl,G.M. G.A.Blaauw F.P.Brooks ; Architecture of IBM System 360 ; 1964 ; IBM J.Research and Development
Amza,C. A.K.Cox S.Dwarkadas P.Keleher H.Lu R.Rajamony W.Yu W.Zwaenepoel ; Treadmarks: Shared memory computing on networks of workstations ; 1996 ; IEEE Computer
Anderson,D. ; You don't konw jack about disks ; 2003 ; Queue
Anderson,D. J.Dykes E.Riedel ; SCSI vs ATA - More than an interface ; 2003 ; 2nd FAST
Anderson,D. F.J.Sparacio R.M.Tomasulo ; The IBM 360 Model 91: Processor philosophy and instruction handling ; 1967 ; IBM J.Research and Development
Anderson,M.H. ; Strength (and safety) in numbers (RAID, disk storage technology) ; 1990 ; Byte
Anderson,T.E. D.E.Culler D.Patterson ; A case for NOW (networks of workstations) ; 1995 ; IEEE MICRO
Ang,B. D.Chiou D.Rosenband M.Ehrlich L.Rudolph Arvind ; StarTVoyager: A flexible platform for exploring scalable SMP issues ; 1998 ; ACM/IEEE Conf. on Supercomputing
Anjan,K.V. T.M.Pinkston ; An efficient, fully-adaptive deadlock recovery scheme: Disha ; 1995 ; 20th ISCA
Anon.et ; A Measure of Transaction Processing Power ; 1985 ; Datamation
Apache Hadoop ; 2011 ;
Archibald,J. J.-L.Baer ; Cache conherence protrocols: Evaluation using a multiprocessor simulation model ; 1986 ; ACM Trans on Computer Systems
Armbrust,M. A.Fox R.Griffith A.D.Joseph R.Katz A.Konwinski G.Lee D.Patterson A.Rabkin J.Stoica M.zaharia ; Above the Clouds: A Berkeley View of Cloud Computing ; 2009 ; Tech.Rep University of California, Berkeley www.eecs.berkeley.edu/Pubs/TechRpts/2009/EECE-2009-28.html
Arpaci,R.H. D.E.Culler A.Krishnamurthy S.G.Strinberg K.Yelick ; Empirical evaluation of the CRAY-T3D: A complier perspective ; 1995 ; 22nd ISCA
Asanovic,K. ; Vector Microprocessors ; 1998 ; Ph.D. thesis, Computer Science Division, University of California Berkeley
Associated Press ; Gap Inc, shuts down two Internet sotres for major overhaul ; 2005 ; USATODAY.com
Atanasoff,J.V. ; Computing Machine for the Solution fo Large Systems of Linear Equations ; 1940 ; Internal Report, Iowa State University, Ames
Atkins,M. ; Performance and the i860 Microprocessor ; 1991 ; IEEE MICRO
Austin,T.M. G.Sohi ; Dynamic dependency analysis of ordinary programs ; 1992 ; 19th ISCA
# B
Babbay,F. A.Mendelson ; Using value prediction to increase the power of speculative execution hardware ; 1998 ; ACM Trans. on Computer Systems
Bacr,J.-L. W.-H.Wang ; On the inclusion property for multi-level cache hierarchies ; 1988 ; 15th ISCA
Bailey,D.H. E.Barszcz J.T.Barton D.S.Browning R.L.Carter L.Dagum R.A.Fatoohi P.O.Frederickson T.A.Lasinski R.S.Schreiber H.D.Simon V.Venkatakrishnan S.K.Weeratunga ; The NAS parallel benchmarks ; 1991 ; Int'l J.Supercomputing Applications
Bakoglu,H.B. G.F.Grohoski L.E.Tharcher J.A.Kaeli C.R.Moore D.P.Tattle W.E.Male W.R.Hardell D.A.Hicks M.Nguyen Phu R.K.Montoye W.T.Glover S.Dhawan ; IBM secong-generation RISC processor organization ; 1989 ; IEEE Int'l Conf on Computer Design
Balakrishnan,H. V.N.Padmanabhan S.Seshan R.H.Katz ; A comparison of mechanisms for improving TCP performance over wireless links ; IEEE/ACM Trans. on Networking
Ball,T. J.Larus ; Branch prediction for free ; 1993 ; ACM SIGPLAN'93 conference on Programming Language Design and Implementation
# page 520
Banerjee,U. ; Speedup of Ordinary Programs ; 1979 ; Ph.D. thesis. dept. of COmputer Science, University of Illinois at Urbana-Champaign
Barham,P. B.Dragovic K.Fraser S.Hand T.Harris A.Ho R.Neugebauer ; Xen and the art of virtualization ; 2003 ; 19th ACM Symposium on Operating Systems Principles
Barroso,L.A. ; Warehouse Scale Computing ; 2010 ; ACM SIGMOD
Barroso,L.A. U.Holzle ; 2007 ; The case for energy-proportiona computing ; IEEE Computing 
Barroso,L.A. U.Holzle ; 2009 ; The Datacenter as a Computer: An introduction to rhe Design of Warehouse-Scale Machines ; Morgan & Claypool
Barroso,L.A. K.Gharachorloo E.Bugnion ; Memory system characterization of commercial workloads ; 1998 ; 25th ISCA
Barton,R.S. ; A new approach to the functional design of a computer ; 1961 ; Proc Western Joint Computer Conf.
Bashe,C.J. W.Buchholz G.V.Hawkins J.L.Ingram N.Rochester ; The architecture of IBM's early computers ; 1981 ; IBM J.Research and Development
Bashe,C.J. L.R.Johnson J.H.Palmer E.W.Pugh ; IBM's Early Computers ; 1986 ; MIT Press, Cambridge,Mass
Baskett,F. T.W.Keller ; An evaluation of the Cray-1 processor ; 1977 ; High Speed Computer and Algorithm Organization
Baskett,F. T.Jermoluk D.Solomon ; The 4D-MP graphics superworkstation: Computing + grahpics = 40 MIPS + 40 MFLOPS and 10,000 lighted polygons per second ; 1988 ; IEEE COMPCON
BNN Laboratories ; Butterfly Parallel Processor Overview ; 1986 ; Trch.Rep.6148, BNN Laboratories,Cambridge,Mass
Bell,C.G. ; The mini and micro industries ; 1984 ;  IEEE Computer
Bell,C.G. ; Multis: A new calss of multiprocessor computers ; 1985 ; Science
Bell,C.G. ; The future of high performance computers in science and engineering ; 1989 ; Communications of the ACM
Bell,C.G. J.Gray ; Crays, Clusters and Centers ; 2001 ; Tech.Rep. MSR-TR-2001-76 Microsoft Research
Bell,C.G. J.Gray What's next in high performance computing? ; 2002 ; CACM
Bell,C.G. W.D.Strecker ; COmputer structures: Whar have we learned from the PDP-11? ; 1976 ; 3rd ISCA
Bell,C.G. J.C.Mudge J.E.McNamara ; A DEC View of Computer Engineering ; 1978 ; Digital Press
Bell,C.G. R.Cady H.McFarland B.DeLagi J.O'Laughlin R.Noonan W.Wulf ; A new architecture for mini-computer: The DEC PDP-11 ; AFIPS Spring Joint Computer Conf.
Benes,V.E. ; Rearrangeable three stage connecting networks ; 1962 ; Bell System Technical Journal
Bertozzi,D. A.Jalabert S.Murali R.Tamhankar S.Stergiou L.Benini G.De Micheli ; NoC synthesis flow for customized domain specific multiprocessor systems-on-chip ; 2005 ; IEEE Trans. on Parallel and Distributed Systems
Bhandarkar,D.P ; Alpha Architecture and Implementations ; 1995 ; Digital Press
Bhandarkar,D.P D.W.Clark ; Performance from architecture: Comparing a RISC and a CISC with similar hardware organizations ; 1991 ; 4th ASPLOS
Bhandarkar,D.P J.Ding ;  Performance characterization fo the Pentium Pro processor ; 1997 ; 3th HPCA
Bhuvan,L.N. D.P.Agrawal ; Generalized hypercube and hyperbus structures for a computer network ; 1984 ; IEEE Trans. on Computers
Bienia,C S.Kumar P.S.Jaswinder K.Li ; The Parsec Benchmark Suite: Characterization and Architectural Implications ; 2008 ; Tech.Rep. Princeton University
# page 521
Bird,S. A.Phansalkar L.K.John A.Mericas R.Indukuru ; Characterization of performance of SPEC CPU benchmarks on Intel's Core Microarchitecture based processor ; 2007 ; 2007 SPEC Benchmark Workshop
Birman,M. A.Samuels G.Chu R.Chuk L.Hu J.McLeod J.Barnes ; Developing the WRL3170/3171 SPARC floating-point coprocessors ; 1990 ; IEEE Micro
Blackbure,M. R.Garner C.Hoffman A.M.Khan K.S.McKinley R.Bentzur A.Diwan D.Feinberg D.Frampton S.Z.Guyer M.Hirzel A.Hosking M.Jump H.Lee J.E.B.Moss A.Phansalkar D.Stefanovic T.VanDrunen D.vonDincklage B.Wirdermann ; The Dacapo Benchmarks: Java benchmarking development and analysis ; 2006 ; ACM SIGPLAN Conference on Object-Oriented Programming, Systems,Language,and Applications
Blaum,M. J.Bruck A.Vardy ; MDS array codes with independent parity symbols ; 1996 ; IEEE Trans. onInformation Theory
Blaum,M. J.Brady J.Bruck J.Menon ; EVENODD:An optimal scheme for tolerating double disk failures in RAID architectures ; 1994 ; 21th ISCA
Blaum,M. J.brady J.Bruck J.Menon ; EVENODD:An optimal scheme for tolerating double disk failures in RAID architectures ; 1995 ; IEEE Trans. on Computers
Blaum,M. J.brady J.Bruck J.Menon A.Vardy ; The EVENODD code and its generalization ; 2001 ; High Performance Mass Storage and Parallel I/O: Technologies and Applications
Bloch,E. ; The engineering design of the stretch computer ; 1959 ; 1959 Proceedings of the Eastern Joint Computer Conf.
Boddie,J.R. ; History of DSPs ; 2000 ; www.lucent.com/micro/dsp/dsphist.html
Bolt,K.M. ; Amazon sees sales rise, profit fall ; 1005 ; Seattle Post-Intelligencer
Boardawekar,R. U.Bondhugula R.Rao ; Believe It or Not: Multi-core CPUs can Match GPU Performance for a FLOP-Intensive Application! ; 2010 ; 19th PACT
Borg,A. R.E.Kessler D.W.Wall ; Generation and analysis of very long address traces ; 1990 ; 19th ISCA
Bouknight,W.J. S.A.Deneberg D.E.McIntyre J.M.Randall A.H.Sameh D.L.Slotnick ; The Illiac IV system ; 1972 ; Computer Structures: Principles and Examples
Bargy,J.T. ; A theory of productivity in the creative process ; 1986 ; IEEE CG&A
Brain,M. ; Inside a Digital Cell Phone ; 2000 ; howstuffworks.com/insidecellphone.htm
Brandt,M. J.Brooks M.Cahir T.Hewitt E.Lopez=Pineda D.Sandness ; The Benchmarker's Guid for Cray SV1 Systems ; 2000 ; Cray Inc,Seattle,Wash
Brent,R.O. and H.T.Kung ; A regular layout for parallel adders ; 1982 ; IEEE Trans. on Computers
Brewer,E.A. B.C.Kuszmaul ; Hot to get good performance from the CM-5 data network ; 1994 ; Parallel Processing Symposium
Brin,S. and L.Page ; The anatomy of a large-scale hypertextual Web search engin ; 1998 ; 7th WWW Conf.
Brown,A. D.A.Patterson ; Towards maintainability, availavility, and growth benchmarks: A case study of software RAID systems ; 2000 ; 2000 USENIX Ammial Technical Conf.
Bucher,I.V. A.H.Hayes ; I/O performance measurement on Cray-1 and CDC 7000 computers ; 1980 ; Computer Performance Evaluation Users Group 16th
Bucher,I.Y ; The computational speed of supercomputers ; 1983 ; SIGMETRICS
Bucholtz,W. ; Planning a Computer System: Project Stretch ; 1962 ; McGraw-Hill,New York
# page 522
Bugress,N. R.Williams ; Choices of operand truncation in the SRT division algorithm ; 1995 ; IEEE Trans. on Computer
Burkhardt III,H. S.Frank B.Knobe J.Rothnie ; Overview of the KSRI Computer System ; 1992 ; Tech.Rep.KST-TR-9202001
Burks,A.W. H.H.Foldstine J.von Neumann ; Preliminaty discussion of the logical design of an electronic computing instrument ; 1946 ; Papers of John von Neumann
# C
Calder,B. G.Reinman D.M.Tullsen ; Selective value prediction ; 1999 ; 26th ISCA
Calder,B. G.Grunwald M.Jones D.Lindsay J.Martin M.Mozer B.Zorn ; Evidence-based static branch prediction using machine learning ; 1997 ; ACM Trans. Program.Lang.Syst
Callahan,D. J.Dongarra D.Levine ; Vectorizing compilers: A test suite and results ; 1988 ; ACM/IEEE Conf. on supercomputing
Cantin,J.F. M.D.Hill ; Cache Performance for Selected SPEC CPU2000 Benchmarks ; 2001 ; www.jfred.org/cache-data.html
Cantin,J.F. M.D.Hill ; Cache Performance for SPEC CPU2000 Benchmarkc, Version 3.0. ; 2003 ; www.cs.wisc.edu/multifacet/misc/spec2000cache-data/index.html
Carles,S. ; Amazon reports record Xmas season, top gane picks ; 2005 ; Gamasutra
Carter,J. K.Rajamani ; Designing energy-efficient servers and data centers ; 2010 ; IEEE Computer
Case,R.P. A.Padegs ; The architecture of the IBM System/370 ; 1978 ; Communication of the ACM | Computer Structures: Principles and Examples
Censier,L. P.Feautrier ; A new solution to  coherence problems in multicache systems ; 1978 ; IEEE Trans. on Computers
Chandra,R S.Devine B.Verghese A.Gupra M.Rosenblum ; Scheduling and page migration for multiprocessor compute servers ; 1994 ; 6th ASPLOS
Chang,F. J.Dean S.Ghemawat W.C.Hsieh D.A.Wallach M.Burrows T.Chandra A.Fikes R.E.Gruber ; Bigtable: A distributed storage system for structured data ; 2006 ; 7th OSDI
Chang,J. J.Meza P.Ranganathan C.Bash A.Shah ; Green server design: Beyond operational energy to sustainability ; 1020 ; HotPower
Chang,P. S.A.Mahlke W.Y.Chen N.J.Warter W.W.Hwu ; IMPACT: An architectural framework for multiple-instruction-issue processors ; 18th ISCA
Charlesworth A.E. ; An approach to scientific array processing: The architecture design of the AP-120B/FPS-164 family ; 1981 ; Computer
Charlesworth A. ; Starfire: Extending the SMP envelope ; 1998 ; IEEE Micro
Chen,P.M. E.K.Lee ; Striping in a RAID level 5 disk array ; 1995 ; ACM SIGMETRICS Conf. on Measurement and Modeling of Computer Systems
Chen,P.M. G.A.Gibson R.H.Katz D.A.Patterson ; An evaluation fo redundant arrays of inexpensive disks using an Amdahl 5890 ; 1990 ; ACM SIGMETRICS Conf. on Measurement and Modeling of Computer Systems
Chen,P.M.E.K.Lee G.A.Gibson R.H.Katz D.A.Patterson ; RAID: High-performance, reliable secondary storage ; 1994 ; ACM Computing Surveys
Chen,S. ; Large-scale and high-speed multiprocessor system for scientific applications ; 1983 ; Proc.NATO Advanced Research Workshop on High-Speed Computing
# page 523
Chen,T.C. ; Overlap and parallel processing ; 1980 ; Introduction to Computer Architecture
Chow,F.C. ; A Protable Machine-Independent Global Optimizer-Design and Mesurements ; 1983 ; Ph.D. Stranford University
Chrysos,G.Z. J.S.Emer ; Memory dependence prediction using srote sets ; 1998 ; 25th ISCA
Clark,B. T.Deshane E.Dow S.Evanchik M.Finlayson J.Herne J.Neefe Matthews ; Xen and the art of repeated research ; 2004 ; USENIX Annual Rechnical Conf.
Clark,D.W. ; Cache performance of the VAX-11/780 ; 1983 ; ACM Trans. on Computer Systems 
Clark,D.W. ; Pipelining and performance in the VAX 8800 processor ; 1987 ; 2th ASPLOS
Clark,D.W. J.S.Emer ; Performance of the VAX-11/780 translation buffer: Simulation and measurement ; ACM Trans. on Computer System
Clark,D.W. H.Levy ; Measurement and analysis of instruction set use in the VAX-11/780 ; 1982 ; 9th ISCA
Clark,D. W.D.Strecker ; Comments on the case for the reduced insrtuction set computer ; 1980 ; Computer Architecture
Clark.W.A. ; The Lincoln TX-2 computer development ; 1957 ; Western Joint Computer Conference
Clidaras,J C.Johnson B.Felderman ; Private communication ; 2010
Climate Svaers Computing Initiative ; Efficiency Spece ; 2007 ; www.climatesacerscomputing.org
Clos,C. ; A study of non-blocking switching networks ; 1953 ; Bell Systems Technical Journal
Cody.W.J. J.T.Coonen D.M.Gay K.Hanson D.Hough W.Kahan R.Karpinski J.Palmer F.N.Ris D.Stevenson ; A proposed redix-and wordlengthindependent standard for floating-point arithmetic ; 1984 ; IEEE Micro
Colwell,R.P. R.Steck ; A 0.6 um BiCMOS processor with dynamic execution ; 1995 ; ISSCC
Colwell,R.P. R.P.Nix J.J.O'Donnel D.B.Papworth P.K.Rodman ; A VLIW architecture for a trace scheduling compiler ; 1987 ; 2th ASPLOS
Comer,D. ; Internetworking with TCP/IP 2nd ; 1993 ; Prentice Hall, Englewood Cliffs,N.J.
Compaq Computer Corporation ; Compiler Writer's Guide for the Alpha 21264 ; 1999 ; www.support.compaq.com
Conti<C. D.H.Gibson S.H.Pitkowsky ; Structural aspects of the System/360 Model 85. Part I. General organization ; 1968 ; IBM Systems
Coonen,J. ; Contributions to a Proposed Standard for Binary Floating-Point Arithmetic ; 1984 ; Ph.D. University of Califomia
Corbett.P. B.English A.Goel T.Grcanac S.Kleiman J.Leong S.Sankar ; Row-diagonal parity for double disk failure correction ; 2004 ; 3th FAST
Crawford,J. P.Gelsinger ; Programming the 80386 ; 1988 ; Sybex Books, Alsmeda,Calif
Culler,D.E. J.P.Singh A.Gupta ; Parallel Computer Architecture: A Hardware/Software Approach ; 1999 ; Morgan Kaufmann
Curnow,H.J. B.A.Wichmann ; A synthetic benchmark ; 1976 ; The Computer
Cvetanovic,Z. R.E.Kessler ; Performance analysis of the Alpha 21264-based Compaq ES40 system ; 2000 ; 27th ISCA
# D
Dally,W.J. ; Performance analysis of k-ary n-cube interconnection networks ; 1990 ; IEEE Trans. on Computers
Dally,W.J. ; Virtual channel flow control ; 1992 ; IEEE Trans. on Parallel and Distributed Systems
Dally,W.J. ; Interconnect limited VLSI architecture ; 1999 ; Proc. of the International Interconnect Technology Conference
# page 524
Dally,W.J. C.I.Seitz ; The torus routing chip ; 1986 ; Dirtributed Computrting
Dally,W.J. B.Towles ; Route packets, not wires: On-chip interconnection networks ; 2001 ; 38th Design Automation Conference
Dally,W.J. B.Towles ; Priciples and Practices of Interconnection Networks ; 2003 ; Morgan Kaufmann
Darcy,J.D. D.Gay ; FLECKmarks: Measuring floating point performance using a full IEEE compliant arithmetic benchmark ; 1996 ; CS 252 class project
Darley,H.M. ; Floating Point/Integer Processor with Divide and Square Root Functions ; 1989 ; U.S.Patent
Davidson,E.S. ; The design and control of pipelined function generators ; 1971 ; IEEE Conf. on Systems,Networks,and Computers
Davidson,E.S. A.T.Thomas L.E.Shar J.H.Patel ; Effective control for pipelined processors ; 1975 ; Proc. IEEE COMPCON
# something wrong with references
# page 525
Duato,J. T.M.Pinkston ; A general theory for deadlock-free adaptive routing using a mixed set og resources ; 2001 ; IEEE Trans. on Parallel and Distributed Systems
Duato,J. S.Ylamanchili L.Ni ; Interconnection Networks: An Engineering Approach, 2nd ; Morgan Kaufmann
Duato,J. I.Johnson J.Flich F.Naven P.Garcia T.Nachiondo ; A new scalable and cost-effective congestion management strategy for lossless multistage interconnection networks ; 2005 ; 11th HPCA
Duato,J. O.Lysne R.Pang T.M.Pinkston ; Part I: A theory for deadlockfree dynamic reconfiguration of interconnection networks ; 2005 ; IEEE Trans. on Parallel and Distributed Systmes
Dubois,M. C.Scheurich and F.Briggs ; Synchronization, coherence, and event ordering ; 1988 ; IEEE Computer
Dunigan,W. K.Vetter K.White P.Worley ; Performance evaluation of the Cray X1 distributed shared memory architecture ; 2005 ; IEEE Micro
# E
Eden,A. T.Mudge ; The YAGS branch prediction scheme ; 1998 ; 32th Annual ACM/IEEE Int'l Symposium on Microarchitecture
Edmondson,J.H. P.I.Rubindield R.Preston V.Rajagopalan ; Superscalar instruction execution in the 21164 Alpha microprocessor ; 1995 ; IEEE Micro
Eggers,S. ; Simulation Analysis of Data Sharing in Shared Memory Multiprocessors ; 1989 ; Ph.D. thesis, University of California,Berkeley
Elder,J. A.Gottlieb C.K.Kruskal K.P.McAuliffe L.Randolph M.Snir P.Teller J.Wilson ; Issues related to MIMD shared-memory computers: The NYU Ultracomputer approach ; 12th ISCA
Ellis,J.R. ; Bulldog: A Compiler for VLIW Architectures ; 1986 ; MIT press,Cambridge,Mass
Ellis,J.R. D.W.Clark ; A characterization of processor performance in the VAX-11/780 ; 1984 ; 11th ISCA
Enriquez,P. ; What happended to my dial tone? A study of FCC service disruption reports ; 2001 ; Richard Tapia Symposium on the Celebration of Diversity in Computering
Erlichson,A. N.Nuckolls G.Chesson J.L.Hennessy ; SofyFLASH: Analyzing the performance of clustered distributed virtual shared memory ; 1996 ; 7th ASPLOS
Esmaeilzadeh,H. R.Cao Y.Xi S.M.Blackbum K.S.McKinley ; Looking Bask on the Language and Hardware Revolution: Measured Power, Performance, and Scaling ; 2011 ; 16th ASPLOS
Evers,M. S.J.Patel R.S.Chappell Y.N.Patt ; An analysis of correlation and predictability: What makes two-level branch predictors work ; 1998 ; 25th ISCA
# F
Fabry,R.S. ; Capability based addressing ; 1974 ; Communications of the ACM
Falsafi,B. D.A>Wood ; Reactive NUMA: A design for unifying S-COMA and CC-NUMA ; 1997 ; 24th ISCA
Fan,X. W.Weber L.A.Barroso ; Power provisioning for a warehouse-sized computer ; 2007 ; 34th ISCA
Farkas,K.I. N.P.Jouppi ; Complexity/performance trade-offs with nonblocking loads ; 1994 ; 21 ISCA
Farkas,K.I. N.P.Jouppi P.Chow ; How useful are non-blocking loads, Stream buffers and speculative execution in multiple issue processoes ; 1995 ; 1th HPCA
Farkas,K.I. P.Chow N.P.Jouppi Z.Vranesic ; Memory-system design considerations for dynamically-scheduled processors ; 24th ISCA
Fazio,D. ; It's really much more fun building a supercomputer than it is simply inventing one ; 1987 ; Proc.IEEE COMPCON
# page 526
Fisher,J.A. ; Trace scheduling: A technique for global microcode compaction ; 1981 ; IEEE Trans. on Computers
Fisher,J.A. ; Very long instruction word architecture and ELI-512 ; 1983 ; 10th ISCA
Fisher,J.A. S.M.Freudenberger ; Predicting conditional branches from previous runs of a program ; 1992 ; 5th ASPLOS
Fisher,J.A. B.R>Rau ; Journal of supercomputing ; 1993 ; January
Fisher,J.A J.R.Ellis J.C.Ruttenberg A.Nicolau ; Parallel processing:A smart compiler and a dumb processor ; 1984 ; SIGPLAN Conf. on Compiler Construction
Flemming,P.J. J.J.Wallace ; How to not lie wirh statistics: The correct way to summarize benchmarks results ; Communications of the ACM
Flunn,M.J. ; Very high-speed computing systems ; 1966 ; Proc. IEEE
Forgie,J.W. ; The Lincoln TX-2 input-output system ; Proc. Western Joint Computer Conference
Foster,C.C. E.M.Riseman ; Percolation of code to enhance parallel dispatching and execution ; 1972 ;  IEEE Trans. on Computers
Frank,S.J. ; Tightly coupled multiprocessor systems speed memory access time ; 1984 ; Electronics
Freiman,C.V. ; Statistical analysis of certain binary division algorithms ; 1961 ; Proc. IRE
Griesenborg,S.E. R.J.Wicks ; DASD Expectations: The 3380,3380-23,and MVS/XA ; 1985 ; Tech.Bulletin
Fuller,S.H. W.E.Burr ; Measurement and evaluation of alternative computer architectures ; 1977 ; Computer
Furber,S.B. ; ARM System Architecture ; 1996 ; www.cs.man.ac.uk/amulet/publications/books/ARMsysArch
# G
Gagliardi,U.O. ; Report of worksop - software-related adcances in computer hardware ; 1973 ; Proc.Symposium oh the High Cost of Software 
Gajski,D. D.Kuck D.Lawrie A.Sameh ; CEDAR--a large scale muptiprocessor ; 1983 ; ICPP
Fallagher,D.M. W.Y.Chen S.A.Mahlke J.C.Gyllenhaal W.W.Hwu ; Dynamic memory disambiguation using the memory conflict buffer ; 1994 ; 6th ASPLOS
Galles,M. ; Scalable pipelined interconnect for distrubuted endpoint routing: The SGI SPIDER chip ; 1996 ; Proc. IEEE HoT Interconnects
Game,M. A.Booker ; CodePack code compression for PowerPC processors ; 1999 ; MicroNews
Gao,Q.S. ; The chinese remainder theorem and the prime memory system ; 1993 ; 20th ISCA
Gap ; Gap Inc.Reports Third Quarter Earnings ; 2005 ; gapinc.com
Gap ; Gap Inc.Reports Fourth Quarter and Full Year Earnings ; gapinc.com
Farner<R. A.Agarwal F.Briggs E.Broun D.Hough B.Joy S.Kleiman S.Muchnick M.Namjoo D.Patterson J.Pendleton R.Tuck ; Scalable processor architecture(SPARC) ; 1988 ; Proc.IEEE COMPCON
Gerbis,J. D.Patterson ; Embracing and extending 40th-century instruction set architectures ; IEEE Computer
Gee.J.D. M.D.Hill D.N.Pnevmatikatos A.J.Smith ; Cache performance of the SPEC92 benchmark suite ; 1993 ; IEEE Micro
# page 527
Gehringer,E.F D.P.Wiewiorek Z.Segall ; Parallel Processing: The Cm* Experience ; 1987 ; Digital Press, Bedford, Mass
Gharachorloo,K. A.Gupta J.L.Hennessy ; Hiding memory latency using dynamic scheduling in shared-memory multiprocessors ; 1992 ; 19th ISCA
Gharachorloo,K. D.Lenoski J.Laudon P.Gibbons A.Gupta J.L.Hennessy l Memory consistency and event ordering in scalable shared-memory multiprocessors ; 1990 l 17th ISCA
Ghemawat,S. H.Gobioff S.-T.Leung ; The Gppgle file system ; 2003 ; 19th ACM Symposium on Operating Systems Principles
Gibson D.H. ; Considerations in block-oriented systems desgin ; 1967 ; AFIPS Conf. Proc.
Gibson G.A. ; Redundant Disk Arrays: Reliable, Parallel Secondaty Storage ; 1992 ; ACM Distinguished Dissertation Series 
Gibson J.C. ; The Gibson mix ; 1970 ; IBM System Development Division
Gibson J.R.Kunz D.Ofelt M.Horowitz J.Hennessy M.Heinrich ; FLASH vs. simulated FLASH: Closing the simulation loop ; 2000; 9th ASPLOS
Glass C.J. L.M.Ni ; The Turn Model for adaptive routing ; 1992 ; 19th ISCA
Goldberg D. ; What every computer scientist should know about floating-point arithmetic ; 1991 ; Computing Surveys
Goldberg I.B. ; 12 bits ar not enough for 8-digit accuracy ; 1967 ; Communications of the ACM
Goldstein,S. ; Storage Performance-An Eight Year Outlook ; 1987 ; IBM Santz Teresa Laboratory
Glodstine H.H. ; The Computer: From Pascal to von Neumann ; 1972 ; Princeton University Press,Princeton,N.J.
Gonzalez J. A.Gonzalez ; Limits of instruction level parallelism with data speculation ; 1998 ; Vector and ParallelProcessing (VECPAR)
Goodman,J.R. ; Using cache memory to reduce processor memory traffic ; 1983 ; 10th ISCA
Goralski,W. ; A Guide to Synchronous Optical Network ; 1997 ; McGraw-Hill,New York
Gosling,J.B. ; Design of Arithmetic Units for Digital Computers ; 1980 ; Springer-Verlag
Gray,J. ; A census of Tandem system availability between 1985 and 1990 ; IEEE Trans. on Reliability
Gray,J. ; The Benchmark Handbook for Database and Transaction Processing Systems, 2nd ed. ; 1993 ; Morgan Kaufmann,San Francisco
Gray,J. ; Sort benchmark home page ; 2006 ; sortbenchmark.org
Gray,J. A.Reuter ; Transaction Processing: Concepts and Techniques ; 1993 ; Morgan Kaufmann,San Francisco
Gray,J. D.P.Siewiorek ; High-abailability computer systems ; 1991 ; Computer
Gray,J. C.van Ingen ; Empirical Measurements of Disk Failure Rates and Error Rates ; 2005 ; Microsoft Research
Greenberg,A. N.Jain S.Kandula C.Kim P.Lahiri D.Maltz P.Patel S.Sengupta ; VL2: A Salable and Flexible Data Center Network ; 2009 ; SCM SIGCOMM
Grice,C. M.Kanellos ; Cell phone industry at crossroads: Go high or low? ; 2000 ; CNET News
Groe,J.B. L.E.Larson ; CDMA Mobile Radio Design ; 2000 ; Artech House,Boston
Gunther,K.D. ; Prevention of deadlocks in packet-switched data transport systems ; 1981 ; IEEE Trans. on Communications 
# H
Hagersten,E. M.Koster ; WildFire: A scalable path for SMPs ; 1998 ; 5th ISCA
Hagersten,E. A.Landin S.Haridi ; DDM-a cache-only memory architecture ; IEEE Computer
# page 528
Hamacher,V.C. Z.G.Vranesic S.G.Zaky ; Computer Organization, 2nd ed ; 1984 ; McGraw-Hill,New York
Hamilton,J. ; Data center networks are in my way ; 2009 ; paper presented at the Stanford Clean Slate CTO Summit
Hamilton,J. ; Cloud computing economies of scale ; 2010 ; paper presented at the AWS Workshop on Genomisc and Cloud Computing
Handy,J. ; The Cache Memory Book ; 1993 ; Academic Press,Boston
Hauck,E.A. B.A.Dent ; Burroughs B6500/B7500 stack mechanism ; 1968 ; AFIPS Spring Joing Computer Conf.
Heald,R. K.Aingaran C.Amir M.Ang M.Boland A.Das P.Dixit G.Goulosberry ... ; Impolememtation od thirsgeneration SPARC V9 64-b microprocessor ; 2000 ; ISCCC
Heinrich,J. ; MIPS R4000 User's Manual ; 1993 ; Prentice Hall,Englewood Cliffs,N.J.
Henly,M. B.McNutt ; DASD I/O Characteristics:A Comparision of MVS to VM ; 1989 ; IBM General Products Division
Hennessy,J. ; VLSI processor architecture ; 1984 ; IEEE Trans. on Computers
Hennessy,J. ; VLSI RISC processors ; 1985 ; VLSI Systems Design
Hennessy,J. N.Jouppi F.Baskett J.Gill ; MIPS: A VLSI processor architecture ; 1981 ; CMU Conference on VLSI Systems and Computations
Hewlett-Packard ; PA-RISC 2.0 Architecture Reference Manual, 3rd ed ; 1994 ; Palo Alto,Calif
Hewlett-Packard ; HP's 5NINESL5MINUTES Vision Extends Leadership and Redefines High Availability in Mission-Critical Environments ; 1998 ; www.future.enterprisecomputing.hp.com
Hill,M.D. ; Aspects of Cache Memory and Instruction Buffer Performance ; 1987 ; Ph.D.thesis Computer Science Division, University of California,Berkeley
Hill,M.D. ; A case for direct mapped caches ; 1988 ; Computer
Hill,M.D. ; Multiprocessors should support simple memory consistency models ; 1998 ; IEEE Computer
Hillis,W.D. ; The Connection multiprocessor ; 1985 ; MIT Press
Hillis,W.D. G.L.Steele ; Data parallel algorithms ; 1986 ; Communications of the ACM
Hinton,G. D.Safer M.Upton D.Boggs D.Carmean A.kyker P.Roussel ; The microarchitecture of the Pentium 4 processor ; 2001 ; Intel Technology Journal
Hintz,R.G. D.P.Tate ; Control data STAR-100 processor design ; Proc.IEEE COMPCON
Hirata,H. K.Kimura S.Nagamine Y.Mochizuki A.Nishimura Y.Nakase T.Nishizawa ; An elementary processor architecture with simulatanrous instruction issuing from multiple threads ; 1992 ; 19th ISCA
Hitachi ; SuperH RISC Engine SH7700 Series Programming Manual ; 1997 ; Hitachi,Santa Clara,Calif
Ho,R. K.W.Mai M.A.Horowitz ; The future of wires ; 2001 ; Proc.of the IEEE
Hoagland,A.S. ; Digital Magnetic Recording ; 1963 ; Wiley,New York
Hockney,R.W. C.R.Jesshope ; Parallel Computers 2:Architectures,Programming and Algorithms ; 1988 ; Adam Hilger, Ltd,Bristol,England
Holland,J.H. ; A universal computer capable of executing an arbitrary number of subprograms simultaneously ; 1959 ; Proc.East Joint Computer Conf.
holt,R.C. ; Come dealock properties of the computer systems ; 1972 ; ACM Computer Surveys
Hopkins,M. ; A critical look at IA-64L Massice resources,massice ILP,but can it deliver? ; 2000 ;Microprocessor Report
Hord,R.M. ; The Illiac-IV,The First Supercomputer ; 1982 ; Computer Science Press
Horel,T. G.Lauterbach ; UltraSPARC-III: Designing third-generation 64-bit performanc ; 1999 ; IEEE Micro
# page 529
Hospodor,A.D. A.S.Hoagland ; The changing nature of disk conreollers ; 1993 ; Proc.IEEE
Holale,U. ; Brawny cores still breat wimpy cores,most of the time ; 2010 ; IEEE Micro
Hristea,C. D.Lenoski J.keen ; Measuring memory hierarchy performance of cache-coherent multiprocessors using micro benchmarks ;1997 ; Proc.ACM/IEEE Conf.on Supercomputing
Hsu,P. ; Designing the TFP microprocessor ; 1994 ; IEEE Micro
Huck,J. ; introducint the IA-64 Architecture ; 2000 ; IRRR Micro
Hughes.C.J. P.Kaul S.V.Adve R.Jain C.Park J.Srinivasan ; Variability in the execution of multimedia applications and implications for architecture ; 2001 ; 18th ISCA
Hwang,K. ; Computer Arithmetic:Principles,Architecture,and Design ; 1979 ; Wiley,New York
Hwang,K. ; Advanced Computer Architecture and Parallel Programming ; 1993 ; McGraw-Hill,New York
Hwu,W.-M Y.Patt ; HPsm, a high performance restricted data flow architecture having minimum functionablity ; 1986 ; 13th ISCA
Hwu,W.W. S.A.Mahlke W.Y.Chen P.P.Chang N.J.Water R.A.Bringmann R.O.Ouellette R.E.Hank T.Kiyohara G.E.Haab J.G.Holm D.M.Lavery ; The superblock: An effective technique for VLIW and superscalar compilation ; 1993 ; J.Supercomputing
# I
IBM ; The Economic Value of Rapid Response Time ; 1982 ; White Plains,N.Y.
IBM ; The IBM RISC System/6000 processor ; 1990 ; IBM J.Research and Development 34:1
IBM ; The PowerPC Architecture ; 1994 ; Morgan Kaufmann, San Francisco
IBM ; Blue Gene ; 2005 ; IBM J.Research and Development
IEEE ; IEEE standard for binaty floating-point arithmetic ; 1985 ; SIGPLAN Notices
IEEE ; Intel virtualization technology, computer ; 2005 ; IEEE Computer Society
IEEE ; DRAFT Standard for Floating-Point Arithmetic ; 2006 ; dx.doi.org
Imprimis Product Specification ; Sabre Disk Driver IPI-2 Interface ; xxxx ; Imprimis,Dallas,Tex
InfiniBand Trade Association ; InfiniBanc Architecture Specifications Release 1.0.a ; 2001 ; www.infinibandta.org
Intel ; Using MMX Instruction to Convert RGB to YUV Color Conversion ; 2001 ; cedar.intel.com
Internet Retailer ; The Gap launches a new site-after two weeks of downtime ; 2005 ; www.internetretailer.com
# J
Jain,R. ; The Art of Computer Systems Performance Analysis: Techniques for Experimental Design, Measurement, Simulation, and Modeling ; 1991 ; Wiley,New York
Jantsch,A. H.Tenhunen ; Newworks on Chips ; 2003 ; Kluwer Academic Publishers
Jimenez,D.A. C.Lin ; Neural methods for dynamic branch prediction ; 2002 ; ACM Trans. on Computer Systems
Johnson,M. ; Superscalar Microprocessor Design ; 1990 ; Prentice Hall, Englewood Cliffs, N.J.
Jordan,H.F. ; Performance measurements on HEP-a pipelined MIMD computer ; 1983 ; 10th ISCA
Jordan,K.E. ; Performance comparison of large-scale scientific processors: Scalar mainframes, mainframes with vector facilities, and supercomputers ; 1987 ; Computer
Jouppi,N.P. ; Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers ; 1990 ; 17th ISCA
Jouppi,N.P. ; Retrospective: Improving direct-mapped cache performance by the additioon of a small fully-associative cache and prefetch buffers ; 1998 ; 25 Years of the ISCA
Jouppi,N.P. D.W.Wall ; Available instruction-level parallelism for superscalar and superpipelined processors ; 3th ASPLOS
Jouppi,N.P. S.J.E.Wilton ; Trade-offs in two-level on-chip cacheing ; 1994 ; 21th ISCA
# K
Kaeli,D.R. P.G.Emma ; Branch history table prefiction of moving target branches dut to subroutine returns ; 1990 ; 18th ISCA
Kahan,J. ; On the advantage of the 8087's stack ; 1990 ; unpublished course notes, Computer Science Dicision, University of California, Berkeley
Kahan,W. ; 7094-II systems support for numerical analysis ; 1968 ; SHARE Secretarial Distribution SSD-159, Department of Computer Science, University of Toronto
Kahaner,D.K. ; Benchmarks for 'read' programs ; 1988 ; SLAM News,November
Kahn,R.E. ; Resource-sharing computer communication networks ; 1972 ; Proc.IEEE
Hane,G. ; MIPS R2000 RISC Architecture ; 1986 ; Prentice Hall,Englewood Cliffs,N.J.
Kane,G. ; PA-RISC 2.0 Architecture ; 1996 ; Prentice Hall, Upper Saddle River,N.J.
Kane,G. J.Heinrich ; MIPS RISC Architecture ; 1992 ; Prentice Hall,Englewood Cliffs,N.J.
Karz,R.H. D.A.Patterson G.A.Fibson ; Disk system architectures for high performance computing ; 1989 ; Proc.IEEE
Keckler,S.W. W.J.Dally ; Processor coupling: Integrating compile time and runtime scheduling for parallelism ; 1992 ; 19th ISCA
Keller,R.M. ; Look-ahead processors ; 1975 ; ACM Computing Surveys
Keltcher,C.N. K.J.McGrath A.Ahmed P.Conway ; The AMD Opteron processor for multiprocessor servers ; 2003 ; IEEE Micro
Kembel,R. ; Fibre Channel: A comprehensive introduction ; 2000 ; Internet Week,April
Kermani,P. L.Kleinrock ; Virtual Cut-Through: A New Computer Communication Switching Technique ; 1979 ; Computer Networks 3
Kessler<R. ; The Alpha 21264 microproecssor ; 1999 ; IRRR Micro
Kilburn,T. D.B.G.Edwards M.J.Lanigan F.H.Summer ; One-level storage systems ; 1962 ; IRE Trans. on Electronis Computer
Killian,E. ; MIPS R4000 technical overview-64bits/100Mhz or bust ; 1991 ; Hot Chips III Symposium Record
Kim.M.Y. ; Synchronized disk interleaving ; 1986 ; IEEE Trans. on Computers
Kissel,K.D. ; MIPS16:High-density for the embedded market ; 1997 ; Proc.Real Time Systems
Kitagawa,K. S.Tagaya Y.Hagihara Y.Kanoh ; A Hardware overview of SX-6 and SX-7 supercomputer ; NEC Research & Development
Knuth,D. ; The Art of Computer Programming,Vol.II,2ng ed ; 1981 ; Addison-Wesley,Reading,Mass
Kogge.P.M. ; The Architecture of Pipelined Computers ; 1981 ; McGraw-Hill
Kohn,L. S.-W.Fu ; A 1,000,000 transistor microprocessor ; 1989 ; ISSCC
Kohn,L. N.Margulis ; Introducing the Intel i860 64-Bit Microprocessor ; 1989 ; IEEE Micro
Kontothanassis,L. G.Hunt R.Stets N.Hardavellas M.Cierniak S.Parthasarathy W.Meira S.Dwarkadas M.Scott ; VM-based shared memory on lowlatency, remote-memory-access networks ; 1997 ; 24th ISCA
Koren,I. ; Computer Arithmetic Algorithms ; 1989 ; Prentice Hall,Englewood Cliffs,N.J.
Kozyrakis,C. ; Vector IRAM: A media-oriented vector processor with embeded DRAM ; 2000 ; paper presented at HotChips
Kozyrakis,C. D.Patterson ; Vector vs. superscalar and VLIW architectures for embedded multimedia benchmarks ; 2002 ; 35th MICRO
Kroft,D. ; Lockup-free instruction fetch/prefetch cache organization ; 8th ISCA
# page 531
Kroft,D. ; Restospective: Lockup-free instruction fetch/prefetch cache organization ; 25 Years of the International Symposia on Computer Architecture
Kuck,D. P.P.Budnik S.-C.Chen D.H.Lawrie R.A.Towle R.E.Strebendt E.W.Davis Jr. J.Han P.W.Kraska Y.Muraoka ; Measurements of parallelism in ordinary FORTRAN programs ; 1974 ; Computer
Kuhn,D.R. ; Sources of failure in the public switched telephone network ; 1997 ; IEEE Computer
Kumar,A. ; The HP PA-800 RISC CPU ; 1997 ; IEEE Micro
Kunimatsu,A. N.Ide T.Sato Y.Endo H.Murakami T.Kamei M.Hirano F.Ishihara H.Tago M.Oka A.Ohba T.Yutaka T.Okada M.Suzuoki ; Vector unit architecture for emotion synthesis ; 2000 ; IEEE Micro
Kunkel,S.R. J.E.Smith ; Optimal pipelining in supercomputers ; 1986 ; 13th ISCA
Kurose,J.F. K.W.Ross ; Computer Networking: A Top-Down Approach Featuring the Internet ; 2001 ; Addison-Wesley,Boston
Kuskin,J. D.Ofelt M.Heinrich J.Heinlein R.Simoni K.Gharachorloo  J.Chapin D.Nakahira J.Baxter M.Horowitz A.Gupta M.Rosenblum J.L.Hennessy ; The Stanford FLASH multiprocessor ; 1994 ; 21th ISCA
# L
Lam,M. ; Software pipelining: An effiective scheduling technique for VLIW processors ; 1988 ; SIGPLAN Conf. on Programming Language Design and Implementation
Lam,M.S. R.P.Wilson ; Limits of control flow on parallelism ; 1992 ; 19th ISCA
Lam,M.S. E.E.Rothberg M.E.Wolf ; The cache performance and optimizations of blocked algorithms ; 1991 ; 4th ASPLOS
Lambright,D. ; Experiences in measuring the reliability of a cache-based storage system ; 2000 ; 1th WIESS 4th OSDI
Lamport,L. ; How to make a multiprocessor computer that correctly executes multiprocess programs ; 1979 ; IEEE Trans. on Computers
Lang,W. J.M.Patel S.Shankar ; Wimpy node clusters: What about nonwimpy workloads ; 2010 ; 6th Internationsl Workshop on Data Management on New Hardware (DaMoN)
Laprie,J.-C ; Dependable computing and fault tolerance: Comcepts and terminology ; 1985 ; 15th Annual Int'l Symposium on Fault-Torlerant Computing 
Larson,E.R. ; Findings of fact, conclusions of law, and order for judgment ; 1973 ; Sperry-Rand and Illinois Scientific Development
Laudon,J. D.Lenoski ; The SGI Origin: A ccNUMA highly scalable server ; 1997 ; 24th ISCA
Laudon,J. A.Gupta M.Horowitz ; Interleaving: A multithreading technique targeting multiprocessors and workstations ; 1994 ; 6th ASPLOS
Lauterbach,G. T.Horel ; UltraSPARC-II: Designing third generation 64-bit performance ; 1999 ; IEEE Micro
Lazowsks,E.D. J.Zahorjan G.S.Graham K.C.Sevcik ; Quantitative System PerformanceL Computer System Analysis Using Queueing Network Models ; 1984 ; Prentice Hall,Englewood Cliffs,N.J.
Lebeck,A.R. D.A.Wood ; Cache profiling and the SPEC benchmarks: A case study ; 1994 ; Computer
Lee,R. ; Precision architecture ; 1989 ; Computer
Lww,W.V. ; Debunking the 100X GPU vs. CPU myth: An evaluation of throughput computing on CPU and GPU ; 2010 ; 37th ISCA
Leighton,F.T. ; Introduction to Parallel Algorithms and Architectures: Arrays,Trees,Hypercubes ; 1992 ; Morgan Kaufmann,San Francisco
Leiner,A.L. ; System specifications for the DYSEAC ; 1954 ; ACM
# page 532
Leiner,A.L. S.N.Alexander ; System organization of the DYSEAC ; 1954 ; IRE Trans. of Electronic Computers
<<<<<<< HEAD
Leiserson,C.E. ; Fat trees: Universal networkd for hardware-efficient supercomputing ; 1985 ; IEEE Trans. on Computers 
Lenoski,D. J.Laudon K.Gharachorloo A.Gupta J.L.Hennessy ; The Stanford DASH multiprocessor ; 1990 ; 17th ISCA 
Lenoski,D. J.Laudon K.Gharachorloo W.-D.Weber A.Gupta J.L.Hennessy M.A.Horowitz M.Lam ; The Stanford DASH multiprocessor ; 1992 ; IEEE Computer 
Levy,H. R.Eckhouse ; Computer Programming and Architecture ; 1989 ; The VAX,Digital Press,Boston 
Li K. ; IVY: A shared vietual memory system for parallel computing ; 1988 ; 1988 Int'l. Conf. on Parallel Processing 
Li S. K.Chen J.B.Brockman N.Jouppi ; Performance Impacts of Nonblocking Caches in Out-of-order Processors ; 2011 ; HP Labs Tech Report 
Lim K. P.Ranganathan J.Chang C.Patel T.Mudge S.Reinhardt ; Understanding and designing new system architectures for emerging warehouse-computing environments ; 2008 ; 53th ISCA 
Lincoln N.R. ; Technology and design trade offs in the creationg of a modern supercomputer ; 1982 ; IEEE Trans. on Computers 
Lindholm T. F.Yellin ; The Java Virtual Machine Specification, 2nd ed ; 1999 ; java.sun.com 
Lipasti M.H. J.P.Shen ; Exceeding the dataflow limit via value prediction ; 1996 ; 29th ISM Int'l Symposium on Microarchitecture 
Lipasti M.H. C.B.Wilkerson J.P.Shen ; Value locality and load value prefiction ; 1996 ; 7th ASPLOS 
Liptay J.S. ; Structural aspects of the System/360 Model 85, Part II: The cache ; 1968 ; IBM System 
Lo,J. L.Barroso S.Eggers K.Gharachorloo H.Levy S.Parekh ; An analysis of database workload performance on simulataneous multirhreaded processors ; 1998 ; 25th ISCA 
Lo,J. S.Eggers J.Emer H.Levy R.Stamm D.Tullsen ; Converting threadlevel parallelism into instruction-level parallelism via simulataneous multithreading ; 1997 ; ACM Trans. on Computer Systems 
Lovett T. S.Thakkar ; The Symmetry multiprocessor system ; 1988 ; Int'l. Conf. of Parallel Processing 
Lubeck O. J.Moore R.Mendez ; A Benchmark Comparison of three supercomputers: Fujisu VP-200, Hitachi S810/20 and Cray X-MP/2 ; 1985 ; Computer 
Luk C.-K T.C_Mowry ; Automatic compiler-inserted prefetching for pointer-based applications ; 1999 ; IEEE Trans. on Computers
Lunde A. ; Empirical Evaluation of some features of instruction set processor architecture ; 1977 ; Communications of the ACM 
Luszczek,P. J.J.Dongarra D.Koester R.Rabenseifner B.Lucas J.Kepner J.McCalpin D.Bailey D.Takahashi ; Introduction to the HPC Challenge benchmark suite ; 2005 ; Lawrence Berkeley National Laboratory 
# M
Maberly,N.C. ; Mastering Speed Reading ; 1966 ; New American Library, New York 
Magenheimer,D.J. L.Peters K.W.Pettis D.Zuras ; Integer multipliation and division on the HP precision architecture ; 1988 ; IEEE Trans. on Computers 
Mahlke,S.A. W.Y.Chen W.-M.Hwu B.R.Rau M.S.Schlansker ; Sentinel scheduling for VLIW and superscalar processors ; 1992 ; 5th ASPLOS 
Mahlike,S.A. R.E.Hank J.E.McCormick D.I.August W.W.Hwu ; A Comparison of full and partial predicated execution support for ILP processors ; 1995 ; 22th ISCA 
# page 533 
Major, J.B. ; Are queuing models within the grasp of the unwashed? ; 1989 ; Int'l. Conf. on Management and Performance Evaluation of Computer Systems 
Markstein, P.W. ; Computation of elementary functions on the IBM RISC System/6000 processor ; 1990 ; IBM J.Research and Development 
Mathis, J.M. A.E.Mericias J.D.McCalpin R.J.Eickemeyer S.R.Kunkel ; Characterization of the multithreading(SMT) efficiency in Power5 ; 2005 ; IBM J.Research and Development 
McCalpin J. ; STREAM: Sustainable Memory Bandwidth in High Performance Computers ; 2005 ; cs.virgina.edu/stream
McCalpin J. D.Bailey D.Takahashi ; Introduction to the HPC Challenge Benchmark Suite ; 2005 ; university of California Berkeley 
McCormick J. A.Knies ; A Brief analysis of the SPEC CPU2000 benchmarks on the Intel Itanium 2 processor ; 2002 ; Hot Chips 14
McFarling S. ; Prorgram optimizatin for instruction caches ; 1989 ; 3rd ASPLOS 
McFarling S. ; Combining Branch Predictors ; 1993 ; Digital Western Research Laboratory 
McFarling S. J.Hennessy ; Reducing the cost of branches ; 1986 ; 13th ISCA 
McGhan H. M.O'Connor ; PicoJava: A direct exetution engine for Java bytecode ; 1998 ; Computer 31:10
McKeeman W.M. ; Language directed computer design ; 1967 ; AFIPS Fall Computer Conf.
McMahon F.M. ; The livermore FORTRAN Kernels: A Computer Test of Nuerical Performance Range ; 1986 ; University of California 
McNairy,C. D.Soltis ; Itanium 2 processor microarchitecture ; 2003 ; IEEE Micro 
Mead C. L.Conway ; Introduction to VLSI Systems ; 1980 ; Addison-Wesley,Reading,Mass 
Mellor-Crummey,J.M. M.L.Scott ; Algorithms for scalable synchronization on shared-memory multiprocessors ; 1991 ; ACM Trans. on Computer Systems 
Menabrea,L.F. ; Sketch of the analytical engine invented by Charles Babbage ; 1842 ; Bibliotheque Universelle de Geneve 
Menon,A. J.Renato Santos Y.Turner G.Janakiraman W.Zwaenepoel ; Diagnosing performance overheads in the xen virtual machine environment ; 2005 ; Int'l. Conf. on Virtual Execution Environments 
Merlin,P.M. P.J.Schweitzer ; Deadlock avoidance in store-and-forward networks. Part I. Store-and-forward deadlock ; 1980 ; IEEE Trans. on Communications 
Metcalfe,R.M. ; Computer/network interface design: Lessons from Ａｒｐａｎｅｔ And Ethernet ; 1993 ; IEEE J. on Selected Areas in Communications 
Metcalfe,R.M. D.R.Boggs ; Ethernet: Distributed packet switching for local computer networks ; 1976 ; Communications of the ACM 
Metropolis,N. J.Howlett G.C.Rota ; A History of Computing in the Twentieth Century ; 1980 ; Academic Press 
Meyer,R.A. L.H.Seawright ; A virtual machine time sharing system ; 1970 ; IBM Systems 
Meyers,G.J. ; The evaluation of expressions in a storage-to-storage architecture ; 1978 ; Computer Architecture News 
Meyers,G.J. ; Advances in Computer Architecture 2nd ed ; 1982 ; Wiley New York 
Micron ; Calculating Memory System Power for DDR2 ; 2004 ; micron.com 
Micron ; The Micron System-Power Calculator ; 2006 ; micnon.com 
MIPS ; MIPS16 Application Specific Extension Product Description ; 1997 ; sgi.com 
Miranker,G.S. J.Rubenstein J.Sanguinetti ; Squeezing a Cray-class supercomputer into a single-user package ; 1988 ; IEEE COMPCON 
# page 534



















