<profile>

<section name = "Vitis HLS Report for 'load_tile_mm_Block_entry38_proc'" level="0">
<item name = "Date">Tue Oct 21 03:22:12 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">srcnn_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 1.838 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">0, 0, 0 ns, 0 ns, 0, 0, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 98, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 81, -</column>
<column name="Register">-, -, 38, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="PH_fu_176_p2">+, 0, 0, 16, 9, 4</column>
<column name="PW_fu_186_p2">+, 0, 0, 16, 9, 4</column>
<column name="add_ln529_fu_100_p2">+, 0, 0, 16, 9, 5</column>
<column name="add_ln532_fu_132_p2">+, 0, 0, 16, 9, 5</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="select_ln529_fu_124_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln532_fu_152_p3">select, 0, 0, 8, 1, 8</column>
<column name="xor_ln529_fu_118_p2">xor, 0, 0, 8, 8, 2</column>
<column name="xor_ln532_fu_146_p2">xor, 0, 0, 8, 8, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_return_0">9, 2, 1, 2</column>
<column name="ap_return_1">9, 2, 8, 16</column>
<column name="ap_return_2">9, 2, 9, 18</column>
<column name="ap_return_3">9, 2, 9, 18</column>
<column name="ap_return_4">9, 2, 9, 18</column>
<column name="h0_c1_blk_n">9, 2, 1, 2</column>
<column name="phase_c3_blk_n">9, 2, 1, 2</column>
<column name="w0_c2_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_return_0_preg">1, 0, 64, 63</column>
<column name="ap_return_1_preg">8, 0, 10, 2</column>
<column name="ap_return_2_preg">9, 0, 10, 1</column>
<column name="ap_return_3_preg">9, 0, 9, 0</column>
<column name="ap_return_4_preg">9, 0, 9, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, load_tile_mm_Block_entry38_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, load_tile_mm_Block_entry38_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, load_tile_mm_Block_entry38_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, load_tile_mm_Block_entry38_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, load_tile_mm_Block_entry38_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, load_tile_mm_Block_entry38_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, load_tile_mm_Block_entry38_proc, return value</column>
<column name="ap_return_0">out, 64, ap_ctrl_hs, load_tile_mm_Block_entry38_proc, return value</column>
<column name="ap_return_1">out, 10, ap_ctrl_hs, load_tile_mm_Block_entry38_proc, return value</column>
<column name="ap_return_2">out, 10, ap_ctrl_hs, load_tile_mm_Block_entry38_proc, return value</column>
<column name="ap_return_3">out, 9, ap_ctrl_hs, load_tile_mm_Block_entry38_proc, return value</column>
<column name="ap_return_4">out, 9, ap_ctrl_hs, load_tile_mm_Block_entry38_proc, return value</column>
<column name="phase">in, 1, ap_none, phase, scalar</column>
<column name="w0">in, 8, ap_none, w0, scalar</column>
<column name="h0">in, 9, ap_none, h0, scalar</column>
<column name="h0_c1_din">out, 9, ap_fifo, h0_c1, pointer</column>
<column name="h0_c1_num_data_valid">in, 2, ap_fifo, h0_c1, pointer</column>
<column name="h0_c1_fifo_cap">in, 2, ap_fifo, h0_c1, pointer</column>
<column name="h0_c1_full_n">in, 1, ap_fifo, h0_c1, pointer</column>
<column name="h0_c1_write">out, 1, ap_fifo, h0_c1, pointer</column>
<column name="w0_c2_din">out, 8, ap_fifo, w0_c2, pointer</column>
<column name="w0_c2_num_data_valid">in, 2, ap_fifo, w0_c2, pointer</column>
<column name="w0_c2_fifo_cap">in, 2, ap_fifo, w0_c2, pointer</column>
<column name="w0_c2_full_n">in, 1, ap_fifo, w0_c2, pointer</column>
<column name="w0_c2_write">out, 1, ap_fifo, w0_c2, pointer</column>
<column name="phase_c3_din">out, 1, ap_fifo, phase_c3, pointer</column>
<column name="phase_c3_num_data_valid">in, 2, ap_fifo, phase_c3, pointer</column>
<column name="phase_c3_fifo_cap">in, 2, ap_fifo, phase_c3, pointer</column>
<column name="phase_c3_full_n">in, 1, ap_fifo, phase_c3, pointer</column>
<column name="phase_c3_write">out, 1, ap_fifo, phase_c3, pointer</column>
</table>
</item>
</section>
</profile>
