

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_74_3_proc40_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4'
================================================================
* Date:           Thu May 16 18:02:20 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4675|     4675|  18.700 us|  18.700 us|  4675|  4675|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_74_3_VITIS_LOOP_75_4  |     4673|     4673|         3|          1|          1|  4672|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shiftreg568 = alloca i32 1"   --->   Operation 6 'alloca' 'shiftreg568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1"   --->   Operation 7 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln74_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln74"   --->   Operation 9 'read' 'sext_ln74_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln74_cast = sext i58 %sext_ln74_read"   --->   Operation 10 'sext' 'sext_ln74_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty_20, i32 0, i32 0, void @empty_14, i32 64, i32 0, void @empty_13, void @empty_18, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_0, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_1, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_2, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_3, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_4, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_5, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_6, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_7, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_8, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_9, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_10, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_11, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_12, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_13, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_14, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_15, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_16, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_17, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_18, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_19, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_20, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_21, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_22, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_23, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_24, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_25, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_26, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_27, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_28, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_29, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_30, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_31, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_32, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_33, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_34, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_35, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_36, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_37, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_38, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_39, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_40, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_41, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_42, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_43, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_44, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_45, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_46, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_47, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_48, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_49, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_50, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_51, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_52, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_53, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_54, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_55, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_56, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_57, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_58, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_59, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_60, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_61, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_62, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream2_63, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.38ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten"   --->   Operation 76 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 77 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %i1"   --->   Operation 77 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 78 [1/1] (0.38ns)   --->   "%store_ln0 = store i496 0, i496 %shiftreg568"   --->   Operation 78 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc42"   --->   Operation 79 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:74]   --->   Operation 80 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.64ns)   --->   "%icmp_ln74 = icmp_eq  i13 %indvar_flatten_load, i13 4672" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:74]   --->   Operation 81 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.75ns)   --->   "%add_ln74 = add i13 %indvar_flatten_load, i13 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:74]   --->   Operation 82 'add' 'add_ln74' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74, void %for.inc45, void %for.end47.exitStub.exitStub" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:74]   --->   Operation 83 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%i1_load = load i7 %i1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:75]   --->   Operation 84 'load' 'i1_load' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.59ns)   --->   "%icmp_ln75 = icmp_eq  i7 %i1_load, i7 64" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:75]   --->   Operation 85 'icmp' 'icmp_ln75' <Predicate = (!icmp_ln74)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.30ns)   --->   "%select_ln74 = select i1 %icmp_ln75, i7 0, i7 %i1_load" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:74]   --->   Operation 86 'select' 'select_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln75 = trunc i7 %select_ln74" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:75]   --->   Operation 87 'trunc' 'trunc_ln75' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.63ns)   --->   "%icmp_ln77 = icmp_eq  i5 %trunc_ln75, i5 0" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:77]   --->   Operation 88 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln74)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i7 %select_ln74" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 89 'trunc' 'trunc_ln78' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.34ns)   --->   "%switch_ln78 = switch i6 %trunc_ln78, void %V.i29.case.63, i6 0, void %V.i29.case.0, i6 1, void %V.i29.case.1, i6 2, void %V.i29.case.2, i6 3, void %V.i29.case.3, i6 4, void %V.i29.case.4, i6 5, void %V.i29.case.5, i6 6, void %V.i29.case.6, i6 7, void %V.i29.case.7, i6 8, void %V.i29.case.8, i6 9, void %V.i29.case.9, i6 10, void %V.i29.case.10, i6 11, void %V.i29.case.11, i6 12, void %V.i29.case.12, i6 13, void %V.i29.case.13, i6 14, void %V.i29.case.14, i6 15, void %V.i29.case.15, i6 16, void %V.i29.case.16, i6 17, void %V.i29.case.17, i6 18, void %V.i29.case.18, i6 19, void %V.i29.case.19, i6 20, void %V.i29.case.20, i6 21, void %V.i29.case.21, i6 22, void %V.i29.case.22, i6 23, void %V.i29.case.23, i6 24, void %V.i29.case.24, i6 25, void %V.i29.case.25, i6 26, void %V.i29.case.26, i6 27, void %V.i29.case.27, i6 28, void %V.i29.case.28, i6 29, void %V.i29.case.29, i6 30, void %V.i29.case.30, i6 31, void %V.i29.case.31, i6 32, void %V.i29.case.32, i6 33, void %V.i29.case.33, i6 34, void %V.i29.case.34, i6 35, void %V.i29.case.35, i6 36, void %V.i29.case.36, i6 37, void %V.i29.case.37, i6 38, void %V.i29.case.38, i6 39, void %V.i29.case.39, i6 40, void %V.i29.case.40, i6 41, void %V.i29.case.41, i6 42, void %V.i29.case.42, i6 43, void %V.i29.case.43, i6 44, void %V.i29.case.44, i6 45, void %V.i29.case.45, i6 46, void %V.i29.case.46, i6 47, void %V.i29.case.47, i6 48, void %V.i29.case.48, i6 49, void %V.i29.case.49, i6 50, void %V.i29.case.50, i6 51, void %V.i29.case.51, i6 52, void %V.i29.case.52, i6 53, void %V.i29.case.53, i6 54, void %V.i29.case.54, i6 55, void %V.i29.case.55, i6 56, void %V.i29.case.56, i6 57, void %V.i29.case.57, i6 58, void %V.i29.case.58, i6 59, void %V.i29.case.59, i6 60, void %V.i29.case.60, i6 61, void %V.i29.case.61, i6 62, void %V.i29.case.62" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 90 'switch' 'switch_ln78' <Predicate = (!icmp_ln74)> <Delay = 0.34>
ST_1 : Operation 91 [1/1] (0.70ns)   --->   "%add_ln75 = add i7 %select_ln74, i7 1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:75]   --->   Operation 91 'add' 'add_ln75' <Predicate = (!icmp_ln74)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.38ns)   --->   "%store_ln75 = store i13 %add_ln74, i13 %indvar_flatten" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:75]   --->   Operation 92 'store' 'store_ln75' <Predicate = (!icmp_ln74)> <Delay = 0.38>
ST_1 : Operation 93 [1/1] (0.38ns)   --->   "%store_ln75 = store i7 %add_ln75, i7 %i1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:75]   --->   Operation 93 'store' 'store_ln75' <Predicate = (!icmp_ln74)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.92>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i512 %gmem1, i64 %sext_ln74_cast" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:74]   --->   Operation 94 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (2.92ns)   --->   "%gmem1_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem1_addr" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:77]   --->   Operation 95 'read' 'gmem1_addr_read' <Predicate = (!icmp_ln74 & icmp_ln77)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 238 'ret' 'ret_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%shiftreg568_load = load i496 %shiftreg568" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:74]   --->   Operation 96 'load' 'shiftreg568_load' <Predicate = (!icmp_ln74 & !icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_74_3_VITIS_LOOP_75_4_str"   --->   Operation 97 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%empty_3042 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4672, i64 4672, i64 4672"   --->   Operation 98 'speclooptripcount' 'empty_3042' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.55ns)   --->   "%select_ln74_1 = select i1 %icmp_ln75, i496 0, i496 %shiftreg568_load" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:74]   --->   Operation 99 'select' 'select_ln74_1' <Predicate = (!icmp_ln74)> <Delay = 0.55> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i496 %select_ln74_1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:75]   --->   Operation 100 'zext' 'zext_ln75' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%specpipeline_ln76 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_14" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:76]   --->   Operation 101 'specpipeline' 'specpipeline_ln76' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%specloopname_ln75 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:75]   --->   Operation 102 'specloopname' 'specloopname_ln75' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.38ns)   --->   "%br_ln77 = br i1 %icmp_ln77, void %for.inc42.split._crit_edge, void" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:77]   --->   Operation 103 'br' 'br_ln77' <Predicate = (!icmp_ln74)> <Delay = 0.38>
ST_3 : Operation 104 [1/1] (0.38ns)   --->   "%br_ln77 = br void %for.inc42.split._crit_edge" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:77]   --->   Operation 104 'br' 'br_ln77' <Predicate = (!icmp_ln74 & icmp_ln77)> <Delay = 0.38>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%empty = phi i512 %gmem1_addr_read, void, i512 %zext_ln75, void %for.inc45" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:77]   --->   Operation 105 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i512 %empty" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:77]   --->   Operation 106 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln78_1 = partselect i496 @_ssdm_op_PartSelect.i496.i512.i32.i32, i512 %empty, i32 16, i32 511" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 107 'partselect' 'trunc_ln78_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_62, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 108 'write' 'write_ln78' <Predicate = (trunc_ln78 == 62)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 109 'br' 'br_ln78' <Predicate = (trunc_ln78 == 62)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_61, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 110 'write' 'write_ln78' <Predicate = (trunc_ln78 == 61)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 111 'br' 'br_ln78' <Predicate = (trunc_ln78 == 61)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_60, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 112 'write' 'write_ln78' <Predicate = (trunc_ln78 == 60)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 113 'br' 'br_ln78' <Predicate = (trunc_ln78 == 60)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_59, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 114 'write' 'write_ln78' <Predicate = (trunc_ln78 == 59)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 115 'br' 'br_ln78' <Predicate = (trunc_ln78 == 59)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_58, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 116 'write' 'write_ln78' <Predicate = (trunc_ln78 == 58)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 117 'br' 'br_ln78' <Predicate = (trunc_ln78 == 58)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_57, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 118 'write' 'write_ln78' <Predicate = (trunc_ln78 == 57)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 119 'br' 'br_ln78' <Predicate = (trunc_ln78 == 57)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_56, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 120 'write' 'write_ln78' <Predicate = (trunc_ln78 == 56)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 121 'br' 'br_ln78' <Predicate = (trunc_ln78 == 56)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_55, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 122 'write' 'write_ln78' <Predicate = (trunc_ln78 == 55)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 123 'br' 'br_ln78' <Predicate = (trunc_ln78 == 55)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_54, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 124 'write' 'write_ln78' <Predicate = (trunc_ln78 == 54)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 125 'br' 'br_ln78' <Predicate = (trunc_ln78 == 54)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_53, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 126 'write' 'write_ln78' <Predicate = (trunc_ln78 == 53)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 127 'br' 'br_ln78' <Predicate = (trunc_ln78 == 53)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_52, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 128 'write' 'write_ln78' <Predicate = (trunc_ln78 == 52)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 129 'br' 'br_ln78' <Predicate = (trunc_ln78 == 52)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_51, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 130 'write' 'write_ln78' <Predicate = (trunc_ln78 == 51)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 131 'br' 'br_ln78' <Predicate = (trunc_ln78 == 51)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_50, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 132 'write' 'write_ln78' <Predicate = (trunc_ln78 == 50)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 133 'br' 'br_ln78' <Predicate = (trunc_ln78 == 50)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_49, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 134 'write' 'write_ln78' <Predicate = (trunc_ln78 == 49)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 135 'br' 'br_ln78' <Predicate = (trunc_ln78 == 49)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_48, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 136 'write' 'write_ln78' <Predicate = (trunc_ln78 == 48)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 137 'br' 'br_ln78' <Predicate = (trunc_ln78 == 48)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_47, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 138 'write' 'write_ln78' <Predicate = (trunc_ln78 == 47)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 139 'br' 'br_ln78' <Predicate = (trunc_ln78 == 47)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_46, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 140 'write' 'write_ln78' <Predicate = (trunc_ln78 == 46)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 141 'br' 'br_ln78' <Predicate = (trunc_ln78 == 46)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_45, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 142 'write' 'write_ln78' <Predicate = (trunc_ln78 == 45)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 143 'br' 'br_ln78' <Predicate = (trunc_ln78 == 45)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_44, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 144 'write' 'write_ln78' <Predicate = (trunc_ln78 == 44)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 145 'br' 'br_ln78' <Predicate = (trunc_ln78 == 44)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_43, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 146 'write' 'write_ln78' <Predicate = (trunc_ln78 == 43)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 147 'br' 'br_ln78' <Predicate = (trunc_ln78 == 43)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_42, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 148 'write' 'write_ln78' <Predicate = (trunc_ln78 == 42)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 149 'br' 'br_ln78' <Predicate = (trunc_ln78 == 42)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_41, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 150 'write' 'write_ln78' <Predicate = (trunc_ln78 == 41)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 151 'br' 'br_ln78' <Predicate = (trunc_ln78 == 41)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_40, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 152 'write' 'write_ln78' <Predicate = (trunc_ln78 == 40)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 153 'br' 'br_ln78' <Predicate = (trunc_ln78 == 40)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_39, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 154 'write' 'write_ln78' <Predicate = (trunc_ln78 == 39)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 155 'br' 'br_ln78' <Predicate = (trunc_ln78 == 39)> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_38, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 156 'write' 'write_ln78' <Predicate = (trunc_ln78 == 38)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 157 'br' 'br_ln78' <Predicate = (trunc_ln78 == 38)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_37, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 158 'write' 'write_ln78' <Predicate = (trunc_ln78 == 37)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 159 'br' 'br_ln78' <Predicate = (trunc_ln78 == 37)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_36, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 160 'write' 'write_ln78' <Predicate = (trunc_ln78 == 36)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 161 'br' 'br_ln78' <Predicate = (trunc_ln78 == 36)> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_35, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 162 'write' 'write_ln78' <Predicate = (trunc_ln78 == 35)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 163 'br' 'br_ln78' <Predicate = (trunc_ln78 == 35)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_34, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 164 'write' 'write_ln78' <Predicate = (trunc_ln78 == 34)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 165 'br' 'br_ln78' <Predicate = (trunc_ln78 == 34)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_33, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 166 'write' 'write_ln78' <Predicate = (trunc_ln78 == 33)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 167 'br' 'br_ln78' <Predicate = (trunc_ln78 == 33)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_32, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 168 'write' 'write_ln78' <Predicate = (trunc_ln78 == 32)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 169 'br' 'br_ln78' <Predicate = (trunc_ln78 == 32)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_31, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 170 'write' 'write_ln78' <Predicate = (trunc_ln78 == 31)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 171 'br' 'br_ln78' <Predicate = (trunc_ln78 == 31)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_30, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 172 'write' 'write_ln78' <Predicate = (trunc_ln78 == 30)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 173 'br' 'br_ln78' <Predicate = (trunc_ln78 == 30)> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_29, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 174 'write' 'write_ln78' <Predicate = (trunc_ln78 == 29)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 175 'br' 'br_ln78' <Predicate = (trunc_ln78 == 29)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_28, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 176 'write' 'write_ln78' <Predicate = (trunc_ln78 == 28)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 177 'br' 'br_ln78' <Predicate = (trunc_ln78 == 28)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_27, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 178 'write' 'write_ln78' <Predicate = (trunc_ln78 == 27)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 179 'br' 'br_ln78' <Predicate = (trunc_ln78 == 27)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_26, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 180 'write' 'write_ln78' <Predicate = (trunc_ln78 == 26)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 181 'br' 'br_ln78' <Predicate = (trunc_ln78 == 26)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_25, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 182 'write' 'write_ln78' <Predicate = (trunc_ln78 == 25)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 183 'br' 'br_ln78' <Predicate = (trunc_ln78 == 25)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_24, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 184 'write' 'write_ln78' <Predicate = (trunc_ln78 == 24)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 185 'br' 'br_ln78' <Predicate = (trunc_ln78 == 24)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_23, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 186 'write' 'write_ln78' <Predicate = (trunc_ln78 == 23)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 187 'br' 'br_ln78' <Predicate = (trunc_ln78 == 23)> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_22, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 188 'write' 'write_ln78' <Predicate = (trunc_ln78 == 22)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 189 'br' 'br_ln78' <Predicate = (trunc_ln78 == 22)> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_21, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 190 'write' 'write_ln78' <Predicate = (trunc_ln78 == 21)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 191 'br' 'br_ln78' <Predicate = (trunc_ln78 == 21)> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_20, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 192 'write' 'write_ln78' <Predicate = (trunc_ln78 == 20)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 193 'br' 'br_ln78' <Predicate = (trunc_ln78 == 20)> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_19, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 194 'write' 'write_ln78' <Predicate = (trunc_ln78 == 19)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 195 'br' 'br_ln78' <Predicate = (trunc_ln78 == 19)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_18, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 196 'write' 'write_ln78' <Predicate = (trunc_ln78 == 18)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 197 'br' 'br_ln78' <Predicate = (trunc_ln78 == 18)> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_17, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 198 'write' 'write_ln78' <Predicate = (trunc_ln78 == 17)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 199 'br' 'br_ln78' <Predicate = (trunc_ln78 == 17)> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_16, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 200 'write' 'write_ln78' <Predicate = (trunc_ln78 == 16)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 201 'br' 'br_ln78' <Predicate = (trunc_ln78 == 16)> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_15, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 202 'write' 'write_ln78' <Predicate = (trunc_ln78 == 15)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 203 'br' 'br_ln78' <Predicate = (trunc_ln78 == 15)> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_14, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 204 'write' 'write_ln78' <Predicate = (trunc_ln78 == 14)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 205 'br' 'br_ln78' <Predicate = (trunc_ln78 == 14)> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_13, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 206 'write' 'write_ln78' <Predicate = (trunc_ln78 == 13)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 207 'br' 'br_ln78' <Predicate = (trunc_ln78 == 13)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_12, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 208 'write' 'write_ln78' <Predicate = (trunc_ln78 == 12)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 209 'br' 'br_ln78' <Predicate = (trunc_ln78 == 12)> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_11, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 210 'write' 'write_ln78' <Predicate = (trunc_ln78 == 11)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 211 'br' 'br_ln78' <Predicate = (trunc_ln78 == 11)> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_10, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 212 'write' 'write_ln78' <Predicate = (trunc_ln78 == 10)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 213 'br' 'br_ln78' <Predicate = (trunc_ln78 == 10)> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_9, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 214 'write' 'write_ln78' <Predicate = (trunc_ln78 == 9)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 215 'br' 'br_ln78' <Predicate = (trunc_ln78 == 9)> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_8, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 216 'write' 'write_ln78' <Predicate = (trunc_ln78 == 8)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 217 'br' 'br_ln78' <Predicate = (trunc_ln78 == 8)> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_7, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 218 'write' 'write_ln78' <Predicate = (trunc_ln78 == 7)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 219 'br' 'br_ln78' <Predicate = (trunc_ln78 == 7)> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_6, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 220 'write' 'write_ln78' <Predicate = (trunc_ln78 == 6)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 221 'br' 'br_ln78' <Predicate = (trunc_ln78 == 6)> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_5, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 222 'write' 'write_ln78' <Predicate = (trunc_ln78 == 5)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 223 'br' 'br_ln78' <Predicate = (trunc_ln78 == 5)> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_4, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 224 'write' 'write_ln78' <Predicate = (trunc_ln78 == 4)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 225 'br' 'br_ln78' <Predicate = (trunc_ln78 == 4)> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_3, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 226 'write' 'write_ln78' <Predicate = (trunc_ln78 == 3)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 227 'br' 'br_ln78' <Predicate = (trunc_ln78 == 3)> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_2, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 228 'write' 'write_ln78' <Predicate = (trunc_ln78 == 2)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 229 'br' 'br_ln78' <Predicate = (trunc_ln78 == 2)> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_1, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 230 'write' 'write_ln78' <Predicate = (trunc_ln78 == 1)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 231 'br' 'br_ln78' <Predicate = (trunc_ln78 == 1)> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_0, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 232 'write' 'write_ln78' <Predicate = (trunc_ln78 == 0)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 233 'br' 'br_ln78' <Predicate = (trunc_ln78 == 0)> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (1.05ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %in_stream2_63, i16 %trunc_ln77" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 234 'write' 'write_ln78' <Predicate = (trunc_ln78 == 63)> <Delay = 1.05> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.05> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 73> <FIFO>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln78 = br void %V.i29.exit" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:78]   --->   Operation 235 'br' 'br_ln78' <Predicate = (trunc_ln78 == 63)> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.38ns)   --->   "%store_ln75 = store i496 %trunc_ln78_1, i496 %shiftreg568" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:75]   --->   Operation 236 'store' 'store_ln75' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln75 = br void %for.inc42" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/alveo_hls4ml.cpp:75]   --->   Operation 237 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln74]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_stream2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_17]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_19]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_20]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_21]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_22]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_23]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_24]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_25]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_26]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_27]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_28]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_29]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_30]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_31]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_32]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_33]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_34]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_35]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_36]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_37]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_38]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_39]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_40]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_41]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_42]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_43]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_44]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_45]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_46]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_47]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_48]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_49]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_50]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_51]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_52]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_53]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_54]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_55]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_56]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_57]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_58]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_59]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_60]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_61]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_62]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_stream2_63]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
shiftreg568         (alloca           ) [ 0111]
i1                  (alloca           ) [ 0100]
indvar_flatten      (alloca           ) [ 0100]
sext_ln74_read      (read             ) [ 0000]
sext_ln74_cast      (sext             ) [ 0110]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
store_ln0           (store            ) [ 0000]
store_ln0           (store            ) [ 0000]
store_ln0           (store            ) [ 0000]
br_ln0              (br               ) [ 0000]
indvar_flatten_load (load             ) [ 0000]
icmp_ln74           (icmp             ) [ 0111]
add_ln74            (add              ) [ 0000]
br_ln74             (br               ) [ 0000]
i1_load             (load             ) [ 0000]
icmp_ln75           (icmp             ) [ 0111]
select_ln74         (select           ) [ 0000]
trunc_ln75          (trunc            ) [ 0000]
icmp_ln77           (icmp             ) [ 0111]
trunc_ln78          (trunc            ) [ 0111]
switch_ln78         (switch           ) [ 0000]
add_ln75            (add              ) [ 0000]
store_ln75          (store            ) [ 0000]
store_ln75          (store            ) [ 0000]
gmem1_addr          (getelementptr    ) [ 0000]
gmem1_addr_read     (read             ) [ 0101]
shiftreg568_load    (load             ) [ 0000]
specloopname_ln0    (specloopname     ) [ 0000]
empty_3042          (speclooptripcount) [ 0000]
select_ln74_1       (select           ) [ 0000]
zext_ln75           (zext             ) [ 0000]
specpipeline_ln76   (specpipeline     ) [ 0000]
specloopname_ln75   (specloopname     ) [ 0000]
br_ln77             (br               ) [ 0000]
br_ln77             (br               ) [ 0000]
empty               (phi              ) [ 0101]
trunc_ln77          (trunc            ) [ 0000]
trunc_ln78_1        (partselect       ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
write_ln78          (write            ) [ 0000]
br_ln78             (br               ) [ 0000]
store_ln75          (store            ) [ 0000]
br_ln75             (br               ) [ 0000]
ret_ln0             (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln74">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln74"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_stream2_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_stream2_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_stream2_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_stream2_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_stream2_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="in_stream2_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="in_stream2_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="in_stream2_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="in_stream2_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="in_stream2_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_9"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="in_stream2_10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_10"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="in_stream2_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_11"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="in_stream2_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_12"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="in_stream2_13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_13"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="in_stream2_14">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_14"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="in_stream2_15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_15"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="in_stream2_16">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_16"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="in_stream2_17">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_17"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="in_stream2_18">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_18"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="in_stream2_19">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_19"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="in_stream2_20">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_20"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="in_stream2_21">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_21"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="in_stream2_22">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_22"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="in_stream2_23">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_23"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="in_stream2_24">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_24"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="in_stream2_25">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_25"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="in_stream2_26">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_26"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="in_stream2_27">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_27"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="in_stream2_28">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_28"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="in_stream2_29">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_29"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="in_stream2_30">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_30"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="in_stream2_31">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_31"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="in_stream2_32">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="in_stream2_33">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_33"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="in_stream2_34">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_34"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="in_stream2_35">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_35"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="in_stream2_36">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_36"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="in_stream2_37">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_37"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="in_stream2_38">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_38"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="in_stream2_39">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_39"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="in_stream2_40">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_40"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="in_stream2_41">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_41"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="in_stream2_42">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_42"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="in_stream2_43">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_43"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="in_stream2_44">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_44"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="in_stream2_45">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_45"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="in_stream2_46">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_46"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="in_stream2_47">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_47"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="in_stream2_48">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_48"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="in_stream2_49">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_49"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="in_stream2_50">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_50"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="in_stream2_51">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_51"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="in_stream2_52">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_52"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="in_stream2_53">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_53"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="in_stream2_54">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_54"/></StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="in_stream2_55">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_55"/></StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="in_stream2_56">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_56"/></StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="in_stream2_57">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_57"/></StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="in_stream2_58">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_58"/></StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="in_stream2_59">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_59"/></StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="in_stream2_60">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_60"/></StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="in_stream2_61">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_61"/></StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="in_stream2_62">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_62"/></StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="in_stream2_63">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream2_63"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_74_3_VITIS_LOOP_75_4_str"/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="310" class="1001" name="const_310">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="312" class="1001" name="const_312">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i496.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="314" class="1001" name="const_314">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="316" class="1001" name="const_316">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="318" class="1004" name="shiftreg568_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="1" index="1" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shiftreg568/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="i1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i1/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="indvar_flatten_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="sext_ln74_read_read_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="58" slack="0"/>
<pin id="332" dir="0" index="1" bw="58" slack="0"/>
<pin id="333" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln74_read/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="gmem1_addr_read_read_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="512" slack="0"/>
<pin id="338" dir="0" index="1" bw="512" slack="0"/>
<pin id="339" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_addr_read/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="write_ln78_write_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="0" slack="0"/>
<pin id="343" dir="0" index="1" bw="16" slack="0"/>
<pin id="344" dir="0" index="2" bw="16" slack="0"/>
<pin id="345" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="write_ln78_write_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="0" slack="0"/>
<pin id="350" dir="0" index="1" bw="16" slack="0"/>
<pin id="351" dir="0" index="2" bw="16" slack="0"/>
<pin id="352" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="write_ln78_write_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="0" slack="0"/>
<pin id="357" dir="0" index="1" bw="16" slack="0"/>
<pin id="358" dir="0" index="2" bw="16" slack="0"/>
<pin id="359" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="write_ln78_write_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="0" slack="0"/>
<pin id="364" dir="0" index="1" bw="16" slack="0"/>
<pin id="365" dir="0" index="2" bw="16" slack="0"/>
<pin id="366" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="write_ln78_write_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="0" slack="0"/>
<pin id="371" dir="0" index="1" bw="16" slack="0"/>
<pin id="372" dir="0" index="2" bw="16" slack="0"/>
<pin id="373" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="write_ln78_write_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="0" slack="0"/>
<pin id="378" dir="0" index="1" bw="16" slack="0"/>
<pin id="379" dir="0" index="2" bw="16" slack="0"/>
<pin id="380" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="write_ln78_write_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="0" slack="0"/>
<pin id="385" dir="0" index="1" bw="16" slack="0"/>
<pin id="386" dir="0" index="2" bw="16" slack="0"/>
<pin id="387" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="write_ln78_write_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="0" slack="0"/>
<pin id="392" dir="0" index="1" bw="16" slack="0"/>
<pin id="393" dir="0" index="2" bw="16" slack="0"/>
<pin id="394" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="write_ln78_write_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="0" slack="0"/>
<pin id="399" dir="0" index="1" bw="16" slack="0"/>
<pin id="400" dir="0" index="2" bw="16" slack="0"/>
<pin id="401" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="write_ln78_write_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="0" slack="0"/>
<pin id="406" dir="0" index="1" bw="16" slack="0"/>
<pin id="407" dir="0" index="2" bw="16" slack="0"/>
<pin id="408" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="write_ln78_write_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="0" slack="0"/>
<pin id="413" dir="0" index="1" bw="16" slack="0"/>
<pin id="414" dir="0" index="2" bw="16" slack="0"/>
<pin id="415" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="write_ln78_write_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="0" slack="0"/>
<pin id="420" dir="0" index="1" bw="16" slack="0"/>
<pin id="421" dir="0" index="2" bw="16" slack="0"/>
<pin id="422" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="write_ln78_write_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="0" slack="0"/>
<pin id="427" dir="0" index="1" bw="16" slack="0"/>
<pin id="428" dir="0" index="2" bw="16" slack="0"/>
<pin id="429" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="write_ln78_write_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="0" slack="0"/>
<pin id="434" dir="0" index="1" bw="16" slack="0"/>
<pin id="435" dir="0" index="2" bw="16" slack="0"/>
<pin id="436" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="write_ln78_write_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="0" slack="0"/>
<pin id="441" dir="0" index="1" bw="16" slack="0"/>
<pin id="442" dir="0" index="2" bw="16" slack="0"/>
<pin id="443" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="write_ln78_write_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="0" slack="0"/>
<pin id="448" dir="0" index="1" bw="16" slack="0"/>
<pin id="449" dir="0" index="2" bw="16" slack="0"/>
<pin id="450" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="write_ln78_write_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="0" slack="0"/>
<pin id="455" dir="0" index="1" bw="16" slack="0"/>
<pin id="456" dir="0" index="2" bw="16" slack="0"/>
<pin id="457" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="write_ln78_write_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="0" slack="0"/>
<pin id="462" dir="0" index="1" bw="16" slack="0"/>
<pin id="463" dir="0" index="2" bw="16" slack="0"/>
<pin id="464" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="write_ln78_write_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="0" slack="0"/>
<pin id="469" dir="0" index="1" bw="16" slack="0"/>
<pin id="470" dir="0" index="2" bw="16" slack="0"/>
<pin id="471" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="write_ln78_write_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="0" slack="0"/>
<pin id="476" dir="0" index="1" bw="16" slack="0"/>
<pin id="477" dir="0" index="2" bw="16" slack="0"/>
<pin id="478" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="481" class="1004" name="write_ln78_write_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="0" slack="0"/>
<pin id="483" dir="0" index="1" bw="16" slack="0"/>
<pin id="484" dir="0" index="2" bw="16" slack="0"/>
<pin id="485" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="488" class="1004" name="write_ln78_write_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="0" slack="0"/>
<pin id="490" dir="0" index="1" bw="16" slack="0"/>
<pin id="491" dir="0" index="2" bw="16" slack="0"/>
<pin id="492" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="495" class="1004" name="write_ln78_write_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="0" slack="0"/>
<pin id="497" dir="0" index="1" bw="16" slack="0"/>
<pin id="498" dir="0" index="2" bw="16" slack="0"/>
<pin id="499" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="write_ln78_write_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="0" slack="0"/>
<pin id="504" dir="0" index="1" bw="16" slack="0"/>
<pin id="505" dir="0" index="2" bw="16" slack="0"/>
<pin id="506" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="write_ln78_write_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="0" slack="0"/>
<pin id="511" dir="0" index="1" bw="16" slack="0"/>
<pin id="512" dir="0" index="2" bw="16" slack="0"/>
<pin id="513" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="516" class="1004" name="write_ln78_write_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="0" slack="0"/>
<pin id="518" dir="0" index="1" bw="16" slack="0"/>
<pin id="519" dir="0" index="2" bw="16" slack="0"/>
<pin id="520" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="523" class="1004" name="write_ln78_write_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="0" slack="0"/>
<pin id="525" dir="0" index="1" bw="16" slack="0"/>
<pin id="526" dir="0" index="2" bw="16" slack="0"/>
<pin id="527" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="530" class="1004" name="write_ln78_write_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="0" slack="0"/>
<pin id="532" dir="0" index="1" bw="16" slack="0"/>
<pin id="533" dir="0" index="2" bw="16" slack="0"/>
<pin id="534" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="537" class="1004" name="write_ln78_write_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="0" slack="0"/>
<pin id="539" dir="0" index="1" bw="16" slack="0"/>
<pin id="540" dir="0" index="2" bw="16" slack="0"/>
<pin id="541" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="544" class="1004" name="write_ln78_write_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="0" slack="0"/>
<pin id="546" dir="0" index="1" bw="16" slack="0"/>
<pin id="547" dir="0" index="2" bw="16" slack="0"/>
<pin id="548" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="551" class="1004" name="write_ln78_write_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="0" slack="0"/>
<pin id="553" dir="0" index="1" bw="16" slack="0"/>
<pin id="554" dir="0" index="2" bw="16" slack="0"/>
<pin id="555" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="write_ln78_write_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="0" slack="0"/>
<pin id="560" dir="0" index="1" bw="16" slack="0"/>
<pin id="561" dir="0" index="2" bw="16" slack="0"/>
<pin id="562" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="565" class="1004" name="write_ln78_write_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="0" slack="0"/>
<pin id="567" dir="0" index="1" bw="16" slack="0"/>
<pin id="568" dir="0" index="2" bw="16" slack="0"/>
<pin id="569" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="572" class="1004" name="write_ln78_write_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="0" slack="0"/>
<pin id="574" dir="0" index="1" bw="16" slack="0"/>
<pin id="575" dir="0" index="2" bw="16" slack="0"/>
<pin id="576" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="579" class="1004" name="write_ln78_write_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="0" slack="0"/>
<pin id="581" dir="0" index="1" bw="16" slack="0"/>
<pin id="582" dir="0" index="2" bw="16" slack="0"/>
<pin id="583" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="586" class="1004" name="write_ln78_write_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="0" slack="0"/>
<pin id="588" dir="0" index="1" bw="16" slack="0"/>
<pin id="589" dir="0" index="2" bw="16" slack="0"/>
<pin id="590" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="593" class="1004" name="write_ln78_write_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="0" slack="0"/>
<pin id="595" dir="0" index="1" bw="16" slack="0"/>
<pin id="596" dir="0" index="2" bw="16" slack="0"/>
<pin id="597" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="write_ln78_write_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="0" slack="0"/>
<pin id="602" dir="0" index="1" bw="16" slack="0"/>
<pin id="603" dir="0" index="2" bw="16" slack="0"/>
<pin id="604" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="607" class="1004" name="write_ln78_write_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="0" slack="0"/>
<pin id="609" dir="0" index="1" bw="16" slack="0"/>
<pin id="610" dir="0" index="2" bw="16" slack="0"/>
<pin id="611" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="614" class="1004" name="write_ln78_write_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="0" slack="0"/>
<pin id="616" dir="0" index="1" bw="16" slack="0"/>
<pin id="617" dir="0" index="2" bw="16" slack="0"/>
<pin id="618" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="621" class="1004" name="write_ln78_write_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="0" slack="0"/>
<pin id="623" dir="0" index="1" bw="16" slack="0"/>
<pin id="624" dir="0" index="2" bw="16" slack="0"/>
<pin id="625" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="628" class="1004" name="write_ln78_write_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="0" slack="0"/>
<pin id="630" dir="0" index="1" bw="16" slack="0"/>
<pin id="631" dir="0" index="2" bw="16" slack="0"/>
<pin id="632" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="635" class="1004" name="write_ln78_write_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="0" slack="0"/>
<pin id="637" dir="0" index="1" bw="16" slack="0"/>
<pin id="638" dir="0" index="2" bw="16" slack="0"/>
<pin id="639" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="642" class="1004" name="write_ln78_write_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="0" slack="0"/>
<pin id="644" dir="0" index="1" bw="16" slack="0"/>
<pin id="645" dir="0" index="2" bw="16" slack="0"/>
<pin id="646" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="649" class="1004" name="write_ln78_write_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="0" slack="0"/>
<pin id="651" dir="0" index="1" bw="16" slack="0"/>
<pin id="652" dir="0" index="2" bw="16" slack="0"/>
<pin id="653" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="656" class="1004" name="write_ln78_write_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="0" slack="0"/>
<pin id="658" dir="0" index="1" bw="16" slack="0"/>
<pin id="659" dir="0" index="2" bw="16" slack="0"/>
<pin id="660" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="663" class="1004" name="write_ln78_write_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="0" slack="0"/>
<pin id="665" dir="0" index="1" bw="16" slack="0"/>
<pin id="666" dir="0" index="2" bw="16" slack="0"/>
<pin id="667" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="670" class="1004" name="write_ln78_write_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="0" slack="0"/>
<pin id="672" dir="0" index="1" bw="16" slack="0"/>
<pin id="673" dir="0" index="2" bw="16" slack="0"/>
<pin id="674" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="677" class="1004" name="write_ln78_write_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="0" slack="0"/>
<pin id="679" dir="0" index="1" bw="16" slack="0"/>
<pin id="680" dir="0" index="2" bw="16" slack="0"/>
<pin id="681" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="684" class="1004" name="write_ln78_write_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="0" slack="0"/>
<pin id="686" dir="0" index="1" bw="16" slack="0"/>
<pin id="687" dir="0" index="2" bw="16" slack="0"/>
<pin id="688" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="691" class="1004" name="write_ln78_write_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="0" slack="0"/>
<pin id="693" dir="0" index="1" bw="16" slack="0"/>
<pin id="694" dir="0" index="2" bw="16" slack="0"/>
<pin id="695" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="698" class="1004" name="write_ln78_write_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="0" slack="0"/>
<pin id="700" dir="0" index="1" bw="16" slack="0"/>
<pin id="701" dir="0" index="2" bw="16" slack="0"/>
<pin id="702" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="705" class="1004" name="write_ln78_write_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="0" slack="0"/>
<pin id="707" dir="0" index="1" bw="16" slack="0"/>
<pin id="708" dir="0" index="2" bw="16" slack="0"/>
<pin id="709" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="712" class="1004" name="write_ln78_write_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="0" slack="0"/>
<pin id="714" dir="0" index="1" bw="16" slack="0"/>
<pin id="715" dir="0" index="2" bw="16" slack="0"/>
<pin id="716" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="719" class="1004" name="write_ln78_write_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="0" slack="0"/>
<pin id="721" dir="0" index="1" bw="16" slack="0"/>
<pin id="722" dir="0" index="2" bw="16" slack="0"/>
<pin id="723" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="726" class="1004" name="write_ln78_write_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="0" slack="0"/>
<pin id="728" dir="0" index="1" bw="16" slack="0"/>
<pin id="729" dir="0" index="2" bw="16" slack="0"/>
<pin id="730" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="733" class="1004" name="write_ln78_write_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="0" slack="0"/>
<pin id="735" dir="0" index="1" bw="16" slack="0"/>
<pin id="736" dir="0" index="2" bw="16" slack="0"/>
<pin id="737" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="740" class="1004" name="write_ln78_write_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="0" slack="0"/>
<pin id="742" dir="0" index="1" bw="16" slack="0"/>
<pin id="743" dir="0" index="2" bw="16" slack="0"/>
<pin id="744" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="747" class="1004" name="write_ln78_write_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="0" slack="0"/>
<pin id="749" dir="0" index="1" bw="16" slack="0"/>
<pin id="750" dir="0" index="2" bw="16" slack="0"/>
<pin id="751" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="754" class="1004" name="write_ln78_write_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="0" slack="0"/>
<pin id="756" dir="0" index="1" bw="16" slack="0"/>
<pin id="757" dir="0" index="2" bw="16" slack="0"/>
<pin id="758" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="761" class="1004" name="write_ln78_write_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="0" slack="0"/>
<pin id="763" dir="0" index="1" bw="16" slack="0"/>
<pin id="764" dir="0" index="2" bw="16" slack="0"/>
<pin id="765" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="768" class="1004" name="write_ln78_write_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="0" slack="0"/>
<pin id="770" dir="0" index="1" bw="16" slack="0"/>
<pin id="771" dir="0" index="2" bw="16" slack="0"/>
<pin id="772" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="775" class="1004" name="write_ln78_write_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="0" slack="0"/>
<pin id="777" dir="0" index="1" bw="16" slack="0"/>
<pin id="778" dir="0" index="2" bw="16" slack="0"/>
<pin id="779" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="782" class="1004" name="write_ln78_write_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="0" slack="0"/>
<pin id="784" dir="0" index="1" bw="16" slack="0"/>
<pin id="785" dir="0" index="2" bw="16" slack="0"/>
<pin id="786" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln78/3 "/>
</bind>
</comp>

<comp id="789" class="1005" name="empty_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="791" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="792" class="1004" name="empty_phi_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="512" slack="1"/>
<pin id="794" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="795" dir="0" index="2" bw="496" slack="0"/>
<pin id="796" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="797" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="798" class="1004" name="sext_ln74_cast_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="58" slack="0"/>
<pin id="800" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74_cast/1 "/>
</bind>
</comp>

<comp id="802" class="1004" name="store_ln0_store_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="0"/>
<pin id="804" dir="0" index="1" bw="13" slack="0"/>
<pin id="805" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="807" class="1004" name="store_ln0_store_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="0"/>
<pin id="809" dir="0" index="1" bw="7" slack="0"/>
<pin id="810" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="812" class="1004" name="store_ln0_store_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="1" slack="0"/>
<pin id="814" dir="0" index="1" bw="496" slack="0"/>
<pin id="815" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="817" class="1004" name="indvar_flatten_load_load_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="13" slack="0"/>
<pin id="819" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="820" class="1004" name="icmp_ln74_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="13" slack="0"/>
<pin id="822" dir="0" index="1" bw="13" slack="0"/>
<pin id="823" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln74/1 "/>
</bind>
</comp>

<comp id="826" class="1004" name="add_ln74_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="13" slack="0"/>
<pin id="828" dir="0" index="1" bw="1" slack="0"/>
<pin id="829" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74/1 "/>
</bind>
</comp>

<comp id="832" class="1004" name="i1_load_load_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="7" slack="0"/>
<pin id="834" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i1_load/1 "/>
</bind>
</comp>

<comp id="835" class="1004" name="icmp_ln75_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="7" slack="0"/>
<pin id="837" dir="0" index="1" bw="7" slack="0"/>
<pin id="838" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/1 "/>
</bind>
</comp>

<comp id="841" class="1004" name="select_ln74_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="0"/>
<pin id="843" dir="0" index="1" bw="1" slack="0"/>
<pin id="844" dir="0" index="2" bw="7" slack="0"/>
<pin id="845" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln74/1 "/>
</bind>
</comp>

<comp id="849" class="1004" name="trunc_ln75_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="7" slack="0"/>
<pin id="851" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln75/1 "/>
</bind>
</comp>

<comp id="853" class="1004" name="icmp_ln77_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="5" slack="0"/>
<pin id="855" dir="0" index="1" bw="1" slack="0"/>
<pin id="856" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/1 "/>
</bind>
</comp>

<comp id="859" class="1004" name="trunc_ln78_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="7" slack="0"/>
<pin id="861" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln78/1 "/>
</bind>
</comp>

<comp id="863" class="1004" name="add_ln75_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="7" slack="0"/>
<pin id="865" dir="0" index="1" bw="1" slack="0"/>
<pin id="866" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75/1 "/>
</bind>
</comp>

<comp id="869" class="1004" name="store_ln75_store_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="13" slack="0"/>
<pin id="871" dir="0" index="1" bw="13" slack="0"/>
<pin id="872" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/1 "/>
</bind>
</comp>

<comp id="874" class="1004" name="store_ln75_store_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="7" slack="0"/>
<pin id="876" dir="0" index="1" bw="7" slack="0"/>
<pin id="877" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/1 "/>
</bind>
</comp>

<comp id="879" class="1004" name="gmem1_addr_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="512" slack="0"/>
<pin id="881" dir="0" index="1" bw="58" slack="1"/>
<pin id="882" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/2 "/>
</bind>
</comp>

<comp id="885" class="1004" name="shiftreg568_load_load_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="496" slack="2"/>
<pin id="887" dir="1" index="1" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shiftreg568_load/3 "/>
</bind>
</comp>

<comp id="888" class="1004" name="select_ln74_1_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="2"/>
<pin id="890" dir="0" index="1" bw="1" slack="0"/>
<pin id="891" dir="0" index="2" bw="496" slack="0"/>
<pin id="892" dir="1" index="3" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln74_1/3 "/>
</bind>
</comp>

<comp id="895" class="1004" name="zext_ln75_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="496" slack="0"/>
<pin id="897" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/3 "/>
</bind>
</comp>

<comp id="900" class="1004" name="trunc_ln77_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="512" slack="0"/>
<pin id="902" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77/3 "/>
</bind>
</comp>

<comp id="968" class="1004" name="trunc_ln78_1_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="496" slack="0"/>
<pin id="970" dir="0" index="1" bw="512" slack="0"/>
<pin id="971" dir="0" index="2" bw="6" slack="0"/>
<pin id="972" dir="0" index="3" bw="10" slack="0"/>
<pin id="973" dir="1" index="4" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln78_1/3 "/>
</bind>
</comp>

<comp id="978" class="1004" name="store_ln75_store_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="496" slack="0"/>
<pin id="980" dir="0" index="1" bw="496" slack="2"/>
<pin id="981" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/3 "/>
</bind>
</comp>

<comp id="983" class="1005" name="shiftreg568_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="496" slack="0"/>
<pin id="985" dir="1" index="1" bw="496" slack="0"/>
</pin_list>
<bind>
<opset="shiftreg568 "/>
</bind>
</comp>

<comp id="990" class="1005" name="i1_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="7" slack="0"/>
<pin id="992" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i1 "/>
</bind>
</comp>

<comp id="997" class="1005" name="indvar_flatten_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="13" slack="0"/>
<pin id="999" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="1004" class="1005" name="sext_ln74_cast_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="64" slack="1"/>
<pin id="1006" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln74_cast "/>
</bind>
</comp>

<comp id="1009" class="1005" name="icmp_ln74_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="1" slack="1"/>
<pin id="1011" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln74 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="icmp_ln75_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="1" slack="2"/>
<pin id="1015" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln75 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="icmp_ln77_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="1" slack="1"/>
<pin id="1020" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln77 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="trunc_ln78_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="6" slack="2"/>
<pin id="1024" dir="1" index="1" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln78 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="gmem1_addr_read_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="512" slack="1"/>
<pin id="1028" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="321"><net_src comp="132" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="132" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="132" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="134" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="2" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="298" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="346"><net_src comp="316" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="128" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="353"><net_src comp="316" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="126" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="360"><net_src comp="316" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="124" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="367"><net_src comp="316" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="122" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="374"><net_src comp="316" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="120" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="381"><net_src comp="316" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="118" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="388"><net_src comp="316" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="116" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="395"><net_src comp="316" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="114" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="402"><net_src comp="316" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="112" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="409"><net_src comp="316" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="110" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="416"><net_src comp="316" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="108" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="423"><net_src comp="316" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="106" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="430"><net_src comp="316" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="104" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="437"><net_src comp="316" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="102" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="444"><net_src comp="316" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="100" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="451"><net_src comp="316" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="98" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="458"><net_src comp="316" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="96" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="465"><net_src comp="316" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="94" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="472"><net_src comp="316" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="92" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="479"><net_src comp="316" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="90" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="486"><net_src comp="316" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="88" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="493"><net_src comp="316" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="86" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="500"><net_src comp="316" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="84" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="507"><net_src comp="316" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="82" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="514"><net_src comp="316" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="80" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="521"><net_src comp="316" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="78" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="528"><net_src comp="316" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="76" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="535"><net_src comp="316" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="74" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="542"><net_src comp="316" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="72" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="549"><net_src comp="316" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="70" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="556"><net_src comp="316" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="68" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="563"><net_src comp="316" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="66" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="570"><net_src comp="316" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="571"><net_src comp="64" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="577"><net_src comp="316" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="62" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="584"><net_src comp="316" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="585"><net_src comp="60" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="591"><net_src comp="316" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="58" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="598"><net_src comp="316" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="599"><net_src comp="56" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="605"><net_src comp="316" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="54" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="612"><net_src comp="316" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="613"><net_src comp="52" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="619"><net_src comp="316" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="620"><net_src comp="50" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="626"><net_src comp="316" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="627"><net_src comp="48" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="633"><net_src comp="316" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="46" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="640"><net_src comp="316" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="641"><net_src comp="44" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="647"><net_src comp="316" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="648"><net_src comp="42" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="654"><net_src comp="316" pin="0"/><net_sink comp="649" pin=0"/></net>

<net id="655"><net_src comp="40" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="661"><net_src comp="316" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="662"><net_src comp="38" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="668"><net_src comp="316" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="669"><net_src comp="36" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="675"><net_src comp="316" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="676"><net_src comp="34" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="682"><net_src comp="316" pin="0"/><net_sink comp="677" pin=0"/></net>

<net id="683"><net_src comp="32" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="689"><net_src comp="316" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="690"><net_src comp="30" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="696"><net_src comp="316" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="697"><net_src comp="28" pin="0"/><net_sink comp="691" pin=1"/></net>

<net id="703"><net_src comp="316" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="704"><net_src comp="26" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="710"><net_src comp="316" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="711"><net_src comp="24" pin="0"/><net_sink comp="705" pin=1"/></net>

<net id="717"><net_src comp="316" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="718"><net_src comp="22" pin="0"/><net_sink comp="712" pin=1"/></net>

<net id="724"><net_src comp="316" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="725"><net_src comp="20" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="731"><net_src comp="316" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="732"><net_src comp="18" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="738"><net_src comp="316" pin="0"/><net_sink comp="733" pin=0"/></net>

<net id="739"><net_src comp="16" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="745"><net_src comp="316" pin="0"/><net_sink comp="740" pin=0"/></net>

<net id="746"><net_src comp="14" pin="0"/><net_sink comp="740" pin=1"/></net>

<net id="752"><net_src comp="316" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="753"><net_src comp="12" pin="0"/><net_sink comp="747" pin=1"/></net>

<net id="759"><net_src comp="316" pin="0"/><net_sink comp="754" pin=0"/></net>

<net id="760"><net_src comp="10" pin="0"/><net_sink comp="754" pin=1"/></net>

<net id="766"><net_src comp="316" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="767"><net_src comp="8" pin="0"/><net_sink comp="761" pin=1"/></net>

<net id="773"><net_src comp="316" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="774"><net_src comp="6" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="780"><net_src comp="316" pin="0"/><net_sink comp="775" pin=0"/></net>

<net id="781"><net_src comp="4" pin="0"/><net_sink comp="775" pin=1"/></net>

<net id="787"><net_src comp="316" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="788"><net_src comp="130" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="801"><net_src comp="330" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="806"><net_src comp="156" pin="0"/><net_sink comp="802" pin=0"/></net>

<net id="811"><net_src comp="158" pin="0"/><net_sink comp="807" pin=0"/></net>

<net id="816"><net_src comp="160" pin="0"/><net_sink comp="812" pin=0"/></net>

<net id="824"><net_src comp="817" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="162" pin="0"/><net_sink comp="820" pin=1"/></net>

<net id="830"><net_src comp="817" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="831"><net_src comp="164" pin="0"/><net_sink comp="826" pin=1"/></net>

<net id="839"><net_src comp="832" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="840"><net_src comp="166" pin="0"/><net_sink comp="835" pin=1"/></net>

<net id="846"><net_src comp="835" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="847"><net_src comp="158" pin="0"/><net_sink comp="841" pin=1"/></net>

<net id="848"><net_src comp="832" pin="1"/><net_sink comp="841" pin=2"/></net>

<net id="852"><net_src comp="841" pin="3"/><net_sink comp="849" pin=0"/></net>

<net id="857"><net_src comp="849" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="858"><net_src comp="168" pin="0"/><net_sink comp="853" pin=1"/></net>

<net id="862"><net_src comp="841" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="867"><net_src comp="841" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="296" pin="0"/><net_sink comp="863" pin=1"/></net>

<net id="873"><net_src comp="826" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="878"><net_src comp="863" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="883"><net_src comp="0" pin="0"/><net_sink comp="879" pin=0"/></net>

<net id="884"><net_src comp="879" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="893"><net_src comp="160" pin="0"/><net_sink comp="888" pin=1"/></net>

<net id="894"><net_src comp="885" pin="1"/><net_sink comp="888" pin=2"/></net>

<net id="898"><net_src comp="888" pin="3"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="792" pin=2"/></net>

<net id="903"><net_src comp="792" pin="4"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="905"><net_src comp="900" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="906"><net_src comp="900" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="907"><net_src comp="900" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="908"><net_src comp="900" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="909"><net_src comp="900" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="910"><net_src comp="900" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="911"><net_src comp="900" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="912"><net_src comp="900" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="913"><net_src comp="900" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="914"><net_src comp="900" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="915"><net_src comp="900" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="916"><net_src comp="900" pin="1"/><net_sink comp="425" pin=2"/></net>

<net id="917"><net_src comp="900" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="918"><net_src comp="900" pin="1"/><net_sink comp="439" pin=2"/></net>

<net id="919"><net_src comp="900" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="920"><net_src comp="900" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="921"><net_src comp="900" pin="1"/><net_sink comp="460" pin=2"/></net>

<net id="922"><net_src comp="900" pin="1"/><net_sink comp="467" pin=2"/></net>

<net id="923"><net_src comp="900" pin="1"/><net_sink comp="474" pin=2"/></net>

<net id="924"><net_src comp="900" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="925"><net_src comp="900" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="926"><net_src comp="900" pin="1"/><net_sink comp="495" pin=2"/></net>

<net id="927"><net_src comp="900" pin="1"/><net_sink comp="502" pin=2"/></net>

<net id="928"><net_src comp="900" pin="1"/><net_sink comp="509" pin=2"/></net>

<net id="929"><net_src comp="900" pin="1"/><net_sink comp="516" pin=2"/></net>

<net id="930"><net_src comp="900" pin="1"/><net_sink comp="523" pin=2"/></net>

<net id="931"><net_src comp="900" pin="1"/><net_sink comp="530" pin=2"/></net>

<net id="932"><net_src comp="900" pin="1"/><net_sink comp="537" pin=2"/></net>

<net id="933"><net_src comp="900" pin="1"/><net_sink comp="544" pin=2"/></net>

<net id="934"><net_src comp="900" pin="1"/><net_sink comp="551" pin=2"/></net>

<net id="935"><net_src comp="900" pin="1"/><net_sink comp="558" pin=2"/></net>

<net id="936"><net_src comp="900" pin="1"/><net_sink comp="565" pin=2"/></net>

<net id="937"><net_src comp="900" pin="1"/><net_sink comp="572" pin=2"/></net>

<net id="938"><net_src comp="900" pin="1"/><net_sink comp="579" pin=2"/></net>

<net id="939"><net_src comp="900" pin="1"/><net_sink comp="586" pin=2"/></net>

<net id="940"><net_src comp="900" pin="1"/><net_sink comp="593" pin=2"/></net>

<net id="941"><net_src comp="900" pin="1"/><net_sink comp="600" pin=2"/></net>

<net id="942"><net_src comp="900" pin="1"/><net_sink comp="607" pin=2"/></net>

<net id="943"><net_src comp="900" pin="1"/><net_sink comp="614" pin=2"/></net>

<net id="944"><net_src comp="900" pin="1"/><net_sink comp="621" pin=2"/></net>

<net id="945"><net_src comp="900" pin="1"/><net_sink comp="628" pin=2"/></net>

<net id="946"><net_src comp="900" pin="1"/><net_sink comp="635" pin=2"/></net>

<net id="947"><net_src comp="900" pin="1"/><net_sink comp="642" pin=2"/></net>

<net id="948"><net_src comp="900" pin="1"/><net_sink comp="649" pin=2"/></net>

<net id="949"><net_src comp="900" pin="1"/><net_sink comp="656" pin=2"/></net>

<net id="950"><net_src comp="900" pin="1"/><net_sink comp="663" pin=2"/></net>

<net id="951"><net_src comp="900" pin="1"/><net_sink comp="670" pin=2"/></net>

<net id="952"><net_src comp="900" pin="1"/><net_sink comp="677" pin=2"/></net>

<net id="953"><net_src comp="900" pin="1"/><net_sink comp="684" pin=2"/></net>

<net id="954"><net_src comp="900" pin="1"/><net_sink comp="691" pin=2"/></net>

<net id="955"><net_src comp="900" pin="1"/><net_sink comp="698" pin=2"/></net>

<net id="956"><net_src comp="900" pin="1"/><net_sink comp="705" pin=2"/></net>

<net id="957"><net_src comp="900" pin="1"/><net_sink comp="712" pin=2"/></net>

<net id="958"><net_src comp="900" pin="1"/><net_sink comp="719" pin=2"/></net>

<net id="959"><net_src comp="900" pin="1"/><net_sink comp="726" pin=2"/></net>

<net id="960"><net_src comp="900" pin="1"/><net_sink comp="733" pin=2"/></net>

<net id="961"><net_src comp="900" pin="1"/><net_sink comp="740" pin=2"/></net>

<net id="962"><net_src comp="900" pin="1"/><net_sink comp="747" pin=2"/></net>

<net id="963"><net_src comp="900" pin="1"/><net_sink comp="754" pin=2"/></net>

<net id="964"><net_src comp="900" pin="1"/><net_sink comp="761" pin=2"/></net>

<net id="965"><net_src comp="900" pin="1"/><net_sink comp="768" pin=2"/></net>

<net id="966"><net_src comp="900" pin="1"/><net_sink comp="775" pin=2"/></net>

<net id="967"><net_src comp="900" pin="1"/><net_sink comp="782" pin=2"/></net>

<net id="974"><net_src comp="312" pin="0"/><net_sink comp="968" pin=0"/></net>

<net id="975"><net_src comp="792" pin="4"/><net_sink comp="968" pin=1"/></net>

<net id="976"><net_src comp="150" pin="0"/><net_sink comp="968" pin=2"/></net>

<net id="977"><net_src comp="314" pin="0"/><net_sink comp="968" pin=3"/></net>

<net id="982"><net_src comp="968" pin="4"/><net_sink comp="978" pin=0"/></net>

<net id="986"><net_src comp="318" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="988"><net_src comp="983" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="989"><net_src comp="983" pin="1"/><net_sink comp="978" pin=1"/></net>

<net id="993"><net_src comp="322" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="807" pin=1"/></net>

<net id="995"><net_src comp="990" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="996"><net_src comp="990" pin="1"/><net_sink comp="874" pin=1"/></net>

<net id="1000"><net_src comp="326" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="1002"><net_src comp="997" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="1003"><net_src comp="997" pin="1"/><net_sink comp="869" pin=1"/></net>

<net id="1007"><net_src comp="798" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="1012"><net_src comp="820" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1016"><net_src comp="835" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="1021"><net_src comp="853" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1025"><net_src comp="859" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1029"><net_src comp="336" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="792" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_stream2_0 | {3 }
	Port: in_stream2_1 | {3 }
	Port: in_stream2_2 | {3 }
	Port: in_stream2_3 | {3 }
	Port: in_stream2_4 | {3 }
	Port: in_stream2_5 | {3 }
	Port: in_stream2_6 | {3 }
	Port: in_stream2_7 | {3 }
	Port: in_stream2_8 | {3 }
	Port: in_stream2_9 | {3 }
	Port: in_stream2_10 | {3 }
	Port: in_stream2_11 | {3 }
	Port: in_stream2_12 | {3 }
	Port: in_stream2_13 | {3 }
	Port: in_stream2_14 | {3 }
	Port: in_stream2_15 | {3 }
	Port: in_stream2_16 | {3 }
	Port: in_stream2_17 | {3 }
	Port: in_stream2_18 | {3 }
	Port: in_stream2_19 | {3 }
	Port: in_stream2_20 | {3 }
	Port: in_stream2_21 | {3 }
	Port: in_stream2_22 | {3 }
	Port: in_stream2_23 | {3 }
	Port: in_stream2_24 | {3 }
	Port: in_stream2_25 | {3 }
	Port: in_stream2_26 | {3 }
	Port: in_stream2_27 | {3 }
	Port: in_stream2_28 | {3 }
	Port: in_stream2_29 | {3 }
	Port: in_stream2_30 | {3 }
	Port: in_stream2_31 | {3 }
	Port: in_stream2_32 | {3 }
	Port: in_stream2_33 | {3 }
	Port: in_stream2_34 | {3 }
	Port: in_stream2_35 | {3 }
	Port: in_stream2_36 | {3 }
	Port: in_stream2_37 | {3 }
	Port: in_stream2_38 | {3 }
	Port: in_stream2_39 | {3 }
	Port: in_stream2_40 | {3 }
	Port: in_stream2_41 | {3 }
	Port: in_stream2_42 | {3 }
	Port: in_stream2_43 | {3 }
	Port: in_stream2_44 | {3 }
	Port: in_stream2_45 | {3 }
	Port: in_stream2_46 | {3 }
	Port: in_stream2_47 | {3 }
	Port: in_stream2_48 | {3 }
	Port: in_stream2_49 | {3 }
	Port: in_stream2_50 | {3 }
	Port: in_stream2_51 | {3 }
	Port: in_stream2_52 | {3 }
	Port: in_stream2_53 | {3 }
	Port: in_stream2_54 | {3 }
	Port: in_stream2_55 | {3 }
	Port: in_stream2_56 | {3 }
	Port: in_stream2_57 | {3 }
	Port: in_stream2_58 | {3 }
	Port: in_stream2_59 | {3 }
	Port: in_stream2_60 | {3 }
	Port: in_stream2_61 | {3 }
	Port: in_stream2_62 | {3 }
	Port: in_stream2_63 | {3 }
 - Input state : 
	Port: Loop_VITIS_LOOP_74_3_proc40_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 : gmem1 | {2 }
	Port: Loop_VITIS_LOOP_74_3_proc40_Pipeline_VITIS_LOOP_74_3_VITIS_LOOP_75_4 : sext_ln74 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln74 : 2
		add_ln74 : 2
		br_ln74 : 3
		i1_load : 1
		icmp_ln75 : 2
		select_ln74 : 3
		trunc_ln75 : 4
		icmp_ln77 : 5
		trunc_ln78 : 4
		switch_ln78 : 5
		add_ln75 : 4
		store_ln75 : 3
		store_ln75 : 5
	State 2
		gmem1_addr_read : 1
	State 3
		select_ln74_1 : 1
		zext_ln75 : 2
		empty : 3
		trunc_ln77 : 4
		trunc_ln78_1 : 4
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		write_ln78 : 5
		store_ln75 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|  select  |      select_ln74_fu_841     |    0    |    7    |
|          |     select_ln74_1_fu_888    |    0    |   418   |
|----------|-----------------------------|---------|---------|
|    add   |       add_ln74_fu_826       |    0    |    20   |
|          |       add_ln75_fu_863       |    0    |    14   |
|----------|-----------------------------|---------|---------|
|          |       icmp_ln74_fu_820      |    0    |    12   |
|   icmp   |       icmp_ln75_fu_835      |    0    |    10   |
|          |       icmp_ln77_fu_853      |    0    |    9    |
|----------|-----------------------------|---------|---------|
|   read   |  sext_ln74_read_read_fu_330 |    0    |    0    |
|          | gmem1_addr_read_read_fu_336 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |   write_ln78_write_fu_341   |    0    |    0    |
|          |   write_ln78_write_fu_348   |    0    |    0    |
|          |   write_ln78_write_fu_355   |    0    |    0    |
|          |   write_ln78_write_fu_362   |    0    |    0    |
|          |   write_ln78_write_fu_369   |    0    |    0    |
|          |   write_ln78_write_fu_376   |    0    |    0    |
|          |   write_ln78_write_fu_383   |    0    |    0    |
|          |   write_ln78_write_fu_390   |    0    |    0    |
|          |   write_ln78_write_fu_397   |    0    |    0    |
|          |   write_ln78_write_fu_404   |    0    |    0    |
|          |   write_ln78_write_fu_411   |    0    |    0    |
|          |   write_ln78_write_fu_418   |    0    |    0    |
|          |   write_ln78_write_fu_425   |    0    |    0    |
|          |   write_ln78_write_fu_432   |    0    |    0    |
|          |   write_ln78_write_fu_439   |    0    |    0    |
|          |   write_ln78_write_fu_446   |    0    |    0    |
|          |   write_ln78_write_fu_453   |    0    |    0    |
|          |   write_ln78_write_fu_460   |    0    |    0    |
|          |   write_ln78_write_fu_467   |    0    |    0    |
|          |   write_ln78_write_fu_474   |    0    |    0    |
|          |   write_ln78_write_fu_481   |    0    |    0    |
|          |   write_ln78_write_fu_488   |    0    |    0    |
|          |   write_ln78_write_fu_495   |    0    |    0    |
|          |   write_ln78_write_fu_502   |    0    |    0    |
|          |   write_ln78_write_fu_509   |    0    |    0    |
|          |   write_ln78_write_fu_516   |    0    |    0    |
|          |   write_ln78_write_fu_523   |    0    |    0    |
|          |   write_ln78_write_fu_530   |    0    |    0    |
|          |   write_ln78_write_fu_537   |    0    |    0    |
|          |   write_ln78_write_fu_544   |    0    |    0    |
|          |   write_ln78_write_fu_551   |    0    |    0    |
|   write  |   write_ln78_write_fu_558   |    0    |    0    |
|          |   write_ln78_write_fu_565   |    0    |    0    |
|          |   write_ln78_write_fu_572   |    0    |    0    |
|          |   write_ln78_write_fu_579   |    0    |    0    |
|          |   write_ln78_write_fu_586   |    0    |    0    |
|          |   write_ln78_write_fu_593   |    0    |    0    |
|          |   write_ln78_write_fu_600   |    0    |    0    |
|          |   write_ln78_write_fu_607   |    0    |    0    |
|          |   write_ln78_write_fu_614   |    0    |    0    |
|          |   write_ln78_write_fu_621   |    0    |    0    |
|          |   write_ln78_write_fu_628   |    0    |    0    |
|          |   write_ln78_write_fu_635   |    0    |    0    |
|          |   write_ln78_write_fu_642   |    0    |    0    |
|          |   write_ln78_write_fu_649   |    0    |    0    |
|          |   write_ln78_write_fu_656   |    0    |    0    |
|          |   write_ln78_write_fu_663   |    0    |    0    |
|          |   write_ln78_write_fu_670   |    0    |    0    |
|          |   write_ln78_write_fu_677   |    0    |    0    |
|          |   write_ln78_write_fu_684   |    0    |    0    |
|          |   write_ln78_write_fu_691   |    0    |    0    |
|          |   write_ln78_write_fu_698   |    0    |    0    |
|          |   write_ln78_write_fu_705   |    0    |    0    |
|          |   write_ln78_write_fu_712   |    0    |    0    |
|          |   write_ln78_write_fu_719   |    0    |    0    |
|          |   write_ln78_write_fu_726   |    0    |    0    |
|          |   write_ln78_write_fu_733   |    0    |    0    |
|          |   write_ln78_write_fu_740   |    0    |    0    |
|          |   write_ln78_write_fu_747   |    0    |    0    |
|          |   write_ln78_write_fu_754   |    0    |    0    |
|          |   write_ln78_write_fu_761   |    0    |    0    |
|          |   write_ln78_write_fu_768   |    0    |    0    |
|          |   write_ln78_write_fu_775   |    0    |    0    |
|          |   write_ln78_write_fu_782   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |    sext_ln74_cast_fu_798    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      trunc_ln75_fu_849      |    0    |    0    |
|   trunc  |      trunc_ln78_fu_859      |    0    |    0    |
|          |      trunc_ln77_fu_900      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |       zext_ln75_fu_895      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|     trunc_ln78_1_fu_968     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   490   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|      empty_reg_789     |   512  |
|gmem1_addr_read_reg_1026|   512  |
|       i1_reg_990       |    7   |
|   icmp_ln74_reg_1009   |    1   |
|   icmp_ln75_reg_1013   |    1   |
|   icmp_ln77_reg_1018   |    1   |
| indvar_flatten_reg_997 |   13   |
| sext_ln74_cast_reg_1004|   64   |
|   shiftreg568_reg_983  |   496  |
|   trunc_ln78_reg_1022  |    6   |
+------------------------+--------+
|          Total         |  1613  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   490  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  1613  |    -   |
+-----------+--------+--------+
|   Total   |  1613  |   490  |
+-----------+--------+--------+
