
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035411                       # Number of seconds simulated
sim_ticks                                 35410800162                       # Number of ticks simulated
final_tick                               564975180099                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 269115                       # Simulator instruction rate (inst/s)
host_op_rate                                   339613                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2158330                       # Simulator tick rate (ticks/s)
host_mem_usage                               16926784                       # Number of bytes of host memory used
host_seconds                                 16406.57                       # Real time elapsed on the host
sim_insts                                  4415249379                       # Number of instructions simulated
sim_ops                                    5571887167                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1299072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1635712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       502912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       852480                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4296960                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2155008                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2155008                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        10149                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12779                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3929                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         6660                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 33570                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           16836                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                16836                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36147                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     36685757                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        46991                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     46192461                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        61450                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     14202221                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        46991                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     24074011                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               121346029                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36147                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        46991                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        61450                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        46991                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             191580                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          60857365                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               60857365                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          60857365                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36147                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     36685757                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        46991                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     46192461                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        61450                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     14202221                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        46991                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     24074011                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              182203395                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84917987                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31003701                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25435667                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2013382                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13012869                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12086413                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3161660                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87329                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31994779                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170094242                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31003701                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15248073                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36566768                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10794782                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6518240                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15655667                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807329                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83829318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.494123                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.335532                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47262550     56.38%     56.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3651696      4.36%     60.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3198168      3.82%     64.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3432616      4.09%     68.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3019035      3.60%     72.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1570270      1.87%     74.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1024758      1.22%     75.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2703061      3.22%     78.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17967164     21.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83829318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.365102                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.003041                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33664218                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6095576                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34778007                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       548433                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8743075                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5075440                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6585                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201783439                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51090                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8743075                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35327637                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2616238                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       775042                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33633889                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2733429                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     194963118                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        10128                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1715431                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       748641                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            5                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270742043                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909081758                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909081758                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102482779                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33768                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17746                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7245477                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19254190                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10025282                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       243692                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2894676                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183880719                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33753                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147751490                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       282304                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61009820                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186372872                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1709                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83829318                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.762528                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.911975                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29677490     35.40%     35.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17907147     21.36%     56.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11809062     14.09%     70.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7603445      9.07%     79.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7613287      9.08%     89.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4419969      5.27%     94.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3388228      4.04%     98.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       751997      0.90%     99.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       658693      0.79%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83829318                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083816     70.07%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            39      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        202122     13.07%     83.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       260863     16.86%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121540074     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012286      1.36%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15720137     10.64%     94.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8462971      5.73%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147751490                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.739932                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1546840                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010469                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381161438                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244925334                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143599214                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149298330                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       261917                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7042061                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          375                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1063                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2283609                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          578                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8743075                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1880852                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       165355                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183914472                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       308375                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19254190                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10025282                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17731                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        120407                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         8177                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1063                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1227668                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1131168                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2358836                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145163834                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14784144                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2587652                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22997404                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20580777                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8213260                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.709459                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143745166                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143599214                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93674558                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261665336                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.691034                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357994                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61496083                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2038058                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75086243                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.630417                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.174249                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29784164     39.67%     39.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20452573     27.24%     66.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8375988     11.16%     78.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4298061      5.72%     83.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3676316      4.90%     88.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1803679      2.40%     91.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1979611      2.64%     93.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1004945      1.34%     95.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3710906      4.94%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75086243                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3710906                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255293340                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376587321                       # The number of ROB writes
system.switch_cpus0.timesIdled                  40666                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1088669                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.849180                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.849180                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.177607                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.177607                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655391238                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      196941416                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189225895                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84917987                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30751539                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24992300                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2099060                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12989416                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12001834                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3248100                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        88955                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30874250                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             170549950                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30751539                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15249934                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37517873                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11264322                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6154395                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15124055                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       905363                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83665146                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.518663                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.306925                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46147273     55.16%     55.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3301081      3.95%     59.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2660960      3.18%     62.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6476792      7.74%     70.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1746466      2.09%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2263571      2.71%     74.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1636142      1.96%     76.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          912543      1.09%     77.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18520318     22.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83665146                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.362132                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.008408                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32299313                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5968468                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36077090                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       243520                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9076746                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5253000                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        42200                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     203915582                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        83550                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9076746                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34665580                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1326426                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1157147                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33898463                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3540776                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     196705958                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        29848                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1466037                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1101860                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1240                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    275435271                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    918295889                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    918295889                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    168890659                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       106544580                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40118                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22491                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9717097                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18340162                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9331138                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       146843                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2964882                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         186040255                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38566                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147810458                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       285376                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64235021                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    196210882                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5846                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83665146                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.766691                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.887728                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28905077     34.55%     34.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18073829     21.60%     56.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11793352     14.10%     70.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8756822     10.47%     80.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7545585      9.02%     89.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3900098      4.66%     94.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3349540      4.00%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       627355      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       713488      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83665146                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         865754     71.10%     71.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             6      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        175964     14.45%     85.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       175849     14.44%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123150434     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2103267      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16359      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14675426      9.93%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7864972      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147810458                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.740626                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1217573                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008237                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    380789009                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    250314481                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144049751                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     149028031                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       553201                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7225010                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2890                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          643                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2379689                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9076746                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         547651                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        80838                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    186078823                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       408472                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18340162                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9331138                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22206                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         72371                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          643                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1257090                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1178103                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2435193                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145461144                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13767497                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2349312                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21424191                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20518729                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7656694                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.712960                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144145843                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144049751                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93870124                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        265027318                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.696340                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354190                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98942187                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121510467                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64569102                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32720                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2103454                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74588400                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.629080                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.141007                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28842639     38.67%     38.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20741144     27.81%     66.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8445866     11.32%     77.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4738934      6.35%     84.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3875276      5.20%     89.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1573070      2.11%     91.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1869013      2.51%     93.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       939407      1.26%     95.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3563051      4.78%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74588400                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98942187                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121510467                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18066594                       # Number of memory references committed
system.switch_cpus1.commit.loads             11115149                       # Number of loads committed
system.switch_cpus1.commit.membars              16360                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17458748                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109485285                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2473740                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3563051                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           257104918                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          381241690                       # The number of ROB writes
system.switch_cpus1.timesIdled                  42350                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1252841                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98942187                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121510467                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98942187                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.858259                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.858259                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.165150                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.165150                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       654395925                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      199104589                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      188160520                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32720                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84917987                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32014689                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26121373                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2137075                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13565482                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12615342                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3312721                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93997                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     33180116                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             173923878                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32014689                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15928063                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37703848                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11148124                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4713935                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16155103                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       825396                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84591308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.542489                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.339977                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46887460     55.43%     55.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3096654      3.66%     59.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4621140      5.46%     64.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3216219      3.80%     68.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2245649      2.65%     71.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2194584      2.59%     73.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1334346      1.58%     75.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2838792      3.36%     78.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18156464     21.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84591308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.377007                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.048139                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34116796                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4949609                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36006259                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       525522                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8993116                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5390993                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          322                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     208324008                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1658                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8993116                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36027331                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         516911                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1672471                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34582074                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2799400                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     202137073                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1167534                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       951640                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    283564070                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    940942907                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    940942907                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    174580116                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       108983944                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36376                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17403                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8305773                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18533246                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9484022                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       112758                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3072107                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         188385140                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34744                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150501391                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       298615                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     62784866                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    192151049                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           60                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84591308                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.779159                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.915938                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30085356     35.57%     35.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16888979     19.97%     55.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12403487     14.66%     70.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8149583      9.63%     79.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8166882      9.65%     89.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3943127      4.66%     94.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3501411      4.14%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       654804      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       797679      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84591308                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         820543     71.25%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        162466     14.11%     85.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       168617     14.64%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    125897928     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1900214      1.26%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17342      0.01%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14793226      9.83%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7892681      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150501391                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.772315                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1151626                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007652                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    387044331                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    251205137                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146338471                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151653017                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       471052                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7189206                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6375                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          389                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2270258                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8993116                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         275162                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        50242                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    188419886                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       654639                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18533246                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9484022                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17402                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         42135                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          389                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1303063                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1161543                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2464606                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    147734630                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13822668                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2766761                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21525966                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20994543                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7703298                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.739733                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146401650                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146338471                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         94817191                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        269400885                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.723292                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351956                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101505531                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125120013                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63300093                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34684                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2154195                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75598192                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.655066                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.175901                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28766148     38.05%     38.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21719482     28.73%     66.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8203641     10.85%     77.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4593358      6.08%     83.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3899624      5.16%     88.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1744573      2.31%     91.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1670766      2.21%     93.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1137582      1.50%     94.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3863018      5.11%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75598192                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101505531                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125120013                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18557804                       # Number of memory references committed
system.switch_cpus2.commit.loads             11344040                       # Number of loads committed
system.switch_cpus2.commit.membars              17342                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18153557                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112640262                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2587852                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3863018                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           260155280                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          385839040                       # The number of ROB writes
system.switch_cpus2.timesIdled                  18697                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 326679                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101505531                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125120013                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101505531                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.836585                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.836585                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.195336                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.195336                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       663508629                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      203588703                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      191459252                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34684                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                84917987                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31113158                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25322846                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2079660                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13278635                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12270948                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3204011                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        91847                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     34399951                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             169907003                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31113158                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15474959                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             35711781                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10665041                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5207309                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16815872                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       836196                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     83869282                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.495402                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.300394                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        48157501     57.42%     57.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1926665      2.30%     59.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2518564      3.00%     62.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3785538      4.51%     67.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3674885      4.38%     71.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2791284      3.33%     74.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1661617      1.98%     76.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2484302      2.96%     79.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        16868926     20.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     83869282                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.366391                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.000836                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        35535413                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5089421                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         34425763                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       268718                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8549966                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5267736                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          265                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     203300249                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1357                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8549966                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        37421219                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1038014                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1309797                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         32765164                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2785116                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     197376755                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          762                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1205107                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       873662                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          115                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    275012848                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    919249987                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    919249987                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    171041194                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       103971594                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        41864                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23615                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7866112                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18300303                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9697701                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       188486                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3036432                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         183450767                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        39773                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        147802274                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       275607                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     59631066                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    181320797                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6381                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     83869282                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.762293                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.898550                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     29010432     34.59%     34.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18480081     22.03%     56.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11886352     14.17%     70.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8156422      9.73%     80.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7630919      9.10%     89.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4065811      4.85%     94.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2995192      3.57%     98.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       896244      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       747829      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     83869282                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         725741     69.05%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult            12      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        149689     14.24%     83.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       175579     16.71%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    122977912     83.20%     83.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2088107      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16697      0.01%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14593832      9.87%     94.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8125726      5.50%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     147802274                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.740530                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1051021                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007111                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    380800455                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    243122439                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    143645173                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     148853295                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       500444                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7013531                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2114                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          869                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2463330                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           91                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8549966                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         612868                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        98662                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    183490545                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1256862                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18300303                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9697701                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23077                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         74478                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          869                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1273214                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1170624                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2443838                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    144967313                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13736855                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2834958                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21679118                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20306073                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7942263                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.707145                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             143683970                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            143645173                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         92292600                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        259179588                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.691575                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356095                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    100169802                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    123113061                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     60377736                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33392                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2113879                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     75319316                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.634548                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.155048                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     28894709     38.36%     38.36% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21705666     28.82%     67.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8005111     10.63%     77.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4578207      6.08%     83.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3819472      5.07%     88.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1860918      2.47%     91.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1880983      2.50%     93.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       799824      1.06%     94.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3774426      5.01%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     75319316                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    100169802                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     123113061                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18521138                       # Number of memory references committed
system.switch_cpus3.commit.loads             11286767                       # Number of loads committed
system.switch_cpus3.commit.membars              16696                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17657328                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        110969703                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2512037                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3774426                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           255035687                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          375535970                       # The number of ROB writes
system.switch_cpus3.timesIdled                  33551                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1048705                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          100169802                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            123113061                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    100169802                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.847740                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.847740                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.179606                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.179606                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       652369603                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      198393621                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      187752395                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33392                       # number of misc regfile writes
system.l2.replacements                          33570                       # number of replacements
system.l2.tagsinuse                      65535.976294                       # Cycle average of tags in use
system.l2.total_refs                          2658198                       # Total number of references to valid blocks.
system.l2.sampled_refs                          99106                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.821767                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          4522.430913                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.228150                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5040.115613                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     11.488987                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5807.697541                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     14.811378                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1894.000384                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     12.821822                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   3185.692365                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          15091.268866                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          11567.935976                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           6982.855459                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data          11394.628841                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.069007                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000141                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.076906                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000175                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.088618                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000226                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.028900                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000196                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.048610                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.230274                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.176513                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.inst             0.000015                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.106550                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.173868                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        85476                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        59133                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        29567                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        45598                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  219774                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            82573                       # number of Writeback hits
system.l2.Writeback_hits::total                 82573                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        85476                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        59133                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        29567                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        45598                       # number of demand (read+write) hits
system.l2.demand_hits::total                   219774                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        85476                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        59133                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        29567                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        45598                       # number of overall hits
system.l2.overall_hits::total                  219774                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        10149                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        12779                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         3929                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         6655                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 33565                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        10149                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        12779                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         3929                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         6660                       # number of demand (read+write) misses
system.l2.demand_misses::total                  33570                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        10149                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        12779                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         3929                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         6660                       # number of overall misses
system.l2.overall_misses::total                 33570                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       422266                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    554922466                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       664454                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    665379541                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       878291                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    220289637                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       539006                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    356388379                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1799484040                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       208280                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        208280                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       422266                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    554922466                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       664454                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    665379541                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       878291                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    220289637                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       539006                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    356596659                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1799692320                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       422266                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    554922466                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       664454                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    665379541                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       878291                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    220289637                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       539006                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    356596659                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1799692320                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95625                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        71912                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        33496                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        52253                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              253339                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        82573                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             82573                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 5                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95625                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        71912                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        33496                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        52258                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               253344                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95625                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        71912                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        33496                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        52258                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              253344                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.106133                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.177703                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.117298                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.127361                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.132490                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.106133                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.177703                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.117298                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.127445                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.132508                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.106133                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.177703                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.117298                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.127445                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.132508                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 42226.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 54677.551089                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 51111.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 52068.201033                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 51664.176471                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 56067.609315                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst        41462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 53551.972802                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53611.918367                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        41656                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        41656                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 42226.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 54677.551089                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 51111.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 52068.201033                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 51664.176471                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 56067.609315                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst        41462                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 53543.041892                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53610.137623                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 42226.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 54677.551089                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 51111.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 52068.201033                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 51664.176471                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 56067.609315                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst        41462                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 53543.041892                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53610.137623                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                16836                       # number of writebacks
system.l2.writebacks::total                     16836                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        10149                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        12779                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         3929                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         6655                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            33565                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        10149                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        12779                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         3929                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         6660                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             33570                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        10149                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        12779                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         3929                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         6660                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            33570                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       364525                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    496372927                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       591140                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    591350142                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       782100                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    197572213                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       464456                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    317666736                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1605164239                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       179661                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       179661                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       364525                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    496372927                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       591140                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    591350142                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       782100                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    197572213                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       464456                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    317846397                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1605343900                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       364525                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    496372927                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       591140                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    591350142                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       782100                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    197572213                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       464456                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    317846397                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1605343900                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.106133                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.177703                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.117298                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.127361                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.132490                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.106133                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.177703                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.117298                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.127445                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.132508                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.106133                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.177703                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.117298                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.127445                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.132508                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 36452.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 48908.555227                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 45472.307692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 46275.150012                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 46005.882353                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 50285.623059                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 35727.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 47733.544102                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47822.560375                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 35932.200000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 35932.200000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 36452.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 48908.555227                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 45472.307692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 46275.150012                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 46005.882353                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 50285.623059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 35727.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 47724.684234                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47820.789395                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 36452.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 48908.555227                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 45472.307692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 46275.150012                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 46005.882353                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 50285.623059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 35727.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 47724.684234                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47820.789395                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997538                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015663317                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846660.576364                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997538                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15655656                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15655656                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15655656                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15655656                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15655656                       # number of overall hits
system.cpu0.icache.overall_hits::total       15655656                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       503575                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       503575                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       503575                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       503575                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       503575                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       503575                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15655667                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15655667                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15655667                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15655667                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15655667                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15655667                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 45779.545455                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 45779.545455                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 45779.545455                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 45779.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 45779.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 45779.545455                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       432266                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       432266                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       432266                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       432266                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       432266                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       432266                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 43226.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 43226.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 43226.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 43226.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 43226.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 43226.600000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95625                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191885342                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95881                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2001.286407                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.486072                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.513928                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915961                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084039                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11621074                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11621074                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709460                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709460                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16964                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16964                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19330534                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19330534                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19330534                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19330534                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       356936                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       356936                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           65                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           65                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       357001                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        357001                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       357001                       # number of overall misses
system.cpu0.dcache.overall_misses::total       357001                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   9855261150                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   9855261150                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2444053                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2444053                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   9857705203                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   9857705203                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   9857705203                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   9857705203                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11978010                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11978010                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16964                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16964                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19687535                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19687535                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19687535                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19687535                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029799                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029799                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018133                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018133                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018133                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018133                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 27610.723351                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27610.723351                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 37600.815385                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 37600.815385                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 27612.542270                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27612.542270                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 27612.542270                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27612.542270                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        24191                       # number of writebacks
system.cpu0.dcache.writebacks::total            24191                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       261311                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       261311                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           65                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           65                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       261376                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       261376                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       261376                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       261376                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95625                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95625                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95625                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95625                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95625                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95625                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1463049189                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1463049189                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1463049189                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1463049189                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1463049189                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1463049189                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007983                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007983                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004857                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004857                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004857                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004857                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 15299.860800                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15299.860800                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 15299.860800                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15299.860800                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 15299.860800                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15299.860800                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.997098                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020204794                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056864.504032                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997098                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15124039                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15124039                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15124039                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15124039                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15124039                       # number of overall hits
system.cpu1.icache.overall_hits::total       15124039                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       891280                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       891280                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       891280                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       891280                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       891280                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       891280                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15124055                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15124055                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15124055                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15124055                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15124055                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15124055                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst        55705                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total        55705                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst        55705                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total        55705                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst        55705                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total        55705                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       680689                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       680689                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       680689                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       680689                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       680689                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       680689                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 52360.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 52360.692308                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 52360.692308                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 52360.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 52360.692308                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 52360.692308                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 71912                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               181149517                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 72168                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2510.108594                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.710297                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.289703                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901212                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098788                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10459052                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10459052                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6918726                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6918726                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21819                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21819                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16360                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16360                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17377778                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17377778                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17377778                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17377778                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       153809                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       153809                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       153809                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        153809                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       153809                       # number of overall misses
system.cpu1.dcache.overall_misses::total       153809                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4628360153                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4628360153                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4628360153                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4628360153                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4628360153                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4628360153                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10612861                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10612861                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6918726                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6918726                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21819                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21819                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16360                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16360                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17531587                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17531587                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17531587                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17531587                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014493                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014493                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008773                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008773                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008773                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008773                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 30091.608118                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 30091.608118                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 30091.608118                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 30091.608118                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 30091.608118                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 30091.608118                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        22979                       # number of writebacks
system.cpu1.dcache.writebacks::total            22979                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        81897                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        81897                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        81897                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        81897                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        81897                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        81897                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        71912                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        71912                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        71912                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        71912                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        71912                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        71912                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1242204317                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1242204317                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1242204317                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1242204317                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1242204317                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1242204317                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006776                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006776                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004102                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004102                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004102                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004102                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 17273.950342                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17273.950342                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 17273.950342                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17273.950342                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 17273.950342                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17273.950342                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.010101                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1022505649                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2208435.526998                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    16.010101                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025657                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740401                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16155084                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16155084                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16155084                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16155084                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16155084                       # number of overall hits
system.cpu2.icache.overall_hits::total       16155084                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1104125                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1104125                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1104125                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1104125                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1104125                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1104125                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16155103                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16155103                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16155103                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16155103                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16155103                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16155103                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 58111.842105                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 58111.842105                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 58111.842105                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 58111.842105                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 58111.842105                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 58111.842105                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       949972                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       949972                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       949972                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       949972                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       949972                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       949972                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 55880.705882                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 55880.705882                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 55880.705882                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 55880.705882                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 55880.705882                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 55880.705882                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33496                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164875214                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33752                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4884.902050                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.007703                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.992297                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902374                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097626                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10520717                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10520717                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7179080                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7179080                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17373                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17373                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17342                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17342                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17699797                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17699797                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17699797                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17699797                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        69192                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        69192                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        69192                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         69192                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        69192                       # number of overall misses
system.cpu2.dcache.overall_misses::total        69192                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1840647040                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1840647040                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1840647040                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1840647040                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1840647040                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1840647040                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10589909                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10589909                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7179080                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7179080                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17373                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17373                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17342                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17342                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17768989                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17768989                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17768989                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17768989                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006534                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006534                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003894                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003894                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003894                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003894                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 26602.021043                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 26602.021043                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 26602.021043                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 26602.021043                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 26602.021043                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 26602.021043                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10111                       # number of writebacks
system.cpu2.dcache.writebacks::total            10111                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        35696                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        35696                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        35696                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        35696                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        35696                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        35696                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33496                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33496                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33496                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33496                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33496                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33496                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    508400381                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    508400381                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    508400381                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    508400381                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    508400381                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    508400381                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003163                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003163                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001885                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001885                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001885                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001885                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 15177.943068                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 15177.943068                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 15177.943068                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 15177.943068                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 15177.943068                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 15177.943068                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996881                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1020039277                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2056530.800403                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996881                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020828                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16815856                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16815856                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16815856                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16815856                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16815856                       # number of overall hits
system.cpu3.icache.overall_hits::total       16815856                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       734061                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       734061                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       734061                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       734061                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       734061                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       734061                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16815872                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16815872                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16815872                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16815872                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16815872                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16815872                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 45878.812500                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 45878.812500                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 45878.812500                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 45878.812500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 45878.812500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 45878.812500                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       570884                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       570884                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       570884                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       570884                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       570884                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       570884                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 43914.153846                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 43914.153846                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 43914.153846                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 43914.153846                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 43914.153846                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 43914.153846                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 52258                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               174151384                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 52514                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3316.284876                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.220288                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.779712                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911017                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088983                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10450902                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10450902                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7196980                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7196980                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17645                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17645                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16696                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16696                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17647882                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17647882                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17647882                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17647882                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       134445                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       134445                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2991                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2991                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       137436                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        137436                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       137436                       # number of overall misses
system.cpu3.dcache.overall_misses::total       137436                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   4181280083                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   4181280083                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    174855022                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    174855022                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4356135105                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4356135105                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4356135105                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4356135105                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10585347                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10585347                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7199971                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7199971                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17645                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17645                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16696                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16696                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17785318                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17785318                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17785318                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17785318                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012701                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012701                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000415                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000415                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007727                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007727                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007727                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007727                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 31100.301856                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 31100.301856                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 58460.388499                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 58460.388499                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 31695.735506                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 31695.735506                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 31695.735506                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 31695.735506                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       354096                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 35409.600000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        25292                       # number of writebacks
system.cpu3.dcache.writebacks::total            25292                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        82192                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        82192                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2986                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2986                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        85178                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        85178                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        85178                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        85178                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        52253                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        52253                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        52258                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        52258                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        52258                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        52258                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    809126417                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    809126417                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       220950                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       220950                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    809347367                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    809347367                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    809347367                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    809347367                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004936                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004936                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002938                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002938                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002938                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002938                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 15484.783974                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 15484.783974                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        44190                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        44190                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 15487.530464                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 15487.530464                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 15487.530464                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 15487.530464                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
