// ==============================================================
// Generated by Vitis HLS v2024.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module bnn_dense_layer_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_0_val,
        input_1_val,
        output_0,
        output_0_ap_vld,
        output_1,
        output_1_ap_vld,
        output_2,
        output_2_ap_vld,
        output_3,
        output_3_ap_vld,
        output_4,
        output_4_ap_vld,
        output_5,
        output_5_ap_vld,
        output_6,
        output_6_ap_vld,
        output_7,
        output_7_ap_vld,
        output_8,
        output_8_ap_vld,
        output_9,
        output_9_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] input_0_val;
input  [31:0] input_1_val;
output  [7:0] output_0;
output   output_0_ap_vld;
output  [7:0] output_1;
output   output_1_ap_vld;
output  [7:0] output_2;
output   output_2_ap_vld;
output  [7:0] output_3;
output   output_3_ap_vld;
output  [7:0] output_4;
output   output_4_ap_vld;
output  [7:0] output_5;
output   output_5_ap_vld;
output  [7:0] output_6;
output   output_6_ap_vld;
output  [7:0] output_7;
output   output_7_ap_vld;
output  [7:0] output_8;
output   output_8_ap_vld;
output  [7:0] output_9;
output   output_9_ap_vld;

reg ap_idle;
reg output_0_ap_vld;
reg output_1_ap_vld;
reg output_2_ap_vld;
reg output_3_ap_vld;
reg output_4_ap_vld;
reg output_5_ap_vld;
reg output_6_ap_vld;
reg output_7_ap_vld;
reg output_8_ap_vld;
reg output_9_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln37_fu_389_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [4:0] golden_w3_address0;
wire   [31:0] golden_w3_q0;
wire   [4:0] golden_w3_address1;
wire   [31:0] golden_w3_q1;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] trunc_ln18_fu_373_p1;
reg   [0:0] trunc_ln18_reg_4085;
wire   [0:0] trunc_ln18_1_fu_377_p1;
reg   [0:0] trunc_ln18_1_reg_4091;
reg   [3:0] n_1_reg_4097;
reg   [3:0] n_1_reg_4097_pp0_iter1_reg;
wire   [3:0] add_ln64_6_fu_3366_p2;
reg   [3:0] add_ln64_6_reg_4115;
wire   [3:0] add_ln64_13_fu_3432_p2;
reg   [3:0] add_ln64_13_reg_4120;
wire   [3:0] add_ln64_21_fu_3498_p2;
reg   [3:0] add_ln64_21_reg_4125;
wire   [3:0] add_ln64_28_fu_3564_p2;
reg   [3:0] add_ln64_28_reg_4130;
wire   [3:0] add_ln64_37_fu_3630_p2;
reg   [3:0] add_ln64_37_reg_4135;
wire   [3:0] add_ln64_44_fu_3696_p2;
reg   [3:0] add_ln64_44_reg_4140;
wire   [3:0] add_ln64_52_fu_3762_p2;
reg   [3:0] add_ln64_52_reg_4145;
wire   [3:0] add_ln64_59_fu_3828_p2;
reg   [3:0] add_ln64_59_reg_4150;
wire   [63:0] zext_ln47_fu_409_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln47_1_fu_422_p1;
reg   [3:0] n_fu_262;
wire   [3:0] add_ln37_fu_395_p2;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_n_1;
wire   [7:0] add_ln64_63_fu_3932_p2;
wire    ap_block_pp0_stage0_01001;
reg    golden_w3_ce1_local;
reg    golden_w3_ce0_local;
wire   [4:0] tmp_fu_401_p3;
wire   [4:0] or_ln_fu_414_p3;
wire   [0:0] bit_sel2_fu_436_p3;
wire   [0:0] xor_ln18_31_fu_443_p2;
wire   [30:0] trunc_ln18_3_fu_449_p1;
wire   [0:0] bit_sel3_fu_460_p3;
wire   [0:0] xor_ln18_fu_467_p2;
wire   [0:0] bit_sel5_fu_484_p3;
wire   [0:0] xor_ln18_62_fu_491_p2;
wire   [1:0] trunc_ln18_5_fu_497_p1;
wire   [0:0] bit_sel6_fu_512_p3;
wire   [0:0] xor_ln18_63_fu_519_p2;
wire   [2:0] trunc_ln18_7_fu_525_p1;
wire   [0:0] bit_sel8_fu_540_p3;
wire   [0:0] xor_ln18_64_fu_547_p2;
wire   [3:0] trunc_ln18_9_fu_553_p1;
wire   [0:0] bit_sel9_fu_568_p3;
wire   [0:0] xor_ln18_65_fu_575_p2;
wire   [4:0] trunc_ln18_11_fu_581_p1;
wire   [0:0] bit_sel11_fu_596_p3;
wire   [0:0] xor_ln18_66_fu_603_p2;
wire   [5:0] trunc_ln18_13_fu_609_p1;
wire   [0:0] bit_sel12_fu_624_p3;
wire   [0:0] xor_ln18_67_fu_631_p2;
wire   [6:0] trunc_ln18_15_fu_637_p1;
wire   [0:0] bit_sel14_fu_652_p3;
wire   [0:0] xor_ln18_68_fu_659_p2;
wire   [7:0] trunc_ln18_17_fu_665_p1;
wire   [0:0] bit_sel15_fu_680_p3;
wire   [0:0] xor_ln18_69_fu_687_p2;
wire   [8:0] trunc_ln18_19_fu_693_p1;
wire   [0:0] bit_sel17_fu_708_p3;
wire   [0:0] xor_ln18_70_fu_715_p2;
wire   [9:0] trunc_ln18_21_fu_721_p1;
wire   [0:0] bit_sel18_fu_736_p3;
wire   [0:0] xor_ln18_71_fu_743_p2;
wire   [10:0] trunc_ln18_23_fu_749_p1;
wire   [0:0] bit_sel20_fu_764_p3;
wire   [0:0] xor_ln18_72_fu_771_p2;
wire   [11:0] trunc_ln18_25_fu_777_p1;
wire   [0:0] bit_sel21_fu_792_p3;
wire   [0:0] xor_ln18_73_fu_799_p2;
wire   [12:0] trunc_ln18_27_fu_805_p1;
wire   [0:0] bit_sel23_fu_820_p3;
wire   [0:0] xor_ln18_74_fu_827_p2;
wire   [13:0] trunc_ln18_29_fu_833_p1;
wire   [0:0] bit_sel24_fu_848_p3;
wire   [0:0] xor_ln18_75_fu_855_p2;
wire   [14:0] trunc_ln18_31_fu_861_p1;
wire   [0:0] bit_sel26_fu_876_p3;
wire   [0:0] xor_ln18_76_fu_883_p2;
wire   [15:0] trunc_ln18_33_fu_889_p1;
wire   [0:0] bit_sel27_fu_904_p3;
wire   [0:0] xor_ln18_77_fu_911_p2;
wire   [16:0] trunc_ln18_35_fu_917_p1;
wire   [0:0] bit_sel29_fu_932_p3;
wire   [0:0] xor_ln18_78_fu_939_p2;
wire   [17:0] trunc_ln18_37_fu_945_p1;
wire   [0:0] bit_sel30_fu_960_p3;
wire   [0:0] xor_ln18_79_fu_967_p2;
wire   [18:0] trunc_ln18_39_fu_973_p1;
wire   [0:0] bit_sel32_fu_988_p3;
wire   [0:0] xor_ln18_80_fu_995_p2;
wire   [19:0] trunc_ln18_41_fu_1001_p1;
wire   [0:0] bit_sel33_fu_1016_p3;
wire   [0:0] xor_ln18_81_fu_1023_p2;
wire   [20:0] trunc_ln18_43_fu_1029_p1;
wire   [0:0] bit_sel35_fu_1044_p3;
wire   [0:0] xor_ln18_82_fu_1051_p2;
wire   [21:0] trunc_ln18_45_fu_1057_p1;
wire   [0:0] bit_sel36_fu_1072_p3;
wire   [0:0] xor_ln18_83_fu_1079_p2;
wire   [22:0] trunc_ln18_47_fu_1085_p1;
wire   [0:0] bit_sel38_fu_1100_p3;
wire   [0:0] xor_ln18_84_fu_1107_p2;
wire   [23:0] trunc_ln18_49_fu_1113_p1;
wire   [0:0] bit_sel39_fu_1128_p3;
wire   [0:0] xor_ln18_85_fu_1135_p2;
wire   [24:0] trunc_ln18_51_fu_1141_p1;
wire   [0:0] bit_sel41_fu_1156_p3;
wire   [0:0] xor_ln18_86_fu_1163_p2;
wire   [25:0] trunc_ln18_53_fu_1169_p1;
wire   [0:0] bit_sel42_fu_1184_p3;
wire   [0:0] xor_ln18_87_fu_1191_p2;
wire   [26:0] trunc_ln18_55_fu_1197_p1;
wire   [0:0] bit_sel44_fu_1212_p3;
wire   [0:0] xor_ln18_88_fu_1219_p2;
wire   [27:0] trunc_ln18_57_fu_1225_p1;
wire   [0:0] bit_sel45_fu_1240_p3;
wire   [0:0] xor_ln18_89_fu_1247_p2;
wire   [28:0] trunc_ln18_59_fu_1253_p1;
wire   [0:0] bit_sel47_fu_1268_p3;
wire   [0:0] xor_ln18_90_fu_1275_p2;
wire   [29:0] trunc_ln18_61_fu_1281_p1;
wire   [31:0] xor_ln_fu_452_p3;
wire   [30:0] trunc_ln18_62_fu_1292_p1;
wire   [30:0] xor_ln18_29_fu_1284_p3;
wire   [29:0] trunc_ln18_60_fu_1264_p1;
wire   [29:0] xor_ln18_28_fu_1256_p3;
wire   [28:0] trunc_ln18_58_fu_1236_p1;
wire   [28:0] xor_ln18_27_fu_1228_p3;
wire   [27:0] trunc_ln18_56_fu_1208_p1;
wire   [27:0] xor_ln18_26_fu_1200_p3;
wire   [26:0] trunc_ln18_54_fu_1180_p1;
wire   [26:0] xor_ln18_25_fu_1172_p3;
wire   [25:0] trunc_ln18_52_fu_1152_p1;
wire   [25:0] xor_ln18_24_fu_1144_p3;
wire   [24:0] trunc_ln18_50_fu_1124_p1;
wire   [24:0] xor_ln18_23_fu_1116_p3;
wire   [23:0] trunc_ln18_48_fu_1096_p1;
wire   [23:0] xor_ln18_22_fu_1088_p3;
wire   [22:0] trunc_ln18_46_fu_1068_p1;
wire   [22:0] xor_ln18_21_fu_1060_p3;
wire   [21:0] trunc_ln18_44_fu_1040_p1;
wire   [21:0] xor_ln18_20_fu_1032_p3;
wire   [20:0] trunc_ln18_42_fu_1012_p1;
wire   [20:0] xor_ln18_19_fu_1004_p3;
wire   [19:0] trunc_ln18_40_fu_984_p1;
wire   [19:0] xor_ln18_18_fu_976_p3;
wire   [18:0] trunc_ln18_38_fu_956_p1;
wire   [18:0] xor_ln18_17_fu_948_p3;
wire   [17:0] trunc_ln18_36_fu_928_p1;
wire   [17:0] xor_ln18_16_fu_920_p3;
wire   [16:0] trunc_ln18_34_fu_900_p1;
wire   [16:0] xor_ln18_15_fu_892_p3;
wire   [15:0] trunc_ln18_32_fu_872_p1;
wire   [15:0] xor_ln18_14_fu_864_p3;
wire   [14:0] trunc_ln18_30_fu_844_p1;
wire   [14:0] xor_ln18_13_fu_836_p3;
wire   [13:0] trunc_ln18_28_fu_816_p1;
wire   [13:0] xor_ln18_12_fu_808_p3;
wire   [12:0] trunc_ln18_26_fu_788_p1;
wire   [12:0] xor_ln18_11_fu_780_p3;
wire   [11:0] trunc_ln18_24_fu_760_p1;
wire   [11:0] xor_ln18_10_fu_752_p3;
wire   [10:0] trunc_ln18_22_fu_732_p1;
wire   [10:0] xor_ln18_s_fu_724_p3;
wire   [9:0] trunc_ln18_20_fu_704_p1;
wire   [9:0] xor_ln18_9_fu_696_p3;
wire   [8:0] trunc_ln18_18_fu_676_p1;
wire   [8:0] xor_ln18_8_fu_668_p3;
wire   [7:0] trunc_ln18_16_fu_648_p1;
wire   [7:0] xor_ln18_7_fu_640_p3;
wire   [6:0] trunc_ln18_14_fu_620_p1;
wire   [6:0] xor_ln18_6_fu_612_p3;
wire   [5:0] trunc_ln18_12_fu_592_p1;
wire   [5:0] xor_ln18_5_fu_584_p3;
wire   [4:0] trunc_ln18_10_fu_564_p1;
wire   [4:0] xor_ln18_4_fu_556_p3;
wire   [3:0] trunc_ln18_8_fu_536_p1;
wire   [3:0] xor_ln18_3_fu_528_p3;
wire   [2:0] trunc_ln18_6_fu_508_p1;
wire   [2:0] xor_ln18_2_fu_500_p3;
wire   [1:0] trunc_ln18_4_fu_480_p1;
wire   [1:0] xor_ln18_1_fu_473_p3;
wire   [0:0] bit_sel48_fu_1486_p3;
wire   [0:0] xor_ln18_92_fu_1493_p2;
wire   [30:0] trunc_ln18_64_fu_1499_p1;
wire   [0:0] bit_sel50_fu_1510_p3;
wire   [0:0] xor_ln18_93_fu_1517_p2;
wire   [0:0] bit_sel51_fu_1534_p3;
wire   [0:0] xor_ln18_94_fu_1541_p2;
wire   [1:0] trunc_ln18_66_fu_1547_p1;
wire   [0:0] bit_sel53_fu_1562_p3;
wire   [0:0] xor_ln18_95_fu_1569_p2;
wire   [2:0] trunc_ln18_68_fu_1575_p1;
wire   [0:0] bit_sel54_fu_1590_p3;
wire   [0:0] xor_ln18_96_fu_1597_p2;
wire   [3:0] trunc_ln18_70_fu_1603_p1;
wire   [0:0] bit_sel56_fu_1618_p3;
wire   [0:0] xor_ln18_97_fu_1625_p2;
wire   [4:0] trunc_ln18_72_fu_1631_p1;
wire   [0:0] bit_sel57_fu_1646_p3;
wire   [0:0] xor_ln18_98_fu_1653_p2;
wire   [5:0] trunc_ln18_74_fu_1659_p1;
wire   [0:0] bit_sel59_fu_1674_p3;
wire   [0:0] xor_ln18_99_fu_1681_p2;
wire   [6:0] trunc_ln18_76_fu_1687_p1;
wire   [0:0] bit_sel60_fu_1702_p3;
wire   [0:0] xor_ln18_100_fu_1709_p2;
wire   [7:0] trunc_ln18_78_fu_1715_p1;
wire   [0:0] bit_sel61_fu_1730_p3;
wire   [0:0] xor_ln18_101_fu_1737_p2;
wire   [8:0] trunc_ln18_80_fu_1743_p1;
wire   [0:0] bit_sel58_fu_1758_p3;
wire   [0:0] xor_ln18_102_fu_1765_p2;
wire   [9:0] trunc_ln18_82_fu_1771_p1;
wire   [0:0] bit_sel55_fu_1786_p3;
wire   [0:0] xor_ln18_103_fu_1793_p2;
wire   [10:0] trunc_ln18_84_fu_1799_p1;
wire   [0:0] bit_sel52_fu_1814_p3;
wire   [0:0] xor_ln18_104_fu_1821_p2;
wire   [11:0] trunc_ln18_86_fu_1827_p1;
wire   [0:0] bit_sel49_fu_1842_p3;
wire   [0:0] xor_ln18_105_fu_1849_p2;
wire   [12:0] trunc_ln18_88_fu_1855_p1;
wire   [0:0] bit_sel46_fu_1870_p3;
wire   [0:0] xor_ln18_106_fu_1877_p2;
wire   [13:0] trunc_ln18_90_fu_1883_p1;
wire   [0:0] bit_sel43_fu_1898_p3;
wire   [0:0] xor_ln18_107_fu_1905_p2;
wire   [14:0] trunc_ln18_92_fu_1911_p1;
wire   [0:0] bit_sel40_fu_1926_p3;
wire   [0:0] xor_ln18_108_fu_1933_p2;
wire   [15:0] trunc_ln18_94_fu_1939_p1;
wire   [0:0] bit_sel37_fu_1954_p3;
wire   [0:0] xor_ln18_109_fu_1961_p2;
wire   [16:0] trunc_ln18_96_fu_1967_p1;
wire   [0:0] bit_sel34_fu_1982_p3;
wire   [0:0] xor_ln18_110_fu_1989_p2;
wire   [17:0] trunc_ln18_98_fu_1995_p1;
wire   [0:0] bit_sel31_fu_2010_p3;
wire   [0:0] xor_ln18_111_fu_2017_p2;
wire   [18:0] trunc_ln18_100_fu_2023_p1;
wire   [0:0] bit_sel28_fu_2038_p3;
wire   [0:0] xor_ln18_112_fu_2045_p2;
wire   [19:0] trunc_ln18_102_fu_2051_p1;
wire   [0:0] bit_sel25_fu_2066_p3;
wire   [0:0] xor_ln18_113_fu_2073_p2;
wire   [20:0] trunc_ln18_104_fu_2079_p1;
wire   [0:0] bit_sel22_fu_2094_p3;
wire   [0:0] xor_ln18_114_fu_2101_p2;
wire   [21:0] trunc_ln18_106_fu_2107_p1;
wire   [0:0] bit_sel19_fu_2122_p3;
wire   [0:0] xor_ln18_115_fu_2129_p2;
wire   [22:0] trunc_ln18_108_fu_2135_p1;
wire   [0:0] bit_sel16_fu_2150_p3;
wire   [0:0] xor_ln18_116_fu_2157_p2;
wire   [23:0] trunc_ln18_110_fu_2163_p1;
wire   [0:0] bit_sel13_fu_2178_p3;
wire   [0:0] xor_ln18_117_fu_2185_p2;
wire   [24:0] trunc_ln18_112_fu_2191_p1;
wire   [0:0] bit_sel10_fu_2206_p3;
wire   [0:0] xor_ln18_118_fu_2213_p2;
wire   [25:0] trunc_ln18_114_fu_2219_p1;
wire   [0:0] bit_sel7_fu_2234_p3;
wire   [0:0] xor_ln18_119_fu_2241_p2;
wire   [26:0] trunc_ln18_116_fu_2247_p1;
wire   [0:0] bit_sel4_fu_2262_p3;
wire   [0:0] xor_ln18_120_fu_2269_p2;
wire   [27:0] trunc_ln18_118_fu_2275_p1;
wire   [0:0] bit_sel1_fu_2290_p3;
wire   [0:0] xor_ln18_121_fu_2297_p2;
wire   [28:0] trunc_ln18_120_fu_2303_p1;
wire   [0:0] bit_sel_fu_2318_p3;
wire   [0:0] xor_ln18_122_fu_2325_p2;
wire   [29:0] trunc_ln18_122_fu_2331_p1;
wire   [31:0] xor_ln18_30_fu_1502_p3;
wire   [30:0] trunc_ln18_123_fu_2342_p1;
wire   [30:0] xor_ln18_61_fu_2334_p3;
wire   [29:0] trunc_ln18_121_fu_2314_p1;
wire   [29:0] xor_ln18_60_fu_2306_p3;
wire   [28:0] trunc_ln18_119_fu_2286_p1;
wire   [28:0] xor_ln18_59_fu_2278_p3;
wire   [27:0] trunc_ln18_117_fu_2258_p1;
wire   [27:0] xor_ln18_58_fu_2250_p3;
wire   [26:0] trunc_ln18_115_fu_2230_p1;
wire   [26:0] xor_ln18_57_fu_2222_p3;
wire   [25:0] trunc_ln18_113_fu_2202_p1;
wire   [25:0] xor_ln18_56_fu_2194_p3;
wire   [24:0] trunc_ln18_111_fu_2174_p1;
wire   [24:0] xor_ln18_55_fu_2166_p3;
wire   [23:0] trunc_ln18_109_fu_2146_p1;
wire   [23:0] xor_ln18_54_fu_2138_p3;
wire   [22:0] trunc_ln18_107_fu_2118_p1;
wire   [22:0] xor_ln18_53_fu_2110_p3;
wire   [21:0] trunc_ln18_105_fu_2090_p1;
wire   [21:0] xor_ln18_52_fu_2082_p3;
wire   [20:0] trunc_ln18_103_fu_2062_p1;
wire   [20:0] xor_ln18_51_fu_2054_p3;
wire   [19:0] trunc_ln18_101_fu_2034_p1;
wire   [19:0] xor_ln18_50_fu_2026_p3;
wire   [18:0] trunc_ln18_99_fu_2006_p1;
wire   [18:0] xor_ln18_49_fu_1998_p3;
wire   [17:0] trunc_ln18_97_fu_1978_p1;
wire   [17:0] xor_ln18_48_fu_1970_p3;
wire   [16:0] trunc_ln18_95_fu_1950_p1;
wire   [16:0] xor_ln18_47_fu_1942_p3;
wire   [15:0] trunc_ln18_93_fu_1922_p1;
wire   [15:0] xor_ln18_46_fu_1914_p3;
wire   [14:0] trunc_ln18_91_fu_1894_p1;
wire   [14:0] xor_ln18_45_fu_1886_p3;
wire   [13:0] trunc_ln18_89_fu_1866_p1;
wire   [13:0] xor_ln18_44_fu_1858_p3;
wire   [12:0] trunc_ln18_87_fu_1838_p1;
wire   [12:0] xor_ln18_43_fu_1830_p3;
wire   [11:0] trunc_ln18_85_fu_1810_p1;
wire   [11:0] xor_ln18_42_fu_1802_p3;
wire   [10:0] trunc_ln18_83_fu_1782_p1;
wire   [10:0] xor_ln18_41_fu_1774_p3;
wire   [9:0] trunc_ln18_81_fu_1754_p1;
wire   [9:0] xor_ln18_40_fu_1746_p3;
wire   [8:0] trunc_ln18_79_fu_1726_p1;
wire   [8:0] xor_ln18_39_fu_1718_p3;
wire   [7:0] trunc_ln18_77_fu_1698_p1;
wire   [7:0] xor_ln18_38_fu_1690_p3;
wire   [6:0] trunc_ln18_75_fu_1670_p1;
wire   [6:0] xor_ln18_37_fu_1662_p3;
wire   [5:0] trunc_ln18_73_fu_1642_p1;
wire   [5:0] xor_ln18_36_fu_1634_p3;
wire   [4:0] trunc_ln18_71_fu_1614_p1;
wire   [4:0] xor_ln18_35_fu_1606_p3;
wire   [3:0] trunc_ln18_69_fu_1586_p1;
wire   [3:0] xor_ln18_34_fu_1578_p3;
wire   [2:0] trunc_ln18_67_fu_1558_p1;
wire   [2:0] xor_ln18_33_fu_1550_p3;
wire   [1:0] trunc_ln18_65_fu_1530_p1;
wire   [1:0] xor_ln18_32_fu_1523_p3;
wire   [0:0] trunc_ln18_2_fu_432_p1;
wire   [0:0] xor_ln64_2_fu_2532_p2;
wire   [1:0] xor_ln47_29_fu_1476_p2;
wire   [30:0] xor_ln47_fu_1302_p2;
wire   [22:0] xor_ln47_8_fu_1350_p2;
wire   [5:0] xor_ln47_25_fu_1452_p2;
wire   [29:0] xor_ln47_1_fu_1308_p2;
wire   [9:0] xor_ln47_21_fu_1428_p2;
wire   [20:0] xor_ln47_10_fu_1362_p2;
wire   [24:0] xor_ln47_6_fu_1338_p2;
wire   [28:0] xor_ln47_2_fu_1314_p2;
wire   [8:0] xor_ln47_22_fu_1434_p2;
wire   [12:0] xor_ln47_18_fu_1410_p2;
wire   [10:0] xor_ln47_20_fu_1422_p2;
wire   [7:0] xor_ln47_23_fu_1440_p2;
wire   [27:0] xor_ln47_3_fu_1320_p2;
wire   [4:0] xor_ln47_26_fu_1458_p2;
wire   [6:0] xor_ln47_24_fu_1446_p2;
wire   [17:0] xor_ln47_13_fu_1380_p2;
wire   [21:0] xor_ln47_9_fu_1356_p2;
wire   [23:0] xor_ln47_7_fu_1344_p2;
wire   [26:0] xor_ln47_4_fu_1326_p2;
wire   [16:0] xor_ln47_14_fu_1386_p2;
wire   [18:0] xor_ln47_12_fu_1374_p2;
wire   [15:0] xor_ln47_15_fu_1392_p2;
wire   [11:0] xor_ln47_19_fu_1416_p2;
wire   [14:0] xor_ln47_16_fu_1398_p2;
wire   [19:0] xor_ln47_11_fu_1368_p2;
wire   [25:0] xor_ln47_5_fu_1332_p2;
wire   [3:0] xor_ln47_27_fu_1464_p2;
wire   [2:0] xor_ln47_28_fu_1470_p2;
wire   [13:0] xor_ln47_17_fu_1404_p2;
wire   [0:0] trunc_ln18_63_fu_1482_p1;
wire   [0:0] xor_ln64_3_fu_2783_p2;
wire   [1:0] xor_ln47_59_fu_2526_p2;
wire   [30:0] xor_ln47_30_fu_2352_p2;
wire   [22:0] xor_ln47_38_fu_2400_p2;
wire   [5:0] xor_ln47_55_fu_2502_p2;
wire   [29:0] xor_ln47_31_fu_2358_p2;
wire   [9:0] xor_ln47_51_fu_2478_p2;
wire   [20:0] xor_ln47_40_fu_2412_p2;
wire   [24:0] xor_ln47_36_fu_2388_p2;
wire   [28:0] xor_ln47_32_fu_2364_p2;
wire   [8:0] xor_ln47_52_fu_2484_p2;
wire   [12:0] xor_ln47_48_fu_2460_p2;
wire   [10:0] xor_ln47_50_fu_2472_p2;
wire   [7:0] xor_ln47_53_fu_2490_p2;
wire   [27:0] xor_ln47_33_fu_2370_p2;
wire   [4:0] xor_ln47_56_fu_2508_p2;
wire   [6:0] xor_ln47_54_fu_2496_p2;
wire   [17:0] xor_ln47_43_fu_2430_p2;
wire   [21:0] xor_ln47_39_fu_2406_p2;
wire   [23:0] xor_ln47_37_fu_2394_p2;
wire   [26:0] xor_ln47_34_fu_2376_p2;
wire   [16:0] xor_ln47_44_fu_2436_p2;
wire   [18:0] xor_ln47_42_fu_2424_p2;
wire   [15:0] xor_ln47_45_fu_2442_p2;
wire   [11:0] xor_ln47_49_fu_2466_p2;
wire   [14:0] xor_ln47_46_fu_2448_p2;
wire   [19:0] xor_ln47_41_fu_2418_p2;
wire   [25:0] xor_ln47_35_fu_2382_p2;
wire   [3:0] xor_ln47_57_fu_2514_p2;
wire   [2:0] xor_ln47_58_fu_2520_p2;
wire   [13:0] xor_ln47_47_fu_2454_p2;
wire   [0:0] xor_ln64_fu_2538_p2;
wire   [31:0] xnor_result_fu_1296_p2;
wire   [0:0] tmp_62_fu_3038_p3;
wire   [0:0] tmp_2_fu_2543_p3;
wire   [0:0] tmp_4_fu_2559_p3;
wire   [0:0] tmp_3_fu_2551_p3;
wire   [0:0] tmp_6_fu_2575_p3;
wire   [0:0] tmp_5_fu_2567_p3;
wire   [0:0] tmp_8_fu_2591_p3;
wire   [0:0] tmp_7_fu_2583_p3;
wire   [0:0] tmp_10_fu_2607_p3;
wire   [0:0] tmp_9_fu_2599_p3;
wire   [0:0] tmp_12_fu_2623_p3;
wire   [0:0] tmp_11_fu_2615_p3;
wire   [0:0] tmp_14_fu_2639_p3;
wire   [0:0] tmp_13_fu_2631_p3;
wire   [0:0] tmp_16_fu_2655_p3;
wire   [0:0] tmp_15_fu_2647_p3;
wire   [0:0] tmp_18_fu_2671_p3;
wire   [0:0] tmp_17_fu_2663_p3;
wire   [0:0] tmp_20_fu_2687_p3;
wire   [0:0] tmp_19_fu_2679_p3;
wire   [0:0] tmp_22_fu_2703_p3;
wire   [0:0] tmp_21_fu_2695_p3;
wire   [0:0] tmp_24_fu_2719_p3;
wire   [0:0] tmp_23_fu_2711_p3;
wire   [0:0] tmp_26_fu_2735_p3;
wire   [0:0] tmp_25_fu_2727_p3;
wire   [0:0] tmp_28_fu_2751_p3;
wire   [0:0] tmp_27_fu_2743_p3;
wire   [0:0] tmp_30_fu_2767_p3;
wire   [0:0] tmp_29_fu_2759_p3;
wire   [0:0] tmp_31_fu_2775_p3;
wire   [0:0] xor_ln64_1_fu_2789_p2;
wire   [31:0] xnor_result_1_fu_2346_p2;
wire   [0:0] tmp_63_fu_3174_p3;
wire   [0:0] tmp_32_fu_2794_p3;
wire   [0:0] tmp_34_fu_2810_p3;
wire   [0:0] tmp_33_fu_2802_p3;
wire   [0:0] tmp_36_fu_2826_p3;
wire   [0:0] tmp_35_fu_2818_p3;
wire   [0:0] tmp_38_fu_2842_p3;
wire   [0:0] tmp_37_fu_2834_p3;
wire   [0:0] tmp_40_fu_2858_p3;
wire   [0:0] tmp_39_fu_2850_p3;
wire   [0:0] tmp_42_fu_2874_p3;
wire   [0:0] tmp_41_fu_2866_p3;
wire   [0:0] tmp_44_fu_2890_p3;
wire   [0:0] tmp_43_fu_2882_p3;
wire   [0:0] tmp_46_fu_2906_p3;
wire   [0:0] tmp_45_fu_2898_p3;
wire   [0:0] tmp_48_fu_2922_p3;
wire   [0:0] tmp_47_fu_2914_p3;
wire   [0:0] tmp_50_fu_2938_p3;
wire   [0:0] tmp_49_fu_2930_p3;
wire   [0:0] tmp_52_fu_2954_p3;
wire   [0:0] tmp_51_fu_2946_p3;
wire   [0:0] tmp_54_fu_2970_p3;
wire   [0:0] tmp_53_fu_2962_p3;
wire   [0:0] tmp_56_fu_2986_p3;
wire   [0:0] tmp_55_fu_2978_p3;
wire   [0:0] tmp_58_fu_3002_p3;
wire   [0:0] tmp_57_fu_2994_p3;
wire   [0:0] tmp_60_fu_3018_p3;
wire   [0:0] tmp_59_fu_3010_p3;
wire   [0:0] tmp_61_fu_3026_p3;
wire   [1:0] zext_ln64_124_fu_3046_p1;
wire   [1:0] zext_ln64_fu_3034_p1;
wire   [1:0] add_ln64_fu_3306_p2;
wire   [1:0] zext_ln64_1_fu_3050_p1;
wire   [1:0] zext_ln64_2_fu_3054_p1;
wire   [1:0] add_ln64_1_fu_3316_p2;
wire   [2:0] zext_ln64_63_fu_3322_p1;
wire   [2:0] zext_ln64_62_fu_3312_p1;
wire   [2:0] add_ln64_2_fu_3326_p2;
wire   [1:0] zext_ln64_3_fu_3058_p1;
wire   [1:0] zext_ln64_4_fu_3062_p1;
wire   [1:0] add_ln64_3_fu_3336_p2;
wire   [1:0] zext_ln64_5_fu_3066_p1;
wire   [1:0] zext_ln64_6_fu_3070_p1;
wire   [1:0] add_ln64_4_fu_3346_p2;
wire   [2:0] zext_ln64_66_fu_3352_p1;
wire   [2:0] zext_ln64_65_fu_3342_p1;
wire   [2:0] add_ln64_5_fu_3356_p2;
wire   [3:0] zext_ln64_67_fu_3362_p1;
wire   [3:0] zext_ln64_64_fu_3332_p1;
wire   [1:0] zext_ln64_7_fu_3074_p1;
wire   [1:0] zext_ln64_8_fu_3078_p1;
wire   [1:0] add_ln64_7_fu_3372_p2;
wire   [1:0] zext_ln64_9_fu_3082_p1;
wire   [1:0] zext_ln64_10_fu_3086_p1;
wire   [1:0] add_ln64_8_fu_3382_p2;
wire   [2:0] zext_ln64_70_fu_3388_p1;
wire   [2:0] zext_ln64_69_fu_3378_p1;
wire   [2:0] add_ln64_9_fu_3392_p2;
wire   [1:0] zext_ln64_11_fu_3090_p1;
wire   [1:0] zext_ln64_12_fu_3094_p1;
wire   [1:0] add_ln64_10_fu_3402_p2;
wire   [1:0] zext_ln64_13_fu_3098_p1;
wire   [1:0] zext_ln64_14_fu_3102_p1;
wire   [1:0] add_ln64_11_fu_3412_p2;
wire   [2:0] zext_ln64_73_fu_3418_p1;
wire   [2:0] zext_ln64_72_fu_3408_p1;
wire   [2:0] add_ln64_12_fu_3422_p2;
wire   [3:0] zext_ln64_74_fu_3428_p1;
wire   [3:0] zext_ln64_71_fu_3398_p1;
wire   [1:0] zext_ln64_15_fu_3106_p1;
wire   [1:0] zext_ln64_16_fu_3110_p1;
wire   [1:0] add_ln64_15_fu_3438_p2;
wire   [1:0] zext_ln64_17_fu_3114_p1;
wire   [1:0] zext_ln64_18_fu_3118_p1;
wire   [1:0] add_ln64_16_fu_3448_p2;
wire   [2:0] zext_ln64_78_fu_3454_p1;
wire   [2:0] zext_ln64_77_fu_3444_p1;
wire   [2:0] add_ln64_17_fu_3458_p2;
wire   [1:0] zext_ln64_19_fu_3122_p1;
wire   [1:0] zext_ln64_20_fu_3126_p1;
wire   [1:0] add_ln64_18_fu_3468_p2;
wire   [1:0] zext_ln64_21_fu_3130_p1;
wire   [1:0] zext_ln64_22_fu_3134_p1;
wire   [1:0] add_ln64_19_fu_3478_p2;
wire   [2:0] zext_ln64_81_fu_3484_p1;
wire   [2:0] zext_ln64_80_fu_3474_p1;
wire   [2:0] add_ln64_20_fu_3488_p2;
wire   [3:0] zext_ln64_82_fu_3494_p1;
wire   [3:0] zext_ln64_79_fu_3464_p1;
wire   [1:0] zext_ln64_23_fu_3138_p1;
wire   [1:0] zext_ln64_24_fu_3142_p1;
wire   [1:0] add_ln64_22_fu_3504_p2;
wire   [1:0] zext_ln64_25_fu_3146_p1;
wire   [1:0] zext_ln64_26_fu_3150_p1;
wire   [1:0] add_ln64_23_fu_3514_p2;
wire   [2:0] zext_ln64_85_fu_3520_p1;
wire   [2:0] zext_ln64_84_fu_3510_p1;
wire   [2:0] add_ln64_24_fu_3524_p2;
wire   [1:0] zext_ln64_27_fu_3154_p1;
wire   [1:0] zext_ln64_28_fu_3158_p1;
wire   [1:0] add_ln64_25_fu_3534_p2;
wire   [1:0] zext_ln64_29_fu_3162_p1;
wire   [1:0] zext_ln64_30_fu_3166_p1;
wire   [1:0] add_ln64_26_fu_3544_p2;
wire   [2:0] zext_ln64_88_fu_3550_p1;
wire   [2:0] zext_ln64_87_fu_3540_p1;
wire   [2:0] add_ln64_27_fu_3554_p2;
wire   [3:0] zext_ln64_89_fu_3560_p1;
wire   [3:0] zext_ln64_86_fu_3530_p1;
wire   [1:0] zext_ln64_31_fu_3170_p1;
wire   [1:0] zext_ln64_125_fu_3182_p1;
wire   [1:0] add_ln64_31_fu_3570_p2;
wire   [1:0] zext_ln64_32_fu_3186_p1;
wire   [1:0] zext_ln64_33_fu_3190_p1;
wire   [1:0] add_ln64_32_fu_3580_p2;
wire   [2:0] zext_ln64_94_fu_3586_p1;
wire   [2:0] zext_ln64_93_fu_3576_p1;
wire   [2:0] add_ln64_33_fu_3590_p2;
wire   [1:0] zext_ln64_34_fu_3194_p1;
wire   [1:0] zext_ln64_35_fu_3198_p1;
wire   [1:0] add_ln64_34_fu_3600_p2;
wire   [1:0] zext_ln64_36_fu_3202_p1;
wire   [1:0] zext_ln64_37_fu_3206_p1;
wire   [1:0] add_ln64_35_fu_3610_p2;
wire   [2:0] zext_ln64_97_fu_3616_p1;
wire   [2:0] zext_ln64_96_fu_3606_p1;
wire   [2:0] add_ln64_36_fu_3620_p2;
wire   [3:0] zext_ln64_98_fu_3626_p1;
wire   [3:0] zext_ln64_95_fu_3596_p1;
wire   [1:0] zext_ln64_38_fu_3210_p1;
wire   [1:0] zext_ln64_39_fu_3214_p1;
wire   [1:0] add_ln64_38_fu_3636_p2;
wire   [1:0] zext_ln64_40_fu_3218_p1;
wire   [1:0] zext_ln64_41_fu_3222_p1;
wire   [1:0] add_ln64_39_fu_3646_p2;
wire   [2:0] zext_ln64_101_fu_3652_p1;
wire   [2:0] zext_ln64_100_fu_3642_p1;
wire   [2:0] add_ln64_40_fu_3656_p2;
wire   [1:0] zext_ln64_42_fu_3226_p1;
wire   [1:0] zext_ln64_43_fu_3230_p1;
wire   [1:0] add_ln64_41_fu_3666_p2;
wire   [1:0] zext_ln64_44_fu_3234_p1;
wire   [1:0] zext_ln64_45_fu_3238_p1;
wire   [1:0] add_ln64_42_fu_3676_p2;
wire   [2:0] zext_ln64_104_fu_3682_p1;
wire   [2:0] zext_ln64_103_fu_3672_p1;
wire   [2:0] add_ln64_43_fu_3686_p2;
wire   [3:0] zext_ln64_105_fu_3692_p1;
wire   [3:0] zext_ln64_102_fu_3662_p1;
wire   [1:0] zext_ln64_46_fu_3242_p1;
wire   [1:0] zext_ln64_47_fu_3246_p1;
wire   [1:0] add_ln64_46_fu_3702_p2;
wire   [1:0] zext_ln64_48_fu_3250_p1;
wire   [1:0] zext_ln64_49_fu_3254_p1;
wire   [1:0] add_ln64_47_fu_3712_p2;
wire   [2:0] zext_ln64_109_fu_3718_p1;
wire   [2:0] zext_ln64_108_fu_3708_p1;
wire   [2:0] add_ln64_48_fu_3722_p2;
wire   [1:0] zext_ln64_50_fu_3258_p1;
wire   [1:0] zext_ln64_51_fu_3262_p1;
wire   [1:0] add_ln64_49_fu_3732_p2;
wire   [1:0] zext_ln64_52_fu_3266_p1;
wire   [1:0] zext_ln64_53_fu_3270_p1;
wire   [1:0] add_ln64_50_fu_3742_p2;
wire   [2:0] zext_ln64_112_fu_3748_p1;
wire   [2:0] zext_ln64_111_fu_3738_p1;
wire   [2:0] add_ln64_51_fu_3752_p2;
wire   [3:0] zext_ln64_113_fu_3758_p1;
wire   [3:0] zext_ln64_110_fu_3728_p1;
wire   [1:0] zext_ln64_54_fu_3274_p1;
wire   [1:0] zext_ln64_55_fu_3278_p1;
wire   [1:0] add_ln64_53_fu_3768_p2;
wire   [1:0] zext_ln64_56_fu_3282_p1;
wire   [1:0] zext_ln64_57_fu_3286_p1;
wire   [1:0] add_ln64_54_fu_3778_p2;
wire   [2:0] zext_ln64_116_fu_3784_p1;
wire   [2:0] zext_ln64_115_fu_3774_p1;
wire   [2:0] add_ln64_55_fu_3788_p2;
wire   [1:0] zext_ln64_58_fu_3290_p1;
wire   [1:0] zext_ln64_59_fu_3294_p1;
wire   [1:0] add_ln64_56_fu_3798_p2;
wire   [1:0] zext_ln64_60_fu_3298_p1;
wire   [1:0] zext_ln64_61_fu_3302_p1;
wire   [1:0] add_ln64_57_fu_3808_p2;
wire   [2:0] zext_ln64_119_fu_3814_p1;
wire   [2:0] zext_ln64_118_fu_3804_p1;
wire   [2:0] add_ln64_58_fu_3818_p2;
wire   [3:0] zext_ln64_120_fu_3824_p1;
wire   [3:0] zext_ln64_117_fu_3794_p1;
wire   [4:0] zext_ln64_75_fu_3837_p1;
wire   [4:0] zext_ln64_68_fu_3834_p1;
wire   [4:0] add_ln64_14_fu_3840_p2;
wire   [4:0] zext_ln64_90_fu_3853_p1;
wire   [4:0] zext_ln64_83_fu_3850_p1;
wire   [4:0] add_ln64_29_fu_3856_p2;
wire   [5:0] zext_ln64_91_fu_3862_p1;
wire   [5:0] zext_ln64_76_fu_3846_p1;
wire   [5:0] add_ln64_30_fu_3866_p2;
wire   [4:0] zext_ln64_106_fu_3879_p1;
wire   [4:0] zext_ln64_99_fu_3876_p1;
wire   [4:0] add_ln64_45_fu_3882_p2;
wire   [4:0] zext_ln64_121_fu_3895_p1;
wire   [4:0] zext_ln64_114_fu_3892_p1;
wire   [4:0] add_ln64_60_fu_3898_p2;
wire   [5:0] zext_ln64_122_fu_3904_p1;
wire   [5:0] zext_ln64_107_fu_3888_p1;
wire   [5:0] add_ln64_61_fu_3908_p2;
wire   [6:0] zext_ln64_123_fu_3914_p1;
wire   [6:0] zext_ln64_92_fu_3872_p1;
wire   [6:0] add_ln64_62_fu_3918_p2;
wire   [7:0] shl_ln_fu_3924_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 n_fu_262 = 4'd0;
#0 ap_done_reg = 1'b0;
end

bnn_dense_layer_3_golden_w3_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 20 ),
    .AddressWidth( 5 ))
golden_w3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(golden_w3_address0),
    .ce0(golden_w3_ce0_local),
    .q0(golden_w3_q0),
    .address1(golden_w3_address1),
    .ce1(golden_w3_ce1_local),
    .q1(golden_w3_q1)
);

bnn_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln37_fu_389_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            n_fu_262 <= add_ln37_fu_395_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            n_fu_262 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln64_13_reg_4120 <= add_ln64_13_fu_3432_p2;
        add_ln64_21_reg_4125 <= add_ln64_21_fu_3498_p2;
        add_ln64_28_reg_4130 <= add_ln64_28_fu_3564_p2;
        add_ln64_37_reg_4135 <= add_ln64_37_fu_3630_p2;
        add_ln64_44_reg_4140 <= add_ln64_44_fu_3696_p2;
        add_ln64_52_reg_4145 <= add_ln64_52_fu_3762_p2;
        add_ln64_59_reg_4150 <= add_ln64_59_fu_3828_p2;
        add_ln64_6_reg_4115 <= add_ln64_6_fu_3366_p2;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        n_1_reg_4097 <= ap_sig_allocacmp_n_1;
        n_1_reg_4097_pp0_iter1_reg <= n_1_reg_4097;
        trunc_ln18_1_reg_4091 <= trunc_ln18_1_fu_377_p1;
        trunc_ln18_reg_4085 <= trunc_ln18_fu_373_p1;
    end
end

always @ (*) begin
    if (((icmp_ln37_fu_389_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_n_1 = 4'd0;
    end else begin
        ap_sig_allocacmp_n_1 = n_fu_262;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        golden_w3_ce0_local = 1'b1;
    end else begin
        golden_w3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        golden_w3_ce1_local = 1'b1;
    end else begin
        golden_w3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((n_1_reg_4097_pp0_iter1_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        output_0_ap_vld = 1'b1;
    end else begin
        output_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((n_1_reg_4097_pp0_iter1_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        output_1_ap_vld = 1'b1;
    end else begin
        output_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((n_1_reg_4097_pp0_iter1_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        output_2_ap_vld = 1'b1;
    end else begin
        output_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((n_1_reg_4097_pp0_iter1_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        output_3_ap_vld = 1'b1;
    end else begin
        output_3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((n_1_reg_4097_pp0_iter1_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        output_4_ap_vld = 1'b1;
    end else begin
        output_4_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((n_1_reg_4097_pp0_iter1_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        output_5_ap_vld = 1'b1;
    end else begin
        output_5_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((n_1_reg_4097_pp0_iter1_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        output_6_ap_vld = 1'b1;
    end else begin
        output_6_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((n_1_reg_4097_pp0_iter1_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        output_7_ap_vld = 1'b1;
    end else begin
        output_7_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((n_1_reg_4097_pp0_iter1_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        output_8_ap_vld = 1'b1;
    end else begin
        output_8_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((~(n_1_reg_4097_pp0_iter1_reg == 4'd0) & ~(n_1_reg_4097_pp0_iter1_reg == 4'd1) & ~(n_1_reg_4097_pp0_iter1_reg == 4'd2) & ~(n_1_reg_4097_pp0_iter1_reg == 4'd3) & ~(n_1_reg_4097_pp0_iter1_reg == 4'd4) & ~(n_1_reg_4097_pp0_iter1_reg == 4'd5) & ~(n_1_reg_4097_pp0_iter1_reg == 4'd6) & ~(n_1_reg_4097_pp0_iter1_reg == 4'd7) & ~(n_1_reg_4097_pp0_iter1_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        output_9_ap_vld = 1'b1;
    end else begin
        output_9_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln37_fu_395_p2 = (ap_sig_allocacmp_n_1 + 4'd1);

assign add_ln64_10_fu_3402_p2 = (zext_ln64_11_fu_3090_p1 + zext_ln64_12_fu_3094_p1);

assign add_ln64_11_fu_3412_p2 = (zext_ln64_13_fu_3098_p1 + zext_ln64_14_fu_3102_p1);

assign add_ln64_12_fu_3422_p2 = (zext_ln64_73_fu_3418_p1 + zext_ln64_72_fu_3408_p1);

assign add_ln64_13_fu_3432_p2 = (zext_ln64_74_fu_3428_p1 + zext_ln64_71_fu_3398_p1);

assign add_ln64_14_fu_3840_p2 = (zext_ln64_75_fu_3837_p1 + zext_ln64_68_fu_3834_p1);

assign add_ln64_15_fu_3438_p2 = (zext_ln64_15_fu_3106_p1 + zext_ln64_16_fu_3110_p1);

assign add_ln64_16_fu_3448_p2 = (zext_ln64_17_fu_3114_p1 + zext_ln64_18_fu_3118_p1);

assign add_ln64_17_fu_3458_p2 = (zext_ln64_78_fu_3454_p1 + zext_ln64_77_fu_3444_p1);

assign add_ln64_18_fu_3468_p2 = (zext_ln64_19_fu_3122_p1 + zext_ln64_20_fu_3126_p1);

assign add_ln64_19_fu_3478_p2 = (zext_ln64_21_fu_3130_p1 + zext_ln64_22_fu_3134_p1);

assign add_ln64_1_fu_3316_p2 = (zext_ln64_1_fu_3050_p1 + zext_ln64_2_fu_3054_p1);

assign add_ln64_20_fu_3488_p2 = (zext_ln64_81_fu_3484_p1 + zext_ln64_80_fu_3474_p1);

assign add_ln64_21_fu_3498_p2 = (zext_ln64_82_fu_3494_p1 + zext_ln64_79_fu_3464_p1);

assign add_ln64_22_fu_3504_p2 = (zext_ln64_23_fu_3138_p1 + zext_ln64_24_fu_3142_p1);

assign add_ln64_23_fu_3514_p2 = (zext_ln64_25_fu_3146_p1 + zext_ln64_26_fu_3150_p1);

assign add_ln64_24_fu_3524_p2 = (zext_ln64_85_fu_3520_p1 + zext_ln64_84_fu_3510_p1);

assign add_ln64_25_fu_3534_p2 = (zext_ln64_27_fu_3154_p1 + zext_ln64_28_fu_3158_p1);

assign add_ln64_26_fu_3544_p2 = (zext_ln64_29_fu_3162_p1 + zext_ln64_30_fu_3166_p1);

assign add_ln64_27_fu_3554_p2 = (zext_ln64_88_fu_3550_p1 + zext_ln64_87_fu_3540_p1);

assign add_ln64_28_fu_3564_p2 = (zext_ln64_89_fu_3560_p1 + zext_ln64_86_fu_3530_p1);

assign add_ln64_29_fu_3856_p2 = (zext_ln64_90_fu_3853_p1 + zext_ln64_83_fu_3850_p1);

assign add_ln64_2_fu_3326_p2 = (zext_ln64_63_fu_3322_p1 + zext_ln64_62_fu_3312_p1);

assign add_ln64_30_fu_3866_p2 = (zext_ln64_91_fu_3862_p1 + zext_ln64_76_fu_3846_p1);

assign add_ln64_31_fu_3570_p2 = (zext_ln64_31_fu_3170_p1 + zext_ln64_125_fu_3182_p1);

assign add_ln64_32_fu_3580_p2 = (zext_ln64_32_fu_3186_p1 + zext_ln64_33_fu_3190_p1);

assign add_ln64_33_fu_3590_p2 = (zext_ln64_94_fu_3586_p1 + zext_ln64_93_fu_3576_p1);

assign add_ln64_34_fu_3600_p2 = (zext_ln64_34_fu_3194_p1 + zext_ln64_35_fu_3198_p1);

assign add_ln64_35_fu_3610_p2 = (zext_ln64_36_fu_3202_p1 + zext_ln64_37_fu_3206_p1);

assign add_ln64_36_fu_3620_p2 = (zext_ln64_97_fu_3616_p1 + zext_ln64_96_fu_3606_p1);

assign add_ln64_37_fu_3630_p2 = (zext_ln64_98_fu_3626_p1 + zext_ln64_95_fu_3596_p1);

assign add_ln64_38_fu_3636_p2 = (zext_ln64_38_fu_3210_p1 + zext_ln64_39_fu_3214_p1);

assign add_ln64_39_fu_3646_p2 = (zext_ln64_40_fu_3218_p1 + zext_ln64_41_fu_3222_p1);

assign add_ln64_3_fu_3336_p2 = (zext_ln64_3_fu_3058_p1 + zext_ln64_4_fu_3062_p1);

assign add_ln64_40_fu_3656_p2 = (zext_ln64_101_fu_3652_p1 + zext_ln64_100_fu_3642_p1);

assign add_ln64_41_fu_3666_p2 = (zext_ln64_42_fu_3226_p1 + zext_ln64_43_fu_3230_p1);

assign add_ln64_42_fu_3676_p2 = (zext_ln64_44_fu_3234_p1 + zext_ln64_45_fu_3238_p1);

assign add_ln64_43_fu_3686_p2 = (zext_ln64_104_fu_3682_p1 + zext_ln64_103_fu_3672_p1);

assign add_ln64_44_fu_3696_p2 = (zext_ln64_105_fu_3692_p1 + zext_ln64_102_fu_3662_p1);

assign add_ln64_45_fu_3882_p2 = (zext_ln64_106_fu_3879_p1 + zext_ln64_99_fu_3876_p1);

assign add_ln64_46_fu_3702_p2 = (zext_ln64_46_fu_3242_p1 + zext_ln64_47_fu_3246_p1);

assign add_ln64_47_fu_3712_p2 = (zext_ln64_48_fu_3250_p1 + zext_ln64_49_fu_3254_p1);

assign add_ln64_48_fu_3722_p2 = (zext_ln64_109_fu_3718_p1 + zext_ln64_108_fu_3708_p1);

assign add_ln64_49_fu_3732_p2 = (zext_ln64_50_fu_3258_p1 + zext_ln64_51_fu_3262_p1);

assign add_ln64_4_fu_3346_p2 = (zext_ln64_5_fu_3066_p1 + zext_ln64_6_fu_3070_p1);

assign add_ln64_50_fu_3742_p2 = (zext_ln64_52_fu_3266_p1 + zext_ln64_53_fu_3270_p1);

assign add_ln64_51_fu_3752_p2 = (zext_ln64_112_fu_3748_p1 + zext_ln64_111_fu_3738_p1);

assign add_ln64_52_fu_3762_p2 = (zext_ln64_113_fu_3758_p1 + zext_ln64_110_fu_3728_p1);

assign add_ln64_53_fu_3768_p2 = (zext_ln64_54_fu_3274_p1 + zext_ln64_55_fu_3278_p1);

assign add_ln64_54_fu_3778_p2 = (zext_ln64_56_fu_3282_p1 + zext_ln64_57_fu_3286_p1);

assign add_ln64_55_fu_3788_p2 = (zext_ln64_116_fu_3784_p1 + zext_ln64_115_fu_3774_p1);

assign add_ln64_56_fu_3798_p2 = (zext_ln64_58_fu_3290_p1 + zext_ln64_59_fu_3294_p1);

assign add_ln64_57_fu_3808_p2 = (zext_ln64_60_fu_3298_p1 + zext_ln64_61_fu_3302_p1);

assign add_ln64_58_fu_3818_p2 = (zext_ln64_119_fu_3814_p1 + zext_ln64_118_fu_3804_p1);

assign add_ln64_59_fu_3828_p2 = (zext_ln64_120_fu_3824_p1 + zext_ln64_117_fu_3794_p1);

assign add_ln64_5_fu_3356_p2 = (zext_ln64_66_fu_3352_p1 + zext_ln64_65_fu_3342_p1);

assign add_ln64_60_fu_3898_p2 = (zext_ln64_121_fu_3895_p1 + zext_ln64_114_fu_3892_p1);

assign add_ln64_61_fu_3908_p2 = (zext_ln64_122_fu_3904_p1 + zext_ln64_107_fu_3888_p1);

assign add_ln64_62_fu_3918_p2 = (zext_ln64_123_fu_3914_p1 + zext_ln64_92_fu_3872_p1);

assign add_ln64_63_fu_3932_p2 = ($signed(shl_ln_fu_3924_p3) + $signed(8'd192));

assign add_ln64_6_fu_3366_p2 = (zext_ln64_67_fu_3362_p1 + zext_ln64_64_fu_3332_p1);

assign add_ln64_7_fu_3372_p2 = (zext_ln64_7_fu_3074_p1 + zext_ln64_8_fu_3078_p1);

assign add_ln64_8_fu_3382_p2 = (zext_ln64_9_fu_3082_p1 + zext_ln64_10_fu_3086_p1);

assign add_ln64_9_fu_3392_p2 = (zext_ln64_70_fu_3388_p1 + zext_ln64_69_fu_3378_p1);

assign add_ln64_fu_3306_p2 = (zext_ln64_124_fu_3046_p1 + zext_ln64_fu_3034_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign bit_sel10_fu_2206_p3 = input_1_val[32'd26];

assign bit_sel11_fu_596_p3 = input_0_val[32'd6];

assign bit_sel12_fu_624_p3 = input_0_val[32'd7];

assign bit_sel13_fu_2178_p3 = input_1_val[32'd25];

assign bit_sel14_fu_652_p3 = input_0_val[32'd8];

assign bit_sel15_fu_680_p3 = input_0_val[32'd9];

assign bit_sel16_fu_2150_p3 = input_1_val[32'd24];

assign bit_sel17_fu_708_p3 = input_0_val[32'd10];

assign bit_sel18_fu_736_p3 = input_0_val[32'd11];

assign bit_sel19_fu_2122_p3 = input_1_val[32'd23];

assign bit_sel1_fu_2290_p3 = input_1_val[32'd29];

assign bit_sel20_fu_764_p3 = input_0_val[32'd12];

assign bit_sel21_fu_792_p3 = input_0_val[32'd13];

assign bit_sel22_fu_2094_p3 = input_1_val[32'd22];

assign bit_sel23_fu_820_p3 = input_0_val[32'd14];

assign bit_sel24_fu_848_p3 = input_0_val[32'd15];

assign bit_sel25_fu_2066_p3 = input_1_val[32'd21];

assign bit_sel26_fu_876_p3 = input_0_val[32'd16];

assign bit_sel27_fu_904_p3 = input_0_val[32'd17];

assign bit_sel28_fu_2038_p3 = input_1_val[32'd20];

assign bit_sel29_fu_932_p3 = input_0_val[32'd18];

assign bit_sel2_fu_436_p3 = input_0_val[32'd31];

assign bit_sel30_fu_960_p3 = input_0_val[32'd19];

assign bit_sel31_fu_2010_p3 = input_1_val[32'd19];

assign bit_sel32_fu_988_p3 = input_0_val[32'd20];

assign bit_sel33_fu_1016_p3 = input_0_val[32'd21];

assign bit_sel34_fu_1982_p3 = input_1_val[32'd18];

assign bit_sel35_fu_1044_p3 = input_0_val[32'd22];

assign bit_sel36_fu_1072_p3 = input_0_val[32'd23];

assign bit_sel37_fu_1954_p3 = input_1_val[32'd17];

assign bit_sel38_fu_1100_p3 = input_0_val[32'd24];

assign bit_sel39_fu_1128_p3 = input_0_val[32'd25];

assign bit_sel3_fu_460_p3 = input_0_val[32'd1];

assign bit_sel40_fu_1926_p3 = input_1_val[32'd16];

assign bit_sel41_fu_1156_p3 = input_0_val[32'd26];

assign bit_sel42_fu_1184_p3 = input_0_val[32'd27];

assign bit_sel43_fu_1898_p3 = input_1_val[32'd15];

assign bit_sel44_fu_1212_p3 = input_0_val[32'd28];

assign bit_sel45_fu_1240_p3 = input_0_val[32'd29];

assign bit_sel46_fu_1870_p3 = input_1_val[32'd14];

assign bit_sel47_fu_1268_p3 = input_0_val[32'd30];

assign bit_sel48_fu_1486_p3 = input_1_val[32'd31];

assign bit_sel49_fu_1842_p3 = input_1_val[32'd13];

assign bit_sel4_fu_2262_p3 = input_1_val[32'd28];

assign bit_sel50_fu_1510_p3 = input_1_val[32'd1];

assign bit_sel51_fu_1534_p3 = input_1_val[32'd2];

assign bit_sel52_fu_1814_p3 = input_1_val[32'd12];

assign bit_sel53_fu_1562_p3 = input_1_val[32'd3];

assign bit_sel54_fu_1590_p3 = input_1_val[32'd4];

assign bit_sel55_fu_1786_p3 = input_1_val[32'd11];

assign bit_sel56_fu_1618_p3 = input_1_val[32'd5];

assign bit_sel57_fu_1646_p3 = input_1_val[32'd6];

assign bit_sel58_fu_1758_p3 = input_1_val[32'd10];

assign bit_sel59_fu_1674_p3 = input_1_val[32'd7];

assign bit_sel5_fu_484_p3 = input_0_val[32'd2];

assign bit_sel60_fu_1702_p3 = input_1_val[32'd8];

assign bit_sel61_fu_1730_p3 = input_1_val[32'd9];

assign bit_sel6_fu_512_p3 = input_0_val[32'd3];

assign bit_sel7_fu_2234_p3 = input_1_val[32'd27];

assign bit_sel8_fu_540_p3 = input_0_val[32'd4];

assign bit_sel9_fu_568_p3 = input_0_val[32'd5];

assign bit_sel_fu_2318_p3 = input_1_val[32'd30];

assign golden_w3_address0 = zext_ln47_1_fu_422_p1;

assign golden_w3_address1 = zext_ln47_fu_409_p1;

assign icmp_ln37_fu_389_p2 = ((ap_sig_allocacmp_n_1 == 4'd10) ? 1'b1 : 1'b0);

assign or_ln_fu_414_p3 = {{ap_sig_allocacmp_n_1}, {1'd1}};

assign output_0 = add_ln64_63_fu_3932_p2;

assign output_1 = add_ln64_63_fu_3932_p2;

assign output_2 = add_ln64_63_fu_3932_p2;

assign output_3 = add_ln64_63_fu_3932_p2;

assign output_4 = add_ln64_63_fu_3932_p2;

assign output_5 = add_ln64_63_fu_3932_p2;

assign output_6 = add_ln64_63_fu_3932_p2;

assign output_7 = add_ln64_63_fu_3932_p2;

assign output_8 = add_ln64_63_fu_3932_p2;

assign output_9 = add_ln64_63_fu_3932_p2;

assign shl_ln_fu_3924_p3 = {{add_ln64_62_fu_3918_p2}, {1'd0}};

assign tmp_10_fu_2607_p3 = xor_ln47_2_fu_1314_p2[32'd28];

assign tmp_11_fu_2615_p3 = xor_ln47_22_fu_1434_p2[32'd8];

assign tmp_12_fu_2623_p3 = xor_ln47_18_fu_1410_p2[32'd12];

assign tmp_13_fu_2631_p3 = xor_ln47_20_fu_1422_p2[32'd10];

assign tmp_14_fu_2639_p3 = xor_ln47_23_fu_1440_p2[32'd7];

assign tmp_15_fu_2647_p3 = xor_ln47_3_fu_1320_p2[32'd27];

assign tmp_16_fu_2655_p3 = xor_ln47_26_fu_1458_p2[32'd4];

assign tmp_17_fu_2663_p3 = xor_ln47_24_fu_1446_p2[32'd6];

assign tmp_18_fu_2671_p3 = xor_ln47_13_fu_1380_p2[32'd17];

assign tmp_19_fu_2679_p3 = xor_ln47_9_fu_1356_p2[32'd21];

assign tmp_20_fu_2687_p3 = xor_ln47_7_fu_1344_p2[32'd23];

assign tmp_21_fu_2695_p3 = xor_ln47_4_fu_1326_p2[32'd26];

assign tmp_22_fu_2703_p3 = xor_ln47_14_fu_1386_p2[32'd16];

assign tmp_23_fu_2711_p3 = xor_ln47_12_fu_1374_p2[32'd18];

assign tmp_24_fu_2719_p3 = xor_ln47_15_fu_1392_p2[32'd15];

assign tmp_25_fu_2727_p3 = xor_ln47_19_fu_1416_p2[32'd11];

assign tmp_26_fu_2735_p3 = xor_ln47_16_fu_1398_p2[32'd14];

assign tmp_27_fu_2743_p3 = xor_ln47_11_fu_1368_p2[32'd19];

assign tmp_28_fu_2751_p3 = xor_ln47_5_fu_1332_p2[32'd25];

assign tmp_29_fu_2759_p3 = xor_ln47_27_fu_1464_p2[32'd3];

assign tmp_2_fu_2543_p3 = xor_ln47_29_fu_1476_p2[32'd1];

assign tmp_30_fu_2767_p3 = xor_ln47_28_fu_1470_p2[32'd2];

assign tmp_31_fu_2775_p3 = xor_ln47_17_fu_1404_p2[32'd13];

assign tmp_32_fu_2794_p3 = xor_ln47_59_fu_2526_p2[32'd1];

assign tmp_33_fu_2802_p3 = xor_ln47_30_fu_2352_p2[32'd30];

assign tmp_34_fu_2810_p3 = xor_ln47_38_fu_2400_p2[32'd22];

assign tmp_35_fu_2818_p3 = xor_ln47_55_fu_2502_p2[32'd5];

assign tmp_36_fu_2826_p3 = xor_ln47_31_fu_2358_p2[32'd29];

assign tmp_37_fu_2834_p3 = xor_ln47_51_fu_2478_p2[32'd9];

assign tmp_38_fu_2842_p3 = xor_ln47_40_fu_2412_p2[32'd20];

assign tmp_39_fu_2850_p3 = xor_ln47_36_fu_2388_p2[32'd24];

assign tmp_3_fu_2551_p3 = xor_ln47_fu_1302_p2[32'd30];

assign tmp_40_fu_2858_p3 = xor_ln47_32_fu_2364_p2[32'd28];

assign tmp_41_fu_2866_p3 = xor_ln47_52_fu_2484_p2[32'd8];

assign tmp_42_fu_2874_p3 = xor_ln47_48_fu_2460_p2[32'd12];

assign tmp_43_fu_2882_p3 = xor_ln47_50_fu_2472_p2[32'd10];

assign tmp_44_fu_2890_p3 = xor_ln47_53_fu_2490_p2[32'd7];

assign tmp_45_fu_2898_p3 = xor_ln47_33_fu_2370_p2[32'd27];

assign tmp_46_fu_2906_p3 = xor_ln47_56_fu_2508_p2[32'd4];

assign tmp_47_fu_2914_p3 = xor_ln47_54_fu_2496_p2[32'd6];

assign tmp_48_fu_2922_p3 = xor_ln47_43_fu_2430_p2[32'd17];

assign tmp_49_fu_2930_p3 = xor_ln47_39_fu_2406_p2[32'd21];

assign tmp_4_fu_2559_p3 = xor_ln47_8_fu_1350_p2[32'd22];

assign tmp_50_fu_2938_p3 = xor_ln47_37_fu_2394_p2[32'd23];

assign tmp_51_fu_2946_p3 = xor_ln47_34_fu_2376_p2[32'd26];

assign tmp_52_fu_2954_p3 = xor_ln47_44_fu_2436_p2[32'd16];

assign tmp_53_fu_2962_p3 = xor_ln47_42_fu_2424_p2[32'd18];

assign tmp_54_fu_2970_p3 = xor_ln47_45_fu_2442_p2[32'd15];

assign tmp_55_fu_2978_p3 = xor_ln47_49_fu_2466_p2[32'd11];

assign tmp_56_fu_2986_p3 = xor_ln47_46_fu_2448_p2[32'd14];

assign tmp_57_fu_2994_p3 = xor_ln47_41_fu_2418_p2[32'd19];

assign tmp_58_fu_3002_p3 = xor_ln47_35_fu_2382_p2[32'd25];

assign tmp_59_fu_3010_p3 = xor_ln47_57_fu_2514_p2[32'd3];

assign tmp_5_fu_2567_p3 = xor_ln47_25_fu_1452_p2[32'd5];

assign tmp_60_fu_3018_p3 = xor_ln47_58_fu_2520_p2[32'd2];

assign tmp_61_fu_3026_p3 = xor_ln47_47_fu_2454_p2[32'd13];

assign tmp_62_fu_3038_p3 = xnor_result_fu_1296_p2[32'd31];

assign tmp_63_fu_3174_p3 = xnor_result_1_fu_2346_p2[32'd31];

assign tmp_6_fu_2575_p3 = xor_ln47_1_fu_1308_p2[32'd29];

assign tmp_7_fu_2583_p3 = xor_ln47_21_fu_1428_p2[32'd9];

assign tmp_8_fu_2591_p3 = xor_ln47_10_fu_1362_p2[32'd20];

assign tmp_9_fu_2599_p3 = xor_ln47_6_fu_1338_p2[32'd24];

assign tmp_fu_401_p3 = {{ap_sig_allocacmp_n_1}, {1'd0}};

assign trunc_ln18_100_fu_2023_p1 = input_1_val[18:0];

assign trunc_ln18_101_fu_2034_p1 = golden_w3_q0[19:0];

assign trunc_ln18_102_fu_2051_p1 = input_1_val[19:0];

assign trunc_ln18_103_fu_2062_p1 = golden_w3_q0[20:0];

assign trunc_ln18_104_fu_2079_p1 = input_1_val[20:0];

assign trunc_ln18_105_fu_2090_p1 = golden_w3_q0[21:0];

assign trunc_ln18_106_fu_2107_p1 = input_1_val[21:0];

assign trunc_ln18_107_fu_2118_p1 = golden_w3_q0[22:0];

assign trunc_ln18_108_fu_2135_p1 = input_1_val[22:0];

assign trunc_ln18_109_fu_2146_p1 = golden_w3_q0[23:0];

assign trunc_ln18_10_fu_564_p1 = golden_w3_q1[4:0];

assign trunc_ln18_110_fu_2163_p1 = input_1_val[23:0];

assign trunc_ln18_111_fu_2174_p1 = golden_w3_q0[24:0];

assign trunc_ln18_112_fu_2191_p1 = input_1_val[24:0];

assign trunc_ln18_113_fu_2202_p1 = golden_w3_q0[25:0];

assign trunc_ln18_114_fu_2219_p1 = input_1_val[25:0];

assign trunc_ln18_115_fu_2230_p1 = golden_w3_q0[26:0];

assign trunc_ln18_116_fu_2247_p1 = input_1_val[26:0];

assign trunc_ln18_117_fu_2258_p1 = golden_w3_q0[27:0];

assign trunc_ln18_118_fu_2275_p1 = input_1_val[27:0];

assign trunc_ln18_119_fu_2286_p1 = golden_w3_q0[28:0];

assign trunc_ln18_11_fu_581_p1 = input_0_val[4:0];

assign trunc_ln18_120_fu_2303_p1 = input_1_val[28:0];

assign trunc_ln18_121_fu_2314_p1 = golden_w3_q0[29:0];

assign trunc_ln18_122_fu_2331_p1 = input_1_val[29:0];

assign trunc_ln18_123_fu_2342_p1 = golden_w3_q0[30:0];

assign trunc_ln18_12_fu_592_p1 = golden_w3_q1[5:0];

assign trunc_ln18_13_fu_609_p1 = input_0_val[5:0];

assign trunc_ln18_14_fu_620_p1 = golden_w3_q1[6:0];

assign trunc_ln18_15_fu_637_p1 = input_0_val[6:0];

assign trunc_ln18_16_fu_648_p1 = golden_w3_q1[7:0];

assign trunc_ln18_17_fu_665_p1 = input_0_val[7:0];

assign trunc_ln18_18_fu_676_p1 = golden_w3_q1[8:0];

assign trunc_ln18_19_fu_693_p1 = input_0_val[8:0];

assign trunc_ln18_1_fu_377_p1 = input_1_val[0:0];

assign trunc_ln18_20_fu_704_p1 = golden_w3_q1[9:0];

assign trunc_ln18_21_fu_721_p1 = input_0_val[9:0];

assign trunc_ln18_22_fu_732_p1 = golden_w3_q1[10:0];

assign trunc_ln18_23_fu_749_p1 = input_0_val[10:0];

assign trunc_ln18_24_fu_760_p1 = golden_w3_q1[11:0];

assign trunc_ln18_25_fu_777_p1 = input_0_val[11:0];

assign trunc_ln18_26_fu_788_p1 = golden_w3_q1[12:0];

assign trunc_ln18_27_fu_805_p1 = input_0_val[12:0];

assign trunc_ln18_28_fu_816_p1 = golden_w3_q1[13:0];

assign trunc_ln18_29_fu_833_p1 = input_0_val[13:0];

assign trunc_ln18_2_fu_432_p1 = golden_w3_q1[0:0];

assign trunc_ln18_30_fu_844_p1 = golden_w3_q1[14:0];

assign trunc_ln18_31_fu_861_p1 = input_0_val[14:0];

assign trunc_ln18_32_fu_872_p1 = golden_w3_q1[15:0];

assign trunc_ln18_33_fu_889_p1 = input_0_val[15:0];

assign trunc_ln18_34_fu_900_p1 = golden_w3_q1[16:0];

assign trunc_ln18_35_fu_917_p1 = input_0_val[16:0];

assign trunc_ln18_36_fu_928_p1 = golden_w3_q1[17:0];

assign trunc_ln18_37_fu_945_p1 = input_0_val[17:0];

assign trunc_ln18_38_fu_956_p1 = golden_w3_q1[18:0];

assign trunc_ln18_39_fu_973_p1 = input_0_val[18:0];

assign trunc_ln18_3_fu_449_p1 = input_0_val[30:0];

assign trunc_ln18_40_fu_984_p1 = golden_w3_q1[19:0];

assign trunc_ln18_41_fu_1001_p1 = input_0_val[19:0];

assign trunc_ln18_42_fu_1012_p1 = golden_w3_q1[20:0];

assign trunc_ln18_43_fu_1029_p1 = input_0_val[20:0];

assign trunc_ln18_44_fu_1040_p1 = golden_w3_q1[21:0];

assign trunc_ln18_45_fu_1057_p1 = input_0_val[21:0];

assign trunc_ln18_46_fu_1068_p1 = golden_w3_q1[22:0];

assign trunc_ln18_47_fu_1085_p1 = input_0_val[22:0];

assign trunc_ln18_48_fu_1096_p1 = golden_w3_q1[23:0];

assign trunc_ln18_49_fu_1113_p1 = input_0_val[23:0];

assign trunc_ln18_4_fu_480_p1 = golden_w3_q1[1:0];

assign trunc_ln18_50_fu_1124_p1 = golden_w3_q1[24:0];

assign trunc_ln18_51_fu_1141_p1 = input_0_val[24:0];

assign trunc_ln18_52_fu_1152_p1 = golden_w3_q1[25:0];

assign trunc_ln18_53_fu_1169_p1 = input_0_val[25:0];

assign trunc_ln18_54_fu_1180_p1 = golden_w3_q1[26:0];

assign trunc_ln18_55_fu_1197_p1 = input_0_val[26:0];

assign trunc_ln18_56_fu_1208_p1 = golden_w3_q1[27:0];

assign trunc_ln18_57_fu_1225_p1 = input_0_val[27:0];

assign trunc_ln18_58_fu_1236_p1 = golden_w3_q1[28:0];

assign trunc_ln18_59_fu_1253_p1 = input_0_val[28:0];

assign trunc_ln18_5_fu_497_p1 = input_0_val[1:0];

assign trunc_ln18_60_fu_1264_p1 = golden_w3_q1[29:0];

assign trunc_ln18_61_fu_1281_p1 = input_0_val[29:0];

assign trunc_ln18_62_fu_1292_p1 = golden_w3_q1[30:0];

assign trunc_ln18_63_fu_1482_p1 = golden_w3_q0[0:0];

assign trunc_ln18_64_fu_1499_p1 = input_1_val[30:0];

assign trunc_ln18_65_fu_1530_p1 = golden_w3_q0[1:0];

assign trunc_ln18_66_fu_1547_p1 = input_1_val[1:0];

assign trunc_ln18_67_fu_1558_p1 = golden_w3_q0[2:0];

assign trunc_ln18_68_fu_1575_p1 = input_1_val[2:0];

assign trunc_ln18_69_fu_1586_p1 = golden_w3_q0[3:0];

assign trunc_ln18_6_fu_508_p1 = golden_w3_q1[2:0];

assign trunc_ln18_70_fu_1603_p1 = input_1_val[3:0];

assign trunc_ln18_71_fu_1614_p1 = golden_w3_q0[4:0];

assign trunc_ln18_72_fu_1631_p1 = input_1_val[4:0];

assign trunc_ln18_73_fu_1642_p1 = golden_w3_q0[5:0];

assign trunc_ln18_74_fu_1659_p1 = input_1_val[5:0];

assign trunc_ln18_75_fu_1670_p1 = golden_w3_q0[6:0];

assign trunc_ln18_76_fu_1687_p1 = input_1_val[6:0];

assign trunc_ln18_77_fu_1698_p1 = golden_w3_q0[7:0];

assign trunc_ln18_78_fu_1715_p1 = input_1_val[7:0];

assign trunc_ln18_79_fu_1726_p1 = golden_w3_q0[8:0];

assign trunc_ln18_7_fu_525_p1 = input_0_val[2:0];

assign trunc_ln18_80_fu_1743_p1 = input_1_val[8:0];

assign trunc_ln18_81_fu_1754_p1 = golden_w3_q0[9:0];

assign trunc_ln18_82_fu_1771_p1 = input_1_val[9:0];

assign trunc_ln18_83_fu_1782_p1 = golden_w3_q0[10:0];

assign trunc_ln18_84_fu_1799_p1 = input_1_val[10:0];

assign trunc_ln18_85_fu_1810_p1 = golden_w3_q0[11:0];

assign trunc_ln18_86_fu_1827_p1 = input_1_val[11:0];

assign trunc_ln18_87_fu_1838_p1 = golden_w3_q0[12:0];

assign trunc_ln18_88_fu_1855_p1 = input_1_val[12:0];

assign trunc_ln18_89_fu_1866_p1 = golden_w3_q0[13:0];

assign trunc_ln18_8_fu_536_p1 = golden_w3_q1[3:0];

assign trunc_ln18_90_fu_1883_p1 = input_1_val[13:0];

assign trunc_ln18_91_fu_1894_p1 = golden_w3_q0[14:0];

assign trunc_ln18_92_fu_1911_p1 = input_1_val[14:0];

assign trunc_ln18_93_fu_1922_p1 = golden_w3_q0[15:0];

assign trunc_ln18_94_fu_1939_p1 = input_1_val[15:0];

assign trunc_ln18_95_fu_1950_p1 = golden_w3_q0[16:0];

assign trunc_ln18_96_fu_1967_p1 = input_1_val[16:0];

assign trunc_ln18_97_fu_1978_p1 = golden_w3_q0[17:0];

assign trunc_ln18_98_fu_1995_p1 = input_1_val[17:0];

assign trunc_ln18_99_fu_2006_p1 = golden_w3_q0[18:0];

assign trunc_ln18_9_fu_553_p1 = input_0_val[3:0];

assign trunc_ln18_fu_373_p1 = input_0_val[0:0];

assign xnor_result_1_fu_2346_p2 = (xor_ln18_30_fu_1502_p3 ^ golden_w3_q0);

assign xnor_result_fu_1296_p2 = (xor_ln_fu_452_p3 ^ golden_w3_q1);

assign xor_ln18_100_fu_1709_p2 = (bit_sel60_fu_1702_p3 ^ 1'd1);

assign xor_ln18_101_fu_1737_p2 = (bit_sel61_fu_1730_p3 ^ 1'd1);

assign xor_ln18_102_fu_1765_p2 = (bit_sel58_fu_1758_p3 ^ 1'd1);

assign xor_ln18_103_fu_1793_p2 = (bit_sel55_fu_1786_p3 ^ 1'd1);

assign xor_ln18_104_fu_1821_p2 = (bit_sel52_fu_1814_p3 ^ 1'd1);

assign xor_ln18_105_fu_1849_p2 = (bit_sel49_fu_1842_p3 ^ 1'd1);

assign xor_ln18_106_fu_1877_p2 = (bit_sel46_fu_1870_p3 ^ 1'd1);

assign xor_ln18_107_fu_1905_p2 = (bit_sel43_fu_1898_p3 ^ 1'd1);

assign xor_ln18_108_fu_1933_p2 = (bit_sel40_fu_1926_p3 ^ 1'd1);

assign xor_ln18_109_fu_1961_p2 = (bit_sel37_fu_1954_p3 ^ 1'd1);

assign xor_ln18_10_fu_752_p3 = {{xor_ln18_71_fu_743_p2}, {trunc_ln18_23_fu_749_p1}};

assign xor_ln18_110_fu_1989_p2 = (bit_sel34_fu_1982_p3 ^ 1'd1);

assign xor_ln18_111_fu_2017_p2 = (bit_sel31_fu_2010_p3 ^ 1'd1);

assign xor_ln18_112_fu_2045_p2 = (bit_sel28_fu_2038_p3 ^ 1'd1);

assign xor_ln18_113_fu_2073_p2 = (bit_sel25_fu_2066_p3 ^ 1'd1);

assign xor_ln18_114_fu_2101_p2 = (bit_sel22_fu_2094_p3 ^ 1'd1);

assign xor_ln18_115_fu_2129_p2 = (bit_sel19_fu_2122_p3 ^ 1'd1);

assign xor_ln18_116_fu_2157_p2 = (bit_sel16_fu_2150_p3 ^ 1'd1);

assign xor_ln18_117_fu_2185_p2 = (bit_sel13_fu_2178_p3 ^ 1'd1);

assign xor_ln18_118_fu_2213_p2 = (bit_sel10_fu_2206_p3 ^ 1'd1);

assign xor_ln18_119_fu_2241_p2 = (bit_sel7_fu_2234_p3 ^ 1'd1);

assign xor_ln18_11_fu_780_p3 = {{xor_ln18_72_fu_771_p2}, {trunc_ln18_25_fu_777_p1}};

assign xor_ln18_120_fu_2269_p2 = (bit_sel4_fu_2262_p3 ^ 1'd1);

assign xor_ln18_121_fu_2297_p2 = (bit_sel1_fu_2290_p3 ^ 1'd1);

assign xor_ln18_122_fu_2325_p2 = (bit_sel_fu_2318_p3 ^ 1'd1);

assign xor_ln18_12_fu_808_p3 = {{xor_ln18_73_fu_799_p2}, {trunc_ln18_27_fu_805_p1}};

assign xor_ln18_13_fu_836_p3 = {{xor_ln18_74_fu_827_p2}, {trunc_ln18_29_fu_833_p1}};

assign xor_ln18_14_fu_864_p3 = {{xor_ln18_75_fu_855_p2}, {trunc_ln18_31_fu_861_p1}};

assign xor_ln18_15_fu_892_p3 = {{xor_ln18_76_fu_883_p2}, {trunc_ln18_33_fu_889_p1}};

assign xor_ln18_16_fu_920_p3 = {{xor_ln18_77_fu_911_p2}, {trunc_ln18_35_fu_917_p1}};

assign xor_ln18_17_fu_948_p3 = {{xor_ln18_78_fu_939_p2}, {trunc_ln18_37_fu_945_p1}};

assign xor_ln18_18_fu_976_p3 = {{xor_ln18_79_fu_967_p2}, {trunc_ln18_39_fu_973_p1}};

assign xor_ln18_19_fu_1004_p3 = {{xor_ln18_80_fu_995_p2}, {trunc_ln18_41_fu_1001_p1}};

assign xor_ln18_1_fu_473_p3 = {{xor_ln18_fu_467_p2}, {trunc_ln18_reg_4085}};

assign xor_ln18_20_fu_1032_p3 = {{xor_ln18_81_fu_1023_p2}, {trunc_ln18_43_fu_1029_p1}};

assign xor_ln18_21_fu_1060_p3 = {{xor_ln18_82_fu_1051_p2}, {trunc_ln18_45_fu_1057_p1}};

assign xor_ln18_22_fu_1088_p3 = {{xor_ln18_83_fu_1079_p2}, {trunc_ln18_47_fu_1085_p1}};

assign xor_ln18_23_fu_1116_p3 = {{xor_ln18_84_fu_1107_p2}, {trunc_ln18_49_fu_1113_p1}};

assign xor_ln18_24_fu_1144_p3 = {{xor_ln18_85_fu_1135_p2}, {trunc_ln18_51_fu_1141_p1}};

assign xor_ln18_25_fu_1172_p3 = {{xor_ln18_86_fu_1163_p2}, {trunc_ln18_53_fu_1169_p1}};

assign xor_ln18_26_fu_1200_p3 = {{xor_ln18_87_fu_1191_p2}, {trunc_ln18_55_fu_1197_p1}};

assign xor_ln18_27_fu_1228_p3 = {{xor_ln18_88_fu_1219_p2}, {trunc_ln18_57_fu_1225_p1}};

assign xor_ln18_28_fu_1256_p3 = {{xor_ln18_89_fu_1247_p2}, {trunc_ln18_59_fu_1253_p1}};

assign xor_ln18_29_fu_1284_p3 = {{xor_ln18_90_fu_1275_p2}, {trunc_ln18_61_fu_1281_p1}};

assign xor_ln18_2_fu_500_p3 = {{xor_ln18_62_fu_491_p2}, {trunc_ln18_5_fu_497_p1}};

assign xor_ln18_30_fu_1502_p3 = {{xor_ln18_92_fu_1493_p2}, {trunc_ln18_64_fu_1499_p1}};

assign xor_ln18_31_fu_443_p2 = (bit_sel2_fu_436_p3 ^ 1'd1);

assign xor_ln18_32_fu_1523_p3 = {{xor_ln18_93_fu_1517_p2}, {trunc_ln18_1_reg_4091}};

assign xor_ln18_33_fu_1550_p3 = {{xor_ln18_94_fu_1541_p2}, {trunc_ln18_66_fu_1547_p1}};

assign xor_ln18_34_fu_1578_p3 = {{xor_ln18_95_fu_1569_p2}, {trunc_ln18_68_fu_1575_p1}};

assign xor_ln18_35_fu_1606_p3 = {{xor_ln18_96_fu_1597_p2}, {trunc_ln18_70_fu_1603_p1}};

assign xor_ln18_36_fu_1634_p3 = {{xor_ln18_97_fu_1625_p2}, {trunc_ln18_72_fu_1631_p1}};

assign xor_ln18_37_fu_1662_p3 = {{xor_ln18_98_fu_1653_p2}, {trunc_ln18_74_fu_1659_p1}};

assign xor_ln18_38_fu_1690_p3 = {{xor_ln18_99_fu_1681_p2}, {trunc_ln18_76_fu_1687_p1}};

assign xor_ln18_39_fu_1718_p3 = {{xor_ln18_100_fu_1709_p2}, {trunc_ln18_78_fu_1715_p1}};

assign xor_ln18_3_fu_528_p3 = {{xor_ln18_63_fu_519_p2}, {trunc_ln18_7_fu_525_p1}};

assign xor_ln18_40_fu_1746_p3 = {{xor_ln18_101_fu_1737_p2}, {trunc_ln18_80_fu_1743_p1}};

assign xor_ln18_41_fu_1774_p3 = {{xor_ln18_102_fu_1765_p2}, {trunc_ln18_82_fu_1771_p1}};

assign xor_ln18_42_fu_1802_p3 = {{xor_ln18_103_fu_1793_p2}, {trunc_ln18_84_fu_1799_p1}};

assign xor_ln18_43_fu_1830_p3 = {{xor_ln18_104_fu_1821_p2}, {trunc_ln18_86_fu_1827_p1}};

assign xor_ln18_44_fu_1858_p3 = {{xor_ln18_105_fu_1849_p2}, {trunc_ln18_88_fu_1855_p1}};

assign xor_ln18_45_fu_1886_p3 = {{xor_ln18_106_fu_1877_p2}, {trunc_ln18_90_fu_1883_p1}};

assign xor_ln18_46_fu_1914_p3 = {{xor_ln18_107_fu_1905_p2}, {trunc_ln18_92_fu_1911_p1}};

assign xor_ln18_47_fu_1942_p3 = {{xor_ln18_108_fu_1933_p2}, {trunc_ln18_94_fu_1939_p1}};

assign xor_ln18_48_fu_1970_p3 = {{xor_ln18_109_fu_1961_p2}, {trunc_ln18_96_fu_1967_p1}};

assign xor_ln18_49_fu_1998_p3 = {{xor_ln18_110_fu_1989_p2}, {trunc_ln18_98_fu_1995_p1}};

assign xor_ln18_4_fu_556_p3 = {{xor_ln18_64_fu_547_p2}, {trunc_ln18_9_fu_553_p1}};

assign xor_ln18_50_fu_2026_p3 = {{xor_ln18_111_fu_2017_p2}, {trunc_ln18_100_fu_2023_p1}};

assign xor_ln18_51_fu_2054_p3 = {{xor_ln18_112_fu_2045_p2}, {trunc_ln18_102_fu_2051_p1}};

assign xor_ln18_52_fu_2082_p3 = {{xor_ln18_113_fu_2073_p2}, {trunc_ln18_104_fu_2079_p1}};

assign xor_ln18_53_fu_2110_p3 = {{xor_ln18_114_fu_2101_p2}, {trunc_ln18_106_fu_2107_p1}};

assign xor_ln18_54_fu_2138_p3 = {{xor_ln18_115_fu_2129_p2}, {trunc_ln18_108_fu_2135_p1}};

assign xor_ln18_55_fu_2166_p3 = {{xor_ln18_116_fu_2157_p2}, {trunc_ln18_110_fu_2163_p1}};

assign xor_ln18_56_fu_2194_p3 = {{xor_ln18_117_fu_2185_p2}, {trunc_ln18_112_fu_2191_p1}};

assign xor_ln18_57_fu_2222_p3 = {{xor_ln18_118_fu_2213_p2}, {trunc_ln18_114_fu_2219_p1}};

assign xor_ln18_58_fu_2250_p3 = {{xor_ln18_119_fu_2241_p2}, {trunc_ln18_116_fu_2247_p1}};

assign xor_ln18_59_fu_2278_p3 = {{xor_ln18_120_fu_2269_p2}, {trunc_ln18_118_fu_2275_p1}};

assign xor_ln18_5_fu_584_p3 = {{xor_ln18_65_fu_575_p2}, {trunc_ln18_11_fu_581_p1}};

assign xor_ln18_60_fu_2306_p3 = {{xor_ln18_121_fu_2297_p2}, {trunc_ln18_120_fu_2303_p1}};

assign xor_ln18_61_fu_2334_p3 = {{xor_ln18_122_fu_2325_p2}, {trunc_ln18_122_fu_2331_p1}};

assign xor_ln18_62_fu_491_p2 = (bit_sel5_fu_484_p3 ^ 1'd1);

assign xor_ln18_63_fu_519_p2 = (bit_sel6_fu_512_p3 ^ 1'd1);

assign xor_ln18_64_fu_547_p2 = (bit_sel8_fu_540_p3 ^ 1'd1);

assign xor_ln18_65_fu_575_p2 = (bit_sel9_fu_568_p3 ^ 1'd1);

assign xor_ln18_66_fu_603_p2 = (bit_sel11_fu_596_p3 ^ 1'd1);

assign xor_ln18_67_fu_631_p2 = (bit_sel12_fu_624_p3 ^ 1'd1);

assign xor_ln18_68_fu_659_p2 = (bit_sel14_fu_652_p3 ^ 1'd1);

assign xor_ln18_69_fu_687_p2 = (bit_sel15_fu_680_p3 ^ 1'd1);

assign xor_ln18_6_fu_612_p3 = {{xor_ln18_66_fu_603_p2}, {trunc_ln18_13_fu_609_p1}};

assign xor_ln18_70_fu_715_p2 = (bit_sel17_fu_708_p3 ^ 1'd1);

assign xor_ln18_71_fu_743_p2 = (bit_sel18_fu_736_p3 ^ 1'd1);

assign xor_ln18_72_fu_771_p2 = (bit_sel20_fu_764_p3 ^ 1'd1);

assign xor_ln18_73_fu_799_p2 = (bit_sel21_fu_792_p3 ^ 1'd1);

assign xor_ln18_74_fu_827_p2 = (bit_sel23_fu_820_p3 ^ 1'd1);

assign xor_ln18_75_fu_855_p2 = (bit_sel24_fu_848_p3 ^ 1'd1);

assign xor_ln18_76_fu_883_p2 = (bit_sel26_fu_876_p3 ^ 1'd1);

assign xor_ln18_77_fu_911_p2 = (bit_sel27_fu_904_p3 ^ 1'd1);

assign xor_ln18_78_fu_939_p2 = (bit_sel29_fu_932_p3 ^ 1'd1);

assign xor_ln18_79_fu_967_p2 = (bit_sel30_fu_960_p3 ^ 1'd1);

assign xor_ln18_7_fu_640_p3 = {{xor_ln18_67_fu_631_p2}, {trunc_ln18_15_fu_637_p1}};

assign xor_ln18_80_fu_995_p2 = (bit_sel32_fu_988_p3 ^ 1'd1);

assign xor_ln18_81_fu_1023_p2 = (bit_sel33_fu_1016_p3 ^ 1'd1);

assign xor_ln18_82_fu_1051_p2 = (bit_sel35_fu_1044_p3 ^ 1'd1);

assign xor_ln18_83_fu_1079_p2 = (bit_sel36_fu_1072_p3 ^ 1'd1);

assign xor_ln18_84_fu_1107_p2 = (bit_sel38_fu_1100_p3 ^ 1'd1);

assign xor_ln18_85_fu_1135_p2 = (bit_sel39_fu_1128_p3 ^ 1'd1);

assign xor_ln18_86_fu_1163_p2 = (bit_sel41_fu_1156_p3 ^ 1'd1);

assign xor_ln18_87_fu_1191_p2 = (bit_sel42_fu_1184_p3 ^ 1'd1);

assign xor_ln18_88_fu_1219_p2 = (bit_sel44_fu_1212_p3 ^ 1'd1);

assign xor_ln18_89_fu_1247_p2 = (bit_sel45_fu_1240_p3 ^ 1'd1);

assign xor_ln18_8_fu_668_p3 = {{xor_ln18_68_fu_659_p2}, {trunc_ln18_17_fu_665_p1}};

assign xor_ln18_90_fu_1275_p2 = (bit_sel47_fu_1268_p3 ^ 1'd1);

assign xor_ln18_92_fu_1493_p2 = (bit_sel48_fu_1486_p3 ^ 1'd1);

assign xor_ln18_93_fu_1517_p2 = (bit_sel50_fu_1510_p3 ^ 1'd1);

assign xor_ln18_94_fu_1541_p2 = (bit_sel51_fu_1534_p3 ^ 1'd1);

assign xor_ln18_95_fu_1569_p2 = (bit_sel53_fu_1562_p3 ^ 1'd1);

assign xor_ln18_96_fu_1597_p2 = (bit_sel54_fu_1590_p3 ^ 1'd1);

assign xor_ln18_97_fu_1625_p2 = (bit_sel56_fu_1618_p3 ^ 1'd1);

assign xor_ln18_98_fu_1653_p2 = (bit_sel57_fu_1646_p3 ^ 1'd1);

assign xor_ln18_99_fu_1681_p2 = (bit_sel59_fu_1674_p3 ^ 1'd1);

assign xor_ln18_9_fu_696_p3 = {{xor_ln18_69_fu_687_p2}, {trunc_ln18_19_fu_693_p1}};

assign xor_ln18_fu_467_p2 = (bit_sel3_fu_460_p3 ^ 1'd1);

assign xor_ln18_s_fu_724_p3 = {{xor_ln18_70_fu_715_p2}, {trunc_ln18_21_fu_721_p1}};

assign xor_ln47_10_fu_1362_p2 = (xor_ln18_19_fu_1004_p3 ^ trunc_ln18_42_fu_1012_p1);

assign xor_ln47_11_fu_1368_p2 = (xor_ln18_18_fu_976_p3 ^ trunc_ln18_40_fu_984_p1);

assign xor_ln47_12_fu_1374_p2 = (xor_ln18_17_fu_948_p3 ^ trunc_ln18_38_fu_956_p1);

assign xor_ln47_13_fu_1380_p2 = (xor_ln18_16_fu_920_p3 ^ trunc_ln18_36_fu_928_p1);

assign xor_ln47_14_fu_1386_p2 = (xor_ln18_15_fu_892_p3 ^ trunc_ln18_34_fu_900_p1);

assign xor_ln47_15_fu_1392_p2 = (xor_ln18_14_fu_864_p3 ^ trunc_ln18_32_fu_872_p1);

assign xor_ln47_16_fu_1398_p2 = (xor_ln18_13_fu_836_p3 ^ trunc_ln18_30_fu_844_p1);

assign xor_ln47_17_fu_1404_p2 = (xor_ln18_12_fu_808_p3 ^ trunc_ln18_28_fu_816_p1);

assign xor_ln47_18_fu_1410_p2 = (xor_ln18_11_fu_780_p3 ^ trunc_ln18_26_fu_788_p1);

assign xor_ln47_19_fu_1416_p2 = (xor_ln18_10_fu_752_p3 ^ trunc_ln18_24_fu_760_p1);

assign xor_ln47_1_fu_1308_p2 = (xor_ln18_28_fu_1256_p3 ^ trunc_ln18_60_fu_1264_p1);

assign xor_ln47_20_fu_1422_p2 = (xor_ln18_s_fu_724_p3 ^ trunc_ln18_22_fu_732_p1);

assign xor_ln47_21_fu_1428_p2 = (xor_ln18_9_fu_696_p3 ^ trunc_ln18_20_fu_704_p1);

assign xor_ln47_22_fu_1434_p2 = (xor_ln18_8_fu_668_p3 ^ trunc_ln18_18_fu_676_p1);

assign xor_ln47_23_fu_1440_p2 = (xor_ln18_7_fu_640_p3 ^ trunc_ln18_16_fu_648_p1);

assign xor_ln47_24_fu_1446_p2 = (xor_ln18_6_fu_612_p3 ^ trunc_ln18_14_fu_620_p1);

assign xor_ln47_25_fu_1452_p2 = (xor_ln18_5_fu_584_p3 ^ trunc_ln18_12_fu_592_p1);

assign xor_ln47_26_fu_1458_p2 = (xor_ln18_4_fu_556_p3 ^ trunc_ln18_10_fu_564_p1);

assign xor_ln47_27_fu_1464_p2 = (xor_ln18_3_fu_528_p3 ^ trunc_ln18_8_fu_536_p1);

assign xor_ln47_28_fu_1470_p2 = (xor_ln18_2_fu_500_p3 ^ trunc_ln18_6_fu_508_p1);

assign xor_ln47_29_fu_1476_p2 = (xor_ln18_1_fu_473_p3 ^ trunc_ln18_4_fu_480_p1);

assign xor_ln47_2_fu_1314_p2 = (xor_ln18_27_fu_1228_p3 ^ trunc_ln18_58_fu_1236_p1);

assign xor_ln47_30_fu_2352_p2 = (xor_ln18_61_fu_2334_p3 ^ trunc_ln18_123_fu_2342_p1);

assign xor_ln47_31_fu_2358_p2 = (xor_ln18_60_fu_2306_p3 ^ trunc_ln18_121_fu_2314_p1);

assign xor_ln47_32_fu_2364_p2 = (xor_ln18_59_fu_2278_p3 ^ trunc_ln18_119_fu_2286_p1);

assign xor_ln47_33_fu_2370_p2 = (xor_ln18_58_fu_2250_p3 ^ trunc_ln18_117_fu_2258_p1);

assign xor_ln47_34_fu_2376_p2 = (xor_ln18_57_fu_2222_p3 ^ trunc_ln18_115_fu_2230_p1);

assign xor_ln47_35_fu_2382_p2 = (xor_ln18_56_fu_2194_p3 ^ trunc_ln18_113_fu_2202_p1);

assign xor_ln47_36_fu_2388_p2 = (xor_ln18_55_fu_2166_p3 ^ trunc_ln18_111_fu_2174_p1);

assign xor_ln47_37_fu_2394_p2 = (xor_ln18_54_fu_2138_p3 ^ trunc_ln18_109_fu_2146_p1);

assign xor_ln47_38_fu_2400_p2 = (xor_ln18_53_fu_2110_p3 ^ trunc_ln18_107_fu_2118_p1);

assign xor_ln47_39_fu_2406_p2 = (xor_ln18_52_fu_2082_p3 ^ trunc_ln18_105_fu_2090_p1);

assign xor_ln47_3_fu_1320_p2 = (xor_ln18_26_fu_1200_p3 ^ trunc_ln18_56_fu_1208_p1);

assign xor_ln47_40_fu_2412_p2 = (xor_ln18_51_fu_2054_p3 ^ trunc_ln18_103_fu_2062_p1);

assign xor_ln47_41_fu_2418_p2 = (xor_ln18_50_fu_2026_p3 ^ trunc_ln18_101_fu_2034_p1);

assign xor_ln47_42_fu_2424_p2 = (xor_ln18_49_fu_1998_p3 ^ trunc_ln18_99_fu_2006_p1);

assign xor_ln47_43_fu_2430_p2 = (xor_ln18_48_fu_1970_p3 ^ trunc_ln18_97_fu_1978_p1);

assign xor_ln47_44_fu_2436_p2 = (xor_ln18_47_fu_1942_p3 ^ trunc_ln18_95_fu_1950_p1);

assign xor_ln47_45_fu_2442_p2 = (xor_ln18_46_fu_1914_p3 ^ trunc_ln18_93_fu_1922_p1);

assign xor_ln47_46_fu_2448_p2 = (xor_ln18_45_fu_1886_p3 ^ trunc_ln18_91_fu_1894_p1);

assign xor_ln47_47_fu_2454_p2 = (xor_ln18_44_fu_1858_p3 ^ trunc_ln18_89_fu_1866_p1);

assign xor_ln47_48_fu_2460_p2 = (xor_ln18_43_fu_1830_p3 ^ trunc_ln18_87_fu_1838_p1);

assign xor_ln47_49_fu_2466_p2 = (xor_ln18_42_fu_1802_p3 ^ trunc_ln18_85_fu_1810_p1);

assign xor_ln47_4_fu_1326_p2 = (xor_ln18_25_fu_1172_p3 ^ trunc_ln18_54_fu_1180_p1);

assign xor_ln47_50_fu_2472_p2 = (xor_ln18_41_fu_1774_p3 ^ trunc_ln18_83_fu_1782_p1);

assign xor_ln47_51_fu_2478_p2 = (xor_ln18_40_fu_1746_p3 ^ trunc_ln18_81_fu_1754_p1);

assign xor_ln47_52_fu_2484_p2 = (xor_ln18_39_fu_1718_p3 ^ trunc_ln18_79_fu_1726_p1);

assign xor_ln47_53_fu_2490_p2 = (xor_ln18_38_fu_1690_p3 ^ trunc_ln18_77_fu_1698_p1);

assign xor_ln47_54_fu_2496_p2 = (xor_ln18_37_fu_1662_p3 ^ trunc_ln18_75_fu_1670_p1);

assign xor_ln47_55_fu_2502_p2 = (xor_ln18_36_fu_1634_p3 ^ trunc_ln18_73_fu_1642_p1);

assign xor_ln47_56_fu_2508_p2 = (xor_ln18_35_fu_1606_p3 ^ trunc_ln18_71_fu_1614_p1);

assign xor_ln47_57_fu_2514_p2 = (xor_ln18_34_fu_1578_p3 ^ trunc_ln18_69_fu_1586_p1);

assign xor_ln47_58_fu_2520_p2 = (xor_ln18_33_fu_1550_p3 ^ trunc_ln18_67_fu_1558_p1);

assign xor_ln47_59_fu_2526_p2 = (xor_ln18_32_fu_1523_p3 ^ trunc_ln18_65_fu_1530_p1);

assign xor_ln47_5_fu_1332_p2 = (xor_ln18_24_fu_1144_p3 ^ trunc_ln18_52_fu_1152_p1);

assign xor_ln47_6_fu_1338_p2 = (xor_ln18_23_fu_1116_p3 ^ trunc_ln18_50_fu_1124_p1);

assign xor_ln47_7_fu_1344_p2 = (xor_ln18_22_fu_1088_p3 ^ trunc_ln18_48_fu_1096_p1);

assign xor_ln47_8_fu_1350_p2 = (xor_ln18_21_fu_1060_p3 ^ trunc_ln18_46_fu_1068_p1);

assign xor_ln47_9_fu_1356_p2 = (xor_ln18_20_fu_1032_p3 ^ trunc_ln18_44_fu_1040_p1);

assign xor_ln47_fu_1302_p2 = (xor_ln18_29_fu_1284_p3 ^ trunc_ln18_62_fu_1292_p1);

assign xor_ln64_1_fu_2789_p2 = (xor_ln64_3_fu_2783_p2 ^ trunc_ln18_1_reg_4091);

assign xor_ln64_2_fu_2532_p2 = (trunc_ln18_2_fu_432_p1 ^ 1'd1);

assign xor_ln64_3_fu_2783_p2 = (trunc_ln18_63_fu_1482_p1 ^ 1'd1);

assign xor_ln64_fu_2538_p2 = (xor_ln64_2_fu_2532_p2 ^ trunc_ln18_reg_4085);

assign xor_ln_fu_452_p3 = {{xor_ln18_31_fu_443_p2}, {trunc_ln18_3_fu_449_p1}};

assign zext_ln47_1_fu_422_p1 = or_ln_fu_414_p3;

assign zext_ln47_fu_409_p1 = tmp_fu_401_p3;

assign zext_ln64_100_fu_3642_p1 = add_ln64_38_fu_3636_p2;

assign zext_ln64_101_fu_3652_p1 = add_ln64_39_fu_3646_p2;

assign zext_ln64_102_fu_3662_p1 = add_ln64_40_fu_3656_p2;

assign zext_ln64_103_fu_3672_p1 = add_ln64_41_fu_3666_p2;

assign zext_ln64_104_fu_3682_p1 = add_ln64_42_fu_3676_p2;

assign zext_ln64_105_fu_3692_p1 = add_ln64_43_fu_3686_p2;

assign zext_ln64_106_fu_3879_p1 = add_ln64_44_reg_4140;

assign zext_ln64_107_fu_3888_p1 = add_ln64_45_fu_3882_p2;

assign zext_ln64_108_fu_3708_p1 = add_ln64_46_fu_3702_p2;

assign zext_ln64_109_fu_3718_p1 = add_ln64_47_fu_3712_p2;

assign zext_ln64_10_fu_3086_p1 = tmp_12_fu_2623_p3;

assign zext_ln64_110_fu_3728_p1 = add_ln64_48_fu_3722_p2;

assign zext_ln64_111_fu_3738_p1 = add_ln64_49_fu_3732_p2;

assign zext_ln64_112_fu_3748_p1 = add_ln64_50_fu_3742_p2;

assign zext_ln64_113_fu_3758_p1 = add_ln64_51_fu_3752_p2;

assign zext_ln64_114_fu_3892_p1 = add_ln64_52_reg_4145;

assign zext_ln64_115_fu_3774_p1 = add_ln64_53_fu_3768_p2;

assign zext_ln64_116_fu_3784_p1 = add_ln64_54_fu_3778_p2;

assign zext_ln64_117_fu_3794_p1 = add_ln64_55_fu_3788_p2;

assign zext_ln64_118_fu_3804_p1 = add_ln64_56_fu_3798_p2;

assign zext_ln64_119_fu_3814_p1 = add_ln64_57_fu_3808_p2;

assign zext_ln64_11_fu_3090_p1 = tmp_11_fu_2615_p3;

assign zext_ln64_120_fu_3824_p1 = add_ln64_58_fu_3818_p2;

assign zext_ln64_121_fu_3895_p1 = add_ln64_59_reg_4150;

assign zext_ln64_122_fu_3904_p1 = add_ln64_60_fu_3898_p2;

assign zext_ln64_123_fu_3914_p1 = add_ln64_61_fu_3908_p2;

assign zext_ln64_124_fu_3046_p1 = tmp_62_fu_3038_p3;

assign zext_ln64_125_fu_3182_p1 = tmp_63_fu_3174_p3;

assign zext_ln64_12_fu_3094_p1 = tmp_14_fu_2639_p3;

assign zext_ln64_13_fu_3098_p1 = tmp_13_fu_2631_p3;

assign zext_ln64_14_fu_3102_p1 = tmp_16_fu_2655_p3;

assign zext_ln64_15_fu_3106_p1 = tmp_15_fu_2647_p3;

assign zext_ln64_16_fu_3110_p1 = tmp_18_fu_2671_p3;

assign zext_ln64_17_fu_3114_p1 = tmp_17_fu_2663_p3;

assign zext_ln64_18_fu_3118_p1 = tmp_20_fu_2687_p3;

assign zext_ln64_19_fu_3122_p1 = tmp_19_fu_2679_p3;

assign zext_ln64_1_fu_3050_p1 = tmp_2_fu_2543_p3;

assign zext_ln64_20_fu_3126_p1 = tmp_22_fu_2703_p3;

assign zext_ln64_21_fu_3130_p1 = tmp_21_fu_2695_p3;

assign zext_ln64_22_fu_3134_p1 = tmp_24_fu_2719_p3;

assign zext_ln64_23_fu_3138_p1 = tmp_23_fu_2711_p3;

assign zext_ln64_24_fu_3142_p1 = tmp_26_fu_2735_p3;

assign zext_ln64_25_fu_3146_p1 = tmp_25_fu_2727_p3;

assign zext_ln64_26_fu_3150_p1 = tmp_28_fu_2751_p3;

assign zext_ln64_27_fu_3154_p1 = tmp_27_fu_2743_p3;

assign zext_ln64_28_fu_3158_p1 = tmp_30_fu_2767_p3;

assign zext_ln64_29_fu_3162_p1 = tmp_29_fu_2759_p3;

assign zext_ln64_2_fu_3054_p1 = tmp_4_fu_2559_p3;

assign zext_ln64_30_fu_3166_p1 = tmp_31_fu_2775_p3;

assign zext_ln64_31_fu_3170_p1 = xor_ln64_1_fu_2789_p2;

assign zext_ln64_32_fu_3186_p1 = tmp_32_fu_2794_p3;

assign zext_ln64_33_fu_3190_p1 = tmp_34_fu_2810_p3;

assign zext_ln64_34_fu_3194_p1 = tmp_33_fu_2802_p3;

assign zext_ln64_35_fu_3198_p1 = tmp_36_fu_2826_p3;

assign zext_ln64_36_fu_3202_p1 = tmp_35_fu_2818_p3;

assign zext_ln64_37_fu_3206_p1 = tmp_38_fu_2842_p3;

assign zext_ln64_38_fu_3210_p1 = tmp_37_fu_2834_p3;

assign zext_ln64_39_fu_3214_p1 = tmp_40_fu_2858_p3;

assign zext_ln64_3_fu_3058_p1 = tmp_3_fu_2551_p3;

assign zext_ln64_40_fu_3218_p1 = tmp_39_fu_2850_p3;

assign zext_ln64_41_fu_3222_p1 = tmp_42_fu_2874_p3;

assign zext_ln64_42_fu_3226_p1 = tmp_41_fu_2866_p3;

assign zext_ln64_43_fu_3230_p1 = tmp_44_fu_2890_p3;

assign zext_ln64_44_fu_3234_p1 = tmp_43_fu_2882_p3;

assign zext_ln64_45_fu_3238_p1 = tmp_46_fu_2906_p3;

assign zext_ln64_46_fu_3242_p1 = tmp_45_fu_2898_p3;

assign zext_ln64_47_fu_3246_p1 = tmp_48_fu_2922_p3;

assign zext_ln64_48_fu_3250_p1 = tmp_47_fu_2914_p3;

assign zext_ln64_49_fu_3254_p1 = tmp_50_fu_2938_p3;

assign zext_ln64_4_fu_3062_p1 = tmp_6_fu_2575_p3;

assign zext_ln64_50_fu_3258_p1 = tmp_49_fu_2930_p3;

assign zext_ln64_51_fu_3262_p1 = tmp_52_fu_2954_p3;

assign zext_ln64_52_fu_3266_p1 = tmp_51_fu_2946_p3;

assign zext_ln64_53_fu_3270_p1 = tmp_54_fu_2970_p3;

assign zext_ln64_54_fu_3274_p1 = tmp_53_fu_2962_p3;

assign zext_ln64_55_fu_3278_p1 = tmp_56_fu_2986_p3;

assign zext_ln64_56_fu_3282_p1 = tmp_55_fu_2978_p3;

assign zext_ln64_57_fu_3286_p1 = tmp_58_fu_3002_p3;

assign zext_ln64_58_fu_3290_p1 = tmp_57_fu_2994_p3;

assign zext_ln64_59_fu_3294_p1 = tmp_60_fu_3018_p3;

assign zext_ln64_5_fu_3066_p1 = tmp_5_fu_2567_p3;

assign zext_ln64_60_fu_3298_p1 = tmp_59_fu_3010_p3;

assign zext_ln64_61_fu_3302_p1 = tmp_61_fu_3026_p3;

assign zext_ln64_62_fu_3312_p1 = add_ln64_fu_3306_p2;

assign zext_ln64_63_fu_3322_p1 = add_ln64_1_fu_3316_p2;

assign zext_ln64_64_fu_3332_p1 = add_ln64_2_fu_3326_p2;

assign zext_ln64_65_fu_3342_p1 = add_ln64_3_fu_3336_p2;

assign zext_ln64_66_fu_3352_p1 = add_ln64_4_fu_3346_p2;

assign zext_ln64_67_fu_3362_p1 = add_ln64_5_fu_3356_p2;

assign zext_ln64_68_fu_3834_p1 = add_ln64_6_reg_4115;

assign zext_ln64_69_fu_3378_p1 = add_ln64_7_fu_3372_p2;

assign zext_ln64_6_fu_3070_p1 = tmp_8_fu_2591_p3;

assign zext_ln64_70_fu_3388_p1 = add_ln64_8_fu_3382_p2;

assign zext_ln64_71_fu_3398_p1 = add_ln64_9_fu_3392_p2;

assign zext_ln64_72_fu_3408_p1 = add_ln64_10_fu_3402_p2;

assign zext_ln64_73_fu_3418_p1 = add_ln64_11_fu_3412_p2;

assign zext_ln64_74_fu_3428_p1 = add_ln64_12_fu_3422_p2;

assign zext_ln64_75_fu_3837_p1 = add_ln64_13_reg_4120;

assign zext_ln64_76_fu_3846_p1 = add_ln64_14_fu_3840_p2;

assign zext_ln64_77_fu_3444_p1 = add_ln64_15_fu_3438_p2;

assign zext_ln64_78_fu_3454_p1 = add_ln64_16_fu_3448_p2;

assign zext_ln64_79_fu_3464_p1 = add_ln64_17_fu_3458_p2;

assign zext_ln64_7_fu_3074_p1 = tmp_7_fu_2583_p3;

assign zext_ln64_80_fu_3474_p1 = add_ln64_18_fu_3468_p2;

assign zext_ln64_81_fu_3484_p1 = add_ln64_19_fu_3478_p2;

assign zext_ln64_82_fu_3494_p1 = add_ln64_20_fu_3488_p2;

assign zext_ln64_83_fu_3850_p1 = add_ln64_21_reg_4125;

assign zext_ln64_84_fu_3510_p1 = add_ln64_22_fu_3504_p2;

assign zext_ln64_85_fu_3520_p1 = add_ln64_23_fu_3514_p2;

assign zext_ln64_86_fu_3530_p1 = add_ln64_24_fu_3524_p2;

assign zext_ln64_87_fu_3540_p1 = add_ln64_25_fu_3534_p2;

assign zext_ln64_88_fu_3550_p1 = add_ln64_26_fu_3544_p2;

assign zext_ln64_89_fu_3560_p1 = add_ln64_27_fu_3554_p2;

assign zext_ln64_8_fu_3078_p1 = tmp_10_fu_2607_p3;

assign zext_ln64_90_fu_3853_p1 = add_ln64_28_reg_4130;

assign zext_ln64_91_fu_3862_p1 = add_ln64_29_fu_3856_p2;

assign zext_ln64_92_fu_3872_p1 = add_ln64_30_fu_3866_p2;

assign zext_ln64_93_fu_3576_p1 = add_ln64_31_fu_3570_p2;

assign zext_ln64_94_fu_3586_p1 = add_ln64_32_fu_3580_p2;

assign zext_ln64_95_fu_3596_p1 = add_ln64_33_fu_3590_p2;

assign zext_ln64_96_fu_3606_p1 = add_ln64_34_fu_3600_p2;

assign zext_ln64_97_fu_3616_p1 = add_ln64_35_fu_3610_p2;

assign zext_ln64_98_fu_3626_p1 = add_ln64_36_fu_3620_p2;

assign zext_ln64_99_fu_3876_p1 = add_ln64_37_reg_4135;

assign zext_ln64_9_fu_3082_p1 = tmp_9_fu_2599_p3;

assign zext_ln64_fu_3034_p1 = xor_ln64_fu_2538_p2;

endmodule //bnn_dense_layer_3
