
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.101230                       # Number of seconds simulated
sim_ticks                                101229849144                       # Number of ticks simulated
final_tick                               628223746422                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 194036                       # Simulator instruction rate (inst/s)
host_op_rate                                   245129                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5966645                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907544                       # Number of bytes of host memory used
host_seconds                                 16965.96                       # Real time elapsed on the host
sim_insts                                  3292002571                       # Number of instructions simulated
sim_ops                                    4158851182                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2419072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2117120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       512256                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5053184                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1362304                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1362304                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18899                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        16540                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4002                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 39478                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10643                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10643                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16438                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     23896825                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        12644                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     20913989                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        17702                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      5060326                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                49917925                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16438                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        12644                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        17702                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              46785                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13457533                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13457533                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13457533                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16438                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     23896825                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        12644                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     20913989                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        17702                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      5060326                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               63375457                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               242757433                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21944610                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17777278                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2014102                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8983904                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8284543                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2465505                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91145                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185626137                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             121962500                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21944610                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10750048                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26718254                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6170520                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4514162                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11619345                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2013946                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    220969757                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.678229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.050235                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       194251503     87.91%     87.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2486428      1.13%     89.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1959116      0.89%     89.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4591894      2.08%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          995483      0.45%     92.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1554559      0.70%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1185152      0.54%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          742903      0.34%     94.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13202719      5.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    220969757                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.090397                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.502405                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       183558783                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6641675                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26612529                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        87344                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4069420                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3783871                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42383                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     149573449                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        77498                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4069420                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184063531                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1690207                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3519393                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26164574                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1462626                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149436037                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        25127                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        277424                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       539143                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       205925                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    210228021                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    697287382                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    697287382                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695495                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        39532503                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37348                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20809                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4729780                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14528533                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7217144                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       133722                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1600695                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148366348                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37331                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139378259                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       144325                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24754305                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51477533                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4263                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    220969757                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.630757                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.302015                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    160882680     72.81%     72.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25754138     11.66%     84.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12489798      5.65%     90.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8336033      3.77%     93.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7725224      3.50%     97.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2594211      1.17%     98.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2678797      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       379315      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       129561      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    220969757                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         401052     59.21%     59.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        137750     20.34%     79.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       138507     20.45%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117064073     83.99%     83.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2113170      1.52%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13025223      9.35%     94.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7159259      5.14%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139378259                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.574146                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             677309                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004860                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    500547907                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    173158461                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135804200                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140055568                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       350470                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3294596                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1014                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          477                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       191418                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4069420                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1068153                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        97420                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    148403679                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        10096                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14528533                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7217144                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20797                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         82376                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          477                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1098088                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1138844                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2236932                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136839095                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12576425                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2539162                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19734379                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19401529                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7157954                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.563687                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135804830                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135804200                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80429666                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221978825                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.559423                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.362330                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809383                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25595696                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2017208                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    216900337                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.566202                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.370700                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    165323140     76.22%     76.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24274111     11.19%     87.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10604693      4.89%     92.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6017599      2.77%     95.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4359491      2.01%     97.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1711238      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1323433      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       954719      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2331913      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    216900337                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809383                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259663                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233937                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645452                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500186                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2331913                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           362973503                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          300879694                       # The number of ROB writes
system.switch_cpus0.timesIdled                3011871                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               21787676                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.427574                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.427574                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.411934                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.411934                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       616368611                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189141161                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138137634                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               242757433                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        20787348                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16933948                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1853504                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8196202                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7880032                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2168906                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        83930                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    187631746                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             116927249                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           20787348                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10048938                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24713891                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5510750                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       8790435                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11473347                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1851175                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    224765818                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.629144                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.997868                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       200051927     89.00%     89.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2648977      1.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2081030      0.93%     91.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2233215      0.99%     92.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1898094      0.84%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1059494      0.47%     93.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          727882      0.32%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1879368      0.84%     94.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12185831      5.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    224765818                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.085630                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.481663                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       185431697                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     11028190                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24570009                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       112523                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3623391                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3540925                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6355                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     141138676                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        50294                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3623391                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       185682207                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        7787701                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2147473                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24437553                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1087486                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     140932573                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          452                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        422672                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       537942                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         5081                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    197247717                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    656794011                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    656794011                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163829229                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33418470                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        31822                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        16177                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3486179                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13534635                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7613534                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       284028                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1674456                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         140432421                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        31820                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        133344921                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        77311                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     19403824                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     40045646                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          532                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    224765818                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.593262                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.298998                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    168514637     74.97%     74.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23717608     10.55%     85.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11969700      5.33%     90.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7751746      3.45%     94.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6396212      2.85%     97.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2509219      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3097193      1.38%     99.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       757450      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        52053      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    224765818                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         936231     75.46%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     75.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        140153     11.30%     86.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       164234     13.24%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    110582382     82.93%     82.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1951837      1.46%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15644      0.01%     84.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13220094      9.91%     94.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7574964      5.68%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     133344921                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.549293                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1240618                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009304                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    492773588                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    159868754                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    129644118                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     134585539                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       144327                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      1731866                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           59                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          692                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       126222                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          529                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3623391                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        7066625                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       296538                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    140464241                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1992                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13534635                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7613534                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        16176                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        232869                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        11940                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          692                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1104519                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1032323                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2136842                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    130834074                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13095720                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2510846                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20670358                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18678887                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7574638                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.538950                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             129646738                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            129644118                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         77002338                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        207519234                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.534048                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.371061                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     97236238                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    119086848                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     21386865                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31288                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1874105                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    221142427                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.538507                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.391777                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    172733657     78.11%     78.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22690844     10.26%     88.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10518897      4.76%     93.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4692655      2.12%     95.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3553594      1.61%     96.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1504164      0.68%     97.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1488086      0.67%     98.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1067707      0.48%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2892823      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    221142427                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     97236238                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     119086848                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19290081                       # Number of memory references committed
system.switch_cpus1.commit.loads             11802769                       # Number of loads committed
system.switch_cpus1.commit.membars              15644                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17088865                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        107167605                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2355022                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2892823                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           358723317                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          284570889                       # The number of ROB writes
system.switch_cpus1.timesIdled                2758647                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               17991615                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           97236238                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            119086848                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     97236238                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.496574                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.496574                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.400549                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.400549                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       591447897                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      178671558                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      134021018                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31288                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               242757433                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        21944068                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     17805463                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2019290                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8914656                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8310521                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2381999                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        95422                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    190117414                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             122390538                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           21944068                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10692520                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             26944756                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6164422                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3527231                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11747468                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2017392                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    224708469                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.668985                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.029686                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       197763713     88.01%     88.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1875468      0.83%     88.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3419425      1.52%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3155537      1.40%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2004282      0.89%     92.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1648096      0.73%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          943453      0.42%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          960711      0.43%     94.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12937784      5.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    224708469                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.090395                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.504168                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       188180279                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5481634                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         26881638                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        46071                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4118843                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3794936                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          225                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     150228371                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1286                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4118843                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       188661285                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1225638                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3149806                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         26417033                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1135853                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     150103157                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        190191                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       488085                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    212908095                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    699231577                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    699231577                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    175228114                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        37679981                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34508                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17254                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4187409                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14172777                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7330537                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        84081                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1621656                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         149099637                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34508                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        140771698                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       119401                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     22541452                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     47457127                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    224708469                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.626464                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.299428                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    163991653     72.98%     72.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     25711069     11.44%     84.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13826389      6.15%     90.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7006437      3.12%     93.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8340709      3.71%     97.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2706371      1.20%     98.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2532939      1.13%     99.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       447001      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       145901      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    224708469                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         425253     59.65%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        146873     20.60%     80.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       140765     19.75%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    118369329     84.09%     84.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2018950      1.43%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17254      0.01%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13058918      9.28%     94.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7307247      5.19%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     140771698                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.579886                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             712891                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005064                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    507084157                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    171675812                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    137722609                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     141484589                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       274013                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2749600                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          215                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        94024                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4118843                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         827317                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       116295                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    149134145                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        76012                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14172777                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7330537                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17254                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        100970                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          215                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1077575                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1124490                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2202065                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    138743414                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12598952                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2028284                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19906045                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19583420                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7307093                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.571531                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             137722650                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            137722609                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         79495968                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        221412917                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.567326                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.359039                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102052181                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125656395                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     23478072                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34508                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2044946                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    220589626                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.569639                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.369325                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    167671639     76.01%     76.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24361578     11.04%     87.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     12633652      5.73%     92.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4060999      1.84%     94.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5578784      2.53%     97.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1872669      0.85%     98.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1079788      0.49%     98.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       956829      0.43%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2373688      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    220589626                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102052181                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125656395                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18659690                       # Number of memory references committed
system.switch_cpus2.commit.loads             11423177                       # Number of loads committed
system.switch_cpus2.commit.membars              17254                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18137138                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        113206867                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2591723                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2373688                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           367350405                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          302387812                       # The number of ROB writes
system.switch_cpus2.timesIdled                2942394                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               18048964                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102052181                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125656395                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102052181                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.378758                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.378758                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.420387                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.420387                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       624052379                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      192747105                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      138640545                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34508                       # number of misc regfile writes
system.l20.replacements                         18913                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          729284                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29153                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.015745                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          254.526148                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     8.088596                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3631.454219                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          6345.931037                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.024856                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000790                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.354634                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.619720                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        54378                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  54378                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           20009                       # number of Writeback hits
system.l20.Writeback_hits::total                20009                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        54378                       # number of demand (read+write) hits
system.l20.demand_hits::total                   54378                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        54378                       # number of overall hits
system.l20.overall_hits::total                  54378                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18899                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18912                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18899                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18912                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18899                       # number of overall misses
system.l20.overall_misses::total                18912                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2767897                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   4443957335                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     4446725232                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2767897                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   4443957335                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      4446725232                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2767897                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   4443957335                       # number of overall miss cycles
system.l20.overall_miss_latency::total     4446725232                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        73277                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              73290                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        20009                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            20009                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73277                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73290                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73277                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73290                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.257912                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.258043                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.257912                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.258043                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.257912                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.258043                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 212915.153846                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 235142.459125                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 235127.180203                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 212915.153846                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 235142.459125                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 235127.180203                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 212915.153846                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 235142.459125                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 235127.180203                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3517                       # number of writebacks
system.l20.writebacks::total                     3517                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18899                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18912                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18899                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18912                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18899                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18912                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1963591                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3273916007                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3275879598                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1963591                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3273916007                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3275879598                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1963591                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3273916007                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3275879598                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.257912                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.258043                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.257912                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.258043                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.257912                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.258043                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 151045.461538                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 173232.234880                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 173216.983820                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 151045.461538                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 173232.234880                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 173216.983820                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 151045.461538                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 173232.234880                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 173216.983820                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         16550                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          680526                       # Total number of references to valid blocks.
system.l21.sampled_refs                         26790                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.402240                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           12.953854                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     4.971403                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5732.712274                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4489.362469                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.001265                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000485                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.559835                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.438414                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        76179                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  76179                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           17533                       # number of Writeback hits
system.l21.Writeback_hits::total                17533                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        76179                       # number of demand (read+write) hits
system.l21.demand_hits::total                   76179                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        76179                       # number of overall hits
system.l21.overall_hits::total                  76179                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        16540                       # number of ReadReq misses
system.l21.ReadReq_misses::total                16550                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        16540                       # number of demand (read+write) misses
system.l21.demand_misses::total                 16550                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        16540                       # number of overall misses
system.l21.overall_misses::total                16550                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2262446                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3961873169                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3964135615                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2262446                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3961873169                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3964135615                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2262446                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3961873169                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3964135615                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           10                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        92719                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              92729                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        17533                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            17533                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           10                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        92719                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               92729                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           10                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        92719                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              92729                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.178388                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.178477                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.178388                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.178477                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.178388                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.178477                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 226244.600000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 239532.839722                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 239524.810574                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 226244.600000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 239532.839722                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 239524.810574                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 226244.600000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 239532.839722                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 239524.810574                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4090                       # number of writebacks
system.l21.writebacks::total                     4090                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        16540                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           16550                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        16540                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            16550                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        16540                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           16550                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1644446                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2938156687                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2939801133                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1644446                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2938156687                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2939801133                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1644446                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2938156687                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2939801133                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.178388                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.178477                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.178388                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.178477                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.178388                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.178477                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 164444.600000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 177639.461125                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 177631.488399                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 164444.600000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 177639.461125                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 177631.488399                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 164444.600000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 177639.461125                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 177631.488399                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          4016                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          395885                       # Total number of references to valid blocks.
system.l22.sampled_refs                         16304                       # Sample count of references to valid blocks.
system.l22.avg_refs                         24.281465                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          519.592416                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    12.803700                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1951.294911                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9804.308973                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.042285                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001042                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.158797                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.797877                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        35605                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  35605                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10678                       # number of Writeback hits
system.l22.Writeback_hits::total                10678                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        35605                       # number of demand (read+write) hits
system.l22.demand_hits::total                   35605                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        35605                       # number of overall hits
system.l22.overall_hits::total                  35605                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         4002                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 4016                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         4002                       # number of demand (read+write) misses
system.l22.demand_misses::total                  4016                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         4002                       # number of overall misses
system.l22.overall_misses::total                 4016                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3143631                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    944936292                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      948079923                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3143631                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    944936292                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       948079923                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3143631                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    944936292                       # number of overall miss cycles
system.l22.overall_miss_latency::total      948079923                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        39607                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              39621                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10678                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10678                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        39607                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               39621                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        39607                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              39621                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.101043                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.101360                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.101043                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.101360                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.101043                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.101360                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 224545.071429                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 236116.014993                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 236075.678038                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 224545.071429                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 236116.014993                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 236075.678038                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 224545.071429                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 236116.014993                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 236075.678038                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3036                       # number of writebacks
system.l22.writebacks::total                     3036                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         4002                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            4016                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         4002                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             4016                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         4002                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            4016                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2277256                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    697196878                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    699474134                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2277256                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    697196878                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    699474134                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2277256                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    697196878                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    699474134                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.101043                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.101360                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.101043                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.101360                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.101043                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.101360                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 162661.142857                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 174212.113443                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 174171.846116                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 162661.142857                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 174212.113443                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 174171.846116                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 162661.142857                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 174212.113443                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 174171.846116                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.996661                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011626954                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2060340.028513                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996661                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.766026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11619330                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11619330                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11619330                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11619330                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11619330                       # number of overall hits
system.cpu0.icache.overall_hits::total       11619330                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3453261                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3453261                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3453261                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3453261                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3453261                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3453261                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11619345                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11619345                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11619345                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11619345                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11619345                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11619345                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 230217.400000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 230217.400000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 230217.400000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 230217.400000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 230217.400000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 230217.400000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2875797                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2875797                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2875797                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2875797                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2875797                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2875797                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 221215.153846                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 221215.153846                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 221215.153846                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 221215.153846                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 221215.153846                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 221215.153846                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73277                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179483832                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73533                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2440.861001                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.003613                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.996387                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.902358                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.097642                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9418716                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9418716                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992658                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20523                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20523                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16411374                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16411374                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16411374                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16411374                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       180742                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       180742                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       180742                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        180742                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       180742                       # number of overall misses
system.cpu0.dcache.overall_misses::total       180742                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  22586711632                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  22586711632                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  22586711632                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  22586711632                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  22586711632                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  22586711632                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9599458                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9599458                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20523                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20523                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16592116                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16592116                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16592116                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16592116                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018828                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018828                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010893                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010893                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010893                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010893                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 124966.591229                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 124966.591229                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 124966.591229                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 124966.591229                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 124966.591229                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 124966.591229                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        20009                       # number of writebacks
system.cpu0.dcache.writebacks::total            20009                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       107465                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       107465                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       107465                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       107465                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       107465                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       107465                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73277                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73277                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73277                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73277                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73277                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73277                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8169492448                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8169492448                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8169492448                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8169492448                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8169492448                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8169492448                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007633                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007633                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004416                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004416                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004416                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004416                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 111487.812656                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 111487.812656                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 111487.812656                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 111487.812656                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 111487.812656                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 111487.812656                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               546.996163                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006303933                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1839678.122486                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst     9.996163                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          537                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.016019                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.860577                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.876596                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11473336                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11473336                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11473336                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11473336                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11473336                       # number of overall hits
system.cpu1.icache.overall_hits::total       11473336                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           11                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           11                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           11                       # number of overall misses
system.cpu1.icache.overall_misses::total           11                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2681412                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2681412                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2681412                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2681412                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2681412                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2681412                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11473347                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11473347                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11473347                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11473347                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11473347                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11473347                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 243764.727273                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 243764.727273                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 243764.727273                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 243764.727273                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 243764.727273                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 243764.727273                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2359646                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2359646                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2359646                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2359646                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2359646                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2359646                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 235964.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 235964.600000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 235964.600000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 235964.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 235964.600000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 235964.600000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 92719                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               189623002                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 92975                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2039.505265                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.625221                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.374779                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.916505                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.083495                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10082116                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10082116                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7455870                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7455870                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        15993                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        15993                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15644                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15644                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17537986                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17537986                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17537986                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17537986                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       386811                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       386811                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           70                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           70                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       386881                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        386881                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       386881                       # number of overall misses
system.cpu1.dcache.overall_misses::total       386881                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  40413852842                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  40413852842                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      6599464                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      6599464                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  40420452306                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  40420452306                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  40420452306                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  40420452306                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10468927                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10468927                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7455940                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7455940                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        15993                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15993                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15644                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15644                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17924867                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17924867                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17924867                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17924867                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.036948                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.036948                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000009                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000009                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.021583                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021583                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.021583                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021583                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 104479.585229                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 104479.585229                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 94278.057143                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 94278.057143                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 104477.739424                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 104477.739424                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 104477.739424                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 104477.739424                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        17533                       # number of writebacks
system.cpu1.dcache.writebacks::total            17533                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       294092                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       294092                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           70                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           70                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       294162                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       294162                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       294162                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       294162                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        92719                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        92719                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        92719                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        92719                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        92719                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        92719                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   9204468581                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9204468581                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   9204468581                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9204468581                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   9204468581                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9204468581                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008857                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008857                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.005173                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005173                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.005173                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005173                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 99272.733539                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 99272.733539                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 99272.733539                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 99272.733539                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 99272.733539                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 99272.733539                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997009                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1009646302                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2180661.559395                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997009                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11747452                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11747452                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11747452                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11747452                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11747452                       # number of overall hits
system.cpu2.icache.overall_hits::total       11747452                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3876680                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3876680                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3876680                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3876680                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3876680                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3876680                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11747468                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11747468                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11747468                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11747468                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11747468                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11747468                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 242292.500000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 242292.500000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 242292.500000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 242292.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 242292.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 242292.500000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3259831                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3259831                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3259831                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3259831                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3259831                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3259831                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 232845.071429                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 232845.071429                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 232845.071429                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 232845.071429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 232845.071429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 232845.071429                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39607                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               168109316                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 39863                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4217.176730                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   232.230001                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    23.769999                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.907148                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.092852                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9468548                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9468548                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7203732                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7203732                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17254                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17254                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17254                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17254                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16672280                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16672280                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16672280                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16672280                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       119307                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       119307                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       119307                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        119307                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       119307                       # number of overall misses
system.cpu2.dcache.overall_misses::total       119307                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  12871708291                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  12871708291                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  12871708291                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  12871708291                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  12871708291                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  12871708291                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9587855                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9587855                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7203732                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7203732                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17254                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17254                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17254                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17254                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16791587                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16791587                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16791587                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16791587                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012444                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012444                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007105                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007105                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007105                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007105                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 107887.284828                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 107887.284828                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 107887.284828                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 107887.284828                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 107887.284828                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 107887.284828                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10678                       # number of writebacks
system.cpu2.dcache.writebacks::total            10678                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        79700                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        79700                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        79700                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        79700                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        79700                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        79700                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39607                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39607                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39607                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39607                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39607                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39607                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3295563962                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3295563962                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3295563962                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3295563962                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3295563962                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3295563962                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004131                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004131                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002359                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002359                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002359                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002359                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 83206.603934                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 83206.603934                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 83206.603934                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 83206.603934                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 83206.603934                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 83206.603934                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
