<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p452" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_452{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_452{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_452{left:69px;bottom:1141px;letter-spacing:-0.15px;}
#t4_452{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t5_452{left:69px;bottom:1054px;letter-spacing:-0.13px;word-spacing:-1.06px;}
#t6_452{left:69px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-1.13px;}
#t7_452{left:69px;bottom:1020px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t8_452{left:69px;bottom:952px;letter-spacing:0.16px;}
#t9_452{left:150px;bottom:952px;letter-spacing:0.22px;word-spacing:-0.04px;}
#ta_452{left:69px;bottom:927px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tb_452{left:69px;bottom:910px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tc_452{left:69px;bottom:894px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#td_452{left:69px;bottom:867px;}
#te_452{left:95px;bottom:871px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tf_452{left:343px;bottom:871px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tg_452{left:95px;bottom:854px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#th_452{left:95px;bottom:837px;letter-spacing:-0.14px;word-spacing:-1.2px;}
#ti_452{left:95px;bottom:820px;letter-spacing:-0.2px;word-spacing:-0.4px;}
#tj_452{left:69px;bottom:794px;}
#tk_452{left:95px;bottom:797px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tl_452{left:471px;bottom:797px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tm_452{left:95px;bottom:781px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tn_452{left:95px;bottom:764px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#to_452{left:95px;bottom:747px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tp_452{left:95px;bottom:730px;letter-spacing:-0.18px;}
#tq_452{left:69px;bottom:706px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tr_452{left:69px;bottom:647px;letter-spacing:0.13px;}
#ts_452{left:151px;bottom:647px;letter-spacing:0.14px;word-spacing:0.01px;}
#tt_452{left:69px;bottom:623px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tu_452{left:69px;bottom:606px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tv_452{left:69px;bottom:582px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tw_452{left:69px;bottom:565px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tx_452{left:69px;bottom:539px;}
#ty_452{left:95px;bottom:542px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tz_452{left:385px;bottom:542px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t10_452{left:95px;bottom:525px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t11_452{left:95px;bottom:509px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t12_452{left:95px;bottom:492px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t13_452{left:95px;bottom:475px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t14_452{left:95px;bottom:458px;letter-spacing:-0.15px;word-spacing:-0.64px;}
#t15_452{left:95px;bottom:441px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t16_452{left:95px;bottom:425px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t17_452{left:95px;bottom:402px;word-spacing:-0.76px;}
#t18_452{left:95px;bottom:385px;letter-spacing:-0.04px;word-spacing:-0.9px;}
#t19_452{left:95px;bottom:368px;word-spacing:-0.51px;}
#t1a_452{left:95px;bottom:351px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1b_452{left:95px;bottom:334px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1c_452{left:95px;bottom:318px;letter-spacing:-0.16px;word-spacing:-0.45px;}

.s1_452{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_452{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_452{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_452{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_452{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_452{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s7_452{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts452" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg452Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg452" style="-webkit-user-select: none;"><object width="935" height="1210" data="452/452.svg" type="image/svg+xml" id="pdf452" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_452" class="t s1_452">12-10 </span><span id="t2_452" class="t s1_452">Vol. 3A </span>
<span id="t3_452" class="t s2_452">MEMORY CACHE CONTROL </span>
<span id="t4_452" class="t s3_452">The L1 instruction cache in P6 family processors implements only the “SI” part of the MESI protocol, because the </span>
<span id="t5_452" class="t s3_452">instruction cache is not writable. The instruction cache monitors changes in the data cache to maintain consistency </span>
<span id="t6_452" class="t s3_452">between the caches when instructions are modified. See Section 12.6, “Self-Modifying Code,” for more information </span>
<span id="t7_452" class="t s3_452">on the implications of caching instructions. </span>
<span id="t8_452" class="t s4_452">12.5 </span><span id="t9_452" class="t s4_452">CACHE CONTROL </span>
<span id="ta_452" class="t s3_452">The Intel 64 and IA-32 architectures provide a variety of mechanisms for controlling the caching of data and </span>
<span id="tb_452" class="t s3_452">instructions and for controlling the ordering of reads and writes between the processor, the caches, and memory. </span>
<span id="tc_452" class="t s3_452">These mechanisms can be divided into two groups: </span>
<span id="td_452" class="t s5_452">• </span><span id="te_452" class="t s6_452">Cache control registers and bits </span><span id="tf_452" class="t s3_452">— The Intel 64 and IA-32 architectures define several dedicated registers </span>
<span id="tg_452" class="t s3_452">and various bits within control registers and page- and directory-table entries that control the caching system </span>
<span id="th_452" class="t s3_452">memory locations in the L1, L2, and L3 caches. These mechanisms control the caching of virtual memory pages </span>
<span id="ti_452" class="t s3_452">and of regions of physical memory. </span>
<span id="tj_452" class="t s5_452">• </span><span id="tk_452" class="t s6_452">Cache control and memory ordering instructions </span><span id="tl_452" class="t s3_452">— The Intel 64 and IA-32 architectures provide several </span>
<span id="tm_452" class="t s3_452">instructions that control the caching of data, the ordering of memory reads and writes, and the prefetching of </span>
<span id="tn_452" class="t s3_452">data. These instructions allow software to control the caching of specific data structures, to control memory </span>
<span id="to_452" class="t s3_452">coherency for specific locations in memory, and to force strong memory ordering at specific locations in a </span>
<span id="tp_452" class="t s3_452">program. </span>
<span id="tq_452" class="t s3_452">The following sections describe these two groups of cache control mechanisms. </span>
<span id="tr_452" class="t s7_452">12.5.1 </span><span id="ts_452" class="t s7_452">Cache Control Registers and Bits </span>
<span id="tt_452" class="t s3_452">Figure 12-3 depicts cache-control mechanisms in IA-32 processors. Other than for the matter of memory address </span>
<span id="tu_452" class="t s3_452">space, these work the same in Intel 64 processors. </span>
<span id="tv_452" class="t s3_452">The Intel 64 and IA-32 architectures provide the following cache-control registers and bits for use in enabling or </span>
<span id="tw_452" class="t s3_452">restricting caching to various pages or regions in memory: </span>
<span id="tx_452" class="t s5_452">• </span><span id="ty_452" class="t s6_452">CD flag, bit 30 of control register CR0 </span><span id="tz_452" class="t s3_452">— Controls caching of system memory locations (see Section 2.5, </span>
<span id="t10_452" class="t s3_452">“Control Registers”). If the CD flag is clear, caching is enabled for the whole of system memory, but may be </span>
<span id="t11_452" class="t s3_452">restricted for individual pages or regions of memory by other cache-control mechanisms. When the CD flag is </span>
<span id="t12_452" class="t s3_452">set, caching is restricted in the processor’s caches (cache hierarchy) for the P6 and more recent processor </span>
<span id="t13_452" class="t s3_452">families and prevented for the Pentium processor (see note below). With the CD flag set, however, the caches </span>
<span id="t14_452" class="t s3_452">will still respond to snoop traffic. Caches should be explicitly flushed to ensure memory coherency. For highest </span>
<span id="t15_452" class="t s3_452">processor performance, both the CD and the NW flags in control register CR0 should be cleared. Table 12-5 </span>
<span id="t16_452" class="t s3_452">shows the interaction of the CD and NW flags. </span>
<span id="t17_452" class="t s3_452">The effect of setting the CD flag is somewhat different for processor families starting with P6 family than the </span>
<span id="t18_452" class="t s3_452">Pentium processor (see Table 12-5). To ensure memory coherency after the CD flag is set, the caches should </span>
<span id="t19_452" class="t s3_452">be explicitly flushed (see Section 12.5.3, “Preventing Caching”). Setting the CD flag for the P6 and more </span>
<span id="t1a_452" class="t s3_452">recent processor families modifies cache line fill and update behavior. Also, setting the CD flag on these </span>
<span id="t1b_452" class="t s3_452">processors do not force strict ordering of memory accesses unless the MTRRs are disabled and/or all memory </span>
<span id="t1c_452" class="t s3_452">is referenced as uncached (see Section 9.2.5, “Strengthening or Weakening the Memory-Ordering Model”). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
