{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 28 23:04:35 2015 " "Info: Processing started: Wed Oct 28 23:04:35 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 1 -c 1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 1 -c 1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "split.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file split.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 split-arc " "Info (12022): Found design unit 1: split-arc" {  } { { "split.vhd" "" { Text "C:/Users/liuha/Desktop/Quartus/test/split.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 split " "Info (12023): Found entity 1: split" {  } { { "split.vhd" "" { Text "C:/Users/liuha/Desktop/Quartus/test/split.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noteplay.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file noteplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 noteplay-main " "Info (12022): Found design unit 1: noteplay-main" {  } { { "noteplay.vhd" "" { Text "C:/Users/liuha/Desktop/Quartus/test/noteplay.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 noteplay " "Info (12023): Found entity 1: noteplay" {  } { { "noteplay.vhd" "" { Text "C:/Users/liuha/Desktop/Quartus/test/noteplay.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-main2 " "Info (12022): Found design unit 1: main-main2" {  } { { "main.vhd" "" { Text "C:/Users/liuha/Desktop/Quartus/test/main.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 main " "Info (12023): Found entity 1: main" {  } { { "main.vhd" "" { Text "C:/Users/liuha/Desktop/Quartus/test/main.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timectrl.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file timectrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timectrl-arca " "Info (12022): Found design unit 1: timectrl-arca" {  } { { "timectrl.vhd" "" { Text "C:/Users/liuha/Desktop/Quartus/test/timectrl.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 timectrl " "Info (12023): Found entity 1: timectrl" {  } { { "timectrl.vhd" "" { Text "C:/Users/liuha/Desktop/Quartus/test/timectrl.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Info (12127): Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "split split:u1 " "Info (12128): Elaborating entity \"split\" for hierarchy \"split:u1\"" {  } { { "main.vhd" "u1" { Text "C:/Users/liuha/Desktop/Quartus/test/main.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timectrl timectrl:u2 " "Info (12128): Elaborating entity \"timectrl\" for hierarchy \"timectrl:u2\"" {  } { { "main.vhd" "u2" { Text "C:/Users/liuha/Desktop/Quartus/test/main.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "noteplay noteplay:u3 " "Info (12128): Elaborating entity \"noteplay\" for hierarchy \"noteplay:u3\"" {  } { { "main.vhd" "u3" { Text "C:/Users/liuha/Desktop/Quartus/test/main.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info (13000): Registers with preset signals will power-up high" {  } {  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "fingerlay\[0\] GND " "Warning (13410): Pin \"fingerlay\[0\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/liuha/Desktop/Quartus/test/main.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "fingerlay\[1\] GND " "Warning (13410): Pin \"fingerlay\[1\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/liuha/Desktop/Quartus/test/main.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "fingerlay\[2\] GND " "Warning (13410): Pin \"fingerlay\[2\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/liuha/Desktop/Quartus/test/main.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "fingerlay\[3\] GND " "Warning (13410): Pin \"fingerlay\[3\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/liuha/Desktop/Quartus/test/main.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "fingerlay\[4\] GND " "Warning (13410): Pin \"fingerlay\[4\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/liuha/Desktop/Quartus/test/main.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "fingerlay\[5\] GND " "Warning (13410): Pin \"fingerlay\[5\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/liuha/Desktop/Quartus/test/main.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "fingerlay\[6\] GND " "Warning (13410): Pin \"fingerlay\[6\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/liuha/Desktop/Quartus/test/main.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "fingerlay\[7\] GND " "Warning (13410): Pin \"fingerlay\[7\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/liuha/Desktop/Quartus/test/main.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning (18061): Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "noteplay:u3\|\\reg:currentlength\[4\] Low " "Critical Warning (18010): Register noteplay:u3\|\\reg:currentlength\[4\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "noteplay:u3\|\\reg:currentlength\[5\] Low " "Critical Warning (18010): Register noteplay:u3\|\\reg:currentlength\[5\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "noteplay:u3\|\\reg:currentlength\[1\] Low " "Critical Warning (18010): Register noteplay:u3\|\\reg:currentlength\[1\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "noteplay:u3\|\\reg:currentlength\[6\] High " "Critical Warning (18010): Register noteplay:u3\|\\reg:currentlength\[6\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info (286030): Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 27 " "Info (17049): 27 registers lost all their fanouts during netlist optimizations. The first 27 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "noteplay:u3\|current_state.C " "Info (17050): Register \"noteplay:u3\|current_state.C\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "timectrl:u2\|currentlength\[6\] " "Info (17050): Register \"timectrl:u2\|currentlength\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "timectrl:u2\|currentlength\[7\] " "Info (17050): Register \"timectrl:u2\|currentlength\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "timectrl:u2\|currentlength\[8\] " "Info (17050): Register \"timectrl:u2\|currentlength\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "timectrl:u2\|currentlength\[9\] " "Info (17050): Register \"timectrl:u2\|currentlength\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "timectrl:u2\|currentlength\[10\] " "Info (17050): Register \"timectrl:u2\|currentlength\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "timectrl:u2\|currentlength\[11\] " "Info (17050): Register \"timectrl:u2\|currentlength\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "timectrl:u2\|currentlength\[12\] " "Info (17050): Register \"timectrl:u2\|currentlength\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "timectrl:u2\|currentlength\[13\] " "Info (17050): Register \"timectrl:u2\|currentlength\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "timectrl:u2\|currentlength\[14\] " "Info (17050): Register \"timectrl:u2\|currentlength\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "timectrl:u2\|currentlength\[15\] " "Info (17050): Register \"timectrl:u2\|currentlength\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "timectrl:u2\|currentlength\[16\] " "Info (17050): Register \"timectrl:u2\|currentlength\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "timectrl:u2\|currentlength\[17\] " "Info (17050): Register \"timectrl:u2\|currentlength\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "timectrl:u2\|currentlength\[18\] " "Info (17050): Register \"timectrl:u2\|currentlength\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "timectrl:u2\|currentlength\[19\] " "Info (17050): Register \"timectrl:u2\|currentlength\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "timectrl:u2\|currentlength\[20\] " "Info (17050): Register \"timectrl:u2\|currentlength\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "timectrl:u2\|currentlength\[21\] " "Info (17050): Register \"timectrl:u2\|currentlength\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "timectrl:u2\|currentlength\[22\] " "Info (17050): Register \"timectrl:u2\|currentlength\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "timectrl:u2\|currentlength\[23\] " "Info (17050): Register \"timectrl:u2\|currentlength\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "timectrl:u2\|currentlength\[24\] " "Info (17050): Register \"timectrl:u2\|currentlength\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "timectrl:u2\|currentlength\[25\] " "Info (17050): Register \"timectrl:u2\|currentlength\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "timectrl:u2\|currentlength\[26\] " "Info (17050): Register \"timectrl:u2\|currentlength\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "timectrl:u2\|currentlength\[27\] " "Info (17050): Register \"timectrl:u2\|currentlength\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "timectrl:u2\|currentlength\[28\] " "Info (17050): Register \"timectrl:u2\|currentlength\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "timectrl:u2\|currentlength\[29\] " "Info (17050): Register \"timectrl:u2\|currentlength\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "timectrl:u2\|currentlength\[30\] " "Info (17050): Register \"timectrl:u2\|currentlength\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "timectrl:u2\|currentlength\[31\] " "Info (17050): Register \"timectrl:u2\|currentlength\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "test " "Warning (20013): Ignored assignments for entity \"test\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity test -section_id Top " "Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity test -section_id Top " "Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity test -section_id Top " "Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity test -section_id Top " "Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity test -section_id Top " "Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity test -section_id Top " "Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity test -section_id Top " "Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity test -section_id Top " "Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity test -section_id Top " "Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity test -section_id Top " "Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity test -section_id Top " "Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity test -section_id Top " "Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity test -section_id Top " "Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity test -section_id Top " "Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "284 " "Info (21057): Implemented 284 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info (21058): Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info (21059): Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "266 " "Info (21061): Implemented 266 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "345 " "Info: Peak virtual memory: 345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 28 23:04:39 2015 " "Info: Processing ended: Wed Oct 28 23:04:39 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Info: Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 28 23:04:39 2015 " "Info: Processing started: Wed Oct 28 23:04:39 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 1 -c 1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off 1 -c 1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "1 EP4CE6E22C8 " "Info (119006): Selected device EP4CE6E22C8 for design \"1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info (21077): Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Info (176445): Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Info (176445): Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Info (176445): Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info (169124): Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/11/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/liuha/Desktop/Quartus/test/" { { 0 { 0 ""} 0 593 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/11/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/liuha/Desktop/Quartus/test/" { { 0 { 0 ""} 0 595 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/11/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/liuha/Desktop/Quartus/test/" { { 0 { 0 ""} 0 597 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/11/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/liuha/Desktop/Quartus/test/" { { 0 { 0 ""} 0 599 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Info (169125): Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/11/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/liuha/Desktop/Quartus/test/" { { 0 { 0 ""} 0 601 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "1.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: '1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info (332144): No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info (332143): No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{clock2\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{clock2\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{clock2\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{clock2\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{clock2\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{clock2\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{clock2\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{clock2\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{clock2\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{clock2\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{clock2\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{clock2\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{clock2\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{clock2\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{clock2\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{clock2\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock2~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Info (176353): Automatically promoted node clock2~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "main.vhd" "" { Text "C:/Users/liuha/Desktop/Quartus/test/main.vhd" 4 0 0 } } { "c:/altera/11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock2~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/liuha/Desktop/Quartus/test/" { { 0 { 0 ""} 0 587 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "timectrl:u2\|timeout  " "Info (176353): Automatically promoted node timectrl:u2\|timeout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "timectrl.vhd" "" { Text "C:/Users/liuha/Desktop/Quartus/test/timectrl.vhd" 5 -1 0 } } { "c:/altera/11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11/quartus/bin/TimingClosureFloorplan.fld" "" "" { timectrl:u2|timeout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/liuha/Desktop/Quartus/test/" { { 0 { 0 ""} 0 124 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "split:u1\|flips  " "Info (176353): Automatically promoted node split:u1\|flips " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "split:u1\|flips~0 " "Info (176357): Destination node split:u1\|flips~0" {  } { { "split.vhd" "" { Text "C:/Users/liuha/Desktop/Quartus/test/split.vhd" 5 -1 0 } } { "c:/altera/11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11/quartus/bin/TimingClosureFloorplan.fld" "" "" { split:u1|flips~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/liuha/Desktop/Quartus/test/" { { 0 { 0 ""} 0 346 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "split.vhd" "" { Text "C:/Users/liuha/Desktop/Quartus/test/split.vhd" 5 -1 0 } } { "c:/altera/11/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11/quartus/bin/TimingClosureFloorplan.fld" "" "" { split:u1|flips } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/liuha/Desktop/Quartus/test/" { { 0 { 0 ""} 0 166 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info (176233): Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info (176273): Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info (176274): Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info (176236): Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info (176237): Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info (176235): Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info (176219): No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info (170189): Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info (170191): Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info (170137): Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info (170192): Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info (170193): Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info (170195): Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y12 X22_Y24 " "Info (170196): Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } {  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info (170194): Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info (170201): Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info (170200): Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/liuha/Desktop/Quartus/test/1.fit.smsg " "Info (144001): Generated suppressed messages file C:/Users/liuha/Desktop/Quartus/test/1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 32-bit " "Info: Quartus II 32-bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "474 " "Info: Peak virtual memory: 474 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 28 23:04:42 2015 " "Info: Processing ended: Wed Oct 28 23:04:42 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Info: Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 28 23:04:43 2015 " "Info: Processing started: Wed Oct 28 23:04:43 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off 1 -c 1 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off 1 -c 1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Info: Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 28 23:04:43 2015 " "Info: Processing started: Wed Oct 28 23:04:43 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta 1 -c 1 " "Info: Command: quartus_sta 1 -c 1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "test " "Warning (20013): Ignored assignments for entity \"test\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity test -section_id Top " "Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity test -section_id Top " "Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity test -section_id Top " "Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity test -section_id Top " "Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity test -section_id Top " "Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity test -section_id Top " "Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity test -section_id Top " "Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity test -section_id Top " "Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity test -section_id Top " "Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity test -section_id Top " "Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity test -section_id Top " "Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity test -section_id Top " "Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity test -section_id Top " "Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity test -section_id Top " "Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity test -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info (21077): Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info (115031): Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info (115030): Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "1.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: '1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info (332142): No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info (332105): Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name timectrl:u2\|timeout timectrl:u2\|timeout " "Info (332105): create_clock -period 1.000 -name timectrl:u2\|timeout timectrl:u2\|timeout" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name split:u1\|flips split:u1\|flips " "Info (332105): create_clock -period 1.000 -name split:u1\|flips split:u1\|flips" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock2 clock2 " "Info (332105): create_clock -period 1.000 -name clock2 clock2" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info (332143): No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{timectrl:u2\|timeout\}\] -rise_to \[get_clocks \{timectrl:u2\|timeout\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{timectrl:u2\|timeout\}\] -rise_to \[get_clocks \{timectrl:u2\|timeout\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{timectrl:u2\|timeout\}\] -fall_to \[get_clocks \{timectrl:u2\|timeout\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{timectrl:u2\|timeout\}\] -fall_to \[get_clocks \{timectrl:u2\|timeout\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{timectrl:u2\|timeout\}\] -rise_to \[get_clocks \{timectrl:u2\|timeout\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{timectrl:u2\|timeout\}\] -rise_to \[get_clocks \{timectrl:u2\|timeout\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{timectrl:u2\|timeout\}\] -fall_to \[get_clocks \{timectrl:u2\|timeout\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{timectrl:u2\|timeout\}\] -fall_to \[get_clocks \{timectrl:u2\|timeout\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{timectrl:u2\|timeout\}\] -rise_to \[get_clocks \{timectrl:u2\|timeout\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{timectrl:u2\|timeout\}\] -rise_to \[get_clocks \{timectrl:u2\|timeout\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{timectrl:u2\|timeout\}\] -fall_to \[get_clocks \{timectrl:u2\|timeout\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{timectrl:u2\|timeout\}\] -fall_to \[get_clocks \{timectrl:u2\|timeout\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{timectrl:u2\|timeout\}\] -rise_to \[get_clocks \{timectrl:u2\|timeout\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{timectrl:u2\|timeout\}\] -rise_to \[get_clocks \{timectrl:u2\|timeout\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{timectrl:u2\|timeout\}\] -fall_to \[get_clocks \{timectrl:u2\|timeout\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{timectrl:u2\|timeout\}\] -fall_to \[get_clocks \{timectrl:u2\|timeout\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{timectrl:u2\|timeout\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{timectrl:u2\|timeout\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{timectrl:u2\|timeout\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{timectrl:u2\|timeout\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{timectrl:u2\|timeout\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{timectrl:u2\|timeout\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{timectrl:u2\|timeout\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{timectrl:u2\|timeout\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{timectrl:u2\|timeout\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{timectrl:u2\|timeout\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{timectrl:u2\|timeout\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{timectrl:u2\|timeout\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{timectrl:u2\|timeout\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{timectrl:u2\|timeout\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{timectrl:u2\|timeout\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{timectrl:u2\|timeout\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{clock2\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{clock2\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{clock2\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{clock2\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{clock2\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{clock2\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{clock2\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{clock2\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{clock2\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{clock2\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{clock2\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{clock2\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{clock2\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{clock2\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{clock2\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{clock2\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{clock2\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{clock2\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{clock2\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{clock2\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{clock2\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{clock2\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{clock2\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{clock2\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{clock2\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{clock2\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{clock2\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{clock2\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{clock2\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{clock2\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{clock2\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{clock2\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.262 " "Info (332146): Worst-case setup slack is -7.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.262      -248.608 split:u1\|flips  " "Info (332119):    -7.262      -248.608 split:u1\|flips " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.674      -174.482 clock2  " "Info (332119):    -5.674      -174.482 clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.439       -99.541 timectrl:u2\|timeout  " "Info (332119):    -3.439       -99.541 timectrl:u2\|timeout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.076 " "Info (332146): Worst-case hold slack is 0.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.076         0.000 clock2  " "Info (332119):     0.076         0.000 clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 split:u1\|flips  " "Info (332119):     0.453         0.000 split:u1\|flips " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454         0.000 timectrl:u2\|timeout  " "Info (332119):     0.454         0.000 timectrl:u2\|timeout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info (332146): Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -52.071 clock2  " "Info (332119):    -3.000       -52.071 clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -72.863 timectrl:u2\|timeout  " "Info (332119):    -1.487       -72.863 timectrl:u2\|timeout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -59.480 split:u1\|flips  " "Info (332119):    -1.487       -59.480 split:u1\|flips " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Info: Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "312 " "Info: Peak virtual memory: 312 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 28 23:04:44 2015 " "Info: Processing ended: Wed Oct 28 23:04:44 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{timectrl:u2\|timeout\}\] -rise_to \[get_clocks \{timectrl:u2\|timeout\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{timectrl:u2\|timeout\}\] -rise_to \[get_clocks \{timectrl:u2\|timeout\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{timectrl:u2\|timeout\}\] -fall_to \[get_clocks \{timectrl:u2\|timeout\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{timectrl:u2\|timeout\}\] -fall_to \[get_clocks \{timectrl:u2\|timeout\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{timectrl:u2\|timeout\}\] -rise_to \[get_clocks \{timectrl:u2\|timeout\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{timectrl:u2\|timeout\}\] -rise_to \[get_clocks \{timectrl:u2\|timeout\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{timectrl:u2\|timeout\}\] -fall_to \[get_clocks \{timectrl:u2\|timeout\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{timectrl:u2\|timeout\}\] -fall_to \[get_clocks \{timectrl:u2\|timeout\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{timectrl:u2\|timeout\}\] -rise_to \[get_clocks \{timectrl:u2\|timeout\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{timectrl:u2\|timeout\}\] -rise_to \[get_clocks \{timectrl:u2\|timeout\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{timectrl:u2\|timeout\}\] -fall_to \[get_clocks \{timectrl:u2\|timeout\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{timectrl:u2\|timeout\}\] -fall_to \[get_clocks \{timectrl:u2\|timeout\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{timectrl:u2\|timeout\}\] -rise_to \[get_clocks \{timectrl:u2\|timeout\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{timectrl:u2\|timeout\}\] -rise_to \[get_clocks \{timectrl:u2\|timeout\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{timectrl:u2\|timeout\}\] -fall_to \[get_clocks \{timectrl:u2\|timeout\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{timectrl:u2\|timeout\}\] -fall_to \[get_clocks \{timectrl:u2\|timeout\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{timectrl:u2\|timeout\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{timectrl:u2\|timeout\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{timectrl:u2\|timeout\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{timectrl:u2\|timeout\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{timectrl:u2\|timeout\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{timectrl:u2\|timeout\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{timectrl:u2\|timeout\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{timectrl:u2\|timeout\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{timectrl:u2\|timeout\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{timectrl:u2\|timeout\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{timectrl:u2\|timeout\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{timectrl:u2\|timeout\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{timectrl:u2\|timeout\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{timectrl:u2\|timeout\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{timectrl:u2\|timeout\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{timectrl:u2\|timeout\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{clock2\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{clock2\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{clock2\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{clock2\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{clock2\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{clock2\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{clock2\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{clock2\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{clock2\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{clock2\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{clock2\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{clock2\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{clock2\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{clock2\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{clock2\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{clock2\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{clock2\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{clock2\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{clock2\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{clock2\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{clock2\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{clock2\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{clock2\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{clock2\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{clock2\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{clock2\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{clock2\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{clock2\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{clock2\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{clock2\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{clock2\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{clock2\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.809 " "Info (332146): Worst-case setup slack is -6.809" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.809      -230.066 split:u1\|flips  " "Info (332119):    -6.809      -230.066 split:u1\|flips " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.294      -163.589 clock2  " "Info (332119):    -5.294      -163.589 clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.904       -85.559 timectrl:u2\|timeout  " "Info (332119):    -2.904       -85.559 timectrl:u2\|timeout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.158 " "Info (332146): Worst-case hold slack is 0.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158         0.000 clock2  " "Info (332119):     0.158         0.000 clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 split:u1\|flips  " "Info (332119):     0.402         0.000 split:u1\|flips " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 timectrl:u2\|timeout  " "Info (332119):     0.402         0.000 timectrl:u2\|timeout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info (332146): Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -52.071 clock2  " "Info (332119):    -3.000       -52.071 clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -72.863 timectrl:u2\|timeout  " "Info (332119):    -1.487       -72.863 timectrl:u2\|timeout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -59.480 split:u1\|flips  " "Info (332119):    -1.487       -59.480 split:u1\|flips " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{timectrl:u2\|timeout\}\] -rise_to \[get_clocks \{timectrl:u2\|timeout\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{timectrl:u2\|timeout\}\] -rise_to \[get_clocks \{timectrl:u2\|timeout\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{timectrl:u2\|timeout\}\] -fall_to \[get_clocks \{timectrl:u2\|timeout\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{timectrl:u2\|timeout\}\] -fall_to \[get_clocks \{timectrl:u2\|timeout\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{timectrl:u2\|timeout\}\] -rise_to \[get_clocks \{timectrl:u2\|timeout\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{timectrl:u2\|timeout\}\] -rise_to \[get_clocks \{timectrl:u2\|timeout\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{timectrl:u2\|timeout\}\] -fall_to \[get_clocks \{timectrl:u2\|timeout\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{timectrl:u2\|timeout\}\] -fall_to \[get_clocks \{timectrl:u2\|timeout\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{timectrl:u2\|timeout\}\] -rise_to \[get_clocks \{timectrl:u2\|timeout\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{timectrl:u2\|timeout\}\] -rise_to \[get_clocks \{timectrl:u2\|timeout\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{timectrl:u2\|timeout\}\] -fall_to \[get_clocks \{timectrl:u2\|timeout\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{timectrl:u2\|timeout\}\] -fall_to \[get_clocks \{timectrl:u2\|timeout\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{timectrl:u2\|timeout\}\] -rise_to \[get_clocks \{timectrl:u2\|timeout\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{timectrl:u2\|timeout\}\] -rise_to \[get_clocks \{timectrl:u2\|timeout\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{timectrl:u2\|timeout\}\] -fall_to \[get_clocks \{timectrl:u2\|timeout\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{timectrl:u2\|timeout\}\] -fall_to \[get_clocks \{timectrl:u2\|timeout\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{timectrl:u2\|timeout\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{timectrl:u2\|timeout\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{timectrl:u2\|timeout\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{timectrl:u2\|timeout\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{timectrl:u2\|timeout\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{timectrl:u2\|timeout\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{timectrl:u2\|timeout\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{timectrl:u2\|timeout\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{timectrl:u2\|timeout\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{timectrl:u2\|timeout\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{timectrl:u2\|timeout\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{timectrl:u2\|timeout\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{timectrl:u2\|timeout\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{timectrl:u2\|timeout\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{timectrl:u2\|timeout\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{timectrl:u2\|timeout\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{clock2\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{clock2\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{clock2\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{clock2\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{clock2\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{clock2\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{clock2\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{clock2\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{clock2\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{clock2\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{clock2\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{clock2\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{clock2\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -rise_to \[get_clocks \{clock2\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{clock2\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{split:u1\|flips\}\] -fall_to \[get_clocks \{clock2\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{split:u1\|flips\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{split:u1\|flips\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{clock2\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{clock2\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{clock2\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{clock2\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{clock2\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{clock2\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{clock2\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{clock2\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{clock2\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{clock2\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{clock2\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{clock2\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{clock2\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -rise_to \[get_clocks \{clock2\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{clock2\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock2\}\] -fall_to \[get_clocks \{clock2\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.625 " "Info (332146): Worst-case setup slack is -2.625" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.625       -85.924 split:u1\|flips  " "Info (332119):    -2.625       -85.924 split:u1\|flips " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.922       -59.039 clock2  " "Info (332119):    -1.922       -59.039 clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.998       -18.542 timectrl:u2\|timeout  " "Info (332119):    -0.998       -18.542 timectrl:u2\|timeout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.106 " "Info (332146): Worst-case hold slack is -0.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.106        -0.106 clock2  " "Info (332119):    -0.106        -0.106 clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 split:u1\|flips  " "Info (332119):     0.186         0.000 split:u1\|flips " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 timectrl:u2\|timeout  " "Info (332119):     0.187         0.000 timectrl:u2\|timeout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info (332146): Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -38.139 clock2  " "Info (332119):    -3.000       -38.139 clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -49.000 timectrl:u2\|timeout  " "Info (332119):    -1.000       -49.000 timectrl:u2\|timeout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -40.000 split:u1\|flips  " "Info (332119):    -1.000       -40.000 split:u1\|flips " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info (332102): Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info (332102): Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 19 s Quartus II 32-bit " "Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "340 " "Info: Peak virtual memory: 340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 28 23:04:46 2015 " "Info: Processing ended: Wed Oct 28 23:04:46 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Info: Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 28 23:04:47 2015 " "Info: Processing started: Wed Oct 28 23:04:47 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off 1 -c 1 " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off 1 -c 1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "Warning (202000): An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "1_8_1200mv_85c_slow.vo C:/Users/liuha/Desktop/Quartus/test/simulation/modelsim/ simulation " "Info (204019): Generated file 1_8_1200mv_85c_slow.vo in folder \"C:/Users/liuha/Desktop/Quartus/test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "Warning (202000): An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "1_8_1200mv_0c_slow.vo C:/Users/liuha/Desktop/Quartus/test/simulation/modelsim/ simulation " "Info (204019): Generated file 1_8_1200mv_0c_slow.vo in folder \"C:/Users/liuha/Desktop/Quartus/test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "Warning (202000): An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "1_min_1200mv_0c_fast.vo C:/Users/liuha/Desktop/Quartus/test/simulation/modelsim/ simulation " "Info (204019): Generated file 1_min_1200mv_0c_fast.vo in folder \"C:/Users/liuha/Desktop/Quartus/test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "Warning (202000): An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "1.vo C:/Users/liuha/Desktop/Quartus/test/simulation/modelsim/ simulation " "Info (204019): Generated file 1.vo in folder \"C:/Users/liuha/Desktop/Quartus/test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "1_8_1200mv_85c_v_slow.sdo C:/Users/liuha/Desktop/Quartus/test/simulation/modelsim/ simulation " "Info (204019): Generated file 1_8_1200mv_85c_v_slow.sdo in folder \"C:/Users/liuha/Desktop/Quartus/test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "1_8_1200mv_0c_v_slow.sdo C:/Users/liuha/Desktop/Quartus/test/simulation/modelsim/ simulation " "Info (204019): Generated file 1_8_1200mv_0c_v_slow.sdo in folder \"C:/Users/liuha/Desktop/Quartus/test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "1_min_1200mv_0c_v_fast.sdo C:/Users/liuha/Desktop/Quartus/test/simulation/modelsim/ simulation " "Info (204019): Generated file 1_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/liuha/Desktop/Quartus/test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_GENERATION" "1_v.sdo C:/Users/liuha/Desktop/Quartus/test/simulation/modelsim/ simulation " "Info (204019): Generated file 1_v.sdo in folder \"C:/Users/liuha/Desktop/Quartus/test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 4 s Quartus II 32-bit " "Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "291 " "Info: Peak virtual memory: 291 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 28 23:04:48 2015 " "Info: Processing ended: Wed Oct 28 23:04:48 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Info (293026): Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 54 s " "Info (293000): Quartus II Full Compilation was successful. 0 errors, 54 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
