/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az525-740
+ date
Thu Sep 19 20:27:31 UTC 2024
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1726777651
+ CACTUS_STARTTIME=1726777651
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.16.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.16.0
Compile date:      Sep 19 2024 (20:20:54)
Run date:          Sep 19 2024 (20:27:31+0000)
Run host:          fv-az525-740 (pid=130758)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.7.0, API version 0x20500
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az525-740
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=16373800KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=fcee35af-93ad-4e48-aa09-74e6b460e1a0, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/runner-provisioner.service, OSName=Linux, OSRelease=6.8.0-1014-azure, OSVersion="#16~22.04.1-Ubuntu SMP Thu Aug 15 21:31:41 UTC 2024", HostName=fv-az525-740, Architecture=x86_64, hwlocVersion=2.7.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=16373800KB, CPUVendor=AuthenticAMD, CPUFamilyNumber=25, CPUModelNumber=1, CPUModel="AMD EPYC 7763 64-Core Processor                ", CPUStepping=1)
    L3Cache L#0: (P#0, size=32768KB, linesize=64, ways=16, Inclusive=0)
      L2Cache L#0: (P#0, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
            PU L#1: (P#1)
      L2Cache L#1: (P#1, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#2: (P#2)
            PU L#3: (P#3)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-3} P#{0-3}
    OpenMP thread 1: PU set L#{0-3} P#{0-3}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{2} P#{2}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 2 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 2 PUs
  Cache (unknown name) has type "unified" depth 2
    size 524288 linesize 64 associativity 8 stride 65536, for 2 PUs
  Cache (unknown name) has type "unified" depth 3
    size 33554432 linesize 64 associativity 16 stride 2097152, for 4 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00125321 sec
      iterations=10000000... time=0.0125083 sec
      iterations=100000000... time=0.124424 sec
      iterations=900000000... time=1.12029 sec
      iterations=900000000... time=0.843041 sec
      result: 6.49241 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00198151 sec
      iterations=10000000... time=0.0198217 sec
      iterations=100000000... time=0.198369 sec
      iterations=600000000... time=1.19025 sec
      result: 16.1311 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00187935 sec
      iterations=10000000... time=0.0186444 sec
      iterations=100000000... time=0.187156 sec
      iterations=600000000... time=1.12272 sec
      result: 8.55066 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000123411 sec
      iterations=10000... time=0.00124229 sec
      iterations=100000... time=0.0124267 sec
      iterations=1000000... time=0.124332 sec
      iterations=9000000... time=1.11934 sec
      result: 1.24371 nsec
    Read latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=0.00051861 sec
      iterations=10000... time=0.00505463 sec
      iterations=100000... time=0.0489143 sec
      iterations=1000000... time=0.490523 sec
      iterations=2000000... time=0.981536 sec
      iterations=4000000... time=1.96116 sec
      result: 4.90291 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=4.11e-07 sec
      iterations=10... time=3.026e-06 sec
      iterations=100... time=2.8894e-05 sec
      iterations=1000... time=0.000286857 sec
      iterations=10000... time=0.0025457 sec
      iterations=100000... time=0.0243259 sec
      iterations=1000000... time=0.243646 sec
      iterations=5000000... time=1.21772 sec
      result: 100.91 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=7.264e-06 sec
      iterations=10... time=4.9502e-05 sec
      iterations=100... time=0.000489215 sec
      iterations=1000... time=0.00484103 sec
      iterations=10000... time=0.0496615 sec
      iterations=100000... time=0.49531 sec
      iterations=200000... time=0.992314 sec
      iterations=400000... time=2.01181 sec
      result: 78.1816 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=2.565e-06 sec
      iterations=10000... time=2.4807e-05 sec
      iterations=100000... time=0.000279071 sec
      iterations=1000000... time=0.00249142 sec
      iterations=10000000... time=0.0249444 sec
      iterations=100000000... time=0.248701 sec
      iterations=400000000... time=0.994811 sec
      iterations=800000000... time=1.99131 sec
      result: 0.311143 nsec
    Write latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=9.758e-06 sec
      iterations=10000... time=8.8626e-05 sec
      iterations=100000... time=0.00119809 sec
      iterations=1000000... time=0.0124801 sec
      iterations=10000000... time=0.122421 sec
      iterations=90000000... time=1.10616 sec
      result: 1.53634 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=3.01e-07 sec
      iterations=10... time=2.805e-06 sec
      iterations=100... time=2.7692e-05 sec
      iterations=1000... time=0.000284752 sec
      iterations=10000... time=0.00277393 sec
      iterations=100000... time=0.0279456 sec
      iterations=1000000... time=0.27848 sec
      iterations=4000000... time=1.1134 sec
      result: 88.2914 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=6.432e-06 sec
      iterations=10... time=5.0294e-05 sec
      iterations=100... time=0.000517277 sec
      iterations=1000... time=0.00479376 sec
      iterations=10000... time=0.0468556 sec
      iterations=100000... time=0.467691 sec
      iterations=200000... time=0.934447 sec
      iterations=400000... time=1.87645 sec
      result: 83.8215 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=2.2852e-05 sec
      iterations=10... time=0.000328274 sec
      iterations=100... time=0.00321118 sec
      iterations=1000... time=0.0313402 sec
      iterations=10000... time=0.319637 sec
      iterations=30000... time=0.939279 sec
      iterations=60000... time=1.90486 sec
      result: 0.0544291 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=0.00016049 sec
      iterations=10... time=0.00165106 sec
      iterations=100... time=0.0162791 sec
      iterations=1000... time=0.162441 sec
      iterations=7000... time=1.15684 sec
      result: 0.147577 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.099466 sec
      iterations=10... time=0.956244 sec
      iterations=20... time=1.7592 sec
      result: 0.0177456 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.0013158 sec
      iterations=10000000... time=0.0124987 sec
      iterations=100000000... time=0.124571 sec
      iterations=900000000... time=1.12245 sec
      iterations=900000000... time=0.84021 sec
      result: 6.37762 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00198423 sec
      iterations=10000000... time=0.0198499 sec
      iterations=100000000... time=0.198408 sec
      iterations=600000000... time=1.19039 sec
      result: 16.1292 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00188485 sec
      iterations=10000000... time=0.0186804 sec
      iterations=100000000... time=0.186746 sec
      iterations=600000000... time=1.12281 sec
      result: 8.54995 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000124733 sec
      iterations=10000... time=0.0012431 sec
      iterations=100000... time=0.0124259 sec
      iterations=1000000... time=0.124338 sec
      iterations=9000000... time=1.11915 sec
      result: 1.2435 nsec
    Read latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=0.000503767 sec
      iterations=10000... time=0.00472878 sec
      iterations=100000... time=0.0471804 sec
      iterations=1000000... time=0.471187 sec
      iterations=2000000... time=0.943352 sec
      iterations=4000000... time=1.88995 sec
      result: 4.72486 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.46e-07 sec
      iterations=10... time=3.051e-06 sec
      iterations=100... time=3.1314e-05 sec
      iterations=1000... time=0.000261875 sec
      iterations=10000... time=0.00248324 sec
      iterations=100000... time=0.0243613 sec
      iterations=1000000... time=0.243669 sec
      iterations=5000000... time=1.22004 sec
      result: 100.718 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=8.982e-06 sec
      iterations=10... time=6.1174e-05 sec
      iterations=100... time=0.000574744 sec
      iterations=1000... time=0.0056717 sec
      iterations=10000... time=0.0527081 sec
      iterations=100000... time=0.520431 sec
      iterations=200000... time=1.03914 sec
      result: 75.6808 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=2.8555e-06 sec
      iterations=10000... time=2.8198e-05 sec
      iterations=100000... time=0.000249812 sec
      iterations=1000000... time=0.00249361 sec
      iterations=10000000... time=0.0248758 sec
      iterations=100000000... time=0.249752 sec
      iterations=400000000... time=0.996234 sec
      iterations=800000000... time=1.99431 sec
      result: 0.311611 nsec
    Write latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=1.1316e-05 sec
      iterations=10000... time=9.1346e-05 sec
      iterations=100000... time=0.00104031 sec
      iterations=1000000... time=0.0105315 sec
      iterations=10000000... time=0.105047 sec
      iterations=100000000... time=1.04874 sec
      result: 1.31093 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.41e-07 sec
      iterations=10... time=3.672e-06 sec
      iterations=100... time=3.6288e-05 sec
      iterations=1000... time=0.000308016 sec
      iterations=10000... time=0.00274335 sec
      iterations=100000... time=0.027075 sec
      iterations=1000000... time=0.270335 sec
      iterations=4000000... time=1.08299 sec
      result: 90.7706 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=1.1497e-05 sec
      iterations=10... time=6.8448e-05 sec
      iterations=100... time=0.000658482 sec
      iterations=1000... time=0.00553106 sec
      iterations=10000... time=0.0509173 sec
      iterations=100000... time=0.493641 sec
      iterations=200000... time=0.985967 sec
      iterations=400000... time=2.03359 sec
      result: 77.3443 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=5.47e-06 sec
      iterations=10... time=9.32245e-05 sec
      iterations=100... time=0.000927284 sec
      iterations=1000... time=0.00956858 sec
      iterations=10000... time=0.0846868 sec
      iterations=100000... time=0.866529 sec
      iterations=200000... time=1.76004 sec
      result: 0.19636 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=4.76085e-05 sec
      iterations=10... time=0.000453291 sec
      iterations=100... time=0.0043237 sec
      iterations=1000... time=0.0427409 sec
      iterations=10000... time=0.431433 sec
      iterations=30000... time=1.24665 sec
      result: 0.586909 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.000957711 sec
      iterations=10... time=0.0110863 sec
      iterations=100... time=0.113345 sec
      iterations=1000... time=1.13436 sec
      result: 1.37602 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Thu Sep 19 20:28:36 UTC 2024
+ echo Done.
Done.
  Elapsed time: 65.6 s
