# Reading C:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do rom_signaltap_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/fpga/workspace/fpga-exps/rom_signaltap/rtl {C:/fpga/workspace/fpga-exps/rom_signaltap/rtl/rom_signaltap.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:29 on Nov 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/fpga/workspace/fpga-exps/rom_signaltap/rtl" C:/fpga/workspace/fpga-exps/rom_signaltap/rtl/rom_signaltap.v 
# -- Compiling module rom_signaltap
# 
# Top level modules:
# 	rom_signaltap
# End time: 20:17:29 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/fpga/workspace/fpga-exps/rom_signaltap/ip {C:/fpga/workspace/fpga-exps/rom_signaltap/ip/rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:29 on Nov 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/fpga/workspace/fpga-exps/rom_signaltap/ip" C:/fpga/workspace/fpga-exps/rom_signaltap/ip/rom.v 
# -- Compiling module rom
# 
# Top level modules:
# 	rom
# End time: 20:17:29 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/fpga/workspace/fpga-exps/rom_signaltap/proj/../testbench {C:/fpga/workspace/fpga-exps/rom_signaltap/proj/../testbench/rom_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:29 on Nov 22,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/fpga/workspace/fpga-exps/rom_signaltap/proj/../testbench" C:/fpga/workspace/fpga-exps/rom_signaltap/proj/../testbench/rom_tb.v 
# -- Compiling module rom_tb
# 
# Top level modules:
# 	rom_tb
# End time: 20:17:29 on Nov 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  rom_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" rom_tb 
# Start time: 20:17:29 on Nov 22,2023
# Loading work.rom_tb
# Loading work.rom
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/fpga/workspace/fpga-exps/rom_signaltap/proj/../testbench/rom_tb.v(30)
#    Time: 56220 ns  Iteration: 0  Instance: /rom_tb
# Break in Module rom_tb at C:/fpga/workspace/fpga-exps/rom_signaltap/proj/../testbench/rom_tb.v line 30
# End time: 20:22:04 on Nov 22,2023, Elapsed time: 0:04:35
# Errors: 0, Warnings: 0
