#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Jan  6 09:26:28 2025
# Process ID: 13000
# Current directory: C:/DTU/semester_3/hw_sw/3_uger/hdmi-out
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16780 C:\DTU\semester_3\hw_sw\3_uger\hdmi-out\hdmi-out.xpr
# Log file: C:/DTU/semester_3/hw_sw/3_uger/hdmi-out/vivado.log
# Journal file: C:/DTU/semester_3/hw_sw/3_uger/hdmi-out\vivado.jou
#-----------------------------------------------------------sstart_guiexit
INFO: [Common 17-206] Exiting Vivado at Mon Jan  6 09:27:41 2025...

Project 1-313] Project file moved from 'C:/Programming/E17_02321/3w/tmp/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/DTU/semester_3/hw_sw/3_uger/hdmi-out/hdmi-out.ipdefs/repo_0_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'hdmi_out.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
hdmi_out_axi_gpio_btn_0
hdmi_out_axi_gpio_hdmi_0
hdmi_out_axi_vdma_0_0
hdmi_out_axi_gpio_led_0
hdmi_out_axi_gpio_sw_0
hdmi_out_proc_sys_reset_0_0
hdmi_out_axi_mem_intercon_0
hdmi_out_axis_subset_converter_0_0
hdmi_out_proc_sys_reset_1_0
hdmi_out_processing_system7_0_0
hdmi_out_processing_system7_0_axi_periph_0
hdmi_out_s00_regslice_0
hdmi_out_v_axi4s_vid_out_0_0
hdmi_out_v_tc_0_0
hdmi_out_xlconstant_0_0
hdmi_out_xlconstant_1_0
hdmi_out_xbar_0
hdmi_out_s00_data_fifo_0

open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 816.141 ; gain = 84.441
update_compile_order -fileset sources_1
open_bd_design {C:/DTU/semester_3/hw_sw/3_uger/hdmi-out/hdmi-out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd}
Adding cell -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- digilentinc.com:ip:rgb2dvi:1.3 - rgb2dvi_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_btn
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_hdmi
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_led
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_sw
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /rgb2dvi_0/aRst_n(rst)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Successfully read diagram <hdmi_out> from BD file <C:/DTU/semester_3/hw_sw/3_uger/hdmi-out/hdmi-out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd>
open_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 937.340 ; gain = 97.219
report_ip_status -name ip_status 
upgrade_ip [get_ips  {hdmi_out_processing_system7_0_axi_periph_0 hdmi_out_axi_gpio_btn_0 hdmi_out_processing_system7_0_0 hdmi_out_axi_gpio_hdmi_0 hdmi_out_axi_mem_intercon_0 hdmi_out_axi_gpio_led_0 hdmi_out_proc_sys_reset_1_0 hdmi_out_xlconstant_1_0 hdmi_out_axis_subset_converter_0_0 hdmi_out_xlconstant_0_0 hdmi_out_axi_gpio_sw_0 hdmi_out_proc_sys_reset_0_0 hdmi_out_v_tc_0_0 hdmi_out_v_axi4s_vid_out_0_0 hdmi_out_axi_vdma_0_0}] -log ip_upgrade.log
Upgrading 'C:/DTU/semester_3/hw_sw/3_uger/hdmi-out/hdmi-out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd'
INFO: [IP_Flow 19-3422] Upgraded hdmi_out_axi_gpio_btn_0 (AXI GPIO 2.0) from revision 15 to revision 19
INFO: [IP_Flow 19-3422] Upgraded hdmi_out_axi_gpio_hdmi_0 (AXI GPIO 2.0) from revision 15 to revision 19
INFO: [IP_Flow 19-3422] Upgraded hdmi_out_axi_gpio_led_0 (AXI GPIO 2.0) from revision 15 to revision 19
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'gpio_io_i'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'gpio_io_t'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'hdmi_out_axi_gpio_led_0'. These changes may impact your design.
INFO: [IP_Flow 19-3422] Upgraded hdmi_out_axi_gpio_sw_0 (AXI GPIO 2.0) from revision 15 to revision 19
INFO: [IP_Flow 19-3422] Upgraded hdmi_out_axi_mem_intercon_0 (AXI Interconnect 2.1) from revision 14 to revision 18
INFO: [IP_Flow 19-3422] Upgraded hdmi_out_axi_vdma_0_0 (AXI Video Direct Memory Access 6.3) from revision 1 to revision 5
INFO: [IP_Flow 19-3422] Upgraded hdmi_out_axis_subset_converter_0_0 (AXI4-Stream Subset Converter 1.1) from revision 13 to revision 17
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3422] Upgraded hdmi_out_proc_sys_reset_0_0 (Processor System Reset 5.0) from revision 11 to revision 12
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3422] Upgraded hdmi_out_proc_sys_reset_1_0 (Processor System Reset 5.0) from revision 11 to revision 12
INFO: [PS7-6] Configuring Board Preset part0. Please wait ......
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.034 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.03 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.082 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [IP_Flow 19-3422] Upgraded hdmi_out_processing_system7_0_0 (ZYNQ7 Processing System 5.5) from revision 5 to revision 6
INFO: [IP_Flow 19-3422] Upgraded hdmi_out_processing_system7_0_axi_periph_0 (AXI Interconnect 2.1) from revision 14 to revision 18
INFO: [IP_Flow 19-3422] Upgraded hdmi_out_v_axi4s_vid_out_0_0 (AXI4-Stream to Video Out 4.0) from revision 6 to revision 9
INFO: [IP_Flow 19-3422] Upgraded hdmi_out_v_tc_0_0 (Video Timing Controller 6.1) from revision 10 to revision 12
INFO: [IP_Flow 19-3422] Upgraded hdmi_out_xlconstant_0_0 (Constant 1.1) from revision 3 to revision 5
INFO: [IP_Flow 19-3422] Upgraded hdmi_out_xlconstant_1_0 (Constant 1.1) from revision 3 to revision 5
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'hdmi_out_axi_gpio_led_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/DTU/semester_3/hw_sw/3_uger/hdmi-out/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:/DTU/semester_3/hw_sw/3_uger/hdmi-out/hdmi-out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd> 
Wrote  : <C:/DTU/semester_3/hw_sw/3_uger/hdmi-out/hdmi-out.srcs/sources_1/bd/hdmi_out/ui/bd_f2526487.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/DTU/semester_3/hw_sw/3_uger/hdmi-out/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1081.934 ; gain = 124.711
export_ip_user_files -of_objects [get_ips {hdmi_out_processing_system7_0_axi_periph_0 hdmi_out_axi_gpio_btn_0 hdmi_out_processing_system7_0_0 hdmi_out_axi_gpio_hdmi_0 hdmi_out_axi_mem_intercon_0 hdmi_out_axi_gpio_led_0 hdmi_out_proc_sys_reset_1_0 hdmi_out_xlconstant_1_0 hdmi_out_axis_subset_converter_0_0 hdmi_out_xlconstant_0_0 hdmi_out_axi_gpio_sw_0 hdmi_out_proc_sys_reset_0_0 hdmi_out_v_tc_0_0 hdmi_out_v_axi4s_vid_out_0_0 hdmi_out_axi_vdma_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  C:/DTU/semester_3/hw_sw/3_uger/hdmi-out/hdmi-out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd]
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_out_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_out_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_5X_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_out_axi_dynclk_0_0_PXL_CLK_5X_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_out_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_out_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=hdmi_out_axi_dynclk_0_0_PXL_CLK_5X_O 
Wrote  : <C:/DTU/semester_3/hw_sw/3_uger/hdmi-out/hdmi-out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd> 
VHDL Output written to : C:/DTU/semester_3/hw_sw/3_uger/hdmi-out/hdmi-out.srcs/sources_1/bd/hdmi_out/synth/hdmi_out.vhd
VHDL Output written to : C:/DTU/semester_3/hw_sw/3_uger/hdmi-out/hdmi-out.srcs/sources_1/bd/hdmi_out/sim/hdmi_out.vhd
VHDL Output written to : C:/DTU/semester_3/hw_sw/3_uger/hdmi-out/hdmi-out.srcs/sources_1/bd/hdmi_out/hdl/hdmi_out_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_btn .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_hdmi .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_led .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_sw .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/DTU/semester_3/hw_sw/3_uger/hdmi-out/hdmi-out.srcs/sources_1/bd/hdmi_out/ip/hdmi_out_auto_pc_1/hdmi_out_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/DTU/semester_3/hw_sw/3_uger/hdmi-out/hdmi-out.srcs/sources_1/bd/hdmi_out/ip/hdmi_out_s00_data_fifo_0/hdmi_out_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/DTU/semester_3/hw_sw/3_uger/hdmi-out/hdmi-out.srcs/sources_1/bd/hdmi_out/ip/hdmi_out_auto_pc_0/hdmi_out_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
Exporting to file C:/DTU/semester_3/hw_sw/3_uger/hdmi-out/hdmi-out.srcs/sources_1/bd/hdmi_out/hw_handoff/hdmi_out.hwh
Generated Block Design Tcl file C:/DTU/semester_3/hw_sw/3_uger/hdmi-out/hdmi-out.srcs/sources_1/bd/hdmi_out/hw_handoff/hdmi_out_bd.tcl
Generated Hardware Definition File C:/DTU/semester_3/hw_sw/3_uger/hdmi-out/hdmi-out.srcs/sources_1/bd/hdmi_out/synth/hdmi_out.hwdef
generate_target: Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1239.562 ; gain = 153.863
catch { config_ip_cache -export [get_ips -all hdmi_out_axi_dynclk_0_0] }
catch { config_ip_cache -export [get_ips -all hdmi_out_axi_gpio_btn_0] }
catch { config_ip_cache -export [get_ips -all hdmi_out_axi_gpio_hdmi_0] }
catch { config_ip_cache -export [get_ips -all hdmi_out_axi_gpio_led_0] }
catch { config_ip_cache -export [get_ips -all hdmi_out_axi_gpio_sw_0] }
catch { config_ip_cache -export [get_ips -all hdmi_out_axi_vdma_0_0] }
catch { config_ip_cache -export [get_ips -all hdmi_out_axis_subset_converter_0_0] }
catch { config_ip_cache -export [get_ips -all hdmi_out_proc_sys_reset_0_0] }
catch { config_ip_cache -export [get_ips -all hdmi_out_proc_sys_reset_1_0] }
catch { config_ip_cache -export [get_ips -all hdmi_out_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all hdmi_out_rgb2dvi_0_0] }
catch { config_ip_cache -export [get_ips -all hdmi_out_v_axi4s_vid_out_0_0] }
catch { config_ip_cache -export [get_ips -all hdmi_out_v_tc_0_0] }
catch { config_ip_cache -export [get_ips -all hdmi_out_xlconcat_0_0] }
catch { config_ip_cache -export [get_ips -all hdmi_out_xlconstant_0_0] }
catch { config_ip_cache -export [get_ips -all hdmi_out_xlconstant_1_0] }
catch { config_ip_cache -export [get_ips -all hdmi_out_xbar_0] }
catch { config_ip_cache -export [get_ips -all hdmi_out_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all hdmi_out_s00_regslice_0] }
catch { config_ip_cache -export [get_ips -all hdmi_out_s00_data_fifo_0] }
catch { config_ip_cache -export [get_ips -all hdmi_out_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/DTU/semester_3/hw_sw/3_uger/hdmi-out/hdmi-out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/DTU/semester_3/hw_sw/3_uger/hdmi-out/hdmi-out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd]
launch_runs -jobs 8 {hdmi_out_axi_dynclk_0_0_synth_1 hdmi_out_axi_gpio_btn_0_synth_1 hdmi_out_axi_gpio_hdmi_0_synth_1 hdmi_out_axi_gpio_led_0_synth_1 hdmi_out_axi_gpio_sw_0_synth_1 hdmi_out_axi_vdma_0_0_synth_1 hdmi_out_axis_subset_converter_0_0_synth_1 hdmi_out_proc_sys_reset_0_0_synth_1 hdmi_out_proc_sys_reset_1_0_synth_1 hdmi_out_processing_system7_0_0_synth_1 hdmi_out_rgb2dvi_0_0_synth_1 hdmi_out_v_axi4s_vid_out_0_0_synth_1 hdmi_out_v_tc_0_0_synth_1 hdmi_out_xlconcat_0_0_synth_1 hdmi_out_xlconstant_0_0_synth_1 hdmi_out_xlconstant_1_0_synth_1 hdmi_out_xbar_0_synth_1 hdmi_out_auto_pc_1_synth_1 hdmi_out_s00_regslice_0_synth_1 hdmi_out_s00_data_fifo_0_synth_1 hdmi_out_auto_pc_0_synth_1}
[Mon Jan  6 09:32:19 2025] Launched hdmi_out_axi_dynclk_0_0_synth_1, hdmi_out_axi_gpio_btn_0_synth_1, hdmi_out_axi_gpio_hdmi_0_synth_1, hdmi_out_axi_gpio_led_0_synth_1, hdmi_out_axi_gpio_sw_0_synth_1, hdmi_out_axi_vdma_0_0_synth_1, hdmi_out_axis_subset_converter_0_0_synth_1, hdmi_out_proc_sys_reset_0_0_synth_1, hdmi_out_proc_sys_reset_1_0_synth_1, hdmi_out_processing_system7_0_0_synth_1, hdmi_out_rgb2dvi_0_0_synth_1, hdmi_out_v_axi4s_vid_out_0_0_synth_1, hdmi_out_v_tc_0_0_synth_1, hdmi_out_xlconcat_0_0_synth_1, hdmi_out_xlconstant_0_0_synth_1, hdmi_out_xlconstant_1_0_synth_1, hdmi_out_xbar_0_synth_1, hdmi_out_auto_pc_1_synth_1, hdmi_out_s00_regslice_0_synth_1, hdmi_out_s00_data_fifo_0_synth_1, hdmi_out_auto_pc_0_synth_1...
Run output will be captured here:
hdmi_out_axi_dynclk_0_0_synth_1: C:/DTU/semester_3/hw_sw/3_uger/hdmi-out/hdmi-out.runs/hdmi_out_axi_dynclk_0_0_synth_1/runme.log
hdmi_out_axi_gpio_btn_0_synth_1: C:/DTU/semester_3/hw_sw/3_uger/hdmi-out/hdmi-out.runs/hdmi_out_axi_gpio_btn_0_synth_1/runme.log
hdmi_out_axi_gpio_hdmi_0_synth_1: C:/DTU/semester_3/hw_sw/3_uger/hdmi-out/hdmi-out.runs/hdmi_out_axi_gpio_hdmi_0_synth_1/runme.log
hdmi_out_axi_gpio_led_0_synth_1: C:/DTU/semester_3/hw_sw/3_uger/hdmi-out/hdmi-out.runs/hdmi_out_axi_gpio_led_0_synth_1/runme.log
hdmi_out_axi_gpio_sw_0_synth_1: C:/DTU/semester_3/hw_sw/3_uger/hdmi-out/hdmi-out.runs/hdmi_out_axi_gpio_sw_0_synth_1/runme.log
hdmi_out_axi_vdma_0_0_synth_1: C:/DTU/semester_3/hw_sw/3_uger/hdmi-out/hdmi-out.runs/hdmi_out_axi_vdma_0_0_synth_1/runme.log
hdmi_out_axis_subset_converter_0_0_synth_1: C:/DTU/semester_3/hw_sw/3_uger/hdmi-out/hdmi-out.runs/hdmi_out_axis_subset_converter_0_0_synth_1/runme.log
hdmi_out_proc_sys_reset_0_0_synth_1: C:/DTU/semester_3/hw_sw/3_uger/hdmi-out/hdmi-out.runs/hdmi_out_proc_sys_reset_0_0_synth_1/runme.log
hdmi_out_proc_sys_reset_1_0_synth_1: C:/DTU/semester_3/hw_sw/3_uger/hdmi-out/hdmi-out.runs/hdmi_out_proc_sys_reset_1_0_synth_1/runme.log
hdmi_out_processing_system7_0_0_synth_1: C:/DTU/semester_3/hw_sw/3_uger/hdmi-out/hdmi-out.runs/hdmi_out_processing_system7_0_0_synth_1/runme.log
hdmi_out_rgb2dvi_0_0_synth_1: C:/DTU/semester_3/hw_sw/3_uger/hdmi-out/hdmi-out.runs/hdmi_out_rgb2dvi_0_0_synth_1/runme.log
hdmi_out_v_axi4s_vid_out_0_0_synth_1: C:/DTU/semester_3/hw_sw/3_uger/hdmi-out/hdmi-out.runs/hdmi_out_v_axi4s_vid_out_0_0_synth_1/runme.log
hdmi_out_v_tc_0_0_synth_1: C:/DTU/semester_3/hw_sw/3_uger/hdmi-out/hdmi-out.runs/hdmi_out_v_tc_0_0_synth_1/runme.log
hdmi_out_xlconcat_0_0_synth_1: C:/DTU/semester_3/hw_sw/3_uger/hdmi-out/hdmi-out.runs/hdmi_out_xlconcat_0_0_synth_1/runme.log
hdmi_out_xlconstant_0_0_synth_1: C:/DTU/semester_3/hw_sw/3_uger/hdmi-out/hdmi-out.runs/hdmi_out_xlconstant_0_0_synth_1/runme.log
hdmi_out_xlconstant_1_0_synth_1: C:/DTU/semester_3/hw_sw/3_uger/hdmi-out/hdmi-out.runs/hdmi_out_xlconstant_1_0_synth_1/runme.log
hdmi_out_xbar_0_synth_1: C:/DTU/semester_3/hw_sw/3_uger/hdmi-out/hdmi-out.runs/hdmi_out_xbar_0_synth_1/runme.log
hdmi_out_auto_pc_1_synth_1: C:/DTU/semester_3/hw_sw/3_uger/hdmi-out/hdmi-out.runs/hdmi_out_auto_pc_1_synth_1/runme.log
hdmi_out_s00_regslice_0_synth_1: C:/DTU/semester_3/hw_sw/3_uger/hdmi-out/hdmi-out.runs/hdmi_out_s00_regslice_0_synth_1/runme.log
hdmi_out_s00_data_fifo_0_synth_1: C:/DTU/semester_3/hw_sw/3_uger/hdmi-out/hdmi-out.runs/hdmi_out_s00_data_fifo_0_synth_1/runme.log
hdmi_out_auto_pc_0_synth_1: C:/DTU/semester_3/hw_sw/3_uger/hdmi-out/hdmi-out.runs/hdmi_out_auto_pc_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1264.695 ; gain = 19.539
export_simulation -of_objects [get_files C:/DTU/semester_3/hw_sw/3_uger/hdmi-out/hdmi-out.srcs/sources_1/bd/hdmi_out/hdmi_out.bd] -directory C:/DTU/semester_3/hw_sw/3_uger/hdmi-out/hdmi-out.ip_user_files/sim_scripts -ip_user_files_dir C:/DTU/semester_3/hw_sw/3_uger/hdmi-out/hdmi-out.ip_user_files -ipstatic_source_dir C:/DTU/semester_3/hw_sw/3_uger/hdmi-out/hdmi-out.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/DTU/semester_3/hw_sw/3_uger/hdmi-out/hdmi-out.cache/compile_simlib/modelsim} {questa=C:/DTU/semester_3/hw_sw/3_uger/hdmi-out/hdmi-out.cache/compile_simlib/questa} {riviera=C:/DTU/semester_3/hw_sw/3_uger/hdmi-out/hdmi-out.cache/compile_simlib/riviera} {activehdl=C:/DTU/semester_3/hw_sw/3_uger/hdmi-out/hdmi-out.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
