TimeQuest Timing Analyzer report for AS-2518-51_snd
Fri Dec 04 08:57:55 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'cpu_clk'
 12. Slow Model Setup: 'clk_50'
 13. Slow Model Setup: 'PLL|altpll_component|pll|clk[0]'
 14. Slow Model Hold: 'PLL|altpll_component|pll|clk[0]'
 15. Slow Model Hold: 'clk_50'
 16. Slow Model Hold: 'cpu_clk'
 17. Slow Model Recovery: 'clk_50'
 18. Slow Model Removal: 'clk_50'
 19. Slow Model Minimum Pulse Width: 'cpu_clk'
 20. Slow Model Minimum Pulse Width: 'clk_50'
 21. Slow Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Output Enable Times
 27. Minimum Output Enable Times
 28. Output Disable Times
 29. Minimum Output Disable Times
 30. Fast Model Setup Summary
 31. Fast Model Hold Summary
 32. Fast Model Recovery Summary
 33. Fast Model Removal Summary
 34. Fast Model Minimum Pulse Width Summary
 35. Fast Model Setup: 'cpu_clk'
 36. Fast Model Setup: 'clk_50'
 37. Fast Model Setup: 'PLL|altpll_component|pll|clk[0]'
 38. Fast Model Hold: 'PLL|altpll_component|pll|clk[0]'
 39. Fast Model Hold: 'clk_50'
 40. Fast Model Hold: 'cpu_clk'
 41. Fast Model Recovery: 'clk_50'
 42. Fast Model Removal: 'clk_50'
 43. Fast Model Minimum Pulse Width: 'cpu_clk'
 44. Fast Model Minimum Pulse Width: 'clk_50'
 45. Fast Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Output Enable Times
 51. Minimum Output Enable Times
 52. Output Disable Times
 53. Minimum Output Disable Times
 54. Multicorner Timing Analysis Summary
 55. Setup Times
 56. Hold Times
 57. Clock to Output Times
 58. Minimum Clock to Output Times
 59. Setup Transfers
 60. Hold Transfers
 61. Recovery Transfers
 62. Removal Transfers
 63. Report TCCS
 64. Report RSKM
 65. Unconstrained Paths
 66. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; AS-2518-51_snd                                                    ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------+-------------------------------------+
; Clock Name                      ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                            ; Targets                             ;
+---------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------+-------------------------------------+
; clk_50                          ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { clk_50 }                          ;
; cpu_clk                         ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { cpu_clk }                         ;
; PLL|altpll_component|pll|clk[0] ; Generated ; 70.000 ; 14.29 MHz  ; 0.000 ; 35.000 ; 50.00      ; 7         ; 2           ;       ;        ;           ;            ; false    ; clk_50 ; PLL|altpll_component|pll|inclk[0] ; { PLL|altpll_component|pll|clk[0] } ;
+---------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                ;
+------------+-----------------+---------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                      ; Note                                                  ;
+------------+-----------------+---------------------------------+-------------------------------------------------------+
; 37.43 MHz  ; 37.43 MHz       ; cpu_clk                         ;                                                       ;
; 108.05 MHz ; 108.05 MHz      ; clk_50                          ;                                                       ;
; 489.24 MHz ; 402.58 MHz      ; PLL|altpll_component|pll|clk[0] ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+---------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------+
; Slow Model Setup Summary                                  ;
+---------------------------------+---------+---------------+
; Clock                           ; Slack   ; End Point TNS ;
+---------------------------------+---------+---------------+
; cpu_clk                         ; -21.172 ; -14605.226    ;
; clk_50                          ; -9.247  ; -84.245       ;
; PLL|altpll_component|pll|clk[0] ; 67.956  ; 0.000         ;
+---------------------------------+---------+---------------+


+---------------------------------------------------------+
; Slow Model Hold Summary                                 ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; PLL|altpll_component|pll|clk[0] ; 0.499 ; 0.000         ;
; clk_50                          ; 0.499 ; 0.000         ;
; cpu_clk                         ; 0.499 ; 0.000         ;
+---------------------------------+-------+---------------+


+---------------------------------+
; Slow Model Recovery Summary     ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; clk_50 ; 16.022 ; 0.000         ;
+--------+--------+---------------+


+--------------------------------+
; Slow Model Removal Summary     ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; clk_50 ; 3.270 ; 0.000         ;
+--------+-------+---------------+


+----------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; cpu_clk                         ; -2.277 ; -2334.368     ;
; clk_50                          ; 8.758  ; 0.000         ;
; PLL|altpll_component|pll|clk[0] ; 33.758 ; 0.000         ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'cpu_clk'                                                                                                                                         ;
+---------+--------------------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                        ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; -21.172 ; AS_2518_51:Core|cpu68:U3|op_code[2]              ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.007     ; 22.205     ;
; -21.002 ; AS_2518_51:Core|cpu68:U3|op_code[4]              ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.018     ; 22.024     ;
; -20.943 ; AS_2518_51:Core|cpu68:U3|op_code[7]              ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.014     ; 21.969     ;
; -20.912 ; AS_2518_51:Core|cpu68:U3|state.mul4_state        ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.033     ; 21.919     ;
; -20.890 ; AS_2518_51:Core|cpu68:U3|state.mul7_state        ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.033     ; 21.897     ;
; -20.841 ; AS_2518_51:Core|cpu68:U3|state.extended_state    ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.029     ; 21.852     ;
; -20.817 ; AS_2518_51:Core|cpu68:U3|state.mul1_state        ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.029     ; 21.828     ;
; -20.800 ; AS_2518_51:Core|cpu68:U3|op_code[5]              ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.018     ; 21.822     ;
; -20.791 ; AS_2518_51:Core|cpu68:U3|state.mul2_state        ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.029     ; 21.802     ;
; -20.789 ; AS_2518_51:Core|cpu68:U3|state.indexed_state     ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.023     ; 21.806     ;
; -20.723 ; AS_2518_51:Core|cpu68:U3|state.mul5_state        ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.033     ; 21.730     ;
; -20.639 ; AS_2518_51:Core|cpu68:U3|state.mul0_state        ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.029     ; 21.650     ;
; -20.552 ; AS_2518_51:Core|cpu68:U3|state.mul6_state        ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.033     ; 21.559     ;
; -20.490 ; AS_2518_51:Core|cpu68:U3|op_code[0]              ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.030     ; 21.500     ;
; -20.452 ; AS_2518_51:Core|cpu68:U3|state.mul3_state        ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.029     ; 21.463     ;
; -20.438 ; AS_2518_51:Core|cpu68:U3|op_code[6]              ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.030     ; 21.448     ;
; -20.437 ; AS_2518_51:Core|cpu68:U3|state.execute_state     ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.027     ; 21.450     ;
; -20.433 ; AS_2518_51:Core|cpu68:U3|state.branch_state      ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.029     ; 21.444     ;
; -20.431 ; AS_2518_51:Core|cpu68:U3|op_code[3]              ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.030     ; 21.441     ;
; -20.341 ; AS_2518_51:Core|cpu68:U3|op_code[1]              ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.030     ; 21.351     ;
; -20.192 ; AS_2518_51:Core|cpu68:U3|state.mul_state         ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.029     ; 21.203     ;
; -20.134 ; AS_2518_51:Core|cpu68:U3|state.jmp_state         ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.019     ; 21.155     ;
; -20.126 ; AS_2518_51:Core|cpu68:U3|state.decode_state      ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.029     ; 21.137     ;
; -20.086 ; AS_2518_51:Core|cpu68:U3|op_code[2]              ; AS_2518_51:Core|cpu68:U3|acca[2] ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.000      ; 21.126     ;
; -20.082 ; AS_2518_51:Core|cpu68:U3|state.vect_hi_state     ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.025     ; 21.097     ;
; -19.934 ; AS_2518_51:Core|cpu68:U3|state.write16_state     ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.027     ; 20.947     ;
; -19.926 ; AS_2518_51:Core|cpu68:U3|state.read8_state       ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.027     ; 20.939     ;
; -19.916 ; AS_2518_51:Core|cpu68:U3|op_code[4]              ; AS_2518_51:Core|cpu68:U3|acca[2] ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.011     ; 20.945     ;
; -19.905 ; AS_2518_51:Core|cpu68:U3|op_code[2]              ; AS_2518_51:Core|cpu68:U3|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.007     ; 20.938     ;
; -19.873 ; AS_2518_51:Core|cpu68:U3|state.vect_lo_state     ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.025     ; 20.888     ;
; -19.857 ; AS_2518_51:Core|cpu68:U3|op_code[7]              ; AS_2518_51:Core|cpu68:U3|acca[2] ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.007     ; 20.890     ;
; -19.846 ; AS_2518_51:Core|cpu68:U3|state.fetch_state       ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.027     ; 20.859     ;
; -19.826 ; AS_2518_51:Core|cpu68:U3|state.mul4_state        ; AS_2518_51:Core|cpu68:U3|acca[2] ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.026     ; 20.840     ;
; -19.804 ; AS_2518_51:Core|cpu68:U3|state.mul7_state        ; AS_2518_51:Core|cpu68:U3|acca[2] ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.026     ; 20.818     ;
; -19.803 ; AS_2518_51:Core|cpu68:U3|op_code[2]              ; AS_2518_51:Core|cpu68:U3|cc[0]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.008     ; 20.835     ;
; -19.762 ; AS_2518_51:Core|cpu68:U3|state.read16_state      ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.027     ; 20.775     ;
; -19.755 ; AS_2518_51:Core|cpu68:U3|state.extended_state    ; AS_2518_51:Core|cpu68:U3|acca[2] ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.022     ; 20.773     ;
; -19.735 ; AS_2518_51:Core|cpu68:U3|op_code[4]              ; AS_2518_51:Core|cpu68:U3|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.018     ; 20.757     ;
; -19.731 ; AS_2518_51:Core|cpu68:U3|state.mul1_state        ; AS_2518_51:Core|cpu68:U3|acca[2] ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.022     ; 20.749     ;
; -19.721 ; AS_2518_51:Core|cpu68:U3|op_code[2]              ; AS_2518_51:Core|cpu68:U3|cc[1]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.008     ; 20.753     ;
; -19.714 ; AS_2518_51:Core|cpu68:U3|op_code[5]              ; AS_2518_51:Core|cpu68:U3|acca[2] ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.011     ; 20.743     ;
; -19.705 ; AS_2518_51:Core|cpu68:U3|state.mul2_state        ; AS_2518_51:Core|cpu68:U3|acca[2] ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.022     ; 20.723     ;
; -19.703 ; AS_2518_51:Core|cpu68:U3|state.indexed_state     ; AS_2518_51:Core|cpu68:U3|acca[2] ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.016     ; 20.727     ;
; -19.688 ; AS_2518_51:Core|cpu68:U3|op_code[2]              ; AS_2518_51:Core|cpu68:U3|acca[6] ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.003      ; 20.731     ;
; -19.686 ; AS_2518_51:Core|cpu68:U3|state.immediate16_state ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.023     ; 20.703     ;
; -19.676 ; AS_2518_51:Core|cpu68:U3|op_code[7]              ; AS_2518_51:Core|cpu68:U3|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.014     ; 20.702     ;
; -19.645 ; AS_2518_51:Core|cpu68:U3|state.mul4_state        ; AS_2518_51:Core|cpu68:U3|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.033     ; 20.652     ;
; -19.637 ; AS_2518_51:Core|cpu68:U3|state.mul5_state        ; AS_2518_51:Core|cpu68:U3|acca[2] ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.026     ; 20.651     ;
; -19.633 ; AS_2518_51:Core|cpu68:U3|op_code[4]              ; AS_2518_51:Core|cpu68:U3|cc[0]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.019     ; 20.654     ;
; -19.623 ; AS_2518_51:Core|cpu68:U3|state.mul7_state        ; AS_2518_51:Core|cpu68:U3|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.033     ; 20.630     ;
; -19.578 ; AS_2518_51:Core|cpu68:U3|state.write8_state      ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.027     ; 20.591     ;
; -19.574 ; AS_2518_51:Core|cpu68:U3|state.extended_state    ; AS_2518_51:Core|cpu68:U3|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.029     ; 20.585     ;
; -19.574 ; AS_2518_51:Core|cpu68:U3|op_code[7]              ; AS_2518_51:Core|cpu68:U3|cc[0]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.015     ; 20.599     ;
; -19.553 ; AS_2518_51:Core|cpu68:U3|state.mul0_state        ; AS_2518_51:Core|cpu68:U3|acca[2] ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.022     ; 20.571     ;
; -19.551 ; AS_2518_51:Core|cpu68:U3|op_code[4]              ; AS_2518_51:Core|cpu68:U3|cc[1]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.019     ; 20.572     ;
; -19.550 ; AS_2518_51:Core|cpu68:U3|state.mul1_state        ; AS_2518_51:Core|cpu68:U3|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.029     ; 20.561     ;
; -19.543 ; AS_2518_51:Core|cpu68:U3|state.mul4_state        ; AS_2518_51:Core|cpu68:U3|cc[0]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.034     ; 20.549     ;
; -19.533 ; AS_2518_51:Core|cpu68:U3|op_code[5]              ; AS_2518_51:Core|cpu68:U3|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.018     ; 20.555     ;
; -19.524 ; AS_2518_51:Core|cpu68:U3|state.mul2_state        ; AS_2518_51:Core|cpu68:U3|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.029     ; 20.535     ;
; -19.522 ; AS_2518_51:Core|cpu68:U3|state.indexed_state     ; AS_2518_51:Core|cpu68:U3|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.023     ; 20.539     ;
; -19.521 ; AS_2518_51:Core|cpu68:U3|state.mul7_state        ; AS_2518_51:Core|cpu68:U3|cc[0]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.034     ; 20.527     ;
; -19.518 ; AS_2518_51:Core|cpu68:U3|op_code[4]              ; AS_2518_51:Core|cpu68:U3|acca[6] ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.008     ; 20.550     ;
; -19.509 ; AS_2518_51:Core|cpu68:U3|state.rts_lo_state      ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.022     ; 20.527     ;
; -19.497 ; AS_2518_51:Core|cpu68:U3|op_code[2]              ; AS_2518_51:Core|cpu68:U3|md[5]   ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.002      ; 20.539     ;
; -19.492 ; AS_2518_51:Core|cpu68:U3|op_code[7]              ; AS_2518_51:Core|cpu68:U3|cc[1]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.015     ; 20.517     ;
; -19.472 ; AS_2518_51:Core|cpu68:U3|state.extended_state    ; AS_2518_51:Core|cpu68:U3|cc[0]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.030     ; 20.482     ;
; -19.466 ; AS_2518_51:Core|cpu68:U3|state.mul6_state        ; AS_2518_51:Core|cpu68:U3|acca[2] ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.026     ; 20.480     ;
; -19.461 ; AS_2518_51:Core|cpu68:U3|state.mul4_state        ; AS_2518_51:Core|cpu68:U3|cc[1]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.034     ; 20.467     ;
; -19.459 ; AS_2518_51:Core|cpu68:U3|op_code[7]              ; AS_2518_51:Core|cpu68:U3|acca[6] ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.004     ; 20.495     ;
; -19.456 ; AS_2518_51:Core|cpu68:U3|state.mul5_state        ; AS_2518_51:Core|cpu68:U3|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.033     ; 20.463     ;
; -19.448 ; AS_2518_51:Core|cpu68:U3|state.mul1_state        ; AS_2518_51:Core|cpu68:U3|cc[0]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.030     ; 20.458     ;
; -19.439 ; AS_2518_51:Core|cpu68:U3|state.mul7_state        ; AS_2518_51:Core|cpu68:U3|cc[1]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.034     ; 20.445     ;
; -19.434 ; AS_2518_51:Core|cpu68:U3|op_code[2]              ; AS_2518_51:Core|cpu68:U3|acca[5] ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.012     ; 20.462     ;
; -19.431 ; AS_2518_51:Core|cpu68:U3|op_code[5]              ; AS_2518_51:Core|cpu68:U3|cc[0]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.019     ; 20.452     ;
; -19.428 ; AS_2518_51:Core|cpu68:U3|state.mul4_state        ; AS_2518_51:Core|cpu68:U3|acca[6] ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.023     ; 20.445     ;
; -19.422 ; AS_2518_51:Core|cpu68:U3|state.mul2_state        ; AS_2518_51:Core|cpu68:U3|cc[0]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.030     ; 20.432     ;
; -19.420 ; AS_2518_51:Core|cpu68:U3|state.indexed_state     ; AS_2518_51:Core|cpu68:U3|cc[0]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.024     ; 20.436     ;
; -19.406 ; AS_2518_51:Core|cpu68:U3|state.mul7_state        ; AS_2518_51:Core|cpu68:U3|acca[6] ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.023     ; 20.423     ;
; -19.404 ; AS_2518_51:Core|cpu68:U3|op_code[0]              ; AS_2518_51:Core|cpu68:U3|acca[2] ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.023     ; 20.421     ;
; -19.390 ; AS_2518_51:Core|cpu68:U3|state.extended_state    ; AS_2518_51:Core|cpu68:U3|cc[1]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.030     ; 20.400     ;
; -19.372 ; AS_2518_51:Core|cpu68:U3|state.mul0_state        ; AS_2518_51:Core|cpu68:U3|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.029     ; 20.383     ;
; -19.370 ; AS_2518_51:Core|cpu68:U3|state.int_pcl_state     ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.015     ; 20.395     ;
; -19.366 ; AS_2518_51:Core|cpu68:U3|state.mul3_state        ; AS_2518_51:Core|cpu68:U3|acca[2] ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.022     ; 20.384     ;
; -19.366 ; AS_2518_51:Core|cpu68:U3|state.mul1_state        ; AS_2518_51:Core|cpu68:U3|cc[1]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.030     ; 20.376     ;
; -19.357 ; AS_2518_51:Core|cpu68:U3|state.extended_state    ; AS_2518_51:Core|cpu68:U3|acca[6] ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.019     ; 20.378     ;
; -19.354 ; AS_2518_51:Core|cpu68:U3|state.mul5_state        ; AS_2518_51:Core|cpu68:U3|cc[0]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.034     ; 20.360     ;
; -19.352 ; AS_2518_51:Core|cpu68:U3|op_code[6]              ; AS_2518_51:Core|cpu68:U3|acca[2] ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.023     ; 20.369     ;
; -19.351 ; AS_2518_51:Core|cpu68:U3|state.execute_state     ; AS_2518_51:Core|cpu68:U3|acca[2] ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.020     ; 20.371     ;
; -19.349 ; AS_2518_51:Core|cpu68:U3|op_code[5]              ; AS_2518_51:Core|cpu68:U3|cc[1]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.019     ; 20.370     ;
; -19.348 ; AS_2518_51:Core|cpu68:U3|op_code[2]              ; AS_2518_51:Core|cpu68:U3|acca[1] ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.003      ; 20.391     ;
; -19.347 ; AS_2518_51:Core|cpu68:U3|state.branch_state      ; AS_2518_51:Core|cpu68:U3|acca[2] ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.022     ; 20.365     ;
; -19.345 ; AS_2518_51:Core|cpu68:U3|op_code[3]              ; AS_2518_51:Core|cpu68:U3|acca[2] ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.023     ; 20.362     ;
; -19.340 ; AS_2518_51:Core|cpu68:U3|state.mul2_state        ; AS_2518_51:Core|cpu68:U3|cc[1]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.030     ; 20.350     ;
; -19.338 ; AS_2518_51:Core|cpu68:U3|state.indexed_state     ; AS_2518_51:Core|cpu68:U3|cc[1]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.024     ; 20.354     ;
; -19.333 ; AS_2518_51:Core|cpu68:U3|state.mul1_state        ; AS_2518_51:Core|cpu68:U3|acca[6] ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.019     ; 20.354     ;
; -19.327 ; AS_2518_51:Core|cpu68:U3|op_code[4]              ; AS_2518_51:Core|cpu68:U3|md[5]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.009     ; 20.358     ;
; -19.316 ; AS_2518_51:Core|cpu68:U3|op_code[5]              ; AS_2518_51:Core|cpu68:U3|acca[6] ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.008     ; 20.348     ;
; -19.307 ; AS_2518_51:Core|cpu68:U3|state.mul2_state        ; AS_2518_51:Core|cpu68:U3|acca[6] ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.019     ; 20.328     ;
; -19.305 ; AS_2518_51:Core|cpu68:U3|state.indexed_state     ; AS_2518_51:Core|cpu68:U3|acca[6] ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.013     ; 20.332     ;
; -19.296 ; AS_2518_51:Core|cpu68:U3|state.rts_hi_state      ; AS_2518_51:Core|cpu68:U3|pc[15]  ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.003     ; 20.333     ;
+---------+--------------------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_50'                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -9.247 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[1]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.442      ; 10.729     ;
; -9.223 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|wave_B_v    ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.443      ; 10.706     ;
; -9.208 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[4]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.439      ; 10.687     ;
; -9.161 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[1]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[8] ; cpu_clk      ; clk_50      ; 1.000        ; 0.442      ; 10.643     ;
; -9.137 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|wave_B_v    ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[8] ; cpu_clk      ; clk_50      ; 1.000        ; 0.443      ; 10.620     ;
; -9.122 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[4]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[8] ; cpu_clk      ; clk_50      ; 1.000        ; 0.439      ; 10.601     ;
; -9.082 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[0]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.442      ; 10.564     ;
; -9.032 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[0] ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.442      ; 10.514     ;
; -8.996 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[0]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[8] ; cpu_clk      ; clk_50      ; 1.000        ; 0.442      ; 10.478     ;
; -8.979 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[1]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[7] ; cpu_clk      ; clk_50      ; 1.000        ; 0.442      ; 10.461     ;
; -8.955 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|wave_B_v    ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[7] ; cpu_clk      ; clk_50      ; 1.000        ; 0.443      ; 10.438     ;
; -8.946 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[0] ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[8] ; cpu_clk      ; clk_50      ; 1.000        ; 0.442      ; 10.428     ;
; -8.940 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[4]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[7] ; cpu_clk      ; clk_50      ; 1.000        ; 0.439      ; 10.419     ;
; -8.900 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|wave_A_v    ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.443      ; 10.383     ;
; -8.893 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[1]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[6] ; cpu_clk      ; clk_50      ; 1.000        ; 0.442      ; 10.375     ;
; -8.869 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|wave_B_v    ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[6] ; cpu_clk      ; clk_50      ; 1.000        ; 0.443      ; 10.352     ;
; -8.854 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[4]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[6] ; cpu_clk      ; clk_50      ; 1.000        ; 0.439      ; 10.333     ;
; -8.814 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|wave_A_v    ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[8] ; cpu_clk      ; clk_50      ; 1.000        ; 0.443      ; 10.297     ;
; -8.814 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[0]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[7] ; cpu_clk      ; clk_50      ; 1.000        ; 0.442      ; 10.296     ;
; -8.776 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[3]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.442      ; 10.258     ;
; -8.764 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[0] ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[7] ; cpu_clk      ; clk_50      ; 1.000        ; 0.442      ; 10.246     ;
; -8.728 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[0]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[6] ; cpu_clk      ; clk_50      ; 1.000        ; 0.442      ; 10.210     ;
; -8.690 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[3]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[8] ; cpu_clk      ; clk_50      ; 1.000        ; 0.442      ; 10.172     ;
; -8.678 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[0] ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[6] ; cpu_clk      ; clk_50      ; 1.000        ; 0.442      ; 10.160     ;
; -8.637 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[0]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[5] ; cpu_clk      ; clk_50      ; 1.000        ; 0.442      ; 10.119     ;
; -8.632 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|wave_A_v    ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[7] ; cpu_clk      ; clk_50      ; 1.000        ; 0.443      ; 10.115     ;
; -8.625 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|env_out[2]  ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.440      ; 10.105     ;
; -8.587 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[0] ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[5] ; cpu_clk      ; clk_50      ; 1.000        ; 0.442      ; 10.069     ;
; -8.561 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[1]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[5] ; cpu_clk      ; clk_50      ; 1.000        ; 0.442      ; 10.043     ;
; -8.551 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[0]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[4] ; cpu_clk      ; clk_50      ; 1.000        ; 0.442      ; 10.033     ;
; -8.546 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|wave_A_v    ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[6] ; cpu_clk      ; clk_50      ; 1.000        ; 0.443      ; 10.029     ;
; -8.539 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|env_out[2]  ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[8] ; cpu_clk      ; clk_50      ; 1.000        ; 0.440      ; 10.019     ;
; -8.537 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|wave_B_v    ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[5] ; cpu_clk      ; clk_50      ; 1.000        ; 0.443      ; 10.020     ;
; -8.526 ; AS_2518_51:Core|ay_3_8910:U1|rACB[2]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.439      ; 10.005     ;
; -8.522 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[4]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[5] ; cpu_clk      ; clk_50      ; 1.000        ; 0.439      ; 10.001     ;
; -8.508 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[3]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[7] ; cpu_clk      ; clk_50      ; 1.000        ; 0.442      ; 9.990      ;
; -8.501 ; AS_2518_51:Core|ay_3_8910:U1|rACB[3]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.439      ; 9.980      ;
; -8.501 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[0] ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[4] ; cpu_clk      ; clk_50      ; 1.000        ; 0.442      ; 9.983      ;
; -8.485 ; AS_2518_51:Core|ay_3_8910:U1|rACA[4]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.440      ; 9.965      ;
; -8.475 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[1]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[4] ; cpu_clk      ; clk_50      ; 1.000        ; 0.442      ; 9.957      ;
; -8.465 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[0]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[3] ; cpu_clk      ; clk_50      ; 1.000        ; 0.442      ; 9.947      ;
; -8.455 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|wave_A_v    ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[5] ; cpu_clk      ; clk_50      ; 1.000        ; 0.443      ; 9.938      ;
; -8.451 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|wave_B_v    ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[4] ; cpu_clk      ; clk_50      ; 1.000        ; 0.443      ; 9.934      ;
; -8.440 ; AS_2518_51:Core|ay_3_8910:U1|rACB[2]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[8] ; cpu_clk      ; clk_50      ; 1.000        ; 0.439      ; 9.919      ;
; -8.436 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[4]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[4] ; cpu_clk      ; clk_50      ; 1.000        ; 0.439      ; 9.915      ;
; -8.422 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[3]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[6] ; cpu_clk      ; clk_50      ; 1.000        ; 0.442      ; 9.904      ;
; -8.415 ; AS_2518_51:Core|ay_3_8910:U1|rACB[3]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[8] ; cpu_clk      ; clk_50      ; 1.000        ; 0.439      ; 9.894      ;
; -8.415 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[0] ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[3] ; cpu_clk      ; clk_50      ; 1.000        ; 0.442      ; 9.897      ;
; -8.399 ; AS_2518_51:Core|ay_3_8910:U1|rACA[4]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[8] ; cpu_clk      ; clk_50      ; 1.000        ; 0.440      ; 9.879      ;
; -8.369 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|wave_A_v    ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[4] ; cpu_clk      ; clk_50      ; 1.000        ; 0.443      ; 9.852      ;
; -8.357 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|env_out[2]  ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[7] ; cpu_clk      ; clk_50      ; 1.000        ; 0.440      ; 9.837      ;
; -8.350 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[1]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[3] ; cpu_clk      ; clk_50      ; 1.000        ; 0.442      ; 9.832      ;
; -8.331 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[3]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[5] ; cpu_clk      ; clk_50      ; 1.000        ; 0.442      ; 9.813      ;
; -8.326 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|wave_B_v    ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[3] ; cpu_clk      ; clk_50      ; 1.000        ; 0.443      ; 9.809      ;
; -8.311 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[4]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[3] ; cpu_clk      ; clk_50      ; 1.000        ; 0.439      ; 9.790      ;
; -8.283 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|wave_A_v    ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[3] ; cpu_clk      ; clk_50      ; 1.000        ; 0.443      ; 9.766      ;
; -8.271 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|env_out[2]  ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[6] ; cpu_clk      ; clk_50      ; 1.000        ; 0.440      ; 9.751      ;
; -8.270 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|env_out[1]  ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.440      ; 9.750      ;
; -8.258 ; AS_2518_51:Core|ay_3_8910:U1|rACB[2]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[7] ; cpu_clk      ; clk_50      ; 1.000        ; 0.439      ; 9.737      ;
; -8.253 ; AS_2518_51:Core|ay_3_8910:U1|rACB[4]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.439      ; 9.732      ;
; -8.245 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[3]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[4] ; cpu_clk      ; clk_50      ; 1.000        ; 0.442      ; 9.727      ;
; -8.233 ; AS_2518_51:Core|ay_3_8910:U1|rACB[3]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[7] ; cpu_clk      ; clk_50      ; 1.000        ; 0.439      ; 9.712      ;
; -8.224 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|env_out[0]  ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.440      ; 9.704      ;
; -8.217 ; AS_2518_51:Core|ay_3_8910:U1|rACA[4]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[7] ; cpu_clk      ; clk_50      ; 1.000        ; 0.440      ; 9.697      ;
; -8.207 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|env_out[3]  ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.440      ; 9.687      ;
; -8.184 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|env_out[1]  ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[8] ; cpu_clk      ; clk_50      ; 1.000        ; 0.440      ; 9.664      ;
; -8.172 ; AS_2518_51:Core|ay_3_8910:U1|rACB[2]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[6] ; cpu_clk      ; clk_50      ; 1.000        ; 0.439      ; 9.651      ;
; -8.167 ; AS_2518_51:Core|ay_3_8910:U1|rACB[4]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[8] ; cpu_clk      ; clk_50      ; 1.000        ; 0.439      ; 9.646      ;
; -8.159 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[3]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[3] ; cpu_clk      ; clk_50      ; 1.000        ; 0.442      ; 9.641      ;
; -8.147 ; AS_2518_51:Core|ay_3_8910:U1|rACB[3]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[6] ; cpu_clk      ; clk_50      ; 1.000        ; 0.439      ; 9.626      ;
; -8.138 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|env_out[0]  ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[8] ; cpu_clk      ; clk_50      ; 1.000        ; 0.440      ; 9.618      ;
; -8.131 ; AS_2518_51:Core|ay_3_8910:U1|rACA[4]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[6] ; cpu_clk      ; clk_50      ; 1.000        ; 0.440      ; 9.611      ;
; -8.123 ; AS_2518_51:Core|ay_3_8910:U1|rACA[2]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.440      ; 9.603      ;
; -8.121 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|env_out[3]  ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[8] ; cpu_clk      ; clk_50      ; 1.000        ; 0.440      ; 9.601      ;
; -8.040 ; AS_2518_51:Core|ay_3_8910:U1|rACA[4]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[5] ; cpu_clk      ; clk_50      ; 1.000        ; 0.440      ; 9.520      ;
; -8.037 ; AS_2518_51:Core|ay_3_8910:U1|rACA[2]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[8] ; cpu_clk      ; clk_50      ; 1.000        ; 0.440      ; 9.517      ;
; -8.002 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|env_out[1]  ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[7] ; cpu_clk      ; clk_50      ; 1.000        ; 0.440      ; 9.482      ;
; -7.985 ; AS_2518_51:Core|ay_3_8910:U1|rACB[4]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[7] ; cpu_clk      ; clk_50      ; 1.000        ; 0.439      ; 9.464      ;
; -7.956 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|env_out[0]  ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[7] ; cpu_clk      ; clk_50      ; 1.000        ; 0.440      ; 9.436      ;
; -7.954 ; AS_2518_51:Core|ay_3_8910:U1|rACA[4]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[4] ; cpu_clk      ; clk_50      ; 1.000        ; 0.440      ; 9.434      ;
; -7.947 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|env_out[2]  ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[5] ; cpu_clk      ; clk_50      ; 1.000        ; 0.440      ; 9.427      ;
; -7.939 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|env_out[3]  ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[7] ; cpu_clk      ; clk_50      ; 1.000        ; 0.440      ; 9.419      ;
; -7.916 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|env_out[1]  ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[6] ; cpu_clk      ; clk_50      ; 1.000        ; 0.440      ; 9.396      ;
; -7.899 ; AS_2518_51:Core|ay_3_8910:U1|rACB[4]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[6] ; cpu_clk      ; clk_50      ; 1.000        ; 0.439      ; 9.378      ;
; -7.892 ; AS_2518_51:Core|ay_3_8910:U1|rACA[3]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.440      ; 9.372      ;
; -7.877 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[0]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[2] ; cpu_clk      ; clk_50      ; 1.000        ; 0.442      ; 9.359      ;
; -7.870 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|env_out[0]  ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[6] ; cpu_clk      ; clk_50      ; 1.000        ; 0.440      ; 9.350      ;
; -7.868 ; AS_2518_51:Core|ay_3_8910:U1|rACA[4]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[3] ; cpu_clk      ; clk_50      ; 1.000        ; 0.440      ; 9.348      ;
; -7.861 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|env_out[2]  ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[4] ; cpu_clk      ; clk_50      ; 1.000        ; 0.440      ; 9.341      ;
; -7.855 ; AS_2518_51:Core|ay_3_8910:U1|rACA[2]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[7] ; cpu_clk      ; clk_50      ; 1.000        ; 0.440      ; 9.335      ;
; -7.853 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|env_out[3]  ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[6] ; cpu_clk      ; clk_50      ; 1.000        ; 0.440      ; 9.333      ;
; -7.827 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[0] ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[2] ; cpu_clk      ; clk_50      ; 1.000        ; 0.442      ; 9.309      ;
; -7.806 ; AS_2518_51:Core|ay_3_8910:U1|rACA[3]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[8] ; cpu_clk      ; clk_50      ; 1.000        ; 0.440      ; 9.286      ;
; -7.769 ; AS_2518_51:Core|ay_3_8910:U1|rACA[2]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[6] ; cpu_clk      ; clk_50      ; 1.000        ; 0.440      ; 9.249      ;
; -7.762 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[1]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[2] ; cpu_clk      ; clk_50      ; 1.000        ; 0.442      ; 9.244      ;
; -7.743 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|env_out[2]  ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[3] ; cpu_clk      ; clk_50      ; 1.000        ; 0.440      ; 9.223      ;
; -7.738 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|wave_B_v    ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[2] ; cpu_clk      ; clk_50      ; 1.000        ; 0.443      ; 9.221      ;
; -7.723 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[4]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[2] ; cpu_clk      ; clk_50      ; 1.000        ; 0.439      ; 9.202      ;
; -7.695 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|wave_A_v    ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[2] ; cpu_clk      ; clk_50      ; 1.000        ; 0.443      ; 9.178      ;
; -7.692 ; AS_2518_51:Core|ay_3_8910:U1|rACB[2]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[5] ; cpu_clk      ; clk_50      ; 1.000        ; 0.439      ; 9.171      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'PLL|altpll_component|pll|clk[0]'                                                                                         ;
+--------+-----------+-----------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node   ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------+---------------------------------+---------------------------------+--------------+------------+------------+
; 67.956 ; clkdiv[0] ; clkdiv[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 2.084      ;
; 68.011 ; clkdiv[1] ; clkdiv[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 2.029      ;
; 68.042 ; clkdiv[0] ; clkdiv[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 1.998      ;
; 68.097 ; clkdiv[2] ; clkdiv[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 1.943      ;
; 68.097 ; clkdiv[1] ; clkdiv[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 1.943      ;
; 68.519 ; clkdiv[0] ; clkdiv[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 1.521      ;
; 68.566 ; clkdiv[3] ; clkdiv[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 1.474      ;
; 68.575 ; clkdiv[1] ; clkdiv[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 1.465      ;
; 68.576 ; clkdiv[2] ; clkdiv[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 1.464      ;
; 68.832 ; clkdiv[3] ; cpu_clk   ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 1.208      ;
; 69.235 ; clkdiv[0] ; clkdiv[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 0.805      ;
+--------+-----------+-----------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'PLL|altpll_component|pll|clk[0]'                                                                                         ;
+-------+-----------+-----------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node   ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.499 ; clkdiv[0] ; clkdiv[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.902 ; clkdiv[3] ; cpu_clk   ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.208      ;
; 1.158 ; clkdiv[2] ; clkdiv[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.464      ;
; 1.159 ; clkdiv[1] ; clkdiv[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.465      ;
; 1.168 ; clkdiv[3] ; clkdiv[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.474      ;
; 1.215 ; clkdiv[0] ; clkdiv[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.521      ;
; 1.637 ; clkdiv[1] ; clkdiv[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.943      ;
; 1.637 ; clkdiv[2] ; clkdiv[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.943      ;
; 1.692 ; clkdiv[0] ; clkdiv[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.998      ;
; 1.723 ; clkdiv[1] ; clkdiv[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.029      ;
; 1.778 ; clkdiv[0] ; clkdiv[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.084      ;
+-------+-----------+-----------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_50'                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; PS2Controller:keyboard|BitsRead[0]                             ; PS2Controller:keyboard|BitsRead[0]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|BitsRead[1]                             ; PS2Controller:keyboard|BitsRead[1]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|BitsRead[2]                             ; PS2Controller:keyboard|BitsRead[2]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|BitsRead[3]                             ; PS2Controller:keyboard|BitsRead[3]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|State.SendData                          ; PS2Controller:keyboard|State.SendData                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|State.InhibitComunication               ; PS2Controller:keyboard|State.InhibitComunication               ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|BitsSent[0]                             ; PS2Controller:keyboard|BitsSent[0]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|BitsSent[1]                             ; PS2Controller:keyboard|BitsSent[1]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|BitsSent[2]                             ; PS2Controller:keyboard|BitsSent[2]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|State.CheckAck                          ; PS2Controller:keyboard|State.CheckAck                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|State.WaitRiseClock                     ; PS2Controller:keyboard|State.WaitRiseClock                     ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|State.RequestToSend                     ; PS2Controller:keyboard|State.RequestToSend                     ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|PS2ClockOut                             ; PS2Controller:keyboard|PS2ClockOut                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|PS2Clock_Z                              ; PS2Controller:keyboard|PS2Clock_Z                              ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|Debouncer:DebounceClock|Output          ; PS2Controller:keyboard|Debouncer:DebounceClock|Output          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|PS2Error                                ; PS2Controller:keyboard|PS2Error                                ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KeyboardMapper:decoder|NumLock                                 ; KeyboardMapper:decoder|NumLock                                 ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KeyboardMapper:decoder|CapsLock                                ; KeyboardMapper:decoder|CapsLock                                ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KeyboardMapper:decoder|ScrollLock                              ; KeyboardMapper:decoder|ScrollLock                              ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KeyboardMapper:decoder|State.CheckAck                          ; KeyboardMapper:decoder|State.CheckAck                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KeyboardMapper:decoder|State.ResetAck                          ; KeyboardMapper:decoder|State.ResetAck                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KeyboardMapper:decoder|State.WaitForBAT                        ; KeyboardMapper:decoder|State.WaitForBAT                        ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KeyboardMapper:decoder|State.ExtendedBreak                     ; KeyboardMapper:decoder|State.ExtendedBreak                     ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KeyboardMapper:decoder|State.ResetKbd                          ; KeyboardMapper:decoder|State.ResetKbd                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|CountOnes                               ; PS2Controller:keyboard|CountOnes                               ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|PS2DataOut                              ; PS2Controller:keyboard|PS2DataOut                              ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|PS2Data_Z                               ; PS2Controller:keyboard|PS2Data_Z                               ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|Debouncer:DebounceData|Output           ; PS2Controller:keyboard|Debouncer:DebounceData|Output           ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|PS2Busy                                 ; PS2Controller:keyboard|PS2Busy                                 ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|State.Idle                              ; PS2Controller:keyboard|State.Idle                              ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|DReady                                  ; PS2Controller:keyboard|DReady                                  ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; PS2Controller:keyboard|DataReady                               ; PS2Controller:keyboard|DataReady                               ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KeyboardMapper:decoder|State.Start                             ; KeyboardMapper:decoder|State.Start                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; KeyboardMapper:decoder|ScanCode[8]                             ; KeyboardMapper:decoder|ScanCode[8]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.805      ;
; 0.742 ; KeyboardMapper:decoder|NumLock                                 ; KeyboardMapper:decoder|Command[1]                              ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.048      ;
; 0.742 ; PS2Controller:keyboard|DReady                                  ; PS2Controller:keyboard|DataReady                               ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.048      ;
; 0.748 ; PS2Controller:keyboard|TimeCounter[12]                         ; PS2Controller:keyboard|TimeCounter[12]                         ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.054      ;
; 0.752 ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[9]                  ; AS_2518_51:Core|dac:Audio_DAC|DACout_q                         ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.058      ;
; 0.753 ; PS2Controller:keyboard|Debouncer:DebounceData|Internal         ; PS2Controller:keyboard|Debouncer:DebounceData|Output           ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.059      ;
; 0.756 ; PS2Controller:keyboard|State.RequestToSend                     ; PS2Controller:keyboard|PS2Data_Z                               ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.062      ;
; 0.765 ; PS2Controller:keyboard|Debouncer:DebounceClock|Internal        ; PS2Controller:keyboard|Debouncer:DebounceClock|Output          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.071      ;
; 0.770 ; PS2Controller:keyboard|Byte[1]                                 ; PS2Controller:keyboard|DataByte[1]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.076      ;
; 0.795 ; PS2Controller:keyboard|State.Idle                              ; PS2Controller:keyboard|State.ReceiveData                       ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.101      ;
; 0.799 ; PS2Controller:keyboard|State.Idle                              ; PS2Controller:keyboard|Byte[6]                                 ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.105      ;
; 0.800 ; PS2Controller:keyboard|BitsRead[0]                             ; PS2Controller:keyboard|BitsRead[1]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.106      ;
; 0.806 ; PS2Controller:keyboard|BitsSent[0]                             ; PS2Controller:keyboard|BitsSent[2]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.112      ;
; 0.808 ; PS2Controller:keyboard|BitsSent[0]                             ; PS2Controller:keyboard|BitsSent[1]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.114      ;
; 0.877 ; KeyboardMapper:decoder|CapsLock                                ; KeyboardMapper:decoder|Command[2]                              ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.183      ;
; 0.932 ; PS2Controller:keyboard|Byte[3]                                 ; PS2Controller:keyboard|DataByte[3]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.238      ;
; 0.948 ; PS2Controller:keyboard|Byte[0]                                 ; PS2Controller:keyboard|DataByte[0]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.254      ;
; 0.949 ; PS2Controller:keyboard|Byte[4]                                 ; PS2Controller:keyboard|DataByte[4]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.255      ;
; 0.967 ; PS2Controller:keyboard|Byte[7]                                 ; PS2Controller:keyboard|DataByte[7]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.273      ;
; 1.028 ; PS2Controller:keyboard|State.RequestToSend                     ; PS2Controller:keyboard|PS2Clock_Z                              ; clk_50       ; clk_50      ; 0.000        ; -0.001     ; 1.333      ;
; 1.033 ; PS2Controller:keyboard|State.RequestToSend                     ; PS2Controller:keyboard|PS2ClockOut                             ; clk_50       ; clk_50      ; 0.000        ; -0.001     ; 1.338      ;
; 1.066 ; KeyboardMapper:decoder|State.ResetAck                          ; KeyboardMapper:decoder|State.WaitForBAT                        ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.372      ;
; 1.076 ; PS2Controller:keyboard|PS2Busy                                 ; KeyboardMapper:decoder|State.ResetAck                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.382      ;
; 1.082 ; PS2Controller:keyboard|Byte[5]                                 ; PS2Controller:keyboard|DataByte[5]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.388      ;
; 1.109 ; PS2Controller:keyboard|State.CheckAck                          ; PS2Controller:keyboard|PS2Data_Z                               ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.415      ;
; 1.169 ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[4]                  ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[4]                  ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.475      ;
; 1.170 ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[6]                  ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[6]                  ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.476      ;
; 1.173 ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[9]                  ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[8]                  ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.479      ;
; 1.173 ; PS2Controller:keyboard|DataReady                               ; KeyboardMapper:decoder|State.ExtendedBreak                     ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.479      ;
; 1.179 ; PS2Controller:keyboard|DataReady                               ; KeyboardMapper:decoder|State.ResetAck                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.485      ;
; 1.182 ; PS2Controller:keyboard|TimeCounter[1]                          ; PS2Controller:keyboard|TimeCounter[1]                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.488      ;
; 1.182 ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[1] ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[1] ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.488      ;
; 1.183 ; PS2Controller:keyboard|TimeCounter[3]                          ; PS2Controller:keyboard|TimeCounter[3]                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.489      ;
; 1.186 ; PS2Controller:keyboard|TimeCounter[6]                          ; PS2Controller:keyboard|TimeCounter[6]                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.492      ;
; 1.186 ; PS2Controller:keyboard|TimeCounter[8]                          ; PS2Controller:keyboard|TimeCounter[8]                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.492      ;
; 1.187 ; PS2Controller:keyboard|TimeCounter[0]                          ; PS2Controller:keyboard|TimeCounter[0]                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.493      ;
; 1.187 ; PS2Controller:keyboard|TimeCounter[10]                         ; PS2Controller:keyboard|TimeCounter[10]                         ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.493      ;
; 1.187 ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[4] ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[4] ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.493      ;
; 1.192 ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[1]  ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[1]  ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.498      ;
; 1.197 ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[4]  ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.503      ;
; 1.205 ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[1]                  ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[1]                  ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.511      ;
; 1.205 ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[7]                  ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[7]                  ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.511      ;
; 1.217 ; PS2Controller:keyboard|Byte[6]                                 ; PS2Controller:keyboard|DataByte[6]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.523      ;
; 1.225 ; PS2Controller:keyboard|TimeCounter[2]                          ; PS2Controller:keyboard|TimeCounter[2]                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.531      ;
; 1.226 ; PS2Controller:keyboard|TimeCounter[4]                          ; PS2Controller:keyboard|TimeCounter[4]                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.532      ;
; 1.234 ; PS2Controller:keyboard|TimeCounter[7]                          ; PS2Controller:keyboard|TimeCounter[7]                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.540      ;
; 1.234 ; PS2Controller:keyboard|TimeCounter[9]                          ; PS2Controller:keyboard|TimeCounter[9]                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.540      ;
; 1.236 ; PS2Controller:keyboard|TimeCounter[11]                         ; PS2Controller:keyboard|TimeCounter[11]                         ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.542      ;
; 1.247 ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[0] ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[0] ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.553      ;
; 1.247 ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[3] ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[3] ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.553      ;
; 1.248 ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[0]  ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[0]  ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.554      ;
; 1.248 ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[3]  ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.554      ;
; 1.249 ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[2] ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[2] ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.555      ;
; 1.249 ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[2]  ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.555      ;
; 1.250 ; PS2Controller:keyboard|BitsRead[2]                             ; PS2Controller:keyboard|BitsRead[3]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.556      ;
; 1.250 ; PS2Controller:keyboard|State.InhibitComunication               ; PS2Controller:keyboard|PS2Clock_Z                              ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.556      ;
; 1.256 ; PS2Controller:keyboard|State.InhibitComunication               ; PS2Controller:keyboard|PS2ClockOut                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.562      ;
; 1.273 ; PS2Controller:keyboard|State.Idle                              ; PS2Controller:keyboard|Byte[5]                                 ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.579      ;
; 1.275 ; PS2Controller:keyboard|BitsSent[1]                             ; PS2Controller:keyboard|BitsSent[2]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.581      ;
; 1.275 ; PS2Controller:keyboard|State.Idle                              ; PS2Controller:keyboard|PS2Busy                                 ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.581      ;
; 1.278 ; PS2Controller:keyboard|State.Idle                              ; PS2Controller:keyboard|Byte[7]                                 ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.584      ;
; 1.357 ; PS2Controller:keyboard|State.Idle                              ; PS2Controller:keyboard|DReady                                  ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.663      ;
; 1.371 ; PS2Controller:keyboard|Byte[2]                                 ; PS2Controller:keyboard|DataByte[2]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.677      ;
; 1.382 ; PS2Controller:keyboard|BitsRead[1]                             ; PS2Controller:keyboard|BitsRead[3]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.688      ;
; 1.383 ; PS2Controller:keyboard|BitsRead[1]                             ; PS2Controller:keyboard|BitsRead[2]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.689      ;
; 1.427 ; KeyboardMapper:decoder|Send                                    ; PS2Controller:keyboard|State.Idle                              ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 1.733      ;
; 1.435 ; PS2Controller:keyboard|State.SendData                          ; PS2Controller:keyboard|PS2Clock_Z                              ; clk_50       ; clk_50      ; 0.000        ; -0.001     ; 1.740      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'cpu_clk'                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; AS_2518_51:Core|clk_div[0]                                       ; AS_2518_51:Core|clk_div[0]                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AS_2518_51:Core|clk_div[1]                                       ; AS_2518_51:Core|clk_div[1]                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AS_2518_51:Core|clk_div[2]                                       ; AS_2518_51:Core|clk_div[2]                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|div_cnt[0]   ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|div_cnt[0]   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|wave_B_v     ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|wave_B_v     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|ephase[0]    ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|ephase[0]    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|env_inv      ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|env_inv      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|wave_C_v     ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|wave_C_v     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|wave_A_v     ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|wave_A_v     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AS_2518_51:Core|cpu68:U3|state.int_wai_state                     ; AS_2518_51:Core|cpu68:U3|state.int_wai_state                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AS_2518_51:Core|cpu68:U3|sp[3]                                   ; AS_2518_51:Core|cpu68:U3|sp[3]                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AS_2518_51:Core|cpu68:U3|sp[1]                                   ; AS_2518_51:Core|cpu68:U3|sp[1]                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AS_2518_51:Core|cpu68:U3|sp[4]                                   ; AS_2518_51:Core|cpu68:U3|sp[4]                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AS_2518_51:Core|cpu68:U3|sp[12]                                  ; AS_2518_51:Core|cpu68:U3|sp[12]                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AS_2518_51:Core|cpu68:U3|sp[5]                                   ; AS_2518_51:Core|cpu68:U3|sp[5]                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AS_2518_51:Core|cpu68:U3|sp[6]                                   ; AS_2518_51:Core|cpu68:U3|sp[6]                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AS_2518_51:Core|cpu68:U3|sp[14]                                  ; AS_2518_51:Core|cpu68:U3|sp[14]                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AS_2518_51:Core|cpu68:U3|sp[7]                                   ; AS_2518_51:Core|cpu68:U3|sp[7]                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AS_2518_51:Core|cpu68:U3|sp[9]                                   ; AS_2518_51:Core|cpu68:U3|sp[9]                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AS_2518_51:Core|cpu68:U3|sp[15]                                  ; AS_2518_51:Core|cpu68:U3|sp[15]                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AS_2518_51:Core|cpu68:U3|sp[13]                                  ; AS_2518_51:Core|cpu68:U3|sp[13]                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AS_2518_51:Core|pia6821:U2|irqa1                                 ; AS_2518_51:Core|pia6821:U2|irqa1                                 ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AS_2518_51:Core|cpu68:U3|sp[11]                                  ; AS_2518_51:Core|cpu68:U3|sp[11]                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AS_2518_51:Core|cpu68:U3|sp[2]                                   ; AS_2518_51:Core|cpu68:U3|sp[2]                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AS_2518_51:Core|cpu68:U3|sp[10]                                  ; AS_2518_51:Core|cpu68:U3|sp[10]                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AS_2518_51:Core|cpu68:U3|sp[0]                                   ; AS_2518_51:Core|cpu68:U3|sp[0]                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AS_2518_51:Core|cpu68:U3|sp[8]                                   ; AS_2518_51:Core|cpu68:U3|sp[8]                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AS_2518_51:Core|pia6821:U2|irqa2                                 ; AS_2518_51:Core|pia6821:U2|irqa2                                 ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AS_2518_51:Core|cpu68:U3|cc[6]                                   ; AS_2518_51:Core|cpu68:U3|cc[6]                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AS_2518_51:Core|cpu68:U3|iv[0]                                   ; AS_2518_51:Core|cpu68:U3|iv[0]                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AS_2518_51:Core|cpu68:U3|iv[1]                                   ; AS_2518_51:Core|cpu68:U3|iv[1]                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; AS_2518_51:Core|cpu68:U3|op_code[0]                              ; AS_2518_51:Core|cpu68:U3|op_code[0]                              ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.805      ;
; 0.731 ; AS_2518_51:Core|pia6821:U2|ca2_del                               ; AS_2518_51:Core|pia6821:U2|ca2_rise                              ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.037      ;
; 0.732 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[7]  ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[6]  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.038      ;
; 0.741 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_A[11]   ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_A[11]   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.047      ;
; 0.745 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[8]  ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[7]  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.051      ;
; 0.745 ; AS_2518_51:Core|clk_div[1]                                       ; AS_2518_51:Core|clk_div[2]                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.051      ;
; 0.746 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[16] ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[15] ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.052      ;
; 0.746 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[4]  ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[3]  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.052      ;
; 0.747 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[10] ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[9]  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; AS_2518_51:Core|clk_div[0]                                       ; AS_2518_51:Core|clk_div[1]                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.053      ;
; 0.748 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[6]  ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[5]  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.054      ;
; 0.748 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[5]  ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[4]  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.054      ;
; 0.749 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[14] ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[13] ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.055      ;
; 0.749 ; AS_2518_51:Core|cpu68:U3|md[1]                                   ; AS_2518_51:Core|cpu68:U3|md[2]                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.055      ;
; 0.750 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[12] ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[11] ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.056      ;
; 0.753 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|div_cnt[3]   ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|div_cnt[3]   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse[4]       ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse[4]       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_C[11]   ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_C[11]   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.059      ;
; 0.754 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[3]  ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[17] ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.060      ;
; 0.756 ; AS_2518_51:Core|cpu68:U3|md[9]                                   ; AS_2518_51:Core|cpu68:U3|md[10]                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.062      ;
; 0.761 ; AS_2518_51:Core|cpu68:U3|state.rti_ixh_state                     ; AS_2518_51:Core|cpu68:U3|state.rti_ixl_state                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.067      ;
; 0.763 ; AS_2518_51:Core|cpu68:U3|state.rti_acca_state                    ; AS_2518_51:Core|cpu68:U3|state.rti_ixh_state                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.069      ;
; 0.764 ; AS_2518_51:Core|cpu68:U3|state.mul6_state                        ; AS_2518_51:Core|cpu68:U3|state.mul7_state                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.070      ;
; 0.767 ; AS_2518_51:Core|cpu68:U3|state.vect_hi_state                     ; AS_2518_51:Core|cpu68:U3|state.vect_lo_state                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.073      ;
; 0.768 ; AS_2518_51:Core|cpu68:U3|state.mul2_state                        ; AS_2518_51:Core|cpu68:U3|state.mul3_state                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.074      ;
; 0.774 ; AS_2518_51:Core|cpu68:U3|state.rti_pch_state                     ; AS_2518_51:Core|cpu68:U3|state.rti_pcl_state                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.080      ;
; 0.775 ; AS_2518_51:Core|ay_3_8910:U1|addr[2]                             ; AS_2518_51:Core|ay_3_8910:U1|cpu_d_out[7]                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.081      ;
; 0.776 ; AS_2518_51:Core|cpu68:U3|state.mulea_state                       ; AS_2518_51:Core|cpu68:U3|state.muld_state                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.082      ;
; 0.897 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[9]  ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[8]  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.203      ;
; 0.897 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[2]  ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[1]  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.203      ;
; 0.899 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[11] ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[10] ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.205      ;
; 0.899 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[1]  ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[0]  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.205      ;
; 0.902 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[13] ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[12] ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.208      ;
; 0.903 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[17] ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[16] ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.209      ;
; 0.905 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[15] ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[14] ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.211      ;
; 0.927 ; AS_2518_51:Core|cpu68:U3|md[4]                                   ; AS_2518_51:Core|cpu68:U3|md[5]                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.233      ;
; 0.927 ; AS_2518_51:Core|pia6821:U2|ca1_del                               ; AS_2518_51:Core|pia6821:U2|ca1_fall                              ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.233      ;
; 0.928 ; AS_2518_51:Core|cpu68:U3|state.jsr_state                         ; AS_2518_51:Core|cpu68:U3|state.jsr1_state                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.234      ;
; 0.929 ; AS_2518_51:Core|cpu68:U3|state.rti_accb_state                    ; AS_2518_51:Core|cpu68:U3|state.rti_acca_state                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.235      ;
; 0.929 ; AS_2518_51:Core|pia6821:U2|ca1_del                               ; AS_2518_51:Core|pia6821:U2|ca1_rise                              ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.235      ;
; 0.930 ; AS_2518_51:Core|cpu68:U3|state.mul4_state                        ; AS_2518_51:Core|cpu68:U3|state.mul5_state                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.236      ;
; 0.930 ; AS_2518_51:Core|cpu68:U3|md[14]                                  ; AS_2518_51:Core|cpu68:U3|md[15]                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.236      ;
; 0.944 ; AS_2518_51:Core|cpu68:U3|state.mul0_state                        ; AS_2518_51:Core|cpu68:U3|state.mul1_state                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.250      ;
; 1.058 ; AS_2518_51:Core|cpu68:U3|md[8]                                   ; AS_2518_51:Core|cpu68:U3|md[9]                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.364      ;
; 1.086 ; AS_2518_51:Core|cpu68:U3|state.int_acca_state                    ; AS_2518_51:Core|cpu68:U3|state.int_accb_state                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.392      ;
; 1.152 ; AS_2518_51:Core|cpu68:U3|state.rts_hi_state                      ; AS_2518_51:Core|cpu68:U3|state.rts_lo_state                      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.002      ; 1.460      ;
; 1.157 ; AS_2518_51:Core|cpu68:U3|state.int_ixh_state                     ; AS_2518_51:Core|cpu68:U3|state.int_acca_state                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.463      ;
; 1.161 ; AS_2518_51:Core|cpu68:U3|state.rti_ixl_state                     ; AS_2518_51:Core|cpu68:U3|state.rti_pch_state                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.467      ;
; 1.172 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_C[0]    ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_C[0]    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_A[7]    ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_A[7]    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_A[9]    ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_A[9]    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.478      ;
; 1.173 ; AS_2518_51:Core|clk_div[0]                                       ; AS_2518_51:Core|clk_div[2]                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.479      ;
; 1.173 ; AS_2518_51:Core|cpu68:U3|md[6]                                   ; AS_2518_51:Core|cpu68:U3|md[7]                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.479      ;
; 1.175 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_C[1]    ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_C[1]    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.481      ;
; 1.176 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_B[0]    ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_B[0]    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_B[1]    ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_B[1]    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_B[8]    ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_B[8]    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_C[2]    ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_C[2]    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_C[9]    ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_C[9]    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.482      ;
; 1.177 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse[0]       ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse[0]       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse[2]       ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse[2]       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_B[3]    ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_B[3]    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_B[6]    ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_B[6]    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_B[10]   ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_B[10]   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_C[4]    ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_C[4]    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_C[7]    ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_C[7]    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_A[0]    ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_A[0]    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_A[2]    ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_A[2]    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_A[5]    ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_A[5]    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 1.483      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clk_50'                                                                                                                               ;
+--------+---------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.022 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|NumLock             ; clk_50       ; clk_50      ; 20.000       ; 0.005      ; 4.023      ;
; 16.022 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[1]          ; clk_50       ; clk_50      ; 20.000       ; 0.005      ; 4.023      ;
; 16.022 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|CapsLock            ; clk_50       ; clk_50      ; 20.000       ; 0.005      ; 4.023      ;
; 16.022 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[2]          ; clk_50       ; clk_50      ; 20.000       ; 0.005      ; 4.023      ;
; 16.022 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScrollLock          ; clk_50       ; clk_50      ; 20.000       ; 0.005      ; 4.023      ;
; 16.022 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[0]          ; clk_50       ; clk_50      ; 20.000       ; 0.005      ; 4.023      ;
; 16.022 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[4]          ; clk_50       ; clk_50      ; 20.000       ; 0.005      ; 4.023      ;
; 16.022 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.ResetKbd      ; clk_50       ; clk_50      ; 20.000       ; 0.005      ; 4.023      ;
; 16.022 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[3]          ; clk_50       ; clk_50      ; 20.000       ; 0.005      ; 4.023      ;
; 16.022 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[8]         ; clk_50       ; clk_50      ; 20.000       ; 0.005      ; 4.023      ;
; 16.026 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.Start         ; clk_50       ; clk_50      ; 20.000       ; 0.005      ; 4.019      ;
; 16.026 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[0]         ; clk_50       ; clk_50      ; 20.000       ; 0.005      ; 4.019      ;
; 16.026 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[5]         ; clk_50       ; clk_50      ; 20.000       ; 0.005      ; 4.019      ;
; 16.026 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[2]         ; clk_50       ; clk_50      ; 20.000       ; 0.005      ; 4.019      ;
; 16.026 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[1]         ; clk_50       ; clk_50      ; 20.000       ; 0.005      ; 4.019      ;
; 16.026 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[4]         ; clk_50       ; clk_50      ; 20.000       ; 0.005      ; 4.019      ;
; 16.026 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[3]         ; clk_50       ; clk_50      ; 20.000       ; 0.005      ; 4.019      ;
; 16.102 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.Break         ; clk_50       ; clk_50      ; 20.000       ; 0.005      ; 3.943      ;
; 16.102 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.Extended      ; clk_50       ; clk_50      ; 20.000       ; 0.005      ; 3.943      ;
; 16.102 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.LEDs          ; clk_50       ; clk_50      ; 20.000       ; 0.005      ; 3.943      ;
; 16.457 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.ResetAck      ; clk_50       ; clk_50      ; 20.000       ; 0.010      ; 3.593      ;
; 16.459 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.CheckAck      ; clk_50       ; clk_50      ; 20.000       ; 0.010      ; 3.591      ;
; 16.459 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.WaitForBAT    ; clk_50       ; clk_50      ; 20.000       ; 0.010      ; 3.591      ;
; 16.459 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.ExtendedBreak ; clk_50       ; clk_50      ; 20.000       ; 0.010      ; 3.591      ;
; 16.464 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Send                ; clk_50       ; clk_50      ; 20.000       ; 0.010      ; 3.586      ;
+--------+---------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clk_50'                                                                                                                               ;
+-------+---------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.270 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Send                ; clk_50       ; clk_50      ; 0.000        ; 0.010      ; 3.586      ;
; 3.275 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.CheckAck      ; clk_50       ; clk_50      ; 0.000        ; 0.010      ; 3.591      ;
; 3.275 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.WaitForBAT    ; clk_50       ; clk_50      ; 0.000        ; 0.010      ; 3.591      ;
; 3.275 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.ExtendedBreak ; clk_50       ; clk_50      ; 0.000        ; 0.010      ; 3.591      ;
; 3.277 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.ResetAck      ; clk_50       ; clk_50      ; 0.000        ; 0.010      ; 3.593      ;
; 3.632 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.Break         ; clk_50       ; clk_50      ; 0.000        ; 0.005      ; 3.943      ;
; 3.632 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.Extended      ; clk_50       ; clk_50      ; 0.000        ; 0.005      ; 3.943      ;
; 3.632 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.LEDs          ; clk_50       ; clk_50      ; 0.000        ; 0.005      ; 3.943      ;
; 3.708 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.Start         ; clk_50       ; clk_50      ; 0.000        ; 0.005      ; 4.019      ;
; 3.708 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[0]         ; clk_50       ; clk_50      ; 0.000        ; 0.005      ; 4.019      ;
; 3.708 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[5]         ; clk_50       ; clk_50      ; 0.000        ; 0.005      ; 4.019      ;
; 3.708 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[2]         ; clk_50       ; clk_50      ; 0.000        ; 0.005      ; 4.019      ;
; 3.708 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[1]         ; clk_50       ; clk_50      ; 0.000        ; 0.005      ; 4.019      ;
; 3.708 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[4]         ; clk_50       ; clk_50      ; 0.000        ; 0.005      ; 4.019      ;
; 3.708 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[3]         ; clk_50       ; clk_50      ; 0.000        ; 0.005      ; 4.019      ;
; 3.712 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|NumLock             ; clk_50       ; clk_50      ; 0.000        ; 0.005      ; 4.023      ;
; 3.712 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[1]          ; clk_50       ; clk_50      ; 0.000        ; 0.005      ; 4.023      ;
; 3.712 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|CapsLock            ; clk_50       ; clk_50      ; 0.000        ; 0.005      ; 4.023      ;
; 3.712 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[2]          ; clk_50       ; clk_50      ; 0.000        ; 0.005      ; 4.023      ;
; 3.712 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScrollLock          ; clk_50       ; clk_50      ; 0.000        ; 0.005      ; 4.023      ;
; 3.712 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[0]          ; clk_50       ; clk_50      ; 0.000        ; 0.005      ; 4.023      ;
; 3.712 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[4]          ; clk_50       ; clk_50      ; 0.000        ; 0.005      ; 4.023      ;
; 3.712 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.ResetKbd      ; clk_50       ; clk_50      ; 0.000        ; 0.005      ; 4.023      ;
; 3.712 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[3]          ; clk_50       ; clk_50      ; 0.000        ; 0.005      ; 4.023      ;
; 3.712 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[8]         ; clk_50       ; clk_50      ; 0.000        ; 0.005      ; 4.023      ;
+-------+---------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'cpu_clk'                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------+
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a0~porta_address_reg10 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a0~porta_address_reg10 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a1~porta_address_reg1  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a1~porta_address_reg1  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a1~porta_address_reg10 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a1~porta_address_reg10 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a1~porta_address_reg2  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a1~porta_address_reg2  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a1~porta_address_reg3  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a1~porta_address_reg3  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a1~porta_address_reg4  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a1~porta_address_reg4  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a1~porta_address_reg5  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a1~porta_address_reg5  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a1~porta_address_reg6  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a1~porta_address_reg6  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a1~porta_address_reg7  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a1~porta_address_reg7  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a1~porta_address_reg8  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a1~porta_address_reg8  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a1~porta_address_reg9  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a1~porta_address_reg9  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a3~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a3~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a3~porta_address_reg1  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a3~porta_address_reg1  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a3~porta_address_reg10 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a3~porta_address_reg10 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a3~porta_address_reg2  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a3~porta_address_reg2  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a3~porta_address_reg3  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a3~porta_address_reg3  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a3~porta_address_reg4  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a3~porta_address_reg4  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a3~porta_address_reg5  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a3~porta_address_reg5  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a3~porta_address_reg6  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a3~porta_address_reg6  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a3~porta_address_reg7  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a3~porta_address_reg7  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a3~porta_address_reg8  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a3~porta_address_reg8  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a3~porta_address_reg9  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a3~porta_address_reg9  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a5~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a5~porta_address_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a5~porta_address_reg1  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a5~porta_address_reg1  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a5~porta_address_reg10 ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a5~porta_address_reg10 ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a5~porta_address_reg2  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a5~porta_address_reg2  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a5~porta_address_reg3  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a5~porta_address_reg3  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a5~porta_address_reg4  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a5~porta_address_reg4  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a5~porta_address_reg5  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a5~porta_address_reg5  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a5~porta_address_reg6  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a5~porta_address_reg6  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a5~porta_address_reg7  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a5~porta_address_reg7  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a5~porta_address_reg8  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a5~porta_address_reg8  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a5~porta_address_reg9  ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a5~porta_address_reg9  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|ay_3_8910:U1|addr[0]                                                                                      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|ay_3_8910:U1|addr[0]                                                                                      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|ay_3_8910:U1|addr[1]                                                                                      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|ay_3_8910:U1|addr[1]                                                                                      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|ay_3_8910:U1|addr[2]                                                                                      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|ay_3_8910:U1|addr[2]                                                                                      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|ay_3_8910:U1|addr[3]                                                                                      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|ay_3_8910:U1|addr[3]                                                                                      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|div_cnt[0]                                                            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|div_cnt[0]                                                            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|div_cnt[1]                                                            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|div_cnt[1]                                                            ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_50'                                                                                       ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                        ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------------------+
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; AS_2518_51:Core|dac:Audio_DAC|DACout_q        ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; AS_2518_51:Core|dac:Audio_DAC|DACout_q        ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[0] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[0] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[1] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[1] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[2] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[2] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[3] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[3] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[4] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[4] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[5] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[5] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[6] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[6] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[7] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[7] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[8] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[8] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[9] ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[9] ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|CapsLock               ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|CapsLock               ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[0]             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[0]             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[1]             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[1]             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[2]             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[2]             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[3]             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[3]             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[4]             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[4]             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|NumLock                ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|NumLock                ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[0]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[0]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[1]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[1]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[2]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[2]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[3]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[3]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[4]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[4]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[5]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[5]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[8]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[8]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScrollLock             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScrollLock             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|Send                   ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|Send                   ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.Break            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.Break            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.CheckAck         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.CheckAck         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.Extended         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.Extended         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.ExtendedBreak    ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.ExtendedBreak    ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.LEDs             ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.LEDs             ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.ResetAck         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.ResetAck         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.ResetKbd         ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.ResetKbd         ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.Start            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.Start            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.WaitForBAT       ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.WaitForBAT       ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[0]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[0]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[1]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[1]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[2]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[2]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[3]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[3]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[0]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[0]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[1]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[1]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[2]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[2]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[3]            ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[3]            ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[0]                ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[0]                ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[1]                ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[1]                ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[2]                ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[2]                ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[3]                ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[3]                ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[4]                ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[4]                ;
; 8.758 ; 10.000       ; 1.242          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[5]                ;
; 8.758 ; 10.000       ; 1.242          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[5]                ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'                                                                                      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------+
; 33.758 ; 35.000       ; 1.242          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[0]                                   ;
; 33.758 ; 35.000       ; 1.242          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[0]                                   ;
; 33.758 ; 35.000       ; 1.242          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[1]                                   ;
; 33.758 ; 35.000       ; 1.242          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[1]                                   ;
; 33.758 ; 35.000       ; 1.242          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[2]                                   ;
; 33.758 ; 35.000       ; 1.242          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[2]                                   ;
; 33.758 ; 35.000       ; 1.242          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[3]                                   ;
; 33.758 ; 35.000       ; 1.242          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[3]                                   ;
; 33.758 ; 35.000       ; 1.242          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; cpu_clk                                     ;
; 33.758 ; 35.000       ; 1.242          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; cpu_clk                                     ;
; 35.000 ; 35.000       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|inclk[0] ;
; 35.000 ; 35.000       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|inclk[0] ;
; 35.000 ; 35.000       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|outclk   ;
; 35.000 ; 35.000       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|outclk   ;
; 35.000 ; 35.000       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[0]|clk                               ;
; 35.000 ; 35.000       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[0]|clk                               ;
; 35.000 ; 35.000       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[1]|clk                               ;
; 35.000 ; 35.000       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[1]|clk                               ;
; 35.000 ; 35.000       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[2]|clk                               ;
; 35.000 ; 35.000       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[2]|clk                               ;
; 35.000 ; 35.000       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[3]|clk                               ;
; 35.000 ; 35.000       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[3]|clk                               ;
; 35.000 ; 35.000       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; cpu_clk|clk                                 ;
; 35.000 ; 35.000       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; cpu_clk|clk                                 ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ps2_clk   ; clk_50     ; 6.251 ; 6.251 ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 6.604 ; 6.604 ; Rise       ; clk_50          ;
; reset_l   ; cpu_clk    ; 9.505 ; 9.505 ; Rise       ; cpu_clk         ;
; reset_l   ; cpu_clk    ; 9.037 ; 9.037 ; Fall       ; cpu_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; ps2_clk   ; clk_50     ; -3.908 ; -3.908 ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; -4.252 ; -4.252 ; Rise       ; clk_50          ;
; reset_l   ; cpu_clk    ; -7.456 ; -7.456 ; Rise       ; cpu_clk         ;
; reset_l   ; cpu_clk    ; -5.823 ; -5.823 ; Fall       ; cpu_clk         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; audio_o   ; clk_50     ; 9.895 ; 9.895 ; Rise       ; clk_50          ;
; ps2_clk   ; clk_50     ; 7.525 ; 7.525 ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 8.032 ; 8.032 ; Rise       ; clk_50          ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; audio_o   ; clk_50     ; 9.895 ; 9.895 ; Rise       ; clk_50          ;
; ps2_clk   ; clk_50     ; 7.525 ; 7.525 ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 8.032 ; 8.032 ; Rise       ; clk_50          ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------+
; Output Enable Times                                                  ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; ps2_clk   ; clk_50     ; 7.413 ;      ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 7.387 ;      ; Rise       ; clk_50          ;
+-----------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------+
; Minimum Output Enable Times                                          ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; ps2_clk   ; clk_50     ; 7.413 ;      ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 7.387 ;      ; Rise       ; clk_50          ;
+-----------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; ps2_clk   ; clk_50     ; 7.413     ;           ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 7.387     ;           ; Rise       ; clk_50          ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; ps2_clk   ; clk_50     ; 7.413     ;           ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 7.387     ;           ; Rise       ; clk_50          ;
+-----------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------+
; Fast Model Setup Summary                                 ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; cpu_clk                         ; -5.811 ; -4188.489     ;
; clk_50                          ; -1.973 ; -16.628       ;
; PLL|altpll_component|pll|clk[0] ; 69.337 ; 0.000         ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Fast Model Hold Summary                                 ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; PLL|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
; clk_50                          ; 0.215 ; 0.000         ;
; cpu_clk                         ; 0.215 ; 0.000         ;
+---------------------------------+-------+---------------+


+---------------------------------+
; Fast Model Recovery Summary     ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; clk_50 ; 18.589 ; 0.000         ;
+--------+--------+---------------+


+--------------------------------+
; Fast Model Removal Summary     ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; clk_50 ; 1.145 ; 0.000         ;
+--------+-------+---------------+


+----------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; cpu_clk                         ; -1.423 ; -1563.224     ;
; clk_50                          ; 9.000  ; 0.000         ;
; PLL|altpll_component|pll|clk[0] ; 34.000 ; 0.000         ;
+---------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'cpu_clk'                                                                                                                                        ;
+--------+--------------------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; -5.811 ; AS_2518_51:Core|cpu68:U3|op_code[2]              ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.005     ; 6.838      ;
; -5.802 ; AS_2518_51:Core|cpu68:U3|op_code[7]              ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.018     ; 6.816      ;
; -5.798 ; AS_2518_51:Core|cpu68:U3|op_code[4]              ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.017     ; 6.813      ;
; -5.773 ; AS_2518_51:Core|cpu68:U3|state.mul4_state        ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.031     ; 6.774      ;
; -5.764 ; AS_2518_51:Core|cpu68:U3|state.mul7_state        ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.031     ; 6.765      ;
; -5.722 ; AS_2518_51:Core|cpu68:U3|state.mul1_state        ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.028     ; 6.726      ;
; -5.714 ; AS_2518_51:Core|cpu68:U3|state.indexed_state     ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.021     ; 6.725      ;
; -5.707 ; AS_2518_51:Core|cpu68:U3|state.mul2_state        ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.028     ; 6.711      ;
; -5.705 ; AS_2518_51:Core|cpu68:U3|state.extended_state    ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.028     ; 6.709      ;
; -5.686 ; AS_2518_51:Core|cpu68:U3|state.mul5_state        ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.031     ; 6.687      ;
; -5.682 ; AS_2518_51:Core|cpu68:U3|op_code[5]              ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.017     ; 6.697      ;
; -5.662 ; AS_2518_51:Core|cpu68:U3|state.branch_state      ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.028     ; 6.666      ;
; -5.640 ; AS_2518_51:Core|cpu68:U3|state.mul0_state        ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.028     ; 6.644      ;
; -5.639 ; AS_2518_51:Core|cpu68:U3|state.mul6_state        ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.031     ; 6.640      ;
; -5.633 ; AS_2518_51:Core|cpu68:U3|state.execute_state     ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.025     ; 6.640      ;
; -5.629 ; AS_2518_51:Core|cpu68:U3|op_code[0]              ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.028     ; 6.633      ;
; -5.605 ; AS_2518_51:Core|cpu68:U3|state.mul_state         ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.028     ; 6.609      ;
; -5.603 ; AS_2518_51:Core|cpu68:U3|state.vect_hi_state     ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.024     ; 6.611      ;
; -5.590 ; AS_2518_51:Core|cpu68:U3|op_code[3]              ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.028     ; 6.594      ;
; -5.579 ; AS_2518_51:Core|cpu68:U3|state.mul3_state        ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.028     ; 6.583      ;
; -5.571 ; AS_2518_51:Core|cpu68:U3|state.jmp_state         ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.018     ; 6.585      ;
; -5.565 ; AS_2518_51:Core|cpu68:U3|op_code[6]              ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.027     ; 6.570      ;
; -5.563 ; AS_2518_51:Core|cpu68:U3|op_code[1]              ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.028     ; 6.567      ;
; -5.560 ; AS_2518_51:Core|cpu68:U3|state.decode_state      ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.026     ; 6.566      ;
; -5.543 ; AS_2518_51:Core|cpu68:U3|state.rts_hi_state      ; AS_2518_51:Core|cpu68:U3|ea[15]  ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.011     ; 6.564      ;
; -5.541 ; AS_2518_51:Core|cpu68:U3|state.write16_state     ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.024     ; 6.549      ;
; -5.538 ; AS_2518_51:Core|cpu68:U3|state.read8_state       ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.024     ; 6.546      ;
; -5.509 ; AS_2518_51:Core|cpu68:U3|state.rti_acca_state    ; AS_2518_51:Core|cpu68:U3|ea[15]  ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.013     ; 6.528      ;
; -5.508 ; AS_2518_51:Core|cpu68:U3|state.rts_hi_state      ; AS_2518_51:Core|cpu68:U3|ea[14]  ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.011     ; 6.529      ;
; -5.507 ; AS_2518_51:Core|cpu68:U3|op_code[2]              ; AS_2518_51:Core|cpu68:U3|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.005     ; 6.534      ;
; -5.503 ; AS_2518_51:Core|cpu68:U3|state.rti_ixl_state     ; AS_2518_51:Core|cpu68:U3|ea[15]  ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.013     ; 6.522      ;
; -5.498 ; AS_2518_51:Core|cpu68:U3|op_code[7]              ; AS_2518_51:Core|cpu68:U3|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.018     ; 6.512      ;
; -5.494 ; AS_2518_51:Core|cpu68:U3|op_code[4]              ; AS_2518_51:Core|cpu68:U3|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.017     ; 6.509      ;
; -5.485 ; AS_2518_51:Core|cpu68:U3|state.vect_lo_state     ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.024     ; 6.493      ;
; -5.481 ; AS_2518_51:Core|cpu68:U3|state.immediate16_state ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.021     ; 6.492      ;
; -5.479 ; AS_2518_51:Core|cpu68:U3|op_code[2]              ; AS_2518_51:Core|cpu68:U3|acca[2] ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.000      ; 6.511      ;
; -5.476 ; AS_2518_51:Core|cpu68:U3|state.pulx_hi_state     ; AS_2518_51:Core|cpu68:U3|ea[15]  ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.011     ; 6.497      ;
; -5.474 ; AS_2518_51:Core|cpu68:U3|state.rti_acca_state    ; AS_2518_51:Core|cpu68:U3|ea[14]  ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.013     ; 6.493      ;
; -5.473 ; AS_2518_51:Core|cpu68:U3|state.rts_hi_state      ; AS_2518_51:Core|cpu68:U3|ea[13]  ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.011     ; 6.494      ;
; -5.472 ; AS_2518_51:Core|cpu68:U3|op_code[2]              ; AS_2518_51:Core|cpu68:U3|cc[1]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.006     ; 6.498      ;
; -5.472 ; AS_2518_51:Core|cpu68:U3|state.rti_cc_state      ; AS_2518_51:Core|cpu68:U3|ea[15]  ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.016     ; 6.488      ;
; -5.471 ; AS_2518_51:Core|cpu68:U3|op_code[2]              ; AS_2518_51:Core|cpu68:U3|cc[0]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.006     ; 6.497      ;
; -5.470 ; AS_2518_51:Core|cpu68:U3|op_code[7]              ; AS_2518_51:Core|cpu68:U3|acca[2] ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.013     ; 6.489      ;
; -5.469 ; AS_2518_51:Core|cpu68:U3|state.mul4_state        ; AS_2518_51:Core|cpu68:U3|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.031     ; 6.470      ;
; -5.468 ; AS_2518_51:Core|cpu68:U3|state.read16_state      ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.024     ; 6.476      ;
; -5.468 ; AS_2518_51:Core|cpu68:U3|state.rti_ixl_state     ; AS_2518_51:Core|cpu68:U3|ea[14]  ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.013     ; 6.487      ;
; -5.466 ; AS_2518_51:Core|cpu68:U3|op_code[4]              ; AS_2518_51:Core|cpu68:U3|acca[2] ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.012     ; 6.486      ;
; -5.463 ; AS_2518_51:Core|cpu68:U3|op_code[7]              ; AS_2518_51:Core|cpu68:U3|cc[1]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.019     ; 6.476      ;
; -5.462 ; AS_2518_51:Core|cpu68:U3|op_code[7]              ; AS_2518_51:Core|cpu68:U3|cc[0]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.019     ; 6.475      ;
; -5.460 ; AS_2518_51:Core|cpu68:U3|state.mul7_state        ; AS_2518_51:Core|cpu68:U3|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.031     ; 6.461      ;
; -5.459 ; AS_2518_51:Core|cpu68:U3|op_code[4]              ; AS_2518_51:Core|cpu68:U3|cc[1]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.018     ; 6.473      ;
; -5.458 ; AS_2518_51:Core|cpu68:U3|op_code[4]              ; AS_2518_51:Core|cpu68:U3|cc[0]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.018     ; 6.472      ;
; -5.454 ; AS_2518_51:Core|cpu68:U3|state.rti_ixh_state     ; AS_2518_51:Core|cpu68:U3|ea[15]  ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.013     ; 6.473      ;
; -5.450 ; AS_2518_51:Core|cpu68:U3|state.fetch_state       ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.024     ; 6.458      ;
; -5.441 ; AS_2518_51:Core|cpu68:U3|state.pulx_hi_state     ; AS_2518_51:Core|cpu68:U3|ea[14]  ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.011     ; 6.462      ;
; -5.441 ; AS_2518_51:Core|cpu68:U3|state.mul4_state        ; AS_2518_51:Core|cpu68:U3|acca[2] ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.026     ; 6.447      ;
; -5.439 ; AS_2518_51:Core|cpu68:U3|state.rti_acca_state    ; AS_2518_51:Core|cpu68:U3|ea[13]  ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.013     ; 6.458      ;
; -5.438 ; AS_2518_51:Core|cpu68:U3|state.rts_hi_state      ; AS_2518_51:Core|cpu68:U3|ea[12]  ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.011     ; 6.459      ;
; -5.437 ; AS_2518_51:Core|cpu68:U3|state.rti_cc_state      ; AS_2518_51:Core|cpu68:U3|ea[14]  ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.016     ; 6.453      ;
; -5.434 ; AS_2518_51:Core|cpu68:U3|state.mul4_state        ; AS_2518_51:Core|cpu68:U3|cc[1]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.032     ; 6.434      ;
; -5.433 ; AS_2518_51:Core|cpu68:U3|state.mul4_state        ; AS_2518_51:Core|cpu68:U3|cc[0]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.032     ; 6.433      ;
; -5.433 ; AS_2518_51:Core|cpu68:U3|state.rti_ixl_state     ; AS_2518_51:Core|cpu68:U3|ea[13]  ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.013     ; 6.452      ;
; -5.432 ; AS_2518_51:Core|cpu68:U3|state.mul7_state        ; AS_2518_51:Core|cpu68:U3|acca[2] ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.026     ; 6.438      ;
; -5.429 ; AS_2518_51:Core|cpu68:U3|state.int_pcl_state     ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.017     ; 6.444      ;
; -5.426 ; AS_2518_51:Core|cpu68:U3|state.rti_accb_state    ; AS_2518_51:Core|cpu68:U3|ea[15]  ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.013     ; 6.445      ;
; -5.425 ; AS_2518_51:Core|cpu68:U3|state.mul7_state        ; AS_2518_51:Core|cpu68:U3|cc[1]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.032     ; 6.425      ;
; -5.424 ; AS_2518_51:Core|cpu68:U3|state.mul7_state        ; AS_2518_51:Core|cpu68:U3|cc[0]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.032     ; 6.424      ;
; -5.419 ; AS_2518_51:Core|cpu68:U3|state.rti_ixh_state     ; AS_2518_51:Core|cpu68:U3|ea[14]  ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.013     ; 6.438      ;
; -5.418 ; AS_2518_51:Core|cpu68:U3|state.mul1_state        ; AS_2518_51:Core|cpu68:U3|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.028     ; 6.422      ;
; -5.416 ; AS_2518_51:Core|cpu68:U3|state.rts_hi_state      ; AS_2518_51:Core|cpu68:U3|pc[15]  ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.002     ; 6.446      ;
; -5.412 ; AS_2518_51:Core|cpu68:U3|state.psha_state        ; AS_2518_51:Core|cpu68:U3|ea[15]  ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.017     ; 6.427      ;
; -5.410 ; AS_2518_51:Core|cpu68:U3|state.indexed_state     ; AS_2518_51:Core|cpu68:U3|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.021     ; 6.421      ;
; -5.409 ; AS_2518_51:Core|cpu68:U3|state.write8_state      ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.024     ; 6.417      ;
; -5.406 ; AS_2518_51:Core|cpu68:U3|state.pulx_hi_state     ; AS_2518_51:Core|cpu68:U3|ea[13]  ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.011     ; 6.427      ;
; -5.405 ; AS_2518_51:Core|cpu68:U3|op_code[2]              ; AS_2518_51:Core|cpu68:U3|acca[6] ; cpu_clk      ; cpu_clk     ; 1.000        ; 0.008      ; 6.445      ;
; -5.404 ; AS_2518_51:Core|cpu68:U3|state.rti_acca_state    ; AS_2518_51:Core|cpu68:U3|ea[12]  ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.013     ; 6.423      ;
; -5.403 ; AS_2518_51:Core|cpu68:U3|state.rts_hi_state      ; AS_2518_51:Core|cpu68:U3|ea[11]  ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.011     ; 6.424      ;
; -5.403 ; AS_2518_51:Core|cpu68:U3|state.mul2_state        ; AS_2518_51:Core|cpu68:U3|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.028     ; 6.407      ;
; -5.402 ; AS_2518_51:Core|cpu68:U3|state.rti_cc_state      ; AS_2518_51:Core|cpu68:U3|ea[13]  ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.016     ; 6.418      ;
; -5.401 ; AS_2518_51:Core|cpu68:U3|state.extended_state    ; AS_2518_51:Core|cpu68:U3|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.028     ; 6.405      ;
; -5.400 ; AS_2518_51:Core|cpu68:U3|state.rts_lo_state      ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.021     ; 6.411      ;
; -5.399 ; AS_2518_51:Core|cpu68:U3|state.int_ixl_state     ; AS_2518_51:Core|cpu68:U3|ea[15]  ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.011     ; 6.420      ;
; -5.398 ; AS_2518_51:Core|cpu68:U3|state.rti_ixl_state     ; AS_2518_51:Core|cpu68:U3|ea[12]  ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.013     ; 6.417      ;
; -5.397 ; AS_2518_51:Core|cpu68:U3|state.int_pcl_state     ; AS_2518_51:Core|cpu68:U3|ea[15]  ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.009     ; 6.420      ;
; -5.396 ; AS_2518_51:Core|cpu68:U3|op_code[7]              ; AS_2518_51:Core|cpu68:U3|acca[6] ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.005     ; 6.423      ;
; -5.392 ; AS_2518_51:Core|cpu68:U3|op_code[4]              ; AS_2518_51:Core|cpu68:U3|acca[6] ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.004     ; 6.420      ;
; -5.391 ; AS_2518_51:Core|cpu68:U3|state.pulx_lo_state     ; AS_2518_51:Core|cpu68:U3|ea[15]  ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.013     ; 6.410      ;
; -5.391 ; AS_2518_51:Core|cpu68:U3|state.rti_accb_state    ; AS_2518_51:Core|cpu68:U3|ea[14]  ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.013     ; 6.410      ;
; -5.390 ; AS_2518_51:Core|cpu68:U3|state.mul1_state        ; AS_2518_51:Core|cpu68:U3|acca[2] ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.023     ; 6.399      ;
; -5.384 ; AS_2518_51:Core|cpu68:U3|state.rti_ixh_state     ; AS_2518_51:Core|cpu68:U3|ea[13]  ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.013     ; 6.403      ;
; -5.383 ; AS_2518_51:Core|cpu68:U3|state.mul1_state        ; AS_2518_51:Core|cpu68:U3|cc[1]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.029     ; 6.386      ;
; -5.382 ; AS_2518_51:Core|cpu68:U3|state.mul5_state        ; AS_2518_51:Core|cpu68:U3|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.031     ; 6.383      ;
; -5.382 ; AS_2518_51:Core|cpu68:U3|state.indexed_state     ; AS_2518_51:Core|cpu68:U3|acca[2] ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.016     ; 6.398      ;
; -5.382 ; AS_2518_51:Core|cpu68:U3|state.mul1_state        ; AS_2518_51:Core|cpu68:U3|cc[0]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.029     ; 6.385      ;
; -5.382 ; AS_2518_51:Core|cpu68:U3|state.rti_acca_state    ; AS_2518_51:Core|cpu68:U3|pc[15]  ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.004     ; 6.410      ;
; -5.381 ; AS_2518_51:Core|cpu68:U3|state.rts_hi_state      ; AS_2518_51:Core|cpu68:U3|pc[14]  ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.002     ; 6.411      ;
; -5.378 ; AS_2518_51:Core|cpu68:U3|op_code[5]              ; AS_2518_51:Core|cpu68:U3|cc[3]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.017     ; 6.393      ;
; -5.378 ; AS_2518_51:Core|cpu68:U3|state.int_ixl_state     ; AS_2518_51:Core|cpu68:U3|cc[2]   ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.019     ; 6.391      ;
; -5.377 ; AS_2518_51:Core|cpu68:U3|state.psha_state        ; AS_2518_51:Core|cpu68:U3|ea[14]  ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.017     ; 6.392      ;
; -5.376 ; AS_2518_51:Core|cpu68:U3|state.pshb_state        ; AS_2518_51:Core|cpu68:U3|ea[15]  ; cpu_clk      ; cpu_clk     ; 1.000        ; -0.013     ; 6.395      ;
+--------+--------------------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_50'                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.973 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|wave_B_v    ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.288      ; 3.293      ;
; -1.956 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[1]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 3.275      ;
; -1.951 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[4]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.286      ; 3.269      ;
; -1.938 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|wave_B_v    ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[8] ; cpu_clk      ; clk_50      ; 1.000        ; 0.288      ; 3.258      ;
; -1.921 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[1]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[8] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 3.240      ;
; -1.916 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[4]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[8] ; cpu_clk      ; clk_50      ; 1.000        ; 0.286      ; 3.234      ;
; -1.911 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[0]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 3.230      ;
; -1.901 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[0] ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 3.220      ;
; -1.876 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[0]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[8] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 3.195      ;
; -1.866 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[0] ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[8] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 3.185      ;
; -1.860 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|wave_B_v    ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[7] ; cpu_clk      ; clk_50      ; 1.000        ; 0.288      ; 3.180      ;
; -1.860 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|wave_A_v    ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.288      ; 3.180      ;
; -1.843 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[1]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[7] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 3.162      ;
; -1.838 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[4]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[7] ; cpu_clk      ; clk_50      ; 1.000        ; 0.286      ; 3.156      ;
; -1.831 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[3]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 3.150      ;
; -1.825 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|wave_B_v    ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[6] ; cpu_clk      ; clk_50      ; 1.000        ; 0.288      ; 3.145      ;
; -1.825 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|wave_A_v    ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[8] ; cpu_clk      ; clk_50      ; 1.000        ; 0.288      ; 3.145      ;
; -1.808 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[1]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[6] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 3.127      ;
; -1.803 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[4]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[6] ; cpu_clk      ; clk_50      ; 1.000        ; 0.286      ; 3.121      ;
; -1.798 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[0]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[7] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 3.117      ;
; -1.796 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[3]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[8] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 3.115      ;
; -1.788 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[0] ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[7] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 3.107      ;
; -1.763 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[0]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[6] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 3.082      ;
; -1.753 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|env_out[2]  ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 3.072      ;
; -1.753 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[0] ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[6] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 3.072      ;
; -1.752 ; AS_2518_51:Core|ay_3_8910:U1|rACA[4]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 3.071      ;
; -1.747 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|wave_A_v    ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[7] ; cpu_clk      ; clk_50      ; 1.000        ; 0.288      ; 3.067      ;
; -1.738 ; AS_2518_51:Core|ay_3_8910:U1|rACB[2]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.286      ; 3.056      ;
; -1.720 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|wave_B_v    ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[5] ; cpu_clk      ; clk_50      ; 1.000        ; 0.288      ; 3.040      ;
; -1.718 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|env_out[2]  ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[8] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 3.037      ;
; -1.718 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[3]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[7] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 3.037      ;
; -1.717 ; AS_2518_51:Core|ay_3_8910:U1|rACA[4]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[8] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 3.036      ;
; -1.716 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[0]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[5] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 3.035      ;
; -1.712 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|wave_A_v    ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[6] ; cpu_clk      ; clk_50      ; 1.000        ; 0.288      ; 3.032      ;
; -1.706 ; AS_2518_51:Core|ay_3_8910:U1|rACB[3]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.286      ; 3.024      ;
; -1.706 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[0] ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[5] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 3.025      ;
; -1.703 ; AS_2518_51:Core|ay_3_8910:U1|rACB[2]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[8] ; cpu_clk      ; clk_50      ; 1.000        ; 0.286      ; 3.021      ;
; -1.703 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[1]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[5] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 3.022      ;
; -1.698 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[4]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[5] ; cpu_clk      ; clk_50      ; 1.000        ; 0.286      ; 3.016      ;
; -1.685 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|wave_B_v    ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[4] ; cpu_clk      ; clk_50      ; 1.000        ; 0.288      ; 3.005      ;
; -1.683 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[3]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[6] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 3.002      ;
; -1.681 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[0]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[4] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 3.000      ;
; -1.674 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|env_out[3]  ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 2.993      ;
; -1.671 ; AS_2518_51:Core|ay_3_8910:U1|rACB[3]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[8] ; cpu_clk      ; clk_50      ; 1.000        ; 0.286      ; 2.989      ;
; -1.671 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[0] ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[4] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 2.990      ;
; -1.668 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[1]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[4] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 2.987      ;
; -1.667 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|env_out[1]  ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 2.986      ;
; -1.665 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|wave_A_v    ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[5] ; cpu_clk      ; clk_50      ; 1.000        ; 0.288      ; 2.985      ;
; -1.663 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[4]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[4] ; cpu_clk      ; clk_50      ; 1.000        ; 0.286      ; 2.981      ;
; -1.661 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|env_out[0]  ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 2.980      ;
; -1.653 ; AS_2518_51:Core|ay_3_8910:U1|rACB[4]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.286      ; 2.971      ;
; -1.647 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|wave_B_v    ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[3] ; cpu_clk      ; clk_50      ; 1.000        ; 0.288      ; 2.967      ;
; -1.646 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[0]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[3] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 2.965      ;
; -1.640 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|env_out[2]  ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[7] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 2.959      ;
; -1.639 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|env_out[3]  ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[8] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 2.958      ;
; -1.639 ; AS_2518_51:Core|ay_3_8910:U1|rACA[4]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[7] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 2.958      ;
; -1.638 ; AS_2518_51:Core|ay_3_8910:U1|rACA[2]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 2.957      ;
; -1.636 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[3]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[5] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 2.955      ;
; -1.636 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[0] ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[3] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 2.955      ;
; -1.632 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|env_out[1]  ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[8] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 2.951      ;
; -1.630 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|wave_A_v    ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[4] ; cpu_clk      ; clk_50      ; 1.000        ; 0.288      ; 2.950      ;
; -1.630 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[1]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[3] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 2.949      ;
; -1.626 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|env_out[0]  ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[8] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 2.945      ;
; -1.625 ; AS_2518_51:Core|ay_3_8910:U1|rACB[2]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[7] ; cpu_clk      ; clk_50      ; 1.000        ; 0.286      ; 2.943      ;
; -1.625 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[4]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[3] ; cpu_clk      ; clk_50      ; 1.000        ; 0.286      ; 2.943      ;
; -1.618 ; AS_2518_51:Core|ay_3_8910:U1|rACB[4]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[8] ; cpu_clk      ; clk_50      ; 1.000        ; 0.286      ; 2.936      ;
; -1.605 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|env_out[2]  ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[6] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 2.924      ;
; -1.604 ; AS_2518_51:Core|ay_3_8910:U1|rACA[4]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[6] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 2.923      ;
; -1.603 ; AS_2518_51:Core|ay_3_8910:U1|rACA[2]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[8] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 2.922      ;
; -1.601 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[3]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[4] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 2.920      ;
; -1.595 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|wave_A_v    ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[3] ; cpu_clk      ; clk_50      ; 1.000        ; 0.288      ; 2.915      ;
; -1.593 ; AS_2518_51:Core|ay_3_8910:U1|rACB[3]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[7] ; cpu_clk      ; clk_50      ; 1.000        ; 0.286      ; 2.911      ;
; -1.590 ; AS_2518_51:Core|ay_3_8910:U1|rACB[2]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[6] ; cpu_clk      ; clk_50      ; 1.000        ; 0.286      ; 2.908      ;
; -1.575 ; AS_2518_51:Core|ay_3_8910:U1|rACA[3]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 2.894      ;
; -1.566 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[3]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[3] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 2.885      ;
; -1.561 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|env_out[3]  ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[7] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 2.880      ;
; -1.558 ; AS_2518_51:Core|ay_3_8910:U1|rACB[3]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[6] ; cpu_clk      ; clk_50      ; 1.000        ; 0.286      ; 2.876      ;
; -1.557 ; AS_2518_51:Core|ay_3_8910:U1|rACA[4]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[5] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 2.876      ;
; -1.554 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|env_out[1]  ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[7] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 2.873      ;
; -1.548 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|env_out[0]  ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[7] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 2.867      ;
; -1.540 ; AS_2518_51:Core|ay_3_8910:U1|rACB[4]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[7] ; cpu_clk      ; clk_50      ; 1.000        ; 0.286      ; 2.858      ;
; -1.540 ; AS_2518_51:Core|ay_3_8910:U1|rACA[3]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[8] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 2.859      ;
; -1.526 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|env_out[3]  ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[6] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 2.845      ;
; -1.525 ; AS_2518_51:Core|ay_3_8910:U1|rACA[2]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[7] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 2.844      ;
; -1.523 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|env_out[2]  ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[5] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 2.842      ;
; -1.522 ; AS_2518_51:Core|ay_3_8910:U1|rACA[4]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[4] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 2.841      ;
; -1.521 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[5]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 2.840      ;
; -1.519 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|env_out[1]  ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[6] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 2.838      ;
; -1.513 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|env_out[0]  ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[6] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 2.832      ;
; -1.505 ; AS_2518_51:Core|ay_3_8910:U1|rACB[4]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[6] ; cpu_clk      ; clk_50      ; 1.000        ; 0.286      ; 2.823      ;
; -1.493 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|wave_C_v    ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.289      ; 2.814      ;
; -1.490 ; AS_2518_51:Core|ay_3_8910:U1|rACA[2]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[6] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 2.809      ;
; -1.488 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|env_out[2]  ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[4] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 2.807      ;
; -1.487 ; AS_2518_51:Core|ay_3_8910:U1|rACA[4]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[3] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 2.806      ;
; -1.486 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[5]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[8] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 2.805      ;
; -1.485 ; AS_2518_51:Core|ay_3_8910:U1|rACA[1]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[9] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 2.804      ;
; -1.462 ; AS_2518_51:Core|ay_3_8910:U1|rACA[3]                            ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[7] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 2.781      ;
; -1.458 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|wave_C_v    ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[8] ; cpu_clk      ; clk_50      ; 1.000        ; 0.289      ; 2.779      ;
; -1.454 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|wave_B_v    ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[2] ; cpu_clk      ; clk_50      ; 1.000        ; 0.288      ; 2.774      ;
; -1.453 ; AS_2518_51:Core|ay_3_8910:U1|rMCIOEN[0]                         ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[2] ; cpu_clk      ; clk_50      ; 1.000        ; 0.287      ; 2.772      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'PLL|altpll_component|pll|clk[0]'                                                                                         ;
+--------+-----------+-----------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node   ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------+---------------------------------+---------------------------------+--------------+------------+------------+
; 69.337 ; clkdiv[0] ; clkdiv[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 0.695      ;
; 69.354 ; clkdiv[1] ; clkdiv[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 0.678      ;
; 69.372 ; clkdiv[0] ; clkdiv[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 0.660      ;
; 69.389 ; clkdiv[2] ; clkdiv[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 0.643      ;
; 69.389 ; clkdiv[1] ; clkdiv[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 0.643      ;
; 69.512 ; clkdiv[0] ; clkdiv[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 0.520      ;
; 69.522 ; clkdiv[3] ; clkdiv[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 0.510      ;
; 69.524 ; clkdiv[1] ; clkdiv[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 0.508      ;
; 69.527 ; clkdiv[2] ; clkdiv[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 0.505      ;
; 69.553 ; clkdiv[3] ; cpu_clk   ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 0.479      ;
; 69.665 ; clkdiv[0] ; clkdiv[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 70.000       ; 0.000      ; 0.367      ;
+--------+-----------+-----------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'PLL|altpll_component|pll|clk[0]'                                                                                         ;
+-------+-----------+-----------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node   ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.215 ; clkdiv[0] ; clkdiv[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.327 ; clkdiv[3] ; cpu_clk   ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.479      ;
; 0.353 ; clkdiv[2] ; clkdiv[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.505      ;
; 0.356 ; clkdiv[1] ; clkdiv[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.358 ; clkdiv[3] ; clkdiv[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.368 ; clkdiv[0] ; clkdiv[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.520      ;
; 0.491 ; clkdiv[1] ; clkdiv[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.643      ;
; 0.491 ; clkdiv[2] ; clkdiv[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.643      ;
; 0.508 ; clkdiv[0] ; clkdiv[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.660      ;
; 0.526 ; clkdiv[1] ; clkdiv[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.678      ;
; 0.543 ; clkdiv[0] ; clkdiv[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.695      ;
+-------+-----------+-----------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_50'                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; PS2Controller:keyboard|BitsRead[0]                             ; PS2Controller:keyboard|BitsRead[0]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|BitsRead[1]                             ; PS2Controller:keyboard|BitsRead[1]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|BitsRead[2]                             ; PS2Controller:keyboard|BitsRead[2]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|BitsRead[3]                             ; PS2Controller:keyboard|BitsRead[3]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|State.SendData                          ; PS2Controller:keyboard|State.SendData                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|State.InhibitComunication               ; PS2Controller:keyboard|State.InhibitComunication               ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|BitsSent[0]                             ; PS2Controller:keyboard|BitsSent[0]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|BitsSent[1]                             ; PS2Controller:keyboard|BitsSent[1]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|BitsSent[2]                             ; PS2Controller:keyboard|BitsSent[2]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|State.CheckAck                          ; PS2Controller:keyboard|State.CheckAck                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|State.WaitRiseClock                     ; PS2Controller:keyboard|State.WaitRiseClock                     ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|State.RequestToSend                     ; PS2Controller:keyboard|State.RequestToSend                     ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|PS2ClockOut                             ; PS2Controller:keyboard|PS2ClockOut                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|PS2Clock_Z                              ; PS2Controller:keyboard|PS2Clock_Z                              ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|Debouncer:DebounceClock|Output          ; PS2Controller:keyboard|Debouncer:DebounceClock|Output          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|PS2Error                                ; PS2Controller:keyboard|PS2Error                                ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KeyboardMapper:decoder|NumLock                                 ; KeyboardMapper:decoder|NumLock                                 ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KeyboardMapper:decoder|CapsLock                                ; KeyboardMapper:decoder|CapsLock                                ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KeyboardMapper:decoder|ScrollLock                              ; KeyboardMapper:decoder|ScrollLock                              ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KeyboardMapper:decoder|State.CheckAck                          ; KeyboardMapper:decoder|State.CheckAck                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KeyboardMapper:decoder|State.ResetAck                          ; KeyboardMapper:decoder|State.ResetAck                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KeyboardMapper:decoder|State.WaitForBAT                        ; KeyboardMapper:decoder|State.WaitForBAT                        ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KeyboardMapper:decoder|State.ExtendedBreak                     ; KeyboardMapper:decoder|State.ExtendedBreak                     ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KeyboardMapper:decoder|State.ResetKbd                          ; KeyboardMapper:decoder|State.ResetKbd                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|CountOnes                               ; PS2Controller:keyboard|CountOnes                               ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|PS2DataOut                              ; PS2Controller:keyboard|PS2DataOut                              ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|PS2Data_Z                               ; PS2Controller:keyboard|PS2Data_Z                               ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|Debouncer:DebounceData|Output           ; PS2Controller:keyboard|Debouncer:DebounceData|Output           ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|PS2Busy                                 ; PS2Controller:keyboard|PS2Busy                                 ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|State.Idle                              ; PS2Controller:keyboard|State.Idle                              ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|DReady                                  ; PS2Controller:keyboard|DReady                                  ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; PS2Controller:keyboard|DataReady                               ; PS2Controller:keyboard|DataReady                               ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KeyboardMapper:decoder|State.Start                             ; KeyboardMapper:decoder|State.Start                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; KeyboardMapper:decoder|ScanCode[8]                             ; KeyboardMapper:decoder|ScanCode[8]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.367      ;
; 0.240 ; KeyboardMapper:decoder|NumLock                                 ; KeyboardMapper:decoder|Command[1]                              ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; PS2Controller:keyboard|DReady                                  ; PS2Controller:keyboard|DataReady                               ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; PS2Controller:keyboard|TimeCounter[12]                         ; PS2Controller:keyboard|TimeCounter[12]                         ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.393      ;
; 0.244 ; PS2Controller:keyboard|State.RequestToSend                     ; PS2Controller:keyboard|PS2Data_Z                               ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[9]                  ; AS_2518_51:Core|dac:Audio_DAC|DACout_q                         ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; PS2Controller:keyboard|Debouncer:DebounceData|Internal         ; PS2Controller:keyboard|Debouncer:DebounceData|Output           ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.397      ;
; 0.252 ; PS2Controller:keyboard|Debouncer:DebounceClock|Internal        ; PS2Controller:keyboard|Debouncer:DebounceClock|Output          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.404      ;
; 0.265 ; PS2Controller:keyboard|State.Idle                              ; PS2Controller:keyboard|State.ReceiveData                       ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.417      ;
; 0.268 ; PS2Controller:keyboard|State.Idle                              ; PS2Controller:keyboard|Byte[6]                                 ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.420      ;
; 0.270 ; PS2Controller:keyboard|BitsRead[0]                             ; PS2Controller:keyboard|BitsRead[1]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.422      ;
; 0.271 ; PS2Controller:keyboard|BitsSent[0]                             ; PS2Controller:keyboard|BitsSent[2]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.423      ;
; 0.273 ; PS2Controller:keyboard|Byte[1]                                 ; PS2Controller:keyboard|DataByte[1]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.425      ;
; 0.273 ; PS2Controller:keyboard|BitsSent[0]                             ; PS2Controller:keyboard|BitsSent[1]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.425      ;
; 0.296 ; PS2Controller:keyboard|Byte[3]                                 ; PS2Controller:keyboard|DataByte[3]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.448      ;
; 0.299 ; KeyboardMapper:decoder|CapsLock                                ; KeyboardMapper:decoder|Command[2]                              ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.451      ;
; 0.304 ; PS2Controller:keyboard|Byte[0]                                 ; PS2Controller:keyboard|DataByte[0]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.456      ;
; 0.305 ; PS2Controller:keyboard|Byte[4]                                 ; PS2Controller:keyboard|DataByte[4]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.457      ;
; 0.333 ; KeyboardMapper:decoder|State.ResetAck                          ; KeyboardMapper:decoder|State.WaitForBAT                        ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.485      ;
; 0.337 ; PS2Controller:keyboard|Byte[7]                                 ; PS2Controller:keyboard|DataByte[7]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.489      ;
; 0.337 ; PS2Controller:keyboard|PS2Busy                                 ; KeyboardMapper:decoder|State.ResetAck                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.489      ;
; 0.347 ; PS2Controller:keyboard|State.RequestToSend                     ; PS2Controller:keyboard|PS2Clock_Z                              ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.499      ;
; 0.348 ; PS2Controller:keyboard|State.RequestToSend                     ; PS2Controller:keyboard|PS2ClockOut                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.500      ;
; 0.358 ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[4]                  ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[4]                  ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[6]                  ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[6]                  ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.510      ;
; 0.360 ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[9]                  ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[8]                  ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.512      ;
; 0.362 ; PS2Controller:keyboard|DataReady                               ; KeyboardMapper:decoder|State.ResetAck                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; PS2Controller:keyboard|Byte[5]                                 ; PS2Controller:keyboard|DataByte[5]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.515      ;
; 0.365 ; PS2Controller:keyboard|TimeCounter[1]                          ; PS2Controller:keyboard|TimeCounter[1]                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; PS2Controller:keyboard|TimeCounter[6]                          ; PS2Controller:keyboard|TimeCounter[6]                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[1]                  ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[1]                  ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[7]                  ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[7]                  ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; PS2Controller:keyboard|TimeCounter[0]                          ; PS2Controller:keyboard|TimeCounter[0]                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; PS2Controller:keyboard|TimeCounter[3]                          ; PS2Controller:keyboard|TimeCounter[3]                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; PS2Controller:keyboard|TimeCounter[8]                          ; PS2Controller:keyboard|TimeCounter[8]                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[1] ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[1] ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; PS2Controller:keyboard|TimeCounter[10]                         ; PS2Controller:keyboard|TimeCounter[10]                         ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[4] ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[4] ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; PS2Controller:keyboard|State.CheckAck                          ; PS2Controller:keyboard|PS2Data_Z                               ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.520      ;
; 0.370 ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[1]  ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[1]  ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.522      ;
; 0.372 ; PS2Controller:keyboard|Byte[6]                                 ; PS2Controller:keyboard|DataByte[6]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; PS2Controller:keyboard|TimeCounter[2]                          ; PS2Controller:keyboard|TimeCounter[2]                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.525      ;
; 0.373 ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[4]  ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; PS2Controller:keyboard|TimeCounter[4]                          ; PS2Controller:keyboard|TimeCounter[4]                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.526      ;
; 0.378 ; PS2Controller:keyboard|TimeCounter[7]                          ; PS2Controller:keyboard|TimeCounter[7]                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; PS2Controller:keyboard|TimeCounter[9]                          ; PS2Controller:keyboard|TimeCounter[9]                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; PS2Controller:keyboard|TimeCounter[11]                         ; PS2Controller:keyboard|TimeCounter[11]                         ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.531      ;
; 0.382 ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[0] ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[0] ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.534      ;
; 0.382 ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[0]  ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[0]  ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.534      ;
; 0.384 ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[2] ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[2] ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.536      ;
; 0.384 ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[2]  ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.536      ;
; 0.384 ; PS2Controller:keyboard|BitsRead[2]                             ; PS2Controller:keyboard|BitsRead[3]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.536      ;
; 0.385 ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[3] ; PS2Controller:keyboard|Debouncer:DebounceClock|DelayCounter[3] ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.537      ;
; 0.385 ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[3]  ; PS2Controller:keyboard|Debouncer:DebounceData|DelayCounter[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.537      ;
; 0.389 ; PS2Controller:keyboard|DataReady                               ; KeyboardMapper:decoder|State.ExtendedBreak                     ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.541      ;
; 0.392 ; PS2Controller:keyboard|State.InhibitComunication               ; PS2Controller:keyboard|PS2ClockOut                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.544      ;
; 0.392 ; PS2Controller:keyboard|State.InhibitComunication               ; PS2Controller:keyboard|PS2Clock_Z                              ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.544      ;
; 0.393 ; PS2Controller:keyboard|State.Idle                              ; PS2Controller:keyboard|Byte[5]                                 ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.545      ;
; 0.395 ; PS2Controller:keyboard|State.Idle                              ; PS2Controller:keyboard|PS2Busy                                 ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.547      ;
; 0.398 ; PS2Controller:keyboard|State.Idle                              ; PS2Controller:keyboard|Byte[7]                                 ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.550      ;
; 0.399 ; PS2Controller:keyboard|BitsSent[1]                             ; PS2Controller:keyboard|BitsSent[2]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.551      ;
; 0.431 ; PS2Controller:keyboard|Byte[2]                                 ; PS2Controller:keyboard|DataByte[2]                             ; clk_50       ; clk_50      ; 0.000        ; 0.001      ; 0.584      ;
; 0.432 ; PS2Controller:keyboard|State.Idle                              ; PS2Controller:keyboard|DReady                                  ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.584      ;
; 0.436 ; PS2Controller:keyboard|BitsRead[1]                             ; PS2Controller:keyboard|BitsRead[3]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.588      ;
; 0.437 ; PS2Controller:keyboard|BitsRead[1]                             ; PS2Controller:keyboard|BitsRead[2]                             ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.589      ;
; 0.438 ; KeyboardMapper:decoder|Send                                    ; PS2Controller:keyboard|State.Idle                              ; clk_50       ; clk_50      ; 0.000        ; 0.001      ; 0.591      ;
; 0.440 ; PS2Controller:keyboard|TimeCounter[5]                          ; PS2Controller:keyboard|TimeCounter[5]                          ; clk_50       ; clk_50      ; 0.000        ; 0.000      ; 0.592      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'cpu_clk'                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; AS_2518_51:Core|clk_div[0]                                       ; AS_2518_51:Core|clk_div[0]                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AS_2518_51:Core|clk_div[1]                                       ; AS_2518_51:Core|clk_div[1]                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AS_2518_51:Core|clk_div[2]                                       ; AS_2518_51:Core|clk_div[2]                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|div_cnt[0]   ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|div_cnt[0]   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|wave_B_v     ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|wave_B_v     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|ephase[0]    ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|ephase[0]    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|env_inv      ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|env_inv      ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|wave_C_v     ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|wave_C_v     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|wave_A_v     ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|wave_A_v     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AS_2518_51:Core|cpu68:U3|state.int_wai_state                     ; AS_2518_51:Core|cpu68:U3|state.int_wai_state                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AS_2518_51:Core|cpu68:U3|sp[3]                                   ; AS_2518_51:Core|cpu68:U3|sp[3]                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AS_2518_51:Core|cpu68:U3|sp[1]                                   ; AS_2518_51:Core|cpu68:U3|sp[1]                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AS_2518_51:Core|cpu68:U3|sp[4]                                   ; AS_2518_51:Core|cpu68:U3|sp[4]                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AS_2518_51:Core|cpu68:U3|sp[12]                                  ; AS_2518_51:Core|cpu68:U3|sp[12]                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AS_2518_51:Core|cpu68:U3|sp[5]                                   ; AS_2518_51:Core|cpu68:U3|sp[5]                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AS_2518_51:Core|cpu68:U3|sp[6]                                   ; AS_2518_51:Core|cpu68:U3|sp[6]                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AS_2518_51:Core|cpu68:U3|sp[14]                                  ; AS_2518_51:Core|cpu68:U3|sp[14]                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AS_2518_51:Core|cpu68:U3|sp[7]                                   ; AS_2518_51:Core|cpu68:U3|sp[7]                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AS_2518_51:Core|cpu68:U3|sp[9]                                   ; AS_2518_51:Core|cpu68:U3|sp[9]                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AS_2518_51:Core|cpu68:U3|sp[15]                                  ; AS_2518_51:Core|cpu68:U3|sp[15]                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AS_2518_51:Core|cpu68:U3|sp[13]                                  ; AS_2518_51:Core|cpu68:U3|sp[13]                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AS_2518_51:Core|pia6821:U2|irqa1                                 ; AS_2518_51:Core|pia6821:U2|irqa1                                 ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AS_2518_51:Core|cpu68:U3|sp[11]                                  ; AS_2518_51:Core|cpu68:U3|sp[11]                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AS_2518_51:Core|cpu68:U3|sp[2]                                   ; AS_2518_51:Core|cpu68:U3|sp[2]                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AS_2518_51:Core|cpu68:U3|sp[10]                                  ; AS_2518_51:Core|cpu68:U3|sp[10]                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AS_2518_51:Core|cpu68:U3|sp[0]                                   ; AS_2518_51:Core|cpu68:U3|sp[0]                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AS_2518_51:Core|cpu68:U3|sp[8]                                   ; AS_2518_51:Core|cpu68:U3|sp[8]                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AS_2518_51:Core|pia6821:U2|irqa2                                 ; AS_2518_51:Core|pia6821:U2|irqa2                                 ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AS_2518_51:Core|cpu68:U3|cc[6]                                   ; AS_2518_51:Core|cpu68:U3|cc[6]                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AS_2518_51:Core|cpu68:U3|iv[0]                                   ; AS_2518_51:Core|cpu68:U3|iv[0]                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AS_2518_51:Core|cpu68:U3|iv[1]                                   ; AS_2518_51:Core|cpu68:U3|iv[1]                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; AS_2518_51:Core|cpu68:U3|op_code[0]                              ; AS_2518_51:Core|cpu68:U3|op_code[0]                              ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[7]  ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[6]  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.387      ;
; 0.238 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_A[11]   ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_A[11]   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.390      ;
; 0.240 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[8]  ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[7]  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[16] ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[15] ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[4]  ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[3]  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; AS_2518_51:Core|clk_div[1]                                       ; AS_2518_51:Core|clk_div[2]                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; AS_2518_51:Core|cpu68:U3|md[1]                                   ; AS_2518_51:Core|cpu68:U3|md[2]                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[10] ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[9]  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[6]  ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[5]  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[5]  ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[4]  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[3]  ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[17] ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_C[11]   ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_C[11]   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; AS_2518_51:Core|clk_div[0]                                       ; AS_2518_51:Core|clk_div[1]                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|div_cnt[3]   ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|div_cnt[3]   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[14] ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[13] ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[12] ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[11] ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse[4]       ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse[4]       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; AS_2518_51:Core|cpu68:U3|md[9]                                   ; AS_2518_51:Core|cpu68:U3|md[10]                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.397      ;
; 0.248 ; AS_2518_51:Core|cpu68:U3|state.rti_acca_state                    ; AS_2518_51:Core|cpu68:U3|state.rti_ixh_state                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; AS_2518_51:Core|cpu68:U3|state.rti_ixh_state                     ; AS_2518_51:Core|cpu68:U3|state.rti_ixl_state                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.400      ;
; 0.250 ; AS_2518_51:Core|cpu68:U3|state.vect_hi_state                     ; AS_2518_51:Core|cpu68:U3|state.vect_lo_state                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.402      ;
; 0.252 ; AS_2518_51:Core|cpu68:U3|state.mul6_state                        ; AS_2518_51:Core|cpu68:U3|state.mul7_state                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; AS_2518_51:Core|cpu68:U3|state.mulea_state                       ; AS_2518_51:Core|cpu68:U3|state.muld_state                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.405      ;
; 0.254 ; AS_2518_51:Core|cpu68:U3|state.mul2_state                        ; AS_2518_51:Core|cpu68:U3|state.mul3_state                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.406      ;
; 0.255 ; AS_2518_51:Core|ay_3_8910:U1|addr[2]                             ; AS_2518_51:Core|ay_3_8910:U1|cpu_d_out[7]                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.407      ;
; 0.257 ; AS_2518_51:Core|cpu68:U3|state.rti_pch_state                     ; AS_2518_51:Core|cpu68:U3|state.rti_pcl_state                     ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.409      ;
; 0.257 ; AS_2518_51:Core|pia6821:U2|ca2_del                               ; AS_2518_51:Core|pia6821:U2|ca2_rise                              ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.409      ;
; 0.295 ; AS_2518_51:Core|cpu68:U3|md[14]                                  ; AS_2518_51:Core|cpu68:U3|md[15]                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.447      ;
; 0.296 ; AS_2518_51:Core|cpu68:U3|md[4]                                   ; AS_2518_51:Core|cpu68:U3|md[5]                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.448      ;
; 0.300 ; AS_2518_51:Core|pia6821:U2|ca1_del                               ; AS_2518_51:Core|pia6821:U2|ca1_rise                              ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.452      ;
; 0.322 ; AS_2518_51:Core|cpu68:U3|state.mul4_state                        ; AS_2518_51:Core|cpu68:U3|state.mul5_state                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.474      ;
; 0.323 ; AS_2518_51:Core|cpu68:U3|state.rti_accb_state                    ; AS_2518_51:Core|cpu68:U3|state.rti_acca_state                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.475      ;
; 0.324 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[2]  ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[1]  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; AS_2518_51:Core|pia6821:U2|ca1_del                               ; AS_2518_51:Core|pia6821:U2|ca1_fall                              ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; AS_2518_51:Core|cpu68:U3|state.jsr_state                         ; AS_2518_51:Core|cpu68:U3|state.jsr1_state                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.476      ;
; 0.325 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[9]  ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[8]  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.477      ;
; 0.326 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[11] ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[10] ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[1]  ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[0]  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.478      ;
; 0.327 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[17] ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[16] ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[13] ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[12] ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.479      ;
; 0.329 ; AS_2518_51:Core|cpu68:U3|md[8]                                   ; AS_2518_51:Core|cpu68:U3|md[9]                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.481      ;
; 0.330 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[15] ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse_lfsr[14] ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.482      ;
; 0.333 ; AS_2518_51:Core|cpu68:U3|state.mul0_state                        ; AS_2518_51:Core|cpu68:U3|state.mul1_state                        ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.485      ;
; 0.337 ; AS_2518_51:Core|cpu68:U3|state.int_acca_state                    ; AS_2518_51:Core|cpu68:U3|state.int_accb_state                    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.489      ;
; 0.357 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_C[0]    ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_C[0]    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_A[7]    ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_A[7]    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_A[9]    ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_A[9]    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_B[0]    ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_B[0]    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_C[1]    ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_C[1]    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; AS_2518_51:Core|cpu68:U3|md[6]                                   ; AS_2518_51:Core|cpu68:U3|md[7]                                   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_B[1]    ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_B[1]    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_B[8]    ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_B[8]    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_B[10]   ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_B[10]   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_C[2]    ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_C[2]    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_C[9]    ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_C[9]    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_A[0]    ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_A[0]    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_B[3]    ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_B[3]    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_B[6]    ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_B[6]    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_C[4]    ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_C[4]    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_C[7]    ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_C[7]    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_A[2]    ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_A[2]    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_A[5]    ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|tcnt_A[5]    ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; AS_2518_51:Core|clk_div[0]                                       ; AS_2518_51:Core|clk_div[2]                                       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse[0]       ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse[0]       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse[2]       ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|nse[2]       ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.514      ;
; 0.364 ; AS_2518_51:Core|cpu68:U3|md[11]                                  ; AS_2518_51:Core|cpu68:U3|md[12]                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; AS_2518_51:Core|cpu68:U3|md[12]                                  ; AS_2518_51:Core|cpu68:U3|md[13]                                  ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|div_cnt[1]   ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|div_cnt[1]   ; cpu_clk      ; cpu_clk     ; 0.000        ; 0.000      ; 0.517      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clk_50'                                                                                                                               ;
+--------+---------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.589 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|NumLock             ; clk_50       ; clk_50      ; 20.000       ; 0.006      ; 1.449      ;
; 18.589 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[1]          ; clk_50       ; clk_50      ; 20.000       ; 0.006      ; 1.449      ;
; 18.589 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|CapsLock            ; clk_50       ; clk_50      ; 20.000       ; 0.006      ; 1.449      ;
; 18.589 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[2]          ; clk_50       ; clk_50      ; 20.000       ; 0.006      ; 1.449      ;
; 18.589 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScrollLock          ; clk_50       ; clk_50      ; 20.000       ; 0.006      ; 1.449      ;
; 18.589 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[0]          ; clk_50       ; clk_50      ; 20.000       ; 0.006      ; 1.449      ;
; 18.589 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[4]          ; clk_50       ; clk_50      ; 20.000       ; 0.006      ; 1.449      ;
; 18.589 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.ResetKbd      ; clk_50       ; clk_50      ; 20.000       ; 0.006      ; 1.449      ;
; 18.589 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[3]          ; clk_50       ; clk_50      ; 20.000       ; 0.006      ; 1.449      ;
; 18.589 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[8]         ; clk_50       ; clk_50      ; 20.000       ; 0.006      ; 1.449      ;
; 18.593 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.Start         ; clk_50       ; clk_50      ; 20.000       ; 0.006      ; 1.445      ;
; 18.593 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[0]         ; clk_50       ; clk_50      ; 20.000       ; 0.006      ; 1.445      ;
; 18.593 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[5]         ; clk_50       ; clk_50      ; 20.000       ; 0.006      ; 1.445      ;
; 18.593 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[2]         ; clk_50       ; clk_50      ; 20.000       ; 0.006      ; 1.445      ;
; 18.593 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[1]         ; clk_50       ; clk_50      ; 20.000       ; 0.006      ; 1.445      ;
; 18.593 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[4]         ; clk_50       ; clk_50      ; 20.000       ; 0.006      ; 1.445      ;
; 18.593 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[3]         ; clk_50       ; clk_50      ; 20.000       ; 0.006      ; 1.445      ;
; 18.602 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.Break         ; clk_50       ; clk_50      ; 20.000       ; 0.005      ; 1.435      ;
; 18.602 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.Extended      ; clk_50       ; clk_50      ; 20.000       ; 0.005      ; 1.435      ;
; 18.602 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.LEDs          ; clk_50       ; clk_50      ; 20.000       ; 0.005      ; 1.435      ;
; 18.732 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.ResetAck      ; clk_50       ; clk_50      ; 20.000       ; 0.010      ; 1.310      ;
; 18.734 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Send                ; clk_50       ; clk_50      ; 20.000       ; 0.009      ; 1.307      ;
; 18.735 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.CheckAck      ; clk_50       ; clk_50      ; 20.000       ; 0.010      ; 1.307      ;
; 18.735 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.WaitForBAT    ; clk_50       ; clk_50      ; 20.000       ; 0.010      ; 1.307      ;
; 18.735 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.ExtendedBreak ; clk_50       ; clk_50      ; 20.000       ; 0.010      ; 1.307      ;
+--------+---------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clk_50'                                                                                                                               ;
+-------+---------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.145 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.CheckAck      ; clk_50       ; clk_50      ; 0.000        ; 0.010      ; 1.307      ;
; 1.145 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.WaitForBAT    ; clk_50       ; clk_50      ; 0.000        ; 0.010      ; 1.307      ;
; 1.145 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.ExtendedBreak ; clk_50       ; clk_50      ; 0.000        ; 0.010      ; 1.307      ;
; 1.146 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Send                ; clk_50       ; clk_50      ; 0.000        ; 0.009      ; 1.307      ;
; 1.148 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.ResetAck      ; clk_50       ; clk_50      ; 0.000        ; 0.010      ; 1.310      ;
; 1.278 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.Break         ; clk_50       ; clk_50      ; 0.000        ; 0.005      ; 1.435      ;
; 1.278 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.Extended      ; clk_50       ; clk_50      ; 0.000        ; 0.005      ; 1.435      ;
; 1.278 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.LEDs          ; clk_50       ; clk_50      ; 0.000        ; 0.005      ; 1.435      ;
; 1.287 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.Start         ; clk_50       ; clk_50      ; 0.000        ; 0.006      ; 1.445      ;
; 1.287 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[0]         ; clk_50       ; clk_50      ; 0.000        ; 0.006      ; 1.445      ;
; 1.287 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[5]         ; clk_50       ; clk_50      ; 0.000        ; 0.006      ; 1.445      ;
; 1.287 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[2]         ; clk_50       ; clk_50      ; 0.000        ; 0.006      ; 1.445      ;
; 1.287 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[1]         ; clk_50       ; clk_50      ; 0.000        ; 0.006      ; 1.445      ;
; 1.287 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[4]         ; clk_50       ; clk_50      ; 0.000        ; 0.006      ; 1.445      ;
; 1.287 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[3]         ; clk_50       ; clk_50      ; 0.000        ; 0.006      ; 1.445      ;
; 1.291 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|NumLock             ; clk_50       ; clk_50      ; 0.000        ; 0.006      ; 1.449      ;
; 1.291 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[1]          ; clk_50       ; clk_50      ; 0.000        ; 0.006      ; 1.449      ;
; 1.291 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|CapsLock            ; clk_50       ; clk_50      ; 0.000        ; 0.006      ; 1.449      ;
; 1.291 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[2]          ; clk_50       ; clk_50      ; 0.000        ; 0.006      ; 1.449      ;
; 1.291 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScrollLock          ; clk_50       ; clk_50      ; 0.000        ; 0.006      ; 1.449      ;
; 1.291 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[0]          ; clk_50       ; clk_50      ; 0.000        ; 0.006      ; 1.449      ;
; 1.291 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[4]          ; clk_50       ; clk_50      ; 0.000        ; 0.006      ; 1.449      ;
; 1.291 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|State.ResetKbd      ; clk_50       ; clk_50      ; 0.000        ; 0.006      ; 1.449      ;
; 1.291 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|Command[3]          ; clk_50       ; clk_50      ; 0.000        ; 0.006      ; 1.449      ;
; 1.291 ; PS2Controller:keyboard|PS2Error ; KeyboardMapper:decoder|ScanCode[8]         ; clk_50       ; clk_50      ; 0.000        ; 0.006      ; 1.449      ;
+-------+---------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'cpu_clk'                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a0~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a0~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a0~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a0~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a0~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a0~porta_address_reg9  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a0~porta_address_reg9  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a1~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a1~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a1~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a1~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a1~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a1~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a1~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a1~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a1~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a1~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a1~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a1~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a1~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a1~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a1~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a1~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a1~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a1~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a1~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a1~porta_address_reg9  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a1~porta_address_reg9  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a3~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a3~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a3~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a3~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a3~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a3~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a3~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a3~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a3~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a3~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a3~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a3~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a3~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a3~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a3~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a3~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a3~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a3~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a3~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a3~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a3~porta_address_reg9  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a3~porta_address_reg9  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a5~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a5~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a5~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a5~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a5~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a5~porta_address_reg10 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a5~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a5~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a5~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a5~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a5~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a5~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a5~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a5~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a5~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a5~porta_address_reg6  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a5~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a5~porta_address_reg7  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a5~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a5~porta_address_reg8  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a5~porta_address_reg9  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|U4_ROM:U4|altsyncram:altsyncram_component|altsyncram_2i91:auto_generated|ram_block1a5~porta_address_reg9  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|ay_3_8910:U1|addr[0]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|ay_3_8910:U1|addr[0]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|ay_3_8910:U1|addr[1]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|ay_3_8910:U1|addr[1]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|ay_3_8910:U1|addr[2]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|ay_3_8910:U1|addr[2]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|ay_3_8910:U1|addr[3]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|ay_3_8910:U1|addr[3]                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|div_cnt[0]                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|div_cnt[0]                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; cpu_clk ; Rise       ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|div_cnt[1]                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; cpu_clk ; Rise       ; AS_2518_51:Core|ay_3_8910:U1|ay_3_8910_core:ay_core|div_cnt[1]                                                            ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_50'                                                                                       ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                        ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; AS_2518_51:Core|dac:Audio_DAC|DACout_q        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; AS_2518_51:Core|dac:Audio_DAC|DACout_q        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[0] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[0] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[1] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[1] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[2] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[2] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[3] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[3] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[4] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[4] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[5] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[5] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[6] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[6] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[7] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[7] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[8] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[8] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[9] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; AS_2518_51:Core|dac:Audio_DAC|SigmaLatch_q[9] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|CapsLock               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|CapsLock               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[0]             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[0]             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[1]             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[1]             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[2]             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[2]             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[3]             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[3]             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[4]             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|Command[4]             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|NumLock                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|NumLock                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[0]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[0]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[1]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[1]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[2]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[2]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[3]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[3]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[4]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[4]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[5]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[5]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[8]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScanCode[8]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScrollLock             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|ScrollLock             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|Send                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|Send                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.Break            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.Break            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.CheckAck         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.CheckAck         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.Extended         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.Extended         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.ExtendedBreak    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.ExtendedBreak    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.LEDs             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.LEDs             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.ResetAck         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.ResetAck         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.ResetKbd         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.ResetKbd         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.Start            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.Start            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.WaitForBAT       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; KeyboardMapper:decoder|State.WaitForBAT       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[0]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[0]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[1]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[1]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[2]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[2]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[3]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsRead[3]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[0]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[0]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[1]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[1]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[2]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[2]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[3]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|BitsSent[3]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[0]                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[0]                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[1]                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[1]                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[2]                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[2]                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[3]                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[3]                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[4]                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[4]                ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[5]                ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clk_50 ; Rise       ; PS2Controller:keyboard|Byte[5]                ;
+-------+--------------+----------------+------------------+--------+------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'                                                                                      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------+
; 34.000 ; 35.000       ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[0]                                   ;
; 34.000 ; 35.000       ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[0]                                   ;
; 34.000 ; 35.000       ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[1]                                   ;
; 34.000 ; 35.000       ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[1]                                   ;
; 34.000 ; 35.000       ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[2]                                   ;
; 34.000 ; 35.000       ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[2]                                   ;
; 34.000 ; 35.000       ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[3]                                   ;
; 34.000 ; 35.000       ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[3]                                   ;
; 34.000 ; 35.000       ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; cpu_clk                                     ;
; 34.000 ; 35.000       ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; cpu_clk                                     ;
; 35.000 ; 35.000       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|inclk[0] ;
; 35.000 ; 35.000       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|inclk[0] ;
; 35.000 ; 35.000       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|outclk   ;
; 35.000 ; 35.000       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|outclk   ;
; 35.000 ; 35.000       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[0]|clk                               ;
; 35.000 ; 35.000       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[0]|clk                               ;
; 35.000 ; 35.000       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[1]|clk                               ;
; 35.000 ; 35.000       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[1]|clk                               ;
; 35.000 ; 35.000       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[2]|clk                               ;
; 35.000 ; 35.000       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[2]|clk                               ;
; 35.000 ; 35.000       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[3]|clk                               ;
; 35.000 ; 35.000       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; clkdiv[3]|clk                               ;
; 35.000 ; 35.000       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; cpu_clk|clk                                 ;
; 35.000 ; 35.000       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; cpu_clk|clk                                 ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ps2_clk   ; clk_50     ; 2.698 ; 2.698 ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 2.801 ; 2.801 ; Rise       ; clk_50          ;
; reset_l   ; cpu_clk    ; 4.020 ; 4.020 ; Rise       ; cpu_clk         ;
; reset_l   ; cpu_clk    ; 3.765 ; 3.765 ; Fall       ; cpu_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; ps2_clk   ; clk_50     ; -1.853 ; -1.853 ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; -1.952 ; -1.952 ; Rise       ; clk_50          ;
; reset_l   ; cpu_clk    ; -3.279 ; -3.279 ; Rise       ; cpu_clk         ;
; reset_l   ; cpu_clk    ; -2.712 ; -2.712 ; Fall       ; cpu_clk         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; audio_o   ; clk_50     ; 4.254 ; 4.254 ; Rise       ; clk_50          ;
; ps2_clk   ; clk_50     ; 3.465 ; 3.465 ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 3.662 ; 3.662 ; Rise       ; clk_50          ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; audio_o   ; clk_50     ; 4.254 ; 4.254 ; Rise       ; clk_50          ;
; ps2_clk   ; clk_50     ; 3.465 ; 3.465 ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 3.662 ; 3.662 ; Rise       ; clk_50          ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------+
; Output Enable Times                                                  ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; ps2_clk   ; clk_50     ; 3.399 ;      ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 3.383 ;      ; Rise       ; clk_50          ;
+-----------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------+
; Minimum Output Enable Times                                          ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; ps2_clk   ; clk_50     ; 3.399 ;      ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 3.383 ;      ; Rise       ; clk_50          ;
+-----------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; ps2_clk   ; clk_50     ; 3.399     ;           ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 3.383     ;           ; Rise       ; clk_50          ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; ps2_clk   ; clk_50     ; 3.399     ;           ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 3.383     ;           ; Rise       ; clk_50          ;
+-----------+------------+-----------+-----------+------------+-----------------+


+--------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                              ;
+----------------------------------+------------+-------+----------+---------+---------------------+
; Clock                            ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack                 ; -21.172    ; 0.215 ; 16.022   ; 1.145   ; -2.277              ;
;  PLL|altpll_component|pll|clk[0] ; 67.956     ; 0.215 ; N/A      ; N/A     ; 33.758              ;
;  clk_50                          ; -9.247     ; 0.215 ; 16.022   ; 1.145   ; 8.758               ;
;  cpu_clk                         ; -21.172    ; 0.215 ; N/A      ; N/A     ; -2.277              ;
; Design-wide TNS                  ; -14689.471 ; 0.0   ; 0.0      ; 0.0     ; -2334.368           ;
;  PLL|altpll_component|pll|clk[0] ; 0.000      ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk_50                          ; -84.245    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  cpu_clk                         ; -14605.226 ; 0.000 ; N/A      ; N/A     ; -2334.368           ;
+----------------------------------+------------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ps2_clk   ; clk_50     ; 6.251 ; 6.251 ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 6.604 ; 6.604 ; Rise       ; clk_50          ;
; reset_l   ; cpu_clk    ; 9.505 ; 9.505 ; Rise       ; cpu_clk         ;
; reset_l   ; cpu_clk    ; 9.037 ; 9.037 ; Fall       ; cpu_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; ps2_clk   ; clk_50     ; -1.853 ; -1.853 ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; -1.952 ; -1.952 ; Rise       ; clk_50          ;
; reset_l   ; cpu_clk    ; -3.279 ; -3.279 ; Rise       ; cpu_clk         ;
; reset_l   ; cpu_clk    ; -2.712 ; -2.712 ; Fall       ; cpu_clk         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; audio_o   ; clk_50     ; 9.895 ; 9.895 ; Rise       ; clk_50          ;
; ps2_clk   ; clk_50     ; 7.525 ; 7.525 ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 8.032 ; 8.032 ; Rise       ; clk_50          ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; audio_o   ; clk_50     ; 4.254 ; 4.254 ; Rise       ; clk_50          ;
; ps2_clk   ; clk_50     ; 3.465 ; 3.465 ; Rise       ; clk_50          ;
; ps2_dat   ; clk_50     ; 3.662 ; 3.662 ; Rise       ; clk_50          ;
+-----------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                               ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; clk_50                          ; clk_50                          ; 2232     ; 0        ; 0        ; 0        ;
; cpu_clk                         ; clk_50                          ; 50228    ; 0        ; 0        ; 0        ;
; clk_50                          ; cpu_clk                         ; 6        ; 0        ; 3        ; 0        ;
; cpu_clk                         ; cpu_clk                         ; 4224     ; 639080   ; 43161    ; 4590520  ;
; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 11       ; 0        ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; clk_50                          ; clk_50                          ; 2232     ; 0        ; 0        ; 0        ;
; cpu_clk                         ; clk_50                          ; 50228    ; 0        ; 0        ; 0        ;
; clk_50                          ; cpu_clk                         ; 6        ; 0        ; 3        ; 0        ;
; cpu_clk                         ; cpu_clk                         ; 4224     ; 639080   ; 43161    ; 4590520  ;
; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 11       ; 0        ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_50     ; clk_50   ; 25       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_50     ; clk_50   ; 25       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 415   ; 415  ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Dec 04 08:57:54 2015
Info: Command: quartus_sta AS-2518-51_snd -c AS-2518-51_snd
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "robotron_sound_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity robotron_sound_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity robotron_sound_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity robotron_sound_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity robotron_sound_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity robotron_sound_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity robotron_sound_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity robotron_sound_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity robotron_sound_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity robotron_sound_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity robotron_sound_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity robotron_sound_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity robotron_sound_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity robotron_sound_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity robotron_sound_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity robotron_sound_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity robotron_sound_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity robotron_sound_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity robotron_sound_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity robotron_sound_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity robotron_sound_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity robotron_sound_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity robotron_sound_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity robotron_sound_top -section_id Top was ignored
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'AS-2518-51_snd.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk_50 clk_50
    Info (332110): create_generated_clock -source {PLL|altpll_component|pll|inclk[0]} -divide_by 7 -multiply_by 2 -duty_cycle 50.00 -name {PLL|altpll_component|pll|clk[0]} {PLL|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name cpu_clk cpu_clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -21.172
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -21.172    -14605.226 cpu_clk 
    Info (332119):    -9.247       -84.245 clk_50 
    Info (332119):    67.956         0.000 PLL|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):     0.499         0.000 clk_50 
    Info (332119):     0.499         0.000 cpu_clk 
Info (332146): Worst-case recovery slack is 16.022
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    16.022         0.000 clk_50 
Info (332146): Worst-case removal slack is 3.270
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.270         0.000 clk_50 
Info (332146): Worst-case minimum pulse width slack is -2.277
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.277     -2334.368 cpu_clk 
    Info (332119):     8.758         0.000 clk_50 
    Info (332119):    33.758         0.000 PLL|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.811
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.811     -4188.489 cpu_clk 
    Info (332119):    -1.973       -16.628 clk_50 
    Info (332119):    69.337         0.000 PLL|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):     0.215         0.000 clk_50 
    Info (332119):     0.215         0.000 cpu_clk 
Info (332146): Worst-case recovery slack is 18.589
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    18.589         0.000 clk_50 
Info (332146): Worst-case removal slack is 1.145
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.145         0.000 clk_50 
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423     -1563.224 cpu_clk 
    Info (332119):     9.000         0.000 clk_50 
    Info (332119):    34.000         0.000 PLL|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 462 megabytes
    Info: Processing ended: Fri Dec 04 08:57:55 2015
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


