
===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_ss_100C_1v60 Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _088_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.500000    2.500000 v input external delay
     2    0.003730    0.022070    0.012136    2.512136 v rst (in)
                                                         rst (net)
                      0.022070    0.000000    2.512136 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.006557    0.088629    0.171355    2.683491 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net1 (net)
                      0.088629    0.000144    2.683635 v fanout20/A (sky130_fd_sc_hd__clkbuf_8)
    21    0.102932    0.200267    0.379935    3.063570 v fanout20/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net20 (net)
                      0.201329    0.011883    3.075453 v fanout19/A (sky130_fd_sc_hd__buf_2)
     6    0.032269    0.158060    0.401422    3.476876 v fanout19/X (sky130_fd_sc_hd__buf_2)
                                                         net19 (net)
                      0.158060    0.000082    3.476958 v _064_/A (sky130_fd_sc_hd__inv_2)
     1    0.003993    0.058915    0.106481    3.583439 ^ _064_/Y (sky130_fd_sc_hd__inv_2)
                                                         _017_ (net)
                      0.058915    0.000040    3.583478 ^ _088_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                              3.583478   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     2    0.064782    0.464237    0.330801    5.330801 ^ clk (in)
                                                         clk (net)
                      0.465079    0.000000    5.330801 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.066305    0.132783    0.446525    5.777327 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.133689    0.008518    5.785844 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.090444    0.162685    0.333114    6.118958 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.163097    0.006501    6.125459 ^ _088_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.250000    5.875459   clock uncertainty
                                  0.000000    5.875459   clock reconvergence pessimism
                                  0.497661    6.373120   library recovery time
                                              6.373120   data required time
---------------------------------------------------------------------------------------------
                                              6.373120   data required time
                                             -3.583478   data arrival time
---------------------------------------------------------------------------------------------
                                              2.789642   slack (MET)


Startpoint: _101_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.064782    0.464237    0.330801    0.330801 ^ clk (in)
                                                         clk (net)
                      0.465079    0.000000    0.330801 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.066305    0.132783    0.446525    0.777327 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.132784    0.000283    0.777609 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    31    0.111406    0.192873    0.353866    1.131476 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.192906    0.002089    1.133565 ^ _101_/CLK (sky130_fd_sc_hd__dfrtp_1)
     1    0.004599    0.091617    0.810147    1.943712 v _101_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net12 (net)
                      0.091617    0.000091    1.943804 v output12/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.000747    0.030292    0.148745    2.092549 v output12/X (sky130_fd_sc_hd__clkbuf_1)
                                                         sine_out[4] (net)
                      0.030292    0.000004    2.092553 v sine_out[4] (out)
                                              2.092553   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -2.250000    2.500000   output external delay
                                              2.500000   data required time
---------------------------------------------------------------------------------------------
                                              2.500000   data required time
                                             -2.092553   data arrival time
---------------------------------------------------------------------------------------------
                                              0.407447   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_1_0__f_clk/X                      10     31    -21 (VIOLATED)
clkbuf_1_1__f_clk/X                      10     25    -15 (VIOLATED)
fanout20/X                               10     21    -11 (VIOLATED)
_043_/X                                  10     15     -5 (VIOLATED)
_089_/Q                                  10     11        (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 2 unannotated drivers.
 clkload0/Y
 mem_i_21/HI
Found 32 partially unannotated drivers.
 addr0[0]
  mem_i/addr0[7]
 addr0[1]
  mem_i/addr0[6]
 addr0[2]
  mem_i/addr0[5]
 addr0[3]
  mem_i/addr0[4]
 addr0[4]
  mem_i/addr0[3]
 addr0[5]
  mem_i/addr0[2]
 addr0[6]
  mem_i/addr0[1]
 addr0[7]
  mem_i/addr0[0]
 din0[0]
  mem_i/din0[15]
 din0[10]
  mem_i/din0[5]
 din0[11]
  mem_i/din0[4]
 din0[12]
  mem_i/din0[3]
 din0[13]
  mem_i/din0[2]
 din0[14]
  mem_i/din0[1]
 din0[15]
  mem_i/din0[0]
 din0[1]
  mem_i/din0[14]
 din0[2]
  mem_i/din0[13]
 din0[3]
  mem_i/din0[12]
 din0[4]
  mem_i/din0[11]
 din0[5]
  mem_i/din0[10]
 din0[6]
  mem_i/din0[9]
 din0[7]
  mem_i/din0[8]
 din0[8]
  mem_i/din0[7]
 din0[9]
  mem_i/din0[6]
 _089_/Q
  mem_i/addr1[7]
 _090_/Q
  mem_i/addr1[6]
 _091_/Q
  mem_i/addr1[5]
 _092_/Q
  mem_i/addr1[4]
 _093_/Q
  mem_i/addr1[3]
 _094_/Q
  mem_i/addr1[2]
 _095_/Q
  mem_i/addr1[1]
 _096_/Q
  mem_i/addr1[0]

===========================================================================
max slew violation count 0
max fanout violation count 5
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 16 unconstrained endpoints.
  _079_/D
  _080_/D
  _081_/D
  _082_/D
  _083_/D
  _084_/D
  _085_/D
  _086_/D
  _087_/D
  _088_/D
  _097_/D
  _098_/D
  _099_/D
  _100_/D
  _101_/D
  _102_/D
