
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000880                       # Number of seconds simulated (Second)
simTicks                                    879991794                       # Number of ticks simulated (Tick)
finalTick                                  1138499694                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     31.27                       # Real time elapsed on the host (Second)
hostTickRate                                 28139631                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1629012                       # Number of bytes of host memory used (Byte)
simInsts                                      1702097                       # Number of instructions simulated (Count)
simOps                                        2871870                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    54428                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      91834                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.ruby_system.delayHistogram::bucket_size          256                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::max_bucket         2559                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::samples       145663                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::mean   355.953818                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::stdev   674.140899                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram |      113449     77.88%     77.88% |         194      0.13%     78.02% |         236      0.16%     78.18% |         525      0.36%     78.54% |         693      0.48%     79.02% |        1694      1.16%     80.18% |       28869     19.82%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::total       145663                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::samples      1191793                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::mean     1.117812                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::gmean     1.081578                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::stdev     0.370806                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr |     1062486     89.15%     89.15% |      126936     10.65%     99.80% |        2077      0.17%     99.98% |         173      0.01%     99.99% |          36      0.00%     99.99% |          30      0.00%    100.00% |          39      0.00%    100.00% |          12      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::total      1191793                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::samples      1192087                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::mean    16.037095                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::gmean     1.207627                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::stdev    88.475882                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr |     1159839     97.29%     97.29% |        2729      0.23%     97.52% |       29507      2.48%    100.00% |           2      0.00%    100.00% |           5      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::total      1192087                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::bucket_size           32                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::max_bucket          319                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::samples      1154656                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::mean     1.001034                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::gmean     1.000196                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::stdev     0.378551                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr |     1154651    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::total      1154656                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::samples        37431                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::mean   479.863295                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::gmean   404.330503                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::stdev   164.892556                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr |        5183     13.85%     13.85% |        2729      7.29%     21.14% |       29507     78.83%     99.97% |           2      0.01%     99.97% |           5      0.01%     99.99% |           5      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::total        37431                       (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::bucket_size          256                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::max_bucket         2559                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::samples        73258                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::mean   707.729736                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::stdev   809.130534                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0 |       41044     56.03%     56.03% |         194      0.26%     56.29% |         236      0.32%     56.61% |         525      0.72%     57.33% |         693      0.95%     58.28% |        1694      2.31%     60.59% |       28869     39.41%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::total        73258                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::samples        39059                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::mean     0.062367                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::stdev     0.715155                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1 |       38743     99.19%     99.19% |         118      0.30%     99.49% |         176      0.45%     99.94% |           9      0.02%     99.97% |          11      0.03%     99.99% |           0      0.00%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::total        39059                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::samples        33346                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2 |       33346    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::total        33346                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Fetch          816      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Data          816      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.Fetch          816      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.IM.Memory_Data          816      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Load |        6814      2.01%      2.01% |       41562     12.26%     14.27% |       41507     12.24%     26.51% |       41509     12.24%     38.76% |       41518     12.25%     51.00% |       41521     12.25%     63.25% |       41542     12.25%     75.50% |       41514     12.25%     87.75% |       41528     12.25%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Load::total       339015                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ifetch |       11563      2.01%      2.01% |       70375     12.24%     14.25% |       70398     12.25%     26.50% |       70394     12.24%     38.74% |       70416     12.25%     50.99% |       70420     12.25%     63.24% |       70467     12.26%     75.50% |       70408     12.25%     87.74% |       70467     12.26%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ifetch::total       574908                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Store |       11488      4.13%      4.13% |       33520     12.05%     16.18% |       33225     11.94%     28.12% |       33225     11.94%     40.07% |       33225     11.94%     52.01% |       33225     11.94%     63.96% |       33516     12.05%     76.01% |       33225     11.94%     87.95% |       33516     12.05%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Store::total       278165                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Inv |          42     36.21%     36.21% |          10      8.62%     44.83% |          10      8.62%     53.45% |          11      9.48%     62.93% |          11      9.48%     72.41% |          12     10.34%     82.76% |           8      6.90%     89.66% |           6      5.17%     94.83% |           6      5.17%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Inv::total          116                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.L1_Replacement |         622     99.68%     99.68% |           0      0.00%     99.68% |           0      0.00%     99.68% |           0      0.00%     99.68% |           0      0.00%     99.68% |           2      0.32%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.L1_Replacement::total          624                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETX |          23      0.07%      0.07% |        4021     12.28%     12.35% |        4104     12.53%     24.88% |        4109     12.55%     37.42% |        4109     12.55%     49.97% |        4109     12.55%     62.51% |        4099     12.51%     75.03% |        4096     12.51%     87.53% |        4083     12.47%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETX::total        32753                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETS |         382     80.08%     80.08% |          19      3.98%     84.07% |          14      2.94%     87.00% |          13      2.73%     89.73% |          13      2.73%     92.45% |          14      2.94%     95.39% |           9      1.89%     97.27% |           7      1.47%     98.74% |           6      1.26%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETS::total          477                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_Exclusive |          59      3.19%      3.19% |         266     14.38%     17.57% |         261     14.11%     31.68% |         260     14.05%     45.73% |         262     14.16%     59.89% |         262     14.16%     74.05% |         261     14.11%     88.16% |         170      9.19%     97.35% |          49      2.65%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_Exclusive::total         1850                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.DataS_fromL1 |          25      5.24%      5.24% |          20      4.19%      9.43% |          23      4.82%     14.26% |          18      3.77%     18.03% |          19      3.98%     22.01% |          19      3.98%     26.00% |          19      3.98%     29.98% |         107     22.43%     52.41% |         227     47.59%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.DataS_fromL1::total          477                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_all_Acks |         553      1.58%      1.58% |        4257     12.16%     13.74% |        4287     12.25%     25.99% |        4298     12.28%     38.27% |        4296     12.27%     50.55% |        4299     12.28%     62.83% |        4360     12.46%     75.29% |        4300     12.29%     87.58% |        4348     12.42%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_all_Acks::total        34998                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack |          14     12.07%     12.07% |          10      8.62%     20.69% |          13     11.21%     31.90% |          12     10.34%     42.24% |          13     11.21%     53.45% |          12     10.34%     63.79% |          17     14.66%     78.45% |          15     12.93%     91.38% |          10      8.62%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack::total          116                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack_all |          14     13.21%     13.21% |          10      9.43%     22.64% |          12     11.32%     33.96% |          12     11.32%     45.28% |          13     12.26%     57.55% |          12     11.32%     68.87% |          11     10.38%     79.25% |          13     12.26%     91.51% |           9      8.49%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack_all::total          106                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.WB_Ack |         219    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.WB_Ack::total          219                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Load |          89      3.70%      3.70% |         286     11.88%     15.58% |         290     12.05%     27.63% |         290     12.05%     39.68% |         292     12.13%     51.81% |         293     12.17%     63.98% |         288     11.97%     75.95% |         291     12.09%     88.03% |         288     11.97%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Load::total         2407                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Ifetch |         327     19.03%     19.03% |         189     11.00%     30.03% |         163      9.49%     39.52% |         163      9.49%     49.01% |         163      9.49%     58.50% |         164      9.55%     68.04% |         192     11.18%     79.22% |         166      9.66%     88.88% |         191     11.12%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Ifetch::total         1718                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Store |         204     39.61%     39.61% |          60     11.65%     51.26% |          27      5.24%     56.50% |          27      5.24%     61.75% |          26      5.05%     66.80% |          26      5.05%     71.84% |          59     11.46%     83.30% |          27      5.24%     88.54% |          59     11.46%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Store::total          515                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Inv |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Inv::total            5                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Load |          15     60.00%     60.00% |           1      4.00%     64.00% |           0      0.00%     64.00% |           0      0.00%     64.00% |           1      4.00%     68.00% |           1      4.00%     72.00% |           5     20.00%     92.00% |           0      0.00%     92.00% |           2      8.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Load::total           25                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Store |           2      0.01%      0.01% |        4007     12.27%     12.27% |        4091     12.53%     24.80% |        4096     12.54%     37.34% |        4095     12.54%     49.88% |        4096     12.54%     62.42% |        4096     12.54%     74.96% |        4093     12.53%     87.50% |        4084     12.50%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Store::total        32660                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.L1_Replacement |          21    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.L1_Replacement::total           21                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Load |          87      1.69%      1.69% |          64      1.24%      2.93% |          68      1.32%      4.25% |          65      1.26%      5.51% |          64      1.24%      6.75% |          66      1.28%      8.03% |          85      1.65%      9.68% |        1417     27.49%     37.17% |        3239     62.83%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Load::total         5155                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Ifetch |       11235      1.96%      1.96% |       70186     12.24%     14.20% |       70235     12.25%     26.46% |       70231     12.25%     38.71% |       70253     12.26%     50.97% |       70256     12.26%     63.22% |       70275     12.26%     75.48% |       70242     12.25%     87.74% |       70276     12.26%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Ifetch::total       573189                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Store |          14     13.21%     13.21% |          10      9.43%     22.64% |          12     11.32%     33.96% |          12     11.32%     45.28% |          13     12.26%     57.55% |          12     11.32%     68.87% |          11     10.38%     79.25% |          13     12.26%     91.51% |           9      8.49%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Store::total          106                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Inv |          37     33.33%     33.33% |          10      9.01%     42.34% |          10      9.01%     51.35% |          11      9.91%     61.26% |          11      9.91%     71.17% |          12     10.81%     81.98% |           8      7.21%     89.19% |           6      5.41%     94.59% |           6      5.41%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Inv::total          111                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.L1_Replacement |         382     99.48%     99.48% |           0      0.00%     99.48% |           0      0.00%     99.48% |           0      0.00%     99.48% |           0      0.00%     99.48% |           2      0.52%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.L1_Replacement::total          384                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Load |         941      3.47%      3.47% |        3840     14.15%     17.62% |        3836     14.14%     31.75% |        3836     14.14%     45.89% |        3836     14.14%     60.03% |        3836     14.14%     74.16% |        3836     14.14%     88.30% |        2501      9.22%     97.51% |         675      2.49%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Load::total        27137                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Store |          22     81.48%     81.48% |           0      0.00%     81.48% |           0      0.00%     81.48% |           0      0.00%     81.48% |           1      3.70%     85.19% |           2      7.41%     92.59% |           1      3.70%     96.30% |           0      0.00%     96.30% |           1      3.70%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Store::total           27                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.L1_Replacement |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.L1_Replacement::total            5                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETS |           8     29.63%     29.63% |           7     25.93%     55.56% |           3     11.11%     66.67% |           2      7.41%     74.07% |           2      7.41%     81.48% |           2      7.41%     88.89% |           2      7.41%     96.30% |           1      3.70%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETS::total           27                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Load |        5682      1.87%      1.87% |       37371     12.28%     14.15% |       37313     12.26%     26.41% |       37318     12.26%     38.67% |       37325     12.27%     50.94% |       37325     12.27%     63.21% |       37328     12.27%     75.47% |       37305     12.26%     87.73% |       37324     12.27%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Load::total       304291                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Store |       11246      4.59%      4.59% |       29443     12.02%     16.62% |       29095     11.88%     28.50% |       29090     11.88%     40.38% |       29090     11.88%     52.26% |       29089     11.88%     64.14% |       29349     11.99%     76.13% |       29092     11.88%     88.01% |       29363     11.99%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Store::total       244857                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.L1_Replacement |         214    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.L1_Replacement::total          214                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETX |          23      0.07%      0.07% |        4021     12.28%     12.35% |        4104     12.53%     24.88% |        4109     12.55%     37.42% |        4109     12.55%     49.97% |        4109     12.55%     62.51% |        4099     12.51%     75.03% |        4096     12.51%     87.53% |        4083     12.47%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETX::total        32753                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETS |         374     83.11%     83.11% |          12      2.67%     85.78% |          11      2.44%     88.22% |          11      2.44%     90.67% |          11      2.44%     93.11% |          12      2.67%     95.78% |           7      1.56%     97.33% |           6      1.33%     98.67% |           6      1.33%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETS::total          450                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_Exclusive |          59      3.19%      3.19% |         266     14.38%     17.57% |         261     14.11%     31.68% |         260     14.05%     45.73% |         262     14.16%     59.89% |         262     14.16%     74.05% |         261     14.11%     88.16% |         170      9.19%     97.35% |          49      2.65%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_Exclusive::total         1850                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.DataS_fromL1 |          25      5.24%      5.24% |          20      4.19%      9.43% |          23      4.82%     14.26% |          18      3.77%     18.03% |          19      3.98%     22.01% |          19      3.98%     26.00% |          19      3.98%     29.98% |         107     22.43%     52.41% |         227     47.59%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.DataS_fromL1::total          477                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_all_Acks |         347     19.03%     19.03% |         190     10.42%     29.46% |         169      9.27%     38.73% |         175      9.60%     48.33% |         175      9.60%     57.93% |         177      9.71%     67.64% |         205     11.25%     78.88% |         180      9.87%     88.75% |         205     11.25%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_all_Acks::total         1823                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data_all_Acks |         206      0.62%      0.62% |        4067     12.26%     12.88% |        4118     12.41%     25.29% |        4123     12.43%     37.72% |        4121     12.42%     50.14% |        4122     12.43%     62.57% |        4155     12.52%     75.09% |        4120     12.42%     87.51% |        4143     12.49%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data_all_Acks::total        33175                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack |          14     12.07%     12.07% |          10      8.62%     20.69% |          13     11.21%     31.90% |          12     10.34%     42.24% |          13     11.21%     53.45% |          12     10.34%     63.79% |          17     14.66%     78.45% |          15     12.93%     91.38% |          10      8.62%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack::total          116                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack_all |          14     13.21%     13.21% |          10      9.43%     22.64% |          12     11.32%     33.96% |          12     11.32%     45.28% |          13     12.26%     57.55% |          12     11.32%     68.87% |          11     10.38%     79.25% |          13     12.26%     91.51% |           9      8.49%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack_all::total          106                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Ifetch |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Ifetch::total            1                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.WB_Ack |         219    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.WB_Ack::total          219                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GET_INSTR |         207     12.05%     12.05% |         187     10.88%     22.93% |         185     10.77%     33.70% |         201     11.70%     45.40% |         227     13.21%     58.61% |         237     13.80%     72.41% |         260     15.13%     87.54% |         214     12.46%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GET_INSTR::total         1718                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETS |         280     11.51%     11.51% |         328     13.49%     25.00% |         320     13.16%     38.16% |         291     11.97%     50.12% |         306     12.58%     62.71% |         300     12.34%     75.04% |         317     13.03%     88.08% |         290     11.92%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETS::total         2432                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETX |      246338     99.82%     99.82% |          55      0.02%     99.84% |          58      0.02%     99.86% |          49      0.02%     99.88% |          77      0.03%     99.92% |          85      0.03%     99.95% |          62      0.03%     99.98% |          61      0.02%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETX::total       246785                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_UPGRADE |           1      0.94%      0.94% |          32     30.19%     31.13% |          22     20.75%     51.89% |           6      5.66%     57.55% |          13     12.26%     69.81% |          17     16.04%     85.85% |          13     12.26%     98.11% |           2      1.89%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_UPGRADE::total          106                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_PUTX |          14      6.39%      6.39% |          22     10.05%     16.44% |          30     13.70%     30.14% |          26     11.87%     42.01% |          38     17.35%     59.36% |          38     17.35%     76.71% |          31     14.16%     90.87% |          20      9.13%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_PUTX::total          219                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Data |          90     11.03%     11.03% |          99     12.13%     23.16% |          95     11.64%     34.80% |          93     11.40%     46.20% |         113     13.85%     60.05% |         117     14.34%     74.39% |         108     13.24%     87.62% |         101     12.38%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Data::total          816                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data |          47     10.44%     10.44% |          89     19.78%     30.22% |          70     15.56%     45.78% |          47     10.44%     56.22% |          48     10.67%     66.89% |          56     12.44%     79.33% |          49     10.89%     90.22% |          44      9.78%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data::total          450                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data_clean |           7     25.93%     25.93% |           1      3.70%     29.63% |           3     11.11%     40.74% |           7     25.93%     66.67% |           2      7.41%     74.07% |           2      7.41%     81.48% |           3     11.11%     92.59% |           2      7.41%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data_clean::total           27                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Unblock |          54     11.32%     11.32% |          90     18.87%     30.19% |          73     15.30%     45.49% |          54     11.32%     56.81% |          50     10.48%     67.30% |          58     12.16%     79.45% |          52     10.90%     90.36% |          46      9.64%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Unblock::total          477                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Exclusive_Unblock |       32945     93.78%     93.78% |         317      0.90%     94.68% |         307      0.87%     95.55% |         284      0.81%     96.36% |         333      0.95%     97.31% |         338      0.96%     98.27% |         313      0.89%     99.16% |         294      0.84%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Exclusive_Unblock::total        35131                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GET_INSTR |          42     11.11%     11.11% |          43     11.38%     22.49% |          45     11.90%     34.39% |          49     12.96%     47.35% |          52     13.76%     61.11% |          50     13.23%     74.34% |          51     13.49%     87.83% |          46     12.17%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GET_INSTR::total          378                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETS |           0      0.00%      0.00% |          11     26.83%     26.83% |           1      2.44%     29.27% |           2      4.88%     34.15% |          10     24.39%     58.54% |           1      2.44%     60.98% |           7     17.07%     78.05% |           9     21.95%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETS::total           41                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETX |          48     12.09%     12.09% |          45     11.34%     23.43% |          49     12.34%     35.77% |          42     10.58%     46.35% |          51     12.85%     59.19% |          66     16.62%     75.82% |          50     12.59%     88.41% |          46     11.59%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETX::total          397                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GET_INSTR |         165     12.34%     12.34% |         143     10.70%     23.04% |         140     10.47%     33.51% |         152     11.37%     44.88% |         175     13.09%     57.97% |         187     13.99%     71.95% |         207     15.48%     87.43% |         168     12.57%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GET_INSTR::total         1337                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETS |          10      9.52%      9.52% |           8      7.62%     17.14% |          20     19.05%     36.19% |           8      7.62%     43.81% |          13     12.38%     56.19% |           6      5.71%     61.90% |          27     25.71%     87.62% |          13     12.38%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETS::total          105                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_UPGRADE |           1      0.94%      0.94% |          32     30.19%     31.13% |          22     20.75%     51.89% |           6      5.66%     57.55% |          13     12.26%     69.81% |          17     16.04%     85.85% |          13     12.26%     98.11% |           2      1.89%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_UPGRADE::total          106                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GET_INSTR |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GET_INSTR::total            1                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETS |         216     11.94%     11.94% |         219     12.11%     24.05% |         226     12.49%     36.54% |         227     12.55%     49.09% |         233     12.88%     61.97% |         235     12.99%     74.96% |         231     12.77%     87.73% |         222     12.27%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETS::total         1809                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETX |           3     12.00%     12.00% |           2      8.00%     20.00% |           2      8.00%     28.00% |           2      8.00%     36.00% |          11     44.00%     80.00% |           1      4.00%     84.00% |           2      8.00%     92.00% |           2      8.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETX::total           25                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETS |          54     11.32%     11.32% |          90     18.87%     30.19% |          73     15.30%     45.49% |          54     11.32%     56.81% |          50     10.48%     67.30% |          58     12.16%     79.45% |          52     10.90%     90.36% |          46      9.64%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETS::total          477                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETX |       32677     99.77%     99.77% |           8      0.02%     99.79% |           7      0.02%     99.81% |           5      0.02%     99.83% |          15      0.05%     99.87% |          18      0.05%     99.93% |          10      0.03%     99.96% |          13      0.04%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETX::total        32753                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_PUTX |          14      6.39%      6.39% |          22     10.05%     16.44% |          30     13.70%     30.14% |          26     11.87%     42.01% |          38     17.35%     59.36% |          38     17.35%     76.71% |          31     14.16%     90.87% |          20      9.13%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_PUTX::total          219                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.Mem_Data |           0      0.00%      0.00% |          11     26.83%     26.83% |           1      2.44%     29.27% |           2      4.88%     34.15% |          10     24.39%     58.54% |           1      2.44%     60.98% |           7     17.07%     78.05% |           9     21.95%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.Mem_Data::total           41                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.L1_GET_INSTR |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.L1_GET_INSTR::total            2                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.Mem_Data |          42     11.11%     11.11% |          43     11.38%     22.49% |          45     11.90%     34.39% |          49     12.96%     47.35% |          52     13.76%     61.11% |          50     13.23%     74.34% |          51     13.49%     87.83% |          46     12.17%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.Mem_Data::total          378                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.Mem_Data |          48     12.09%     12.09% |          45     11.34%     23.43% |          49     12.34%     35.77% |          42     10.58%     46.35% |          51     12.85%     59.19% |          66     16.62%     75.82% |          50     12.59%     88.41% |          46     11.59%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.Mem_Data::total          397                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.Exclusive_Unblock |           1      0.94%      0.94% |          32     30.19%     31.13% |          22     20.75%     51.89% |           6      5.66%     57.55% |          13     12.26%     69.81% |          17     16.04%     85.85% |          13     12.26%     98.11% |           2      1.89%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.Exclusive_Unblock::total          106                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L1_GETX |      213610    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.L1_GETX::total       213610                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.Exclusive_Unblock |       32944     94.06%     94.06% |         285      0.81%     94.87% |         285      0.81%     95.69% |         278      0.79%     96.48% |         320      0.91%     97.39% |         321      0.92%     98.31% |         300      0.86%     99.17% |         292      0.83%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.Exclusive_Unblock::total        35025                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data |          46     10.62%     10.62% |          76     17.55%     28.18% |          68     15.70%     43.88% |          47     10.85%     54.73% |          48     11.09%     65.82% |          56     12.93%     78.75% |          49     11.32%     90.07% |          43      9.93%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data::total          433                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data_clean |           7     31.82%     31.82% |           1      4.55%     36.36% |           3     13.64%     50.00% |           2      9.09%     59.09% |           2      9.09%     68.18% |           2      9.09%     77.27% |           3     13.64%     90.91% |           2      9.09%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data_clean::total           22                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.Unblock |           1      4.55%      4.55% |          13     59.09%     63.64% |           2      9.09%     72.73% |           5     22.73%     95.45% |           0      0.00%     95.45% |           0      0.00%     95.45% |           0      0.00%     95.45% |           1      4.55%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.Unblock::total           22                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.WB_Data |           1      5.88%      5.88% |          13     76.47%     82.35% |           2     11.76%     94.12% |           0      0.00%     94.12% |           0      0.00%     94.12% |           0      0.00%     94.12% |           0      0.00%     94.12% |           1      5.88%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.WB_Data::total           17                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.WB_Data_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           5    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.WB_Data_clean::total            5                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.Unblock |          53     11.65%     11.65% |          77     16.92%     28.57% |          71     15.60%     44.18% |          49     10.77%     54.95% |          50     10.99%     65.93% |          58     12.75%     78.68% |          52     11.43%     90.11% |          45      9.89%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.Unblock::total          455                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::samples       339015                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::mean     1.396221                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::gmean     1.028539                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::stdev     5.594474                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr |      339009    100.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::total       339015                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::samples       336583                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::mean     1.000006                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::gmean     1.000004                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::stdev     0.002438                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |      336581    100.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::total       336583                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::samples         2432                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::mean    56.231497                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::gmean    50.499006                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::stdev    36.534745                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr |        2426     99.75%     99.75% |           5      0.21%     99.96% |           0      0.00%     99.96% |           0      0.00%     99.96% |           0      0.00%     99.96% |           1      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::total         2432                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::samples       178878                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::mean     1.495913                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::gmean     1.016211                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::stdev    10.370994                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr |      178867     99.99%     99.99% |           8      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::total       178878                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::samples       178343                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::mean     1.006611                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::gmean     1.001211                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::stdev     0.963152                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr |      178338    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::total       178343                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::samples          535                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::mean   164.605607                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::gmean   144.467481                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::stdev    94.788092                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr |         524     97.94%     97.94% |           8      1.50%     99.44% |           0      0.00%     99.44% |           1      0.19%     99.63% |           1      0.19%     99.81% |           1      0.19%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::total          535                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::samples       574907                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::mean     1.256290                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::gmean     1.012506                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::stdev     7.114865                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr |      574886    100.00%    100.00% |          12      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           4      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::total       574907                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::samples       573189                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |      573189    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::total       573189                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::samples         1718                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::mean    86.764261                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::gmean    63.999947                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::stdev    98.039886                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr |        1697     98.78%     98.78% |          12      0.70%     99.48% |           1      0.06%     99.53% |           1      0.06%     99.59% |           4      0.23%     99.83% |           3      0.17%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::total         1718                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::samples        32983                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::mean     1.056241                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::gmean     1.002519                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::stdev     2.864995                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr |       32967     99.95%     99.95% |           1      0.00%     99.95% |          10      0.03%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           2      0.01%     99.99% |           2      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::total        32983                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::samples        32967                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.000394                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.000273                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.019854                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |       32954     99.96%     99.96% |          13      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::total        32967                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::samples           16                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::mean   116.125000                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::gmean   101.860389                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    62.585275                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           1      6.25%      6.25% |          10     62.50%     68.75% |           0      0.00%     68.75% |           0      0.00%     68.75% |           2     12.50%     81.25% |           2     12.50%     93.75% |           1      6.25%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::total           16                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::samples        33152                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::mean   530.479217                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean   488.449465                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    86.442067                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr |         460      1.39%      1.39% |         219      0.66%      2.05% |         150      0.45%      2.50% |         113      0.34%      2.84% |         188      0.57%      3.41% |         205      0.62%      4.03% |         522      1.57%      5.60% |        1789      5.40%     11.00% |       29506     89.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::total        33152                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples          422                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |         422    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total          422                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples        32730                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean   537.305988                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean   529.038873                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev    62.507806                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |          38      0.12%      0.12% |         219      0.67%      0.79% |         150      0.46%      1.24% |         113      0.35%      1.59% |         188      0.57%      2.16% |         205      0.63%      2.79% |         522      1.59%      4.38% |        1789      5.47%      9.85% |       29506     90.15%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total        32730                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::samples        33152                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |       33152    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::total        33152                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples        33152                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |       33152    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total        33152                       (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.directory_controllers.requestToDir.m_msg_count          816                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers.requestToDir.m_buf_msgs     0.000309                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_msg_count          816                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_buf_msgs     0.000310                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_stall_time          999                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_avg_stall_time     1.224265                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir.m_msg_count          816                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir.m_buf_msgs     0.000309                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers.responseFromMemory.m_msg_count          816                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromMemory.m_buf_msgs     0.000461                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.fullyBusyCycles           63                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::samples         1331                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::mean     0.109692                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::stdev     0.932288                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::0-1         1307     98.20%     98.20% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::2-3            4      0.30%     98.50% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::4-5            6      0.45%     98.95% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::6-7            6      0.45%     99.40% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::8-9            5      0.38%     99.77% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::10-11            2      0.15%     99.92% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::18-19            1      0.08%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::total         1331                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_hits        17978                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_misses          324                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_accesses        18302                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_hits        11235                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_misses          327                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_accesses        11562                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_msg_count        29864                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_buf_msgs     0.011313                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_stall_time        10989                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_stall_count            1                       # Number of times messages were stalled (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_avg_stall_time     0.367968                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache.m_msg_count          870                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache.m_buf_msgs     0.000658                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache.m_msg_count          447                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache.m_buf_msgs     0.000169                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache.m_msg_count          829                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache.m_buf_msgs     0.000627                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache.m_msg_count          884                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache.m_buf_msgs     0.000335                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache.m_msg_count          304                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache.m_buf_msgs     0.000115                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::samples         8613                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::mean     0.011378                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::stdev     0.289723                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::0-1         8595     99.79%     99.79% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::2-3            4      0.05%     99.84% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::4-5            5      0.06%     99.90% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::6-7            5      0.06%     99.95% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::8-9            3      0.03%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::16-17            1      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::total         8613                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_hits        70718                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_misses         4364                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_accesses        75082                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_hits        70186                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_misses          189                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_accesses        70375                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_msg_count       145457                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_buf_msgs     0.055043                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache.m_msg_count         4553                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache.m_buf_msgs     0.003446                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache.m_msg_count         4050                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache.m_buf_msgs    15.690931                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache.m_msg_count         4069                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache.m_buf_msgs     0.003080                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache.m_msg_count         4563                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache.m_buf_msgs     0.001727                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache.m_msg_count         4363                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache.m_buf_msgs     0.001651                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.fullyBusyCycles            2                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::samples         8724                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::mean     0.013984                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::stdev     0.362506                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::0-1         8703     99.76%     99.76% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::2-3            6      0.07%     99.83% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::4-5            7      0.08%     99.91% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::6-7            3      0.03%     99.94% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::8-9            2      0.02%     99.97% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::14-15            1      0.01%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::16-17            1      0.01%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::18-19            1      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.delayHistogram::total         8724                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Dcache.m_demand_hits        70312                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Dcache.m_demand_misses         4420                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Dcache.m_demand_accesses        74732                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Icache.m_demand_hits        70235                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Icache.m_demand_misses          163                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Icache.m_demand_accesses        70398                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.mandatoryQueue.m_msg_count       145130                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.mandatoryQueue.m_buf_msgs     0.054919                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.requestFromL1Cache.m_msg_count         4583                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.requestFromL1Cache.m_buf_msgs     0.003469                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.requestToL1Cache.m_msg_count         4128                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.requestToL1Cache.m_buf_msgs     5.888605                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.responseFromL1Cache.m_msg_count         4142                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.responseFromL1Cache.m_buf_msgs     0.003135                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.responseToL1Cache.m_msg_count         4596                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.responseToL1Cache.m_buf_msgs     0.001739                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers2.unblockFromL1Cache.m_msg_count         4414                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers2.unblockFromL1Cache.m_buf_msgs     0.001670                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.fullyBusyCycles            1                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::samples         8733                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::mean     0.012596                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::stdev     0.267882                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::0-1         8708     99.71%     99.71% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::2-3            8      0.09%     99.81% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::4-5            9      0.10%     99.91% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::6-7            5      0.06%     99.97% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::8-9            2      0.02%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::12-13            1      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.delayHistogram::total         8733                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Dcache.m_demand_hits        70309                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Dcache.m_demand_misses         4425                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Dcache.m_demand_accesses        74734                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Icache.m_demand_hits        70231                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Icache.m_demand_misses          163                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Icache.m_demand_accesses        70394                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.mandatoryQueue.m_msg_count       145128                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.mandatoryQueue.m_buf_msgs     0.054918                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.requestFromL1Cache.m_msg_count         4588                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.requestFromL1Cache.m_buf_msgs     0.003472                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.requestToL1Cache.m_msg_count         4133                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.requestToL1Cache.m_buf_msgs     0.001564                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.responseFromL1Cache.m_msg_count         4146                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.responseFromL1Cache.m_buf_msgs     0.003138                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.responseToL1Cache.m_msg_count         4600                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.responseToL1Cache.m_buf_msgs     0.001741                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers3.unblockFromL1Cache.m_msg_count         4413                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers3.unblockFromL1Cache.m_buf_msgs     0.001670                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers4.fullyBusyCycles            1                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::samples         8736                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::mean     0.019460                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::stdev     0.398149                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::0-1         8706     99.66%     99.66% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::2-3            7      0.08%     99.74% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::4-5           10      0.11%     99.85% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::6-7            6      0.07%     99.92% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::8-9            3      0.03%     99.95% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::12-13            1      0.01%     99.97% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::14-15            2      0.02%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::16-17            1      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.delayHistogram::total         8736                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Dcache.m_demand_hits        70316                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Dcache.m_demand_misses         4427                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Dcache.m_demand_accesses        74743                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Icache.m_demand_hits        70253                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Icache.m_demand_misses          163                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Icache.m_demand_accesses        70416                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.mandatoryQueue.m_msg_count       145159                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers4.mandatoryQueue.m_buf_msgs     0.054930                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers4.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.requestFromL1Cache.m_msg_count         4590                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers4.requestFromL1Cache.m_buf_msgs     0.003474                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers4.requestToL1Cache.m_msg_count         4133                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers4.requestToL1Cache.m_buf_msgs     0.001564                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers4.responseFromL1Cache.m_msg_count         4146                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers4.responseFromL1Cache.m_buf_msgs     0.003138                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers4.responseToL1Cache.m_msg_count         4603                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers4.responseToL1Cache.m_buf_msgs     0.001742                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers4.unblockFromL1Cache.m_msg_count         4415                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers4.unblockFromL1Cache.m_buf_msgs     0.001671                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers5.fullyBusyCycles            1                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::samples         8739                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::mean     0.016707                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::stdev     0.331728                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::0-1         8708     99.65%     99.65% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::2-3            9      0.10%     99.75% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::4-5           13      0.15%     99.90% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::6-7            3      0.03%     99.93% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::8-9            4      0.05%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::10-11            1      0.01%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::16-17            1      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.delayHistogram::total         8739                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Dcache.m_demand_hits        70318                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Dcache.m_demand_misses         4428                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Dcache.m_demand_accesses        74746                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Icache.m_demand_hits        70256                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Icache.m_demand_misses          164                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Icache.m_demand_accesses        70420                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.mandatoryQueue.m_msg_count       145166                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers5.mandatoryQueue.m_buf_msgs     0.054933                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers5.mandatoryQueue.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers5.mandatoryQueue.m_avg_stall_time     0.002294                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers5.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.requestFromL1Cache.m_msg_count         4592                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers5.requestFromL1Cache.m_buf_msgs     0.003475                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers5.requestToL1Cache.m_msg_count         4135                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers5.requestToL1Cache.m_buf_msgs     0.001565                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers5.responseFromL1Cache.m_msg_count         4149                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers5.responseFromL1Cache.m_buf_msgs     0.003140                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers5.responseToL1Cache.m_msg_count         4604                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers5.responseToL1Cache.m_buf_msgs     0.001742                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers5.unblockFromL1Cache.m_msg_count         4415                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers5.unblockFromL1Cache.m_buf_msgs     0.001671                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers6.fullyBusyCycles            1                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::samples         8784                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::mean     0.012750                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::stdev     0.255771                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::0-1         8756     99.68%     99.68% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::2-3           11      0.13%     99.81% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::4-5           11      0.13%     99.93% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::6-7            1      0.01%     99.94% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::8-9            5      0.06%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.delayHistogram::total         8784                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Dcache.m_demand_hits        70599                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Dcache.m_demand_misses         4459                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Dcache.m_demand_accesses        75058                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Icache.m_demand_hits        70275                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Icache.m_demand_misses          192                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Icache.m_demand_accesses        70467                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.mandatoryQueue.m_msg_count       145525                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers6.mandatoryQueue.m_buf_msgs     0.055068                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers6.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.requestFromL1Cache.m_msg_count         4651                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers6.requestFromL1Cache.m_buf_msgs     0.003520                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers6.requestToL1Cache.m_msg_count         4116                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers6.requestToL1Cache.m_buf_msgs     0.001558                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers6.responseFromL1Cache.m_msg_count         4125                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers6.responseFromL1Cache.m_buf_msgs     0.003122                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers6.responseToL1Cache.m_msg_count         4668                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers6.responseToL1Cache.m_buf_msgs     0.001766                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers6.unblockFromL1Cache.m_msg_count         4446                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers6.unblockFromL1Cache.m_buf_msgs     0.001682                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers7.fullyBusyCycles            1                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::samples         8714                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::mean     0.018591                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::stdev     0.374958                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::0-1         8684     99.66%     99.66% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::2-3            7      0.08%     99.74% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::4-5           12      0.14%     99.87% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::6-7            3      0.03%     99.91% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::8-9            4      0.05%     99.95% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::10-11            1      0.01%     99.97% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::12-13            2      0.02%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::16-17            1      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.delayHistogram::total         8714                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Dcache.m_demand_hits        70315                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Dcache.m_demand_misses         4424                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Dcache.m_demand_accesses        74739                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Icache.m_demand_hits        70242                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Icache.m_demand_misses          166                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Icache.m_demand_accesses        70408                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.mandatoryQueue.m_msg_count       145147                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers7.mandatoryQueue.m_buf_msgs     0.054925                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers7.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.requestFromL1Cache.m_msg_count         4590                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers7.requestFromL1Cache.m_buf_msgs     0.003474                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers7.requestToL1Cache.m_msg_count         4109                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers7.requestToL1Cache.m_buf_msgs     0.013176                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers7.responseFromL1Cache.m_msg_count         4116                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers7.responseFromL1Cache.m_buf_msgs     0.003115                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers7.responseToL1Cache.m_msg_count         4605                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers7.responseToL1Cache.m_buf_msgs     0.001743                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers7.unblockFromL1Cache.m_msg_count         4410                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers7.unblockFromL1Cache.m_buf_msgs     0.001669                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers8.fullyBusyCycles            1                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::samples         8738                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::mean     0.012360                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::stdev     0.339439                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::0-1         8721     99.81%     99.81% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::2-3            4      0.05%     99.85% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::4-5            4      0.05%     99.90% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::6-7            4      0.05%     99.94% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::8-9            2      0.02%     99.97% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::12-13            1      0.01%     99.98% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::16-17            2      0.02%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.delayHistogram::total         8738                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Dcache.m_demand_hits        70602                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Dcache.m_demand_misses         4442                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Dcache.m_demand_accesses        75044                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Icache.m_demand_hits        70276                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Icache.m_demand_misses          191                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Icache.m_demand_accesses        70467                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.mandatoryQueue.m_msg_count       145511                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers8.mandatoryQueue.m_buf_msgs     0.055063                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers8.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.requestFromL1Cache.m_msg_count         4633                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers8.requestFromL1Cache.m_buf_msgs     0.003506                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers8.requestToL1Cache.m_msg_count         4095                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers8.requestToL1Cache.m_buf_msgs     0.001550                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers8.responseFromL1Cache.m_msg_count         4101                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers8.responseFromL1Cache.m_buf_msgs     0.003104                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers8.responseToL1Cache.m_msg_count         4643                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers8.responseToL1Cache.m_buf_msgs     0.001757                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers8.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers8.unblockFromL1Cache.m_msg_count         4428                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers8.unblockFromL1Cache.m_buf_msgs     0.001676                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers0.fullyBusyCycles        53801                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::samples        66373                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::mean   781.117277                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::stdev   815.658771                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::0-255        34159     51.47%     51.47% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::256-511          194      0.29%     51.76% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::512-767          236      0.36%     52.11% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::768-1023          525      0.79%     52.90% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::1024-1279          693      1.04%     53.95% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::1280-1535         1694      2.55%     56.50% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::1536-1791        28869     43.50%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::1792-2047            3      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::total        66373                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.DirRequestFromL2Cache.m_msg_count           90                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.DirRequestFromL2Cache.m_buf_msgs     0.000068                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestFromL2Cache.m_msg_count        32732                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestFromL2Cache.m_buf_msgs     0.012386                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache.m_msg_count        33230                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache.m_buf_msgs     5.669402                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache.m_stall_time   4977961722                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache.m_stall_count       213610                       # Number of times messages were stalled (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache.m_avg_stall_time 149803.241709                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l2_controllers0.L2cache.m_demand_hits          395                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.L2cache.m_demand_misses        32821                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.L2cache.m_demand_accesses        33216                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers0.responseFromL2Cache.m_msg_count          499                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.responseFromL2Cache.m_buf_msgs     0.000338                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers0.responseToL2Cache.m_msg_count          144                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.responseToL2Cache.m_buf_msgs     0.000054                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers0.unblockToL2Cache.m_msg_count        32999                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.unblockToL2Cache.m_buf_msgs     0.012487                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::samples         1220                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::mean     0.427869                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::stdev     1.962038                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::0-255         1220    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::total         1220                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.DirRequestFromL2Cache.m_msg_count           99                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers1.DirRequestFromL2Cache.m_buf_msgs     0.000075                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestFromL2Cache.m_msg_count          130                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestFromL2Cache.m_buf_msgs     0.000049                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestToL2Cache.m_msg_count          624                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestToL2Cache.m_buf_msgs     0.000236                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers1.L2cache.m_demand_hits          404                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.L2cache.m_demand_misses          198                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.L2cache.m_demand_accesses          602                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers1.responseFromL2Cache.m_msg_count          525                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers1.responseFromL2Cache.m_buf_msgs     0.000339                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers1.responseToL2Cache.m_msg_count          189                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers1.responseToL2Cache.m_buf_msgs     0.000072                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers1.unblockToL2Cache.m_msg_count          407                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers1.unblockToL2Cache.m_buf_msgs     0.000154                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers2.delayHistogram::samples         1163                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.delayHistogram::mean     0.390370                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.delayHistogram::stdev     1.789906                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.delayHistogram::0-255         1163    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.delayHistogram::total         1163                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.DirRequestFromL2Cache.m_msg_count           95                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers2.DirRequestFromL2Cache.m_buf_msgs     0.000072                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers2.L1RequestFromL2Cache.m_msg_count          102                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers2.L1RequestFromL2Cache.m_buf_msgs     0.000039                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers2.L1RequestToL2Cache.m_msg_count          615                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers2.L1RequestToL2Cache.m_buf_msgs     0.000233                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers2.L2cache.m_demand_hits          410                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.L2cache.m_demand_misses          175                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.L2cache.m_demand_accesses          585                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers2.responseFromL2Cache.m_msg_count          535                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers2.responseFromL2Cache.m_buf_msgs     0.000349                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers2.responseToL2Cache.m_msg_count          168                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers2.responseToL2Cache.m_buf_msgs     0.000064                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers2.unblockToL2Cache.m_msg_count          380                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers2.unblockToL2Cache.m_buf_msgs     0.000144                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers3.delayHistogram::samples         1058                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.delayHistogram::mean     0.302457                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.delayHistogram::stdev     1.524078                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.delayHistogram::0-255         1058    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.delayHistogram::total         1058                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.DirRequestFromL2Cache.m_msg_count           93                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers3.DirRequestFromL2Cache.m_buf_msgs     0.000070                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers3.L1RequestFromL2Cache.m_msg_count           65                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers3.L1RequestFromL2Cache.m_buf_msgs     0.000025                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers3.L1RequestToL2Cache.m_msg_count          573                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers3.L1RequestToL2Cache.m_buf_msgs     0.000217                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers3.L2cache.m_demand_hits          395                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.L2cache.m_demand_misses          152                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.L2cache.m_demand_accesses          547                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers3.responseFromL2Cache.m_msg_count          514                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers3.responseFromL2Cache.m_buf_msgs     0.000342                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers3.responseToL2Cache.m_msg_count          147                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers3.responseToL2Cache.m_buf_msgs     0.000056                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers3.unblockToL2Cache.m_msg_count          338                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers3.unblockToL2Cache.m_buf_msgs     0.000128                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers4.delayHistogram::samples         1207                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.delayHistogram::mean     0.369511                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.delayHistogram::stdev     1.765525                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.delayHistogram::0-255         1207    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.delayHistogram::total         1207                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.DirRequestFromL2Cache.m_msg_count          113                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers4.DirRequestFromL2Cache.m_buf_msgs     0.000086                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers4.L1RequestFromL2Cache.m_msg_count           78                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers4.L1RequestFromL2Cache.m_buf_msgs     0.000030                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers4.L1RequestToL2Cache.m_msg_count          661                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers4.L1RequestToL2Cache.m_buf_msgs     0.000250                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers4.L2cache.m_demand_hits          445                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.L2cache.m_demand_misses          178                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.L2cache.m_demand_accesses          623                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers4.responseFromL2Cache.m_msg_count          596                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers4.responseFromL2Cache.m_buf_msgs     0.000389                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers4.responseToL2Cache.m_msg_count          163                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers4.responseToL2Cache.m_buf_msgs     0.000062                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers4.unblockToL2Cache.m_msg_count          383                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers4.unblockToL2Cache.m_buf_msgs     0.000145                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers5.delayHistogram::samples         1248                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.delayHistogram::mean     0.357372                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.delayHistogram::stdev     1.722676                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.delayHistogram::0-255         1248    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.delayHistogram::total         1248                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.DirRequestFromL2Cache.m_msg_count          117                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers5.DirRequestFromL2Cache.m_buf_msgs     0.000089                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers5.L1RequestFromL2Cache.m_msg_count           93                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers5.L1RequestFromL2Cache.m_buf_msgs     0.000035                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers5.L1RequestToL2Cache.m_msg_count          677                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers5.L1RequestToL2Cache.m_buf_msgs     0.000256                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers5.L2cache.m_demand_hits          446                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.L2cache.m_demand_misses          193                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.L2cache.m_demand_accesses          639                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers5.responseFromL2Cache.m_msg_count          601                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers5.responseFromL2Cache.m_buf_msgs     0.000390                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers5.responseToL2Cache.m_msg_count          175                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers5.responseToL2Cache.m_buf_msgs     0.000066                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers5.unblockToL2Cache.m_msg_count          396                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers5.unblockToL2Cache.m_buf_msgs     0.000150                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers6.delayHistogram::samples         1208                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.delayHistogram::mean     0.341060                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.delayHistogram::stdev     1.592100                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.delayHistogram::0-255         1208    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.delayHistogram::total         1208                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.DirRequestFromL2Cache.m_msg_count          108                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers6.DirRequestFromL2Cache.m_buf_msgs     0.000082                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers6.L1RequestFromL2Cache.m_msg_count           75                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers6.L1RequestFromL2Cache.m_buf_msgs     0.000028                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers6.L1RequestToL2Cache.m_msg_count          683                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers6.L1RequestToL2Cache.m_buf_msgs     0.000258                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers6.L2cache.m_demand_hits          481                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.L2cache.m_demand_misses          171                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.L2cache.m_demand_accesses          652                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers6.responseFromL2Cache.m_msg_count          620                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers6.responseFromL2Cache.m_buf_msgs     0.000412                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers6.responseToL2Cache.m_msg_count          160                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers6.responseToL2Cache.m_buf_msgs     0.000061                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers6.unblockToL2Cache.m_msg_count          365                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers6.unblockToL2Cache.m_buf_msgs     0.000138                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers7.delayHistogram::samples         1074                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.delayHistogram::mean     0.400372                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.delayHistogram::stdev     1.767428                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.delayHistogram::0-255         1074    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.delayHistogram::total         1074                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.DirRequestFromL2Cache.m_msg_count          101                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers7.DirRequestFromL2Cache.m_buf_msgs     0.000076                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers7.L1RequestFromL2Cache.m_msg_count           61                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers7.L1RequestFromL2Cache.m_buf_msgs     0.000023                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers7.L1RequestToL2Cache.m_msg_count          587                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers7.L1RequestToL2Cache.m_buf_msgs     0.000222                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers7.L2cache.m_demand_hits          407                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.L2cache.m_demand_misses          160                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.L2cache.m_demand_accesses          567                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers7.responseFromL2Cache.m_msg_count          528                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers7.responseFromL2Cache.m_buf_msgs     0.000353                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers7.responseToL2Cache.m_msg_count          147                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers7.responseToL2Cache.m_buf_msgs     0.000056                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers7.unblockToL2Cache.m_msg_count          340                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers7.unblockToL2Cache.m_buf_msgs     0.000129                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.msg_count.Control       156084                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Control      1248672                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Request_Control       124402                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Request_Control       995216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Response_Data       197392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Response_Data     14212224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Response_Control       143870                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Response_Control      1150960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Data         4288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Data       308736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Control          356                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Control         2848                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers0.m_msg_count         4553                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers0.m_buf_msgs     0.001723                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers1.m_msg_count         4069                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers1.m_buf_msgs     0.001540                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers2.m_msg_count         4363                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers2.m_buf_msgs     0.001651                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link1.buffers0.m_msg_count         4583                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link1.buffers0.m_buf_msgs     0.001734                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link1.buffers1.m_msg_count         4142                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link1.buffers1.m_buf_msgs     0.001567                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link1.buffers2.m_msg_count         4414                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link1.buffers2.m_buf_msgs     0.001670                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link2.buffers0.m_msg_count         4588                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link2.buffers0.m_buf_msgs     0.001736                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link2.buffers1.m_msg_count         4146                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link2.buffers1.m_buf_msgs     0.001569                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link2.buffers2.m_msg_count         4413                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link2.buffers2.m_buf_msgs     0.001670                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link3.buffers0.m_msg_count         4590                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link3.buffers0.m_buf_msgs     0.001737                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link3.buffers1.m_msg_count         4146                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link3.buffers1.m_buf_msgs     0.001569                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link3.buffers2.m_msg_count         4415                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link3.buffers2.m_buf_msgs     0.001671                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link4.buffers0.m_msg_count         4592                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link4.buffers0.m_buf_msgs     0.001738                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link4.buffers1.m_msg_count         4149                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link4.buffers1.m_buf_msgs     0.001570                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link4.buffers2.m_msg_count         4415                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link4.buffers2.m_buf_msgs     0.001671                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link5.buffers0.m_msg_count         4651                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link5.buffers0.m_buf_msgs     0.001760                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link5.buffers1.m_msg_count         4125                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link5.buffers1.m_buf_msgs     0.001561                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link5.buffers2.m_msg_count         4446                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link5.buffers2.m_buf_msgs     0.001682                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link6.buffers0.m_msg_count         4590                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link6.buffers0.m_buf_msgs     0.001737                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link6.buffers1.m_msg_count         4116                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link6.buffers1.m_buf_msgs     0.001558                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link6.buffers2.m_msg_count         4410                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link6.buffers2.m_buf_msgs     0.001669                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link7.buffers0.m_msg_count         4633                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link7.buffers0.m_buf_msgs     0.001753                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link7.buffers1.m_msg_count         4101                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link7.buffers1.m_buf_msgs     0.001552                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link7.buffers2.m_msg_count         4428                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link7.buffers2.m_buf_msgs     0.001676                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_0.percent_links_utilized     0.855345                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_count.Control::0         4553                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_bytes.Control::0        36424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_count.Request_Control::2         4050                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_bytes.Request_Control::2        32400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_count.Response_Data::1         8602                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_bytes.Response_Data::1       619344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_count.Response_Control::1           30                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_count.Response_Control::2         4363                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_bytes.Response_Control::1          240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_bytes.Response_Control::2        34904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers1.m_msg_count         4563                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers1.m_buf_msgs     0.001335                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers2.m_msg_count         4050                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers2.m_buf_msgs     0.001185                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers5.m_msg_count         4553                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers5.m_buf_msgs     0.001332                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers5.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers5.m_avg_stall_time     0.073139                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers6.m_msg_count         4069                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers6.m_buf_msgs     0.001221                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers6.m_stall_time        34965                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers6.m_avg_stall_time     8.593020                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers7.m_msg_count         4363                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers7.m_buf_msgs     0.001276                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_0.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.acc_link_utilization 22478.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.link_utilization     0.850615                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.total_msg_count         8613                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.total_msg_bytes       359656                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.total_data_msg_bytes       290752                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.total_bw_sat_cy        18172                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.avg_bandwidth         0.38                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.avg_useful_bandwidth         0.31                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.msg_count.Request_Control::2         4050                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.msg_bytes.Request_Control::2        32400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.msg_count.Response_Data::1         4543                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.msg_bytes.Response_Data::1       327096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.msg_count.Response_Control::1           20                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.msg_bytes.Response_Control::1          160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.acc_link_utilization 22728.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.link_utilization     0.860075                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.total_msg_count        12985                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.total_msg_bytes       363656                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.total_data_msg_bytes       259776                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.total_msg_wait_time        35298                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.total_bw_sat_cy        16238                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.avg_msg_wait_time     2.718367                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.avg_bandwidth         0.38                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.avg_useful_bandwidth         0.27                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_count.Control::0         4553                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_bytes.Control::0        36424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_count.Response_Data::1         4059                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_bytes.Response_Data::1       292248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_count.Response_Control::1           10                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_count.Response_Control::2         4363                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_bytes.Response_Control::1           80                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_bytes.Response_Control::2        34904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.percent_links_utilized     0.865496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_count.Control::0         4583                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_bytes.Control::0        36664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_count.Request_Control::2         4128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_bytes.Request_Control::2        33024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_count.Response_Data::1         8703                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_bytes.Response_Data::1       626616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_count.Response_Control::1           35                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_count.Response_Control::2         4414                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_bytes.Response_Control::1          280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.msg_bytes.Response_Control::2        35312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers1.m_msg_count         4596                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers1.m_buf_msgs     0.001344                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers2.m_msg_count         4128                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers2.m_buf_msgs     0.001207                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers5.m_msg_count         4583                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers5.m_buf_msgs     0.001340                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers6.m_msg_count         4142                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers6.m_buf_msgs     0.001229                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers6.m_stall_time        19647                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers6.m_avg_stall_time     4.743361                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers7.m_msg_count         4414                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.port_buffers7.m_buf_msgs     0.001291                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_1.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.acc_link_utilization        22646                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.link_utilization     0.856953                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.total_msg_count         8724                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.total_msg_bytes       362336                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.total_data_msg_bytes       292544                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.total_bw_sat_cy        18284                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.avg_bandwidth         0.38                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.avg_useful_bandwidth         0.31                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.msg_count.Request_Control::2         4128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.msg_bytes.Request_Control::2        33024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.msg_count.Response_Data::1         4571                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.msg_bytes.Response_Data::1       329112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.msg_count.Response_Control::1           25                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.msg_bytes.Response_Control::1          200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.acc_link_utilization 23097.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.link_utilization     0.874039                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.total_msg_count        13139                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.total_msg_bytes       369560                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.total_data_msg_bytes       264448                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.total_msg_wait_time        19647                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.total_bw_sat_cy        16528                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.avg_msg_wait_time     1.495319                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.avg_bandwidth         0.39                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.avg_useful_bandwidth         0.28                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_count.Control::0         4583                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_bytes.Control::0        36664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_count.Response_Data::1         4132                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_bytes.Response_Data::1       297504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_count.Response_Control::1           10                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_count.Response_Control::2         4414                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_bytes.Response_Control::1           80                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.msg_bytes.Response_Control::2        35312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.percent_links_utilized     0.866262                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_count.Control::0         4588                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_bytes.Control::0        36704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_count.Request_Control::2         4133                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_bytes.Request_Control::2        33064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_count.Response_Data::1         8711                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_bytes.Response_Data::1       627192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_count.Response_Control::1           35                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_count.Response_Control::2         4413                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_bytes.Response_Control::1          280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.msg_bytes.Response_Control::2        35304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers1.m_msg_count         4600                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers1.m_buf_msgs     0.001345                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers2.m_msg_count         4133                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers2.m_buf_msgs     0.001209                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers5.m_msg_count         4588                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers5.m_buf_msgs     0.001342                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers6.m_msg_count         4146                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers6.m_buf_msgs     0.001229                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers6.m_stall_time        18315                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers6.m_avg_stall_time     4.417511                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers7.m_msg_count         4413                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.port_buffers7.m_buf_msgs     0.001291                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_2.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.acc_link_utilization 22670.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.link_utilization     0.857880                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.total_msg_count         8733                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.total_msg_bytes       362728                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.total_data_msg_bytes       292864                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.total_bw_sat_cy        18304                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.avg_bandwidth         0.38                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.avg_useful_bandwidth         0.31                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.msg_count.Request_Control::2         4133                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.msg_bytes.Request_Control::2        33064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.msg_count.Response_Data::1         4576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.msg_bytes.Response_Data::1       329472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.msg_count.Response_Control::1           24                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.msg_bytes.Response_Control::1          192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.acc_link_utilization 23113.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.link_utilization     0.874644                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.total_msg_count        13147                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.total_msg_bytes       369816                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.total_data_msg_bytes       264640                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.total_msg_wait_time        18315                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.total_bw_sat_cy        16540                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.avg_msg_wait_time     1.393093                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.avg_bandwidth         0.39                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.avg_useful_bandwidth         0.28                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_count.Control::0         4588                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_bytes.Control::0        36704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_count.Response_Data::1         4135                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_bytes.Response_Data::1       297720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_count.Response_Control::1           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_count.Response_Control::2         4413                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_bytes.Response_Control::1           88                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.msg_bytes.Response_Control::2        35304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.percent_links_utilized     0.866404                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_count.Control::0         4590                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_bytes.Control::0        36720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_count.Request_Control::2         4133                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_bytes.Request_Control::2        33064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_count.Response_Data::1         8712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_bytes.Response_Data::1       627264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_count.Response_Control::1           37                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_count.Response_Control::2         4415                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_bytes.Response_Control::1          296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.msg_bytes.Response_Control::2        35320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers1.m_msg_count         4603                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers1.m_buf_msgs     0.001346                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers2.m_msg_count         4133                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers2.m_buf_msgs     0.001209                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers5.m_msg_count         4590                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers5.m_buf_msgs     0.001343                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers6.m_msg_count         4146                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers6.m_buf_msgs     0.001228                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers6.m_stall_time        17316                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers6.m_avg_stall_time     4.176556                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers7.m_msg_count         4415                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.port_buffers7.m_buf_msgs     0.001291                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_3.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.acc_link_utilization        22676                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.link_utilization     0.858088                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.total_msg_count         8736                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.total_msg_bytes       362816                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.total_data_msg_bytes       292928                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.total_bw_sat_cy        18308                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.avg_bandwidth         0.38                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.avg_useful_bandwidth         0.31                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.msg_count.Request_Control::2         4133                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.msg_bytes.Request_Control::2        33064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.msg_count.Response_Data::1         4577                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.msg_bytes.Response_Data::1       329544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.msg_count.Response_Control::1           26                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.msg_bytes.Response_Control::1          208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.acc_link_utilization 23115.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.link_utilization     0.874720                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.total_msg_count        13151                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.total_msg_bytes       369848                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.total_data_msg_bytes       264640                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.total_msg_wait_time        17316                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.total_bw_sat_cy        16540                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.avg_msg_wait_time     1.316706                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.avg_bandwidth         0.39                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.avg_useful_bandwidth         0.28                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_count.Control::0         4590                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_bytes.Control::0        36720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_count.Response_Data::1         4135                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_bytes.Response_Data::1       297720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_count.Response_Control::1           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_count.Response_Control::2         4415                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_bytes.Response_Control::1           88                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.msg_bytes.Response_Control::2        35320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.percent_links_utilized     0.866858                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_count.Control::0         4592                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_bytes.Control::0        36736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_count.Request_Control::2         4135                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_bytes.Request_Control::2        33080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_count.Response_Data::1         8717                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_bytes.Response_Data::1       627624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_count.Response_Control::1           36                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_count.Response_Control::2         4415                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_bytes.Response_Control::1          288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.msg_bytes.Response_Control::2        35320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers1.m_msg_count         4604                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers1.m_buf_msgs     0.001347                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers2.m_msg_count         4135                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers2.m_buf_msgs     0.001209                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers5.m_msg_count         4592                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers5.m_buf_msgs     0.001343                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers6.m_msg_count         4149                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers6.m_buf_msgs     0.001231                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers6.m_stall_time        19647                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers6.m_avg_stall_time     4.735358                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers7.m_msg_count         4415                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.port_buffers7.m_buf_msgs     0.001291                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_4.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.acc_link_utilization 22689.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.link_utilization     0.858599                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.total_msg_count         8739                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.total_msg_bytes       363032                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.total_data_msg_bytes       293120                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.total_bw_sat_cy        18320                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.avg_bandwidth         0.38                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.avg_useful_bandwidth         0.31                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.msg_count.Request_Control::2         4135                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.msg_bytes.Request_Control::2        33080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.msg_count.Response_Data::1         4580                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.msg_bytes.Response_Data::1       329760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.msg_count.Response_Control::1           24                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.msg_bytes.Response_Control::1          192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.acc_link_utilization        23126                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.link_utilization     0.875117                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.total_msg_count        13156                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.total_msg_bytes       370016                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.total_data_msg_bytes       264768                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.total_msg_wait_time        19647                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.total_bw_sat_cy        16548                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.avg_msg_wait_time     1.493387                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.avg_bandwidth         0.39                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.avg_useful_bandwidth         0.28                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_count.Control::0         4592                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_bytes.Control::0        36736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_count.Response_Data::1         4137                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_bytes.Response_Data::1       297864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_count.Response_Control::1           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_count.Response_Control::2         4415                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_bytes.Response_Control::1           96                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.msg_bytes.Response_Control::2        35320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.percent_links_utilized     0.870936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_count.Control::0         4651                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_bytes.Control::0        37208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_count.Request_Control::2         4116                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_bytes.Request_Control::2        32928                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_count.Response_Data::1         8757                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_bytes.Response_Data::1       630504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_count.Response_Control::1           36                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_count.Response_Control::2         4446                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_bytes.Response_Control::1          288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.msg_bytes.Response_Control::2        35568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers1.m_msg_count         4668                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers1.m_buf_msgs     0.001365                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers2.m_msg_count         4116                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers2.m_buf_msgs     0.001204                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers5.m_msg_count         4651                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers5.m_buf_msgs     0.001360                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers6.m_msg_count         4125                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers6.m_buf_msgs     0.001217                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers6.m_stall_time        11988                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers6.m_avg_stall_time     2.906182                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers7.m_msg_count         4446                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.port_buffers7.m_buf_msgs     0.001300                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_5.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.acc_link_utilization        22952                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.link_utilization     0.868533                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.total_msg_count         8784                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.total_msg_bytes       367232                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.total_data_msg_bytes       296960                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.total_bw_sat_cy        18560                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.avg_bandwidth         0.39                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.avg_useful_bandwidth         0.31                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.msg_count.Request_Control::2         4116                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.msg_bytes.Request_Control::2        32928                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.msg_count.Response_Data::1         4640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.msg_bytes.Response_Data::1       334080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.msg_count.Response_Control::1           28                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.msg_bytes.Response_Control::1          224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.acc_link_utilization        23079                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.link_utilization     0.873338                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.total_msg_count        13222                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.total_msg_bytes       369264                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.total_data_msg_bytes       263488                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.total_msg_wait_time        11988                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.total_bw_sat_cy        16468                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.avg_msg_wait_time     0.906671                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.avg_bandwidth         0.39                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.avg_useful_bandwidth         0.28                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_count.Control::0         4651                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_bytes.Control::0        37208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_count.Response_Data::1         4117                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_bytes.Response_Data::1       296424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_count.Response_Control::1            8                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_count.Response_Control::2         4446                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_bytes.Response_Control::1           64                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.msg_bytes.Response_Control::2        35568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.percent_links_utilized     0.863973                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_count.Control::0         4590                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_bytes.Control::0        36720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_count.Request_Control::2         4109                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_bytes.Request_Control::2        32872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_count.Response_Data::1         8687                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_bytes.Response_Data::1       625464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_count.Response_Control::1           34                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_count.Response_Control::2         4410                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_bytes.Response_Control::1          272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.msg_bytes.Response_Control::2        35280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers1.m_msg_count         4605                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers1.m_buf_msgs     0.001347                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers2.m_msg_count         4109                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers2.m_buf_msgs     0.001202                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers5.m_msg_count         4590                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers5.m_buf_msgs     0.001343                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers6.m_msg_count         4116                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers6.m_buf_msgs     0.001212                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers6.m_stall_time         9324                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers6.m_avg_stall_time     2.265306                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers7.m_msg_count         4410                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.port_buffers7.m_buf_msgs     0.001290                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_6.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.acc_link_utilization        22665                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.link_utilization     0.857672                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.total_msg_count         8714                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.total_msg_bytes       362640                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.total_data_msg_bytes       292928                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.total_bw_sat_cy        18308                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.avg_bandwidth         0.38                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.avg_useful_bandwidth         0.31                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.msg_count.Request_Control::2         4109                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.msg_bytes.Request_Control::2        32872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.msg_count.Response_Data::1         4577                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.msg_bytes.Response_Data::1       329544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.msg_count.Response_Control::1           28                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.msg_bytes.Response_Control::1          224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.acc_link_utilization        22998                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.link_utilization     0.870273                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.total_msg_count        13116                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.total_msg_bytes       367968                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.total_data_msg_bytes       263040                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.total_msg_wait_time         9324                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.total_bw_sat_cy        16440                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.avg_msg_wait_time     0.710887                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.avg_bandwidth         0.39                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.avg_useful_bandwidth         0.28                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_count.Control::0         4590                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_bytes.Control::0        36720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_count.Response_Data::1         4110                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_bytes.Response_Data::1       295920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_count.Response_Control::1            6                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_count.Response_Control::2         4410                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_bytes.Response_Control::1           48                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.msg_bytes.Response_Control::2        35280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.percent_links_utilized     0.867057                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_count.Control::0         4633                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_bytes.Control::0        37064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_count.Request_Control::2         4095                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_bytes.Request_Control::2        32760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_count.Response_Data::1         8719                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_bytes.Response_Data::1       627768                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_count.Response_Control::1           25                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_count.Response_Control::2         4428                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_bytes.Response_Control::1          200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.msg_bytes.Response_Control::2        35424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers1.m_msg_count         4643                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers1.m_buf_msgs     0.001358                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers2.m_msg_count         4095                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers2.m_buf_msgs     0.001198                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers5.m_msg_count         4633                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers5.m_buf_msgs     0.001355                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers6.m_msg_count         4101                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers6.m_buf_msgs     0.001207                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers6.m_stall_time         7992                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers6.m_avg_stall_time     1.948793                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers7.m_msg_count         4428                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.port_buffers7.m_buf_msgs     0.001295                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_7.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.acc_link_utilization        22865                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.link_utilization     0.865240                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.total_msg_count         8738                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.total_msg_bytes       365840                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.total_data_msg_bytes       295936                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.total_bw_sat_cy        18496                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.avg_bandwidth         0.39                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.avg_useful_bandwidth         0.31                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.msg_count.Request_Control::2         4095                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.msg_bytes.Request_Control::2        32760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.msg_count.Response_Data::1         4624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.msg_bytes.Response_Data::1       332928                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.msg_count.Response_Control::1           19                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.msg_bytes.Response_Control::1          152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.acc_link_utilization        22961                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.link_utilization     0.868873                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.total_msg_count        13162                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.total_msg_bytes       367376                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.total_data_msg_bytes       262080                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.total_msg_wait_time         7992                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.total_bw_sat_cy        16380                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.avg_msg_wait_time     0.607203                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.avg_bandwidth         0.39                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.avg_useful_bandwidth         0.28                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_count.Control::0         4633                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_bytes.Control::0        37064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_count.Response_Data::1         4095                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_bytes.Response_Data::1       294840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_count.Response_Control::1            6                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_count.Response_Control::2         4428                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_bytes.Response_Control::1           48                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.msg_bytes.Response_Control::2        35424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_l1_link0.buffers1.m_msg_count         4563                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link0.buffers1.m_buf_msgs     0.001727                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link0.buffers2.m_msg_count         4050                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link0.buffers2.m_buf_msgs     0.001533                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link1.buffers1.m_msg_count         4596                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link1.buffers1.m_buf_msgs     0.001739                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link1.buffers2.m_msg_count         4128                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link1.buffers2.m_buf_msgs     0.001562                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link2.buffers1.m_msg_count         4600                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link2.buffers1.m_buf_msgs     0.001741                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link2.buffers2.m_msg_count         4133                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link2.buffers2.m_buf_msgs     0.001564                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link3.buffers1.m_msg_count         4603                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link3.buffers1.m_buf_msgs     0.001742                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link3.buffers2.m_msg_count         4133                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link3.buffers2.m_buf_msgs     0.001564                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link4.buffers1.m_msg_count         4604                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link4.buffers1.m_buf_msgs     0.001742                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link4.buffers2.m_msg_count         4135                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link4.buffers2.m_buf_msgs     0.001565                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link5.buffers1.m_msg_count         4668                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link5.buffers1.m_buf_msgs     0.001766                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link5.buffers2.m_msg_count         4116                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link5.buffers2.m_buf_msgs     0.001558                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link6.buffers1.m_msg_count         4605                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link6.buffers1.m_buf_msgs     0.001743                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link6.buffers2.m_msg_count         4109                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link6.buffers2.m_buf_msgs     0.001555                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link7.buffers1.m_msg_count         4643                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link7.buffers1.m_buf_msgs     0.001757                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link7.buffers2.m_msg_count         4095                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link7.buffers2.m_buf_msgs     0.001550                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.percent_links_utilized     1.226397                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_count.Control::0        34699                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_bytes.Control::0       277592                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_count.Request_Control::2        32771                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_bytes.Request_Control::2       262168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_count.Response_Data::1        10078                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_bytes.Response_Data::1       725616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_count.Response_Control::1          309                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_count.Response_Control::2        33639                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_bytes.Response_Control::1         2472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_bytes.Response_Control::2       269112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_count.Writeback_Data::0          257                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_bytes.Writeback_Data::0        18504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_count.Writeback_Control::0           21                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_bytes.Writeback_Control::0          168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers0.m_msg_count        33955                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers0.m_buf_msgs     0.009932                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers1.m_msg_count          596                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers1.m_buf_msgs     0.000174                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers11.m_msg_count         4563                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers11.m_buf_msgs     0.001335                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers12.m_msg_count         4050                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers12.m_buf_msgs     0.001185                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers2.m_msg_count        33327                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers2.m_buf_msgs     0.009748                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers2.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers2.m_avg_stall_time     0.009992                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers5.m_msg_count         1022                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers5.m_buf_msgs     0.000300                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers5.m_stall_time         1332                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers5.m_avg_stall_time     1.303327                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers6.m_msg_count         5228                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers6.m_buf_msgs     0.001530                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers6.m_stall_time         1332                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers6.m_avg_stall_time     0.254782                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers7.m_msg_count        29033                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers7.m_buf_msgs     0.008492                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.acc_link_utilization        37351                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.link_utilization     1.413409                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.total_msg_count        67878                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.total_msg_bytes       597616                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.total_data_msg_bytes        54592                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.total_msg_wait_time          333                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.total_bw_sat_cy         3412                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.avg_msg_wait_time     0.004906                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.avg_bandwidth         0.63                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.avg_useful_bandwidth         0.06                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_count.Control::0        33677                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_bytes.Control::0       269416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_count.Response_Data::1          596                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_bytes.Response_Data::1        42912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_count.Response_Control::2        33327                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_bytes.Response_Control::2       266616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_count.Writeback_Data::0          257                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_bytes.Writeback_Data::0        18504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_count.Writeback_Control::0           21                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_bytes.Writeback_Control::0          168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.acc_link_utilization 37397.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.link_utilization     1.415169                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.total_msg_count        35283                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.total_msg_bytes       598360                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.total_data_msg_bytes       316096                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.total_msg_wait_time         2664                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.total_bw_sat_cy        19758                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.avg_msg_wait_time     0.075504                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.avg_bandwidth         0.63                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.avg_useful_bandwidth         0.33                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_count.Control::0         1022                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_bytes.Control::0         8176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_count.Request_Control::2        28721                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_bytes.Request_Control::2       229768                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_count.Response_Data::1         4939                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_bytes.Response_Data::1       355608                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_count.Response_Control::1          289                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_count.Response_Control::2          312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_bytes.Response_Control::1         2312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_bytes.Response_Control::2         2496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.acc_link_utilization 22478.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.link_utilization     0.850615                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.total_msg_count         8613                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.total_msg_bytes       359656                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.total_data_msg_bytes       290752                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.total_bw_sat_cy        18172                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.avg_bandwidth         0.38                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.avg_useful_bandwidth         0.31                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.msg_count.Request_Control::2         4050                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.msg_bytes.Request_Control::2        32400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.msg_count.Response_Data::1         4543                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.msg_bytes.Response_Data::1       327096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.msg_count.Response_Control::1           20                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.msg_bytes.Response_Control::1          160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.percent_links_utilized     0.694015                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_count.Control::0         6127                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_bytes.Control::0        49016                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_count.Request_Control::2         4252                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_bytes.Request_Control::2        34016                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_count.Response_Data::1        10210                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_bytes.Response_Data::1       735120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_count.Response_Control::1          344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_count.Response_Control::2         5101                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_bytes.Response_Control::1         2752                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_bytes.Response_Control::2        40808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_count.Writeback_Data::0          256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_bytes.Writeback_Data::0        18432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_count.Writeback_Control::0           23                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_bytes.Writeback_Control::0          184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers0.m_msg_count         1333                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers0.m_buf_msgs     0.000390                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers1.m_msg_count          639                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers1.m_buf_msgs     0.000187                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers11.m_msg_count         4596                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers11.m_buf_msgs     0.001344                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers12.m_msg_count         4128                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers12.m_buf_msgs     0.001207                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers2.m_msg_count          728                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers2.m_buf_msgs     0.000213                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers5.m_msg_count         5073                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers5.m_buf_msgs     0.001485                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers5.m_stall_time         1665                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers5.m_avg_stall_time     0.328208                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers6.m_msg_count         5319                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers6.m_buf_msgs     0.001559                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers6.m_stall_time         3996                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers6.m_avg_stall_time     0.751269                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers7.m_msg_count         4497                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers7.m_buf_msgs     0.001315                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.acc_link_utilization         4930                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.link_utilization     0.186557                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.total_msg_count         2700                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.total_msg_bytes        78880                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.total_data_msg_bytes        57280                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.total_bw_sat_cy         3580                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.avg_bandwidth         0.08                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.avg_useful_bandwidth         0.06                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_count.Control::0         1054                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_bytes.Control::0         8432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_count.Response_Data::1          639                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_bytes.Response_Data::1        46008                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_count.Response_Control::2          728                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_bytes.Response_Control::2         5824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_count.Writeback_Data::0          256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_bytes.Writeback_Data::0        18432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_count.Writeback_Control::0           23                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_bytes.Writeback_Control::0          184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.acc_link_utilization 27444.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.link_utilization     1.038535                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.total_msg_count        14889                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.total_msg_bytes       439112                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.total_data_msg_bytes       320000                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.total_msg_wait_time         5661                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.total_bw_sat_cy        20001                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.avg_msg_wait_time     0.380214                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.avg_bandwidth         0.46                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.avg_useful_bandwidth         0.34                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_count.Control::0         5073                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_bytes.Control::0        40584                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_count.Request_Control::2          124                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_bytes.Request_Control::2          992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_count.Response_Data::1         5000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_bytes.Response_Data::1       360000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_count.Response_Control::1          319                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_count.Response_Control::2         4373                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_bytes.Response_Control::1         2552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_bytes.Response_Control::2        34984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.acc_link_utilization        22646                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.link_utilization     0.856953                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.total_msg_count         8724                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.total_msg_bytes       362336                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.total_data_msg_bytes       292544                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.total_bw_sat_cy        18284                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.avg_bandwidth         0.38                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.avg_useful_bandwidth         0.31                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.msg_count.Request_Control::2         4128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.msg_bytes.Request_Control::2        33024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.msg_count.Response_Data::1         4571                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.msg_bytes.Response_Data::1       329112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.msg_count.Response_Control::1           25                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.msg_bytes.Response_Control::1          200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.percent_links_utilized     0.696424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_count.Control::0         6142                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_bytes.Control::0        49136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_count.Request_Control::2         4228                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_bytes.Request_Control::2        33824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_count.Response_Data::1        10241                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_bytes.Response_Data::1       737352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_count.Response_Control::1          346                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_count.Response_Control::2         5078                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_bytes.Response_Control::1         2768                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_bytes.Response_Control::2        40624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_count.Writeback_Data::0          271                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_bytes.Writeback_Data::0        19512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_count.Writeback_Control::0           21                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_bytes.Writeback_Control::0          168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers0.m_msg_count         1346                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers0.m_buf_msgs     0.000394                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers1.m_msg_count          632                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers1.m_buf_msgs     0.000185                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers11.m_msg_count         4600                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers11.m_buf_msgs     0.001345                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers12.m_msg_count         4133                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers12.m_buf_msgs     0.001209                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers2.m_msg_count          706                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers2.m_buf_msgs     0.000206                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers5.m_msg_count         5088                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers5.m_buf_msgs     0.001490                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers5.m_stall_time         1998                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers5.m_avg_stall_time     0.392689                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers6.m_msg_count         5355                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers6.m_buf_msgs     0.001569                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers6.m_stall_time         2997                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers6.m_avg_stall_time     0.559664                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers7.m_msg_count         4467                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers7.m_buf_msgs     0.001307                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.acc_link_utilization         4954                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.link_utilization     0.187466                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.total_msg_count         2684                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.total_msg_bytes        79264                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.total_data_msg_bytes        57792                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.total_bw_sat_cy         3612                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.avg_bandwidth         0.08                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.avg_useful_bandwidth         0.06                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_count.Control::0         1054                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_bytes.Control::0         8432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_count.Response_Data::1          632                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_bytes.Response_Data::1        45504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_count.Response_Control::2          706                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_bytes.Response_Control::2         5648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_count.Writeback_Data::0          271                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_bytes.Writeback_Data::0        19512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_count.Writeback_Control::0           21                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_bytes.Writeback_Control::0          168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.acc_link_utilization        27587                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.link_utilization     1.043927                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.total_msg_count        14910                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.total_msg_bytes       441392                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.total_data_msg_bytes       322112                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.total_msg_wait_time         4995                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.total_bw_sat_cy        20132                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.avg_msg_wait_time     0.335010                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.avg_bandwidth         0.47                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.avg_useful_bandwidth         0.34                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_count.Control::0         5088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_bytes.Control::0        40704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_count.Request_Control::2           95                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_bytes.Request_Control::2          760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_count.Response_Data::1         5033                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_bytes.Response_Data::1       362376                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_count.Response_Control::1          322                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_count.Response_Control::2         4372                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_bytes.Response_Control::1         2576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_bytes.Response_Control::2        34976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.acc_link_utilization 22670.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.link_utilization     0.857880                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.total_msg_count         8733                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.total_msg_bytes       362728                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.total_data_msg_bytes       292864                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.total_bw_sat_cy        18304                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.avg_bandwidth         0.38                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.avg_useful_bandwidth         0.31                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.msg_count.Request_Control::2         4133                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.msg_bytes.Request_Control::2        33064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.msg_count.Response_Data::1         4576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.msg_bytes.Response_Data::1       329472                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.msg_count.Response_Control::1           24                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.msg_bytes.Response_Control::1          192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.percent_links_utilized     0.694898                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_count.Control::0         6111                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_bytes.Control::0        48888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_count.Request_Control::2         4193                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_bytes.Request_Control::2        33544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_count.Response_Data::1        10224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_bytes.Response_Data::1       736128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_count.Response_Control::1          336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_count.Response_Control::2         5047                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_bytes.Response_Control::1         2688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_bytes.Response_Control::2        40376                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_count.Writeback_Data::0          273                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_bytes.Writeback_Data::0        19656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_count.Writeback_Control::0           21                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_bytes.Writeback_Control::0          168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers0.m_msg_count         1318                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers0.m_buf_msgs     0.000386                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers1.m_msg_count          608                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers1.m_buf_msgs     0.000178                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers11.m_msg_count         4603                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers11.m_buf_msgs     0.001347                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers11.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers11.m_avg_stall_time     0.072344                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers12.m_msg_count         4133                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers12.m_buf_msgs     0.001209                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers2.m_msg_count          670                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers2.m_buf_msgs     0.000196                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers5.m_msg_count         5087                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers5.m_buf_msgs     0.001491                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers5.m_stall_time         3330                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers5.m_avg_stall_time     0.654610                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers6.m_msg_count         5349                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers6.m_buf_msgs     0.001567                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers6.m_stall_time         2997                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers6.m_avg_stall_time     0.560292                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers7.m_msg_count         4437                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers7.m_buf_msgs     0.001298                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.acc_link_utilization         4822                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.link_utilization     0.182471                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.total_msg_count         2596                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.total_msg_bytes        77152                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.total_data_msg_bytes        56384                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.total_bw_sat_cy         3524                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.avg_bandwidth         0.08                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.avg_useful_bandwidth         0.06                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_count.Control::0         1024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_bytes.Control::0         8192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_count.Response_Data::1          608                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_bytes.Response_Data::1        43776                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_count.Response_Control::2          670                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_bytes.Response_Control::2         5360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_count.Writeback_Data::0          273                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_bytes.Writeback_Data::0        19656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_count.Writeback_Control::0           21                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_bytes.Writeback_Control::0          168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.acc_link_utilization 27592.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.link_utilization     1.044135                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.total_msg_count        14873                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.total_msg_bytes       441480                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.total_data_msg_bytes       322496                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.total_msg_wait_time         6327                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.total_bw_sat_cy        20157                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.avg_msg_wait_time     0.425402                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.avg_bandwidth         0.47                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.avg_useful_bandwidth         0.34                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_count.Control::0         5087                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_bytes.Control::0        40696                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_count.Request_Control::2           60                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_bytes.Request_Control::2          480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_count.Response_Data::1         5039                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_bytes.Response_Data::1       362808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_count.Response_Control::1          310                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_count.Response_Control::2         4377                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_bytes.Response_Control::1         2480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_bytes.Response_Control::2        35016                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.acc_link_utilization        22676                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.link_utilization     0.858088                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.total_msg_count         8736                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.total_msg_bytes       362816                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.total_data_msg_bytes       292928                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.total_msg_wait_time          333                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.total_bw_sat_cy        18308                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.avg_msg_wait_time     0.038118                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.avg_bandwidth         0.38                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.avg_useful_bandwidth         0.31                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.msg_count.Request_Control::2         4133                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.msg_bytes.Request_Control::2        33064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.msg_count.Response_Data::1         4577                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.msg_bytes.Response_Data::1       329544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.msg_count.Response_Control::1           26                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.msg_bytes.Response_Control::1          208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.percent_links_utilized     0.702088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_count.Control::0         6226                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_bytes.Control::0        49808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_count.Request_Control::2         4207                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_bytes.Request_Control::2        33656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_count.Response_Data::1        10328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_bytes.Response_Data::1       743616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_count.Response_Control::1          349                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_count.Response_Control::2         5085                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_bytes.Response_Control::1         2792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_bytes.Response_Control::2        40680                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_count.Writeback_Data::0          275                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_bytes.Writeback_Data::0        19800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_count.Writeback_Control::0           27                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_bytes.Writeback_Control::0          216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers0.m_msg_count         1415                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers0.m_buf_msgs     0.000414                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers0.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers0.m_avg_stall_time     0.235336                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers1.m_msg_count          635                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers1.m_buf_msgs     0.000186                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers11.m_msg_count         4604                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers11.m_buf_msgs     0.001349                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers11.m_stall_time         2664                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers11.m_avg_stall_time     0.578627                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers12.m_msg_count         4135                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers12.m_buf_msgs     0.001209                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers2.m_msg_count          711                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers2.m_buf_msgs     0.000208                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers5.m_msg_count         5113                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers5.m_buf_msgs     0.001496                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers5.m_stall_time          999                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers5.m_avg_stall_time     0.195384                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers6.m_msg_count         5438                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers6.m_buf_msgs     0.001600                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers6.m_stall_time        10656                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers6.m_avg_stall_time     1.959544                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers7.m_msg_count         4446                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers7.m_buf_msgs     0.001300                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.acc_link_utilization  5020.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.link_utilization     0.189982                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.total_msg_count         2761                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.total_msg_bytes        80328                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.total_data_msg_bytes        58240                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.total_msg_wait_time          333                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.total_bw_sat_cy         3640                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.avg_msg_wait_time     0.120608                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.avg_bandwidth         0.09                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.avg_useful_bandwidth         0.06                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_count.Control::0         1113                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_bytes.Control::0         8904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_count.Response_Data::1          635                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_bytes.Response_Data::1        45720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_count.Response_Control::2          711                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_bytes.Response_Control::2         5688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_count.Writeback_Data::0          275                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_bytes.Writeback_Data::0        19800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_count.Writeback_Control::0           27                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_bytes.Writeback_Control::0          216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.acc_link_utilization 27950.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.link_utilization     1.057682                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.total_msg_count        14997                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.total_msg_bytes       447208                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.total_data_msg_bytes       327232                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.total_msg_wait_time        11655                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.total_bw_sat_cy        20455                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.avg_msg_wait_time     0.777155                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.avg_bandwidth         0.47                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.avg_useful_bandwidth         0.35                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_count.Control::0         5113                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_bytes.Control::0        40904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_count.Request_Control::2           72                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_bytes.Request_Control::2          576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_count.Response_Data::1         5113                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_bytes.Response_Data::1       368136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_count.Response_Control::1          325                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_count.Response_Control::2         4374                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_bytes.Response_Control::1         2600                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_bytes.Response_Control::2        34992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.acc_link_utilization 22689.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.link_utilization     0.858599                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.total_msg_count         8739                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.total_msg_bytes       363032                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.total_data_msg_bytes       293120                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.total_msg_wait_time         2664                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.total_bw_sat_cy        18321                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.avg_msg_wait_time     0.304840                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.avg_bandwidth         0.38                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.avg_useful_bandwidth         0.31                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.msg_count.Request_Control::2         4135                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.msg_bytes.Request_Control::2        33080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.msg_count.Response_Data::1         4580                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.msg_bytes.Response_Data::1       329760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.msg_count.Response_Control::1           24                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.msg_bytes.Response_Control::1          192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.percent_links_utilized     0.706295                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_count.Control::0         6308                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_bytes.Control::0        50464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_count.Request_Control::2         4206                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_bytes.Request_Control::2        33648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_count.Response_Data::1        10383                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_bytes.Response_Data::1       747576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_count.Response_Control::1          355                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_count.Response_Control::2         5128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_bytes.Response_Control::1         2840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_bytes.Response_Control::2        41024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_count.Writeback_Data::0          280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_bytes.Writeback_Data::0        20160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_count.Writeback_Control::0           24                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_bytes.Writeback_Control::0          192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers0.m_msg_count         1437                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers0.m_buf_msgs     0.000420                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers1.m_msg_count          655                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers1.m_buf_msgs     0.000192                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers11.m_msg_count         4668                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers11.m_buf_msgs     0.001366                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers11.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers11.m_avg_stall_time     0.071337                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers12.m_msg_count         4116                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers12.m_buf_msgs     0.001204                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers2.m_msg_count          726                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers2.m_buf_msgs     0.000212                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers5.m_msg_count         5175                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers5.m_buf_msgs     0.001519                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers5.m_stall_time         6327                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers5.m_avg_stall_time     1.222609                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers6.m_msg_count         5415                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers6.m_buf_msgs     0.001586                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers6.m_stall_time         2664                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers6.m_avg_stall_time     0.491967                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers7.m_msg_count         4492                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers7.m_buf_msgs     0.001314                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.acc_link_utilization         5149                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.link_utilization     0.194845                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.total_msg_count         2818                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.total_msg_bytes        82384                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.total_data_msg_bytes        59840                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.total_bw_sat_cy         3740                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.avg_bandwidth         0.09                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.avg_useful_bandwidth         0.06                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_count.Control::0         1133                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_bytes.Control::0         9064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_count.Response_Data::1          655                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_bytes.Response_Data::1        47160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_count.Response_Control::2          726                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_bytes.Response_Control::2         5808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_count.Writeback_Data::0          280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_bytes.Writeback_Data::0        20160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_count.Writeback_Control::0           24                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_bytes.Writeback_Control::0          192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.acc_link_utilization        27893                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.link_utilization     1.055506                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.total_msg_count        15082                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.total_msg_bytes       446288                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.total_data_msg_bytes       325632                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.total_msg_wait_time         8991                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.total_bw_sat_cy        20352                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.avg_msg_wait_time     0.596141                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.avg_bandwidth         0.47                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.avg_useful_bandwidth         0.34                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_count.Control::0         5175                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_bytes.Control::0        41400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_count.Request_Control::2           90                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_bytes.Request_Control::2          720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_count.Response_Data::1         5088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_bytes.Response_Data::1       366336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_count.Response_Control::1          327                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_count.Response_Control::2         4402                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_bytes.Response_Control::1         2616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_bytes.Response_Control::2        35216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.acc_link_utilization        22952                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.link_utilization     0.868533                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.total_msg_count         8784                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.total_msg_bytes       367232                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.total_data_msg_bytes       296960                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.total_msg_wait_time          333                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.total_bw_sat_cy        18560                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.avg_msg_wait_time     0.037910                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.avg_bandwidth         0.39                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.avg_useful_bandwidth         0.31                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.msg_count.Request_Control::2         4116                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.msg_bytes.Request_Control::2        32928                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.msg_count.Response_Data::1         4640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.msg_bytes.Response_Data::1       334080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.msg_count.Response_Control::1           28                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.msg_bytes.Response_Control::1          224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.percent_links_utilized     0.703425                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_count.Control::0         6267                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_bytes.Control::0        50136                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_count.Request_Control::2         4183                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_bytes.Request_Control::2        33464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_count.Response_Data::1        10353                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_bytes.Response_Data::1       745416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_count.Response_Control::1          340                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_count.Response_Control::2         5064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_bytes.Response_Control::1         2720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_bytes.Response_Control::2        40512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_count.Writeback_Data::0          276                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_bytes.Writeback_Data::0        19872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_count.Writeback_Control::0           18                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_bytes.Writeback_Control::0          144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers0.m_msg_count         1447                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers0.m_buf_msgs     0.000423                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers1.m_msg_count          646                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers1.m_buf_msgs     0.000189                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers11.m_msg_count         4605                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers11.m_buf_msgs     0.001353                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers11.m_stall_time         6660                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers11.m_avg_stall_time     1.446254                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers12.m_msg_count         4109                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers12.m_buf_msgs     0.001202                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers2.m_msg_count          692                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers2.m_buf_msgs     0.000202                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers5.m_msg_count         5114                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers5.m_buf_msgs     0.001501                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers5.m_stall_time         6327                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers5.m_avg_stall_time     1.237192                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers6.m_msg_count         5442                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers6.m_buf_msgs     0.001596                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers6.m_stall_time         4329                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers6.m_avg_stall_time     0.795480                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers7.m_msg_count         4446                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers7.m_buf_msgs     0.001300                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.acc_link_utilization  5080.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.link_utilization     0.192253                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.total_msg_count         2785                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.total_msg_bytes        81288                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.total_data_msg_bytes        59008                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.total_bw_sat_cy         3688                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.avg_bandwidth         0.09                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.avg_useful_bandwidth         0.06                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_count.Control::0         1153                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_bytes.Control::0         9224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_count.Response_Data::1          646                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_bytes.Response_Data::1        46512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_count.Response_Control::2          692                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_bytes.Response_Control::2         5536                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_count.Writeback_Data::0          276                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_bytes.Writeback_Data::0        19872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_count.Writeback_Control::0           18                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_bytes.Writeback_Control::0          144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.acc_link_utilization        28021                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.link_utilization     1.060350                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.total_msg_count        15002                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.total_msg_bytes       448336                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.total_data_msg_bytes       328320                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.total_msg_wait_time        10656                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.total_bw_sat_cy        20523                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.avg_msg_wait_time     0.710305                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.avg_bandwidth         0.47                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.avg_useful_bandwidth         0.35                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_count.Control::0         5114                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_bytes.Control::0        40912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_count.Request_Control::2           74                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_bytes.Request_Control::2          592                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_count.Response_Data::1         5130                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_bytes.Response_Data::1       369360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_count.Response_Control::1          312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_count.Response_Control::2         4372                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_bytes.Response_Control::1         2496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_bytes.Response_Control::2        34976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.acc_link_utilization        22665                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.link_utilization     0.857672                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.total_msg_count         8714                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.total_msg_bytes       362640                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.total_data_msg_bytes       292928                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.total_msg_wait_time         6660                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.total_bw_sat_cy        18310                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.avg_msg_wait_time     0.764287                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.avg_bandwidth         0.38                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.avg_useful_bandwidth         0.31                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.msg_count.Request_Control::2         4109                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.msg_bytes.Request_Control::2        32872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.msg_count.Response_Data::1         4577                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.msg_bytes.Response_Data::1       329544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.msg_count.Response_Control::1           28                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.msg_bytes.Response_Control::1          224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.percent_links_utilized     0.696077                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_count.Control::0         6162                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_bytes.Control::0        49296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_count.Request_Control::2         4156                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_bytes.Request_Control::2        33248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_count.Response_Data::1        10263                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_bytes.Response_Data::1       738936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_count.Response_Control::1          306                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_count.Response_Control::2         5050                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_bytes.Response_Control::1         2448                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_bytes.Response_Control::2        40400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_count.Writeback_Data::0          256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_bytes.Writeback_Data::0        18432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_count.Writeback_Control::0           23                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_bytes.Writeback_Control::0          184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers0.m_msg_count         1313                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers0.m_buf_msgs     0.000384                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers1.m_msg_count          607                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers1.m_buf_msgs     0.000178                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers11.m_msg_count         4643                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers11.m_buf_msgs     0.001358                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers12.m_msg_count         4095                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers12.m_buf_msgs     0.001198                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers2.m_msg_count          663                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers2.m_buf_msgs     0.000194                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers5.m_msg_count         5128                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers5.m_buf_msgs     0.001501                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers5.m_stall_time         1665                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers5.m_avg_stall_time     0.324688                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers6.m_msg_count         5319                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers6.m_buf_msgs     0.001561                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers6.m_stall_time         5661                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers6.m_avg_stall_time     1.064298                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers7.m_msg_count         4448                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers7.m_buf_msgs     0.001301                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.acc_link_utilization  4743.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.link_utilization     0.179500                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.total_msg_count         2583                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.total_msg_bytes        75896                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.total_data_msg_bytes        55232                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.total_bw_sat_cy         3452                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.avg_bandwidth         0.08                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.avg_useful_bandwidth         0.06                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_count.Control::0         1034                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_bytes.Control::0         8272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_count.Response_Data::1          607                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_bytes.Response_Data::1        43704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_count.Response_Control::2          663                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_bytes.Response_Control::2         5304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_count.Writeback_Data::0          256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_bytes.Writeback_Data::0        18432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_count.Writeback_Control::0           23                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_bytes.Writeback_Control::0          184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.acc_link_utilization 27575.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.link_utilization     1.043492                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.total_msg_count        14895                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.total_msg_bytes       441208                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.total_data_msg_bytes       322048                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.total_msg_wait_time         7326                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.total_bw_sat_cy        20131                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.avg_msg_wait_time     0.491843                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.avg_bandwidth         0.47                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.avg_useful_bandwidth         0.34                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_count.Control::0         5128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_bytes.Control::0        41024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_count.Request_Control::2           61                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_bytes.Request_Control::2          488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_count.Response_Data::1         5032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_bytes.Response_Data::1       362304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_count.Response_Control::1          287                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_count.Response_Control::2         4387                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_bytes.Response_Control::1         2296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_bytes.Response_Control::2        35096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.acc_link_utilization        22865                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.link_utilization     0.865240                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.total_msg_count         8738                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.total_msg_bytes       365840                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.total_data_msg_bytes       295936                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.total_bw_sat_cy        18496                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.avg_bandwidth         0.39                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.avg_useful_bandwidth         0.31                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.msg_count.Request_Control::2         4095                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.msg_bytes.Request_Control::2        32760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.msg_count.Response_Data::1         4624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.msg_bytes.Response_Data::1       332928                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.msg_count.Response_Control::1           19                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.msg_bytes.Response_Control::1          152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers0.m_msg_count          570                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers0.m_buf_msgs     0.002157                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers1.m_msg_count         4503                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers1.m_buf_msgs     0.017040                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers2.m_msg_count        29033                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers2.m_buf_msgs     0.109865                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link1.buffers0.m_msg_count         4623                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link1.buffers0.m_buf_msgs     0.017494                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link1.buffers1.m_msg_count         4610                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link1.buffers1.m_buf_msgs     0.017445                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link1.buffers2.m_msg_count         4497                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link1.buffers2.m_buf_msgs     0.017017                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link2.buffers0.m_msg_count         4624                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link2.buffers0.m_buf_msgs     0.017498                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link2.buffers1.m_msg_count         4624                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link2.buffers1.m_buf_msgs     0.017498                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link2.buffers2.m_msg_count         4467                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link2.buffers2.m_buf_msgs     0.016904                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link3.buffers0.m_msg_count         4626                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link3.buffers0.m_buf_msgs     0.017505                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link3.buffers1.m_msg_count         4604                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link3.buffers1.m_buf_msgs     0.017422                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link3.buffers2.m_msg_count         4437                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link3.buffers2.m_buf_msgs     0.016790                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link4.buffers0.m_msg_count         4641                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link4.buffers0.m_buf_msgs     0.017562                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link4.buffers1.m_msg_count         4684                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link4.buffers1.m_buf_msgs     0.017725                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link4.buffers2.m_msg_count         4446                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link4.buffers2.m_buf_msgs     0.016824                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link5.buffers0.m_msg_count         4695                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link5.buffers0.m_buf_msgs     0.017766                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link5.buffers1.m_msg_count         4655                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link5.buffers1.m_buf_msgs     0.017615                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link5.buffers2.m_msg_count         4492                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link5.buffers2.m_buf_msgs     0.016998                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link6.buffers0.m_msg_count         4628                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link6.buffers0.m_buf_msgs     0.017513                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link6.buffers1.m_msg_count         4678                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link6.buffers1.m_buf_msgs     0.017702                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link6.buffers2.m_msg_count         4446                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link6.buffers2.m_buf_msgs     0.016824                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link7.buffers0.m_msg_count         4668                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link7.buffers0.m_buf_msgs     0.017664                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link7.buffers1.m_msg_count         4593                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link7.buffers1.m_buf_msgs     0.017380                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link7.buffers2.m_msg_count         4448                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link7.buffers2.m_buf_msgs     0.016832                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.xbar.percent_links_utilized     1.017552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_count.Control::0        41262                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_bytes.Control::0       330096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_count.Request_Control::2        29307                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_bytes.Request_Control::2       234456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_count.Response_Data::1        45704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_bytes.Response_Data::1      3290688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_count.Response_Control::1         2533                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_count.Response_Control::2        33888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_bytes.Response_Control::1        20264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_bytes.Response_Control::2       271104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_count.Writeback_Data::0         2144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_bytes.Writeback_Data::0       154368                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_count.Writeback_Control::0          178                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_bytes.Writeback_Control::0         1424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers1.m_msg_count         6798                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers1.m_buf_msgs     0.002006                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers1.m_stall_time        20313                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers1.m_avg_stall_time     2.988085                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers10.m_msg_count        29882                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers10.m_buf_msgs     0.009047                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers10.m_stall_time       348984                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers10.m_avg_stall_time    11.678736                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers11.m_msg_count         5094                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers11.m_buf_msgs     0.001503                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers11.m_stall_time        14319                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers11.m_avg_stall_time     2.810954                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers12.m_msg_count        29315                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers12.m_buf_msgs     0.008575                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers12.m_stall_time          666                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers12.m_avg_stall_time     0.022719                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers15.m_msg_count         1274                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers15.m_buf_msgs     0.000677                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers15.m_stall_time       346320                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers15.m_avg_stall_time   271.836735                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers16.m_msg_count         5178                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers16.m_buf_msgs     0.001541                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers16.m_stall_time        30636                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers16.m_avg_stall_time     5.916570                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers17.m_msg_count         4809                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers17.m_buf_msgs     0.001407                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers2.m_msg_count          447                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers2.m_buf_msgs     0.000131                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers20.m_msg_count         1287                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers20.m_buf_msgs     0.000697                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers20.m_stall_time       364968                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers20.m_avg_stall_time   283.580420                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers21.m_msg_count         5175                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers21.m_buf_msgs     0.001528                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers21.m_stall_time        15984                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers21.m_avg_stall_time     3.088696                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers22.m_msg_count         4791                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers22.m_buf_msgs     0.001401                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers25.m_msg_count         1261                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers25.m_buf_msgs     0.000690                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers25.m_stall_time       365301                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers25.m_avg_stall_time   289.691515                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers26.m_msg_count         5155                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers26.m_buf_msgs     0.001527                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers26.m_stall_time        21312                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers26.m_avg_stall_time     4.134239                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers27.m_msg_count         4760                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers27.m_buf_msgs     0.001392                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers30.m_msg_count         1351                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers30.m_buf_msgs     0.000720                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers30.m_stall_time       369630                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers30.m_avg_stall_time   273.597335                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers31.m_msg_count         5178                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers31.m_buf_msgs     0.001531                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers31.m_stall_time        18315                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers31.m_avg_stall_time     3.537080                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers32.m_msg_count         4799                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers32.m_buf_msgs     0.001404                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers35.m_msg_count         1364                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers35.m_buf_msgs     0.000733                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers35.m_stall_time       380286                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers35.m_avg_stall_time   278.802053                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers36.m_msg_count         5252                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers36.m_buf_msgs     0.001553                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers36.m_stall_time        19647                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers36.m_avg_stall_time     3.740861                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers37.m_msg_count         4795                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers37.m_buf_msgs     0.001402                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers40.m_msg_count         1377                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers40.m_buf_msgs     0.000730                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers40.m_stall_time       372960                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers40.m_avg_stall_time   270.849673                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers41.m_msg_count         5193                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers41.m_buf_msgs     0.001546                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers41.m_stall_time        30969                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers41.m_avg_stall_time     5.963605                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers42.m_msg_count         4762                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers42.m_buf_msgs     0.001393                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers45.m_msg_count         1247                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers45.m_buf_msgs     0.000667                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers45.m_stall_time       344322                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers45.m_avg_stall_time   276.120289                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers46.m_msg_count         5214                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers46.m_buf_msgs     0.001572                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers46.m_stall_time        53280                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers46.m_avg_stall_time    10.218642                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers47.m_msg_count         4717                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers47.m_buf_msgs     0.001380                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers5.m_msg_count         4541                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers5.m_buf_msgs     0.001328                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.acc_link_utilization 21414.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.link_utilization     0.810352                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.total_msg_count         7245                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.total_msg_bytes       342632                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.total_data_msg_bytes       284672                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.total_msg_wait_time        20313                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.total_bw_sat_cy        17796                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.avg_msg_wait_time     2.803727                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.avg_bandwidth         0.36                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.avg_useful_bandwidth         0.30                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.msg_count.Request_Control::2          447                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.msg_bytes.Request_Control::2         3576                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.msg_count.Response_Data::1         4448                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.msg_bytes.Response_Data::1       320256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.msg_count.Response_Control::1         2350                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.msg_bytes.Response_Control::1        18800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.acc_link_utilization  2270.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.link_utilization     0.085919                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.total_msg_count         4541                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.total_msg_bytes        36328                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.msg_count.Control::0         4541                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.msg_bytes.Control::0        36328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.acc_link_utilization 53469.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.link_utilization     2.023353                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.total_msg_count        64291                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.total_msg_bytes       855512                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.total_data_msg_bytes       341184                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.total_msg_wait_time       363969                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.total_bw_sat_cy        21329                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.avg_msg_wait_time     5.661275                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.avg_bandwidth         0.91                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.avg_useful_bandwidth         0.36                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_count.Control::0        29604                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_bytes.Control::0       236832                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_count.Request_Control::2           39                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_bytes.Request_Control::2          312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_count.Response_Data::1         5074                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_bytes.Response_Data::1       365328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_count.Response_Control::1           20                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_count.Response_Control::2        29276                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_bytes.Response_Control::1          160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_bytes.Response_Control::2       234208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_count.Writeback_Data::0          257                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_bytes.Writeback_Data::0        18504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_count.Writeback_Control::0           21                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_bytes.Writeback_Control::0          168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.acc_link_utilization 27274.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.link_utilization     1.032101                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.total_msg_count        11261                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.total_msg_bytes       436392                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.total_data_msg_bytes       346304                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.total_msg_wait_time       376956                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.total_bw_sat_cy        21650                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.avg_msg_wait_time    33.474469                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.avg_bandwidth         0.46                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.avg_useful_bandwidth         0.37                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_count.Control::0          995                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_bytes.Control::0         7960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_count.Request_Control::2         4122                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_bytes.Request_Control::2        32976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_count.Response_Data::1         5155                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_bytes.Response_Data::1       371160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_count.Response_Control::1           23                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_count.Response_Control::2          687                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_bytes.Response_Control::1          184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_bytes.Response_Control::2         5496                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_count.Writeback_Data::0          256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_bytes.Writeback_Data::0        18432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_count.Writeback_Control::0           23                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_bytes.Writeback_Control::0          184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.acc_link_utilization 27326.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.link_utilization     1.034069                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.total_msg_count        11253                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.total_msg_bytes       437224                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.total_data_msg_bytes       347200                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.total_msg_wait_time       380952                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.total_bw_sat_cy        21702                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.avg_msg_wait_time    33.853372                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.avg_bandwidth         0.46                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.avg_useful_bandwidth         0.37                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_count.Control::0          995                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_bytes.Control::0         7960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_count.Request_Control::2         4126                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_bytes.Request_Control::2        33008                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_count.Response_Data::1         5154                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_bytes.Response_Data::1       371088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_count.Response_Control::1           21                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_count.Response_Control::2          665                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_bytes.Response_Control::1          168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_bytes.Response_Control::2         5320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_count.Writeback_Data::0          271                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_bytes.Writeback_Data::0        19512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_count.Writeback_Control::0           21                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_bytes.Writeback_Control::0          168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.acc_link_utilization        27200                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.link_utilization     1.029282                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.total_msg_count        11176                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.total_msg_bytes       435200                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.total_data_msg_bytes       345792                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.total_msg_wait_time       386613                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.total_bw_sat_cy        21616                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.avg_msg_wait_time    34.593146                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.avg_bandwidth         0.46                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.avg_useful_bandwidth         0.37                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_count.Control::0          967                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_bytes.Control::0         7736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_count.Request_Control::2         4128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_bytes.Request_Control::2        33024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_count.Response_Data::1         5130                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_bytes.Response_Data::1       369360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_count.Response_Control::1           25                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_count.Response_Control::2          632                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_bytes.Response_Control::1          200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_bytes.Response_Control::2         5056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_count.Writeback_Data::0          273                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_bytes.Writeback_Data::0        19656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_count.Writeback_Control::0           21                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_bytes.Writeback_Control::0          168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.acc_link_utilization        27388                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.link_utilization     1.036396                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.total_msg_count        11328                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.total_msg_bytes       438208                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.total_data_msg_bytes       347584                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.total_msg_wait_time       387945                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.total_bw_sat_cy        21730                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.avg_msg_wait_time    34.246557                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.avg_bandwidth         0.46                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.avg_useful_bandwidth         0.37                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_count.Control::0         1049                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_bytes.Control::0         8392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_count.Request_Control::2         4129                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_bytes.Request_Control::2        33032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_count.Response_Data::1         5156                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_bytes.Response_Data::1       371232                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_count.Response_Control::1           22                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_count.Response_Control::2          670                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_bytes.Response_Control::1          176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_bytes.Response_Control::2         5360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_count.Writeback_Data::0          275                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_bytes.Writeback_Data::0        19800                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_count.Writeback_Control::0           27                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_bytes.Writeback_Control::0          216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.acc_link_utilization 27729.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.link_utilization     1.049319                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.total_msg_count        11411                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.total_msg_bytes       443672                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.total_data_msg_bytes       352384                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.total_msg_wait_time       399933                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.total_bw_sat_cy        22034                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.avg_msg_wait_time    35.048024                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.avg_bandwidth         0.47                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.avg_useful_bandwidth         0.37                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_count.Control::0         1060                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_bytes.Control::0         8480                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_count.Request_Control::2         4113                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_bytes.Request_Control::2        32904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_count.Response_Data::1         5226                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_bytes.Response_Data::1       376272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_count.Response_Control::1           26                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_count.Response_Control::2          682                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_bytes.Response_Control::1          208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_bytes.Response_Control::2         5456                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_count.Writeback_Data::0          280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_bytes.Writeback_Data::0        20160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_count.Writeback_Control::0           24                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_bytes.Writeback_Control::0          192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.acc_link_utilization        27434                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.link_utilization     1.038137                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.total_msg_count        11332                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.total_msg_bytes       438944                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.total_data_msg_bytes       348288                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.total_msg_wait_time       403929                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.total_bw_sat_cy        21775                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.avg_msg_wait_time    35.644988                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.avg_bandwidth         0.46                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.avg_useful_bandwidth         0.37                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_count.Control::0         1083                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_bytes.Control::0         8664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_count.Request_Control::2         4108                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_bytes.Request_Control::2        32864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_count.Response_Data::1         5166                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_bytes.Response_Data::1       371952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_count.Response_Control::1           27                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_count.Response_Control::2          654                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_bytes.Response_Control::1          216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_bytes.Response_Control::2         5232                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_count.Writeback_Data::0          276                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_bytes.Writeback_Data::0        19872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_count.Writeback_Control::0           18                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_bytes.Writeback_Control::0          144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.acc_link_utilization        27393                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.link_utilization     1.036586                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.total_msg_count        11178                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.total_msg_bytes       438288                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.total_data_msg_bytes       348864                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.total_msg_wait_time       397602                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.total_bw_sat_cy        21810                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.avg_msg_wait_time    35.570048                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.avg_bandwidth         0.46                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.avg_useful_bandwidth         0.37                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_count.Control::0          968                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_bytes.Control::0         7744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_count.Request_Control::2         4095                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_bytes.Request_Control::2        32760                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_count.Response_Data::1         5195                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_bytes.Response_Data::1       374040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_count.Response_Control::1           19                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_count.Response_Control::2          622                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_bytes.Response_Control::1          152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_bytes.Response_Control::2         4976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_count.Writeback_Data::0          256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_bytes.Writeback_Data::0        18432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_count.Writeback_Control::0           23                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_bytes.Writeback_Control::0          184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers0.m_msg_count        29157                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers0.m_buf_msgs     0.110334                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers1.m_msg_count         4642                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers1.m_buf_msgs     0.017566                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers2.m_msg_count        28987                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers2.m_buf_msgs     0.109690                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link1.buffers0.m_msg_count          565                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link1.buffers0.m_buf_msgs     0.002138                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link1.buffers1.m_msg_count         4728                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link1.buffers1.m_buf_msgs     0.017891                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link1.buffers2.m_msg_count         4488                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link1.buffers2.m_buf_msgs     0.016983                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link2.buffers0.m_msg_count          556                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link2.buffers0.m_buf_msgs     0.002104                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link2.buffers1.m_msg_count         4711                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link2.buffers1.m_buf_msgs     0.017827                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link2.buffers2.m_msg_count         4465                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link2.buffers2.m_buf_msgs     0.016896                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link3.buffers0.m_msg_count          516                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link3.buffers0.m_buf_msgs     0.001953                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link3.buffers1.m_msg_count         4694                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link3.buffers1.m_buf_msgs     0.017763                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link3.buffers2.m_msg_count         4428                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link3.buffers2.m_buf_msgs     0.016756                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link4.buffers0.m_msg_count          597                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link4.buffers0.m_buf_msgs     0.002259                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link4.buffers1.m_msg_count         4706                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link4.buffers1.m_buf_msgs     0.017808                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link4.buffers2.m_msg_count         4471                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link4.buffers2.m_buf_msgs     0.016919                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link5.buffers0.m_msg_count          604                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link5.buffers0.m_buf_msgs     0.002286                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link5.buffers1.m_msg_count         4772                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link5.buffers1.m_buf_msgs     0.018058                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link5.buffers2.m_msg_count         4465                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link5.buffers2.m_buf_msgs     0.016896                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link6.buffers0.m_msg_count          613                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link6.buffers0.m_buf_msgs     0.002320                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link6.buffers1.m_msg_count         4707                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link6.buffers1.m_buf_msgs     0.017812                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link6.buffers2.m_msg_count         4435                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link6.buffers2.m_buf_msgs     0.016783                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link7.buffers0.m_msg_count          521                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link7.buffers0.m_buf_msgs     0.001972                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link7.buffers1.m_msg_count         4754                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link7.buffers1.m_buf_msgs     0.017990                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link7.buffers2.m_msg_count         4394                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link7.buffers2.m_buf_msgs     0.016627                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.ruby_system.directory_controllers::samples       816.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000017492                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.000000758396                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState           1855                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState             0                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                    816                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs                     0                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts                  816                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts                   0                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ                 0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts                0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  1.03                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                  0.00                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                    0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry                    0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6              816                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0                603                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1                183                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2                 26                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3                  3                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4                  1                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::32                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::33                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::34                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::35                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::36                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::37                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::38                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::39                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::40                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::41                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::42                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::43                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::44                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::45                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::46                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::47                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::48                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::49                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::50                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::51                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::52                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::53                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::54                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::55                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::56                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::57                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::58                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::59                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::60                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::61                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::62                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::63                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::64                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::65                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::66                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::67                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::68                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::69                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::70                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::71                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::72                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::73                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::74                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::75                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::76                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::77                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::78                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::79                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::80                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::81                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::82                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::83                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::84                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::85                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::86                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::87                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::88                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::89                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::90                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::91                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::92                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::93                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::94                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::95                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::96                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::97                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::98                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::99                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::100                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::101                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::102                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::103                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::104                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::105                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::106                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::107                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::108                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::109                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::110                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::111                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::112                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::113                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::114                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::115                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::116                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::117                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::118                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::119                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::120                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::121                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::122                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::123                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::124                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::125                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::126                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::127                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.bytesReadWrQ                  0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys              52224                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys               0                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         59346007.94697865                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys           0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap                875740050                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap               1073210.85                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.ruby_system.directory_controllers        52224                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.ruby_system.directory_controllers 59346007.946978650987                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.ruby_system.directory_controllers          816                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.ruby_system.directory_controllers     21096086                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.ruby_system.directory_controllers     25853.05                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.ruby_system.directory_controllers        52224                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total        52224                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.ruby_system.directory_controllers          816                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total          816                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.ruby_system.directory_controllers     59346008                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total     59346008                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.ruby_system.directory_controllers     59346008                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total     59346008                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts             816                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts              0                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0           39                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1           54                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2          147                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3          117                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4           28                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5           10                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6           52                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7            2                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8           27                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9            2                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10           29                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11            2                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12            9                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13           80                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14           50                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15            9                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::16           58                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::17           48                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::18            2                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::19            1                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::20            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::21            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::22            1                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::23            5                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::24            1                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::25            3                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::26            4                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::27            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::28            5                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::29           23                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::30            2                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::31            6                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat            6822614                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat          2718912                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat      21096086                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat            8361.05                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      25853.05                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits            685                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits             0                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        83.95                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate          nan                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples          139                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   383.079137                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean   229.254429                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   366.113728                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127           35     25.18%     25.18% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255           39     28.06%     53.24% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383           11      7.91%     61.15% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511            7      5.04%     66.19% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639           12      8.63%     74.82% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767            6      4.32%     79.14% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895            1      0.72%     79.86% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023            2      1.44%     81.29% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151           26     18.71%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total          139                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.dramBytesRead        52224                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.dramBytesWritten            0                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW          59.346008                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW                  0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil               0.31                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead           0.31                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          0.00                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          83.95                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy 151259.472000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy 267031.144800                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy 1829515.900800                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 76371677.104800                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy 45228861.216000                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy 256400742.662400                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy 380249087.500800                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   432.105265                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE    783834442                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF     39550000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT     57818372                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy 67053.168000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy 118374.631200                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy 455321.798400                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 76371677.104800                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy 39877724.527200                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy 260094928.396800                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy 376985079.626400                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   428.396131                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE    795224111                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF     39550000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT     46428703                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.numCycles          108723                       # Number of cpu cycles simulated (Cycle)
board.processor.cores0.core.cpi              2.715292                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores0.core.ipc              0.368285                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores0.core.instsAdded         103531                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores0.core.nonSpecInstsAdded         1333                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores0.core.instsIssued         95498                       # Number of instructions issued (Count)
board.processor.cores0.core.squashedInstsIssued          181                       # Number of squashed instructions issued (Count)
board.processor.cores0.core.squashedInstsExamined        31661                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores0.core.squashedOperandsExamined        38805                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores0.core.squashedNonSpecRemoved          543                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores0.core.numIssuedDist::samples        80593                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::mean     1.184942                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::stdev     1.956871                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::0        52691     65.38%     65.38% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::1         5077      6.30%     71.68% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::2         4789      5.94%     77.62% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::3         5229      6.49%     84.11% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::4         5605      6.95%     91.06% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::5         3222      4.00%     95.06% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::6         1870      2.32%     97.38% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::7         1474      1.83%     99.21% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::8          636      0.79%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::total        80593                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntAlu          512     17.65%     17.65% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntMult            0      0.00%     17.65% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntDiv            0      0.00%     17.65% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatAdd            0      0.00%     17.65% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatCmp            0      0.00%     17.65% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatCvt            0      0.00%     17.65% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMult            0      0.00%     17.65% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMultAcc            0      0.00%     17.65% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatDiv            0      0.00%     17.65% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMisc            0      0.00%     17.65% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatSqrt            0      0.00%     17.65% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAdd            0      0.00%     17.65% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAddAcc            0      0.00%     17.65% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAlu            0      0.00%     17.65% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdCmp            0      0.00%     17.65% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdCvt            0      0.00%     17.65% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMisc            0      0.00%     17.65% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMult            0      0.00%     17.65% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMultAcc            0      0.00%     17.65% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMatMultAcc            0      0.00%     17.65% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShift            0      0.00%     17.65% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShiftAcc            0      0.00%     17.65% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdDiv            0      0.00%     17.65% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSqrt            0      0.00%     17.65% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatAdd            0      0.00%     17.65% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatAlu            0      0.00%     17.65% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatCmp            0      0.00%     17.65% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatCvt            0      0.00%     17.65% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatDiv            0      0.00%     17.65% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMisc            0      0.00%     17.65% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMult            0      0.00%     17.65% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMultAcc            0      0.00%     17.65% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     17.65% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatSqrt            0      0.00%     17.65% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceAdd            0      0.00%     17.65% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceAlu            0      0.00%     17.65% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceCmp            0      0.00%     17.65% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     17.65% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     17.65% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAes            0      0.00%     17.65% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAesMix            0      0.00%     17.65% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha1Hash            0      0.00%     17.65% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha1Hash2            0      0.00%     17.65% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha256Hash            0      0.00%     17.65% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha256Hash2            0      0.00%     17.65% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShaSigma2            0      0.00%     17.65% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShaSigma3            0      0.00%     17.65% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdPredAlu            0      0.00%     17.65% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::Matrix            0      0.00%     17.65% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MatrixMov            0      0.00%     17.65% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MatrixOP            0      0.00%     17.65% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MemRead         1220     42.05%     59.70% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MemWrite          849     29.27%     88.97% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMemRead          210      7.24%     96.21% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMemWrite          110      3.79%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statIssuedInstType_0::No_OpClass         2824      2.96%      2.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntAlu        62698     65.65%     68.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntMult           24      0.03%     68.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntDiv           56      0.06%     68.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatAdd           92      0.10%     68.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatCmp            0      0.00%     68.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatCvt            0      0.00%     68.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMult            0      0.00%     68.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     68.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatDiv            0      0.00%     68.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMisc            0      0.00%     68.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatSqrt            0      0.00%     68.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAdd            0      0.00%     68.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAlu           50      0.05%     68.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdCmp            0      0.00%     68.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdCvt            2      0.00%     68.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMisc          252      0.26%     69.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMult            0      0.00%     69.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     69.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShift            0      0.00%     69.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdDiv            0      0.00%     69.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSqrt            0      0.00%     69.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     69.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     69.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     69.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     69.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     69.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     69.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     69.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     69.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     69.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     69.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     69.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     69.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     69.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     69.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAes            0      0.00%     69.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAesMix            0      0.00%     69.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     69.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     69.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     69.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     69.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     69.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     69.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     69.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::Matrix            0      0.00%     69.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MatrixMov            0      0.00%     69.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MatrixOP            0      0.00%     69.11% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MemRead        15253     15.97%     85.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MemWrite        12297     12.88%     97.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMemRead          727      0.76%     98.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMemWrite         1223      1.28%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::total        95498                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.issueRate        0.878361                       # Inst issue rate ((Count/Cycle))
board.processor.cores0.core.fuBusy               2901                       # FU busy when requested (Count)
board.processor.cores0.core.fuBusyRate       0.030378                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores0.core.intInstQueueReads       269426                       # Number of integer instruction queue reads (Count)
board.processor.cores0.core.intInstQueueWrites       133511                       # Number of integer instruction queue writes (Count)
board.processor.cores0.core.intInstQueueWakeupAccesses        91212                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores0.core.fpInstQueueReads         5242                       # Number of floating instruction queue reads (Count)
board.processor.cores0.core.fpInstQueueWrites         3462                       # Number of floating instruction queue writes (Count)
board.processor.cores0.core.fpInstQueueWakeupAccesses         2278                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores0.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores0.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores0.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores0.core.intAluAccesses        92795                       # Number of integer alu accesses (Count)
board.processor.cores0.core.fpAluAccesses         2780                       # Number of floating point alu accesses (Count)
board.processor.cores0.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.numSquashedInsts         1409                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores0.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores0.core.timesIdled            218                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores0.core.idleCycles          28130                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores0.core.quiesceCycles      2533895                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores0.core.MemDepUnit__0.insertedLoads        17838                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__0.insertedStores        15564                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__0.conflictingLoads         7224                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__0.conflictingStores         5195                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::Return         3169     27.77%     27.77% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallDirect         3506     30.72%     58.49% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallIndirect            5      0.04%     58.53% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectCond         4231     37.07%     95.60% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectUncond          363      3.18%     98.78% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectCond            0      0.00%     98.78% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectUncond          139      1.22%    100.00% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::total        11413                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::Return         1137     23.80%     23.80% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallDirect         1474     30.85%     54.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallIndirect            5      0.10%     54.75% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectCond         1897     39.70%     94.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectUncond          174      3.64%     98.10% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectCond            0      0.00%     98.10% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectUncond           91      1.90%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::total         4778                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::Return            1      0.16%      0.16% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallDirect          297     47.22%     47.38% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallIndirect            1      0.16%     47.54% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectCond          275     43.72%     91.26% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectUncond           43      6.84%     98.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectCond            0      0.00%     98.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectUncond           12      1.91%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::total          629                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::Return         2030     30.62%     30.62% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallDirect         2030     30.62%     61.25% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallIndirect            0      0.00%     61.25% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectCond         2331     35.16%     96.41% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectUncond          190      2.87%     99.28% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectCond            0      0.00%     99.28% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectUncond           48      0.72%    100.00% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::total         6629                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallDirect          232     48.43%     48.43% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallIndirect            0      0.00%     48.43% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectCond          206     43.01%     91.44% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectUncond           32      6.68%     98.12% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.12% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectUncond            9      1.88%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::total          479                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.targetProvider_0::NoTarget         3422     29.98%     29.98% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::BTB         4766     41.76%     71.74% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::RAS         3169     27.77%     99.51% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::Indirect           56      0.49%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::total        11413                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetWrong_0::NoBranch          593     94.28%     94.28% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::Return           35      5.56%     99.84% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallDirect            1      0.16%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::total          629                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.condPredicted         4231                       # Number of conditional branches predicted (Count)
board.processor.cores0.core.branchPred.condPredictedTaken         1556                       # Number of conditional branches predicted as taken (Count)
board.processor.cores0.core.branchPred.condIncorrect          629                       # Number of conditional branches incorrect (Count)
board.processor.cores0.core.branchPred.predTakenBTBMiss          388                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores0.core.branchPred.NotTakenMispredicted          595                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores0.core.branchPred.TakenMispredicted           34                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores0.core.branchPred.BTBLookups        11413                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.BTBUpdates          581                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.BTBHits         5207                       # Number of BTB hits (Count)
board.processor.cores0.core.branchPred.BTBHitRatio     0.456234                       # BTB Hit Ratio (Ratio)
board.processor.cores0.core.branchPred.BTBMispredicted          438                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores0.core.branchPred.indirectLookups          144                       # Number of indirect predictor lookups. (Count)
board.processor.cores0.core.branchPred.indirectHits           56                       # Number of indirect target hits. (Count)
board.processor.cores0.core.branchPred.indirectMisses           88                       # Number of indirect misses. (Count)
board.processor.cores0.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores0.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::Return         3169     27.77%     27.77% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallDirect         3506     30.72%     58.49% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallIndirect            5      0.04%     58.53% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectCond         4231     37.07%     95.60% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectUncond          363      3.18%     98.78% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectCond            0      0.00%     98.78% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectUncond          139      1.22%    100.00% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::total        11413                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::Return         3169     51.06%     51.06% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallDirect          415      6.69%     57.75% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallIndirect            5      0.08%     57.83% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectCond         2414     38.90%     96.73% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectUncond           64      1.03%     97.76% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectCond            0      0.00%     97.76% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectUncond          139      2.24%    100.00% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::total         6206                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallDirect          297     51.12%     51.12% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallIndirect            0      0.00%     51.12% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectCond          241     41.48%     92.60% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectUncond           43      7.40%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::total          581                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallDirect          297     51.12%     51.12% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     51.12% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectCond          241     41.48%     92.60% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectUncond           43      7.40%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::total          581                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.branchPred.indirectBranchPred.lookups          144                       # Number of lookups (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.hits           56                       # Number of hits of a tag (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.misses           88                       # Number of misses (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.targetRecords           13                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.indirectRecords          157                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores0.core.branchPred.ras.pushes         4648                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores0.core.branchPred.ras.pops         4648                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores0.core.branchPred.ras.squashes         2616                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores0.core.branchPred.ras.used         2030                       # Number of times the RAS is the provider (Count)
board.processor.cores0.core.branchPred.ras.correct         2030                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores0.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores0.core.commit.commitSquashedInsts        30521                       # The number of squashed insts skipped by commit (Count)
board.processor.cores0.core.commit.commitNonSpecStalls          790                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores0.core.commit.branchMispredicts          288                       # The number of times a branch was mispredicted (Count)
board.processor.cores0.core.commit.numCommittedDist::samples        75694                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::mean     0.966589                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::stdev     2.132241                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::0        56366     74.47%     74.47% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::1         5245      6.93%     81.39% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::2         2945      3.89%     85.29% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::3         3559      4.70%     89.99% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::4         1075      1.42%     91.41% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::5          937      1.24%     92.65% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::6          703      0.93%     93.57% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::7          762      1.01%     94.58% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::8         4102      5.42%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::total        75694                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores0.core.commit.membars          526                       # Number of memory barriers committed (Count)
board.processor.cores0.core.commit.functionCalls         2030                       # Number of function calls committed. (Count)
board.processor.cores0.core.commit.committedInstType_0::No_OpClass         2065      2.82%      2.82% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntAlu        47317     64.67%     67.49% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntMult           16      0.02%     67.52% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntDiv           56      0.08%     67.59% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatAdd           84      0.11%     67.71% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatCmp            0      0.00%     67.71% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatCvt            0      0.00%     67.71% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMult            0      0.00%     67.71% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.71% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatDiv            0      0.00%     67.71% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMisc            0      0.00%     67.71% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatSqrt            0      0.00%     67.71% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAdd            0      0.00%     67.71% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.71% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAlu           16      0.02%     67.73% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdCmp            0      0.00%     67.73% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdCvt            0      0.00%     67.73% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMisc          244      0.33%     68.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMult            0      0.00%     68.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     68.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShift            0      0.00%     68.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdDiv            0      0.00%     68.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSqrt            0      0.00%     68.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     68.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     68.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     68.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     68.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     68.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     68.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     68.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     68.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     68.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     68.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     68.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     68.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAes            0      0.00%     68.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAesMix            0      0.00%     68.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     68.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     68.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     68.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     68.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     68.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     68.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     68.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::Matrix            0      0.00%     68.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MatrixMov            0      0.00%     68.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MatrixOP            0      0.00%     68.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MemRead        11910     16.28%     84.34% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MemWrite        10105     13.81%     98.15% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMemRead          424      0.58%     98.73% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMemWrite          928      1.27%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::total        73165                       # Class of committed instruction (Count)
board.processor.cores0.core.commit.commitEligibleSamples         4102                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores0.core.commitStats0.numInsts        40041                       # Number of instructions committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numOps        73165                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numInstsNotNOP        40041                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores0.core.commitStats0.numOpsNotNOP        73165                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores0.core.commitStats0.cpi     2.715292                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores0.core.commitStats0.ipc     0.368285                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores0.core.commitStats0.numMemRefs        23367                       # Number of memory references committed (Count)
board.processor.cores0.core.commitStats0.numFpInsts         1804                       # Number of float instructions (Count)
board.processor.cores0.core.commitStats0.numIntInsts        69816                       # Number of integer instructions (Count)
board.processor.cores0.core.commitStats0.numLoadInsts        12334                       # Number of load instructions (Count)
board.processor.cores0.core.commitStats0.numStoreInsts        11033                       # Number of store instructions (Count)
board.processor.cores0.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores0.core.commitStats0.committedInstType::No_OpClass         2065      2.82%      2.82% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntAlu        47317     64.67%     67.49% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntMult           16      0.02%     67.52% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntDiv           56      0.08%     67.59% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatAdd           84      0.11%     67.71% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCmp            0      0.00%     67.71% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCvt            0      0.00%     67.71% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMult            0      0.00%     67.71% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     67.71% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatDiv            0      0.00%     67.71% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMisc            0      0.00%     67.71% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     67.71% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAdd            0      0.00%     67.71% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     67.71% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAlu           16      0.02%     67.73% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCmp            0      0.00%     67.73% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCvt            0      0.00%     67.73% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMisc          244      0.33%     68.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMult            0      0.00%     68.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     68.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     68.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShift            0      0.00%     68.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     68.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdDiv            0      0.00%     68.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     68.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     68.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     68.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     68.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     68.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     68.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     68.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     68.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     68.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     68.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     68.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     68.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     68.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     68.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     68.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAes            0      0.00%     68.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     68.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     68.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     68.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     68.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     68.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     68.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     68.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     68.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::Matrix            0      0.00%     68.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixMov            0      0.00%     68.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixOP            0      0.00%     68.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemRead        11910     16.28%     84.34% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemWrite        10105     13.81%     98.15% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemRead          424      0.58%     98.73% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemWrite          928      1.27%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::total        73165                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedControl::IsControl         6629                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsDirectControl         4551                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsIndirectControl         2078                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsCondControl         2331                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsUncondControl         4298                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsCall         2030                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsReturn         2030                       # Class of control type instructions committed (Count)
board.processor.cores0.core.decode.idleCycles        21040                       # Number of cycles decode is idle (Cycle)
board.processor.cores0.core.decode.blockedCycles        41548                       # Number of cycles decode is blocked (Cycle)
board.processor.cores0.core.decode.runCycles        15249                       # Number of cycles decode is running (Cycle)
board.processor.cores0.core.decode.unblockCycles         1991                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores0.core.decode.squashCycles          765                       # Number of cycles decode is squashing (Cycle)
board.processor.cores0.core.decode.branchResolved         4657                       # Number of times decode resolved a branch (Count)
board.processor.cores0.core.decode.branchMispred          342                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores0.core.decode.decodedInsts       111543                       # Number of instructions handled by decode (Count)
board.processor.cores0.core.decode.squashedInsts         1780                       # Number of squashed instructions handled by decode (Count)
board.processor.cores0.core.executeStats0.numInsts        94086                       # Number of executed instructions (Count)
board.processor.cores0.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores0.core.executeStats0.numBranches         8599                       # Number of branches executed (Count)
board.processor.cores0.core.executeStats0.numLoadInsts        15602                       # Number of load instructions executed (Count)
board.processor.cores0.core.executeStats0.numStoreInsts        13201                       # Number of stores executed (Count)
board.processor.cores0.core.executeStats0.instRate     0.865373                       # Inst execution rate ((Count/Cycle))
board.processor.cores0.core.executeStats0.numCCRegReads        18562                       # Number of times the CC registers were read (Count)
board.processor.cores0.core.executeStats0.numCCRegWrites        15829                       # Number of times the CC registers were written (Count)
board.processor.cores0.core.executeStats0.numFpRegReads         2069                       # Number of times the floating registers were read (Count)
board.processor.cores0.core.executeStats0.numFpRegWrites         1152                       # Number of times the floating registers were written (Count)
board.processor.cores0.core.executeStats0.numIntRegReads       100604                       # Number of times the integer registers were read (Count)
board.processor.cores0.core.executeStats0.numIntRegWrites        64132                       # Number of times the integer registers were written (Count)
board.processor.cores0.core.executeStats0.numMemRefs        28803                       # Number of memory refs (Count)
board.processor.cores0.core.executeStats0.numMiscRegReads        45073                       # Number of times the Misc registers were read (Count)
board.processor.cores0.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores0.core.fetch.predictedBranches         7991                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores0.core.fetch.cycles        55463                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores0.core.fetch.squashCycles         2212                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores0.core.fetch.cacheLines        11649                       # Number of cache lines fetched (Count)
board.processor.cores0.core.fetch.icacheSquashes          468                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores0.core.fetch.nisnDist::samples        80593                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::mean     1.556438                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::stdev     2.908359                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::0        59854     74.27%     74.27% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::1         1021      1.27%     75.53% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::2         1560      1.94%     77.47% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::3         1858      2.31%     79.77% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::4         1604      1.99%     81.77% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::5         1330      1.65%     83.42% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::6         1336      1.66%     85.07% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::7         1599      1.98%     87.06% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::8        10431     12.94%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::total        80593                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetchStats0.numInsts        69214                       # Number of instructions fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.fetchRate     0.636609                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores0.core.fetchStats0.numBranches        11413                       # Number of branches fetched (Count)
board.processor.cores0.core.fetchStats0.branchRate     0.104973                       # Number of branch fetches per cycle (Ratio)
board.processor.cores0.core.fetchStats0.icacheStallCycles        24024                       # ICache total stall cycles (Cycle)
board.processor.cores0.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores0.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores0.core.iew.squashCycles          765                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores0.core.iew.blockCycles        20605                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores0.core.iew.unblockCycles         6721                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores0.core.iew.dispatchedInsts       104864                       # Number of instructions dispatched to IQ (Count)
board.processor.cores0.core.iew.dispSquashedInsts           54                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores0.core.iew.dispLoadInsts        17838                       # Number of dispatched load instructions (Count)
board.processor.cores0.core.iew.dispStoreInsts        15564                       # Number of dispatched store instructions (Count)
board.processor.cores0.core.iew.dispNonSpecInsts          453                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores0.core.iew.iqFullEvents          171                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores0.core.iew.lsqFullEvents         6313                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores0.core.iew.memOrderViolationEvents          450                       # Number of memory order violations (Count)
board.processor.cores0.core.iew.predictedTakenIncorrect           39                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores0.core.iew.predictedNotTakenIncorrect          275                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores0.core.iew.branchMispredicts          314                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores0.core.iew.instsToCommit        93884                       # Cumulative count of insts sent to commit (Count)
board.processor.cores0.core.iew.writebackCount        93490                       # Cumulative count of insts written-back (Count)
board.processor.cores0.core.iew.producerInst        57560                       # Number of instructions producing a value (Count)
board.processor.cores0.core.iew.consumerInst        90811                       # Number of instructions consuming a value (Count)
board.processor.cores0.core.iew.wbRate       0.859892                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores0.core.iew.wbFanout     0.633844                       # Average fanout of values written-back ((Count/Count))
board.processor.cores0.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores0.core.lsq0.forwLoads         6525                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores0.core.lsq0.squashedLoads         5501                       # Number of loads squashed (Count)
board.processor.cores0.core.lsq0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores0.core.lsq0.memOrderViolation          450                       # Number of memory ordering violations (Count)
board.processor.cores0.core.lsq0.squashedStores         4528                       # Number of stores squashed (Count)
board.processor.cores0.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores0.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores0.core.lsq0.loadToUse::samples        12334                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::mean     3.098022                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::stdev     7.071678                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::0-9        12213     99.02%     99.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::10-19            2      0.02%     99.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::20-29           10      0.08%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::30-39           52      0.42%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::40-49            9      0.07%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::50-59            3      0.02%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::60-69           36      0.29%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::180-189            2      0.02%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::190-199            1      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::210-219            1      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::220-229            3      0.02%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::230-239            2      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::max_value          235                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::total        12334                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.mmu.dtb.rdAccesses        15602                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrAccesses        13201                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.dtb.rdMisses           87                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrMisses           94                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrAccesses        11649                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrMisses          108                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.numTransitions           12                       # Number of power state transitions (Count)
board.processor.cores0.core.power_state.ticksClkGated::samples            6                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::mean 140631505.500000                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::stdev 327445471.197939                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::min_value      2833164                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::max_value    808977546                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::total            6                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::ON    294710661                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::CLK_GATED    843789033                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.rename.squashCycles          765                       # Number of cycles rename is squashing (Cycle)
board.processor.cores0.core.rename.idleCycles        22239                       # Number of cycles rename is idle (Cycle)
board.processor.cores0.core.rename.blockCycles        29300                       # Number of cycles rename is blocking (Cycle)
board.processor.cores0.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores0.core.rename.runCycles        15768                       # Number of cycles rename is running (Cycle)
board.processor.cores0.core.rename.unblockCycles        12521                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores0.core.rename.renamedInsts       108499                       # Number of instructions processed by rename (Count)
board.processor.cores0.core.rename.ROBFullEvents           47                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores0.core.rename.IQFullEvents         2563                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores0.core.rename.LQFullEvents           30                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores0.core.rename.SQFullEvents         9599                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores0.core.rename.renamedOperands       125982                       # Number of destination operands rename has renamed (Count)
board.processor.cores0.core.rename.lookups       305958                       # Number of register rename lookups that rename has made (Count)
board.processor.cores0.core.rename.intLookups       119264                       # Number of integer rename lookups (Count)
board.processor.cores0.core.rename.fpLookups         2456                       # Number of floating rename lookups (Count)
board.processor.cores0.core.rename.committedMaps        82691                       # Number of HB maps that are committed (Count)
board.processor.cores0.core.rename.undoneMaps        43213                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores0.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores0.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores0.core.rename.skidInsts        11273                       # count of insts added to the skid buffer (Count)
board.processor.cores0.core.rob.reads          174550                       # The number of ROB reads (Count)
board.processor.cores0.core.rob.writes         212457                       # The number of ROB writes (Count)
board.processor.cores0.core.thread_0.numInsts        40041                       # Number of Instructions committed (Count)
board.processor.cores0.core.thread_0.numOps        73165                       # Number of Ops committed (Count)
board.processor.cores0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores0.core.workload.numSyscalls           52                       # Number of system calls (Count)
board.processor.cores1.core.numCycles         2488429                       # Number of cpu cycles simulated (Cycle)
board.processor.cores1.core.cpi             16.110820                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores1.core.ipc              0.062070                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores1.core.instsAdded         606742                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores1.core.nonSpecInstsAdded        24681                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores1.core.instsIssued        450302                       # Number of instructions issued (Count)
board.processor.cores1.core.squashedInstsIssued            9                       # Number of squashed instructions issued (Count)
board.processor.cores1.core.squashedInstsExamined       367464                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores1.core.squashedOperandsExamined       667471                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores1.core.squashedNonSpecRemoved        12342                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores1.core.numIssuedDist::samples      2473799                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::mean     0.182029                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::stdev     0.809129                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::0      2319338     93.76%     93.76% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::1        45818      1.85%     95.61% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::2        21283      0.86%     96.47% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::3        21380      0.86%     97.33% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::4        40806      1.65%     98.98% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::5        16667      0.67%     99.66% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::6         8352      0.34%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::7          133      0.01%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::8           22      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::total      2473799                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntAlu           65      0.32%      0.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntMult            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntDiv            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatAdd            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatCmp            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatCvt            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMult            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMultAcc            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatDiv            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMisc            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatSqrt            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAdd            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAddAcc            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAlu            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdCmp            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdCvt            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMisc            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMult            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMultAcc            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShift            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShiftAcc            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdDiv            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSqrt            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatAdd            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatAlu            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatCmp            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatCvt            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatDiv            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMisc            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMult            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceAdd            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceAlu            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceCmp            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAes            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAesMix            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha1Hash            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha256Hash            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShaSigma2            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShaSigma3            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdPredAlu            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::Matrix            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MatrixMov            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MatrixOP            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MemRead        12280     59.80%     60.12% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MemWrite         8189     39.88%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statIssuedInstType_0::No_OpClass         8317      1.85%      1.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntAlu       288513     64.07%     65.92% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntMult         8195      1.82%     67.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntDiv            7      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatAdd          132      0.03%     67.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatCmp            0      0.00%     67.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatCvt            0      0.00%     67.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMult            0      0.00%     67.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatDiv            0      0.00%     67.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMisc            0      0.00%     67.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatSqrt            0      0.00%     67.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAdd            0      0.00%     67.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAlu            2      0.00%     67.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdCmp            0      0.00%     67.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdCvt            0      0.00%     67.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMisc          132      0.03%     67.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMult            0      0.00%     67.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     67.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShift            0      0.00%     67.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdDiv            0      0.00%     67.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSqrt            0      0.00%     67.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     67.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     67.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     67.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     67.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     67.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     67.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     67.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     67.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     67.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     67.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     67.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     67.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     67.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     67.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     67.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAes            0      0.00%     67.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAesMix            0      0.00%     67.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     67.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     67.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     67.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     67.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     67.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     67.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     67.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::Matrix            0      0.00%     67.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MatrixMov            0      0.00%     67.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MatrixOP            0      0.00%     67.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MemRead       111418     24.74%     92.54% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MemWrite        33318      7.40%     99.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMemRead            2      0.00%     99.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMemWrite          266      0.06%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::total       450302                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.issueRate        0.180958                       # Inst issue rate ((Count/Cycle))
board.processor.cores1.core.fuBusy              20534                       # FU busy when requested (Count)
board.processor.cores1.core.fuBusyRate       0.045601                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores1.core.intInstQueueReads      3393618                       # Number of integer instruction queue reads (Count)
board.processor.cores1.core.intInstQueueWrites      1002306                       # Number of integer instruction queue writes (Count)
board.processor.cores1.core.intInstQueueWakeupAccesses       449316                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores1.core.fpInstQueueReads         1328                       # Number of floating instruction queue reads (Count)
board.processor.cores1.core.fpInstQueueWrites          683                       # Number of floating instruction queue writes (Count)
board.processor.cores1.core.fpInstQueueWakeupAccesses          661                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores1.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores1.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores1.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores1.core.intAluAccesses       461855                       # Number of integer alu accesses (Count)
board.processor.cores1.core.fpAluAccesses          664                       # Number of floating point alu accesses (Count)
board.processor.cores1.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.numSquashedInsts          145                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores1.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores1.core.timesIdled            116                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores1.core.idleCycles          14630                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores1.core.quiesceCycles       805218                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores1.core.MemDepUnit__0.insertedLoads       164842                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__0.insertedStores        50017                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__0.conflictingLoads       114718                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__0.conflictingStores        36919                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::Return        12483     24.78%     24.78% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallDirect        12440     24.69%     49.47% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallIndirect           14      0.03%     49.50% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectCond        25324     50.27%     99.77% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectUncond          115      0.23%    100.00% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::total        50376                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::Return         8304     24.93%     24.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallDirect         8265     24.81%     49.75% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallIndirect            9      0.03%     49.77% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectCond        16634     49.94%     99.71% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectUncond           95      0.29%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::total        33307                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::Return            1      0.44%      0.44% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallDirect           93     40.97%     41.41% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallIndirect            7      3.08%     44.49% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectCond           99     43.61%     88.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectUncond           27     11.89%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::total          227                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::Return         4179     24.48%     24.48% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallDirect         4175     24.46%     48.94% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallIndirect            5      0.03%     48.97% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectCond         8690     50.91%     99.88% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectUncond           20      0.12%    100.00% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::total        17069                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallDirect           70     38.67%     38.67% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallIndirect            5      2.76%     41.44% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectCond           92     50.83%     92.27% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectUncond           14      7.73%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::total          181                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.targetProvider_0::NoTarget        12851     25.51%     25.51% # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::BTB        25044     49.71%     75.22% # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::RAS        12480     24.77%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::Indirect            1      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::total        50376                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetWrong_0::NoBranch          219     97.77%     97.77% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::Return            4      1.79%     99.55% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallDirect            1      0.45%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::total          224                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.condPredicted        25324                       # Number of conditional branches predicted (Count)
board.processor.cores1.core.branchPred.condPredictedTaken        12793                       # Number of conditional branches predicted as taken (Count)
board.processor.cores1.core.branchPred.condIncorrect          227                       # Number of conditional branches incorrect (Count)
board.processor.cores1.core.branchPred.predTakenBTBMiss          145                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores1.core.branchPred.NotTakenMispredicted          222                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores1.core.branchPred.TakenMispredicted            5                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores1.core.branchPred.BTBLookups        50376                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.BTBUpdates          214                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.BTBHits        25092                       # Number of BTB hits (Count)
board.processor.cores1.core.branchPred.BTBHitRatio     0.498094                       # BTB Hit Ratio (Ratio)
board.processor.cores1.core.branchPred.BTBMispredicted          183                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores1.core.branchPred.indirectLookups           14                       # Number of indirect predictor lookups. (Count)
board.processor.cores1.core.branchPred.indirectHits            1                       # Number of indirect target hits. (Count)
board.processor.cores1.core.branchPred.indirectMisses           13                       # Number of indirect misses. (Count)
board.processor.cores1.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores1.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::Return        12483     24.78%     24.78% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallDirect        12440     24.69%     49.47% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallIndirect           14      0.03%     49.50% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectCond        25324     50.27%     99.77% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectUncond          115      0.23%    100.00% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::total        50376                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::Return        12483     49.37%     49.37% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallDirect          135      0.53%     49.91% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallIndirect           14      0.06%     49.96% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectCond        12608     49.87%     99.83% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectUncond           44      0.17%    100.00% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::total        25284                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallDirect           93     43.46%     43.46% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallIndirect            0      0.00%     43.46% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectCond           94     43.93%     87.38% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectUncond           27     12.62%    100.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::total          214                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallDirect           93     43.46%     43.46% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     43.46% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectCond           94     43.93%     87.38% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectUncond           27     12.62%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::total          214                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.branchPred.indirectBranchPred.lookups           14                       # Number of lookups (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.hits            1                       # Number of hits of a tag (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.misses           13                       # Number of misses (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.targetRecords            7                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.indirectRecords           21                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores1.core.branchPred.ras.pushes        20758                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores1.core.branchPred.ras.pops        20757                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores1.core.branchPred.ras.squashes        16578                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores1.core.branchPred.ras.used         4179                       # Number of times the RAS is the provider (Count)
board.processor.cores1.core.branchPred.ras.correct         4179                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores1.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores1.core.commit.commitSquashedInsts       367279                       # The number of squashed insts skipped by commit (Count)
board.processor.cores1.core.commit.commitNonSpecStalls        12339                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores1.core.commit.branchMispredicts          123                       # The number of times a branch was mispredicted (Count)
board.processor.cores1.core.commit.numCommittedDist::samples      2424223                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::mean     0.108884                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::stdev     0.728087                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::0      2331887     96.19%     96.19% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::1        37383      1.54%     97.73% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::2        24949      1.03%     98.76% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::3         8703      0.36%     99.12% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::4          225      0.01%     99.13% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::5         4965      0.20%     99.34% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::6           86      0.00%     99.34% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::7         3872      0.16%     99.50% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::8        12153      0.50%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::total      2424223                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores1.core.commit.membars         8226                       # Number of memory barriers committed (Count)
board.processor.cores1.core.commit.functionCalls         4180                       # Number of function calls committed. (Count)
board.processor.cores1.core.commit.committedInstType_0::No_OpClass         4184      1.59%      1.59% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntAlu       163964     62.12%     63.70% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntMult         4098      1.55%     65.25% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntDiv            7      0.00%     65.26% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatAdd          129      0.05%     65.31% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatCmp            0      0.00%     65.31% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatCvt            0      0.00%     65.31% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMult            0      0.00%     65.31% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.31% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatDiv            0      0.00%     65.31% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMisc            0      0.00%     65.31% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatSqrt            0      0.00%     65.31% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAdd            0      0.00%     65.31% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.31% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAlu            2      0.00%     65.31% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdCmp            0      0.00%     65.31% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdCvt            0      0.00%     65.31% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMisc          129      0.05%     65.36% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMult            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShift            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdDiv            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSqrt            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAes            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAesMix            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::Matrix            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MatrixMov            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MatrixOP            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MemRead        66139     25.06%     90.41% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MemWrite        25045      9.49%     99.90% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMemRead            2      0.00%     99.90% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMemWrite          260      0.10%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::total       263959                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.commitEligibleSamples        12153                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores1.core.commitStats0.numInsts       154457                       # Number of instructions committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numOps       263959                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numInstsNotNOP       154457                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores1.core.commitStats0.numOpsNotNOP       263959                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores1.core.commitStats0.cpi    16.110820                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores1.core.commitStats0.ipc     0.062070                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores1.core.commitStats0.numMemRefs        91446                       # Number of memory references committed (Count)
board.processor.cores1.core.commitStats0.numFpInsts          651                       # Number of float instructions (Count)
board.processor.cores1.core.commitStats0.numIntInsts       251196                       # Number of integer instructions (Count)
board.processor.cores1.core.commitStats0.numLoadInsts        66141                       # Number of load instructions (Count)
board.processor.cores1.core.commitStats0.numStoreInsts        25305                       # Number of store instructions (Count)
board.processor.cores1.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores1.core.commitStats0.committedInstType::No_OpClass         4184      1.59%      1.59% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntAlu       163964     62.12%     63.70% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntMult         4098      1.55%     65.25% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntDiv            7      0.00%     65.26% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatAdd          129      0.05%     65.31% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCmp            0      0.00%     65.31% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCvt            0      0.00%     65.31% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMult            0      0.00%     65.31% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.31% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatDiv            0      0.00%     65.31% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMisc            0      0.00%     65.31% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.31% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAdd            0      0.00%     65.31% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.31% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAlu            2      0.00%     65.31% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCmp            0      0.00%     65.31% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCvt            0      0.00%     65.31% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMisc          129      0.05%     65.36% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMult            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShift            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdDiv            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAes            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::Matrix            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixMov            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixOP            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemRead        66139     25.06%     90.41% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemWrite        25045      9.49%     99.90% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemRead            2      0.00%     99.90% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemWrite          260      0.10%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::total       263959                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedControl::IsControl        17069                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsDirectControl        12885                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsIndirectControl         4184                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsCondControl         8690                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsUncondControl         8379                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsCall         4180                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsReturn         4179                       # Class of control type instructions committed (Count)
board.processor.cores1.core.decode.idleCycles        47359                       # Number of cycles decode is idle (Cycle)
board.processor.cores1.core.decode.blockedCycles      2318293                       # Number of cycles decode is blocked (Cycle)
board.processor.cores1.core.decode.runCycles        79147                       # Number of cycles decode is running (Cycle)
board.processor.cores1.core.decode.unblockCycles        24762                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores1.core.decode.squashCycles         4238                       # Number of cycles decode is squashing (Cycle)
board.processor.cores1.core.decode.branchResolved        25130                       # Number of times decode resolved a branch (Count)
board.processor.cores1.core.decode.branchMispred          121                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores1.core.decode.decodedInsts       697541                       # Number of instructions handled by decode (Count)
board.processor.cores1.core.decode.squashedInsts          621                       # Number of squashed instructions handled by decode (Count)
board.processor.cores1.core.executeStats0.numInsts       450157                       # Number of executed instructions (Count)
board.processor.cores1.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores1.core.executeStats0.numBranches        25432                       # Number of branches executed (Count)
board.processor.cores1.core.executeStats0.numLoadInsts       111394                       # Number of load instructions executed (Count)
board.processor.cores1.core.executeStats0.numStoreInsts        33575                       # Number of stores executed (Count)
board.processor.cores1.core.executeStats0.instRate     0.180900                       # Inst execution rate ((Count/Cycle))
board.processor.cores1.core.executeStats0.numCCRegReads        64406                       # Number of times the CC registers were read (Count)
board.processor.cores1.core.executeStats0.numCCRegWrites       108544                       # Number of times the CC registers were written (Count)
board.processor.cores1.core.executeStats0.numFpRegReads          662                       # Number of times the floating registers were read (Count)
board.processor.cores1.core.executeStats0.numFpRegWrites          397                       # Number of times the floating registers were written (Count)
board.processor.cores1.core.executeStats0.numIntRegReads       490724                       # Number of times the integer registers were read (Count)
board.processor.cores1.core.executeStats0.numIntRegWrites       365349                       # Number of times the integer registers were written (Count)
board.processor.cores1.core.executeStats0.numMemRefs       144969                       # Number of memory refs (Count)
board.processor.cores1.core.executeStats0.numMiscRegReads       203952                       # Number of times the Misc registers were read (Count)
board.processor.cores1.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores1.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores1.core.fetch.predictedBranches        37525                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores1.core.fetch.cycles      2388396                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores1.core.fetch.squashCycles         8716                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores1.core.fetch.miscStallCycles           20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores1.core.fetch.pendingTrapStallCycles          109                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores1.core.fetch.icacheWaitRetryStallCycles           86                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores1.core.fetch.cacheLines        70423                       # Number of cache lines fetched (Count)
board.processor.cores1.core.fetch.icacheSquashes          128                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores1.core.fetch.nisnDist::samples      2473799                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::mean     0.333868                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::stdev     1.496498                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::0      2336934     94.47%     94.47% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::1         8263      0.33%     94.80% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::2        16461      0.67%     95.47% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::3         8333      0.34%     95.80% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::4           82      0.00%     95.81% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::5         4222      0.17%     95.98% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::6        28790      1.16%     97.14% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::7          151      0.01%     97.15% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::8        70563      2.85%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::total      2473799                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetchStats0.numInsts       484462                       # Number of instructions fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.fetchRate     0.194686                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores1.core.fetchStats0.numBranches        50376                       # Number of branches fetched (Count)
board.processor.cores1.core.fetchStats0.branchRate     0.020244                       # Number of branch fetches per cycle (Ratio)
board.processor.cores1.core.fetchStats0.icacheStallCycles        80830                       # ICache total stall cycles (Cycle)
board.processor.cores1.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores1.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores1.core.iew.squashCycles         4238                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores1.core.iew.blockCycles      2239131                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores1.core.iew.unblockCycles         4820                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores1.core.iew.dispatchedInsts       631423                       # Number of instructions dispatched to IQ (Count)
board.processor.cores1.core.iew.dispSquashedInsts           17                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores1.core.iew.dispLoadInsts       164842                       # Number of dispatched load instructions (Count)
board.processor.cores1.core.iew.dispStoreInsts        50017                       # Number of dispatched store instructions (Count)
board.processor.cores1.core.iew.dispNonSpecInsts         8227                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores1.core.iew.iqFullEvents          532                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores1.core.iew.lsqFullEvents          190                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores1.core.iew.memOrderViolationEvents         4102                       # Number of memory order violations (Count)
board.processor.cores1.core.iew.predictedTakenIncorrect            7                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores1.core.iew.predictedNotTakenIncorrect          133                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores1.core.iew.branchMispredicts          140                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores1.core.iew.instsToCommit       450115                       # Cumulative count of insts sent to commit (Count)
board.processor.cores1.core.iew.writebackCount       449977                       # Cumulative count of insts written-back (Count)
board.processor.cores1.core.iew.producerInst       328114                       # Number of instructions producing a value (Count)
board.processor.cores1.core.iew.consumerInst       469131                       # Number of instructions consuming a value (Count)
board.processor.cores1.core.iew.wbRate       0.180828                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores1.core.iew.wbFanout     0.699408                       # Average fanout of values written-back ((Count/Count))
board.processor.cores1.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores1.core.lsq0.forwLoads         8336                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores1.core.lsq0.squashedLoads        98701                       # Number of loads squashed (Count)
board.processor.cores1.core.lsq0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores1.core.lsq0.memOrderViolation         4102                       # Number of memory ordering violations (Count)
board.processor.cores1.core.lsq0.squashedStores        24712                       # Number of stores squashed (Count)
board.processor.cores1.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores1.core.lsq0.blockedByCache            1                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores1.core.lsq0.loadToUse::samples        66141                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::mean    35.345867                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::stdev   128.613040                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::0-9        61845     93.50%     93.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::10-19           35      0.05%     93.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::50-59          232      0.35%     93.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::60-69           79      0.12%     94.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::70-79            6      0.01%     94.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::80-89            7      0.01%     94.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::90-99            1      0.00%     94.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::110-119            2      0.00%     94.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::130-139           31      0.05%     94.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::140-149            2      0.00%     94.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::160-169            2      0.00%     94.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::210-219           24      0.04%     94.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::220-229            1      0.00%     94.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::240-249            2      0.00%     94.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::270-279            1      0.00%     94.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::280-289            1      0.00%     94.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::overflows         3870      5.85%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::max_value          576                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::total        66141                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.mmu.dtb.rdAccesses       111394                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrAccesses        33575                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.dtb.rdMisses           46                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrMisses            9                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrAccesses        70443                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrMisses           56                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.power_state.pwrStateResidencyTicks::ON   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.rename.squashCycles         4238                       # Number of cycles rename is squashing (Cycle)
board.processor.cores1.core.rename.idleCycles        55740                       # Number of cycles rename is idle (Cycle)
board.processor.cores1.core.rename.blockCycles      2273738                       # Number of cycles rename is blocking (Cycle)
board.processor.cores1.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores1.core.rename.runCycles        91168                       # Number of cycles rename is running (Cycle)
board.processor.cores1.core.rename.unblockCycles        48915                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores1.core.rename.renamedInsts       664579                       # Number of instructions processed by rename (Count)
board.processor.cores1.core.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores1.core.rename.IQFullEvents        33102                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores1.core.rename.SQFullEvents         7313                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores1.core.rename.renamedOperands      1020931                       # Number of destination operands rename has renamed (Count)
board.processor.cores1.core.rename.lookups      2030279                       # Number of register rename lookups that rename has made (Count)
board.processor.cores1.core.rename.intLookups       775053                       # Number of integer rename lookups (Count)
board.processor.cores1.core.rename.fpLookups          669                       # Number of floating rename lookups (Count)
board.processor.cores1.core.rename.committedMaps       389633                       # Number of HB maps that are committed (Count)
board.processor.cores1.core.rename.undoneMaps       631298                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores1.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores1.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores1.core.rename.skidInsts       132768                       # count of insts added to the skid buffer (Count)
board.processor.cores1.core.rob.reads         3043152                       # The number of ROB reads (Count)
board.processor.cores1.core.rob.writes        1312054                       # The number of ROB writes (Count)
board.processor.cores1.core.thread_0.numInsts       154457                       # Number of Instructions committed (Count)
board.processor.cores1.core.thread_0.numOps       263959                       # Number of Ops committed (Count)
board.processor.cores1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores2.core.numCycles         2509986                       # Number of cpu cycles simulated (Cycle)
board.processor.cores2.core.cpi             16.350848                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores2.core.ipc              0.061159                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores2.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores2.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores2.core.instsAdded         605016                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores2.core.nonSpecInstsAdded        24633                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores2.core.instsIssued        448405                       # Number of instructions issued (Count)
board.processor.cores2.core.squashedInstsIssued           15                       # Number of squashed instructions issued (Count)
board.processor.cores2.core.squashedInstsExamined       367446                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores2.core.squashedOperandsExamined       667771                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores2.core.squashedNonSpecRemoved        12303                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores2.core.numIssuedDist::samples      2507671                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::mean     0.178813                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::stdev     0.801874                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::0      2353833     93.87%     93.87% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::1        45606      1.82%     95.68% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::2        21116      0.84%     96.53% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::3        21332      0.85%     97.38% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::4        40801      1.63%     99.00% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::5        16613      0.66%     99.67% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::6         8305      0.33%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::7           48      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::8           17      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::total      2507671                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IntAlu           47      0.23%      0.23% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IntMult            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IntDiv            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatAdd            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatCmp            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatCvt            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMult            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMultAcc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatDiv            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMisc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatSqrt            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAdd            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAddAcc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAlu            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdCmp            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdCvt            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMisc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMult            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMultAcc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShift            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShiftAcc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdDiv            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSqrt            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatAdd            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatAlu            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatCmp            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatCvt            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatDiv            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMisc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMult            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdReduceAdd            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdReduceAlu            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdReduceCmp            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAes            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAesMix            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha1Hash            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha256Hash            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShaSigma2            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShaSigma3            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdPredAlu            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::Matrix            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MatrixMov            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MatrixOP            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MemRead        12284     59.86%     60.09% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MemWrite         8191     39.91%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statIssuedInstType_0::No_OpClass         8352      1.86%      1.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IntAlu       287128     64.03%     65.90% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IntMult         8195      1.83%     67.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IntDiv            7      0.00%     67.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatAdd            3      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatCmp            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatCvt            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMult            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatDiv            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMisc            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatSqrt            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAdd            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAlu            2      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdCmp            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdCvt            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMisc            3      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMult            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShift            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdDiv            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSqrt            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAes            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAesMix            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::Matrix            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MatrixMov            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MatrixOP            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MemRead       111401     24.84%     92.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MemWrite        33310      7.43%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMemWrite            4      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::total       448405                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.issueRate        0.178648                       # Inst issue rate ((Count/Cycle))
board.processor.cores2.core.fuBusy              20522                       # FU busy when requested (Count)
board.processor.cores2.core.fuBusyRate       0.045767                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores2.core.intInstQueueReads      3424990                       # Number of integer instruction queue reads (Count)
board.processor.cores2.core.intInstQueueWrites      1001178                       # Number of integer instruction queue writes (Count)
board.processor.cores2.core.intInstQueueWakeupAccesses       448087                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores2.core.fpInstQueueReads           28                       # Number of floating instruction queue reads (Count)
board.processor.cores2.core.fpInstQueueWrites           21                       # Number of floating instruction queue writes (Count)
board.processor.cores2.core.fpInstQueueWakeupAccesses           14                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores2.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores2.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores2.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores2.core.intAluAccesses       460561                       # Number of integer alu accesses (Count)
board.processor.cores2.core.fpAluAccesses           14                       # Number of floating point alu accesses (Count)
board.processor.cores2.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores2.core.numSquashedInsts          138                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores2.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores2.core.timesIdled             69                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores2.core.idleCycles           2315                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores2.core.quiesceCycles       815812                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores2.core.MemDepUnit__0.insertedLoads       164870                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__0.insertedStores        49753                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__0.conflictingLoads       114788                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__0.conflictingStores        36929                       # Number of conflicting stores. (Count)
board.processor.cores2.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores2.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores2.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores2.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::Return        12503     24.90%     24.90% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::CallDirect        12452     24.80%     49.70% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::CallIndirect           18      0.04%     49.74% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::DirectCond        25130     50.05%     99.79% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::DirectUncond          106      0.21%    100.00% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::total        50209                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::Return         8330     25.01%     25.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::CallDirect         8283     24.87%     49.88% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::CallIndirect           13      0.04%     49.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::DirectCond        16589     49.81%     99.73% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::DirectUncond           89      0.27%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::total        33304                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::Return            1      0.48%      0.48% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::CallDirect           87     42.03%     42.51% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::CallIndirect            7      3.38%     45.89% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::DirectCond           89     43.00%     88.89% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::DirectUncond           23     11.11%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::total          207                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::Return         4173     24.69%     24.69% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::CallDirect         4169     24.66%     49.35% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::CallIndirect            5      0.03%     49.38% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::DirectCond         8541     50.52%     99.90% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::DirectUncond           17      0.10%    100.00% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::total        16905                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::CallDirect           56     36.60%     36.60% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::CallIndirect            5      3.27%     39.87% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::DirectCond           81     52.94%     92.81% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::DirectUncond           11      7.19%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::total          153                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.targetProvider_0::NoTarget        12783     25.46%     25.46% # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::BTB        24925     49.64%     75.10% # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::RAS        12500     24.90%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::Indirect            1      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::total        50209                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetWrong_0::NoBranch          189     96.92%     96.92% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::Return            5      2.56%     99.49% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::CallDirect            1      0.51%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::total          195                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.condPredicted        25130                       # Number of conditional branches predicted (Count)
board.processor.cores2.core.branchPred.condPredictedTaken        12623                       # Number of conditional branches predicted as taken (Count)
board.processor.cores2.core.branchPred.condIncorrect          207                       # Number of conditional branches incorrect (Count)
board.processor.cores2.core.branchPred.predTakenBTBMiss          127                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores2.core.branchPred.NotTakenMispredicted          203                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores2.core.branchPred.TakenMispredicted            4                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores2.core.branchPred.BTBLookups        50209                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.BTBUpdates          195                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.BTBHits        24982                       # Number of BTB hits (Count)
board.processor.cores2.core.branchPred.BTBHitRatio     0.497560                       # BTB Hit Ratio (Ratio)
board.processor.cores2.core.branchPred.BTBMispredicted          163                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores2.core.branchPred.indirectLookups           18                       # Number of indirect predictor lookups. (Count)
board.processor.cores2.core.branchPred.indirectHits            1                       # Number of indirect target hits. (Count)
board.processor.cores2.core.branchPred.indirectMisses           17                       # Number of indirect misses. (Count)
board.processor.cores2.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores2.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::Return        12503     24.90%     24.90% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::CallDirect        12452     24.80%     49.70% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::CallIndirect           18      0.04%     49.74% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::DirectCond        25130     50.05%     99.79% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::DirectUncond          106      0.21%    100.00% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::total        50209                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::Return        12503     49.56%     49.56% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::CallDirect          124      0.49%     50.05% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::CallIndirect           18      0.07%     50.12% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::DirectCond        12546     49.73%     99.86% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::DirectUncond           36      0.14%    100.00% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::total        25227                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::CallDirect           87     44.62%     44.62% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::CallIndirect            0      0.00%     44.62% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::DirectCond           85     43.59%     88.21% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::DirectUncond           23     11.79%    100.00% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::total          195                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::CallDirect           87     44.62%     44.62% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     44.62% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::DirectCond           85     43.59%     88.21% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::DirectUncond           23     11.79%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::total          195                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.branchPred.indirectBranchPred.lookups           18                       # Number of lookups (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.hits            1                       # Number of hits of a tag (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.misses           17                       # Number of misses (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.targetRecords            7                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.indirectRecords           25                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores2.core.branchPred.ras.pushes        20800                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores2.core.branchPred.ras.pops        20799                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores2.core.branchPred.ras.squashes        16626                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores2.core.branchPred.ras.used         4173                       # Number of times the RAS is the provider (Count)
board.processor.cores2.core.branchPred.ras.correct         4173                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores2.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores2.core.commit.commitSquashedInsts       367294                       # The number of squashed insts skipped by commit (Count)
board.processor.cores2.core.commit.commitNonSpecStalls        12330                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores2.core.commit.branchMispredicts          131                       # The number of times a branch was mispredicted (Count)
board.processor.cores2.core.commit.numCommittedDist::samples      2458059                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::mean     0.106671                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::stdev     0.721212                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::0      2366319     96.27%     96.27% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::1        37220      1.51%     97.78% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::2        24808      1.01%     98.79% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::3         8605      0.35%     99.14% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::4          146      0.01%     99.15% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::5         4907      0.20%     99.35% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::6           71      0.00%     99.35% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::7         3857      0.16%     99.51% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::8        12126      0.49%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::total      2458059                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores2.core.commit.membars         8220                       # Number of memory barriers committed (Count)
board.processor.cores2.core.commit.functionCalls         4174                       # Number of function calls committed. (Count)
board.processor.cores2.core.commit.committedInstType_0::No_OpClass         4180      1.59%      1.59% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IntAlu       162790     62.09%     63.68% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IntMult         4098      1.56%     65.24% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IntDiv            7      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatAdd            1      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatCmp            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatCvt            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMult            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatDiv            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMisc            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatSqrt            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAdd            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAlu            2      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdCmp            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdCvt            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMisc            1      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMult            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShift            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdDiv            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSqrt            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAes            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAesMix            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::Matrix            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MatrixMov            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MatrixOP            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MemRead        66107     25.21%     90.46% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MemWrite        25015      9.54%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::total       262203                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.commitEligibleSamples        12126                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores2.core.commitStats0.numInsts       153508                       # Number of instructions committed (thread level) (Count)
board.processor.cores2.core.commitStats0.numOps       262203                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores2.core.commitStats0.numInstsNotNOP       153508                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores2.core.commitStats0.numOpsNotNOP       262203                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores2.core.commitStats0.cpi    16.350848                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores2.core.commitStats0.ipc     0.061159                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores2.core.commitStats0.numMemRefs        91124                       # Number of memory references committed (Count)
board.processor.cores2.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores2.core.commitStats0.numIntInsts       249708                       # Number of integer instructions (Count)
board.processor.cores2.core.commitStats0.numLoadInsts        66107                       # Number of load instructions (Count)
board.processor.cores2.core.commitStats0.numStoreInsts        25017                       # Number of store instructions (Count)
board.processor.cores2.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores2.core.commitStats0.committedInstType::No_OpClass         4180      1.59%      1.59% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntAlu       162790     62.09%     63.68% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntMult         4098      1.56%     65.24% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntDiv            7      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatAdd            1      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatCmp            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatCvt            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMult            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatDiv            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMisc            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAdd            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAlu            2      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdCmp            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdCvt            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMisc            1      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMult            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShift            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdDiv            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAes            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::Matrix            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MatrixMov            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MatrixOP            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MemRead        66107     25.21%     90.46% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MemWrite        25015      9.54%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::total       262203                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedControl::IsControl        16905                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsDirectControl        12727                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsIndirectControl         4178                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsCondControl         8541                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsUncondControl         8364                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsCall         4174                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsReturn         4173                       # Class of control type instructions committed (Count)
board.processor.cores2.core.decode.idleCycles        45617                       # Number of cycles decode is idle (Cycle)
board.processor.cores2.core.decode.blockedCycles      2354100                       # Number of cycles decode is blocked (Cycle)
board.processor.cores2.core.decode.runCycles        79058                       # Number of cycles decode is running (Cycle)
board.processor.cores2.core.decode.unblockCycles        24653                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores2.core.decode.squashCycles         4243                       # Number of cycles decode is squashing (Cycle)
board.processor.cores2.core.decode.branchResolved        25002                       # Number of times decode resolved a branch (Count)
board.processor.cores2.core.decode.branchMispred          111                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores2.core.decode.decodedInsts       695940                       # Number of instructions handled by decode (Count)
board.processor.cores2.core.decode.squashedInsts          576                       # Number of squashed instructions handled by decode (Count)
board.processor.cores2.core.executeStats0.numInsts       448267                       # Number of executed instructions (Count)
board.processor.cores2.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores2.core.executeStats0.numBranches        25246                       # Number of branches executed (Count)
board.processor.cores2.core.executeStats0.numLoadInsts       111373                       # Number of load instructions executed (Count)
board.processor.cores2.core.executeStats0.numStoreInsts        33304                       # Number of stores executed (Count)
board.processor.cores2.core.executeStats0.instRate     0.178593                       # Inst execution rate ((Count/Cycle))
board.processor.cores2.core.executeStats0.numCCRegReads        63541                       # Number of times the CC registers were read (Count)
board.processor.cores2.core.executeStats0.numCCRegWrites       107845                       # Number of times the CC registers were written (Count)
board.processor.cores2.core.executeStats0.numFpRegReads           15                       # Number of times the floating registers were read (Count)
board.processor.cores2.core.executeStats0.numFpRegWrites           10                       # Number of times the floating registers were written (Count)
board.processor.cores2.core.executeStats0.numIntRegReads       489141                       # Number of times the integer registers were read (Count)
board.processor.cores2.core.executeStats0.numIntRegWrites       364493                       # Number of times the integer registers were written (Count)
board.processor.cores2.core.executeStats0.numMemRefs       144677                       # Number of memory refs (Count)
board.processor.cores2.core.executeStats0.numMiscRegReads       203256                       # Number of times the Misc registers were read (Count)
board.processor.cores2.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores2.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores2.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores2.core.fetch.predictedBranches        37426                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores2.core.fetch.cycles      2424233                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores2.core.fetch.squashCycles         8706                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores2.core.fetch.miscStallCycles           38                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores2.core.fetch.pendingTrapStallCycles          218                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores2.core.fetch.cacheLines        70427                       # Number of cache lines fetched (Count)
board.processor.cores2.core.fetch.icacheSquashes          102                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores2.core.fetch.nisnDist::samples      2507671                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::mean     0.328703                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::stdev     1.485468                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::0      2371101     94.55%     94.55% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::1         8238      0.33%     94.88% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::2        16432      0.66%     95.54% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::3         8260      0.33%     95.87% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::4           86      0.00%     95.87% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::5         4233      0.17%     96.04% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::6        28769      1.15%     97.19% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::7          141      0.01%     97.19% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::8        70411      2.81%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::total      2507671                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetchStats0.numInsts       483525                       # Number of instructions fetched (thread level) (Count)
board.processor.cores2.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores2.core.fetchStats0.fetchRate     0.192641                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores2.core.fetchStats0.numBranches        50209                       # Number of branches fetched (Count)
board.processor.cores2.core.fetchStats0.branchRate     0.020004                       # Number of branch fetches per cycle (Ratio)
board.processor.cores2.core.fetchStats0.icacheStallCycles        78829                       # ICache total stall cycles (Cycle)
board.processor.cores2.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores2.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores2.core.iew.squashCycles         4243                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores2.core.iew.blockCycles      2280758                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores2.core.iew.unblockCycles         4663                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores2.core.iew.dispatchedInsts       629649                       # Number of instructions dispatched to IQ (Count)
board.processor.cores2.core.iew.dispSquashedInsts           24                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores2.core.iew.dispLoadInsts       164870                       # Number of dispatched load instructions (Count)
board.processor.cores2.core.iew.dispStoreInsts        49753                       # Number of dispatched store instructions (Count)
board.processor.cores2.core.iew.dispNonSpecInsts         8211                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores2.core.iew.iqFullEvents          536                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores2.core.iew.lsqFullEvents           31                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores2.core.iew.memOrderViolationEvents         4104                       # Number of memory order violations (Count)
board.processor.cores2.core.iew.predictedTakenIncorrect            6                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores2.core.iew.predictedNotTakenIncorrect          138                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores2.core.iew.branchMispredicts          144                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores2.core.iew.instsToCommit       448230                       # Cumulative count of insts sent to commit (Count)
board.processor.cores2.core.iew.writebackCount       448101                       # Cumulative count of insts written-back (Count)
board.processor.cores2.core.iew.producerInst       326972                       # Number of instructions producing a value (Count)
board.processor.cores2.core.iew.consumerInst       467602                       # Number of instructions consuming a value (Count)
board.processor.cores2.core.iew.wbRate       0.178527                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores2.core.iew.wbFanout     0.699253                       # Average fanout of values written-back ((Count/Count))
board.processor.cores2.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores2.core.lsq0.forwLoads         8376                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores2.core.lsq0.squashedLoads        98763                       # Number of loads squashed (Count)
board.processor.cores2.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores2.core.lsq0.memOrderViolation         4104                       # Number of memory ordering violations (Count)
board.processor.cores2.core.lsq0.squashedStores        24736                       # Number of stores squashed (Count)
board.processor.cores2.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores2.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores2.core.lsq0.loadToUse::samples        66107                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::mean    36.017063                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::stdev   129.770378                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::0-9        61723     93.37%     93.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::10-19           32      0.05%     93.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::30-39            1      0.00%     93.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::40-49            3      0.00%     93.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::50-59          227      0.34%     93.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::60-69           80      0.12%     93.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::70-79            5      0.01%     93.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::80-89           19      0.03%     93.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::130-139           32      0.05%     93.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::140-149            1      0.00%     93.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::160-169            1      0.00%     93.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::200-209            1      0.00%     93.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::210-219           24      0.04%     94.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::220-229            1      0.00%     94.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::230-239            1      0.00%     94.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::240-249            2      0.00%     94.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::overflows         3954      5.98%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::max_value          803                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::total        66107                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.mmu.dtb.rdAccesses       111373                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrAccesses        33304                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.dtb.rdMisses           50                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrMisses            8                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrAccesses        70465                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrMisses           69                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.power_state.pwrStateResidencyTicks::ON   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.rename.squashCycles         4243                       # Number of cycles rename is squashing (Cycle)
board.processor.cores2.core.rename.idleCycles        53952                       # Number of cycles rename is idle (Cycle)
board.processor.cores2.core.rename.blockCycles      2315390                       # Number of cycles rename is blocking (Cycle)
board.processor.cores2.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores2.core.rename.runCycles        91016                       # Number of cycles rename is running (Cycle)
board.processor.cores2.core.rename.unblockCycles        43070                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores2.core.rename.renamedInsts       662892                       # Number of instructions processed by rename (Count)
board.processor.cores2.core.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores2.core.rename.IQFullEvents        33041                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores2.core.rename.LQFullEvents          754                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores2.core.rename.SQFullEvents          815                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores2.core.rename.renamedOperands      1017976                       # Number of destination operands rename has renamed (Count)
board.processor.cores2.core.rename.lookups      2024783                       # Number of register rename lookups that rename has made (Count)
board.processor.cores2.core.rename.intLookups       773694                       # Number of integer rename lookups (Count)
board.processor.cores2.core.rename.fpLookups           15                       # Number of floating rename lookups (Count)
board.processor.cores2.core.rename.committedMaps       386826                       # Number of HB maps that are committed (Count)
board.processor.cores2.core.rename.undoneMaps       631150                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores2.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores2.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores2.core.rename.skidInsts       132066                       # count of insts added to the skid buffer (Count)
board.processor.cores2.core.rob.reads         3075339                       # The number of ROB reads (Count)
board.processor.cores2.core.rob.writes        1308608                       # The number of ROB writes (Count)
board.processor.cores2.core.thread_0.numInsts       153508                       # Number of Instructions committed (Count)
board.processor.cores2.core.thread_0.numOps       262203                       # Number of Ops committed (Count)
board.processor.cores2.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores3.core.numCycles         2537964                       # Number of cpu cycles simulated (Cycle)
board.processor.cores3.core.cpi             16.533106                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores3.core.ipc              0.060485                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores3.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores3.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores3.core.instsAdded         605080                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores3.core.nonSpecInstsAdded        24639                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores3.core.instsIssued        448468                       # Number of instructions issued (Count)
board.processor.cores3.core.squashedInstsIssued           15                       # Number of squashed instructions issued (Count)
board.processor.cores3.core.squashedInstsExamined       367516                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores3.core.squashedOperandsExamined       667832                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores3.core.squashedNonSpecRemoved        12309                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores3.core.numIssuedDist::samples      2535735                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::mean     0.176859                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::stdev     0.797747                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::0      2381881     93.93%     93.93% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::1        45625      1.80%     95.73% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::2        21103      0.83%     96.56% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::3        21330      0.84%     97.41% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::4        40799      1.61%     99.01% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::5        16621      0.66%     99.67% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::6         8304      0.33%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::7           54      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::8           18      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::total      2535735                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IntAlu           47      0.23%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IntMult            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IntDiv            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatAdd            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatCmp            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatCvt            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMult            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMultAcc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatDiv            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMisc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatSqrt            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAdd            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAddAcc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAlu            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdCmp            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdCvt            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMisc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMult            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMultAcc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShift            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShiftAcc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdDiv            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSqrt            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatAdd            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatAlu            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatCmp            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatCvt            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatDiv            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMisc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMult            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdReduceAdd            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdReduceAlu            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdReduceCmp            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAes            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAesMix            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha1Hash            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha256Hash            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShaSigma2            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShaSigma3            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdPredAlu            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::Matrix            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MatrixMov            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MatrixOP            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MemRead        12285     59.86%     60.09% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MemWrite         8191     39.91%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statIssuedInstType_0::No_OpClass         8371      1.87%      1.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IntAlu       287158     64.03%     65.90% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IntMult         8195      1.83%     67.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IntDiv            7      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatAdd            3      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatCmp            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatCvt            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMult            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatDiv            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMisc            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatSqrt            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAdd            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAlu            6      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdCmp            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdCvt            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMisc            3      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMult            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShift            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdDiv            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSqrt            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAes            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAesMix            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::Matrix            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MatrixMov            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MatrixOP            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MemRead       111405     24.84%     92.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MemWrite        33314      7.43%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMemWrite            6      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::total       448468                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.issueRate        0.176704                       # Inst issue rate ((Count/Cycle))
board.processor.cores3.core.fuBusy              20523                       # FU busy when requested (Count)
board.processor.cores3.core.fuBusyRate       0.045762                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores3.core.intInstQueueReads      3453169                       # Number of integer instruction queue reads (Count)
board.processor.cores3.core.intInstQueueWrites      1001301                       # Number of integer instruction queue writes (Count)
board.processor.cores3.core.intInstQueueWakeupAccesses       448116                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores3.core.fpInstQueueReads           40                       # Number of floating instruction queue reads (Count)
board.processor.cores3.core.fpInstQueueWrites           37                       # Number of floating instruction queue writes (Count)
board.processor.cores3.core.fpInstQueueWakeupAccesses           18                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores3.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores3.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores3.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores3.core.intAluAccesses       460600                       # Number of integer alu accesses (Count)
board.processor.cores3.core.fpAluAccesses           20                       # Number of floating point alu accesses (Count)
board.processor.cores3.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores3.core.numSquashedInsts          151                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores3.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores3.core.timesIdled             67                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores3.core.idleCycles           2229                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores3.core.quiesceCycles       827567                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores3.core.MemDepUnit__0.insertedLoads       164876                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__0.insertedStores        49759                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__0.conflictingLoads       114788                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__0.conflictingStores        36928                       # Number of conflicting stores. (Count)
board.processor.cores3.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores3.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores3.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores3.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::Return        12500     24.90%     24.90% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::CallDirect        12445     24.79%     49.68% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::CallIndirect           20      0.04%     49.72% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::DirectCond        25135     50.06%     99.78% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::DirectUncond          110      0.22%    100.00% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::total        50210                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::Return         8327     25.00%     25.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::CallDirect         8276     24.85%     49.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::CallIndirect           15      0.05%     49.90% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::DirectCond        16594     49.82%     99.72% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::DirectUncond           93      0.28%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::total        33305                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::Return            1      0.49%      0.49% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::CallDirect           86     41.75%     42.23% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::CallIndirect            7      3.40%     45.63% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::DirectCond           88     42.72%     88.35% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::DirectUncond           24     11.65%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::total          206                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::Return         4173     24.69%     24.69% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::CallDirect         4169     24.66%     49.35% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::CallIndirect            5      0.03%     49.38% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::DirectCond         8541     50.52%     99.90% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::DirectUncond           17      0.10%    100.00% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::total        16905                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::CallDirect           60     38.46%     38.46% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::CallIndirect            5      3.21%     41.67% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::DirectCond           81     51.92%     93.59% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::DirectUncond           10      6.41%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::total          156                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.targetProvider_0::NoTarget        12790     25.47%     25.47% # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::BTB        24922     49.64%     75.11% # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::RAS        12497     24.89%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::Indirect            1      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::total        50210                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetWrong_0::NoBranch          189     97.42%     97.42% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::Return            4      2.06%     99.48% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::CallDirect            1      0.52%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::total          194                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.condPredicted        25135                       # Number of conditional branches predicted (Count)
board.processor.cores3.core.branchPred.condPredictedTaken        12632                       # Number of conditional branches predicted as taken (Count)
board.processor.cores3.core.branchPred.condIncorrect          206                       # Number of conditional branches incorrect (Count)
board.processor.cores3.core.branchPred.predTakenBTBMiss          129                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores3.core.branchPred.NotTakenMispredicted          202                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores3.core.branchPred.TakenMispredicted            4                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores3.core.branchPred.BTBLookups        50210                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.BTBUpdates          194                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.BTBHits        24979                       # Number of BTB hits (Count)
board.processor.cores3.core.branchPred.BTBHitRatio     0.497491                       # BTB Hit Ratio (Ratio)
board.processor.cores3.core.branchPred.BTBMispredicted          163                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores3.core.branchPred.indirectLookups           20                       # Number of indirect predictor lookups. (Count)
board.processor.cores3.core.branchPred.indirectHits            1                       # Number of indirect target hits. (Count)
board.processor.cores3.core.branchPred.indirectMisses           19                       # Number of indirect misses. (Count)
board.processor.cores3.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores3.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::Return        12500     24.90%     24.90% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::CallDirect        12445     24.79%     49.68% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::CallIndirect           20      0.04%     49.72% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::DirectCond        25135     50.06%     99.78% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::DirectUncond          110      0.22%    100.00% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::total        50210                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::Return        12500     49.54%     49.54% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::CallDirect          123      0.49%     50.03% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::CallIndirect           20      0.08%     50.11% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::DirectCond        12551     49.74%     99.85% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::DirectUncond           37      0.15%    100.00% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::total        25231                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::CallDirect           86     44.33%     44.33% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::CallIndirect            0      0.00%     44.33% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::DirectCond           84     43.30%     87.63% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::DirectUncond           24     12.37%    100.00% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::total          194                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::CallDirect           86     44.33%     44.33% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     44.33% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::DirectCond           84     43.30%     87.63% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::DirectUncond           24     12.37%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::total          194                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.branchPred.indirectBranchPred.lookups           20                       # Number of lookups (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.hits            1                       # Number of hits of a tag (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.misses           19                       # Number of misses (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.targetRecords            7                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.indirectRecords           27                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores3.core.branchPred.ras.pushes        20792                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores3.core.branchPred.ras.pops        20791                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores3.core.branchPred.ras.squashes        16618                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores3.core.branchPred.ras.used         4173                       # Number of times the RAS is the provider (Count)
board.processor.cores3.core.branchPred.ras.correct         4173                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores3.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores3.core.commit.commitSquashedInsts       367339                       # The number of squashed insts skipped by commit (Count)
board.processor.cores3.core.commit.commitNonSpecStalls        12330                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores3.core.commit.branchMispredicts          146                       # The number of times a branch was mispredicted (Count)
board.processor.cores3.core.commit.numCommittedDist::samples      2486105                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::mean     0.105467                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::stdev     0.717215                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::0      2394367     96.31%     96.31% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::1        37218      1.50%     97.81% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::2        24810      1.00%     98.80% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::3         8597      0.35%     99.15% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::4          149      0.01%     99.16% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::5         4906      0.20%     99.35% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::6           81      0.00%     99.36% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::7         3854      0.16%     99.51% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::8        12123      0.49%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::total      2486105                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores3.core.commit.membars         8220                       # Number of memory barriers committed (Count)
board.processor.cores3.core.commit.functionCalls         4174                       # Number of function calls committed. (Count)
board.processor.cores3.core.commit.committedInstType_0::No_OpClass         4180      1.59%      1.59% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IntAlu       162790     62.09%     63.68% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IntMult         4098      1.56%     65.24% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IntDiv            7      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatAdd            1      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatCmp            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatCvt            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMult            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatDiv            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMisc            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatSqrt            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAdd            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAlu            2      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdCmp            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdCvt            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMisc            1      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMult            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShift            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdDiv            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSqrt            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAes            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAesMix            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::Matrix            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MatrixMov            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MatrixOP            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MemRead        66107     25.21%     90.46% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MemWrite        25015      9.54%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::total       262203                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.commitEligibleSamples        12123                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores3.core.commitStats0.numInsts       153508                       # Number of instructions committed (thread level) (Count)
board.processor.cores3.core.commitStats0.numOps       262203                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores3.core.commitStats0.numInstsNotNOP       153508                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores3.core.commitStats0.numOpsNotNOP       262203                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores3.core.commitStats0.cpi    16.533106                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores3.core.commitStats0.ipc     0.060485                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores3.core.commitStats0.numMemRefs        91124                       # Number of memory references committed (Count)
board.processor.cores3.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores3.core.commitStats0.numIntInsts       249708                       # Number of integer instructions (Count)
board.processor.cores3.core.commitStats0.numLoadInsts        66107                       # Number of load instructions (Count)
board.processor.cores3.core.commitStats0.numStoreInsts        25017                       # Number of store instructions (Count)
board.processor.cores3.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores3.core.commitStats0.committedInstType::No_OpClass         4180      1.59%      1.59% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntAlu       162790     62.09%     63.68% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntMult         4098      1.56%     65.24% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntDiv            7      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatAdd            1      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatCmp            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatCvt            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMult            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatDiv            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMisc            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAdd            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAlu            2      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdCmp            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdCvt            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMisc            1      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMult            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShift            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdDiv            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAes            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::Matrix            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MatrixMov            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MatrixOP            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MemRead        66107     25.21%     90.46% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MemWrite        25015      9.54%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::total       262203                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedControl::IsControl        16905                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsDirectControl        12727                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsIndirectControl         4178                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsCondControl         8541                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsUncondControl         8364                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsCall         4174                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsReturn         4173                       # Class of control type instructions committed (Count)
board.processor.cores3.core.decode.idleCycles        45558                       # Number of cycles decode is idle (Cycle)
board.processor.cores3.core.decode.blockedCycles      2382187                       # Number of cycles decode is blocked (Cycle)
board.processor.cores3.core.decode.runCycles        79086                       # Number of cycles decode is running (Cycle)
board.processor.cores3.core.decode.unblockCycles        24647                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores3.core.decode.squashCycles         4257                       # Number of cycles decode is squashing (Cycle)
board.processor.cores3.core.decode.branchResolved        25000                       # Number of times decode resolved a branch (Count)
board.processor.cores3.core.decode.branchMispred          111                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores3.core.decode.decodedInsts       696017                       # Number of instructions handled by decode (Count)
board.processor.cores3.core.decode.squashedInsts          582                       # Number of squashed instructions handled by decode (Count)
board.processor.cores3.core.executeStats0.numInsts       448317                       # Number of executed instructions (Count)
board.processor.cores3.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores3.core.executeStats0.numBranches        25249                       # Number of branches executed (Count)
board.processor.cores3.core.executeStats0.numLoadInsts       111376                       # Number of load instructions executed (Count)
board.processor.cores3.core.executeStats0.numStoreInsts        33309                       # Number of stores executed (Count)
board.processor.cores3.core.executeStats0.instRate     0.176644                       # Inst execution rate ((Count/Cycle))
board.processor.cores3.core.executeStats0.numCCRegReads        63551                       # Number of times the CC registers were read (Count)
board.processor.cores3.core.executeStats0.numCCRegWrites       107867                       # Number of times the CC registers were written (Count)
board.processor.cores3.core.executeStats0.numFpRegReads           21                       # Number of times the floating registers were read (Count)
board.processor.cores3.core.executeStats0.numFpRegWrites           12                       # Number of times the floating registers were written (Count)
board.processor.cores3.core.executeStats0.numIntRegReads       489178                       # Number of times the integer registers were read (Count)
board.processor.cores3.core.executeStats0.numIntRegWrites       364511                       # Number of times the integer registers were written (Count)
board.processor.cores3.core.executeStats0.numMemRefs       144685                       # Number of memory refs (Count)
board.processor.cores3.core.executeStats0.numMiscRegReads       203272                       # Number of times the Misc registers were read (Count)
board.processor.cores3.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores3.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores3.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores3.core.fetch.predictedBranches        37420                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores3.core.fetch.cycles      2452347                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores3.core.fetch.squashCycles         8734                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores3.core.fetch.miscStallCycles           53                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores3.core.fetch.pendingTrapStallCycles          316                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores3.core.fetch.cacheLines        70421                       # Number of cache lines fetched (Count)
board.processor.cores3.core.fetch.icacheSquashes          101                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores3.core.fetch.nisnDist::samples      2535735                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::mean     0.325077                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::stdev     1.477660                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::0      2399161     94.61%     94.61% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::1         8241      0.32%     94.94% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::2        16432      0.65%     95.59% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::3         8260      0.33%     95.91% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::4           83      0.00%     95.92% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::5         4232      0.17%     96.08% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::6        28769      1.13%     97.22% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::7          139      0.01%     97.22% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::8        70418      2.78%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::total      2535735                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetchStats0.numInsts       483553                       # Number of instructions fetched (thread level) (Count)
board.processor.cores3.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores3.core.fetchStats0.fetchRate     0.190528                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores3.core.fetchStats0.numBranches        50210                       # Number of branches fetched (Count)
board.processor.cores3.core.fetchStats0.branchRate     0.019784                       # Number of branch fetches per cycle (Ratio)
board.processor.cores3.core.fetchStats0.icacheStallCycles        78652                       # ICache total stall cycles (Cycle)
board.processor.cores3.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores3.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores3.core.iew.squashCycles         4257                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores3.core.iew.blockCycles      2309640                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores3.core.iew.unblockCycles         4651                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores3.core.iew.dispatchedInsts       629719                       # Number of instructions dispatched to IQ (Count)
board.processor.cores3.core.iew.dispSquashedInsts           16                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores3.core.iew.dispLoadInsts       164876                       # Number of dispatched load instructions (Count)
board.processor.cores3.core.iew.dispStoreInsts        49759                       # Number of dispatched store instructions (Count)
board.processor.cores3.core.iew.dispNonSpecInsts         8213                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores3.core.iew.iqFullEvents          536                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores3.core.iew.lsqFullEvents           19                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores3.core.iew.memOrderViolationEvents         4103                       # Number of memory order violations (Count)
board.processor.cores3.core.iew.predictedTakenIncorrect            6                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores3.core.iew.predictedNotTakenIncorrect          154                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores3.core.iew.branchMispredicts          160                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores3.core.iew.instsToCommit       448280                       # Cumulative count of insts sent to commit (Count)
board.processor.cores3.core.iew.writebackCount       448134                       # Cumulative count of insts written-back (Count)
board.processor.cores3.core.iew.producerInst       326999                       # Number of instructions producing a value (Count)
board.processor.cores3.core.iew.consumerInst       467647                       # Number of instructions consuming a value (Count)
board.processor.cores3.core.iew.wbRate       0.176572                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores3.core.iew.wbFanout     0.699243                       # Average fanout of values written-back ((Count/Count))
board.processor.cores3.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores3.core.lsq0.forwLoads         8374                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores3.core.lsq0.squashedLoads        98769                       # Number of loads squashed (Count)
board.processor.cores3.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores3.core.lsq0.memOrderViolation         4103                       # Number of memory ordering violations (Count)
board.processor.cores3.core.lsq0.squashedStores        24742                       # Number of stores squashed (Count)
board.processor.cores3.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores3.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores3.core.lsq0.loadToUse::samples        66107                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::mean    36.441088                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::stdev   130.441069                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::0-9        61718     93.36%     93.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::10-19           33      0.05%     93.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::50-59          229      0.35%     93.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::60-69           21      0.03%     93.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::80-89            8      0.01%     93.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::100-109            1      0.00%     93.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::110-119            6      0.01%     93.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::120-129            1      0.00%     93.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::130-139           27      0.04%     93.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::150-159            1      0.00%     93.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::160-169            2      0.00%     93.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::210-219           24      0.04%     93.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::220-229            1      0.00%     93.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::230-239            1      0.00%     93.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::240-249            2      0.00%     93.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::overflows         4032      6.10%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::max_value          556                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::total        66107                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.mmu.dtb.rdAccesses       111376                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrAccesses        33309                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.dtb.rdMisses           49                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrMisses            8                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrAccesses        70476                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrMisses           86                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.power_state.pwrStateResidencyTicks::ON   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.rename.squashCycles         4257                       # Number of cycles rename is squashing (Cycle)
board.processor.cores3.core.rename.idleCycles        53893                       # Number of cycles rename is idle (Cycle)
board.processor.cores3.core.rename.blockCycles      2344245                       # Number of cycles rename is blocking (Cycle)
board.processor.cores3.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores3.core.rename.runCycles        91041                       # Number of cycles rename is running (Cycle)
board.processor.cores3.core.rename.unblockCycles        42299                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores3.core.rename.renamedInsts       662975                       # Number of instructions processed by rename (Count)
board.processor.cores3.core.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores3.core.rename.IQFullEvents        33044                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores3.core.rename.LQFullEvents           65                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores3.core.rename.SQFullEvents          735                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores3.core.rename.renamedOperands      1018105                       # Number of destination operands rename has renamed (Count)
board.processor.cores3.core.rename.lookups      2025048                       # Number of register rename lookups that rename has made (Count)
board.processor.cores3.core.rename.intLookups       773766                       # Number of integer rename lookups (Count)
board.processor.cores3.core.rename.fpLookups           27                       # Number of floating rename lookups (Count)
board.processor.cores3.core.rename.committedMaps       386826                       # Number of HB maps that are committed (Count)
board.processor.cores3.core.rename.undoneMaps       631279                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores3.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores3.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores3.core.rename.skidInsts       132031                       # count of insts added to the skid buffer (Count)
board.processor.cores3.core.rob.reads         3103433                       # The number of ROB reads (Count)
board.processor.cores3.core.rob.writes        1308716                       # The number of ROB writes (Count)
board.processor.cores3.core.thread_0.numInsts       153508                       # Number of Instructions committed (Count)
board.processor.cores3.core.thread_0.numOps       262203                       # Number of Ops committed (Count)
board.processor.cores3.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores4.core.numCycles         2545554                       # Number of cpu cycles simulated (Cycle)
board.processor.cores4.core.cpi             16.582549                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores4.core.ipc              0.060304                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores4.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores4.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores4.core.instsAdded         605206                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores4.core.nonSpecInstsAdded        24651                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores4.core.instsIssued        448510                       # Number of instructions issued (Count)
board.processor.cores4.core.squashedInstsIssued           15                       # Number of squashed instructions issued (Count)
board.processor.cores4.core.squashedInstsExamined       367654                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores4.core.squashedOperandsExamined       668174                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores4.core.squashedNonSpecRemoved        12321                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores4.core.numIssuedDist::samples      2543414                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::mean     0.176342                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::stdev     0.796684                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::0      2389570     93.95%     93.95% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::1        45596      1.79%     95.74% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::2        21116      0.83%     96.57% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::3        21329      0.84%     97.41% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::4        40799      1.60%     99.02% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::5        16621      0.65%     99.67% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::6         8309      0.33%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::7           52      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::8           22      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::total      2543414                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IntAlu           49      0.24%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IntMult            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IntDiv            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatAdd            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatCmp            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatCvt            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMult            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMultAcc            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatDiv            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMisc            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatSqrt            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAdd            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAddAcc            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAlu            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdCmp            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdCvt            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMisc            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMult            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMultAcc            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShift            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShiftAcc            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdDiv            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSqrt            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatAdd            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatAlu            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatCmp            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatCvt            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatDiv            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMisc            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMult            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdReduceAdd            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdReduceAlu            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdReduceCmp            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAes            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAesMix            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha1Hash            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha256Hash            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShaSigma2            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShaSigma3            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdPredAlu            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::Matrix            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MatrixMov            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MatrixOP            0      0.00%      0.24% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MemRead        12285     59.85%     60.08% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MemWrite         8194     39.92%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statIssuedInstType_0::No_OpClass         8338      1.86%      1.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IntAlu       287222     64.04%     65.90% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IntMult         8195      1.83%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IntDiv            7      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatAdd            3      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatCmp            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatCvt            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMult            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatDiv            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMisc            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatSqrt            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAdd            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAlu            6      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdCmp            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdCvt            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMisc            3      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMult            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShift            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdDiv            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSqrt            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAes            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAesMix            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::Matrix            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MatrixMov            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MatrixOP            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MemRead       111408     24.84%     92.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MemWrite        33320      7.43%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMemWrite            8      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::total       448510                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.issueRate        0.176193                       # Inst issue rate ((Count/Cycle))
board.processor.cores4.core.fuBusy              20528                       # FU busy when requested (Count)
board.processor.cores4.core.fuBusyRate       0.045769                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores4.core.intInstQueueReads      3460933                       # Number of integer instruction queue reads (Count)
board.processor.cores4.core.intInstQueueWrites      1001578                       # Number of integer instruction queue writes (Count)
board.processor.cores4.core.intInstQueueWakeupAccesses       448204                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores4.core.fpInstQueueReads           44                       # Number of floating instruction queue reads (Count)
board.processor.cores4.core.fpInstQueueWrites           37                       # Number of floating instruction queue writes (Count)
board.processor.cores4.core.fpInstQueueWakeupAccesses           22                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores4.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores4.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores4.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores4.core.intAluAccesses       460678                       # Number of integer alu accesses (Count)
board.processor.cores4.core.fpAluAccesses           22                       # Number of floating point alu accesses (Count)
board.processor.cores4.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores4.core.numSquashedInsts          135                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores4.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores4.core.timesIdled             65                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores4.core.idleCycles           2140                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores4.core.quiesceCycles       834814                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores4.core.MemDepUnit__0.insertedLoads       164903                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__0.insertedStores        49775                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__0.conflictingLoads       114813                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__0.conflictingStores        36942                       # Number of conflicting stores. (Count)
board.processor.cores4.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores4.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores4.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores4.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::Return        12504     24.89%     24.89% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::CallDirect        12448     24.78%     49.68% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::CallIndirect           19      0.04%     49.71% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::DirectCond        25145     50.06%     99.78% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::DirectUncond          113      0.22%    100.00% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::total        50229                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::Return         8331     25.00%     25.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::CallDirect         8279     24.84%     49.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::CallIndirect           14      0.04%     49.89% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::DirectCond        16604     49.83%     99.71% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::DirectUncond           96      0.29%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::total        33324                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::Return            1      0.48%      0.48% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::CallDirect           87     41.63%     42.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::CallIndirect            7      3.35%     45.45% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::DirectCond           90     43.06%     88.52% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::DirectUncond           24     11.48%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::total          209                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::Return         4173     24.69%     24.69% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::CallDirect         4169     24.66%     49.35% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::CallIndirect            5      0.03%     49.38% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::DirectCond         8541     50.52%     99.90% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::DirectUncond           17      0.10%    100.00% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::total        16905                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::CallDirect           60     38.46%     38.46% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::CallIndirect            5      3.21%     41.67% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::DirectCond           81     51.92%     93.59% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::DirectUncond           10      6.41%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::total          156                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.targetProvider_0::NoTarget        12802     25.49%     25.49% # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::BTB        24925     49.62%     75.11% # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::RAS        12501     24.89%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::Indirect            1      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::total        50229                       # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetWrong_0::NoBranch          190     96.45%     96.45% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::Return            6      3.05%     99.49% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::CallDirect            1      0.51%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::total          197                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.condPredicted        25145                       # Number of conditional branches predicted (Count)
board.processor.cores4.core.branchPred.condPredictedTaken        12636                       # Number of conditional branches predicted as taken (Count)
board.processor.cores4.core.branchPred.condIncorrect          209                       # Number of conditional branches incorrect (Count)
board.processor.cores4.core.branchPred.predTakenBTBMiss          129                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores4.core.branchPred.NotTakenMispredicted          205                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores4.core.branchPred.TakenMispredicted            4                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores4.core.branchPred.BTBLookups        50229                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.BTBUpdates          197                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.BTBHits        24985                       # Number of BTB hits (Count)
board.processor.cores4.core.branchPred.BTBHitRatio     0.497422                       # BTB Hit Ratio (Ratio)
board.processor.cores4.core.branchPred.BTBMispredicted          163                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores4.core.branchPred.indirectLookups           19                       # Number of indirect predictor lookups. (Count)
board.processor.cores4.core.branchPred.indirectHits            1                       # Number of indirect target hits. (Count)
board.processor.cores4.core.branchPred.indirectMisses           18                       # Number of indirect misses. (Count)
board.processor.cores4.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores4.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::Return        12504     24.89%     24.89% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::CallDirect        12448     24.78%     49.68% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::CallIndirect           19      0.04%     49.71% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::DirectCond        25145     50.06%     99.78% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::DirectUncond          113      0.22%    100.00% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::total        50229                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::Return        12504     49.53%     49.53% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::CallDirect          124      0.49%     50.02% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::CallIndirect           19      0.08%     50.10% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::DirectCond        12557     49.74%     99.84% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::DirectUncond           40      0.16%    100.00% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::total        25244                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::CallDirect           87     44.16%     44.16% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::CallIndirect            0      0.00%     44.16% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::DirectCond           86     43.65%     87.82% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::DirectUncond           24     12.18%    100.00% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::total          197                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::CallDirect           87     44.16%     44.16% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     44.16% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::DirectCond           86     43.65%     87.82% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::DirectUncond           24     12.18%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::total          197                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.branchPred.indirectBranchPred.lookups           19                       # Number of lookups (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.hits            1                       # Number of hits of a tag (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.misses           18                       # Number of misses (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.targetRecords            7                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.indirectRecords           26                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.speculativeOverflows            5                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores4.core.branchPred.ras.pushes        20798                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores4.core.branchPred.ras.pops        20797                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores4.core.branchPred.ras.squashes        16624                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores4.core.branchPred.ras.used         4173                       # Number of times the RAS is the provider (Count)
board.processor.cores4.core.branchPred.ras.correct         4173                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores4.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores4.core.commit.commitSquashedInsts       367469                       # The number of squashed insts skipped by commit (Count)
board.processor.cores4.core.commit.commitNonSpecStalls        12330                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores4.core.commit.branchMispredicts          111                       # The number of times a branch was mispredicted (Count)
board.processor.cores4.core.commit.numCommittedDist::samples      2493805                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::mean     0.105142                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::stdev     0.716186                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::0      2402080     96.32%     96.32% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::1        37208      1.49%     97.81% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::2        24808      0.99%     98.81% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::3         8597      0.34%     99.15% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::4          146      0.01%     99.16% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::5         4904      0.20%     99.36% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::6           80      0.00%     99.36% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::7         3852      0.15%     99.51% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::8        12130      0.49%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::total      2493805                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores4.core.commit.membars         8220                       # Number of memory barriers committed (Count)
board.processor.cores4.core.commit.functionCalls         4174                       # Number of function calls committed. (Count)
board.processor.cores4.core.commit.committedInstType_0::No_OpClass         4180      1.59%      1.59% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IntAlu       162790     62.09%     63.68% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IntMult         4098      1.56%     65.24% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IntDiv            7      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatAdd            1      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatCmp            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatCvt            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMult            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatDiv            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMisc            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatSqrt            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAdd            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAlu            2      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdCmp            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdCvt            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMisc            1      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMult            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShift            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdDiv            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSqrt            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAes            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAesMix            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::Matrix            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MatrixMov            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MatrixOP            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MemRead        66107     25.21%     90.46% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MemWrite        25015      9.54%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::total       262203                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.commitEligibleSamples        12130                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores4.core.commitStats0.numInsts       153508                       # Number of instructions committed (thread level) (Count)
board.processor.cores4.core.commitStats0.numOps       262203                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores4.core.commitStats0.numInstsNotNOP       153508                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores4.core.commitStats0.numOpsNotNOP       262203                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores4.core.commitStats0.cpi    16.582549                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores4.core.commitStats0.ipc     0.060304                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores4.core.commitStats0.numMemRefs        91124                       # Number of memory references committed (Count)
board.processor.cores4.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores4.core.commitStats0.numIntInsts       249708                       # Number of integer instructions (Count)
board.processor.cores4.core.commitStats0.numLoadInsts        66107                       # Number of load instructions (Count)
board.processor.cores4.core.commitStats0.numStoreInsts        25017                       # Number of store instructions (Count)
board.processor.cores4.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores4.core.commitStats0.committedInstType::No_OpClass         4180      1.59%      1.59% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntAlu       162790     62.09%     63.68% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntMult         4098      1.56%     65.24% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntDiv            7      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatAdd            1      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatCmp            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatCvt            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMult            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatDiv            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMisc            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAdd            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAlu            2      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdCmp            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdCvt            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMisc            1      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMult            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShift            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdDiv            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAes            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::Matrix            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MatrixMov            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MatrixOP            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MemRead        66107     25.21%     90.46% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MemWrite        25015      9.54%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::total       262203                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedControl::IsControl        16905                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsDirectControl        12727                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsIndirectControl         4178                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsCondControl         8541                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsUncondControl         8364                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsCall         4174                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsReturn         4173                       # Class of control type instructions committed (Count)
board.processor.cores4.core.decode.idleCycles        45615                       # Number of cycles decode is idle (Cycle)
board.processor.cores4.core.decode.blockedCycles      2389853                       # Number of cycles decode is blocked (Cycle)
board.processor.cores4.core.decode.runCycles        79071                       # Number of cycles decode is running (Cycle)
board.processor.cores4.core.decode.unblockCycles        24652                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores4.core.decode.squashCycles         4223                       # Number of cycles decode is squashing (Cycle)
board.processor.cores4.core.decode.branchResolved        25004                       # Number of times decode resolved a branch (Count)
board.processor.cores4.core.decode.branchMispred          113                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores4.core.decode.decodedInsts       696150                       # Number of instructions handled by decode (Count)
board.processor.cores4.core.decode.squashedInsts          582                       # Number of squashed instructions handled by decode (Count)
board.processor.cores4.core.executeStats0.numInsts       448375                       # Number of executed instructions (Count)
board.processor.cores4.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores4.core.executeStats0.numBranches        25254                       # Number of branches executed (Count)
board.processor.cores4.core.executeStats0.numLoadInsts       111381                       # Number of load instructions executed (Count)
board.processor.cores4.core.executeStats0.numStoreInsts        33317                       # Number of stores executed (Count)
board.processor.cores4.core.executeStats0.instRate     0.176140                       # Inst execution rate ((Count/Cycle))
board.processor.cores4.core.executeStats0.numCCRegReads        63566                       # Number of times the CC registers were read (Count)
board.processor.cores4.core.executeStats0.numCCRegWrites       107879                       # Number of times the CC registers were written (Count)
board.processor.cores4.core.executeStats0.numFpRegReads           27                       # Number of times the floating registers were read (Count)
board.processor.cores4.core.executeStats0.numFpRegWrites           14                       # Number of times the floating registers were written (Count)
board.processor.cores4.core.executeStats0.numIntRegReads       489232                       # Number of times the integer registers were read (Count)
board.processor.cores4.core.executeStats0.numIntRegWrites       364576                       # Number of times the integer registers were written (Count)
board.processor.cores4.core.executeStats0.numMemRefs       144698                       # Number of memory refs (Count)
board.processor.cores4.core.executeStats0.numMiscRegReads       203307                       # Number of times the Misc registers were read (Count)
board.processor.cores4.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores4.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores4.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores4.core.fetch.predictedBranches        37427                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores4.core.fetch.cycles      2460069                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores4.core.fetch.squashCycles         8670                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores4.core.fetch.miscStallCycles           18                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores4.core.fetch.pendingTrapStallCycles          101                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores4.core.fetch.cacheLines        70442                       # Number of cache lines fetched (Count)
board.processor.cores4.core.fetch.icacheSquashes          103                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores4.core.fetch.nisnDist::samples      2543414                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::mean     0.324191                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::stdev     1.475746                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::0      2406800     94.63%     94.63% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::1         8245      0.32%     94.95% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::2        16434      0.65%     95.60% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::3         8262      0.32%     95.92% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::4           84      0.00%     95.93% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::5         4235      0.17%     96.09% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::6        28774      1.13%     97.22% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::7          141      0.01%     97.23% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::8        70439      2.77%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::total      2543414                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetchStats0.numInsts       483674                       # Number of instructions fetched (thread level) (Count)
board.processor.cores4.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores4.core.fetchStats0.fetchRate     0.190007                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores4.core.fetchStats0.numBranches        50229                       # Number of branches fetched (Count)
board.processor.cores4.core.fetchStats0.branchRate     0.019732                       # Number of branch fetches per cycle (Ratio)
board.processor.cores4.core.fetchStats0.icacheStallCycles        78891                       # ICache total stall cycles (Cycle)
board.processor.cores4.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores4.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores4.core.iew.squashCycles         4223                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores4.core.iew.blockCycles      2317350                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores4.core.iew.unblockCycles         4655                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores4.core.iew.dispatchedInsts       629857                       # Number of instructions dispatched to IQ (Count)
board.processor.cores4.core.iew.dispSquashedInsts           16                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores4.core.iew.dispLoadInsts       164903                       # Number of dispatched load instructions (Count)
board.processor.cores4.core.iew.dispStoreInsts        49775                       # Number of dispatched store instructions (Count)
board.processor.cores4.core.iew.dispNonSpecInsts         8217                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores4.core.iew.iqFullEvents          541                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores4.core.iew.lsqFullEvents           19                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores4.core.iew.memOrderViolationEvents         4104                       # Number of memory order violations (Count)
board.processor.cores4.core.iew.predictedTakenIncorrect            6                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores4.core.iew.predictedNotTakenIncorrect          118                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores4.core.iew.branchMispredicts          124                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores4.core.iew.instsToCommit       448336                       # Cumulative count of insts sent to commit (Count)
board.processor.cores4.core.iew.writebackCount       448226                       # Cumulative count of insts written-back (Count)
board.processor.cores4.core.iew.producerInst       327044                       # Number of instructions producing a value (Count)
board.processor.cores4.core.iew.consumerInst       467706                       # Number of instructions consuming a value (Count)
board.processor.cores4.core.iew.wbRate       0.176082                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores4.core.iew.wbFanout     0.699251                       # Average fanout of values written-back ((Count/Count))
board.processor.cores4.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores4.core.lsq0.forwLoads         8370                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores4.core.lsq0.squashedLoads        98796                       # Number of loads squashed (Count)
board.processor.cores4.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores4.core.lsq0.memOrderViolation         4104                       # Number of memory ordering violations (Count)
board.processor.cores4.core.lsq0.squashedStores        24758                       # Number of stores squashed (Count)
board.processor.cores4.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores4.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores4.core.lsq0.loadToUse::samples        66107                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::mean    36.556401                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::stdev   130.618177                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::0-9        61718     93.36%     93.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::10-19           34      0.05%     93.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::40-49            1      0.00%     93.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::50-59          227      0.34%     93.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::60-69           21      0.03%     93.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::80-89            6      0.01%     93.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::140-149            1      0.00%     93.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::150-159            3      0.00%     93.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::190-199            3      0.00%     93.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::200-209            3      0.00%     93.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::210-219           18      0.03%     93.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::220-229            1      0.00%     93.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::230-239            1      0.00%     93.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::240-249            2      0.00%     93.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::290-299            1      0.00%     93.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::overflows         4067      6.15%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::max_value          556                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::total        66107                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.mmu.dtb.rdAccesses       111381                       # TLB accesses on read requests (Count)
board.processor.cores4.core.mmu.dtb.wrAccesses        33317                       # TLB accesses on write requests (Count)
board.processor.cores4.core.mmu.dtb.rdMisses           49                       # TLB misses on read requests (Count)
board.processor.cores4.core.mmu.dtb.wrMisses            8                       # TLB misses on write requests (Count)
board.processor.cores4.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores4.core.mmu.itb.wrAccesses        70461                       # TLB accesses on write requests (Count)
board.processor.cores4.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores4.core.mmu.itb.wrMisses           51                       # TLB misses on write requests (Count)
board.processor.cores4.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.power_state.pwrStateResidencyTicks::ON   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.rename.squashCycles         4223                       # Number of cycles rename is squashing (Cycle)
board.processor.cores4.core.rename.idleCycles        53951                       # Number of cycles rename is idle (Cycle)
board.processor.cores4.core.rename.blockCycles      2351904                       # Number of cycles rename is blocking (Cycle)
board.processor.cores4.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores4.core.rename.runCycles        91030                       # Number of cycles rename is running (Cycle)
board.processor.cores4.core.rename.unblockCycles        42306                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores4.core.rename.renamedInsts       663126                       # Number of instructions processed by rename (Count)
board.processor.cores4.core.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores4.core.rename.IQFullEvents        33052                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores4.core.rename.LQFullEvents           65                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores4.core.rename.SQFullEvents          733                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores4.core.rename.renamedOperands      1018356                       # Number of destination operands rename has renamed (Count)
board.processor.cores4.core.rename.lookups      2025569                       # Number of register rename lookups that rename has made (Count)
board.processor.cores4.core.rename.intLookups       773961                       # Number of integer rename lookups (Count)
board.processor.cores4.core.rename.fpLookups           27                       # Number of floating rename lookups (Count)
board.processor.cores4.core.rename.committedMaps       386826                       # Number of HB maps that are committed (Count)
board.processor.cores4.core.rename.undoneMaps       631530                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores4.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores4.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores4.core.rename.skidInsts       132055                       # count of insts added to the skid buffer (Count)
board.processor.cores4.core.rob.reads         3111256                       # The number of ROB reads (Count)
board.processor.cores4.core.rob.writes        1308954                       # The number of ROB writes (Count)
board.processor.cores4.core.thread_0.numInsts       153508                       # Number of Instructions committed (Count)
board.processor.cores4.core.thread_0.numOps       262203                       # Number of Ops committed (Count)
board.processor.cores4.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores5.core.numCycles         2547938                       # Number of cpu cycles simulated (Cycle)
board.processor.cores5.core.cpi             16.598080                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores5.core.ipc              0.060248                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores5.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores5.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores5.core.instsAdded         605368                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores5.core.nonSpecInstsAdded        24651                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores5.core.instsIssued        448694                       # Number of instructions issued (Count)
board.processor.cores5.core.squashedInstsIssued           15                       # Number of squashed instructions issued (Count)
board.processor.cores5.core.squashedInstsExamined       367816                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores5.core.squashedOperandsExamined       668121                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores5.core.squashedNonSpecRemoved        12321                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores5.core.numIssuedDist::samples      2545726                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::mean     0.176254                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::stdev     0.796392                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::0      2391727     93.95%     93.95% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::1        45731      1.80%     95.75% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::2        21133      0.83%     96.58% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::3        21328      0.84%     97.42% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::4        40802      1.60%     99.02% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::5        16621      0.65%     99.67% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::6         8309      0.33%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::7           54      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::8           21      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::total      2545726                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IntAlu           54      0.26%      0.26% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IntMult            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IntDiv            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatAdd            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatCmp            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatCvt            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMult            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMultAcc            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatDiv            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMisc            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatSqrt            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAdd            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAddAcc            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAlu            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdCmp            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdCvt            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMisc            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMult            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMultAcc            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShift            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShiftAcc            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdDiv            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSqrt            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatAdd            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatAlu            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatCmp            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatCvt            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatDiv            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMisc            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMult            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdReduceAdd            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdReduceAlu            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdReduceCmp            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAes            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAesMix            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha1Hash            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha256Hash            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShaSigma2            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShaSigma3            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdPredAlu            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::Matrix            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MatrixMov            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MatrixOP            0      0.00%      0.26% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MemRead        12285     59.84%     60.10% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MemWrite         8191     39.90%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statIssuedInstType_0::No_OpClass         8452      1.88%      1.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IntAlu       287288     64.03%     65.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IntMult         8195      1.83%     67.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IntDiv            7      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatAdd            3      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatCmp            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatCvt            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMult            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatDiv            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMisc            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatSqrt            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAdd            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAlu            6      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdCmp            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdCvt            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMisc            3      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMult            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShift            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdDiv            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSqrt            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAes            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAesMix            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::Matrix            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MatrixMov            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MatrixOP            0      0.00%     67.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MemRead       111416     24.83%     92.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MemWrite        33316      7.43%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMemWrite            8      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::total       448694                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.issueRate        0.176101                       # Inst issue rate ((Count/Cycle))
board.processor.cores5.core.fuBusy              20530                       # FU busy when requested (Count)
board.processor.cores5.core.fuBusyRate       0.045755                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores5.core.intInstQueueReads      3463615                       # Number of integer instruction queue reads (Count)
board.processor.cores5.core.intInstQueueWrites      1001902                       # Number of integer instruction queue writes (Count)
board.processor.cores5.core.intInstQueueWakeupAccesses       448271                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores5.core.fpInstQueueReads           44                       # Number of floating instruction queue reads (Count)
board.processor.cores5.core.fpInstQueueWrites           37                       # Number of floating instruction queue writes (Count)
board.processor.cores5.core.fpInstQueueWakeupAccesses           22                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores5.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores5.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores5.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores5.core.intAluAccesses       460750                       # Number of integer alu accesses (Count)
board.processor.cores5.core.fpAluAccesses           22                       # Number of floating point alu accesses (Count)
board.processor.cores5.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores5.core.numSquashedInsts          136                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores5.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores5.core.timesIdled             71                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores5.core.idleCycles           2212                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores5.core.quiesceCycles       841571                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores5.core.MemDepUnit__0.insertedLoads       164905                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__0.insertedStores        49775                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__0.conflictingLoads       114813                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__0.conflictingStores        36942                       # Number of conflicting stores. (Count)
board.processor.cores5.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores5.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores5.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores5.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::Return        12506     24.90%     24.90% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::CallDirect        12451     24.79%     49.68% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::CallIndirect           19      0.04%     49.72% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::DirectCond        25148     50.06%     99.78% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::DirectUncond          110      0.22%    100.00% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::total        50234                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::Return         8333     25.00%     25.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::CallDirect         8282     24.85%     49.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::CallIndirect           14      0.04%     49.89% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::DirectCond        16607     49.83%     99.72% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::DirectUncond           93      0.28%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::total        33329                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::Return            2      0.94%      0.94% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::CallDirect           88     41.51%     42.45% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::CallIndirect            7      3.30%     45.75% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::DirectCond           91     42.92%     88.68% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::DirectUncond           24     11.32%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::total          212                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::Return         4173     24.69%     24.69% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::CallDirect         4169     24.66%     49.35% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::CallIndirect            5      0.03%     49.38% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::DirectCond         8541     50.52%     99.90% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::DirectUncond           17      0.10%    100.00% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::total        16905                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::CallDirect           60     38.71%     38.71% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::CallIndirect            5      3.23%     41.94% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::DirectCond           80     51.61%     93.55% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::DirectUncond           10      6.45%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::total          155                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.targetProvider_0::NoTarget        12801     25.48%     25.48% # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::BTB        24929     49.63%     75.11% # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::RAS        12503     24.89%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::Indirect            1      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::total        50234                       # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetWrong_0::NoBranch          191     95.50%     95.50% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::Return            7      3.50%     99.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::CallDirect            2      1.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::total          200                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.condPredicted        25148                       # Number of conditional branches predicted (Count)
board.processor.cores5.core.branchPred.condPredictedTaken        12647                       # Number of conditional branches predicted as taken (Count)
board.processor.cores5.core.branchPred.condIncorrect          212                       # Number of conditional branches incorrect (Count)
board.processor.cores5.core.branchPred.predTakenBTBMiss          131                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores5.core.branchPred.NotTakenMispredicted          208                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores5.core.branchPred.TakenMispredicted            4                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores5.core.branchPred.BTBLookups        50234                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.BTBUpdates          199                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.BTBHits        24987                       # Number of BTB hits (Count)
board.processor.cores5.core.branchPred.BTBHitRatio     0.497412                       # BTB Hit Ratio (Ratio)
board.processor.cores5.core.branchPred.BTBMispredicted          163                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores5.core.branchPred.indirectLookups           19                       # Number of indirect predictor lookups. (Count)
board.processor.cores5.core.branchPred.indirectHits            1                       # Number of indirect target hits. (Count)
board.processor.cores5.core.branchPred.indirectMisses           18                       # Number of indirect misses. (Count)
board.processor.cores5.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores5.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::Return        12506     24.90%     24.90% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::CallDirect        12451     24.79%     49.68% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::CallIndirect           19      0.04%     49.72% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::DirectCond        25148     50.06%     99.78% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::DirectUncond          110      0.22%    100.00% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::total        50234                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::Return        12506     49.53%     49.53% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::CallDirect          124      0.49%     50.03% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::CallIndirect           19      0.08%     50.10% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::DirectCond        12561     49.75%     99.85% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::DirectUncond           37      0.15%    100.00% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::total        25247                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::CallDirect           88     44.22%     44.22% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::CallIndirect            0      0.00%     44.22% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::DirectCond           87     43.72%     87.94% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::DirectUncond           24     12.06%    100.00% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::total          199                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::CallDirect           88     44.22%     44.22% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     44.22% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::DirectCond           87     43.72%     87.94% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::DirectUncond           24     12.06%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::total          199                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.branchPred.indirectBranchPred.lookups           19                       # Number of lookups (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.hits            1                       # Number of hits of a tag (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.misses           18                       # Number of misses (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.targetRecords            7                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.indirectRecords           26                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.speculativeOverflows            5                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores5.core.branchPred.ras.pushes        20803                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores5.core.branchPred.ras.pops        20802                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores5.core.branchPred.ras.squashes        16629                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores5.core.branchPred.ras.used         4173                       # Number of times the RAS is the provider (Count)
board.processor.cores5.core.branchPred.ras.correct         4173                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores5.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores5.core.commit.commitSquashedInsts       367621                       # The number of squashed insts skipped by commit (Count)
board.processor.cores5.core.commit.commitNonSpecStalls        12330                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores5.core.commit.branchMispredicts          228                       # The number of times a branch was mispredicted (Count)
board.processor.cores5.core.commit.numCommittedDist::samples      2495970                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::mean     0.105051                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::stdev     0.715908                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::0      2404247     96.33%     96.33% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::1        37214      1.49%     97.82% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::2        24801      0.99%     98.81% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::3         8596      0.34%     99.15% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::4          142      0.01%     99.16% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::5         4905      0.20%     99.36% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::6           80      0.00%     99.36% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::7         3854      0.15%     99.51% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::8        12131      0.49%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::total      2495970                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores5.core.commit.membars         8220                       # Number of memory barriers committed (Count)
board.processor.cores5.core.commit.functionCalls         4174                       # Number of function calls committed. (Count)
board.processor.cores5.core.commit.committedInstType_0::No_OpClass         4180      1.59%      1.59% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IntAlu       162790     62.09%     63.68% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IntMult         4098      1.56%     65.24% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IntDiv            7      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatAdd            1      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatCmp            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatCvt            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMult            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatDiv            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMisc            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatSqrt            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAdd            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAlu            2      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdCmp            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdCvt            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMisc            1      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMult            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShift            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdDiv            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSqrt            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAes            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAesMix            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::Matrix            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MatrixMov            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MatrixOP            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MemRead        66107     25.21%     90.46% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MemWrite        25015      9.54%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::total       262203                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.commitEligibleSamples        12131                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores5.core.commitStats0.numInsts       153508                       # Number of instructions committed (thread level) (Count)
board.processor.cores5.core.commitStats0.numOps       262203                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores5.core.commitStats0.numInstsNotNOP       153508                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores5.core.commitStats0.numOpsNotNOP       262203                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores5.core.commitStats0.cpi    16.598080                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores5.core.commitStats0.ipc     0.060248                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores5.core.commitStats0.numMemRefs        91124                       # Number of memory references committed (Count)
board.processor.cores5.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores5.core.commitStats0.numIntInsts       249708                       # Number of integer instructions (Count)
board.processor.cores5.core.commitStats0.numLoadInsts        66107                       # Number of load instructions (Count)
board.processor.cores5.core.commitStats0.numStoreInsts        25017                       # Number of store instructions (Count)
board.processor.cores5.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores5.core.commitStats0.committedInstType::No_OpClass         4180      1.59%      1.59% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntAlu       162790     62.09%     63.68% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntMult         4098      1.56%     65.24% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntDiv            7      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatAdd            1      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatCmp            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatCvt            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMult            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatDiv            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMisc            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAdd            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAlu            2      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdCmp            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdCvt            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMisc            1      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMult            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShift            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdDiv            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAes            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::Matrix            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MatrixMov            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MatrixOP            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MemRead        66107     25.21%     90.46% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MemWrite        25015      9.54%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::total       262203                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedControl::IsControl        16905                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsDirectControl        12727                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsIndirectControl         4178                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsCondControl         8541                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsUncondControl         8364                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsCall         4174                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsReturn         4173                       # Class of control type instructions committed (Count)
board.processor.cores5.core.decode.idleCycles        45915                       # Number of cycles decode is idle (Cycle)
board.processor.cores5.core.decode.blockedCycles      2391627                       # Number of cycles decode is blocked (Cycle)
board.processor.cores5.core.decode.runCycles        79188                       # Number of cycles decode is running (Cycle)
board.processor.cores5.core.decode.unblockCycles        24655                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores5.core.decode.squashCycles         4341                       # Number of cycles decode is squashing (Cycle)
board.processor.cores5.core.decode.branchResolved        25005                       # Number of times decode resolved a branch (Count)
board.processor.cores5.core.decode.branchMispred          114                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores5.core.decode.decodedInsts       696288                       # Number of instructions handled by decode (Count)
board.processor.cores5.core.decode.squashedInsts          589                       # Number of squashed instructions handled by decode (Count)
board.processor.cores5.core.executeStats0.numInsts       448558                       # Number of executed instructions (Count)
board.processor.cores5.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores5.core.executeStats0.numBranches        25262                       # Number of branches executed (Count)
board.processor.cores5.core.executeStats0.numLoadInsts       111391                       # Number of load instructions executed (Count)
board.processor.cores5.core.executeStats0.numStoreInsts        33312                       # Number of stores executed (Count)
board.processor.cores5.core.executeStats0.instRate     0.176047                       # Inst execution rate ((Count/Cycle))
board.processor.cores5.core.executeStats0.numCCRegReads        63617                       # Number of times the CC registers were read (Count)
board.processor.cores5.core.executeStats0.numCCRegWrites       107901                       # Number of times the CC registers were written (Count)
board.processor.cores5.core.executeStats0.numFpRegReads           27                       # Number of times the floating registers were read (Count)
board.processor.cores5.core.executeStats0.numFpRegWrites           14                       # Number of times the floating registers were written (Count)
board.processor.cores5.core.executeStats0.numIntRegReads       489294                       # Number of times the integer registers were read (Count)
board.processor.cores5.core.executeStats0.numIntRegWrites       364634                       # Number of times the integer registers were written (Count)
board.processor.cores5.core.executeStats0.numMemRefs       144703                       # Number of memory refs (Count)
board.processor.cores5.core.executeStats0.numMiscRegReads       203333                       # Number of times the Misc registers were read (Count)
board.processor.cores5.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores5.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores5.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores5.core.fetch.predictedBranches        37433                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores5.core.fetch.cycles      2461252                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores5.core.fetch.squashCycles         8908                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores5.core.fetch.miscStallCycles          134                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores5.core.fetch.pendingTrapStallCycles         1294                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores5.core.fetch.cacheLines        70450                       # Number of cache lines fetched (Count)
board.processor.cores5.core.fetch.icacheSquashes          107                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores5.core.fetch.nisnDist::samples      2545726                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::mean     0.323909                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::stdev     1.475125                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::0      2409106     94.63%     94.63% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::1         8245      0.32%     94.96% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::2        16433      0.65%     95.60% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::3         8260      0.32%     95.93% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::4           89      0.00%     95.93% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::5         4240      0.17%     96.10% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::6        28772      1.13%     97.23% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::7          143      0.01%     97.23% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::8        70438      2.77%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::total      2545726                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetchStats0.numInsts       483681                       # Number of instructions fetched (thread level) (Count)
board.processor.cores5.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores5.core.fetchStats0.fetchRate     0.189832                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores5.core.fetchStats0.numBranches        50234                       # Number of branches fetched (Count)
board.processor.cores5.core.fetchStats0.branchRate     0.019716                       # Number of branch fetches per cycle (Ratio)
board.processor.cores5.core.fetchStats0.icacheStallCycles        78592                       # ICache total stall cycles (Cycle)
board.processor.cores5.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores5.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores5.core.iew.squashCycles         4341                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores5.core.iew.blockCycles      2318562                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores5.core.iew.unblockCycles         4667                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores5.core.iew.dispatchedInsts       630019                       # Number of instructions dispatched to IQ (Count)
board.processor.cores5.core.iew.dispSquashedInsts           18                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores5.core.iew.dispLoadInsts       164905                       # Number of dispatched load instructions (Count)
board.processor.cores5.core.iew.dispStoreInsts        49775                       # Number of dispatched store instructions (Count)
board.processor.cores5.core.iew.dispNonSpecInsts         8217                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores5.core.iew.iqFullEvents          540                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores5.core.iew.lsqFullEvents           31                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores5.core.iew.memOrderViolationEvents         4104                       # Number of memory order violations (Count)
board.processor.cores5.core.iew.predictedTakenIncorrect            6                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores5.core.iew.predictedNotTakenIncorrect          234                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores5.core.iew.branchMispredicts          240                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores5.core.iew.instsToCommit       448521                       # Cumulative count of insts sent to commit (Count)
board.processor.cores5.core.iew.writebackCount       448293                       # Cumulative count of insts written-back (Count)
board.processor.cores5.core.iew.producerInst       327088                       # Number of instructions producing a value (Count)
board.processor.cores5.core.iew.consumerInst       467759                       # Number of instructions consuming a value (Count)
board.processor.cores5.core.iew.wbRate       0.175943                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores5.core.iew.wbFanout     0.699266                       # Average fanout of values written-back ((Count/Count))
board.processor.cores5.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores5.core.lsq0.forwLoads         8384                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores5.core.lsq0.squashedLoads        98798                       # Number of loads squashed (Count)
board.processor.cores5.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores5.core.lsq0.memOrderViolation         4104                       # Number of memory ordering violations (Count)
board.processor.cores5.core.lsq0.squashedStores        24758                       # Number of stores squashed (Count)
board.processor.cores5.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores5.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores5.core.lsq0.loadToUse::samples        66107                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::mean    36.573616                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::stdev   130.643764                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::0-9        61717     93.36%     93.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::10-19           36      0.05%     93.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::50-59          231      0.35%     93.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::60-69           13      0.02%     93.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::80-89           11      0.02%     93.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::150-159            1      0.00%     93.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::200-209            2      0.00%     93.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::210-219            1      0.00%     93.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::240-249            1      0.00%     93.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::250-259            1      0.00%     93.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::260-269           25      0.04%     93.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::270-279            1      0.00%     93.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::280-289            5      0.01%     93.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::290-299            2      0.00%     93.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::overflows         4060      6.14%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::max_value          556                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::total        66107                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.mmu.dtb.rdAccesses       111391                       # TLB accesses on read requests (Count)
board.processor.cores5.core.mmu.dtb.wrAccesses        33312                       # TLB accesses on write requests (Count)
board.processor.cores5.core.mmu.dtb.rdMisses           49                       # TLB misses on read requests (Count)
board.processor.cores5.core.mmu.dtb.wrMisses            9                       # TLB misses on write requests (Count)
board.processor.cores5.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores5.core.mmu.itb.wrAccesses        70585                       # TLB accesses on write requests (Count)
board.processor.cores5.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores5.core.mmu.itb.wrMisses          173                       # TLB misses on write requests (Count)
board.processor.cores5.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.power_state.pwrStateResidencyTicks::ON   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.rename.squashCycles         4341                       # Number of cycles rename is squashing (Cycle)
board.processor.cores5.core.rename.idleCycles        54250                       # Number of cycles rename is idle (Cycle)
board.processor.cores5.core.rename.blockCycles      2353596                       # Number of cycles rename is blocking (Cycle)
board.processor.cores5.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores5.core.rename.runCycles        91147                       # Number of cycles rename is running (Cycle)
board.processor.cores5.core.rename.unblockCycles        42392                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores5.core.rename.renamedInsts       663270                       # Number of instructions processed by rename (Count)
board.processor.cores5.core.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores5.core.rename.IQFullEvents        33057                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores5.core.rename.LQFullEvents           65                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores5.core.rename.SQFullEvents          805                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores5.core.rename.renamedOperands      1018425                       # Number of destination operands rename has renamed (Count)
board.processor.cores5.core.rename.lookups      2025668                       # Number of register rename lookups that rename has made (Count)
board.processor.cores5.core.rename.intLookups       773976                       # Number of integer rename lookups (Count)
board.processor.cores5.core.rename.fpLookups           27                       # Number of floating rename lookups (Count)
board.processor.cores5.core.rename.committedMaps       386826                       # Number of HB maps that are committed (Count)
board.processor.cores5.core.rename.undoneMaps       631599                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores5.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores5.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores5.core.rename.skidInsts       132099                       # count of insts added to the skid buffer (Count)
board.processor.cores5.core.rob.reads         3113559                       # The number of ROB reads (Count)
board.processor.cores5.core.rob.writes        1309407                       # The number of ROB writes (Count)
board.processor.cores5.core.thread_0.numInsts       153508                       # Number of Instructions committed (Count)
board.processor.cores5.core.thread_0.numOps       262203                       # Number of Ops committed (Count)
board.processor.cores5.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores6.core.numCycles         2555518                       # Number of cpu cycles simulated (Cycle)
board.processor.cores6.core.cpi             16.544960                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores6.core.ipc              0.060441                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores6.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores6.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores6.core.instsAdded         607586                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores6.core.nonSpecInstsAdded        24717                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores6.core.instsIssued        450763                       # Number of instructions issued (Count)
board.processor.cores6.core.squashedInstsIssued           16                       # Number of squashed instructions issued (Count)
board.processor.cores6.core.squashedInstsExamined       368339                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores6.core.squashedOperandsExamined       669350                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores6.core.squashedNonSpecRemoved        12378                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores6.core.numIssuedDist::samples      2552923                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::mean     0.176567                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::stdev     0.797503                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::0      2398280     93.94%     93.94% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::1        45893      1.80%     95.74% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::2        21309      0.83%     96.57% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::3        21425      0.84%     97.41% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::4        40814      1.60%     99.01% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::5        16673      0.65%     99.67% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::6         8379      0.33%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::7          118      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::8           32      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::total      2552923                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IntAlu           66      0.32%      0.32% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IntMult            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IntDiv            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatAdd            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatCmp            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatCvt            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMult            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMultAcc            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatDiv            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMisc            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatSqrt            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAdd            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAddAcc            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAlu            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdCmp            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdCvt            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMisc            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMult            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMultAcc            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShift            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShiftAcc            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdDiv            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSqrt            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatAdd            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatAlu            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatCmp            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatCvt            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatDiv            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMisc            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMult            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdReduceAdd            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdReduceAlu            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdReduceCmp            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAes            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAesMix            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha1Hash            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha256Hash            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShaSigma2            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShaSigma3            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdPredAlu            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::Matrix            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MatrixMov            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MatrixOP            0      0.00%      0.32% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MemRead        12283     59.80%     60.12% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MemWrite         8192     39.88%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statIssuedInstType_0::No_OpClass         8370      1.86%      1.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IntAlu       288821     64.07%     65.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IntMult         8195      1.82%     67.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IntDiv            7      0.00%     67.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatAdd          132      0.03%     67.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatCmp            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatCvt            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMult            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatDiv            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMisc            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatSqrt            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAdd            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAlu            6      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdCmp            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdCvt            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMisc          132      0.03%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMult            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShift            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdDiv            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSqrt            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAes            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAesMix            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::Matrix            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MatrixMov            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MatrixOP            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MemRead       111463     24.73%     92.54% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MemWrite        33363      7.40%     99.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMemRead            2      0.00%     99.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMemWrite          272      0.06%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::total       450763                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.issueRate        0.176388                       # Inst issue rate ((Count/Cycle))
board.processor.cores6.core.fuBusy              20541                       # FU busy when requested (Count)
board.processor.cores6.core.fuBusyRate       0.045569                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores6.core.intInstQueueReads      3473656                       # Number of integer instruction queue reads (Count)
board.processor.cores6.core.intInstQueueWrites      1004047                       # Number of integer instruction queue writes (Count)
board.processor.cores6.core.intInstQueueWakeupAccesses       449678                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores6.core.fpInstQueueReads         1350                       # Number of floating instruction queue reads (Count)
board.processor.cores6.core.fpInstQueueWrites          699                       # Number of floating instruction queue writes (Count)
board.processor.cores6.core.fpInstQueueWakeupAccesses          671                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores6.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores6.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores6.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores6.core.intAluAccesses       462259                       # Number of integer alu accesses (Count)
board.processor.cores6.core.fpAluAccesses          675                       # Number of floating point alu accesses (Count)
board.processor.cores6.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores6.core.numSquashedInsts          190                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores6.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores6.core.timesIdled             80                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores6.core.idleCycles           2595                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores6.core.quiesceCycles       849002                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores6.core.MemDepUnit__0.insertedLoads       164976                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__0.insertedStores        50123                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__0.conflictingLoads       114801                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__0.conflictingStores        36962                       # Number of conflicting stores. (Count)
board.processor.cores6.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores6.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores6.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores6.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::Return        12509     24.77%     24.77% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::CallDirect        12464     24.68%     49.46% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::CallIndirect           17      0.03%     49.49% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::DirectCond        25393     50.29%     99.78% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::DirectUncond          113      0.22%    100.00% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::total        50496                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::Return         8330     24.92%     24.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::CallDirect         8289     24.80%     49.72% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::CallIndirect           12      0.04%     49.75% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::DirectCond        16702     49.97%     99.72% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::DirectUncond           93      0.28%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::total        33426                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::Return            1      0.43%      0.43% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::CallDirect           96     41.74%     42.17% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::CallIndirect            6      2.61%     44.78% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::DirectCond          100     43.48%     88.26% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::DirectUncond           27     11.74%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::total          230                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::Return         4179     24.48%     24.48% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::CallDirect         4175     24.46%     48.94% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::CallIndirect            5      0.03%     48.97% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::DirectCond         8691     50.91%     99.88% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::DirectUncond           20      0.12%    100.00% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::total        17070                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::CallDirect           65     37.36%     37.36% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::CallIndirect            5      2.87%     40.23% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::DirectCond           92     52.87%     93.10% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::DirectUncond           12      6.90%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::total          174                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.targetProvider_0::NoTarget        12934     25.61%     25.61% # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::BTB        25056     49.62%     75.23% # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::RAS        12506     24.77%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::total        50496                       # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetWrong_0::NoBranch          221     97.36%     97.36% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::Return            5      2.20%     99.56% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::CallDirect            1      0.44%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::total          227                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.condPredicted        25393                       # Number of conditional branches predicted (Count)
board.processor.cores6.core.branchPred.condPredictedTaken        12818                       # Number of conditional branches predicted as taken (Count)
board.processor.cores6.core.branchPred.condIncorrect          230                       # Number of conditional branches incorrect (Count)
board.processor.cores6.core.branchPred.predTakenBTBMiss          148                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores6.core.branchPred.NotTakenMispredicted          225                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores6.core.branchPred.TakenMispredicted            5                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores6.core.branchPred.BTBLookups        50496                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.BTBUpdates          218                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.BTBHits        25112                       # Number of BTB hits (Count)
board.processor.cores6.core.branchPred.BTBHitRatio     0.497307                       # BTB Hit Ratio (Ratio)
board.processor.cores6.core.branchPred.BTBMispredicted          186                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores6.core.branchPred.indirectLookups           17                       # Number of indirect predictor lookups. (Count)
board.processor.cores6.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores6.core.branchPred.indirectMisses           17                       # Number of indirect misses. (Count)
board.processor.cores6.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores6.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::Return        12509     24.77%     24.77% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::CallDirect        12464     24.68%     49.46% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::CallIndirect           17      0.03%     49.49% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::DirectCond        25393     50.29%     99.78% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::DirectUncond          113      0.22%    100.00% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::total        50496                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::Return        12509     49.28%     49.28% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::CallDirect          143      0.56%     49.84% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::CallIndirect           17      0.07%     49.91% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::DirectCond        12666     49.90%     99.81% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::DirectUncond           49      0.19%    100.00% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::total        25384                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::CallDirect           96     44.04%     44.04% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::CallIndirect            0      0.00%     44.04% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::DirectCond           95     43.58%     87.61% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::DirectUncond           27     12.39%    100.00% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::total          218                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::CallDirect           96     44.04%     44.04% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     44.04% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::DirectCond           95     43.58%     87.61% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::DirectUncond           27     12.39%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::total          218                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.branchPred.indirectBranchPred.lookups           17                       # Number of lookups (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.misses           17                       # Number of misses (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.targetRecords            6                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.indirectRecords           23                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores6.core.branchPred.ras.pushes        20811                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores6.core.branchPred.ras.pops        20810                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores6.core.branchPred.ras.squashes        16631                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores6.core.branchPred.ras.used         4179                       # Number of times the RAS is the provider (Count)
board.processor.cores6.core.branchPred.ras.correct         4179                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores6.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores6.core.commit.commitSquashedInsts       368080                       # The number of squashed insts skipped by commit (Count)
board.processor.cores6.core.commit.commitNonSpecStalls        12339                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores6.core.commit.branchMispredicts          157                       # The number of times a branch was mispredicted (Count)
board.processor.cores6.core.commit.numCommittedDist::samples      2503205                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::mean     0.105450                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::stdev     0.716649                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::0      2410849     96.31%     96.31% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::1        37402      1.49%     97.80% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::2        24931      1.00%     98.80% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::3         8713      0.35%     99.15% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::4          233      0.01%     99.16% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::5         4977      0.20%     99.36% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::6           94      0.00%     99.36% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::7         3868      0.15%     99.52% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::8        12138      0.48%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::total      2503205                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores6.core.commit.membars         8226                       # Number of memory barriers committed (Count)
board.processor.cores6.core.commit.functionCalls         4180                       # Number of function calls committed. (Count)
board.processor.cores6.core.commit.committedInstType_0::No_OpClass         4184      1.59%      1.59% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IntAlu       163969     62.12%     63.70% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IntMult         4098      1.55%     65.26% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IntDiv            7      0.00%     65.26% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatAdd          129      0.05%     65.31% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatCmp            0      0.00%     65.31% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatCvt            0      0.00%     65.31% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMult            0      0.00%     65.31% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.31% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatDiv            0      0.00%     65.31% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMisc            0      0.00%     65.31% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatSqrt            0      0.00%     65.31% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAdd            0      0.00%     65.31% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.31% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAlu            2      0.00%     65.31% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdCmp            0      0.00%     65.31% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdCvt            0      0.00%     65.31% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMisc          129      0.05%     65.36% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMult            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShift            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdDiv            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSqrt            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAes            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAesMix            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::Matrix            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MatrixMov            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MatrixOP            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MemRead        66139     25.06%     90.41% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MemWrite        25045      9.49%     99.90% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMemRead            2      0.00%     99.90% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMemWrite          260      0.10%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::total       263964                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.commitEligibleSamples        12138                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores6.core.commitStats0.numInsts       154459                       # Number of instructions committed (thread level) (Count)
board.processor.cores6.core.commitStats0.numOps       263964                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores6.core.commitStats0.numInstsNotNOP       154459                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores6.core.commitStats0.numOpsNotNOP       263964                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores6.core.commitStats0.cpi    16.544960                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores6.core.commitStats0.ipc     0.060441                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores6.core.commitStats0.numMemRefs        91446                       # Number of memory references committed (Count)
board.processor.cores6.core.commitStats0.numFpInsts          651                       # Number of float instructions (Count)
board.processor.cores6.core.commitStats0.numIntInsts       251201                       # Number of integer instructions (Count)
board.processor.cores6.core.commitStats0.numLoadInsts        66141                       # Number of load instructions (Count)
board.processor.cores6.core.commitStats0.numStoreInsts        25305                       # Number of store instructions (Count)
board.processor.cores6.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores6.core.commitStats0.committedInstType::No_OpClass         4184      1.59%      1.59% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntAlu       163969     62.12%     63.70% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntMult         4098      1.55%     65.26% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntDiv            7      0.00%     65.26% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatAdd          129      0.05%     65.31% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatCmp            0      0.00%     65.31% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatCvt            0      0.00%     65.31% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMult            0      0.00%     65.31% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.31% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatDiv            0      0.00%     65.31% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMisc            0      0.00%     65.31% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.31% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAdd            0      0.00%     65.31% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.31% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAlu            2      0.00%     65.31% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdCmp            0      0.00%     65.31% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdCvt            0      0.00%     65.31% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMisc          129      0.05%     65.36% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMult            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShift            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdDiv            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAes            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::Matrix            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MatrixMov            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MatrixOP            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MemRead        66139     25.06%     90.41% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MemWrite        25045      9.49%     99.90% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMemRead            2      0.00%     99.90% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMemWrite          260      0.10%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::total       263964                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedControl::IsControl        17070                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsDirectControl        12886                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsIndirectControl         4184                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsCondControl         8691                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsUncondControl         8379                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsCall         4180                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsReturn         4179                       # Class of control type instructions committed (Count)
board.processor.cores6.core.decode.idleCycles        45849                       # Number of cycles decode is idle (Cycle)
board.processor.cores6.core.decode.blockedCycles      2398715                       # Number of cycles decode is blocked (Cycle)
board.processor.cores6.core.decode.runCycles        79264                       # Number of cycles decode is running (Cycle)
board.processor.cores6.core.decode.unblockCycles        24821                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores6.core.decode.squashCycles         4274                       # Number of cycles decode is squashing (Cycle)
board.processor.cores6.core.decode.branchResolved        25141                       # Number of times decode resolved a branch (Count)
board.processor.cores6.core.decode.branchMispred          125                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores6.core.decode.decodedInsts       698654                       # Number of instructions handled by decode (Count)
board.processor.cores6.core.decode.squashedInsts          646                       # Number of squashed instructions handled by decode (Count)
board.processor.cores6.core.executeStats0.numInsts       450573                       # Number of executed instructions (Count)
board.processor.cores6.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores6.core.executeStats0.numBranches        25451                       # Number of branches executed (Count)
board.processor.cores6.core.executeStats0.numLoadInsts       111438                       # Number of load instructions executed (Count)
board.processor.cores6.core.executeStats0.numStoreInsts        33615                       # Number of stores executed (Count)
board.processor.cores6.core.executeStats0.instRate     0.176314                       # Inst execution rate ((Count/Cycle))
board.processor.cores6.core.executeStats0.numCCRegReads        64466                       # Number of times the CC registers were read (Count)
board.processor.cores6.core.executeStats0.numCCRegWrites       108572                       # Number of times the CC registers were written (Count)
board.processor.cores6.core.executeStats0.numFpRegReads          676                       # Number of times the floating registers were read (Count)
board.processor.cores6.core.executeStats0.numFpRegWrites          403                       # Number of times the floating registers were written (Count)
board.processor.cores6.core.executeStats0.numIntRegReads       491016                       # Number of times the integer registers were read (Count)
board.processor.cores6.core.executeStats0.numIntRegWrites       365635                       # Number of times the integer registers were written (Count)
board.processor.cores6.core.executeStats0.numMemRefs       145053                       # Number of memory refs (Count)
board.processor.cores6.core.executeStats0.numMiscRegReads       204108                       # Number of times the Misc registers were read (Count)
board.processor.cores6.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores6.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores6.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores6.core.fetch.predictedBranches        37562                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores6.core.fetch.cycles      2468882                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores6.core.fetch.squashCycles         8794                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores6.core.fetch.miscStallCycles           54                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores6.core.fetch.pendingTrapStallCycles          341                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores6.core.fetch.icacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores6.core.fetch.cacheLines        70509                       # Number of cache lines fetched (Count)
board.processor.cores6.core.fetch.icacheSquashes          121                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores6.core.fetch.nisnDist::samples      2552923                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::mean     0.324060                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::stdev     1.475484                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::0      2415848     94.63%     94.63% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::1         8276      0.32%     94.95% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::2        16472      0.65%     95.60% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::3         8330      0.33%     95.93% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::4          107      0.00%     95.93% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::5         4237      0.17%     96.10% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::6        28786      1.13%     97.22% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::7          174      0.01%     97.23% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::8        70693      2.77%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::total      2552923                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetchStats0.numInsts       485155                       # Number of instructions fetched (thread level) (Count)
board.processor.cores6.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores6.core.fetchStats0.fetchRate     0.189846                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores6.core.fetchStats0.numBranches        50496                       # Number of branches fetched (Count)
board.processor.cores6.core.fetchStats0.branchRate     0.019760                       # Number of branch fetches per cycle (Ratio)
board.processor.cores6.core.fetchStats0.icacheStallCycles        79240                       # ICache total stall cycles (Cycle)
board.processor.cores6.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores6.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores6.core.iew.squashCycles         4274                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores6.core.iew.blockCycles      2317432                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores6.core.iew.unblockCycles         4844                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores6.core.iew.dispatchedInsts       632303                       # Number of instructions dispatched to IQ (Count)
board.processor.cores6.core.iew.dispSquashedInsts           16                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores6.core.iew.dispLoadInsts       164976                       # Number of dispatched load instructions (Count)
board.processor.cores6.core.iew.dispStoreInsts        50123                       # Number of dispatched store instructions (Count)
board.processor.cores6.core.iew.dispNonSpecInsts         8239                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores6.core.iew.iqFullEvents          555                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores6.core.iew.lsqFullEvents          189                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores6.core.iew.memOrderViolationEvents         4104                       # Number of memory order violations (Count)
board.processor.cores6.core.iew.predictedTakenIncorrect            7                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores6.core.iew.predictedNotTakenIncorrect          169                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores6.core.iew.branchMispredicts          176                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores6.core.iew.instsToCommit       450521                       # Cumulative count of insts sent to commit (Count)
board.processor.cores6.core.iew.writebackCount       450349                       # Cumulative count of insts written-back (Count)
board.processor.cores6.core.iew.producerInst       328359                       # Number of instructions producing a value (Count)
board.processor.cores6.core.iew.consumerInst       469388                       # Number of instructions consuming a value (Count)
board.processor.cores6.core.iew.wbRate       0.176226                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores6.core.iew.wbFanout     0.699547                       # Average fanout of values written-back ((Count/Count))
board.processor.cores6.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores6.core.lsq0.forwLoads         8391                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores6.core.lsq0.squashedLoads        98835                       # Number of loads squashed (Count)
board.processor.cores6.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores6.core.lsq0.memOrderViolation         4104                       # Number of memory ordering violations (Count)
board.processor.cores6.core.lsq0.squashedStores        24818                       # Number of stores squashed (Count)
board.processor.cores6.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores6.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores6.core.lsq0.loadToUse::samples        66141                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::mean    36.529082                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::stdev   130.566738                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::0-9        61750     93.36%     93.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::10-19           34      0.05%     93.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::40-49            2      0.00%     93.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::50-59          234      0.35%     93.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::60-69           11      0.02%     93.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::80-89           11      0.02%     93.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::150-159            1      0.00%     93.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::170-179           17      0.03%     93.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::200-209            2      0.00%     93.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::260-269           24      0.04%     93.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::270-279            1      0.00%     93.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::280-289            1      0.00%     93.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::290-299            1      0.00%     93.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::overflows         4052      6.13%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::max_value          556                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::total        66141                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.mmu.dtb.rdAccesses       111438                       # TLB accesses on read requests (Count)
board.processor.cores6.core.mmu.dtb.wrAccesses        33615                       # TLB accesses on write requests (Count)
board.processor.cores6.core.mmu.dtb.rdMisses           56                       # TLB misses on read requests (Count)
board.processor.cores6.core.mmu.dtb.wrMisses           15                       # TLB misses on write requests (Count)
board.processor.cores6.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores6.core.mmu.itb.wrAccesses        70565                       # TLB accesses on write requests (Count)
board.processor.cores6.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores6.core.mmu.itb.wrMisses          102                       # TLB misses on write requests (Count)
board.processor.cores6.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.power_state.pwrStateResidencyTicks::ON   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.rename.squashCycles         4274                       # Number of cycles rename is squashing (Cycle)
board.processor.cores6.core.rename.idleCycles        54272                       # Number of cycles rename is idle (Cycle)
board.processor.cores6.core.rename.blockCycles      2352268                       # Number of cycles rename is blocking (Cycle)
board.processor.cores6.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores6.core.rename.runCycles        91302                       # Number of cycles rename is running (Cycle)
board.processor.cores6.core.rename.unblockCycles        50807                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores6.core.rename.renamedInsts       665548                       # Number of instructions processed by rename (Count)
board.processor.cores6.core.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores6.core.rename.IQFullEvents        33130                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores6.core.rename.LQFullEvents           65                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores6.core.rename.SQFullEvents         9111                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores6.core.rename.renamedOperands      1022262                       # Number of destination operands rename has renamed (Count)
board.processor.cores6.core.rename.lookups      2033150                       # Number of register rename lookups that rename has made (Count)
board.processor.cores6.core.rename.intLookups       776087                       # Number of integer rename lookups (Count)
board.processor.cores6.core.rename.fpLookups          681                       # Number of floating rename lookups (Count)
board.processor.cores6.core.rename.committedMaps       389642                       # Number of HB maps that are committed (Count)
board.processor.cores6.core.rename.undoneMaps       632620                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores6.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores6.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores6.core.rename.skidInsts       133094                       # count of insts added to the skid buffer (Count)
board.processor.cores6.core.rob.reads         3122955                       # The number of ROB reads (Count)
board.processor.cores6.core.rob.writes        1313807                       # The number of ROB writes (Count)
board.processor.cores6.core.thread_0.numInsts       154459                       # Number of Instructions committed (Count)
board.processor.cores6.core.thread_0.numOps       263964                       # Number of Ops committed (Count)
board.processor.cores6.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores7.core.numCycles         2540753                       # Number of cpu cycles simulated (Cycle)
board.processor.cores7.core.cpi             16.551274                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores7.core.ipc              0.060418                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores7.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores7.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores7.core.instsAdded         605106                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores7.core.nonSpecInstsAdded        24639                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores7.core.instsIssued        448493                       # Number of instructions issued (Count)
board.processor.cores7.core.squashedInstsIssued           15                       # Number of squashed instructions issued (Count)
board.processor.cores7.core.squashedInstsExamined       367542                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores7.core.squashedOperandsExamined       667844                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores7.core.squashedNonSpecRemoved        12309                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores7.core.numIssuedDist::samples      2538489                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::mean     0.176677                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::stdev     0.797376                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::0      2384631     93.94%     93.94% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::1        45620      1.80%     95.74% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::2        21110      0.83%     96.57% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::3        21338      0.84%     97.41% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::4        40786      1.61%     99.02% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::5        16623      0.65%     99.67% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::6         8307      0.33%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::7           54      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::8           20      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::total      2538489                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IntAlu           48      0.23%      0.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IntMult            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IntDiv            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatAdd            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatCmp            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatCvt            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMult            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMultAcc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatDiv            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMisc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatSqrt            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAdd            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAddAcc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAlu            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdCmp            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdCvt            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMisc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMult            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMultAcc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShift            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShiftAcc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdDiv            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSqrt            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatAdd            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatAlu            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatCmp            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatCvt            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatDiv            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMisc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMult            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdReduceAdd            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdReduceAlu            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdReduceCmp            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAes            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAesMix            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha1Hash            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha256Hash            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShaSigma2            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShaSigma3            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdPredAlu            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::Matrix            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MatrixMov            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MatrixOP            0      0.00%      0.23% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MemRead        12284     59.85%     60.09% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MemWrite         8191     39.91%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statIssuedInstType_0::No_OpClass         8349      1.86%      1.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IntAlu       287198     64.04%     65.90% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IntMult         8195      1.83%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IntDiv            7      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatAdd            3      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatCmp            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatCvt            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMult            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatDiv            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMisc            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatSqrt            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAdd            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAlu            2      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdCmp            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdCvt            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMisc            3      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMult            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShift            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdDiv            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSqrt            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAes            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAesMix            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::Matrix            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MatrixMov            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MatrixOP            0      0.00%     67.73% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MemRead       111411     24.84%     92.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MemWrite        33321      7.43%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMemWrite            4      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::total       448493                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.issueRate        0.176520                       # Inst issue rate ((Count/Cycle))
board.processor.cores7.core.fuBusy              20523                       # FU busy when requested (Count)
board.processor.cores7.core.fuBusyRate       0.045760                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores7.core.intInstQueueReads      3455985                       # Number of integer instruction queue reads (Count)
board.processor.cores7.core.intInstQueueWrites      1001370                       # Number of integer instruction queue writes (Count)
board.processor.cores7.core.intInstQueueWakeupAccesses       448168                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores7.core.fpInstQueueReads           28                       # Number of floating instruction queue reads (Count)
board.processor.cores7.core.fpInstQueueWrites           21                       # Number of floating instruction queue writes (Count)
board.processor.cores7.core.fpInstQueueWakeupAccesses           14                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores7.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores7.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores7.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores7.core.intAluAccesses       460653                       # Number of integer alu accesses (Count)
board.processor.cores7.core.fpAluAccesses           14                       # Number of floating point alu accesses (Count)
board.processor.cores7.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores7.core.numSquashedInsts          143                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores7.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores7.core.timesIdled             73                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores7.core.idleCycles           2264                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores7.core.quiesceCycles       855157                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores7.core.MemDepUnit__0.insertedLoads       164877                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__0.insertedStores        49770                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__0.conflictingLoads       114796                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__0.conflictingStores        36932                       # Number of conflicting stores. (Count)
board.processor.cores7.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores7.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores7.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores7.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::Return        12500     24.89%     24.89% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::CallDirect        12452     24.79%     49.69% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::CallIndirect           20      0.04%     49.73% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::DirectCond        25137     50.05%     99.78% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::DirectUncond          111      0.22%    100.00% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::total        50220                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::Return         8327     24.99%     24.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::CallDirect         8283     24.86%     49.86% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::CallIndirect           15      0.05%     49.90% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::DirectCond        16596     49.82%     99.72% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::DirectUncond           94      0.28%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::total        33315                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::Return            1      0.48%      0.48% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::CallDirect           89     42.58%     43.06% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::CallIndirect            6      2.87%     45.93% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::DirectCond           90     43.06%     89.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::DirectUncond           23     11.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::total          209                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::Return         4173     24.69%     24.69% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::CallDirect         4169     24.66%     49.35% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::CallIndirect            5      0.03%     49.38% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::DirectCond         8541     50.52%     99.90% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::DirectUncond           17      0.10%    100.00% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::total        16905                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::CallDirect           58     37.91%     37.91% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::CallIndirect            4      2.61%     40.52% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::DirectCond           81     52.94%     93.46% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::DirectUncond           10      6.54%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::total          153                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.targetProvider_0::NoTarget        12796     25.48%     25.48% # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::BTB        24926     49.63%     75.11% # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::RAS        12497     24.88%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::Indirect            1      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::total        50220                       # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetWrong_0::NoBranch          191     96.95%     96.95% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::Return            5      2.54%     99.49% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::CallDirect            1      0.51%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::total          197                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.condPredicted        25137                       # Number of conditional branches predicted (Count)
board.processor.cores7.core.branchPred.condPredictedTaken        12621                       # Number of conditional branches predicted as taken (Count)
board.processor.cores7.core.branchPred.condIncorrect          209                       # Number of conditional branches incorrect (Count)
board.processor.cores7.core.branchPred.predTakenBTBMiss          128                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores7.core.branchPred.NotTakenMispredicted          205                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores7.core.branchPred.TakenMispredicted            4                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores7.core.branchPred.BTBLookups        50220                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.BTBUpdates          198                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.BTBHits        24983                       # Number of BTB hits (Count)
board.processor.cores7.core.branchPred.BTBHitRatio     0.497471                       # BTB Hit Ratio (Ratio)
board.processor.cores7.core.branchPred.BTBMispredicted          166                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores7.core.branchPred.indirectLookups           20                       # Number of indirect predictor lookups. (Count)
board.processor.cores7.core.branchPred.indirectHits            1                       # Number of indirect target hits. (Count)
board.processor.cores7.core.branchPred.indirectMisses           19                       # Number of indirect misses. (Count)
board.processor.cores7.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores7.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::Return        12500     24.89%     24.89% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::CallDirect        12452     24.79%     49.69% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::CallIndirect           20      0.04%     49.73% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::DirectCond        25137     50.05%     99.78% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::DirectUncond          111      0.22%    100.00% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::total        50220                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::Return        12500     49.53%     49.53% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::CallDirect          125      0.50%     50.03% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::CallIndirect           20      0.08%     50.11% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::DirectCond        12553     49.74%     99.85% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::DirectUncond           39      0.15%    100.00% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::total        25237                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::CallDirect           89     44.95%     44.95% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::CallIndirect            0      0.00%     44.95% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::DirectCond           86     43.43%     88.38% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::DirectUncond           23     11.62%    100.00% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::total          198                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::CallDirect           89     44.95%     44.95% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     44.95% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::DirectCond           86     43.43%     88.38% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::DirectUncond           23     11.62%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::total          198                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.branchPred.indirectBranchPred.lookups           20                       # Number of lookups (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.hits            1                       # Number of hits of a tag (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.misses           19                       # Number of misses (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.targetRecords            6                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.indirectRecords           26                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.speculativeOverflows            4                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores7.core.branchPred.ras.pushes        20799                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores7.core.branchPred.ras.pops        20798                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores7.core.branchPred.ras.squashes        16625                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores7.core.branchPred.ras.used         4173                       # Number of times the RAS is the provider (Count)
board.processor.cores7.core.branchPred.ras.correct         4173                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores7.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores7.core.commit.commitSquashedInsts       367381                       # The number of squashed insts skipped by commit (Count)
board.processor.cores7.core.commit.commitNonSpecStalls        12330                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores7.core.commit.branchMispredicts          128                       # The number of times a branch was mispredicted (Count)
board.processor.cores7.core.commit.numCommittedDist::samples      2488867                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::mean     0.105350                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::stdev     0.716916                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::0      2397146     96.31%     96.31% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::1        37214      1.50%     97.81% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::2        24802      1.00%     98.81% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::3         8588      0.35%     99.15% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::4          144      0.01%     99.16% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::5         4911      0.20%     99.35% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::6           76      0.00%     99.36% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::7         3854      0.15%     99.51% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::8        12132      0.49%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::total      2488867                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores7.core.commit.membars         8220                       # Number of memory barriers committed (Count)
board.processor.cores7.core.commit.functionCalls         4174                       # Number of function calls committed. (Count)
board.processor.cores7.core.commit.committedInstType_0::No_OpClass         4180      1.59%      1.59% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IntAlu       162790     62.09%     63.68% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IntMult         4098      1.56%     65.24% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IntDiv            7      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatAdd            1      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatCmp            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatCvt            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMult            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatDiv            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMisc            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatSqrt            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAdd            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAlu            2      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdCmp            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdCvt            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMisc            1      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMult            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShift            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdDiv            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSqrt            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAes            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAesMix            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::Matrix            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MatrixMov            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MatrixOP            0      0.00%     65.25% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MemRead        66107     25.21%     90.46% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MemWrite        25015      9.54%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::total       262203                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.commitEligibleSamples        12132                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores7.core.commitStats0.numInsts       153508                       # Number of instructions committed (thread level) (Count)
board.processor.cores7.core.commitStats0.numOps       262203                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores7.core.commitStats0.numInstsNotNOP       153508                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores7.core.commitStats0.numOpsNotNOP       262203                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores7.core.commitStats0.cpi    16.551274                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores7.core.commitStats0.ipc     0.060418                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores7.core.commitStats0.numMemRefs        91124                       # Number of memory references committed (Count)
board.processor.cores7.core.commitStats0.numFpInsts            7                       # Number of float instructions (Count)
board.processor.cores7.core.commitStats0.numIntInsts       249708                       # Number of integer instructions (Count)
board.processor.cores7.core.commitStats0.numLoadInsts        66107                       # Number of load instructions (Count)
board.processor.cores7.core.commitStats0.numStoreInsts        25017                       # Number of store instructions (Count)
board.processor.cores7.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores7.core.commitStats0.committedInstType::No_OpClass         4180      1.59%      1.59% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntAlu       162790     62.09%     63.68% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntMult         4098      1.56%     65.24% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntDiv            7      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatAdd            1      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatCmp            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatCvt            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMult            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatDiv            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMisc            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAdd            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAlu            2      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdCmp            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdCvt            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMisc            1      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMult            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShift            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdDiv            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAes            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::Matrix            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MatrixMov            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MatrixOP            0      0.00%     65.25% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MemRead        66107     25.21%     90.46% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MemWrite        25015      9.54%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMemWrite            2      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::total       262203                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedControl::IsControl        16905                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsDirectControl        12727                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsIndirectControl         4178                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsCondControl         8541                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsUncondControl         8364                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsCall         4174                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsReturn         4173                       # Class of control type instructions committed (Count)
board.processor.cores7.core.decode.idleCycles        45281                       # Number of cycles decode is idle (Cycle)
board.processor.cores7.core.decode.blockedCycles      2385245                       # Number of cycles decode is blocked (Cycle)
board.processor.cores7.core.decode.runCycles        79068                       # Number of cycles decode is running (Cycle)
board.processor.cores7.core.decode.unblockCycles        24655                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores7.core.decode.squashCycles         4240                       # Number of cycles decode is squashing (Cycle)
board.processor.cores7.core.decode.branchResolved        25007                       # Number of times decode resolved a branch (Count)
board.processor.cores7.core.decode.branchMispred          114                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores7.core.decode.decodedInsts       696043                       # Number of instructions handled by decode (Count)
board.processor.cores7.core.decode.squashedInsts          594                       # Number of squashed instructions handled by decode (Count)
board.processor.cores7.core.executeStats0.numInsts       448350                       # Number of executed instructions (Count)
board.processor.cores7.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores7.core.executeStats0.numBranches        25249                       # Number of branches executed (Count)
board.processor.cores7.core.executeStats0.numLoadInsts       111384                       # Number of load instructions executed (Count)
board.processor.cores7.core.executeStats0.numStoreInsts        33313                       # Number of stores executed (Count)
board.processor.cores7.core.executeStats0.instRate     0.176463                       # Inst execution rate ((Count/Cycle))
board.processor.cores7.core.executeStats0.numCCRegReads        63571                       # Number of times the CC registers were read (Count)
board.processor.cores7.core.executeStats0.numCCRegWrites       107864                       # Number of times the CC registers were written (Count)
board.processor.cores7.core.executeStats0.numFpRegReads           15                       # Number of times the floating registers were read (Count)
board.processor.cores7.core.executeStats0.numFpRegWrites           10                       # Number of times the floating registers were written (Count)
board.processor.cores7.core.executeStats0.numIntRegReads       489229                       # Number of times the integer registers were read (Count)
board.processor.cores7.core.executeStats0.numIntRegWrites       364558                       # Number of times the integer registers were written (Count)
board.processor.cores7.core.executeStats0.numMemRefs       144697                       # Number of memory refs (Count)
board.processor.cores7.core.executeStats0.numMiscRegReads       203294                       # Number of times the Misc registers were read (Count)
board.processor.cores7.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores7.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores7.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores7.core.fetch.predictedBranches        37424                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores7.core.fetch.cycles      2455375                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores7.core.fetch.squashCycles         8704                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores7.core.fetch.miscStallCycles           34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores7.core.fetch.pendingTrapStallCycles          199                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores7.core.fetch.cacheLines        70433                       # Number of cache lines fetched (Count)
board.processor.cores7.core.fetch.icacheSquashes          102                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores7.core.fetch.nisnDist::samples      2538489                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::mean     0.324772                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::stdev     1.476998                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::0      2401896     94.62%     94.62% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::1         8240      0.32%     94.94% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::2        16434      0.65%     95.59% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::3         8259      0.33%     95.92% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::4           88      0.00%     95.92% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::5         4233      0.17%     96.09% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::6        28772      1.13%     97.22% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::7          140      0.01%     97.23% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::8        70427      2.77%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::total      2538489                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetchStats0.numInsts       483607                       # Number of instructions fetched (thread level) (Count)
board.processor.cores7.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores7.core.fetchStats0.fetchRate     0.190340                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores7.core.fetchStats0.numBranches        50220                       # Number of branches fetched (Count)
board.processor.cores7.core.fetchStats0.branchRate     0.019766                       # Number of branch fetches per cycle (Ratio)
board.processor.cores7.core.fetchStats0.icacheStallCycles        78529                       # ICache total stall cycles (Cycle)
board.processor.cores7.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores7.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores7.core.iew.squashCycles         4240                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores7.core.iew.blockCycles      2312517                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores7.core.iew.unblockCycles         4665                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores7.core.iew.dispatchedInsts       629745                       # Number of instructions dispatched to IQ (Count)
board.processor.cores7.core.iew.dispSquashedInsts           16                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores7.core.iew.dispLoadInsts       164877                       # Number of dispatched load instructions (Count)
board.processor.cores7.core.iew.dispStoreInsts        49770                       # Number of dispatched store instructions (Count)
board.processor.cores7.core.iew.dispNonSpecInsts         8213                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores7.core.iew.iqFullEvents          538                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores7.core.iew.lsqFullEvents           31                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores7.core.iew.memOrderViolationEvents         4104                       # Number of memory order violations (Count)
board.processor.cores7.core.iew.predictedTakenIncorrect            6                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores7.core.iew.predictedNotTakenIncorrect          135                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores7.core.iew.branchMispredicts          141                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores7.core.iew.instsToCommit       448309                       # Cumulative count of insts sent to commit (Count)
board.processor.cores7.core.iew.writebackCount       448182                       # Cumulative count of insts written-back (Count)
board.processor.cores7.core.iew.producerInst       327017                       # Number of instructions producing a value (Count)
board.processor.cores7.core.iew.consumerInst       467687                       # Number of instructions consuming a value (Count)
board.processor.cores7.core.iew.wbRate       0.176397                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores7.core.iew.wbFanout     0.699222                       # Average fanout of values written-back ((Count/Count))
board.processor.cores7.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores7.core.lsq0.forwLoads         8376                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores7.core.lsq0.squashedLoads        98770                       # Number of loads squashed (Count)
board.processor.cores7.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores7.core.lsq0.memOrderViolation         4104                       # Number of memory ordering violations (Count)
board.processor.cores7.core.lsq0.squashedStores        24753                       # Number of stores squashed (Count)
board.processor.cores7.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores7.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores7.core.lsq0.loadToUse::samples        66107                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::mean    36.483595                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::stdev   130.483933                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::0-9        61720     93.36%     93.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::10-19           26      0.04%     93.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::40-49           10      0.02%     93.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::50-59          149      0.23%     93.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::60-69           94      0.14%     93.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::70-79            1      0.00%     93.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::80-89           11      0.02%     93.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::90-99           10      0.02%     93.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::120-129            1      0.00%     93.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::150-159            1      0.00%     93.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::170-179           16      0.02%     93.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::200-209            1      0.00%     93.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::230-239            1      0.00%     93.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::240-249            1      0.00%     93.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::250-259            1      0.00%     93.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::260-269           25      0.04%     93.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::280-289            1      0.00%     93.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::290-299            1      0.00%     93.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::overflows         4037      6.11%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::max_value          556                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::total        66107                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.mmu.dtb.rdAccesses       111384                       # TLB accesses on read requests (Count)
board.processor.cores7.core.mmu.dtb.wrAccesses        33313                       # TLB accesses on write requests (Count)
board.processor.cores7.core.mmu.dtb.rdMisses           63                       # TLB misses on read requests (Count)
board.processor.cores7.core.mmu.dtb.wrMisses           11                       # TLB misses on write requests (Count)
board.processor.cores7.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores7.core.mmu.itb.wrAccesses        70468                       # TLB accesses on write requests (Count)
board.processor.cores7.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores7.core.mmu.itb.wrMisses           82                       # TLB misses on write requests (Count)
board.processor.cores7.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.power_state.pwrStateResidencyTicks::ON   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.rename.squashCycles         4240                       # Number of cycles rename is squashing (Cycle)
board.processor.cores7.core.rename.idleCycles        53620                       # Number of cycles rename is idle (Cycle)
board.processor.cores7.core.rename.blockCycles      2347191                       # Number of cycles rename is blocking (Cycle)
board.processor.cores7.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores7.core.rename.runCycles        91024                       # Number of cycles rename is running (Cycle)
board.processor.cores7.core.rename.unblockCycles        42414                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores7.core.rename.renamedInsts       662991                       # Number of instructions processed by rename (Count)
board.processor.cores7.core.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores7.core.rename.IQFullEvents        33046                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores7.core.rename.LQFullEvents           65                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores7.core.rename.SQFullEvents          840                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores7.core.rename.renamedOperands      1018126                       # Number of destination operands rename has renamed (Count)
board.processor.cores7.core.rename.lookups      2025116                       # Number of register rename lookups that rename has made (Count)
board.processor.cores7.core.rename.intLookups       773818                       # Number of integer rename lookups (Count)
board.processor.cores7.core.rename.fpLookups           15                       # Number of floating rename lookups (Count)
board.processor.cores7.core.rename.committedMaps       386826                       # Number of HB maps that are committed (Count)
board.processor.cores7.core.rename.undoneMaps       631300                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores7.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores7.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores7.core.rename.skidInsts       132071                       # count of insts added to the skid buffer (Count)
board.processor.cores7.core.rob.reads         3106228                       # The number of ROB reads (Count)
board.processor.cores7.core.rob.writes        1308791                       # The number of ROB writes (Count)
board.processor.cores7.core.thread_0.numInsts       153508                       # Number of Instructions committed (Count)
board.processor.cores7.core.thread_0.numOps       262203                       # Number of Ops committed (Count)
board.processor.cores7.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores8.core.numCycles         2544801                       # Number of cpu cycles simulated (Cycle)
board.processor.cores8.core.cpi             16.475576                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores8.core.ipc              0.060696                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores8.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores8.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores8.core.instsAdded         607378                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores8.core.nonSpecInstsAdded        24717                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores8.core.instsIssued        450594                       # Number of instructions issued (Count)
board.processor.cores8.core.squashedInstsIssued           16                       # Number of squashed instructions issued (Count)
board.processor.cores8.core.squashedInstsExamined       368131                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores8.core.squashedOperandsExamined       669149                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores8.core.squashedNonSpecRemoved        12378                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores8.core.numIssuedDist::samples      2542309                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::mean     0.177238                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::stdev     0.798879                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::0      2387723     93.92%     93.92% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::1        45853      1.80%     95.72% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::2        21315      0.84%     96.56% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::3        21426      0.84%     97.40% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::4        40813      1.61%     99.01% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::5        16667      0.66%     99.67% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::6         8368      0.33%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::7          114      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::8           30      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::total      2542309                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::IntAlu           64      0.31%      0.31% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::IntMult            0      0.00%      0.31% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::IntDiv            0      0.00%      0.31% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatAdd            0      0.00%      0.31% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatCmp            0      0.00%      0.31% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatCvt            0      0.00%      0.31% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMult            0      0.00%      0.31% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMultAcc            0      0.00%      0.31% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatDiv            0      0.00%      0.31% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMisc            0      0.00%      0.31% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatSqrt            0      0.00%      0.31% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAdd            0      0.00%      0.31% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAddAcc            0      0.00%      0.31% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAlu            0      0.00%      0.31% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdCmp            0      0.00%      0.31% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdCvt            0      0.00%      0.31% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdMisc            0      0.00%      0.31% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdMult            0      0.00%      0.31% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdMultAcc            0      0.00%      0.31% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.31% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdShift            0      0.00%      0.31% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdShiftAcc            0      0.00%      0.31% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdDiv            0      0.00%      0.31% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSqrt            0      0.00%      0.31% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatAdd            0      0.00%      0.31% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatAlu            0      0.00%      0.31% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatCmp            0      0.00%      0.31% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatCvt            0      0.00%      0.31% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatDiv            0      0.00%      0.31% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatMisc            0      0.00%      0.31% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatMult            0      0.00%      0.31% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.31% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.31% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.31% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdReduceAdd            0      0.00%      0.31% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdReduceAlu            0      0.00%      0.31% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdReduceCmp            0      0.00%      0.31% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.31% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.31% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAes            0      0.00%      0.31% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAesMix            0      0.00%      0.31% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSha1Hash            0      0.00%      0.31% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.31% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSha256Hash            0      0.00%      0.31% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.31% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdShaSigma2            0      0.00%      0.31% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdShaSigma3            0      0.00%      0.31% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdPredAlu            0      0.00%      0.31% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::Matrix            0      0.00%      0.31% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::MatrixMov            0      0.00%      0.31% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::MatrixOP            0      0.00%      0.31% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::MemRead        12282     59.80%     60.12% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::MemWrite         8191     39.88%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores8.core.statIssuedInstType_0::No_OpClass         8338      1.85%      1.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::IntAlu       288734     64.08%     65.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::IntMult         8195      1.82%     67.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::IntDiv            7      0.00%     67.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatAdd          132      0.03%     67.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatCmp            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatCvt            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMult            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatDiv            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMisc            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatSqrt            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAdd            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAlu            2      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdCmp            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdCvt            0      0.00%     67.78% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdMisc          132      0.03%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdMult            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdShift            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdDiv            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSqrt            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAes            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAesMix            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::Matrix            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::MatrixMov            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::MatrixOP            0      0.00%     67.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::MemRead       111446     24.73%     92.54% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::MemWrite        33338      7.40%     99.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMemRead            2      0.00%     99.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMemWrite          268      0.06%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::total       450594                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.issueRate        0.177065                       # Inst issue rate ((Count/Cycle))
board.processor.cores8.core.fuBusy              20537                       # FU busy when requested (Count)
board.processor.cores8.core.fuBusyRate       0.045578                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores8.core.intInstQueueReads      3462716                       # Number of integer instruction queue reads (Count)
board.processor.cores8.core.intInstQueueWrites      1003647                       # Number of integer instruction queue writes (Count)
board.processor.cores8.core.intInstQueueWakeupAccesses       449550                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores8.core.fpInstQueueReads         1334                       # Number of floating instruction queue reads (Count)
board.processor.cores8.core.fpInstQueueWrites          683                       # Number of floating instruction queue writes (Count)
board.processor.cores8.core.fpInstQueueWakeupAccesses          663                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores8.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores8.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores8.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores8.core.intAluAccesses       462126                       # Number of integer alu accesses (Count)
board.processor.cores8.core.fpAluAccesses          667                       # Number of floating point alu accesses (Count)
board.processor.cores8.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores8.core.numSquashedInsts          188                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores8.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores8.core.timesIdled             75                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores8.core.idleCycles           2492                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores8.core.quiesceCycles       861344                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores8.core.MemDepUnit__0.insertedLoads       164948                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__0.insertedStores        50094                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__0.conflictingLoads       114795                       # Number of conflicting loads. (Count)
board.processor.cores8.core.MemDepUnit__0.conflictingStores        36962                       # Number of conflicting stores. (Count)
board.processor.cores8.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores8.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores8.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores8.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores8.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores8.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores8.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.lookups_0::Return        12507     24.77%     24.77% # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.lookups_0::CallDirect        12465     24.69%     49.46% # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.lookups_0::CallIndirect           17      0.03%     49.50% # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.lookups_0::DirectCond        25388     50.29%     99.78% # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.lookups_0::DirectUncond          110      0.22%    100.00% # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.lookups_0::total        50487                       # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.squashes_0::Return         8328     24.92%     24.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.squashes_0::CallDirect         8290     24.81%     49.73% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.squashes_0::CallIndirect           12      0.04%     49.77% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.squashes_0::DirectCond        16697     49.97%     99.73% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.squashes_0::DirectUncond           90      0.27%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.squashes_0::total        33417                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.corrected_0::Return            1      0.43%      0.43% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.corrected_0::CallDirect           96     41.20%     41.63% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.corrected_0::CallIndirect            6      2.58%     44.21% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.corrected_0::DirectCond          103     44.21%     88.41% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.corrected_0::DirectUncond           27     11.59%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.corrected_0::total          233                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.committed_0::Return         4179     24.48%     24.48% # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.committed_0::CallDirect         4175     24.46%     48.94% # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.committed_0::CallIndirect            5      0.03%     48.97% # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.committed_0::DirectCond         8691     50.91%     99.88% # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.committed_0::DirectUncond           20      0.12%    100.00% # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.committed_0::total        17070                       # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.mispredicted_0::CallDirect           65     37.14%     37.14% # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.mispredicted_0::CallIndirect            5      2.86%     40.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.mispredicted_0::DirectCond           92     52.57%     92.57% # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.mispredicted_0::DirectUncond           13      7.43%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.mispredicted_0::total          175                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.targetProvider_0::NoTarget        12926     25.60%     25.60% # The component providing the target for taken branches (Count)
board.processor.cores8.core.branchPred.targetProvider_0::BTB        25056     49.63%     75.23% # The component providing the target for taken branches (Count)
board.processor.cores8.core.branchPred.targetProvider_0::RAS        12504     24.77%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores8.core.branchPred.targetProvider_0::Indirect            1      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores8.core.branchPred.targetProvider_0::total        50487                       # The component providing the target for taken branches (Count)
board.processor.cores8.core.branchPred.targetWrong_0::NoBranch          222     96.52%     96.52% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.targetWrong_0::Return            7      3.04%     99.57% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.targetWrong_0::CallDirect            1      0.43%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.targetWrong_0::total          230                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.condPredicted        25388                       # Number of conditional branches predicted (Count)
board.processor.cores8.core.branchPred.condPredictedTaken        12803                       # Number of conditional branches predicted as taken (Count)
board.processor.cores8.core.branchPred.condIncorrect          233                       # Number of conditional branches incorrect (Count)
board.processor.cores8.core.branchPred.predTakenBTBMiss          146                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores8.core.branchPred.NotTakenMispredicted          227                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores8.core.branchPred.TakenMispredicted            6                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores8.core.branchPred.BTBLookups        50487                       # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.BTBUpdates          220                       # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.BTBHits        25111                       # Number of BTB hits (Count)
board.processor.cores8.core.branchPred.BTBHitRatio     0.497376                       # BTB Hit Ratio (Ratio)
board.processor.cores8.core.branchPred.BTBMispredicted          186                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores8.core.branchPred.indirectLookups           17                       # Number of indirect predictor lookups. (Count)
board.processor.cores8.core.branchPred.indirectHits            1                       # Number of indirect target hits. (Count)
board.processor.cores8.core.branchPred.indirectMisses           16                       # Number of indirect misses. (Count)
board.processor.cores8.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores8.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.lookups::Return        12507     24.77%     24.77% # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.lookups::CallDirect        12465     24.69%     49.46% # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.lookups::CallIndirect           17      0.03%     49.50% # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.lookups::DirectCond        25388     50.29%     99.78% # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.lookups::DirectUncond          110      0.22%    100.00% # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.lookups::total        50487                       # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.misses::Return        12507     49.29%     49.29% # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.misses::CallDirect          142      0.56%     49.85% # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.misses::CallIndirect           17      0.07%     49.91% # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.misses::DirectCond        12662     49.90%     99.81% # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.misses::DirectUncond           48      0.19%    100.00% # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.misses::total        25376                       # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.updates::CallDirect           96     43.64%     43.64% # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.updates::CallIndirect            0      0.00%     43.64% # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.updates::DirectCond           97     44.09%     87.73% # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.updates::DirectUncond           27     12.27%    100.00% # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.updates::total          220                       # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.mispredict::CallDirect           96     43.64%     43.64% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     43.64% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.mispredict::DirectCond           97     44.09%     87.73% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.mispredict::DirectUncond           27     12.27%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.mispredict::total          220                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores8.core.branchPred.indirectBranchPred.lookups           17                       # Number of lookups (Count)
board.processor.cores8.core.branchPred.indirectBranchPred.hits            1                       # Number of hits of a tag (Count)
board.processor.cores8.core.branchPred.indirectBranchPred.misses           16                       # Number of misses (Count)
board.processor.cores8.core.branchPred.indirectBranchPred.targetRecords            6                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores8.core.branchPred.indirectBranchPred.indirectRecords           23                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores8.core.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores8.core.branchPred.ras.pushes        20810                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores8.core.branchPred.ras.pops        20809                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores8.core.branchPred.ras.squashes        16630                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores8.core.branchPred.ras.used         4179                       # Number of times the RAS is the provider (Count)
board.processor.cores8.core.branchPred.ras.correct         4179                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores8.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores8.core.commit.commitSquashedInsts       367916                       # The number of squashed insts skipped by commit (Count)
board.processor.cores8.core.commit.commitNonSpecStalls        12339                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores8.core.commit.branchMispredicts          136                       # The number of times a branch was mispredicted (Count)
board.processor.cores8.core.commit.numCommittedDist::samples      2492624                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::mean     0.105898                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::stdev     0.718156                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::0      2400267     96.29%     96.29% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::1        37407      1.50%     97.80% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::2        24929      1.00%     98.80% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::3         8716      0.35%     99.15% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::4          227      0.01%     99.15% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::5         4976      0.20%     99.35% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::6           93      0.00%     99.36% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::7         3867      0.16%     99.51% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::8        12142      0.49%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::total      2492624                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores8.core.commit.membars         8226                       # Number of memory barriers committed (Count)
board.processor.cores8.core.commit.functionCalls         4180                       # Number of function calls committed. (Count)
board.processor.cores8.core.commit.committedInstType_0::No_OpClass         4184      1.59%      1.59% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::IntAlu       163969     62.12%     63.70% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::IntMult         4098      1.55%     65.26% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::IntDiv            7      0.00%     65.26% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatAdd          129      0.05%     65.31% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatCmp            0      0.00%     65.31% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatCvt            0      0.00%     65.31% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMult            0      0.00%     65.31% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.31% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatDiv            0      0.00%     65.31% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMisc            0      0.00%     65.31% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatSqrt            0      0.00%     65.31% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAdd            0      0.00%     65.31% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.31% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAlu            2      0.00%     65.31% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdCmp            0      0.00%     65.31% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdCvt            0      0.00%     65.31% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdMisc          129      0.05%     65.36% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdMult            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdShift            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdDiv            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSqrt            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAes            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAesMix            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::Matrix            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::MatrixMov            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::MatrixOP            0      0.00%     65.36% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::MemRead        66139     25.06%     90.41% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::MemWrite        25045      9.49%     99.90% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMemRead            2      0.00%     99.90% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMemWrite          260      0.10%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::total       263964                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.commitEligibleSamples        12142                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores8.core.commitStats0.numInsts       154459                       # Number of instructions committed (thread level) (Count)
board.processor.cores8.core.commitStats0.numOps       263964                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores8.core.commitStats0.numInstsNotNOP       154459                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores8.core.commitStats0.numOpsNotNOP       263964                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores8.core.commitStats0.cpi    16.475576                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores8.core.commitStats0.ipc     0.060696                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores8.core.commitStats0.numMemRefs        91446                       # Number of memory references committed (Count)
board.processor.cores8.core.commitStats0.numFpInsts          651                       # Number of float instructions (Count)
board.processor.cores8.core.commitStats0.numIntInsts       251201                       # Number of integer instructions (Count)
board.processor.cores8.core.commitStats0.numLoadInsts        66141                       # Number of load instructions (Count)
board.processor.cores8.core.commitStats0.numStoreInsts        25305                       # Number of store instructions (Count)
board.processor.cores8.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores8.core.commitStats0.committedInstType::No_OpClass         4184      1.59%      1.59% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::IntAlu       163969     62.12%     63.70% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::IntMult         4098      1.55%     65.26% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::IntDiv            7      0.00%     65.26% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatAdd          129      0.05%     65.31% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatCmp            0      0.00%     65.31% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatCvt            0      0.00%     65.31% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatMult            0      0.00%     65.31% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.31% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatDiv            0      0.00%     65.31% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatMisc            0      0.00%     65.31% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.31% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdAdd            0      0.00%     65.31% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.31% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdAlu            2      0.00%     65.31% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdCmp            0      0.00%     65.31% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdCvt            0      0.00%     65.31% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdMisc          129      0.05%     65.36% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdMult            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdShift            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdDiv            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdAes            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::Matrix            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::MatrixMov            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::MatrixOP            0      0.00%     65.36% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::MemRead        66139     25.06%     90.41% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::MemWrite        25045      9.49%     99.90% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatMemRead            2      0.00%     99.90% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatMemWrite          260      0.10%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::total       263964                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedControl::IsControl        17070                       # Class of control type instructions committed (Count)
board.processor.cores8.core.commitStats0.committedControl::IsDirectControl        12886                       # Class of control type instructions committed (Count)
board.processor.cores8.core.commitStats0.committedControl::IsIndirectControl         4184                       # Class of control type instructions committed (Count)
board.processor.cores8.core.commitStats0.committedControl::IsCondControl         8691                       # Class of control type instructions committed (Count)
board.processor.cores8.core.commitStats0.committedControl::IsUncondControl         8379                       # Class of control type instructions committed (Count)
board.processor.cores8.core.commitStats0.committedControl::IsCall         4180                       # Class of control type instructions committed (Count)
board.processor.cores8.core.commitStats0.committedControl::IsReturn         4179                       # Class of control type instructions committed (Count)
board.processor.cores8.core.decode.idleCycles        45841                       # Number of cycles decode is idle (Cycle)
board.processor.cores8.core.decode.blockedCycles      2388166                       # Number of cycles decode is blocked (Cycle)
board.processor.cores8.core.decode.runCycles        79237                       # Number of cycles decode is running (Cycle)
board.processor.cores8.core.decode.unblockCycles        24812                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores8.core.decode.squashCycles         4253                       # Number of cycles decode is squashing (Cycle)
board.processor.cores8.core.decode.branchResolved        25136                       # Number of times decode resolved a branch (Count)
board.processor.cores8.core.decode.branchMispred          125                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores8.core.decode.decodedInsts       698531                       # Number of instructions handled by decode (Count)
board.processor.cores8.core.decode.squashedInsts          624                       # Number of squashed instructions handled by decode (Count)
board.processor.cores8.core.executeStats0.numInsts       450406                       # Number of executed instructions (Count)
board.processor.cores8.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores8.core.executeStats0.numBranches        25444                       # Number of branches executed (Count)
board.processor.cores8.core.executeStats0.numLoadInsts       111420                       # Number of load instructions executed (Count)
board.processor.cores8.core.executeStats0.numStoreInsts        33586                       # Number of stores executed (Count)
board.processor.cores8.core.executeStats0.instRate     0.176991                       # Inst execution rate ((Count/Cycle))
board.processor.cores8.core.executeStats0.numCCRegReads        64456                       # Number of times the CC registers were read (Count)
board.processor.cores8.core.executeStats0.numCCRegWrites       108538                       # Number of times the CC registers were written (Count)
board.processor.cores8.core.executeStats0.numFpRegReads          664                       # Number of times the floating registers were read (Count)
board.processor.cores8.core.executeStats0.numFpRegWrites          399                       # Number of times the floating registers were written (Count)
board.processor.cores8.core.executeStats0.numIntRegReads       490876                       # Number of times the integer registers were read (Count)
board.processor.cores8.core.executeStats0.numIntRegWrites       365549                       # Number of times the integer registers were written (Count)
board.processor.cores8.core.executeStats0.numMemRefs       145006                       # Number of memory refs (Count)
board.processor.cores8.core.executeStats0.numMiscRegReads       204041                       # Number of times the Misc registers were read (Count)
board.processor.cores8.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores8.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores8.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores8.core.fetch.predictedBranches        37561                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores8.core.fetch.cycles      2458420                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores8.core.fetch.squashCycles         8752                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores8.core.fetch.miscStallCycles           30                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores8.core.fetch.pendingTrapStallCycles          171                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores8.core.fetch.cacheLines        70511                       # Number of cache lines fetched (Count)
board.processor.cores8.core.fetch.icacheSquashes          125                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores8.core.fetch.nisnDist::samples      2542309                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::mean     0.325373                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::stdev     1.478300                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::0      2405244     94.61%     94.61% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::1         8273      0.33%     94.93% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::2        16475      0.65%     95.58% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::3         8334      0.33%     95.91% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::4          106      0.00%     95.91% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::5         4242      0.17%     96.08% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::6        28785      1.13%     97.21% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::7          170      0.01%     97.22% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::8        70680      2.78%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::total      2542309                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetchStats0.numInsts       485086                       # Number of instructions fetched (thread level) (Count)
board.processor.cores8.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores8.core.fetchStats0.fetchRate     0.190618                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores8.core.fetchStats0.numBranches        50487                       # Number of branches fetched (Count)
board.processor.cores8.core.fetchStats0.branchRate     0.019839                       # Number of branch fetches per cycle (Ratio)
board.processor.cores8.core.fetchStats0.icacheStallCycles        79312                       # ICache total stall cycles (Cycle)
board.processor.cores8.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores8.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores8.core.iew.squashCycles         4253                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores8.core.iew.blockCycles      2308270                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores8.core.iew.unblockCycles         4801                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores8.core.iew.dispatchedInsts       632095                       # Number of instructions dispatched to IQ (Count)
board.processor.cores8.core.iew.dispSquashedInsts           16                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores8.core.iew.dispLoadInsts       164948                       # Number of dispatched load instructions (Count)
board.processor.cores8.core.iew.dispStoreInsts        50094                       # Number of dispatched store instructions (Count)
board.processor.cores8.core.iew.dispNonSpecInsts         8239                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores8.core.iew.iqFullEvents          556                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores8.core.iew.lsqFullEvents          145                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores8.core.iew.memOrderViolationEvents         4104                       # Number of memory order violations (Count)
board.processor.cores8.core.iew.predictedTakenIncorrect            8                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores8.core.iew.predictedNotTakenIncorrect          148                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores8.core.iew.branchMispredicts          156                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores8.core.iew.instsToCommit       450359                       # Cumulative count of insts sent to commit (Count)
board.processor.cores8.core.iew.writebackCount       450213                       # Cumulative count of insts written-back (Count)
board.processor.cores8.core.iew.producerInst       328274                       # Number of instructions producing a value (Count)
board.processor.cores8.core.iew.consumerInst       469257                       # Number of instructions consuming a value (Count)
board.processor.cores8.core.iew.wbRate       0.176915                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores8.core.iew.wbFanout     0.699561                       # Average fanout of values written-back ((Count/Count))
board.processor.cores8.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores8.core.lsq0.forwLoads         8394                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores8.core.lsq0.squashedLoads        98807                       # Number of loads squashed (Count)
board.processor.cores8.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores8.core.lsq0.memOrderViolation         4104                       # Number of memory ordering violations (Count)
board.processor.cores8.core.lsq0.squashedStores        24789                       # Number of stores squashed (Count)
board.processor.cores8.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores8.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores8.core.lsq0.loadToUse::samples        66141                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::mean    36.386326                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::stdev   130.286324                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::0-9        61767     93.39%     93.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::10-19            5      0.01%     93.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::40-49           29      0.04%     93.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::50-59           44      0.07%     93.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::60-69          201      0.30%     93.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::70-79            2      0.00%     93.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::80-89           10      0.02%     93.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::90-99            7      0.01%     93.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::110-119            1      0.00%     93.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::120-129            1      0.00%     93.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::150-159            1      0.00%     93.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::170-179           16      0.02%     93.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::200-209            2      0.00%     93.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::210-219            1      0.00%     93.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::240-249            1      0.00%     93.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::260-269           25      0.04%     93.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::280-289            2      0.00%     93.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::overflows         4026      6.09%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::max_value          555                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.lsq0.loadToUse::total        66141                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores8.core.mmu.dtb.rdAccesses       111420                       # TLB accesses on read requests (Count)
board.processor.cores8.core.mmu.dtb.wrAccesses        33586                       # TLB accesses on write requests (Count)
board.processor.cores8.core.mmu.dtb.rdMisses           69                       # TLB misses on read requests (Count)
board.processor.cores8.core.mmu.dtb.wrMisses           14                       # TLB misses on write requests (Count)
board.processor.cores8.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores8.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores8.core.mmu.itb.wrAccesses        70541                       # TLB accesses on write requests (Count)
board.processor.cores8.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores8.core.mmu.itb.wrMisses           88                       # TLB misses on write requests (Count)
board.processor.cores8.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores8.core.power_state.pwrStateResidencyTicks::ON   1138499694                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores8.core.rename.squashCycles         4253                       # Number of cycles rename is squashing (Cycle)
board.processor.cores8.core.rename.idleCycles        54262                       # Number of cycles rename is idle (Cycle)
board.processor.cores8.core.rename.blockCycles      2343014                       # Number of cycles rename is blocking (Cycle)
board.processor.cores8.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores8.core.rename.runCycles        91267                       # Number of cycles rename is running (Cycle)
board.processor.cores8.core.rename.unblockCycles        49513                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores8.core.rename.renamedInsts       665406                       # Number of instructions processed by rename (Count)
board.processor.cores8.core.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores8.core.rename.IQFullEvents        33117                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores8.core.rename.LQFullEvents           65                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores8.core.rename.SQFullEvents         7832                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores8.core.rename.renamedOperands      1022079                       # Number of destination operands rename has renamed (Count)
board.processor.cores8.core.rename.lookups      2032730                       # Number of register rename lookups that rename has made (Count)
board.processor.cores8.core.rename.intLookups       775949                       # Number of integer rename lookups (Count)
board.processor.cores8.core.rename.fpLookups          669                       # Number of floating rename lookups (Count)
board.processor.cores8.core.rename.committedMaps       389642                       # Number of HB maps that are committed (Count)
board.processor.cores8.core.rename.undoneMaps       632437                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores8.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores8.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores8.core.rename.skidInsts       133086                       # count of insts added to the skid buffer (Count)
board.processor.cores8.core.rob.reads         3112206                       # The number of ROB reads (Count)
board.processor.cores8.core.rob.writes        1313446                       # The number of ROB writes (Count)
board.processor.cores8.core.thread_0.numInsts       154459                       # Number of Instructions committed (Count)
board.processor.cores8.core.thread_0.numOps       263964                       # Number of Ops committed (Count)
board.processor.cores8.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
