
<!DOCTYPE html>


<html lang="en" data-content_root="../" >

  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>ICE 2: VHDL Half-Adder &#8212; ECE 281</title>
  
  
  
  <script data-cfasync="false">
    document.documentElement.dataset.mode = localStorage.getItem("mode") || "";
    document.documentElement.dataset.theme = localStorage.getItem("theme") || "";
  </script>
  
  <!-- Loaded before other Sphinx assets -->
  <link href="../_static/styles/theme.css?digest=dfe6caa3a7d634c4db9b" rel="stylesheet" />
<link href="../_static/styles/bootstrap.css?digest=dfe6caa3a7d634c4db9b" rel="stylesheet" />
<link href="../_static/styles/pydata-sphinx-theme.css?digest=dfe6caa3a7d634c4db9b" rel="stylesheet" />

  
  <link href="../_static/vendor/fontawesome/6.5.2/css/all.min.css?digest=dfe6caa3a7d634c4db9b" rel="stylesheet" />
  <link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.5.2/webfonts/fa-solid-900.woff2" />
<link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.5.2/webfonts/fa-brands-400.woff2" />
<link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.5.2/webfonts/fa-regular-400.woff2" />

    <link rel="stylesheet" type="text/css" href="../_static/pygments.css?v=03e43079" />
    <link rel="stylesheet" type="text/css" href="../_static/styles/sphinx-book-theme.css?v=eba8b062" />
    <link rel="stylesheet" type="text/css" href="../_static/togglebutton.css?v=13237357" />
    <link rel="stylesheet" type="text/css" href="../_static/copybutton.css?v=76b2166b" />
    <link rel="stylesheet" type="text/css" href="../_static/mystnb.4510f1fc1dee50b3e5859aac5469c37c29e427902b24a333a5f9fcb2f0b3ac41.css" />
    <link rel="stylesheet" type="text/css" href="../_static/sphinx-thebe.css?v=4fa983c6" />
    <link rel="stylesheet" type="text/css" href="../_static/sphinx-design.min.css?v=95c83b7e" />
    <link rel="stylesheet" type="text/css" href="../_static/print.css?v=74670715" />
  
  <!-- Pre-loaded scripts that we'll load fully later -->
  <link rel="preload" as="script" href="../_static/scripts/bootstrap.js?digest=dfe6caa3a7d634c4db9b" />
<link rel="preload" as="script" href="../_static/scripts/pydata-sphinx-theme.js?digest=dfe6caa3a7d634c4db9b" />
  <script src="../_static/vendor/fontawesome/6.5.2/js/all.min.js?digest=dfe6caa3a7d634c4db9b"></script>

    <script src="../_static/documentation_options.js?v=9eb32ce0"></script>
    <script src="../_static/doctools.js?v=9a2dae69"></script>
    <script src="../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../_static/clipboard.min.js?v=a7894cd8"></script>
    <script src="../_static/copybutton.js?v=f281be69"></script>
    <script src="../_static/scripts/sphinx-book-theme.js?v=887ef09a"></script>
    <script>let toggleHintShow = 'Click to show';</script>
    <script>let toggleHintHide = 'Click to hide';</script>
    <script>let toggleOpenOnPrint = 'true';</script>
    <script src="../_static/togglebutton.js?v=4a39c7ea"></script>
    <script>var togglebuttonSelector = '.toggle, .admonition.dropdown';</script>
    <script src="../_static/design-tabs.js?v=f930bc37"></script>
    <script>const THEBE_JS_URL = "https://unpkg.com/thebe@0.8.2/lib/index.js"; const thebe_selector = ".thebe,.cell"; const thebe_selector_input = "pre"; const thebe_selector_output = ".output, .cell_output"</script>
    <script async="async" src="../_static/sphinx-thebe.js?v=c100c467"></script>
    <script>var togglebuttonSelector = '.toggle, .admonition.dropdown';</script>
    <script>const THEBE_JS_URL = "https://unpkg.com/thebe@0.8.2/lib/index.js"; const thebe_selector = ".thebe,.cell"; const thebe_selector_input = "pre"; const thebe_selector_output = ".output, .cell_output"</script>
    <script>window.MathJax = {"options": {"processHtmlClass": "tex2jax_process|mathjax_process|math|output_area"}}</script>
    <script defer="defer" src="https://cdn.jsdelivr.net/npm/mathjax@3/es5/tex-mml-chtml.js"></script>
    <script>DOCUMENTATION_OPTIONS.pagename = 'ICE/ICE2';</script>
    <link rel="icon" href="../_static/favicon.ico"/>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="ICE 3: Ripple-Carry Adder" href="ICE3.html" />
    <link rel="prev" title="ICE 1: Breadboard Half Adder" href="ICE1.html" />
  <meta name="viewport" content="width=device-width, initial-scale=1"/>
  <meta name="docsearch:language" content="en"/>
  </head>
  
  
  <body data-bs-spy="scroll" data-bs-target=".bd-toc-nav" data-offset="180" data-bs-root-margin="0px 0px -60%" data-default-mode="">

  
  
  <div id="pst-skip-link" class="skip-link d-print-none"><a href="#main-content">Skip to main content</a></div>
  
  <div id="pst-scroll-pixel-helper"></div>
  
  <button type="button" class="btn rounded-pill" id="pst-back-to-top">
    <i class="fa-solid fa-arrow-up"></i>Back to top</button>

  
  <input type="checkbox"
          class="sidebar-toggle"
          id="pst-primary-sidebar-checkbox"/>
  <label class="overlay overlay-primary" for="pst-primary-sidebar-checkbox"></label>
  
  <input type="checkbox"
          class="sidebar-toggle"
          id="pst-secondary-sidebar-checkbox"/>
  <label class="overlay overlay-secondary" for="pst-secondary-sidebar-checkbox"></label>
  
  <div class="search-button__wrapper">
    <div class="search-button__overlay"></div>
    <div class="search-button__search-container">
<form class="bd-search d-flex align-items-center"
      action="../search.html"
      method="get">
  <i class="fa-solid fa-magnifying-glass"></i>
  <input type="search"
         class="form-control"
         name="q"
         id="search-input"
         placeholder="Search this book..."
         aria-label="Search this book..."
         autocomplete="off"
         autocorrect="off"
         autocapitalize="off"
         spellcheck="false"/>
  <span class="search-button__kbd-shortcut"><kbd class="kbd-shortcut__modifier">Ctrl</kbd>+<kbd>K</kbd></span>
</form></div>
  </div>

  <div class="pst-async-banner-revealer d-none">
  <aside id="bd-header-version-warning" class="d-none d-print-none" aria-label="Version warning"></aside>
</div>

  
    <header class="bd-header navbar navbar-expand-lg bd-navbar d-print-none">
    </header>
  

  <div class="bd-container">
    <div class="bd-container__inner bd-page-width">
      
      
      
      <div class="bd-sidebar-primary bd-sidebar">
        

  
  <div class="sidebar-header-items sidebar-primary__section">
    
    
    
    
  </div>
  
    <div class="sidebar-primary-items__start sidebar-primary__section">
        <div class="sidebar-primary-item">

  
    
  

<a class="navbar-brand logo" href="../intro.html">
  
  
  
  
  
    
    
      
    
    
    <img src="../_static/logo.png" class="logo__image only-light" alt="ECE 281 - Home"/>
    <script>document.write(`<img src="../_static/logo.png" class="logo__image only-dark" alt="ECE 281 - Home"/>`);</script>
  
  
</a></div>
        <div class="sidebar-primary-item">

 <script>
 document.write(`
   <button class="btn search-button-field search-button__button" title="Search" aria-label="Search" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <i class="fa-solid fa-magnifying-glass"></i>
    <span class="search-button__default-text">Search</span>
    <span class="search-button__kbd-shortcut"><kbd class="kbd-shortcut__modifier">Ctrl</kbd>+<kbd class="kbd-shortcut__modifier">K</kbd></span>
   </button>
 `);
 </script></div>
        <div class="sidebar-primary-item"><nav class="bd-links bd-docs-nav" aria-label="Main">
    <div class="bd-toc-item navbar-nav active">
        
        <ul class="nav bd-sidenav bd-sidenav__home-link">
            <li class="toctree-l1">
                <a class="reference internal" href="../intro.html">
                    ECE 281: Digital Design and Computer Architecture
                </a>
            </li>
        </ul>
        <p aria-level="2" class="caption" role="heading"><span class="caption-text">In Class Exercise</span></p>
<ul class="current nav bd-sidenav">
<li class="toctree-l1"><a class="reference internal" href="ICE0.html">BCE 0: Get started with Git</a></li>
<li class="toctree-l1"><a class="reference internal" href="ICE1.html">ICE 1: Breadboard Half Adder</a></li>
<li class="toctree-l1 current active"><a class="current reference internal" href="#">ICE 2: VHDL Half-Adder</a></li>
<li class="toctree-l1"><a class="reference internal" href="ICE3.html">ICE 3: Ripple-Carry Adder</a></li>
<li class="toctree-l1"><a class="reference internal" href="ICE4.html">ICE 4: Stoplight</a></li>
<li class="toctree-l1"><a class="reference internal" href="ICE5.html">ICE 5: Basic Elevator Controller</a></li>
<li class="toctree-l1"><a class="reference internal" href="ICE6.html">ICE 6: Time Division Multiplexor</a></li>
<li class="toctree-l1"><a class="reference internal" href="ICE7.html">ICE 7: RISC-V LED Demo</a></li>
</ul>
<p aria-level="2" class="caption" role="heading"><span class="caption-text">Labs</span></p>
<ul class="nav bd-sidenav">
<li class="toctree-l1"><a class="reference internal" href="../lab/lab1.html">Lab 1 - ThirtyOneDayMonth</a></li>
<li class="toctree-l1"><a class="reference internal" href="../lab/lab2.html">Lab 2 - Seven Segment Display Decoder</a></li>
<li class="toctree-l1"><a class="reference internal" href="../lab/lab3.html">Lab 3 - Thunderbird Turn Signal</a></li>
<li class="toctree-l1"><a class="reference internal" href="../lab/lab4.html">Lab 4 - Moore Elevator Controller</a></li>
<li class="toctree-l1"><a class="reference internal" href="../lab/lab5.html">Lab 5 - Basic CPU</a></li>
</ul>
<p aria-level="2" class="caption" role="heading"><span class="caption-text">Homework</span></p>
<ul class="nav bd-sidenav">
<li class="toctree-l1"><a class="reference internal" href="../HW/HW6.html">HW 6 - Digital Schematics</a></li>
</ul>
<p aria-level="2" class="caption" role="heading"><span class="caption-text">Appendix</span></p>
<ul class="nav bd-sidenav">
<li class="toctree-l1"><a class="reference internal" href="../appendix/github.html">GitHub real fast</a></li>
<li class="toctree-l1"><a class="reference internal" href="../appendix/vivado.html">Xilinx Vivado</a></li>
</ul>

    </div>
</nav></div>
    </div>
  
  
  <div class="sidebar-primary-items__end sidebar-primary__section">
  </div>
  
  <div id="rtd-footer-container"></div>


      </div>
      
      <main id="main-content" class="bd-main" role="main">
        
        

<div class="sbt-scroll-pixel-helper"></div>

          <div class="bd-content">
            <div class="bd-article-container">
              
              <div class="bd-header-article d-print-none">
<div class="header-article-items header-article__inner">
  
    <div class="header-article-items__start">
      
        <div class="header-article-item"><button class="sidebar-toggle primary-toggle btn btn-sm" title="Toggle primary sidebar" data-bs-placement="bottom" data-bs-toggle="tooltip">
  <span class="fa-solid fa-bars"></span>
</button></div>
      
    </div>
  
  
    <div class="header-article-items__end">
      
        <div class="header-article-item">

<div class="article-header-buttons">





<div class="dropdown dropdown-source-buttons">
  <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false" aria-label="Source repositories">
    <i class="fab fa-github"></i>
  </button>
  <ul class="dropdown-menu">
      
      
      
      <li><a href="https://github.com/usafa-ece/ece281-book" target="_blank"
   class="btn btn-sm btn-source-repository-button dropdown-item"
   title="Source repository"
   data-bs-placement="left" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fab fa-github"></i>
  </span>
<span class="btn__text-container">Repository</span>
</a>
</li>
      
      
      
      
      <li><a href="https://github.com/usafa-ece/ece281-book/issues/new?title=Issue%20on%20page%20%2FICE/ICE2.html&body=Your%20issue%20content%20here." target="_blank"
   class="btn btn-sm btn-source-issues-button dropdown-item"
   title="Open an issue"
   data-bs-placement="left" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-lightbulb"></i>
  </span>
<span class="btn__text-container">Open issue</span>
</a>
</li>
      
  </ul>
</div>






<div class="dropdown dropdown-download-buttons">
  <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false" aria-label="Download this page">
    <i class="fas fa-download"></i>
  </button>
  <ul class="dropdown-menu">
      
      
      
      <li><a href="../_sources/ICE/ICE2.md" target="_blank"
   class="btn btn-sm btn-download-source-button dropdown-item"
   title="Download source file"
   data-bs-placement="left" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-file"></i>
  </span>
<span class="btn__text-container">.md</span>
</a>
</li>
      
      
      
      
      <li>
<button onclick="window.print()"
  class="btn btn-sm btn-download-pdf-button dropdown-item"
  title="Print to PDF"
  data-bs-placement="left" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-file-pdf"></i>
  </span>
<span class="btn__text-container">.pdf</span>
</button>
</li>
      
  </ul>
</div>




<button onclick="toggleFullScreen()"
  class="btn btn-sm btn-fullscreen-button"
  title="Fullscreen mode"
  data-bs-placement="bottom" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-expand"></i>
  </span>

</button>



<script>
document.write(`
  <button class="btn btn-sm nav-link pst-navbar-icon theme-switch-button" title="light/dark" aria-label="light/dark" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <i class="theme-switch fa-solid fa-sun fa-lg" data-mode="light"></i>
    <i class="theme-switch fa-solid fa-moon fa-lg" data-mode="dark"></i>
    <i class="theme-switch fa-solid fa-circle-half-stroke fa-lg" data-mode="auto"></i>
  </button>
`);
</script>


<script>
document.write(`
  <button class="btn btn-sm pst-navbar-icon search-button search-button__button" title="Search" aria-label="Search" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <i class="fa-solid fa-magnifying-glass fa-lg"></i>
  </button>
`);
</script>
<button class="sidebar-toggle secondary-toggle btn btn-sm" title="Toggle secondary sidebar" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <span class="fa-solid fa-list"></span>
</button>
</div></div>
      
    </div>
  
</div>
</div>
              
              

<div id="jb-print-docs-body" class="onlyprint">
    <h1>ICE 2: VHDL Half-Adder</h1>
    <!-- Table of contents -->
    <div id="print-main-content">
        <div id="jb-print-toc">
            
            <div>
                <h2> Contents </h2>
            </div>
            <nav aria-label="Page">
                <ul class="visible nav section-nav flex-column">
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#overview">Overview</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#objectives">Objectives</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#end-state">End state</a></li>
</ul>
</li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#background">Background</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#vhdl">VHDL</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#design-flow">Design flow</a></li>
</ul>
</li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#setup-vivado-project">Setup Vivado Project</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#clone-project-with-git">Clone project with Git</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#view-project-in-vivado">View project in Vivado</a></li>
</ul>
</li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#edit-your-half-adder-implementation">Edit your half-adder implementation</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#understand-file">Understand file</a><ul class="nav section-nav flex-column">
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#file-header">File header</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#included-libraries">Included libraries</a></li>
</ul>
</li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#modify-half-adder-entity">Modify half-adder entity</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#modify-the-half-adder-architecture">Modify the half-adder architecture</a></li>
</ul>
</li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#test-design">Test design</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#edit-your-half-adder-testbench">Edit your half-adder testbench</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#check-syntax">Check syntax</a></li>
</ul>
</li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#test-project">Test project</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#simulate-project">Simulate project</a><ul class="nav section-nav flex-column">
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#optional">Optional</a><ul class="nav section-nav flex-column">
<li class="toc-h5 nav-item toc-entry"><a class="reference internal nav-link" href="#remember-wave-configuration">Remember wave configuration</a></li>
</ul>
</li>
</ul>
</li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#rtl-and-technology-schematics">RTL and Technology Schematics</a><ul class="nav section-nav flex-column">
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#view-rtl-schematic">View RTL Schematic</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#technology-schematic">Technology Schematic</a></li>
</ul>
</li>
</ul>
</li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#implement-design">Implement design</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#edit-the-constraints-file">Edit the constraints file</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#implement-and-generate-bitstream">Implement and generate bitstream</a></li>
</ul>
</li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#download-onto-fpga-and-test">Download onto FPGA and test</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#wrapping-up">Wrapping up</a></li>
</ul>
            </nav>
        </div>
    </div>
</div>

              
                
<div id="searchbox"></div>
                <article class="bd-article">
                  
  <section class="tex2jax_ignore mathjax_ignore" id="ice-2-vhdl-half-adder">
<h1>ICE 2: VHDL Half-Adder<a class="headerlink" href="#ice-2-vhdl-half-adder" title="Link to this heading">#</a></h1>
<div class="admonition attention">
<p class="admonition-title">Attention</p>
<p>This exercise functions as a lecture on what VHDL is and how this stuff works.
You need to <strong>read</strong> and not just skip through to find the commands.</p>
<p>If you just bust it out without trying to understand you will suffer greatly
when it comes time to do the labs.</p>
<p><img alt="" src="../_images/buttonmeme.png" /></p>
</div>
<nav class="contents local" id="contents">
<ul class="simple">
<li><p><a class="reference internal" href="#overview" id="id3">Overview</a></p>
<ul>
<li><p><a class="reference internal" href="#objectives" id="id4">Objectives</a></p></li>
<li><p><a class="reference internal" href="#end-state" id="id5">End state</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="#background" id="id6">Background</a></p>
<ul>
<li><p><a class="reference internal" href="#vhdl" id="id7">VHDL</a></p></li>
<li><p><a class="reference internal" href="#design-flow" id="id8">Design flow</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="#setup-vivado-project" id="id9">Setup Vivado Project</a></p>
<ul>
<li><p><a class="reference internal" href="#clone-project-with-git" id="id10">Clone project with Git</a></p></li>
<li><p><a class="reference internal" href="#view-project-in-vivado" id="id11">View project in Vivado</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="#edit-your-half-adder-implementation" id="id12">Edit your half-adder implementation</a></p>
<ul>
<li><p><a class="reference internal" href="#understand-file" id="id13">Understand file</a></p></li>
<li><p><a class="reference internal" href="#modify-half-adder-entity" id="id14">Modify half-adder entity</a></p></li>
<li><p><a class="reference internal" href="#modify-the-half-adder-architecture" id="id15">Modify the half-adder architecture</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="#test-design" id="id16">Test design</a></p>
<ul>
<li><p><a class="reference internal" href="#edit-your-half-adder-testbench" id="id17">Edit your half-adder testbench</a></p></li>
<li><p><a class="reference internal" href="#check-syntax" id="id18">Check syntax</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="#test-project" id="id19">Test project</a></p>
<ul>
<li><p><a class="reference internal" href="#simulate-project" id="id20">Simulate project</a></p></li>
<li><p><a class="reference internal" href="#rtl-and-technology-schematics" id="id21">RTL and Technology Schematics</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="#implement-design" id="id22">Implement design</a></p>
<ul>
<li><p><a class="reference internal" href="#edit-the-constraints-file" id="id23">Edit the constraints file</a></p></li>
<li><p><a class="reference internal" href="#implement-and-generate-bitstream" id="id24">Implement and generate bitstream</a></p></li>
</ul>
</li>
<li><p><a class="reference internal" href="#download-onto-fpga-and-test" id="id25">Download onto FPGA and test</a></p></li>
<li><p><a class="reference internal" href="#wrapping-up" id="id26">Wrapping up</a></p></li>
</ul>
</nav>
<section id="overview">
<h2><a class="toc-backref" href="#id3" role="doc-backlink">Overview</a><a class="headerlink" href="#overview" title="Link to this heading">#</a></h2>
<p>So far in this course you have been learning how to design basic
combinational logic circuits. However, most logic hardware prototyping
is done using a hardware description language such as VHDL. VHDL allows
you to boil the essence of a hardware schematic down to a few lines of
code. In this in-class exercise you will be implementing a half-adder
logic design in VHDL.</p>
<section id="objectives">
<h3><a class="toc-backref" href="#id4" role="doc-backlink">Objectives</a><a class="headerlink" href="#objectives" title="Link to this heading">#</a></h3>
<p>The objectives of this in-class exercise are for you to:</p>
<ul class="simple">
<li><p>Implement and test a simple logic design (half-adder) using VDHL</p></li>
<li><p>Gain more experience using tools (Git, Xilinx Vivado)</p></li>
</ul>
</section>
<section id="end-state">
<h3><a class="toc-backref" href="#id5" role="doc-backlink">End state</a><a class="headerlink" href="#end-state" title="Link to this heading">#</a></h3>
<p>You will provide a live demo to your instructor or provide proof of
functionality to receive credit (Due Lesson 8). You must also turn in
the files you used through Git + Gradescope.</p>
<p>Your instructor will be able to view
your ICE2 folder through Git. The folder will contain at least the
following:</p>
<ol class="arabic simple">
<li><p>VHDL files used (half-adder implementation and testbench) in a
<strong>code</strong> folder</p></li>
<li><p>Constraints (.xdc) file in a <strong>code</strong> folder</p></li>
<li><p>.bit file used to program board</p></li>
</ol>
</section>
</section>
<section id="background">
<h2><a class="toc-backref" href="#id6" role="doc-backlink">Background</a><a class="headerlink" href="#background" title="Link to this heading">#</a></h2>
<p>Recall how a Half Adder works from <a class="reference internal" href="ICE1.html#half-adder-traits"><span class="std std-ref">Half-adder</span></a>.</p>
<section id="vhdl">
<h3><a class="toc-backref" href="#id7" role="doc-backlink">VHDL</a><a class="headerlink" href="#vhdl" title="Link to this heading">#</a></h3>
<p>VHDL, which stands for Very High Speed Integrated Circuits (VHSIC)
Hardware Description Language, is a language that allows you to
<strong>describe hardware</strong>. It was developed in 1981 by the DoD and remains
one of the two most common HDLs (the other being Verilog).</p>
<p>It is important to note that <strong>VHDL is not a programming language</strong>.
Again, you use it to describe hardware. Thus, it is important to become
familiar with common constructs, or idioms, that allow you to build the
desired hardware.</p>
<p>Finally, since you are describing hardware, you should be aware that
<strong>most statements can be considered concurrent rather than happening sequentially</strong>.
The exception to this is some statements within a
process. More details on VHDL will be provided later in this in-class
exercise and throughout the course.</p>
</section>
<section id="design-flow">
<h3><a class="toc-backref" href="#id8" role="doc-backlink">Design flow</a><a class="headerlink" href="#design-flow" title="Link to this heading">#</a></h3>
<p>Hardware development is an exercise in moving between layers of <a class="reference external" href="https://www.pcmag.com/encyclopedia/term/level-of-abstraction">abstraction</a>. This means that we will start with a high level of abstraction - i.e. the problem statement of add two bits - and work toward a lower level of abstraction; in this case, how the circuit is actually implemented in hardware.</p>
<p>Vivado will help us describe, simulate, test, and implement the design.
The input to Vivado is VHDL. Ultimately, we will use Vivado to emulate the circuit on an FPGA (Field Programmable Gate Array).
An FPGA can be programmed to be many circuits.</p>
<ol class="arabic simple">
<li><p>Setup project</p></li>
<li><p>Create design</p></li>
<li><p>Test design</p></li>
<li><p>Implement design</p></li>
<li><p>Download onto FPGA</p></li>
</ol>
</section>
</section>
<section id="setup-vivado-project">
<span id="id1"></span><h2><a class="toc-backref" href="#id9" role="doc-backlink">Setup Vivado Project</a><a class="headerlink" href="#setup-vivado-project" title="Link to this heading">#</a></h2>
<p>You can create a Viavado project from scratch. This involves telling the suite about three types of files:</p>
<ul class="simple">
<li><p>Design sources (<code class="docutils literal notranslate"><span class="pre">.vhd</span></code>)</p></li>
<li><p>Constraints (<code class="docutils literal notranslate"><span class="pre">.xdc</span></code>)</p></li>
<li><p>Simulation Sources (<code class="docutils literal notranslate"><span class="pre">.vhd</span></code>)</p></li>
</ul>
<p>You can also add files to an existing project. For instructions on how to do this, see <a class="reference internal" href="../appendix/vivado.html#manual-add-to-vivado-project"><span class="std std-ref">Manually add files to Vivado Project</span></a></p>
<p>But <strong>good news</strong> we will be using Git to clone an already created project. 🥳🎉</p>
<section id="clone-project-with-git">
<h3><a class="toc-backref" href="#id10" role="doc-backlink">Clone project with Git</a><a class="headerlink" href="#clone-project-with-git" title="Link to this heading">#</a></h3>
<p>First, open Git Bash and <code class="docutils literal notranslate"><span class="pre">cd</span></code> to the folder you want to put your project code into.
Remember that this <em>should not</em> be synced to One Drive!</p>
<div class="admonition hint">
<p class="admonition-title">Hint</p>
<p>If you are in Windows Explorer, you can browse to where you want the cloned folder to be created.
Then hold the “Shift” key and right click. On the menu you should now see an option to “Open Git Bash here…”
This is an alternative to the <code class="docutils literal notranslate"><span class="pre">cd</span></code> command.</p>
</div>
<ol class="arabic simple">
<li><p>Browse to <a class="github reference external" href="https://github.com/USAFA-ECE/ece281-ice2">USAFA-ECE/ece281-ice2</a></p></li>
<li><p>Click the <strong>Fork</strong> button in the upper right.</p></li>
<li><p>You should see yourself as the new Owner. Click <strong>Create Fork</strong>.</p></li>
<li><p>This will create a copy of repository under your account.</p></li>
<li><p>Click the green <strong>&lt;&gt; Code</strong> button, <strong>HTTPS</strong>, and <strong>copy</strong> the URL</p></li>
<li><p>Inside Git Bash, check where you are by “print working directory” by typing <code class="docutils literal notranslate"><span class="pre">pwd</span></code>.</p></li>
<li><p>Inside Git Bash, type <code class="docutils literal notranslate"><span class="pre">git</span> <span class="pre">clone</span> </code> followed by the URL you copied.</p></li>
<li><p>Press Enter. This may cause a login popup window. If it does, select <strong>Browser</strong> and authorize Git Bash.</p></li>
</ol>
<figure class="align-default" id="id2">
<img alt="../_images/ice2_gitclone.png" src="../_images/ice2_gitclone.png" />
<figcaption>
<p><span class="caption-number">Fig. 12 </span><span class="caption-text">Cloning with Git Bash</span><a class="headerlink" href="#id2" title="Link to this image">#</a></p>
</figcaption>
</figure>
<p>See <a class="reference internal" href="../appendix/github.html"><span class="std std-doc">Appendix &gt; Github real fast</span></a> if you need help cloning.</p>
<blockquote>
<div><p>Open <strong>halfAdder.xpr</strong> in Vivado by double clicking on it.</p>
</div></blockquote>
</section>
<section id="view-project-in-vivado">
<h3><a class="toc-backref" href="#id11" role="doc-backlink">View project in Vivado</a><a class="headerlink" href="#view-project-in-vivado" title="Link to this heading">#</a></h3>
<p>Now that our project is open in Vivado, let’s explore it.</p>
<p>We said earlier that we have</p>
<ul class="simple">
<li><p>Design sources (<code class="docutils literal notranslate"><span class="pre">.vhd</span></code>)</p></li>
<li><p>Constraints (<code class="docutils literal notranslate"><span class="pre">.xdc</span></code>)</p></li>
<li><p>Simulation Sources (<code class="docutils literal notranslate"><span class="pre">.vhd</span></code>)</p></li>
</ul>
<p>These were all in the <code class="docutils literal notranslate"><span class="pre">src/</span></code> folder of our cloned repo.
You can now see them assigned appropriately under “Sources”</p>
<figure class="align-default" id="vivado-sources">
<img alt="../_images/ice2_vivado_sources.png" src="../_images/ice2_vivado_sources.png" />
<figcaption>
<p><span class="caption-number">Fig. 13 </span><span class="caption-text">Vivado sources</span><a class="headerlink" href="#vivado-sources" title="Link to this image">#</a></p>
</figcaption>
</figure>
<ul class="simple">
<li><p><strong>Design sources</strong> describe the architecture and behavior of our hardware.</p></li>
<li><p><strong>Constraints</strong> map the signals and ports we define to actual pins on our Basys board</p></li>
<li><p><strong>Simulation sources</strong> include test bench files that are used to test our design before we put it on hardware.</p></li>
</ul>
</section>
</section>
<section id="edit-your-half-adder-implementation">
<h2><a class="toc-backref" href="#id12" role="doc-backlink">Edit your half-adder implementation</a><a class="headerlink" href="#edit-your-half-adder-implementation" title="Link to this heading">#</a></h2>
<p>In Vivado open <code class="docutils literal notranslate"><span class="pre">halfAdder.vhd</span></code>.</p>
<section id="understand-file">
<h3><a class="toc-backref" href="#id13" role="doc-backlink">Understand file</a><a class="headerlink" href="#understand-file" title="Link to this heading">#</a></h3>
<section id="file-header">
<h4>File header<a class="headerlink" href="#file-header" title="Link to this heading">#</a></h4>
<p>The first thing you will notice is that the file contains a block of
header comments. <strong>Comments</strong> in VHDL are preceded by <code class="docutils literal notranslate"><span class="pre">--</span></code> for
single-line comments, and are colored green or gray by some text editors
(not all editors will do syntax coloring).</p>
<p>Filename, author(s), etc. need to be filled out correctly. Edit as
applicable.</p>
<div class="highlight-vhdl notranslate"><div class="highlight"><pre><span></span><span class="c1">--| FILENAME      : halfAdder.vhd</span>
<span class="c1">--| AUTHOR(S)     : Capt Warner</span>
<span class="c1">--| CREATED       : 01/17/2017</span>
<span class="c1">--| DESCRIPTION   : This file implements a one bit half adder.</span>
<span class="c1">--|</span>
<span class="c1">--| DOCUMENTATION : None</span>
</pre></div>
</div>
<p>The next section of the header shows <strong>required files</strong>.
This file has no specific dependencies.</p>
<div class="highlight-vhdl notranslate"><div class="highlight"><pre><span></span><span class="c1">--| REQUIRED FILES :</span>
<span class="c1">--|</span>
<span class="c1">--|    Libraries : ieee</span>
<span class="c1">--|    Packages  : std_logic_1164, numeric_std, unisim</span>
<span class="c1">--|    Files     : NONE</span>
</pre></div>
</div>
<p>The final section of the header shows naming conventions to use
throughout this course. The purpose of the naming conventions is
primarily to make debugging easier and to make it obvious what your
signals are used for. For simple designs this is not as important, but
it becomes critical when you develop more complex designs. Thus, we
develop good habits now.</p>
<div class="highlight-vhdl notranslate"><div class="highlight"><pre><span></span><span class="c1">--| NAMING CONVENTIONS :</span>
<span class="c1">--|</span>
<span class="c1">--|    xb_&lt;port name&gt;           = off-chip bidirectional port ( _pads file )</span>
<span class="c1">--|    xi_&lt;port name&gt;           = off-chip input port         ( _pads file )</span>
<span class="c1">--|    xo_&lt;port name&gt;           = off-chip output port        ( _pads file )</span>
<span class="c1">--|    b_&lt;port name&gt;            = on-chip bidirectional port</span>
<span class="c1">--|    i_&lt;port name&gt;            = on-chip input port</span>
<span class="c1">--|    o_&lt;port name&gt;            = on-chip output port</span>
<span class="c1">--|    c_&lt;signal name&gt;          = combinatorial signal</span>
<span class="c1">--|    f_&lt;signal name&gt;          = synchronous signal</span>
<span class="c1">--|    ff_&lt;signal name&gt;         = pipeline stage (ff_, fff_, etc.)</span>
<span class="c1">--|    &lt;signal name&gt;_n          = active low signal</span>
<span class="c1">--|    w_&lt;signal name&gt;          = top level wiring signal</span>
<span class="c1">--|    g_&lt;generic name&gt;         = generic</span>
<span class="c1">--|    k_&lt;constant name&gt;        = constant</span>
<span class="c1">--|    v_&lt;variable name&gt;        = variable</span>
<span class="c1">--|    sm_&lt;state machine type&gt;  = state machine type definition</span>
<span class="c1">--|    s_&lt;signal name&gt;          = state name</span>
</pre></div>
</div>
</section>
<section id="included-libraries">
<h4>Included libraries<a class="headerlink" href="#included-libraries" title="Link to this heading">#</a></h4>
<p>The next section shows a few libraries that we are adding for use. These
statements are very similar to importing modules or includes in other
languages.</p>
<p>The ieee std_logic library will be our 🍞 and 🧈</p>
<div class="highlight-vhdl notranslate"><div class="highlight"><pre><span></span><span class="k">library</span><span class="w"> </span><span class="nn">ieee</span><span class="p">;</span>
<span class="w">  </span><span class="k">use</span><span class="w"> </span><span class="nn">ieee.std_logic_1164.</span><span class="k">all</span><span class="p">;</span>
<span class="w">  </span><span class="k">use</span><span class="w"> </span><span class="nn">ieee.numeric_std.</span><span class="k">all</span><span class="p">;</span>
</pre></div>
</div>
</section>
</section>
<section id="modify-half-adder-entity">
<h3><a class="toc-backref" href="#id14" role="doc-backlink">Modify half-adder entity</a><a class="headerlink" href="#modify-half-adder-entity" title="Link to this heading">#</a></h3>
<p>Remember the half-adder schematic in <a class="reference internal" href="ICE1.html#half-adder-schem"><span class="std std-numref">Fig. 1</span></a>. This is what we are trying to create.</p>
<p><img alt="half-adder architecture" src="../_images/ice2_halfadder.png" /></p>
<p>But! This conceptual device has no way for us to interact with it. However, if we go one level of abstraction lower:</p>
<ul class="simple">
<li><p>We will map switches to inputs</p></li>
<li><p>We will map LEDs to outputs</p></li>
</ul>
<p>Now we can redraw our schematic as a block diagram:</p>
<figure class="align-default" id="half-adder-entity">
<img alt="../_images/ice2_image13.jpg" src="../_images/ice2_image13.jpg" />
<figcaption>
<p><span class="caption-number">Fig. 14 </span><span class="caption-text">Half-adder entity block diagram</span><a class="headerlink" href="#half-adder-entity" title="Link to this image">#</a></p>
</figcaption>
</figure>
<p>In VHDL this is called an <strong>entity</strong>.</p>
<p>An <strong>entity</strong> in VHDL is a declaration of a hardware module’s input and
outputs. In other words, it describes the interface of a “black box”.</p>
<p>The code comes with a partially completed entity description.</p>
<div class="highlight-vhdl notranslate"><div class="highlight"><pre><span></span><span class="c1">-- entity name should match filename</span>
<span class="k">entity</span><span class="w"> </span><span class="nc">halfAdder</span><span class="w"> </span><span class="k">is</span>
<span class="w">  </span><span class="k">port</span><span class="p">(</span>
<span class="w">  </span><span class="n">i_A</span><span class="w">     </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span><span class="w"> </span><span class="c1">-- 1-bit input port</span>
<span class="w">  </span><span class="n">i_B</span><span class="w">     </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="w">  </span><span class="n">o_S</span><span class="w">     </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic</span><span class="w">  </span><span class="c1">-- 1-bit output port</span>
<span class="w">            </span><span class="c1">-- (NOTE: NO semicolon on LAST port only!)</span>
<span class="w">  </span><span class="c1">-- TODO:  Carry port</span>
<span class="w">  </span><span class="p">);</span><span class="w"> </span><span class="c1">-- the semicolon is here instead</span>
<span class="k">end</span><span class="w"> </span><span class="nc">halfAdder</span><span class="p">;</span>
</pre></div>
</div>
<div class="admonition warning">
<p class="admonition-title">Warning</p>
<p>We just mad a big jump in terms of abstraction.
If you don’t understand why the funny pants looking thing
<em>is</em> the <code class="docutils literal notranslate"><span class="pre">halfAdder</span></code> entity, talk it over with a classmate now.</p>
</div>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>The port names are preceded by an <code class="docutils literal notranslate"><span class="pre">i_</span></code> for input and an <code class="docutils literal notranslate"><span class="pre">o_</span></code> for
output per the naming convention in our file header.</p>
</div>
<p>The inputs and output ports are signals described by the pattern</p>
<div class="highlight-text notranslate"><div class="highlight"><pre><span></span>&lt;portName&gt; : &lt;mode&gt; &lt;signalType&gt;
</pre></div>
</div>
<p><strong>Std_logic</strong> and <strong>std_logic_vector</strong> are the two most common types you
will use. They produce logical signals of <code class="docutils literal notranslate"><span class="pre">1</span></code> or <code class="docutils literal notranslate"><span class="pre">0</span></code>, where the vector
is more like a bus (multiple digital signals in parallel).</p>
<blockquote>
<div><p>Add an output for the Carry named <code class="docutils literal notranslate"><span class="pre">o_Cout</span></code>, as directed by the TODO</p>
</div></blockquote>
</section>
<section id="modify-the-half-adder-architecture">
<h3><a class="toc-backref" href="#id15" role="doc-backlink">Modify the half-adder architecture</a><a class="headerlink" href="#modify-the-half-adder-architecture" title="Link to this heading">#</a></h3>
<p>The architecture is the guts of an entity. It is the internal logic that
makes it <em>do</em> something.</p>
<p>Recall our logic equations for the half-adder are</p>
<div class="math notranslate nohighlight">
\[
S = A \oplus B
\]</div>
<div class="math notranslate nohighlight">
\[
C_{out} = AB
\]</div>
<p>We can directly represent this in architecture with an AND and XOR gate.</p>
<figure class="align-default" id="half-adder-arch">
<img alt="../_images/ice2_image15.jpg" src="../_images/ice2_image15.jpg" />
<figcaption>
<p><span class="caption-number">Fig. 15 </span><span class="caption-text">Architecture of half-adder</span><a class="headerlink" href="#half-adder-arch" title="Link to this image">#</a></p>
</figcaption>
</figure>
<p>Again, we have gone to a lower level of abstraction. We are looking <em>inside</em> the black box entity that we described above.</p>
<p>Our architecture is partially realized in the given VHDL code below:</p>
<div class="highlight-vhdl notranslate"><div class="highlight"><pre><span></span><span class="k">architecture</span><span class="w"> </span><span class="nc">halfAdder_arch</span><span class="w"> </span><span class="k">of</span><span class="w"> </span><span class="nc">halfAdder</span><span class="w"> </span><span class="k">is</span>
<span class="w">  </span><span class="c1">-- this is where you would include components declarations and signals if you needed them</span>

<span class="k">begin</span>
<span class="w">  </span><span class="c1">-- this is where you would map ports for any component instantiations if you needed to</span>

<span class="w">  </span><span class="c1">-- *concurrent* signal assignments</span>
<span class="w">  </span><span class="n">o_S</span><span class="w">    </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">i_A</span><span class="w"> </span><span class="k">xor</span><span class="w"> </span><span class="n">i_B</span><span class="p">;</span>
<span class="w">  </span><span class="c1">-- TODO:  Carry signal assignment</span>

<span class="k">end</span><span class="w"> </span><span class="nc">halfAdder_arch</span><span class="p">;</span>
</pre></div>
</div>
<p>Note, the architecture is “of halfAdder” since that is the name of the
component the architecture is for. Since this is a simple design, the
architecture’s <em>behavior</em> can be described with only two lines of code.
The first assignment statement is provided.</p>
<blockquote>
<div><p>Add the second statement required to implement <code class="docutils literal notranslate"><span class="pre">o_Cout</span></code>.</p>
</div></blockquote>
<p>Participation activity 7.2.5 in your
zyBook may be helpful if you are stuck.</p>
<blockquote>
<div><p>Save the file.</p>
</div></blockquote>
</section>
</section>
<section id="test-design">
<h2><a class="toc-backref" href="#id16" role="doc-backlink">Test design</a><a class="headerlink" href="#test-design" title="Link to this heading">#</a></h2>
<p>At this point your testbench VHDL file <code class="docutils literal notranslate"><span class="pre">halfAdder_tb.vhd</span></code> should already
be added. If not, go back and add it per the directions in <a class="reference internal" href="../appendix/vivado.html#manual-add-to-vivado-project"><span class="std std-ref">Manually add files to Vivado Project</span></a>.</p>
<div class="admonition tip">
<p class="admonition-title">Tip</p>
<p>Generally, your testbench files will have the same name as the component you are testing with them but with a <code class="docutils literal notranslate"><span class="pre">_tb</span></code> at the end.</p>
</div>
<section id="edit-your-half-adder-testbench">
<h3><a class="toc-backref" href="#id17" role="doc-backlink">Edit your half-adder testbench</a><a class="headerlink" href="#edit-your-half-adder-testbench" title="Link to this heading">#</a></h3>
<p>Open your testbench file in a text editor. Note the header has
<code class="docutils literal notranslate"><span class="pre">halfAdder.vhd</span></code> as a REQUIRED FILE.</p>
<p>The entity in this file is the testbench itself, which is empty as shown
below.</p>
<div class="highlight-vhdl notranslate"><div class="highlight"><pre><span></span><span class="k">entity</span><span class="w"> </span><span class="nc">halfAdder_tb</span><span class="w"> </span><span class="k">is</span>
<span class="k">end</span><span class="w"> </span><span class="nc">halfAdder_tb</span><span class="p">;</span>
</pre></div>
</div>
<p>It is empty because it does not need any external interfaces. Instead,
we want to observe the signals generated by the hardware components
<em>inside</em> the testbench. We get to peek inside the black box!</p>
<p>These hardware unit under test (UUT) inputs will
then be stimulated by the testbench internal architecture, which
realizes our test signals. To do this, first we must declare what
hardware components will be inside of our test bench:</p>
<div class="highlight-vhdl notranslate"><div class="highlight"><pre><span></span><span class="k">architecture</span><span class="w"> </span><span class="nc">test_bench</span><span class="w"> </span><span class="k">of</span><span class="w"> </span><span class="nc">halfAdder_tb</span><span class="w"> </span><span class="k">is</span>

<span class="w">  </span><span class="c1">-- declare the component of your top-level design unit under test (UUT)</span>
<span class="w">  </span><span class="k">component</span><span class="w"> </span><span class="nc">halfAdder</span><span class="w"> </span><span class="k">is</span>
<span class="w">  </span><span class="k">port</span><span class="p">(</span>
<span class="w">    </span><span class="n">i_A</span><span class="w">     </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span><span class="w"> </span><span class="c1">-- 1-bit input port</span>
<span class="w">    </span><span class="n">i_B</span><span class="w">     </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="w">    </span><span class="n">o_S</span><span class="w">     </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic</span><span class="w">  </span><span class="c1">-- 1-bit output port</span>
<span class="w">              </span><span class="c1">-- (NOTE: NO semicolon on LAST port only!)</span>
<span class="w">  </span><span class="c1">-- TODO:  Carry port</span>
<span class="w">  </span><span class="p">);</span><span class="w"> </span><span class="c1">-- the semicolon is here instead</span>
<span class="w">  </span><span class="k">end</span><span class="w"> </span><span class="k">component</span><span class="p">;</span>
</pre></div>
</div>
<p>This syntax is almost <em>identical</em> to what you saw in the implementation
file. The only difference is now the halfAdder is called a <em>component</em>
instead of an <em>entity</em>. Thus, you can copy in the port information from
your implementation file to the corresponding component in your
testbench.</p>
<p>Now that your halfAdder hardware is inside your testbench entity, we are
going to declare some additional signals that correspond to the switches
and LEDs per our previous block diagram <a class="reference internal" href="#half-adder-entity"><span class="std std-numref">Fig. 14</span></a></p>
<p><img alt="half-adder architecture" src="../_images/ice2_image13.jpg" /></p>
<p>You can think of these signals as <em>wires</em> that we place inside our
testbench box. This is partially realized in the given testbench snippet
shown below.</p>
<p>Since these are top level wires, we will prepent the names with <code class="docutils literal notranslate"><span class="pre">w_</span></code>.
The code also sets an initial value of ‘0’.</p>
<div class="highlight-vhdl notranslate"><div class="highlight"><pre><span></span><span class="w">  </span><span class="c1">-- declare signals needed to stimulate the UUT inputs</span>
<span class="w">  </span><span class="k">signal</span><span class="w"> </span><span class="n">w_sw1</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="kt">std_logic</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span>
<span class="w">  </span><span class="c1">-- TODO:  sw0 signal</span>

<span class="w">  </span><span class="c1">-- also need signals for the outputs of the UUT</span>
<span class="w">  </span><span class="k">signal</span><span class="w"> </span><span class="n">w_led1</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="kt">std_logic</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span>
<span class="w">  </span><span class="c1">-- TODO:  led0 signal</span>
</pre></div>
</div>
<blockquote>
<div><p>Declare the two missing signals.</p>
</div></blockquote>
<p>So, now we have a testbench box with a half-adder component and four
wires in it. <em>Nothing is connected yet</em>. To actually “wire up the
hardware”, we need to map the ports. This is partially realized in the
code snippet below.</p>
<div class="highlight-vhdl notranslate"><div class="highlight"><pre><span></span><span class="k">begin</span>
<span class="w">  </span><span class="c1">-- PORT MAPS ----------------------------------------</span>

<span class="w">  </span><span class="c1">-- map ports for any component instances (port mapping is like wiring hardware)</span>
<span class="w">  </span><span class="n">halfAdder_inst</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">halfAdder</span><span class="w"> </span><span class="k">port</span><span class="w"> </span><span class="k">map</span><span class="w"> </span><span class="p">(</span>
<span class="w">    </span><span class="n">i_A</span><span class="w">     </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">w_sw1</span><span class="p">,</span><span class="w"> </span><span class="c1">-- notice comma (not a semicolon)</span>
<span class="w">    </span><span class="n">i_B</span><span class="w">     </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">w_sw0</span><span class="p">,</span>
<span class="w">    </span><span class="n">o_S</span><span class="w">     </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">w_led0</span><span class="w"> </span><span class="c1">-- no comma on LAST one</span>
<span class="w">    </span><span class="c1">-- TODO:  map Cout</span>
<span class="w">  </span><span class="p">);</span>
</pre></div>
</div>
<blockquote>
<div><p>Wire up the <code class="docutils literal notranslate"><span class="pre">o_Cout</span></code> signal to <code class="docutils literal notranslate"><span class="pre">w_led1</span></code>.</p>
</div></blockquote>
<p>Now all that is left is to assign values to the test input wires (<code class="docutils literal notranslate"><span class="pre">w_sw0</span></code>
and <code class="docutils literal notranslate"><span class="pre">w_sw1</span></code>) inside the <strong>test plan process</strong>:</p>
<p>The <strong>test plan process</strong> is a sequential plan that will drive inputs to the values we specify. It will then record the resulting outputs.</p>
<p>We use the <strong>assert</strong> statement to automatically check that our values are what we expect.</p>
<div class="admonition hint">
<p class="admonition-title">Hint</p>
<p>The assert statement can be read as “assert this is true,
and if it isn’t then <strong>report</strong> this message.”</p>
</div>
<p>We should write the message to be helpful to ourselves while debugging.
There are other severity levels, but we will use “error” here.
The “error” level generates a message but will continue to execute the test instead of exiting immediately.
We could use “failure” - which would immediately halt the test - but that
can make debugging difficult.</p>
<div class="highlight-vhdl notranslate"><div class="highlight"><pre><span></span><span class="c1">-- Test Plan Process --------------------------------</span>
<span class="w">  </span><span class="n">test_process</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">process</span>
<span class="w">  </span><span class="k">begin</span>

<span class="w">    </span><span class="n">w_sw1</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span><span class="w"> </span><span class="n">w_sw0</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span><span class="w"> </span><span class="k">wait</span><span class="w"> </span><span class="k">for</span><span class="w"> </span><span class="mi">10</span><span class="w"> </span><span class="n">ns</span><span class="p">;</span>
<span class="w">      </span><span class="k">assert</span><span class="w"> </span><span class="n">w_led0</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="w"> </span><span class="n">report</span><span class="w"> </span><span class="s">&quot;bad sum&quot;</span><span class="w"> </span><span class="k">severity</span><span class="w"> </span><span class="n">error</span><span class="p">;</span>
<span class="w">      </span><span class="k">assert</span><span class="w"> </span><span class="n">w_led1</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="w"> </span><span class="n">report</span><span class="w"> </span><span class="s">&quot;bad carry&quot;</span><span class="w"> </span><span class="k">severity</span><span class="w"> </span><span class="n">error</span><span class="p">;</span>
<span class="w">    </span><span class="n">w_sw1</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span><span class="w"> </span><span class="n">w_sw0</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="p">;</span><span class="w"> </span><span class="k">wait</span><span class="w"> </span><span class="k">for</span><span class="w"> </span><span class="mi">10</span><span class="w"> </span><span class="n">ns</span><span class="p">;</span>
<span class="w">      </span><span class="k">assert</span><span class="w"> </span><span class="n">w_led0</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="n">report</span><span class="w"> </span><span class="s">&quot;bad sum&quot;</span><span class="w"> </span><span class="k">severity</span><span class="w"> </span><span class="n">error</span><span class="p">;</span>
<span class="w">      </span><span class="k">assert</span><span class="w"> </span><span class="n">w_led1</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="w"> </span><span class="n">report</span><span class="w"> </span><span class="s">&quot;bad carry&quot;</span><span class="w"> </span><span class="k">severity</span><span class="w"> </span><span class="n">error</span><span class="p">;</span>
<span class="w">    </span><span class="n">w_sw1</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="p">;</span><span class="w"> </span><span class="n">w_sw0</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span><span class="w"> </span><span class="k">wait</span><span class="w"> </span><span class="k">for</span><span class="w"> </span><span class="mi">10</span><span class="w"> </span><span class="n">ns</span><span class="p">;</span>
<span class="w">      </span><span class="k">assert</span><span class="w"> </span><span class="n">w_led0</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="n">report</span><span class="w"> </span><span class="s">&quot;bad sum&quot;</span><span class="w"> </span><span class="k">severity</span><span class="w"> </span><span class="n">error</span><span class="p">;</span>
<span class="w">      </span><span class="k">assert</span><span class="w"> </span><span class="n">w_led1</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="w"> </span><span class="n">report</span><span class="w"> </span><span class="s">&quot;bad carry&quot;</span><span class="w"> </span><span class="k">severity</span><span class="w"> </span><span class="n">error</span><span class="p">;</span>
<span class="w">    </span><span class="c1">-- TODO:  rest of test plan</span>

<span class="w">    </span><span class="k">wait</span><span class="p">;</span><span class="w"> </span><span class="c1">-- wait forever</span>
<span class="w">  </span><span class="k">end</span><span class="w"> </span><span class="k">process</span><span class="p">;</span>
</pre></div>
</div>
<p>How many test cases do we need for this circuit?</p>
<blockquote>
<div><p>Implement the rest of the test plan. Save the file.</p>
</div></blockquote>
</section>
<section id="check-syntax">
<h3><a class="toc-backref" href="#id18" role="doc-backlink">Check syntax</a><a class="headerlink" href="#check-syntax" title="Link to this heading">#</a></h3>
<p>While you edit your code in Vivado, it checks the syntax. If
everything is good you should see a green box in the upper right-hand
corner of your editor window. If you hover your mouse over the green box
you will see that there are 0 errors. Otherwise, red marks along the
right-hand margin indicate locations of syntax errors.</p>
<p><img alt="vivado syntax check" src="../_images/ice2_image22.jpg" /></p>
</section>
</section>
<section id="test-project">
<h2><a class="toc-backref" href="#id19" role="doc-backlink">Test project</a><a class="headerlink" href="#test-project" title="Link to this heading">#</a></h2>
<p>Testing our project involves simulation and viewing schematics.</p>
<section id="simulate-project">
<h3><a class="toc-backref" href="#id20" role="doc-backlink">Simulate project</a><a class="headerlink" href="#simulate-project" title="Link to this heading">#</a></h3>
<ol class="arabic simple">
<li><p>In the Flow Navigator (the left panel), <strong>right</strong> click on “Run
Simulation” and select “Simulation Settings”</p></li>
<li><p>Click on the <strong>Simulation</strong> tab and change the runtime to <strong>50 ns</strong>
or an otherwise appropriate length based on
your test plan process. Click OK.
<img alt="simulation runtime" src="../_images/ice2_image23.jpg" /></p></li>
<li><p><strong>Left</strong> click on <strong>Run Simulation</strong> and then click on <strong>Run
Behavioral Simulation</strong>. You can ignore/cancel any firewall access popups</p></li>
<li><p>If for some reason a waveform window did not pop up, check the
Messages and Log tabs near the bottom of your window. Look for error
messages.</p></li>
<li><p>Once the waveform window is in view, click on the Zoom Fit icon
or adjust the zoom window as needed to see the time periods of interest
<img alt="zoom fit" src="../_images/ice2_image24.jpg" /></p></li>
<li><p>Verify that the waveforms show your design is working correctly
(inputs and outputs should match truth table)</p></li>
</ol>
<section id="optional">
<h4>Optional<a class="headerlink" href="#optional" title="Link to this heading">#</a></h4>
<ul class="simple">
<li><p>Try changing the outputs to different colors by right clicking on
the signals and selecting <strong>Signal Color</strong>.</p></li>
<li><p>Rename signals to show what they correspond to (e.g., A) and define
virtual busses for your inputs and outputs as shown in the figure
below. To define a virtual bus, simply highlight multiple signals
and right click. Then, select “<strong>Virtual Bus</strong>” and name it as
desired.</p></li>
</ul>
<p><img alt="virtual bus" src="../_images/ice2_image25.jpg" /></p>
<p>Note, the wave editor also allows you to view data in different formats.
Right click on a number in the “Value” column and select <strong>Radix</strong>.</p>
<section id="remember-wave-configuration">
<h5>Remember wave configuration<a class="headerlink" href="#remember-wave-configuration" title="Link to this heading">#</a></h5>
<!---
TODO: Tell where to save .wcfg so git can use it
--->
<p>Since you put in all of that work to have a nice wave form, you can
optionally save your wave configuration file (File –&gt; Save Wave
Configuration or simply click on the Save icon in the editor).
Saving it to the main project folder is fine. Click OK to add it to your project.
Now future runs of your simulation will use the same settings!</p>
</section>
</section>
</section>
<section id="rtl-and-technology-schematics">
<h3><a class="toc-backref" href="#id21" role="doc-backlink">RTL and Technology Schematics</a><a class="headerlink" href="#rtl-and-technology-schematics" title="Link to this heading">#</a></h3>
<section id="view-rtl-schematic">
<h4>View RTL Schematic<a class="headerlink" href="#view-rtl-schematic" title="Link to this heading">#</a></h4>
<p>A Register Transfer Level (RTL) schematic is a gate-level schematic that
shows you how your VHDL code is initially being interpreted. It is
important to verify that the circuit matches what you expect. Note, this
schematic is not optimized for your hardware chip.</p>
<p>In the Flow Navigator (right panel), click on the RTL Analysis
<strong>Schematic</strong>. Click OK to continue.</p>
<p><img alt="rtl analysis" src="../_images/ice2_image26.jpg" /></p>
</section>
<section id="technology-schematic">
<h4>Technology Schematic<a class="headerlink" href="#technology-schematic" title="Link to this heading">#</a></h4>
<p>Now that you have verified that your design is functionally correct, it
is time to verify that the synthesized hardware is correct by viewing
the technology schematic. This schematic, unlike the RTL one, is
optimized for your specific hardware platform (i.e., it shows your
design in terms of FPGA logic elements).</p>
<p>Click on “<strong>Run Synthesis</strong>” in the Flow Navigator – this is going to
take some time (a few minutes) – while the synthesis is running, a
green arrow will appear to the left of Run Synthesis (and a message at
the upper right) and the options will be disabled.</p>
<p>After the process completes, click on <strong>Schematic</strong> to view the
optimized schematic for your FPGA chip as shown in the picture provided
on the next page.</p>
<p><img alt="synthesis" src="../_images/ice2_image27.jpg" /></p>
<p>Notice that each port is connected to a buffer and that some of your
logic (i.e., the XOR) is realized using a lookup table (LUT). If you
click on any of the two LUTs you should see, you also can view their
associated truth table by clicking on the “Truth Table” tab at the
bottom of the “Cell Properties” sub-window.</p>
<p>Notice an equation is also given for the output.</p>
<figure class="align-default" id="lookup-table">
<img alt="../_images/ice2_image28.jpg" src="../_images/ice2_image28.jpg" />
<figcaption>
<p><span class="caption-number">Fig. 16 </span><span class="caption-text">Synthesis lookup table</span><a class="headerlink" href="#lookup-table" title="Link to this image">#</a></p>
</figcaption>
</figure>
<p>Do the truth tables for the LUTs make sense for your design?</p>
<p>If all of your testing succeeded…</p>
<blockquote>
<div><p>stage and commit your files with git</p>
</div></blockquote>
</section>
</section>
</section>
<section id="implement-design">
<h2><a class="toc-backref" href="#id22" role="doc-backlink">Implement design</a><a class="headerlink" href="#implement-design" title="Link to this heading">#</a></h2>
<section id="edit-the-constraints-file">
<h3><a class="toc-backref" href="#id23" role="doc-backlink">Edit the constraints file</a><a class="headerlink" href="#edit-the-constraints-file" title="Link to this heading">#</a></h3>
<ol class="arabic simple">
<li><p>Click on the Project Manager in the Flow Navigator</p></li>
<li><p>Double click on the Basys3_Master.xdc file in the Sources sub-window
to open it.</p></li>
<li><p>Get your BASYS 3 board out and look at the text surrounding the
switches and LEDs. Note, the labels underneath the switches are the
physical pin locations on your BASYS 3 board. For example, <code class="docutils literal notranslate"><span class="pre">SW0</span></code> is
connected to pin <code class="docutils literal notranslate"><span class="pre">V17</span></code>. Find (use CTRL+f) <code class="docutils literal notranslate"><span class="pre">V17</span></code> in the constraints
file. You should see it first on line 12 as shown below.</p></li>
</ol>
<div class="highlight-text notranslate"><div class="highlight"><pre><span></span>#set_property PACKAGE_PIN V17 [get_ports {sw[0]}]
  #set_property IOSTANDARD LVCMOS33 [get_ports {sw[0]}]
</pre></div>
</div>
<p>Replace the <code class="docutils literal notranslate"><span class="pre">sw[0]</span></code> with the name of the node (signal) that should connect to the switch.
In this case, we want to connect <code class="docutils literal notranslate"><span class="pre">i_B</span></code> from our halfAdder entity to this
switch. In the future we will utilize the <code class="docutils literal notranslate"><span class="pre">sw[0]</span></code> naming convention
so changing the xdc file may not be required.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>The node names correspond to the signal names you defined
for your half-adder interface in halfAdder.vhd and NOT the
signal names in your testbench.</p>
</div>
<p>Uncomment the two lines by removing the <code class="docutils literal notranslate"><span class="pre">#</span></code> signs. The final result
should look similar to below:</p>
<div class="highlight-text notranslate"><div class="highlight"><pre><span></span>## Switches
set_property PACKAGE_PIN V17 [get_ports {i_B}]
  set_property IOSTANDARD LVCMOS33 [get_ports {i_B}]
</pre></div>
</div>
<ul class="simple">
<li><p>connect <code class="docutils literal notranslate"><span class="pre">sw[1]</span></code> to <code class="docutils literal notranslate"><span class="pre">i_A</span></code></p></li>
<li><p>connect <code class="docutils literal notranslate"><span class="pre">led[0]</span></code> to <code class="docutils literal notranslate"><span class="pre">o_S</span></code></p></li>
<li><p>connect <code class="docutils literal notranslate"><span class="pre">led[1]</span></code> to <code class="docutils literal notranslate"><span class="pre">o_Cout</span></code></p></li>
</ul>
<p>Save the constraints file (CTRL+s)</p>
</section>
<section id="implement-and-generate-bitstream">
<h3><a class="toc-backref" href="#id24" role="doc-backlink">Implement and generate bitstream</a><a class="headerlink" href="#implement-and-generate-bitstream" title="Link to this heading">#</a></h3>
<p>In the Flow Navigator, click on <strong>Generate Bitstream</strong></p>
<ul class="simple">
<li><p>Click <strong>YES</strong> to run Synthesis and Implementation as required and then <strong>OK</strong> to start the job</p></li>
<li><p>The upper right-hand of the Vivado window will show a quick view of the status</p></li>
</ul>
<p><img alt="running synth_design" src="../_images/ice2_image31.jpg" /></p>
<p>You should get a window reporting successful Bitstream Generation.</p>
</section>
</section>
<section id="download-onto-fpga-and-test">
<span id="download-onto-fpga"></span><h2><a class="toc-backref" href="#id25" role="doc-backlink">Download onto FPGA and test</a><a class="headerlink" href="#download-onto-fpga-and-test" title="Link to this heading">#</a></h2>
<ol class="arabic simple">
<li><p>Plug in your BASYS 3 board and turn it on using the switch on the board next to the USB connector. If you don’t see numbers on the LED displays, consult an instructor.</p></li>
<li><p>Verify the drivers installed correctly. You may need to <a class="reference external" href="https://support.microsoft.com/en-us/windows/options-to-optimize-gaming-performance-in-windows-11-a255f612-2949-4373-a566-ff6f3f474613#:~:text=turning%20off%20memory%20integrity">turn off Windows Memory Integrity</a>.</p></li>
<li><p>Open the Hardware Manager (bottom of Flow Navigator)</p></li>
<li><p>Click on the <strong>Open target</strong> link and then click on <strong>Auto Connect</strong></p></li>
</ol>
<p><img alt="hardware manager" src="../_images/ice2_image32.jpg" /></p>
<ol class="arabic simple" start="4">
<li><p>Click on <strong>Program device</strong></p></li>
</ol>
<p><img alt="program device" src="../_images/ice2_image33.jpg" /></p>
<ol class="arabic simple" start="5">
<li><p>By default the Bitstream (<code class="docutils literal notranslate"><span class="pre">.bit</span></code>) file that you last created will be selected for programming. Click <strong>Program</strong></p></li>
<li><p>After a successful program, test your design by flipping switches and verifying that the LED outputs are correct.</p></li>
<li><p>If your hardware works correctly, demo it to an instructor.</p></li>
</ol>
<p>Alternatively, you may document your functionality by taking a short
video or a series of pictures. Include the documentation in your
README (a link is fine for a video).</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>Your FPGA will not maintain its programming after it loses power.</p>
</div>
<div class="admonition tip">
<p class="admonition-title">Tip</p>
<p>Instead of opening your project for programming in the future,
you can directly open the Hardware Manager from the main Vivado
menu. Simply select the correct <code class="docutils literal notranslate"><span class="pre">.bit</span></code> file.</p>
</div>
<blockquote>
<div><p>Commit your README changes along with your <code class="docutils literal notranslate"><span class="pre">.bit</span></code> file. Use what you learned in BCE0 and the “Git Real Fast” guide!
Push your changes to your remote repository on Github
Verify the Github Action ran successfully.</p>
</div></blockquote>
<div class="admonition tip">
<p class="admonition-title">Tip</p>
<p>Github Actions are verification code that runs whenever you push anything to Github. If you open your repository on GitHub and click on the “Actions” tab, you should see one Action run for each time you pushed. A green check mark ✅ confirms that your code passes all tests!</p>
</div>
</section>
<section id="wrapping-up">
<h2><a class="toc-backref" href="#id26" role="doc-backlink">Wrapping up</a><a class="headerlink" href="#wrapping-up" title="Link to this heading">#</a></h2>
<ol class="arabic simple">
<li><p>Double check that you have everything <strong>committed</strong> to your git repo.</p></li>
<li><p>Then <strong>push</strong> your changes to your repo.</p></li>
<li><p>Make sure all your work appears on GitHub as you expect</p></li>
<li><p>Verify that the Action ran successfully on GitHub.</p></li>
<li><p>Go to ICE 2 on <a class="reference external" href="https://www.gradescope.com/">Gradescope</a></p></li>
<li><p>Submit your code by pointing Gradescope to your GitHub repository.</p></li>
<li><p>Check to make sure the autograder ran.</p></li>
</ol>
<blockquote>
<div><p>When all is said and done, you should have working VHDL submitted
into Gradescope via GitHub <em>and</em> have demo’d to your instructor.</p>
</div></blockquote>
<p>Congratulations, you have completed In Class Exercise 2!</p>
</section>
</section>

    <script type="text/x-thebe-config">
    {
        requestKernel: true,
        binderOptions: {
            repo: "binder-examples/jupyter-stacks-datascience",
            ref: "master",
        },
        codeMirrorConfig: {
            theme: "abcdef",
            mode: "python"
        },
        kernelOptions: {
            name: "python3",
            path: "./ICE"
        },
        predefinedOutput: true
    }
    </script>
    <script>kernelName = 'python3'</script>

                </article>
              

              
              
              
              
                <footer class="prev-next-footer d-print-none">
                  
<div class="prev-next-area">
    <a class="left-prev"
       href="ICE1.html"
       title="previous page">
      <i class="fa-solid fa-angle-left"></i>
      <div class="prev-next-info">
        <p class="prev-next-subtitle">previous</p>
        <p class="prev-next-title">ICE 1: Breadboard Half Adder</p>
      </div>
    </a>
    <a class="right-next"
       href="ICE3.html"
       title="next page">
      <div class="prev-next-info">
        <p class="prev-next-subtitle">next</p>
        <p class="prev-next-title">ICE 3: Ripple-Carry Adder</p>
      </div>
      <i class="fa-solid fa-angle-right"></i>
    </a>
</div>
                </footer>
              
            </div>
            
            
              
                <div class="bd-sidebar-secondary bd-toc"><div class="sidebar-secondary-items sidebar-secondary__inner">


  <div class="sidebar-secondary-item">
  <div class="page-toc tocsection onthispage">
    <i class="fa-solid fa-list"></i> Contents
  </div>
  <nav class="bd-toc-nav page-toc">
    <ul class="visible nav section-nav flex-column">
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#overview">Overview</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#objectives">Objectives</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#end-state">End state</a></li>
</ul>
</li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#background">Background</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#vhdl">VHDL</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#design-flow">Design flow</a></li>
</ul>
</li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#setup-vivado-project">Setup Vivado Project</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#clone-project-with-git">Clone project with Git</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#view-project-in-vivado">View project in Vivado</a></li>
</ul>
</li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#edit-your-half-adder-implementation">Edit your half-adder implementation</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#understand-file">Understand file</a><ul class="nav section-nav flex-column">
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#file-header">File header</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#included-libraries">Included libraries</a></li>
</ul>
</li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#modify-half-adder-entity">Modify half-adder entity</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#modify-the-half-adder-architecture">Modify the half-adder architecture</a></li>
</ul>
</li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#test-design">Test design</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#edit-your-half-adder-testbench">Edit your half-adder testbench</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#check-syntax">Check syntax</a></li>
</ul>
</li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#test-project">Test project</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#simulate-project">Simulate project</a><ul class="nav section-nav flex-column">
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#optional">Optional</a><ul class="nav section-nav flex-column">
<li class="toc-h5 nav-item toc-entry"><a class="reference internal nav-link" href="#remember-wave-configuration">Remember wave configuration</a></li>
</ul>
</li>
</ul>
</li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#rtl-and-technology-schematics">RTL and Technology Schematics</a><ul class="nav section-nav flex-column">
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#view-rtl-schematic">View RTL Schematic</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#technology-schematic">Technology Schematic</a></li>
</ul>
</li>
</ul>
</li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#implement-design">Implement design</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#edit-the-constraints-file">Edit the constraints file</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#implement-and-generate-bitstream">Implement and generate bitstream</a></li>
</ul>
</li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#download-onto-fpga-and-test">Download onto FPGA and test</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#wrapping-up">Wrapping up</a></li>
</ul>
  </nav></div>

</div></div>
              
            
          </div>
          <footer class="bd-footer-content">
            
<div class="bd-footer-content__inner container">
  
  <div class="footer-item">
    
<p class="component-author">
By DFEC
</p>

  </div>
  
  <div class="footer-item">
    

  <p class="copyright">
    
      © Copyright 2024.
      <br/>
    
  </p>

  </div>
  
  <div class="footer-item">
    
  </div>
  
  <div class="footer-item">
    
  </div>
  
</div>
          </footer>
        

      </main>
    </div>
  </div>
  
  <!-- Scripts loaded after <body> so the DOM is not blocked -->
  <script src="../_static/scripts/bootstrap.js?digest=dfe6caa3a7d634c4db9b"></script>
<script src="../_static/scripts/pydata-sphinx-theme.js?digest=dfe6caa3a7d634c4db9b"></script>

  <footer class="bd-footer">
  </footer>
  </body>
</html>