<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:/gowin_projects/myproj/myproj_blue2_ircon/impl/synthesize/rev_1/img_processor.vm</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_processor.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>E:\gowin_projects\myproj\myproj_blue2_ircon\src\img_processor.sdc</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.2Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18EQ144PC8/I7</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Nov 22 14:23:19 2019
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2019 Gowin Semiconductor Corporation.                      All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>17101</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>15811</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>45</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>258</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>112</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>I_clk_50m</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>I_clk_50m </td>
</tr>
<tr>
<td>pll5/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td>I_clk_50m</td>
<td></td>
</tr>
<tr>
<td>pll4/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td></td>
<td>pll5/pll_inst/CLKOUT.default_gen_clk</td>
<td></td>
</tr>
<tr>
<td>gw_pll_inst/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>8.000</td>
<td>125.000
<td>0.000</td>
<td>4.000</td>
<td></td>
<td>I_clk_50m</td>
<td></td>
</tr>
<tr>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>16.000</td>
<td>62.500
<td>0.000</td>
<td>8.000</td>
<td></td>
<td>gw_pll_inst/pll_inst/CLKOUT.default_gen_clk</td>
<td></td>
</tr>
<tr>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>28.000</td>
<td>35.714
<td>0.000</td>
<td>14.000</td>
<td></td>
<td>I_clk_50m</td>
<td></td>
</tr>
<tr>
<td>pll5/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td>I_clk_50m</td>
<td></td>
</tr>
<tr>
<td>pll5/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td>I_clk_50m</td>
<td></td>
</tr>
<tr>
<td>pll5/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>30.000</td>
<td>33.333
<td>0.000</td>
<td>15.000</td>
<td></td>
<td>I_clk_50m</td>
<td></td>
</tr>
<tr>
<td>pll_36m_u0/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>28.000</td>
<td>35.714
<td>0.000</td>
<td>14.000</td>
<td></td>
<td>I_clk_50m</td>
<td></td>
</tr>
<tr>
<td>pll_36m_u0/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>56.000</td>
<td>17.857
<td>0.000</td>
<td>28.000</td>
<td></td>
<td>I_clk_50m</td>
<td></td>
</tr>
<tr>
<td>pll_36m_u0/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>84.000</td>
<td>11.905
<td>0.000</td>
<td>42.000</td>
<td></td>
<td>I_clk_50m</td>
<td></td>
</tr>
<tr>
<td>pll4/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td></td>
<td>pll5/pll_inst/CLKOUT.default_gen_clk</td>
<td></td>
</tr>
<tr>
<td>pll4/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.667</td>
<td></td>
<td>pll5/pll_inst/CLKOUT.default_gen_clk</td>
<td></td>
</tr>
<tr>
<td>pll4/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>125.000</td>
<td>8.000
<td>0.000</td>
<td>62.500</td>
<td></td>
<td>pll5/pll_inst/CLKOUT.default_gen_clk</td>
<td></td>
</tr>
<tr>
<td>gw_pll_inst/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>8.000</td>
<td>125.000
<td>0.000</td>
<td>4.000</td>
<td></td>
<td>I_clk_50m</td>
<td></td>
</tr>
<tr>
<td>gw_pll_inst/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>16.000</td>
<td>62.500
<td>0.000</td>
<td>8.000</td>
<td></td>
<td>I_clk_50m</td>
<td></td>
</tr>
<tr>
<td>gw_pll_inst/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>24.000</td>
<td>41.667
<td>0.000</td>
<td>12.000</td>
<td></td>
<td>I_clk_50m</td>
<td></td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Fmax</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>I_clk_50m</td>
<td>128.825(MHz)</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>102.948(MHz)</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk</td>
<td>77.699(MHz)</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of pll5/pll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll4/pll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of gw_pll_inst/pll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll5/pll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll5/pll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll5/pll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_36m_u0/pll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_36m_u0/pll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_36m_u0/pll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll4/pll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll4/pll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll4/pll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of gw_pll_inst/pll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of gw_pll_inst/pll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of gw_pll_inst/pll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>I_clk_50m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clk_50m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll5/pll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll5/pll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll4/pll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll4/pll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>gw_pll_inst/pll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>gw_pll_inst/pll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>-40.682</td>
<td>19</td>
</tr>
<tr>
<td>pll5/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll5/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll5/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll5/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll5/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll5/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_36m_u0/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_36m_u0/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_36m_u0/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_36m_u0/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_36m_u0/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_36m_u0/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll4/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll4/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll4/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll4/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll4/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll4/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>gw_pll_inst/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>gw_pll_inst/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>gw_pll_inst/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>gw_pll_inst/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>gw_pll_inst/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>gw_pll_inst/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-10.098</td>
<td>ir_to_sw/sw_Z[0]/Q</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[4]/D</td>
<td>I_clk_50m:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.619</td>
<td>13.043</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-10.097</td>
<td>ir_to_sw/sw_Z[0]/Q</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[11]/D</td>
<td>I_clk_50m:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.619</td>
<td>13.042</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-9.960</td>
<td>ir_to_sw/sw_Z[0]/Q</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[9]/D</td>
<td>I_clk_50m:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.619</td>
<td>12.906</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-9.931</td>
<td>ir_to_sw/sw_Z[0]/Q</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[7]/D</td>
<td>I_clk_50m:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.619</td>
<td>12.876</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-9.899</td>
<td>ir_to_sw/sw_Z[0]/Q</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[6]/D</td>
<td>I_clk_50m:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.619</td>
<td>12.844</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-9.899</td>
<td>ir_to_sw/sw_Z[0]/Q</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[12]/D</td>
<td>I_clk_50m:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.619</td>
<td>12.844</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-9.869</td>
<td>ir_to_sw/sw_Z[0]/Q</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[5]/D</td>
<td>I_clk_50m:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.619</td>
<td>12.815</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-9.795</td>
<td>ir_to_sw/sw_Z[0]/Q</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[10]/D</td>
<td>I_clk_50m:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.619</td>
<td>12.741</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-9.794</td>
<td>ir_to_sw/sw_Z[0]/Q</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[3]/D</td>
<td>I_clk_50m:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.619</td>
<td>12.740</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-9.733</td>
<td>ir_to_sw/sw_Z[0]/Q</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[8]/D</td>
<td>I_clk_50m:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.619</td>
<td>12.678</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-9.733</td>
<td>ir_to_sw/sw_Z[0]/Q</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[2]/D</td>
<td>I_clk_50m:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.619</td>
<td>12.678</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-9.703</td>
<td>ir_to_sw/sw_Z[0]/Q</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[13]/D</td>
<td>I_clk_50m:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.619</td>
<td>12.649</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-8.922</td>
<td>ir_to_sw/sw_Z[0]/Q</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_Z[2]/D</td>
<td>I_clk_50m:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.619</td>
<td>11.867</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-8.739</td>
<td>ir_to_sw/sw_Z[0]/Q</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_Z[7]/D</td>
<td>I_clk_50m:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.619</td>
<td>11.685</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-8.728</td>
<td>ir_to_sw/sw_Z[0]/Q</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_Z[14]/D</td>
<td>I_clk_50m:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.619</td>
<td>11.673</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-8.656</td>
<td>img_processor_u0/vga_mark_out_top_u0/box_calculator_u0/div223_u0/q[5]/Q</td>
<td>pwm_out2_u0/pwm_find_Z[0]/CE</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>I_clk_50m:[R]</td>
<td>4.000</td>
<td>-0.619</td>
<td>12.841</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-8.612</td>
<td>img_processor_u0/vga_mark_out_top_u0/box_calculator_u0/div223_u0/q[5]/Q</td>
<td>pwm_out2_u0/pwm_find_Z[16]/CE</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>I_clk_50m:[R]</td>
<td>4.000</td>
<td>-0.619</td>
<td>12.796</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-8.612</td>
<td>img_processor_u0/vga_mark_out_top_u0/box_calculator_u0/div223_u0/q[5]/Q</td>
<td>pwm_out2_u0/pwm_find_Z[14]/CE</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>I_clk_50m:[R]</td>
<td>4.000</td>
<td>-0.619</td>
<td>12.796</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-8.612</td>
<td>img_processor_u0/vga_mark_out_top_u0/box_calculator_u0/div223_u0/q[5]/Q</td>
<td>pwm_out2_u0/pwm_find_Z[4]/CE</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>I_clk_50m:[R]</td>
<td>4.000</td>
<td>-0.619</td>
<td>12.796</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-8.606</td>
<td>ir_to_sw/sw_Z[0]/Q</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_Z[0]/D</td>
<td>I_clk_50m:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.619</td>
<td>11.551</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-8.605</td>
<td>ir_to_sw/sw_Z[0]/Q</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_Z[11]/D</td>
<td>I_clk_50m:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.619</td>
<td>11.550</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-8.605</td>
<td>ir_to_sw/sw_Z[0]/Q</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_Z[13]/D</td>
<td>I_clk_50m:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.619</td>
<td>11.550</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-8.527</td>
<td>ir_to_sw/sw_Z[0]/Q</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_Z[1]/D</td>
<td>I_clk_50m:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.619</td>
<td>11.473</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-8.497</td>
<td>ir_to_sw/sw_Z[0]/Q</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_Z[5]/D</td>
<td>I_clk_50m:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>0.619</td>
<td>11.442</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-8.473</td>
<td>img_processor_u0/vga_mark_out_top_u0/box_calculator_u0/div223_u0/q[5]/Q</td>
<td>pwm_out2_u0/pwm_find_Z[5]/CE</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>I_clk_50m:[R]</td>
<td>4.000</td>
<td>-0.619</td>
<td>12.657</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-2.813</td>
<td>img_processor_u0/vga_mark_out_top_u0/erode_dilate_u0/img_dilation_u0/u0/row3_data_Z/Q</td>
<td>img_processor_u0/vga_mark_out_top_u0/erode_dilate_u0/img_dilation_u0/u0/Shift_RAM_1Bit_800_u0/line0/u_RAM_based_shift_reg/mem_mem_0_0/DI0</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.890</td>
<td>0.326</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-2.357</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[6]/Q</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0/DI6</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.706</td>
<td>0.599</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-2.353</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[2]/Q</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0/DI2</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.706</td>
<td>0.603</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-2.332</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[11]/Q</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0/DI11</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.706</td>
<td>0.624</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-2.329</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[0]/Q</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0/DI0</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.706</td>
<td>0.626</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-2.256</td>
<td>img_processor_u0/vga_mark_out_top_u0/erode_dilate_u0/img_erosion_u0/u0/row3_data_Z/Q</td>
<td>img_processor_u0/vga_mark_out_top_u0/erode_dilate_u0/img_erosion_u0/u0/Shift_RAM_1Bit_800_u0/line0/u_RAM_based_shift_reg/mem_mem_0_0/DI0</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.883</td>
<td>0.876</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-2.221</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[5]/Q</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0/DI5</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.706</td>
<td>0.735</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-2.221</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[4]/Q</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0/DI4</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.706</td>
<td>0.735</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-2.221</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[1]/Q</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0/DI1</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.706</td>
<td>0.735</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-2.220</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[8]/Q</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0/DI8</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.706</td>
<td>0.736</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-2.217</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[7]/Q</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0/DI7</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.706</td>
<td>0.739</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-2.204</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[10]/Q</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0/DI10</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.706</td>
<td>0.752</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-2.204</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[9]/Q</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0/DI9</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.706</td>
<td>0.752</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-2.204</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[3]/Q</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0/DI3</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.706</td>
<td>0.752</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-2.193</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[15]/Q</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0/DI15</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.706</td>
<td>0.762</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-2.193</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[14]/Q</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0/DI14</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.706</td>
<td>0.762</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-2.193</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[12]/Q</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0/DI12</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.706</td>
<td>0.762</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-1.907</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[13]/Q</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0/DI13</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.706</td>
<td>1.049</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-1.284</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.rptr_Z[3]/Q</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.wq1_rptr_Z[3]_Z/D</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>0.318</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-1.284</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.rptr_Z[1]_Z/Q</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.wq1_rptr_Z[1]_Z/D</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>0.318</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-1.150</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.rptr_Z[8]_Z/Q</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.wq1_rptr_Z[8]_Z/D</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>0.451</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-1.150</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.rptr_Z[5]_Z/Q</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.wq1_rptr_Z[5]_Z/D</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>0.451</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-1.150</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.rptr_Z[6]_Z/Q</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.wq1_rptr_Z[6]_Z/D</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>0.451</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-1.150</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.rptr_Z[2]_Z/Q</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.wq1_rptr_Z[2]_Z/D</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>0.451</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-1.150</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.rptr_Z[0]_Z/Q</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.wq1_rptr_Z[0]_Z/D</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>0.451</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-1.018</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[23]/CLEAR</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>1.489</td>
<td>3.094</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-1.018</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[25]/CLEAR</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>1.489</td>
<td>3.094</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-1.018</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[26]/CLEAR</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>1.489</td>
<td>3.094</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-1.018</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[27]/CLEAR</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>1.489</td>
<td>3.094</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-1.018</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[28]/CLEAR</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>1.489</td>
<td>3.094</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-1.018</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[30]/CLEAR</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>1.489</td>
<td>3.094</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-1.018</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[31]/CLEAR</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>1.489</td>
<td>3.094</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-1.018</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[9]/CLEAR</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>1.489</td>
<td>3.094</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-1.018</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[24]/CLEAR</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>1.489</td>
<td>3.094</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-1.018</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[10]/CLEAR</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>1.489</td>
<td>3.094</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-1.018</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[29]/CLEAR</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>1.489</td>
<td>3.094</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-1.018</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[7]/CLEAR</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>1.489</td>
<td>3.094</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-0.775</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[20]/CLEAR</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>1.489</td>
<td>2.851</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-0.775</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[22]/CLEAR</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>1.489</td>
<td>2.851</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-0.775</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[6]/CLEAR</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>1.489</td>
<td>2.851</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-0.775</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[11]/CLEAR</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>1.489</td>
<td>2.851</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-0.775</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[12]/CLEAR</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>1.489</td>
<td>2.851</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-0.775</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[16]/CLEAR</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>1.489</td>
<td>2.851</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-0.775</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[17]/CLEAR</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>1.489</td>
<td>2.851</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-0.775</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[0]/CLEAR</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>1.489</td>
<td>2.851</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-0.775</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[1]/CLEAR</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>1.489</td>
<td>2.851</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-0.775</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[2]/CLEAR</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>1.489</td>
<td>2.851</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-0.775</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[3]/CLEAR</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>1.489</td>
<td>2.851</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-0.775</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d0_Z/CLEAR</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>1.489</td>
<td>2.851</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-0.775</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/Q</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_ni_Z/CLEAR</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.000</td>
<td>1.489</td>
<td>2.851</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-1.015</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_Z/Q</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/reset_w_Z[1]/PRESET</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-1.202</td>
<td>0.598</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-1.015</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_Z/Q</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/reset_w_Z[0]/PRESET</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-1.202</td>
<td>0.598</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-0.252</td>
<td>key_debounce_inst/key_1/Q</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[2]/CLEAR</td>
<td>I_clk_50m:[R]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.350</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-0.252</td>
<td>key_debounce_inst/key_1/Q</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[34]/CLEAR</td>
<td>I_clk_50m:[R]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.350</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-0.252</td>
<td>key_debounce_inst/key_1/Q</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[46]/CLEAR</td>
<td>I_clk_50m:[R]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.350</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-0.252</td>
<td>key_debounce_inst/key_1/Q</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[36]/CLEAR</td>
<td>I_clk_50m:[R]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.350</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-0.252</td>
<td>key_debounce_inst/key_1/Q</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[20]/CLEAR</td>
<td>I_clk_50m:[R]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.350</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-0.252</td>
<td>key_debounce_inst/key_1/Q</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[54]/CLEAR</td>
<td>I_clk_50m:[R]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.350</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-0.252</td>
<td>key_debounce_inst/key_1/Q</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[37]/CLEAR</td>
<td>I_clk_50m:[R]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.350</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-0.252</td>
<td>key_debounce_inst/key_1/Q</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[38]/CLEAR</td>
<td>I_clk_50m:[R]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.350</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-0.252</td>
<td>key_debounce_inst/key_1/Q</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[0]/CLEAR</td>
<td>I_clk_50m:[R]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.350</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-0.252</td>
<td>key_debounce_inst/key_1/Q</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[23]/CLEAR</td>
<td>I_clk_50m:[R]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.350</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-0.252</td>
<td>key_debounce_inst/key_1/Q</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_valid_d_Z/CLEAR</td>
<td>I_clk_50m:[R]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.350</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-0.252</td>
<td>key_debounce_inst/key_1/Q</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[10]/CLEAR</td>
<td>I_clk_50m:[R]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.350</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-0.252</td>
<td>key_debounce_inst/key_1/Q</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[9]/CLEAR</td>
<td>I_clk_50m:[R]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.350</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-0.252</td>
<td>key_debounce_inst/key_1/Q</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[8]/CLEAR</td>
<td>I_clk_50m:[R]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.350</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-0.252</td>
<td>key_debounce_inst/key_1/Q</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[7]/CLEAR</td>
<td>I_clk_50m:[R]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.350</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-0.252</td>
<td>key_debounce_inst/key_1/Q</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[6]/CLEAR</td>
<td>I_clk_50m:[R]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.350</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-0.252</td>
<td>key_debounce_inst/key_1/Q</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[5]/CLEAR</td>
<td>I_clk_50m:[R]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.350</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-0.252</td>
<td>key_debounce_inst/key_1/Q</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[4]/CLEAR</td>
<td>I_clk_50m:[R]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.350</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-0.252</td>
<td>key_debounce_inst/key_1/Q</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[3]/CLEAR</td>
<td>I_clk_50m:[R]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.350</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-0.252</td>
<td>key_debounce_inst/key_1/Q</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[2]/CLEAR</td>
<td>I_clk_50m:[R]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.350</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-0.252</td>
<td>key_debounce_inst/key_1/Q</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[1]/CLEAR</td>
<td>I_clk_50m:[R]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.350</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-0.252</td>
<td>key_debounce_inst/key_1/Q</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[0]/CLEAR</td>
<td>I_clk_50m:[R]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.350</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-0.252</td>
<td>key_debounce_inst/key_1/Q</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[25]/CLEAR</td>
<td>I_clk_50m:[R]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.191</td>
<td>1.350</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>6.674</td>
<td>7.674</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>vfb_top_inst/u_dma_bus_arbiter/dma0_wr_grant_Z</td>
</tr>
<tr>
<td>2</td>
<td>6.674</td>
<td>7.674</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>vfb_top_inst/u_dma_bus_arbiter/current_state_Z[0]</td>
</tr>
<tr>
<td>3</td>
<td>6.674</td>
<td>7.674</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_Z[3]</td>
</tr>
<tr>
<td>4</td>
<td>6.674</td>
<td>7.674</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr[11]</td>
</tr>
<tr>
<td>5</td>
<td>6.674</td>
<td>7.674</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr[17]</td>
</tr>
<tr>
<td>6</td>
<td>6.674</td>
<td>7.674</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_32_64_inst/fifo_inst/Big.rq2_wptr_Z[7]</td>
</tr>
<tr>
<td>7</td>
<td>6.674</td>
<td>7.674</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_Z[8]</td>
</tr>
<tr>
<td>8</td>
<td>6.674</td>
<td>7.674</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[53]</td>
</tr>
<tr>
<td>9</td>
<td>6.674</td>
<td>7.674</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0_Z[1]</td>
</tr>
<tr>
<td>10</td>
<td>6.674</td>
<td>7.674</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_Z[2]</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>96.063</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>ir_to_sw/sw_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_50m(clock)</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>481</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/O</td>
</tr>
<tr>
<td>83.020</td>
<td>2.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C17[0][A]</td>
<td>ir_to_sw/sw_Z[0]/CLK</td>
</tr>
<tr>
<td>83.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R53C17[0][A]</td>
<td style=" font-weight:bold;">ir_to_sw/sw_Z[0]/Q</td>
</tr>
<tr>
<td>85.169</td>
<td>1.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[1][A]</td>
<td>img_processor_u0/post_imgdata0_cZ[7]/I2</td>
</tr>
<tr>
<td>85.540</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C27[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/post_imgdata0_cZ[7]/F</td>
</tr>
<tr>
<td>86.775</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[0][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_4_0/I1</td>
</tr>
<tr>
<td>87.146</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[0][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_4_0/COUT</td>
</tr>
<tr>
<td>87.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[0][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_5_0/CIN</td>
</tr>
<tr>
<td>87.181</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[0][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_5_0/COUT</td>
</tr>
<tr>
<td>87.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[1][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_6_0/CIN</td>
</tr>
<tr>
<td>87.216</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_6_0/COUT</td>
</tr>
<tr>
<td>87.216</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[1][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0/CIN</td>
</tr>
<tr>
<td>87.251</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C23[1][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0/COUT</td>
</tr>
<tr>
<td>88.630</td>
<td>1.379</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C20[2][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0_RNIFE6J/I1</td>
</tr>
<tr>
<td>89.185</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R39C20[2][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0_RNIFE6J/F</td>
</tr>
<tr>
<td>89.705</td>
<td>0.521</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C24[3][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/min_cZ[4]/I1</td>
</tr>
<tr>
<td>90.222</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C24[3][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/min_cZ[4]/F</td>
</tr>
<tr>
<td>90.474</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[3][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_axb_4_cZ/I1</td>
</tr>
<tr>
<td>90.991</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C22[3][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_axb_4_cZ/F</td>
</tr>
<tr>
<td>91.647</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C25[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_4_0_RNO_cZ/I1</td>
</tr>
<tr>
<td>92.202</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C25[2][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_4_0_RNO_cZ/F</td>
</tr>
<tr>
<td>92.599</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C25[0][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_4_0/I0</td>
</tr>
<tr>
<td>93.169</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C25[0][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_4_0/COUT</td>
</tr>
<tr>
<td>93.169</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C25[0][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_5_0/CIN</td>
</tr>
<tr>
<td>93.204</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C25[0][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_5_0/COUT</td>
</tr>
<tr>
<td>93.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C25[1][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_6_0/CIN</td>
</tr>
<tr>
<td>93.239</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C25[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_6_0/COUT</td>
</tr>
<tr>
<td>93.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C25[1][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_s_7_0/CIN</td>
</tr>
<tr>
<td>93.709</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C25[1][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_s_7_0/SUM</td>
</tr>
<tr>
<td>94.365</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>DSP_R37[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un10_preadd_mulonly_0[15:4]/A_7</td>
</tr>
<tr>
<td>94.809</td>
<td>0.444</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un10_preadd_mulonly_0[15:4]/DOUT2</td>
</tr>
<tr>
<td>95.493</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C25[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_12_cZ[4]/I3</td>
</tr>
<tr>
<td>96.063</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C25[2][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_12_cZ[4]/F</td>
</tr>
<tr>
<td>96.063</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C25[2][A]</td>
<td style=" font-weight:bold;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>86.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>86.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C25[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[4]/CLK</td>
</tr>
<tr>
<td>86.000</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[4]</td>
</tr>
<tr>
<td>85.965</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C25[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.619</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 22.601%; route: 2.337, 77.399%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.116, 39.223%; route: 7.695, 58.998%; tC2Q: 0.232, 1.779%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.097</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>96.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>ir_to_sw/sw_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[11]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_50m(clock)</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>481</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/O</td>
</tr>
<tr>
<td>83.020</td>
<td>2.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C17[0][A]</td>
<td>ir_to_sw/sw_Z[0]/CLK</td>
</tr>
<tr>
<td>83.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R53C17[0][A]</td>
<td style=" font-weight:bold;">ir_to_sw/sw_Z[0]/Q</td>
</tr>
<tr>
<td>85.169</td>
<td>1.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[1][A]</td>
<td>img_processor_u0/post_imgdata0_cZ[7]/I2</td>
</tr>
<tr>
<td>85.540</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C27[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/post_imgdata0_cZ[7]/F</td>
</tr>
<tr>
<td>86.775</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[0][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_4_0/I1</td>
</tr>
<tr>
<td>87.146</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[0][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_4_0/COUT</td>
</tr>
<tr>
<td>87.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[0][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_5_0/CIN</td>
</tr>
<tr>
<td>87.181</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[0][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_5_0/COUT</td>
</tr>
<tr>
<td>87.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[1][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_6_0/CIN</td>
</tr>
<tr>
<td>87.216</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_6_0/COUT</td>
</tr>
<tr>
<td>87.216</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[1][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0/CIN</td>
</tr>
<tr>
<td>87.251</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C23[1][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0/COUT</td>
</tr>
<tr>
<td>88.630</td>
<td>1.379</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C20[2][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0_RNIFE6J/I1</td>
</tr>
<tr>
<td>89.185</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R39C20[2][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0_RNIFE6J/F</td>
</tr>
<tr>
<td>89.705</td>
<td>0.521</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C24[3][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/min_cZ[4]/I1</td>
</tr>
<tr>
<td>90.222</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C24[3][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/min_cZ[4]/F</td>
</tr>
<tr>
<td>90.474</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[3][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_axb_4_cZ/I1</td>
</tr>
<tr>
<td>90.991</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C22[3][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_axb_4_cZ/F</td>
</tr>
<tr>
<td>91.647</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C25[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_4_0_RNO_cZ/I1</td>
</tr>
<tr>
<td>92.202</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C25[2][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_4_0_RNO_cZ/F</td>
</tr>
<tr>
<td>92.599</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C25[0][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_4_0/I0</td>
</tr>
<tr>
<td>93.169</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C25[0][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_4_0/COUT</td>
</tr>
<tr>
<td>93.169</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C25[0][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_5_0/CIN</td>
</tr>
<tr>
<td>93.204</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C25[0][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_5_0/COUT</td>
</tr>
<tr>
<td>93.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C25[1][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_6_0/CIN</td>
</tr>
<tr>
<td>93.239</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C25[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_6_0/COUT</td>
</tr>
<tr>
<td>93.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C25[1][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_s_7_0/CIN</td>
</tr>
<tr>
<td>93.709</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C25[1][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_s_7_0/SUM</td>
</tr>
<tr>
<td>94.365</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>DSP_R37[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un10_preadd_mulonly_0[15:4]/A_7</td>
</tr>
<tr>
<td>94.809</td>
<td>0.444</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un10_preadd_mulonly_0[15:4]/DOUT9</td>
</tr>
<tr>
<td>95.492</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_12_cZ[11]/I3</td>
</tr>
<tr>
<td>96.062</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C27[0][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_12_cZ[11]/F</td>
</tr>
<tr>
<td>96.062</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C27[0][A]</td>
<td style=" font-weight:bold;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[11]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>86.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>86.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C27[0][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[11]/CLK</td>
</tr>
<tr>
<td>86.000</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[11]</td>
</tr>
<tr>
<td>85.965</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C27[0][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[11]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.619</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 22.601%; route: 2.337, 77.399%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.116, 39.226%; route: 7.694, 58.995%; tC2Q: 0.232, 1.779%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.960</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>95.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>ir_to_sw/sw_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[9]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_50m(clock)</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>481</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/O</td>
</tr>
<tr>
<td>83.020</td>
<td>2.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C17[0][A]</td>
<td>ir_to_sw/sw_Z[0]/CLK</td>
</tr>
<tr>
<td>83.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R53C17[0][A]</td>
<td style=" font-weight:bold;">ir_to_sw/sw_Z[0]/Q</td>
</tr>
<tr>
<td>85.169</td>
<td>1.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[1][A]</td>
<td>img_processor_u0/post_imgdata0_cZ[7]/I2</td>
</tr>
<tr>
<td>85.540</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C27[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/post_imgdata0_cZ[7]/F</td>
</tr>
<tr>
<td>86.775</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[0][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_4_0/I1</td>
</tr>
<tr>
<td>87.146</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[0][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_4_0/COUT</td>
</tr>
<tr>
<td>87.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[0][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_5_0/CIN</td>
</tr>
<tr>
<td>87.181</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[0][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_5_0/COUT</td>
</tr>
<tr>
<td>87.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[1][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_6_0/CIN</td>
</tr>
<tr>
<td>87.216</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_6_0/COUT</td>
</tr>
<tr>
<td>87.216</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[1][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0/CIN</td>
</tr>
<tr>
<td>87.251</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C23[1][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0/COUT</td>
</tr>
<tr>
<td>88.630</td>
<td>1.379</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C20[2][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0_RNIFE6J/I1</td>
</tr>
<tr>
<td>89.185</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R39C20[2][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0_RNIFE6J/F</td>
</tr>
<tr>
<td>89.705</td>
<td>0.521</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C24[3][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/min_cZ[4]/I1</td>
</tr>
<tr>
<td>90.222</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C24[3][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/min_cZ[4]/F</td>
</tr>
<tr>
<td>90.474</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[3][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_axb_4_cZ/I1</td>
</tr>
<tr>
<td>90.991</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C22[3][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_axb_4_cZ/F</td>
</tr>
<tr>
<td>91.647</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C25[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_4_0_RNO_cZ/I1</td>
</tr>
<tr>
<td>92.202</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C25[2][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_4_0_RNO_cZ/F</td>
</tr>
<tr>
<td>92.599</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C25[0][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_4_0/I0</td>
</tr>
<tr>
<td>93.169</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C25[0][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_4_0/COUT</td>
</tr>
<tr>
<td>93.169</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C25[0][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_5_0/CIN</td>
</tr>
<tr>
<td>93.204</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C25[0][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_5_0/COUT</td>
</tr>
<tr>
<td>93.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C25[1][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_6_0/CIN</td>
</tr>
<tr>
<td>93.239</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C25[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_6_0/COUT</td>
</tr>
<tr>
<td>93.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C25[1][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_s_7_0/CIN</td>
</tr>
<tr>
<td>93.709</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C25[1][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_s_7_0/SUM</td>
</tr>
<tr>
<td>94.365</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>DSP_R37[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un10_preadd_mulonly_0[15:4]/A_7</td>
</tr>
<tr>
<td>94.809</td>
<td>0.444</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un10_preadd_mulonly_0[15:4]/DOUT7</td>
</tr>
<tr>
<td>95.464</td>
<td>0.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C23[0][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_12_cZ[9]/I3</td>
</tr>
<tr>
<td>95.926</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C23[0][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_12_cZ[9]/F</td>
</tr>
<tr>
<td>95.926</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C23[0][B]</td>
<td style=" font-weight:bold;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[9]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>86.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>86.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C23[0][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[9]/CLK</td>
</tr>
<tr>
<td>86.000</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[9]</td>
</tr>
<tr>
<td>85.965</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C23[0][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[9]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.619</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 22.601%; route: 2.337, 77.399%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.008, 38.803%; route: 7.666, 59.399%; tC2Q: 0.232, 1.798%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.931</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>95.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>ir_to_sw/sw_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_50m(clock)</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>481</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/O</td>
</tr>
<tr>
<td>83.020</td>
<td>2.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C17[0][A]</td>
<td>ir_to_sw/sw_Z[0]/CLK</td>
</tr>
<tr>
<td>83.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R53C17[0][A]</td>
<td style=" font-weight:bold;">ir_to_sw/sw_Z[0]/Q</td>
</tr>
<tr>
<td>85.169</td>
<td>1.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[1][A]</td>
<td>img_processor_u0/post_imgdata0_cZ[7]/I2</td>
</tr>
<tr>
<td>85.540</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C27[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/post_imgdata0_cZ[7]/F</td>
</tr>
<tr>
<td>86.775</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[0][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_4_0/I1</td>
</tr>
<tr>
<td>87.146</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[0][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_4_0/COUT</td>
</tr>
<tr>
<td>87.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[0][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_5_0/CIN</td>
</tr>
<tr>
<td>87.181</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[0][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_5_0/COUT</td>
</tr>
<tr>
<td>87.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[1][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_6_0/CIN</td>
</tr>
<tr>
<td>87.216</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_6_0/COUT</td>
</tr>
<tr>
<td>87.216</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[1][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0/CIN</td>
</tr>
<tr>
<td>87.251</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C23[1][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0/COUT</td>
</tr>
<tr>
<td>88.630</td>
<td>1.379</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C20[2][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0_RNIFE6J/I1</td>
</tr>
<tr>
<td>89.185</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R39C20[2][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0_RNIFE6J/F</td>
</tr>
<tr>
<td>89.705</td>
<td>0.521</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C24[3][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/min_cZ[4]/I1</td>
</tr>
<tr>
<td>90.222</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C24[3][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/min_cZ[4]/F</td>
</tr>
<tr>
<td>90.474</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[3][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_axb_4_cZ/I1</td>
</tr>
<tr>
<td>90.991</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C22[3][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_axb_4_cZ/F</td>
</tr>
<tr>
<td>91.647</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C25[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_4_0_RNO_cZ/I1</td>
</tr>
<tr>
<td>92.202</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C25[2][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_4_0_RNO_cZ/F</td>
</tr>
<tr>
<td>92.599</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C25[0][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_4_0/I0</td>
</tr>
<tr>
<td>93.169</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C25[0][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_4_0/COUT</td>
</tr>
<tr>
<td>93.169</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C25[0][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_5_0/CIN</td>
</tr>
<tr>
<td>93.204</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C25[0][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_5_0/COUT</td>
</tr>
<tr>
<td>93.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C25[1][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_6_0/CIN</td>
</tr>
<tr>
<td>93.239</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C25[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_6_0/COUT</td>
</tr>
<tr>
<td>93.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C25[1][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_s_7_0/CIN</td>
</tr>
<tr>
<td>93.709</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C25[1][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_s_7_0/SUM</td>
</tr>
<tr>
<td>94.365</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>DSP_R37[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un10_preadd_mulonly_0[15:4]/A_7</td>
</tr>
<tr>
<td>94.809</td>
<td>0.444</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un10_preadd_mulonly_0[15:4]/DOUT5</td>
</tr>
<tr>
<td>95.326</td>
<td>0.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C28[2][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_12_cZ[7]/I3</td>
</tr>
<tr>
<td>95.896</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C28[2][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_12_cZ[7]/F</td>
</tr>
<tr>
<td>95.896</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C28[2][B]</td>
<td style=" font-weight:bold;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>86.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>86.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C28[2][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[7]/CLK</td>
</tr>
<tr>
<td>86.000</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[7]</td>
</tr>
<tr>
<td>85.965</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C28[2][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.619</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 22.601%; route: 2.337, 77.399%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.116, 39.732%; route: 7.528, 58.466%; tC2Q: 0.232, 1.802%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.899</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>95.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>ir_to_sw/sw_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_50m(clock)</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>481</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/O</td>
</tr>
<tr>
<td>83.020</td>
<td>2.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C17[0][A]</td>
<td>ir_to_sw/sw_Z[0]/CLK</td>
</tr>
<tr>
<td>83.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R53C17[0][A]</td>
<td style=" font-weight:bold;">ir_to_sw/sw_Z[0]/Q</td>
</tr>
<tr>
<td>85.169</td>
<td>1.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[1][A]</td>
<td>img_processor_u0/post_imgdata0_cZ[7]/I2</td>
</tr>
<tr>
<td>85.540</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C27[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/post_imgdata0_cZ[7]/F</td>
</tr>
<tr>
<td>86.775</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[0][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_4_0/I1</td>
</tr>
<tr>
<td>87.146</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[0][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_4_0/COUT</td>
</tr>
<tr>
<td>87.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[0][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_5_0/CIN</td>
</tr>
<tr>
<td>87.181</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[0][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_5_0/COUT</td>
</tr>
<tr>
<td>87.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[1][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_6_0/CIN</td>
</tr>
<tr>
<td>87.216</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_6_0/COUT</td>
</tr>
<tr>
<td>87.216</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[1][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0/CIN</td>
</tr>
<tr>
<td>87.251</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C23[1][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0/COUT</td>
</tr>
<tr>
<td>88.630</td>
<td>1.379</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C20[2][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0_RNIFE6J/I1</td>
</tr>
<tr>
<td>89.185</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R39C20[2][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0_RNIFE6J/F</td>
</tr>
<tr>
<td>89.705</td>
<td>0.521</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C24[3][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/min_cZ[4]/I1</td>
</tr>
<tr>
<td>90.222</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C24[3][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/min_cZ[4]/F</td>
</tr>
<tr>
<td>90.474</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[3][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_axb_4_cZ/I1</td>
</tr>
<tr>
<td>90.991</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C22[3][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_axb_4_cZ/F</td>
</tr>
<tr>
<td>91.647</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C25[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_4_0_RNO_cZ/I1</td>
</tr>
<tr>
<td>92.202</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C25[2][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_4_0_RNO_cZ/F</td>
</tr>
<tr>
<td>92.599</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C25[0][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_4_0/I0</td>
</tr>
<tr>
<td>93.169</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C25[0][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_4_0/COUT</td>
</tr>
<tr>
<td>93.169</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C25[0][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_5_0/CIN</td>
</tr>
<tr>
<td>93.204</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C25[0][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_5_0/COUT</td>
</tr>
<tr>
<td>93.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C25[1][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_6_0/CIN</td>
</tr>
<tr>
<td>93.239</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C25[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_6_0/COUT</td>
</tr>
<tr>
<td>93.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C25[1][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_s_7_0/CIN</td>
</tr>
<tr>
<td>93.709</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C25[1][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_s_7_0/SUM</td>
</tr>
<tr>
<td>94.365</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>DSP_R37[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un10_preadd_mulonly_0[15:4]/A_7</td>
</tr>
<tr>
<td>94.809</td>
<td>0.444</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un10_preadd_mulonly_0[15:4]/DOUT4</td>
</tr>
<tr>
<td>95.493</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C25[2][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_12_cZ[6]/I3</td>
</tr>
<tr>
<td>95.864</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C25[2][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_12_cZ[6]/F</td>
</tr>
<tr>
<td>95.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C25[2][B]</td>
<td style=" font-weight:bold;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>86.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>86.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C25[2][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[6]/CLK</td>
</tr>
<tr>
<td>86.000</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[6]</td>
</tr>
<tr>
<td>85.965</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C25[2][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.619</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 22.601%; route: 2.337, 77.399%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.917, 38.281%; route: 7.695, 59.912%; tC2Q: 0.232, 1.806%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.899</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>95.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>ir_to_sw/sw_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[12]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_50m(clock)</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>481</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/O</td>
</tr>
<tr>
<td>83.020</td>
<td>2.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C17[0][A]</td>
<td>ir_to_sw/sw_Z[0]/CLK</td>
</tr>
<tr>
<td>83.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R53C17[0][A]</td>
<td style=" font-weight:bold;">ir_to_sw/sw_Z[0]/Q</td>
</tr>
<tr>
<td>85.169</td>
<td>1.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[1][A]</td>
<td>img_processor_u0/post_imgdata0_cZ[7]/I2</td>
</tr>
<tr>
<td>85.540</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C27[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/post_imgdata0_cZ[7]/F</td>
</tr>
<tr>
<td>86.775</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[0][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_4_0/I1</td>
</tr>
<tr>
<td>87.146</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[0][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_4_0/COUT</td>
</tr>
<tr>
<td>87.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[0][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_5_0/CIN</td>
</tr>
<tr>
<td>87.181</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[0][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_5_0/COUT</td>
</tr>
<tr>
<td>87.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[1][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_6_0/CIN</td>
</tr>
<tr>
<td>87.216</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_6_0/COUT</td>
</tr>
<tr>
<td>87.216</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[1][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0/CIN</td>
</tr>
<tr>
<td>87.251</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C23[1][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0/COUT</td>
</tr>
<tr>
<td>88.630</td>
<td>1.379</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C20[2][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0_RNIFE6J/I1</td>
</tr>
<tr>
<td>89.185</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R39C20[2][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0_RNIFE6J/F</td>
</tr>
<tr>
<td>89.705</td>
<td>0.521</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C24[3][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/min_cZ[4]/I1</td>
</tr>
<tr>
<td>90.222</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C24[3][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/min_cZ[4]/F</td>
</tr>
<tr>
<td>90.474</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[3][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_axb_4_cZ/I1</td>
</tr>
<tr>
<td>90.991</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C22[3][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_axb_4_cZ/F</td>
</tr>
<tr>
<td>91.647</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C25[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_4_0_RNO_cZ/I1</td>
</tr>
<tr>
<td>92.202</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C25[2][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_4_0_RNO_cZ/F</td>
</tr>
<tr>
<td>92.599</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C25[0][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_4_0/I0</td>
</tr>
<tr>
<td>93.169</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C25[0][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_4_0/COUT</td>
</tr>
<tr>
<td>93.169</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C25[0][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_5_0/CIN</td>
</tr>
<tr>
<td>93.204</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C25[0][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_5_0/COUT</td>
</tr>
<tr>
<td>93.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C25[1][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_6_0/CIN</td>
</tr>
<tr>
<td>93.239</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C25[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_6_0/COUT</td>
</tr>
<tr>
<td>93.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C25[1][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_s_7_0/CIN</td>
</tr>
<tr>
<td>93.709</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C25[1][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_s_7_0/SUM</td>
</tr>
<tr>
<td>94.365</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>DSP_R37[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un10_preadd_mulonly_0[15:4]/A_7</td>
</tr>
<tr>
<td>94.809</td>
<td>0.444</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un10_preadd_mulonly_0[15:4]/DOUT10</td>
</tr>
<tr>
<td>95.493</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_12_cZ[12]/I3</td>
</tr>
<tr>
<td>95.864</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_12_cZ[12]/F</td>
</tr>
<tr>
<td>95.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C26[1][B]</td>
<td style=" font-weight:bold;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[12]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>86.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>86.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C26[1][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[12]/CLK</td>
</tr>
<tr>
<td>86.000</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[12]</td>
</tr>
<tr>
<td>85.965</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C26[1][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[12]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.619</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 22.601%; route: 2.337, 77.399%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.917, 38.281%; route: 7.695, 59.912%; tC2Q: 0.232, 1.806%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>95.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>ir_to_sw/sw_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_50m(clock)</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>481</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/O</td>
</tr>
<tr>
<td>83.020</td>
<td>2.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C17[0][A]</td>
<td>ir_to_sw/sw_Z[0]/CLK</td>
</tr>
<tr>
<td>83.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R53C17[0][A]</td>
<td style=" font-weight:bold;">ir_to_sw/sw_Z[0]/Q</td>
</tr>
<tr>
<td>85.169</td>
<td>1.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[1][A]</td>
<td>img_processor_u0/post_imgdata0_cZ[7]/I2</td>
</tr>
<tr>
<td>85.540</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C27[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/post_imgdata0_cZ[7]/F</td>
</tr>
<tr>
<td>86.775</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[0][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_4_0/I1</td>
</tr>
<tr>
<td>87.146</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[0][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_4_0/COUT</td>
</tr>
<tr>
<td>87.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[0][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_5_0/CIN</td>
</tr>
<tr>
<td>87.181</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[0][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_5_0/COUT</td>
</tr>
<tr>
<td>87.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[1][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_6_0/CIN</td>
</tr>
<tr>
<td>87.216</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_6_0/COUT</td>
</tr>
<tr>
<td>87.216</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[1][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0/CIN</td>
</tr>
<tr>
<td>87.251</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C23[1][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0/COUT</td>
</tr>
<tr>
<td>88.630</td>
<td>1.379</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C20[2][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0_RNIFE6J/I1</td>
</tr>
<tr>
<td>89.185</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R39C20[2][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0_RNIFE6J/F</td>
</tr>
<tr>
<td>89.705</td>
<td>0.521</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C24[3][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/min_cZ[4]/I1</td>
</tr>
<tr>
<td>90.222</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C24[3][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/min_cZ[4]/F</td>
</tr>
<tr>
<td>90.474</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[3][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_axb_4_cZ/I1</td>
</tr>
<tr>
<td>90.991</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C22[3][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_axb_4_cZ/F</td>
</tr>
<tr>
<td>91.647</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C25[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_4_0_RNO_cZ/I1</td>
</tr>
<tr>
<td>92.202</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C25[2][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_4_0_RNO_cZ/F</td>
</tr>
<tr>
<td>92.599</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C25[0][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_4_0/I0</td>
</tr>
<tr>
<td>93.169</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C25[0][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_4_0/COUT</td>
</tr>
<tr>
<td>93.169</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C25[0][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_5_0/CIN</td>
</tr>
<tr>
<td>93.204</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C25[0][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_5_0/COUT</td>
</tr>
<tr>
<td>93.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C25[1][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_6_0/CIN</td>
</tr>
<tr>
<td>93.239</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C25[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_6_0/COUT</td>
</tr>
<tr>
<td>93.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C25[1][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_s_7_0/CIN</td>
</tr>
<tr>
<td>93.709</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C25[1][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_s_7_0/SUM</td>
</tr>
<tr>
<td>94.365</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>DSP_R37[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un10_preadd_mulonly_0[15:4]/A_7</td>
</tr>
<tr>
<td>94.809</td>
<td>0.444</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un10_preadd_mulonly_0[15:4]/DOUT3</td>
</tr>
<tr>
<td>95.464</td>
<td>0.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C23[0][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_12_cZ[5]/I3</td>
</tr>
<tr>
<td>95.835</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C23[0][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_12_cZ[5]/F</td>
</tr>
<tr>
<td>95.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C23[0][A]</td>
<td style=" font-weight:bold;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>86.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>86.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C23[0][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[5]/CLK</td>
</tr>
<tr>
<td>86.000</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[5]</td>
</tr>
<tr>
<td>85.965</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C23[0][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.619</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 22.601%; route: 2.337, 77.399%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.917, 38.369%; route: 7.666, 59.821%; tC2Q: 0.232, 1.810%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>95.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>ir_to_sw/sw_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[10]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_50m(clock)</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>481</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/O</td>
</tr>
<tr>
<td>83.020</td>
<td>2.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C17[0][A]</td>
<td>ir_to_sw/sw_Z[0]/CLK</td>
</tr>
<tr>
<td>83.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R53C17[0][A]</td>
<td style=" font-weight:bold;">ir_to_sw/sw_Z[0]/Q</td>
</tr>
<tr>
<td>85.169</td>
<td>1.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[1][A]</td>
<td>img_processor_u0/post_imgdata0_cZ[7]/I2</td>
</tr>
<tr>
<td>85.540</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C27[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/post_imgdata0_cZ[7]/F</td>
</tr>
<tr>
<td>86.775</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[0][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_4_0/I1</td>
</tr>
<tr>
<td>87.146</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[0][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_4_0/COUT</td>
</tr>
<tr>
<td>87.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[0][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_5_0/CIN</td>
</tr>
<tr>
<td>87.181</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[0][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_5_0/COUT</td>
</tr>
<tr>
<td>87.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[1][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_6_0/CIN</td>
</tr>
<tr>
<td>87.216</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_6_0/COUT</td>
</tr>
<tr>
<td>87.216</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[1][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0/CIN</td>
</tr>
<tr>
<td>87.251</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C23[1][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0/COUT</td>
</tr>
<tr>
<td>88.630</td>
<td>1.379</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C20[2][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0_RNIFE6J/I1</td>
</tr>
<tr>
<td>89.185</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R39C20[2][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0_RNIFE6J/F</td>
</tr>
<tr>
<td>89.705</td>
<td>0.521</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C24[3][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/min_cZ[4]/I1</td>
</tr>
<tr>
<td>90.222</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C24[3][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/min_cZ[4]/F</td>
</tr>
<tr>
<td>90.474</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[3][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_axb_4_cZ/I1</td>
</tr>
<tr>
<td>90.991</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C22[3][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_axb_4_cZ/F</td>
</tr>
<tr>
<td>91.647</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C25[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_4_0_RNO_cZ/I1</td>
</tr>
<tr>
<td>92.202</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C25[2][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_4_0_RNO_cZ/F</td>
</tr>
<tr>
<td>92.599</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C25[0][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_4_0/I0</td>
</tr>
<tr>
<td>93.169</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C25[0][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_4_0/COUT</td>
</tr>
<tr>
<td>93.169</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C25[0][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_5_0/CIN</td>
</tr>
<tr>
<td>93.204</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C25[0][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_5_0/COUT</td>
</tr>
<tr>
<td>93.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C25[1][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_6_0/CIN</td>
</tr>
<tr>
<td>93.239</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C25[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_6_0/COUT</td>
</tr>
<tr>
<td>93.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C25[1][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_s_7_0/CIN</td>
</tr>
<tr>
<td>93.709</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C25[1][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_s_7_0/SUM</td>
</tr>
<tr>
<td>94.365</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>DSP_R37[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un10_preadd_mulonly_0[15:4]/A_7</td>
</tr>
<tr>
<td>94.809</td>
<td>0.444</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un10_preadd_mulonly_0[15:4]/DOUT8</td>
</tr>
<tr>
<td>95.299</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C23[2][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_12_cZ[10]/I3</td>
</tr>
<tr>
<td>95.761</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C23[2][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_12_cZ[10]/F</td>
</tr>
<tr>
<td>95.761</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C23[2][B]</td>
<td style=" font-weight:bold;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[10]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>86.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>86.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C23[2][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[10]/CLK</td>
</tr>
<tr>
<td>86.000</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[10]</td>
</tr>
<tr>
<td>85.965</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C23[2][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[10]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.619</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 22.601%; route: 2.337, 77.399%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.008, 39.306%; route: 7.501, 58.873%; tC2Q: 0.232, 1.821%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.794</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>95.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>ir_to_sw/sw_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_50m(clock)</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>481</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/O</td>
</tr>
<tr>
<td>83.020</td>
<td>2.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C17[0][A]</td>
<td>ir_to_sw/sw_Z[0]/CLK</td>
</tr>
<tr>
<td>83.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R53C17[0][A]</td>
<td style=" font-weight:bold;">ir_to_sw/sw_Z[0]/Q</td>
</tr>
<tr>
<td>85.169</td>
<td>1.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[1][A]</td>
<td>img_processor_u0/post_imgdata0_cZ[7]/I2</td>
</tr>
<tr>
<td>85.540</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C27[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/post_imgdata0_cZ[7]/F</td>
</tr>
<tr>
<td>86.775</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[0][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_4_0/I1</td>
</tr>
<tr>
<td>87.146</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[0][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_4_0/COUT</td>
</tr>
<tr>
<td>87.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[0][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_5_0/CIN</td>
</tr>
<tr>
<td>87.181</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[0][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_5_0/COUT</td>
</tr>
<tr>
<td>87.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[1][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_6_0/CIN</td>
</tr>
<tr>
<td>87.216</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_6_0/COUT</td>
</tr>
<tr>
<td>87.216</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[1][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0/CIN</td>
</tr>
<tr>
<td>87.251</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C23[1][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0/COUT</td>
</tr>
<tr>
<td>88.630</td>
<td>1.379</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C20[2][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0_RNIFE6J/I1</td>
</tr>
<tr>
<td>89.185</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R39C20[2][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0_RNIFE6J/F</td>
</tr>
<tr>
<td>89.705</td>
<td>0.521</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C24[3][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/min_cZ[4]/I1</td>
</tr>
<tr>
<td>90.222</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C24[3][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/min_cZ[4]/F</td>
</tr>
<tr>
<td>90.474</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[3][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_axb_4_cZ/I1</td>
</tr>
<tr>
<td>90.991</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C22[3][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_axb_4_cZ/F</td>
</tr>
<tr>
<td>91.647</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C25[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_4_0_RNO_cZ/I1</td>
</tr>
<tr>
<td>92.202</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C25[2][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_4_0_RNO_cZ/F</td>
</tr>
<tr>
<td>92.599</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C25[0][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_4_0/I0</td>
</tr>
<tr>
<td>93.169</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C25[0][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_4_0/COUT</td>
</tr>
<tr>
<td>93.169</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C25[0][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_5_0/CIN</td>
</tr>
<tr>
<td>93.204</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C25[0][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_5_0/COUT</td>
</tr>
<tr>
<td>93.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C25[1][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_6_0/CIN</td>
</tr>
<tr>
<td>93.239</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C25[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_6_0/COUT</td>
</tr>
<tr>
<td>93.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C25[1][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_s_7_0/CIN</td>
</tr>
<tr>
<td>93.709</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C25[1][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_s_7_0/SUM</td>
</tr>
<tr>
<td>94.365</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>DSP_R37[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un10_preadd_mulonly_0[15:4]/A_7</td>
</tr>
<tr>
<td>94.809</td>
<td>0.444</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un10_preadd_mulonly_0[15:4]/DOUT1</td>
</tr>
<tr>
<td>95.298</td>
<td>0.489</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[2][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_12_cZ[3]/I3</td>
</tr>
<tr>
<td>95.760</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C22[2][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_12_cZ[3]/F</td>
</tr>
<tr>
<td>95.760</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C22[2][B]</td>
<td style=" font-weight:bold;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>86.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>86.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C22[2][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[3]/CLK</td>
</tr>
<tr>
<td>86.000</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[3]</td>
</tr>
<tr>
<td>85.965</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C22[2][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.619</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 22.601%; route: 2.337, 77.399%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.008, 39.309%; route: 7.500, 58.870%; tC2Q: 0.232, 1.821%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.733</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>95.698</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>ir_to_sw/sw_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_50m(clock)</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>481</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/O</td>
</tr>
<tr>
<td>83.020</td>
<td>2.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C17[0][A]</td>
<td>ir_to_sw/sw_Z[0]/CLK</td>
</tr>
<tr>
<td>83.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R53C17[0][A]</td>
<td style=" font-weight:bold;">ir_to_sw/sw_Z[0]/Q</td>
</tr>
<tr>
<td>85.169</td>
<td>1.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[1][A]</td>
<td>img_processor_u0/post_imgdata0_cZ[7]/I2</td>
</tr>
<tr>
<td>85.540</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C27[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/post_imgdata0_cZ[7]/F</td>
</tr>
<tr>
<td>86.775</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[0][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_4_0/I1</td>
</tr>
<tr>
<td>87.146</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[0][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_4_0/COUT</td>
</tr>
<tr>
<td>87.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[0][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_5_0/CIN</td>
</tr>
<tr>
<td>87.181</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[0][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_5_0/COUT</td>
</tr>
<tr>
<td>87.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[1][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_6_0/CIN</td>
</tr>
<tr>
<td>87.216</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_6_0/COUT</td>
</tr>
<tr>
<td>87.216</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[1][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0/CIN</td>
</tr>
<tr>
<td>87.251</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C23[1][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0/COUT</td>
</tr>
<tr>
<td>88.630</td>
<td>1.379</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C20[2][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0_RNIFE6J/I1</td>
</tr>
<tr>
<td>89.185</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R39C20[2][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0_RNIFE6J/F</td>
</tr>
<tr>
<td>89.705</td>
<td>0.521</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C24[3][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/min_cZ[4]/I1</td>
</tr>
<tr>
<td>90.222</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C24[3][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/min_cZ[4]/F</td>
</tr>
<tr>
<td>90.474</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[3][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_axb_4_cZ/I1</td>
</tr>
<tr>
<td>90.991</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C22[3][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_axb_4_cZ/F</td>
</tr>
<tr>
<td>91.647</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C25[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_4_0_RNO_cZ/I1</td>
</tr>
<tr>
<td>92.202</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C25[2][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_4_0_RNO_cZ/F</td>
</tr>
<tr>
<td>92.599</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C25[0][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_4_0/I0</td>
</tr>
<tr>
<td>93.169</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C25[0][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_4_0/COUT</td>
</tr>
<tr>
<td>93.169</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C25[0][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_5_0/CIN</td>
</tr>
<tr>
<td>93.204</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C25[0][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_5_0/COUT</td>
</tr>
<tr>
<td>93.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C25[1][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_6_0/CIN</td>
</tr>
<tr>
<td>93.239</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C25[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_6_0/COUT</td>
</tr>
<tr>
<td>93.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C25[1][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_s_7_0/CIN</td>
</tr>
<tr>
<td>93.709</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C25[1][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_s_7_0/SUM</td>
</tr>
<tr>
<td>94.365</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>DSP_R37[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un10_preadd_mulonly_0[15:4]/A_7</td>
</tr>
<tr>
<td>94.809</td>
<td>0.444</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un10_preadd_mulonly_0[15:4]/DOUT6</td>
</tr>
<tr>
<td>95.327</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C25[0][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_12_cZ[8]/I3</td>
</tr>
<tr>
<td>95.698</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C25[0][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_12_cZ[8]/F</td>
</tr>
<tr>
<td>95.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C25[0][A]</td>
<td style=" font-weight:bold;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[8]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>86.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>86.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C25[0][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[8]/CLK</td>
</tr>
<tr>
<td>86.000</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[8]</td>
</tr>
<tr>
<td>85.965</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C25[0][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.619</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 22.601%; route: 2.337, 77.399%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.917, 38.783%; route: 7.529, 59.387%; tC2Q: 0.232, 1.830%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.733</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>95.698</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>ir_to_sw/sw_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_50m(clock)</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>481</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/O</td>
</tr>
<tr>
<td>83.020</td>
<td>2.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C17[0][A]</td>
<td>ir_to_sw/sw_Z[0]/CLK</td>
</tr>
<tr>
<td>83.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R53C17[0][A]</td>
<td style=" font-weight:bold;">ir_to_sw/sw_Z[0]/Q</td>
</tr>
<tr>
<td>85.169</td>
<td>1.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[1][A]</td>
<td>img_processor_u0/post_imgdata0_cZ[7]/I2</td>
</tr>
<tr>
<td>85.540</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C27[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/post_imgdata0_cZ[7]/F</td>
</tr>
<tr>
<td>86.775</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[0][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_4_0/I1</td>
</tr>
<tr>
<td>87.146</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[0][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_4_0/COUT</td>
</tr>
<tr>
<td>87.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[0][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_5_0/CIN</td>
</tr>
<tr>
<td>87.181</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[0][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_5_0/COUT</td>
</tr>
<tr>
<td>87.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[1][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_6_0/CIN</td>
</tr>
<tr>
<td>87.216</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_6_0/COUT</td>
</tr>
<tr>
<td>87.216</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[1][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0/CIN</td>
</tr>
<tr>
<td>87.251</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C23[1][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0/COUT</td>
</tr>
<tr>
<td>88.630</td>
<td>1.379</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C20[2][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0_RNIFE6J/I1</td>
</tr>
<tr>
<td>89.185</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R39C20[2][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0_RNIFE6J/F</td>
</tr>
<tr>
<td>89.705</td>
<td>0.521</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C24[3][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/min_cZ[4]/I1</td>
</tr>
<tr>
<td>90.222</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C24[3][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/min_cZ[4]/F</td>
</tr>
<tr>
<td>90.474</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[3][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_axb_4_cZ/I1</td>
</tr>
<tr>
<td>90.991</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C22[3][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_axb_4_cZ/F</td>
</tr>
<tr>
<td>91.647</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C25[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_4_0_RNO_cZ/I1</td>
</tr>
<tr>
<td>92.202</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C25[2][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_4_0_RNO_cZ/F</td>
</tr>
<tr>
<td>92.599</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C25[0][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_4_0/I0</td>
</tr>
<tr>
<td>93.169</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C25[0][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_4_0/COUT</td>
</tr>
<tr>
<td>93.169</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C25[0][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_5_0/CIN</td>
</tr>
<tr>
<td>93.204</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C25[0][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_5_0/COUT</td>
</tr>
<tr>
<td>93.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C25[1][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_6_0/CIN</td>
</tr>
<tr>
<td>93.239</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C25[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_6_0/COUT</td>
</tr>
<tr>
<td>93.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C25[1][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_s_7_0/CIN</td>
</tr>
<tr>
<td>93.709</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C25[1][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_s_7_0/SUM</td>
</tr>
<tr>
<td>94.365</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>DSP_R37[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un10_preadd_mulonly_0[15:4]/A_7</td>
</tr>
<tr>
<td>94.809</td>
<td>0.444</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un10_preadd_mulonly_0[15:4]/DOUT0</td>
</tr>
<tr>
<td>95.327</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_12_cZ[2]/I3</td>
</tr>
<tr>
<td>95.698</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_12_cZ[2]/F</td>
</tr>
<tr>
<td>95.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>86.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>86.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[2]/CLK</td>
</tr>
<tr>
<td>86.000</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[2]</td>
</tr>
<tr>
<td>85.965</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.619</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 22.601%; route: 2.337, 77.399%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.917, 38.783%; route: 7.529, 59.387%; tC2Q: 0.232, 1.830%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.703</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>95.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>ir_to_sw/sw_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[13]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_50m(clock)</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>481</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/O</td>
</tr>
<tr>
<td>83.020</td>
<td>2.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C17[0][A]</td>
<td>ir_to_sw/sw_Z[0]/CLK</td>
</tr>
<tr>
<td>83.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R53C17[0][A]</td>
<td style=" font-weight:bold;">ir_to_sw/sw_Z[0]/Q</td>
</tr>
<tr>
<td>85.169</td>
<td>1.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[1][A]</td>
<td>img_processor_u0/post_imgdata0_cZ[7]/I2</td>
</tr>
<tr>
<td>85.540</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C27[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/post_imgdata0_cZ[7]/F</td>
</tr>
<tr>
<td>86.775</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[0][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_4_0/I1</td>
</tr>
<tr>
<td>87.146</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[0][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_4_0/COUT</td>
</tr>
<tr>
<td>87.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[0][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_5_0/CIN</td>
</tr>
<tr>
<td>87.181</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[0][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_5_0/COUT</td>
</tr>
<tr>
<td>87.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[1][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_6_0/CIN</td>
</tr>
<tr>
<td>87.216</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_6_0/COUT</td>
</tr>
<tr>
<td>87.216</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[1][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0/CIN</td>
</tr>
<tr>
<td>87.251</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C23[1][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0/COUT</td>
</tr>
<tr>
<td>88.630</td>
<td>1.379</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C20[2][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0_RNIFE6J/I1</td>
</tr>
<tr>
<td>89.185</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R39C20[2][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0_RNIFE6J/F</td>
</tr>
<tr>
<td>89.705</td>
<td>0.521</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C24[3][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/min_cZ[4]/I1</td>
</tr>
<tr>
<td>90.222</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R39C24[3][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/min_cZ[4]/F</td>
</tr>
<tr>
<td>90.474</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[3][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_axb_4_cZ/I1</td>
</tr>
<tr>
<td>90.991</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C22[3][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_axb_4_cZ/F</td>
</tr>
<tr>
<td>91.647</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C25[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_4_0_RNO_cZ/I1</td>
</tr>
<tr>
<td>92.202</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C25[2][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_4_0_RNO_cZ/F</td>
</tr>
<tr>
<td>92.599</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C25[0][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_4_0/I0</td>
</tr>
<tr>
<td>93.169</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C25[0][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_4_0/COUT</td>
</tr>
<tr>
<td>93.169</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C25[0][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_5_0/CIN</td>
</tr>
<tr>
<td>93.204</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C25[0][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_5_0/COUT</td>
</tr>
<tr>
<td>93.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C25[1][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_6_0/CIN</td>
</tr>
<tr>
<td>93.239</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C25[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_cry_6_0/COUT</td>
</tr>
<tr>
<td>93.239</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C25[1][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_s_7_0/CIN</td>
</tr>
<tr>
<td>93.709</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C25[1][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_9_s_7_0/SUM</td>
</tr>
<tr>
<td>94.365</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>DSP_R37[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un10_preadd_mulonly_0[15:4]/A_7</td>
</tr>
<tr>
<td>94.809</td>
<td>0.444</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un10_preadd_mulonly_0[15:4]/DOUT11</td>
</tr>
<tr>
<td>95.298</td>
<td>0.489</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C23[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_12_cZ[13]/I3</td>
</tr>
<tr>
<td>95.669</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C23[2][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_12_cZ[13]/F</td>
</tr>
<tr>
<td>95.669</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C23[2][A]</td>
<td style=" font-weight:bold;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[13]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>86.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>86.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C23[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[13]/CLK</td>
</tr>
<tr>
<td>86.000</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[13]</td>
</tr>
<tr>
<td>85.965</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C23[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/h_dividend_Z[13]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.619</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 22.601%; route: 2.337, 77.399%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.917, 38.873%; route: 7.500, 59.293%; tC2Q: 0.232, 1.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.922</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>94.887</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>ir_to_sw/sw_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_50m(clock)</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>481</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/O</td>
</tr>
<tr>
<td>83.020</td>
<td>2.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C17[0][A]</td>
<td>ir_to_sw/sw_Z[0]/CLK</td>
</tr>
<tr>
<td>83.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R53C17[0][A]</td>
<td style=" font-weight:bold;">ir_to_sw/sw_Z[0]/Q</td>
</tr>
<tr>
<td>85.169</td>
<td>1.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[1][A]</td>
<td>img_processor_u0/post_imgdata0_cZ[7]/I2</td>
</tr>
<tr>
<td>85.540</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C27[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/post_imgdata0_cZ[7]/F</td>
</tr>
<tr>
<td>86.775</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[0][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_4_0/I1</td>
</tr>
<tr>
<td>87.146</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[0][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_4_0/COUT</td>
</tr>
<tr>
<td>87.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[0][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_5_0/CIN</td>
</tr>
<tr>
<td>87.181</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[0][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_5_0/COUT</td>
</tr>
<tr>
<td>87.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[1][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_6_0/CIN</td>
</tr>
<tr>
<td>87.216</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_6_0/COUT</td>
</tr>
<tr>
<td>87.216</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[1][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0/CIN</td>
</tr>
<tr>
<td>87.251</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C23[1][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0/COUT</td>
</tr>
<tr>
<td>88.630</td>
<td>1.379</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C20[2][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0_RNIFE6J/I1</td>
</tr>
<tr>
<td>89.185</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R39C20[2][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0_RNIFE6J/F</td>
</tr>
<tr>
<td>89.646</td>
<td>0.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/min_cZ[2]/I1</td>
</tr>
<tr>
<td>90.201</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C20[2][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/min_cZ[2]/F</td>
</tr>
<tr>
<td>91.122</td>
<td>0.921</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C26[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un5_h_divisor_cry_2_0/I1</td>
</tr>
<tr>
<td>91.493</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C26[2][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un5_h_divisor_cry_2_0/COUT</td>
</tr>
<tr>
<td>91.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C26[2][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un5_h_divisor_cry_3_0/CIN</td>
</tr>
<tr>
<td>91.963</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C26[2][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un5_h_divisor_cry_3_0/SUM</td>
</tr>
<tr>
<td>92.873</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>DSP_R37[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un4_s_dividend_preadd_mulonly_0[15:0]/A_3</td>
</tr>
<tr>
<td>93.317</td>
<td>0.444</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un4_s_dividend_preadd_mulonly_0[15:0]/DOUT2</td>
</tr>
<tr>
<td>94.317</td>
<td>1.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C28[0][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_6_cZ[2]/I3</td>
</tr>
<tr>
<td>94.887</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C28[0][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_6_cZ[2]/F</td>
</tr>
<tr>
<td>94.887</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C28[0][B]</td>
<td style=" font-weight:bold;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>86.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>86.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C28[0][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_Z[2]/CLK</td>
</tr>
<tr>
<td>86.000</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_Z[2]</td>
</tr>
<tr>
<td>85.965</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C28[0][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.619</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 22.601%; route: 2.337, 77.399%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.813, 32.127%; route: 7.823, 65.918%; tC2Q: 0.232, 1.955%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.739</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>94.705</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>ir_to_sw/sw_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_50m(clock)</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>481</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/O</td>
</tr>
<tr>
<td>83.020</td>
<td>2.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C17[0][A]</td>
<td>ir_to_sw/sw_Z[0]/CLK</td>
</tr>
<tr>
<td>83.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R53C17[0][A]</td>
<td style=" font-weight:bold;">ir_to_sw/sw_Z[0]/Q</td>
</tr>
<tr>
<td>85.169</td>
<td>1.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[1][A]</td>
<td>img_processor_u0/post_imgdata0_cZ[7]/I2</td>
</tr>
<tr>
<td>85.540</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C27[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/post_imgdata0_cZ[7]/F</td>
</tr>
<tr>
<td>86.775</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[0][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_4_0/I1</td>
</tr>
<tr>
<td>87.146</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[0][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_4_0/COUT</td>
</tr>
<tr>
<td>87.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[0][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_5_0/CIN</td>
</tr>
<tr>
<td>87.181</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[0][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_5_0/COUT</td>
</tr>
<tr>
<td>87.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[1][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_6_0/CIN</td>
</tr>
<tr>
<td>87.216</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_6_0/COUT</td>
</tr>
<tr>
<td>87.216</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[1][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0/CIN</td>
</tr>
<tr>
<td>87.251</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C23[1][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0/COUT</td>
</tr>
<tr>
<td>88.630</td>
<td>1.379</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C20[2][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0_RNIFE6J/I1</td>
</tr>
<tr>
<td>89.185</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R39C20[2][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0_RNIFE6J/F</td>
</tr>
<tr>
<td>89.646</td>
<td>0.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/min_cZ[2]/I1</td>
</tr>
<tr>
<td>90.201</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C20[2][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/min_cZ[2]/F</td>
</tr>
<tr>
<td>91.122</td>
<td>0.921</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C26[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un5_h_divisor_cry_2_0/I1</td>
</tr>
<tr>
<td>91.493</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C26[2][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un5_h_divisor_cry_2_0/COUT</td>
</tr>
<tr>
<td>91.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C26[2][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un5_h_divisor_cry_3_0/CIN</td>
</tr>
<tr>
<td>91.963</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C26[2][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un5_h_divisor_cry_3_0/SUM</td>
</tr>
<tr>
<td>92.873</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>DSP_R37[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un4_s_dividend_preadd_mulonly_0[15:0]/A_3</td>
</tr>
<tr>
<td>93.317</td>
<td>0.444</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un4_s_dividend_preadd_mulonly_0[15:0]/DOUT7</td>
</tr>
<tr>
<td>94.243</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C28[1][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_6_cZ[7]/I3</td>
</tr>
<tr>
<td>94.705</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C28[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_6_cZ[7]/F</td>
</tr>
<tr>
<td>94.705</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C28[1][A]</td>
<td style=" font-weight:bold;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>86.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>86.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C28[1][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_Z[7]/CLK</td>
</tr>
<tr>
<td>86.000</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_Z[7]</td>
</tr>
<tr>
<td>85.965</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C28[1][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.619</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 22.601%; route: 2.337, 77.399%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.705, 31.704%; route: 7.748, 66.311%; tC2Q: 0.232, 1.985%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.728</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>94.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>ir_to_sw/sw_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_Z[14]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_50m(clock)</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>481</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/O</td>
</tr>
<tr>
<td>83.020</td>
<td>2.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C17[0][A]</td>
<td>ir_to_sw/sw_Z[0]/CLK</td>
</tr>
<tr>
<td>83.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R53C17[0][A]</td>
<td style=" font-weight:bold;">ir_to_sw/sw_Z[0]/Q</td>
</tr>
<tr>
<td>85.169</td>
<td>1.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[1][A]</td>
<td>img_processor_u0/post_imgdata0_cZ[7]/I2</td>
</tr>
<tr>
<td>85.540</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C27[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/post_imgdata0_cZ[7]/F</td>
</tr>
<tr>
<td>86.775</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[0][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_4_0/I1</td>
</tr>
<tr>
<td>87.146</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[0][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_4_0/COUT</td>
</tr>
<tr>
<td>87.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[0][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_5_0/CIN</td>
</tr>
<tr>
<td>87.181</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[0][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_5_0/COUT</td>
</tr>
<tr>
<td>87.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[1][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_6_0/CIN</td>
</tr>
<tr>
<td>87.216</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_6_0/COUT</td>
</tr>
<tr>
<td>87.216</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[1][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0/CIN</td>
</tr>
<tr>
<td>87.251</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C23[1][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0/COUT</td>
</tr>
<tr>
<td>88.630</td>
<td>1.379</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C20[2][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0_RNIFE6J/I1</td>
</tr>
<tr>
<td>89.185</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R39C20[2][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0_RNIFE6J/F</td>
</tr>
<tr>
<td>89.646</td>
<td>0.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/min_cZ[2]/I1</td>
</tr>
<tr>
<td>90.201</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C20[2][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/min_cZ[2]/F</td>
</tr>
<tr>
<td>91.122</td>
<td>0.921</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C26[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un5_h_divisor_cry_2_0/I1</td>
</tr>
<tr>
<td>91.493</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C26[2][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un5_h_divisor_cry_2_0/COUT</td>
</tr>
<tr>
<td>91.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C26[2][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un5_h_divisor_cry_3_0/CIN</td>
</tr>
<tr>
<td>91.963</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C26[2][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un5_h_divisor_cry_3_0/SUM</td>
</tr>
<tr>
<td>92.873</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>DSP_R37[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un4_s_dividend_preadd_mulonly_0[15:0]/A_3</td>
</tr>
<tr>
<td>93.317</td>
<td>0.444</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un4_s_dividend_preadd_mulonly_0[15:0]/DOUT14</td>
</tr>
<tr>
<td>94.123</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C26[0][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_6_cZ[14]/I3</td>
</tr>
<tr>
<td>94.693</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C26[0][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_6_cZ[14]/F</td>
</tr>
<tr>
<td>94.693</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C26[0][A]</td>
<td style=" font-weight:bold;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_Z[14]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>86.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>86.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C26[0][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_Z[14]/CLK</td>
</tr>
<tr>
<td>86.000</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_Z[14]</td>
</tr>
<tr>
<td>85.965</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C26[0][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_Z[14]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.619</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 22.601%; route: 2.337, 77.399%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.813, 32.661%; route: 7.629, 65.351%; tC2Q: 0.232, 1.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.656</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>img_processor_u0/vga_mark_out_top_u0/box_calculator_u0/div223_u0/q[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_out2_u0/pwm_find_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>56.000</td>
<td>56.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>56.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>58.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>58.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C9[1][A]</td>
<td>img_processor_u0/vga_mark_out_top_u0/box_calculator_u0/div223_u0/q[5]/CLK</td>
</tr>
<tr>
<td>58.632</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R31C9[1][A]</td>
<td style=" font-weight:bold;">img_processor_u0/vga_mark_out_top_u0/box_calculator_u0/div223_u0/q[5]/Q</td>
</tr>
<tr>
<td>59.732</td>
<td>1.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C5[3][B]</td>
<td>pwm_out2_u0/un12_offset_ac0_5/I1</td>
</tr>
<tr>
<td>60.287</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R27C5[3][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un12_offset_ac0_5/F</td>
</tr>
<tr>
<td>60.709</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C5[3][A]</td>
<td>pwm_out2_u0/un12_offset_c7_cZ/I0</td>
</tr>
<tr>
<td>61.080</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R26C5[3][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un12_offset_c7_cZ/F</td>
</tr>
<tr>
<td>63.175</td>
<td>2.095</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C8[3][B]</td>
<td>pwm_out2_u0/un1_val_now.un1_val_now_axb_6_lofx/I2</td>
</tr>
<tr>
<td>63.546</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C8[3][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un1_val_now.un1_val_now_axb_6_lofx/F</td>
</tr>
<tr>
<td>63.959</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C5[1][A]</td>
<td>pwm_out2_u0/un1_val_now.un1_val_now_cry_6_0/I0</td>
</tr>
<tr>
<td>64.529</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C5[1][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un1_val_now.un1_val_now_cry_6_0/COUT</td>
</tr>
<tr>
<td>64.529</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C5[1][B]</td>
<td>pwm_out2_u0/un1_val_now.un1_val_now_cry_7_0/CIN</td>
</tr>
<tr>
<td>64.564</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C5[1][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un1_val_now.un1_val_now_cry_7_0/COUT</td>
</tr>
<tr>
<td>64.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C5[2][A]</td>
<td>pwm_out2_u0/un1_val_now.un1_val_now_cry_8_0/CIN</td>
</tr>
<tr>
<td>64.600</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C5[2][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un1_val_now.un1_val_now_cry_8_0/COUT</td>
</tr>
<tr>
<td>64.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C5[2][B]</td>
<td>pwm_out2_u0/un1_val_now.un1_val_now_cry_9_0/CIN</td>
</tr>
<tr>
<td>64.635</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C5[2][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un1_val_now.un1_val_now_cry_9_0/COUT</td>
</tr>
<tr>
<td>64.635</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C6[0][A]</td>
<td>pwm_out2_u0/un1_val_now.un1_val_now_cry_10_0/CIN</td>
</tr>
<tr>
<td>64.670</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C6[0][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un1_val_now.un1_val_now_cry_10_0/COUT</td>
</tr>
<tr>
<td>64.670</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C6[0][B]</td>
<td>pwm_out2_u0/un1_val_now.un1_val_now_cry_11_0/CIN</td>
</tr>
<tr>
<td>64.705</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C6[0][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un1_val_now.un1_val_now_cry_11_0/COUT</td>
</tr>
<tr>
<td>65.859</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C4[0][A]</td>
<td>pwm_out2_u0/un1_val_now.un1_val_now_cry_11_0_RNICSPC/I0</td>
</tr>
<tr>
<td>66.230</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C4[0][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un1_val_now.un1_val_now_cry_11_0_RNICSPC/F</td>
</tr>
<tr>
<td>66.423</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[0][A]</td>
<td>pwm_out2_u0/val_now_0_preadd_mulonly_0[19:0]/A_12</td>
</tr>
<tr>
<td>66.867</td>
<td>0.444</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_now_0_preadd_mulonly_0[19:0]/DOUT5</td>
</tr>
<tr>
<td>67.942</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C5[0][B]</td>
<td>pwm_out2_u0/val_max8_cry_5_0/I0</td>
</tr>
<tr>
<td>68.491</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C5[0][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_5_0/COUT</td>
</tr>
<tr>
<td>68.491</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C5[1][A]</td>
<td>pwm_out2_u0/val_max8_cry_6_0/CIN</td>
</tr>
<tr>
<td>68.527</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C5[1][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_6_0/COUT</td>
</tr>
<tr>
<td>68.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C5[1][B]</td>
<td>pwm_out2_u0/val_max8_cry_7_0/CIN</td>
</tr>
<tr>
<td>68.562</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C5[1][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_7_0/COUT</td>
</tr>
<tr>
<td>68.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C5[2][A]</td>
<td>pwm_out2_u0/val_max8_cry_8_0/CIN</td>
</tr>
<tr>
<td>68.597</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C5[2][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_8_0/COUT</td>
</tr>
<tr>
<td>68.597</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C5[2][B]</td>
<td>pwm_out2_u0/val_max8_cry_9_0/CIN</td>
</tr>
<tr>
<td>68.632</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C5[2][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_9_0/COUT</td>
</tr>
<tr>
<td>68.632</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C6[0][A]</td>
<td>pwm_out2_u0/val_max8_cry_10_0/CIN</td>
</tr>
<tr>
<td>68.667</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C6[0][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_10_0/COUT</td>
</tr>
<tr>
<td>68.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C6[0][B]</td>
<td>pwm_out2_u0/val_max8_cry_11_0/CIN</td>
</tr>
<tr>
<td>68.703</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C6[0][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_11_0/COUT</td>
</tr>
<tr>
<td>68.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C6[1][A]</td>
<td>pwm_out2_u0/val_max8_cry_12_0/CIN</td>
</tr>
<tr>
<td>68.738</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C6[1][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_12_0/COUT</td>
</tr>
<tr>
<td>68.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C6[1][B]</td>
<td>pwm_out2_u0/val_max8_cry_13_0/CIN</td>
</tr>
<tr>
<td>68.773</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C6[1][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_13_0/COUT</td>
</tr>
<tr>
<td>68.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C6[2][A]</td>
<td>pwm_out2_u0/val_max8_cry_14_0/CIN</td>
</tr>
<tr>
<td>68.808</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C6[2][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_14_0/COUT</td>
</tr>
<tr>
<td>68.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C6[2][B]</td>
<td>pwm_out2_u0/val_max8_cry_15_0/CIN</td>
</tr>
<tr>
<td>68.843</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C6[2][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_15_0/COUT</td>
</tr>
<tr>
<td>68.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C7[0][A]</td>
<td>pwm_out2_u0/val_max8_cry_16_0/CIN</td>
</tr>
<tr>
<td>68.879</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C7[0][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_16_0/COUT</td>
</tr>
<tr>
<td>68.879</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C7[0][B]</td>
<td>pwm_out2_u0/val_max8_cry_17_0/CIN</td>
</tr>
<tr>
<td>68.914</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C7[0][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_17_0/COUT</td>
</tr>
<tr>
<td>68.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C7[1][A]</td>
<td>pwm_out2_u0/val_max8_cry_18_0/CIN</td>
</tr>
<tr>
<td>68.949</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C7[1][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_18_0/COUT</td>
</tr>
<tr>
<td>68.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C7[1][B]</td>
<td>pwm_out2_u0/val_max8_cry_19_0/CIN</td>
</tr>
<tr>
<td>68.984</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C7[1][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_19_0/COUT</td>
</tr>
<tr>
<td>69.867</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C6[3][B]</td>
<td>pwm_out2_u0/un1_pwm_find_0_sqmuxa_cZ/I3</td>
</tr>
<tr>
<td>70.329</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>39</td>
<td>R25C6[3][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un1_pwm_find_0_sqmuxa_cZ/F</td>
</tr>
<tr>
<td>71.241</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C12[0][A]</td>
<td style=" font-weight:bold;">pwm_out2_u0/pwm_find_Z[0]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_50m(clock)</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/I</td>
</tr>
<tr>
<td>60.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>481</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/O</td>
</tr>
<tr>
<td>63.020</td>
<td>2.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C12[0][A]</td>
<td>pwm_out2_u0/pwm_find_Z[0]/CLK</td>
</tr>
<tr>
<td>62.620</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_out2_u0/pwm_find_Z[0]</td>
</tr>
<tr>
<td>62.585</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C12[0][A]</td>
<td>pwm_out2_u0/pwm_find_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.619</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.362, 33.969%; route: 8.247, 64.224%; tC2Q: 0.232, 1.807%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 22.601%; route: 2.337, 77.399%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.612</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>img_processor_u0/vga_mark_out_top_u0/box_calculator_u0/div223_u0/q[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_out2_u0/pwm_find_Z[16]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>56.000</td>
<td>56.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>56.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>58.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>58.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C9[1][A]</td>
<td>img_processor_u0/vga_mark_out_top_u0/box_calculator_u0/div223_u0/q[5]/CLK</td>
</tr>
<tr>
<td>58.632</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R31C9[1][A]</td>
<td style=" font-weight:bold;">img_processor_u0/vga_mark_out_top_u0/box_calculator_u0/div223_u0/q[5]/Q</td>
</tr>
<tr>
<td>59.732</td>
<td>1.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C5[3][B]</td>
<td>pwm_out2_u0/un12_offset_ac0_5/I1</td>
</tr>
<tr>
<td>60.287</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R27C5[3][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un12_offset_ac0_5/F</td>
</tr>
<tr>
<td>60.709</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C5[3][A]</td>
<td>pwm_out2_u0/un12_offset_c7_cZ/I0</td>
</tr>
<tr>
<td>61.080</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R26C5[3][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un12_offset_c7_cZ/F</td>
</tr>
<tr>
<td>63.175</td>
<td>2.095</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C8[3][B]</td>
<td>pwm_out2_u0/un1_val_now.un1_val_now_axb_6_lofx/I2</td>
</tr>
<tr>
<td>63.546</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C8[3][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un1_val_now.un1_val_now_axb_6_lofx/F</td>
</tr>
<tr>
<td>63.959</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C5[1][A]</td>
<td>pwm_out2_u0/un1_val_now.un1_val_now_cry_6_0/I0</td>
</tr>
<tr>
<td>64.529</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C5[1][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un1_val_now.un1_val_now_cry_6_0/COUT</td>
</tr>
<tr>
<td>64.529</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C5[1][B]</td>
<td>pwm_out2_u0/un1_val_now.un1_val_now_cry_7_0/CIN</td>
</tr>
<tr>
<td>64.564</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C5[1][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un1_val_now.un1_val_now_cry_7_0/COUT</td>
</tr>
<tr>
<td>64.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C5[2][A]</td>
<td>pwm_out2_u0/un1_val_now.un1_val_now_cry_8_0/CIN</td>
</tr>
<tr>
<td>64.600</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C5[2][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un1_val_now.un1_val_now_cry_8_0/COUT</td>
</tr>
<tr>
<td>64.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C5[2][B]</td>
<td>pwm_out2_u0/un1_val_now.un1_val_now_cry_9_0/CIN</td>
</tr>
<tr>
<td>64.635</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C5[2][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un1_val_now.un1_val_now_cry_9_0/COUT</td>
</tr>
<tr>
<td>64.635</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C6[0][A]</td>
<td>pwm_out2_u0/un1_val_now.un1_val_now_cry_10_0/CIN</td>
</tr>
<tr>
<td>64.670</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C6[0][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un1_val_now.un1_val_now_cry_10_0/COUT</td>
</tr>
<tr>
<td>64.670</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C6[0][B]</td>
<td>pwm_out2_u0/un1_val_now.un1_val_now_cry_11_0/CIN</td>
</tr>
<tr>
<td>64.705</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C6[0][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un1_val_now.un1_val_now_cry_11_0/COUT</td>
</tr>
<tr>
<td>65.859</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C4[0][A]</td>
<td>pwm_out2_u0/un1_val_now.un1_val_now_cry_11_0_RNICSPC/I0</td>
</tr>
<tr>
<td>66.230</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C4[0][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un1_val_now.un1_val_now_cry_11_0_RNICSPC/F</td>
</tr>
<tr>
<td>66.423</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[0][A]</td>
<td>pwm_out2_u0/val_now_0_preadd_mulonly_0[19:0]/A_12</td>
</tr>
<tr>
<td>66.867</td>
<td>0.444</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_now_0_preadd_mulonly_0[19:0]/DOUT5</td>
</tr>
<tr>
<td>67.942</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C5[0][B]</td>
<td>pwm_out2_u0/val_max8_cry_5_0/I0</td>
</tr>
<tr>
<td>68.491</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C5[0][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_5_0/COUT</td>
</tr>
<tr>
<td>68.491</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C5[1][A]</td>
<td>pwm_out2_u0/val_max8_cry_6_0/CIN</td>
</tr>
<tr>
<td>68.527</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C5[1][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_6_0/COUT</td>
</tr>
<tr>
<td>68.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C5[1][B]</td>
<td>pwm_out2_u0/val_max8_cry_7_0/CIN</td>
</tr>
<tr>
<td>68.562</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C5[1][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_7_0/COUT</td>
</tr>
<tr>
<td>68.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C5[2][A]</td>
<td>pwm_out2_u0/val_max8_cry_8_0/CIN</td>
</tr>
<tr>
<td>68.597</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C5[2][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_8_0/COUT</td>
</tr>
<tr>
<td>68.597</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C5[2][B]</td>
<td>pwm_out2_u0/val_max8_cry_9_0/CIN</td>
</tr>
<tr>
<td>68.632</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C5[2][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_9_0/COUT</td>
</tr>
<tr>
<td>68.632</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C6[0][A]</td>
<td>pwm_out2_u0/val_max8_cry_10_0/CIN</td>
</tr>
<tr>
<td>68.667</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C6[0][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_10_0/COUT</td>
</tr>
<tr>
<td>68.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C6[0][B]</td>
<td>pwm_out2_u0/val_max8_cry_11_0/CIN</td>
</tr>
<tr>
<td>68.703</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C6[0][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_11_0/COUT</td>
</tr>
<tr>
<td>68.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C6[1][A]</td>
<td>pwm_out2_u0/val_max8_cry_12_0/CIN</td>
</tr>
<tr>
<td>68.738</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C6[1][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_12_0/COUT</td>
</tr>
<tr>
<td>68.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C6[1][B]</td>
<td>pwm_out2_u0/val_max8_cry_13_0/CIN</td>
</tr>
<tr>
<td>68.773</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C6[1][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_13_0/COUT</td>
</tr>
<tr>
<td>68.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C6[2][A]</td>
<td>pwm_out2_u0/val_max8_cry_14_0/CIN</td>
</tr>
<tr>
<td>68.808</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C6[2][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_14_0/COUT</td>
</tr>
<tr>
<td>68.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C6[2][B]</td>
<td>pwm_out2_u0/val_max8_cry_15_0/CIN</td>
</tr>
<tr>
<td>68.843</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C6[2][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_15_0/COUT</td>
</tr>
<tr>
<td>68.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C7[0][A]</td>
<td>pwm_out2_u0/val_max8_cry_16_0/CIN</td>
</tr>
<tr>
<td>68.879</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C7[0][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_16_0/COUT</td>
</tr>
<tr>
<td>68.879</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C7[0][B]</td>
<td>pwm_out2_u0/val_max8_cry_17_0/CIN</td>
</tr>
<tr>
<td>68.914</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C7[0][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_17_0/COUT</td>
</tr>
<tr>
<td>68.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C7[1][A]</td>
<td>pwm_out2_u0/val_max8_cry_18_0/CIN</td>
</tr>
<tr>
<td>68.949</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C7[1][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_18_0/COUT</td>
</tr>
<tr>
<td>68.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C7[1][B]</td>
<td>pwm_out2_u0/val_max8_cry_19_0/CIN</td>
</tr>
<tr>
<td>68.984</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C7[1][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_19_0/COUT</td>
</tr>
<tr>
<td>69.867</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C6[3][B]</td>
<td>pwm_out2_u0/un1_pwm_find_0_sqmuxa_cZ/I3</td>
</tr>
<tr>
<td>70.329</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>39</td>
<td>R25C6[3][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un1_pwm_find_0_sqmuxa_cZ/F</td>
</tr>
<tr>
<td>71.197</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C11[0][B]</td>
<td style=" font-weight:bold;">pwm_out2_u0/pwm_find_Z[16]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_50m(clock)</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/I</td>
</tr>
<tr>
<td>60.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>481</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/O</td>
</tr>
<tr>
<td>63.020</td>
<td>2.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C11[0][B]</td>
<td>pwm_out2_u0/pwm_find_Z[16]/CLK</td>
</tr>
<tr>
<td>62.620</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_out2_u0/pwm_find_Z[16]</td>
</tr>
<tr>
<td>62.585</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C11[0][B]</td>
<td>pwm_out2_u0/pwm_find_Z[16]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.619</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.362, 34.087%; route: 8.202, 64.100%; tC2Q: 0.232, 1.813%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 22.601%; route: 2.337, 77.399%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.612</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>img_processor_u0/vga_mark_out_top_u0/box_calculator_u0/div223_u0/q[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_out2_u0/pwm_find_Z[14]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>56.000</td>
<td>56.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>56.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>58.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>58.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C9[1][A]</td>
<td>img_processor_u0/vga_mark_out_top_u0/box_calculator_u0/div223_u0/q[5]/CLK</td>
</tr>
<tr>
<td>58.632</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R31C9[1][A]</td>
<td style=" font-weight:bold;">img_processor_u0/vga_mark_out_top_u0/box_calculator_u0/div223_u0/q[5]/Q</td>
</tr>
<tr>
<td>59.732</td>
<td>1.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C5[3][B]</td>
<td>pwm_out2_u0/un12_offset_ac0_5/I1</td>
</tr>
<tr>
<td>60.287</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R27C5[3][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un12_offset_ac0_5/F</td>
</tr>
<tr>
<td>60.709</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C5[3][A]</td>
<td>pwm_out2_u0/un12_offset_c7_cZ/I0</td>
</tr>
<tr>
<td>61.080</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R26C5[3][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un12_offset_c7_cZ/F</td>
</tr>
<tr>
<td>63.175</td>
<td>2.095</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C8[3][B]</td>
<td>pwm_out2_u0/un1_val_now.un1_val_now_axb_6_lofx/I2</td>
</tr>
<tr>
<td>63.546</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C8[3][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un1_val_now.un1_val_now_axb_6_lofx/F</td>
</tr>
<tr>
<td>63.959</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C5[1][A]</td>
<td>pwm_out2_u0/un1_val_now.un1_val_now_cry_6_0/I0</td>
</tr>
<tr>
<td>64.529</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C5[1][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un1_val_now.un1_val_now_cry_6_0/COUT</td>
</tr>
<tr>
<td>64.529</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C5[1][B]</td>
<td>pwm_out2_u0/un1_val_now.un1_val_now_cry_7_0/CIN</td>
</tr>
<tr>
<td>64.564</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C5[1][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un1_val_now.un1_val_now_cry_7_0/COUT</td>
</tr>
<tr>
<td>64.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C5[2][A]</td>
<td>pwm_out2_u0/un1_val_now.un1_val_now_cry_8_0/CIN</td>
</tr>
<tr>
<td>64.600</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C5[2][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un1_val_now.un1_val_now_cry_8_0/COUT</td>
</tr>
<tr>
<td>64.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C5[2][B]</td>
<td>pwm_out2_u0/un1_val_now.un1_val_now_cry_9_0/CIN</td>
</tr>
<tr>
<td>64.635</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C5[2][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un1_val_now.un1_val_now_cry_9_0/COUT</td>
</tr>
<tr>
<td>64.635</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C6[0][A]</td>
<td>pwm_out2_u0/un1_val_now.un1_val_now_cry_10_0/CIN</td>
</tr>
<tr>
<td>64.670</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C6[0][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un1_val_now.un1_val_now_cry_10_0/COUT</td>
</tr>
<tr>
<td>64.670</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C6[0][B]</td>
<td>pwm_out2_u0/un1_val_now.un1_val_now_cry_11_0/CIN</td>
</tr>
<tr>
<td>64.705</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C6[0][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un1_val_now.un1_val_now_cry_11_0/COUT</td>
</tr>
<tr>
<td>65.859</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C4[0][A]</td>
<td>pwm_out2_u0/un1_val_now.un1_val_now_cry_11_0_RNICSPC/I0</td>
</tr>
<tr>
<td>66.230</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C4[0][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un1_val_now.un1_val_now_cry_11_0_RNICSPC/F</td>
</tr>
<tr>
<td>66.423</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[0][A]</td>
<td>pwm_out2_u0/val_now_0_preadd_mulonly_0[19:0]/A_12</td>
</tr>
<tr>
<td>66.867</td>
<td>0.444</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_now_0_preadd_mulonly_0[19:0]/DOUT5</td>
</tr>
<tr>
<td>67.942</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C5[0][B]</td>
<td>pwm_out2_u0/val_max8_cry_5_0/I0</td>
</tr>
<tr>
<td>68.491</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C5[0][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_5_0/COUT</td>
</tr>
<tr>
<td>68.491</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C5[1][A]</td>
<td>pwm_out2_u0/val_max8_cry_6_0/CIN</td>
</tr>
<tr>
<td>68.527</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C5[1][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_6_0/COUT</td>
</tr>
<tr>
<td>68.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C5[1][B]</td>
<td>pwm_out2_u0/val_max8_cry_7_0/CIN</td>
</tr>
<tr>
<td>68.562</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C5[1][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_7_0/COUT</td>
</tr>
<tr>
<td>68.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C5[2][A]</td>
<td>pwm_out2_u0/val_max8_cry_8_0/CIN</td>
</tr>
<tr>
<td>68.597</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C5[2][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_8_0/COUT</td>
</tr>
<tr>
<td>68.597</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C5[2][B]</td>
<td>pwm_out2_u0/val_max8_cry_9_0/CIN</td>
</tr>
<tr>
<td>68.632</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C5[2][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_9_0/COUT</td>
</tr>
<tr>
<td>68.632</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C6[0][A]</td>
<td>pwm_out2_u0/val_max8_cry_10_0/CIN</td>
</tr>
<tr>
<td>68.667</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C6[0][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_10_0/COUT</td>
</tr>
<tr>
<td>68.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C6[0][B]</td>
<td>pwm_out2_u0/val_max8_cry_11_0/CIN</td>
</tr>
<tr>
<td>68.703</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C6[0][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_11_0/COUT</td>
</tr>
<tr>
<td>68.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C6[1][A]</td>
<td>pwm_out2_u0/val_max8_cry_12_0/CIN</td>
</tr>
<tr>
<td>68.738</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C6[1][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_12_0/COUT</td>
</tr>
<tr>
<td>68.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C6[1][B]</td>
<td>pwm_out2_u0/val_max8_cry_13_0/CIN</td>
</tr>
<tr>
<td>68.773</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C6[1][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_13_0/COUT</td>
</tr>
<tr>
<td>68.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C6[2][A]</td>
<td>pwm_out2_u0/val_max8_cry_14_0/CIN</td>
</tr>
<tr>
<td>68.808</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C6[2][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_14_0/COUT</td>
</tr>
<tr>
<td>68.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C6[2][B]</td>
<td>pwm_out2_u0/val_max8_cry_15_0/CIN</td>
</tr>
<tr>
<td>68.843</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C6[2][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_15_0/COUT</td>
</tr>
<tr>
<td>68.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C7[0][A]</td>
<td>pwm_out2_u0/val_max8_cry_16_0/CIN</td>
</tr>
<tr>
<td>68.879</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C7[0][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_16_0/COUT</td>
</tr>
<tr>
<td>68.879</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C7[0][B]</td>
<td>pwm_out2_u0/val_max8_cry_17_0/CIN</td>
</tr>
<tr>
<td>68.914</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C7[0][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_17_0/COUT</td>
</tr>
<tr>
<td>68.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C7[1][A]</td>
<td>pwm_out2_u0/val_max8_cry_18_0/CIN</td>
</tr>
<tr>
<td>68.949</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C7[1][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_18_0/COUT</td>
</tr>
<tr>
<td>68.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C7[1][B]</td>
<td>pwm_out2_u0/val_max8_cry_19_0/CIN</td>
</tr>
<tr>
<td>68.984</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C7[1][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_19_0/COUT</td>
</tr>
<tr>
<td>69.867</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C6[3][B]</td>
<td>pwm_out2_u0/un1_pwm_find_0_sqmuxa_cZ/I3</td>
</tr>
<tr>
<td>70.329</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>39</td>
<td>R25C6[3][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un1_pwm_find_0_sqmuxa_cZ/F</td>
</tr>
<tr>
<td>71.197</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C11[0][A]</td>
<td style=" font-weight:bold;">pwm_out2_u0/pwm_find_Z[14]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_50m(clock)</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/I</td>
</tr>
<tr>
<td>60.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>481</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/O</td>
</tr>
<tr>
<td>63.020</td>
<td>2.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C11[0][A]</td>
<td>pwm_out2_u0/pwm_find_Z[14]/CLK</td>
</tr>
<tr>
<td>62.620</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_out2_u0/pwm_find_Z[14]</td>
</tr>
<tr>
<td>62.585</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C11[0][A]</td>
<td>pwm_out2_u0/pwm_find_Z[14]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.619</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.362, 34.087%; route: 8.202, 64.100%; tC2Q: 0.232, 1.813%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 22.601%; route: 2.337, 77.399%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.612</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>img_processor_u0/vga_mark_out_top_u0/box_calculator_u0/div223_u0/q[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_out2_u0/pwm_find_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>56.000</td>
<td>56.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>56.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>58.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>58.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C9[1][A]</td>
<td>img_processor_u0/vga_mark_out_top_u0/box_calculator_u0/div223_u0/q[5]/CLK</td>
</tr>
<tr>
<td>58.632</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R31C9[1][A]</td>
<td style=" font-weight:bold;">img_processor_u0/vga_mark_out_top_u0/box_calculator_u0/div223_u0/q[5]/Q</td>
</tr>
<tr>
<td>59.732</td>
<td>1.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C5[3][B]</td>
<td>pwm_out2_u0/un12_offset_ac0_5/I1</td>
</tr>
<tr>
<td>60.287</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R27C5[3][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un12_offset_ac0_5/F</td>
</tr>
<tr>
<td>60.709</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C5[3][A]</td>
<td>pwm_out2_u0/un12_offset_c7_cZ/I0</td>
</tr>
<tr>
<td>61.080</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R26C5[3][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un12_offset_c7_cZ/F</td>
</tr>
<tr>
<td>63.175</td>
<td>2.095</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C8[3][B]</td>
<td>pwm_out2_u0/un1_val_now.un1_val_now_axb_6_lofx/I2</td>
</tr>
<tr>
<td>63.546</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C8[3][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un1_val_now.un1_val_now_axb_6_lofx/F</td>
</tr>
<tr>
<td>63.959</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C5[1][A]</td>
<td>pwm_out2_u0/un1_val_now.un1_val_now_cry_6_0/I0</td>
</tr>
<tr>
<td>64.529</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C5[1][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un1_val_now.un1_val_now_cry_6_0/COUT</td>
</tr>
<tr>
<td>64.529</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C5[1][B]</td>
<td>pwm_out2_u0/un1_val_now.un1_val_now_cry_7_0/CIN</td>
</tr>
<tr>
<td>64.564</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C5[1][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un1_val_now.un1_val_now_cry_7_0/COUT</td>
</tr>
<tr>
<td>64.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C5[2][A]</td>
<td>pwm_out2_u0/un1_val_now.un1_val_now_cry_8_0/CIN</td>
</tr>
<tr>
<td>64.600</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C5[2][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un1_val_now.un1_val_now_cry_8_0/COUT</td>
</tr>
<tr>
<td>64.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C5[2][B]</td>
<td>pwm_out2_u0/un1_val_now.un1_val_now_cry_9_0/CIN</td>
</tr>
<tr>
<td>64.635</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C5[2][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un1_val_now.un1_val_now_cry_9_0/COUT</td>
</tr>
<tr>
<td>64.635</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C6[0][A]</td>
<td>pwm_out2_u0/un1_val_now.un1_val_now_cry_10_0/CIN</td>
</tr>
<tr>
<td>64.670</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C6[0][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un1_val_now.un1_val_now_cry_10_0/COUT</td>
</tr>
<tr>
<td>64.670</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C6[0][B]</td>
<td>pwm_out2_u0/un1_val_now.un1_val_now_cry_11_0/CIN</td>
</tr>
<tr>
<td>64.705</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C6[0][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un1_val_now.un1_val_now_cry_11_0/COUT</td>
</tr>
<tr>
<td>65.859</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C4[0][A]</td>
<td>pwm_out2_u0/un1_val_now.un1_val_now_cry_11_0_RNICSPC/I0</td>
</tr>
<tr>
<td>66.230</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C4[0][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un1_val_now.un1_val_now_cry_11_0_RNICSPC/F</td>
</tr>
<tr>
<td>66.423</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[0][A]</td>
<td>pwm_out2_u0/val_now_0_preadd_mulonly_0[19:0]/A_12</td>
</tr>
<tr>
<td>66.867</td>
<td>0.444</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_now_0_preadd_mulonly_0[19:0]/DOUT5</td>
</tr>
<tr>
<td>67.942</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C5[0][B]</td>
<td>pwm_out2_u0/val_max8_cry_5_0/I0</td>
</tr>
<tr>
<td>68.491</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C5[0][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_5_0/COUT</td>
</tr>
<tr>
<td>68.491</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C5[1][A]</td>
<td>pwm_out2_u0/val_max8_cry_6_0/CIN</td>
</tr>
<tr>
<td>68.527</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C5[1][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_6_0/COUT</td>
</tr>
<tr>
<td>68.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C5[1][B]</td>
<td>pwm_out2_u0/val_max8_cry_7_0/CIN</td>
</tr>
<tr>
<td>68.562</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C5[1][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_7_0/COUT</td>
</tr>
<tr>
<td>68.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C5[2][A]</td>
<td>pwm_out2_u0/val_max8_cry_8_0/CIN</td>
</tr>
<tr>
<td>68.597</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C5[2][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_8_0/COUT</td>
</tr>
<tr>
<td>68.597</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C5[2][B]</td>
<td>pwm_out2_u0/val_max8_cry_9_0/CIN</td>
</tr>
<tr>
<td>68.632</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C5[2][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_9_0/COUT</td>
</tr>
<tr>
<td>68.632</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C6[0][A]</td>
<td>pwm_out2_u0/val_max8_cry_10_0/CIN</td>
</tr>
<tr>
<td>68.667</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C6[0][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_10_0/COUT</td>
</tr>
<tr>
<td>68.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C6[0][B]</td>
<td>pwm_out2_u0/val_max8_cry_11_0/CIN</td>
</tr>
<tr>
<td>68.703</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C6[0][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_11_0/COUT</td>
</tr>
<tr>
<td>68.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C6[1][A]</td>
<td>pwm_out2_u0/val_max8_cry_12_0/CIN</td>
</tr>
<tr>
<td>68.738</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C6[1][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_12_0/COUT</td>
</tr>
<tr>
<td>68.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C6[1][B]</td>
<td>pwm_out2_u0/val_max8_cry_13_0/CIN</td>
</tr>
<tr>
<td>68.773</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C6[1][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_13_0/COUT</td>
</tr>
<tr>
<td>68.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C6[2][A]</td>
<td>pwm_out2_u0/val_max8_cry_14_0/CIN</td>
</tr>
<tr>
<td>68.808</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C6[2][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_14_0/COUT</td>
</tr>
<tr>
<td>68.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C6[2][B]</td>
<td>pwm_out2_u0/val_max8_cry_15_0/CIN</td>
</tr>
<tr>
<td>68.843</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C6[2][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_15_0/COUT</td>
</tr>
<tr>
<td>68.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C7[0][A]</td>
<td>pwm_out2_u0/val_max8_cry_16_0/CIN</td>
</tr>
<tr>
<td>68.879</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C7[0][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_16_0/COUT</td>
</tr>
<tr>
<td>68.879</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C7[0][B]</td>
<td>pwm_out2_u0/val_max8_cry_17_0/CIN</td>
</tr>
<tr>
<td>68.914</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C7[0][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_17_0/COUT</td>
</tr>
<tr>
<td>68.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C7[1][A]</td>
<td>pwm_out2_u0/val_max8_cry_18_0/CIN</td>
</tr>
<tr>
<td>68.949</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C7[1][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_18_0/COUT</td>
</tr>
<tr>
<td>68.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C7[1][B]</td>
<td>pwm_out2_u0/val_max8_cry_19_0/CIN</td>
</tr>
<tr>
<td>68.984</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C7[1][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_19_0/COUT</td>
</tr>
<tr>
<td>69.867</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C6[3][B]</td>
<td>pwm_out2_u0/un1_pwm_find_0_sqmuxa_cZ/I3</td>
</tr>
<tr>
<td>70.329</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>39</td>
<td>R25C6[3][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un1_pwm_find_0_sqmuxa_cZ/F</td>
</tr>
<tr>
<td>71.197</td>
<td>0.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C11[0][A]</td>
<td style=" font-weight:bold;">pwm_out2_u0/pwm_find_Z[4]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_50m(clock)</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/I</td>
</tr>
<tr>
<td>60.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>481</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/O</td>
</tr>
<tr>
<td>63.020</td>
<td>2.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C11[0][A]</td>
<td>pwm_out2_u0/pwm_find_Z[4]/CLK</td>
</tr>
<tr>
<td>62.620</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_out2_u0/pwm_find_Z[4]</td>
</tr>
<tr>
<td>62.585</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C11[0][A]</td>
<td>pwm_out2_u0/pwm_find_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.619</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.362, 34.087%; route: 8.202, 64.100%; tC2Q: 0.232, 1.813%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 22.601%; route: 2.337, 77.399%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.606</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>94.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>ir_to_sw/sw_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_50m(clock)</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>481</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/O</td>
</tr>
<tr>
<td>83.020</td>
<td>2.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C17[0][A]</td>
<td>ir_to_sw/sw_Z[0]/CLK</td>
</tr>
<tr>
<td>83.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R53C17[0][A]</td>
<td style=" font-weight:bold;">ir_to_sw/sw_Z[0]/Q</td>
</tr>
<tr>
<td>85.169</td>
<td>1.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[1][A]</td>
<td>img_processor_u0/post_imgdata0_cZ[7]/I2</td>
</tr>
<tr>
<td>85.540</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C27[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/post_imgdata0_cZ[7]/F</td>
</tr>
<tr>
<td>86.775</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[0][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_4_0/I1</td>
</tr>
<tr>
<td>87.146</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[0][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_4_0/COUT</td>
</tr>
<tr>
<td>87.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[0][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_5_0/CIN</td>
</tr>
<tr>
<td>87.181</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[0][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_5_0/COUT</td>
</tr>
<tr>
<td>87.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[1][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_6_0/CIN</td>
</tr>
<tr>
<td>87.216</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_6_0/COUT</td>
</tr>
<tr>
<td>87.216</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[1][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0/CIN</td>
</tr>
<tr>
<td>87.251</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C23[1][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0/COUT</td>
</tr>
<tr>
<td>88.630</td>
<td>1.379</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C20[2][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0_RNIFE6J/I1</td>
</tr>
<tr>
<td>89.185</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R39C20[2][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0_RNIFE6J/F</td>
</tr>
<tr>
<td>89.646</td>
<td>0.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/min_cZ[2]/I1</td>
</tr>
<tr>
<td>90.201</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C20[2][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/min_cZ[2]/F</td>
</tr>
<tr>
<td>91.122</td>
<td>0.921</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C26[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un5_h_divisor_cry_2_0/I1</td>
</tr>
<tr>
<td>91.493</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C26[2][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un5_h_divisor_cry_2_0/COUT</td>
</tr>
<tr>
<td>91.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C26[2][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un5_h_divisor_cry_3_0/CIN</td>
</tr>
<tr>
<td>91.963</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C26[2][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un5_h_divisor_cry_3_0/SUM</td>
</tr>
<tr>
<td>92.873</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>DSP_R37[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un4_s_dividend_preadd_mulonly_0[15:0]/A_3</td>
</tr>
<tr>
<td>93.317</td>
<td>0.444</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un4_s_dividend_preadd_mulonly_0[15:0]/DOUT0</td>
</tr>
<tr>
<td>94.001</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C24[1][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_6_cZ[0]/I3</td>
</tr>
<tr>
<td>94.571</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C24[1][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_6_cZ[0]/F</td>
</tr>
<tr>
<td>94.571</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C24[1][B]</td>
<td style=" font-weight:bold;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>86.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>86.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C24[1][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_Z[0]/CLK</td>
</tr>
<tr>
<td>86.000</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_Z[0]</td>
</tr>
<tr>
<td>85.965</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C24[1][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.619</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 22.601%; route: 2.337, 77.399%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.813, 33.005%; route: 7.507, 64.986%; tC2Q: 0.232, 2.008%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>94.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>ir_to_sw/sw_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_Z[11]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_50m(clock)</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>481</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/O</td>
</tr>
<tr>
<td>83.020</td>
<td>2.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C17[0][A]</td>
<td>ir_to_sw/sw_Z[0]/CLK</td>
</tr>
<tr>
<td>83.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R53C17[0][A]</td>
<td style=" font-weight:bold;">ir_to_sw/sw_Z[0]/Q</td>
</tr>
<tr>
<td>85.169</td>
<td>1.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[1][A]</td>
<td>img_processor_u0/post_imgdata0_cZ[7]/I2</td>
</tr>
<tr>
<td>85.540</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C27[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/post_imgdata0_cZ[7]/F</td>
</tr>
<tr>
<td>86.775</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[0][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_4_0/I1</td>
</tr>
<tr>
<td>87.146</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[0][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_4_0/COUT</td>
</tr>
<tr>
<td>87.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[0][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_5_0/CIN</td>
</tr>
<tr>
<td>87.181</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[0][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_5_0/COUT</td>
</tr>
<tr>
<td>87.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[1][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_6_0/CIN</td>
</tr>
<tr>
<td>87.216</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_6_0/COUT</td>
</tr>
<tr>
<td>87.216</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[1][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0/CIN</td>
</tr>
<tr>
<td>87.251</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C23[1][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0/COUT</td>
</tr>
<tr>
<td>88.630</td>
<td>1.379</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C20[2][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0_RNIFE6J/I1</td>
</tr>
<tr>
<td>89.185</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R39C20[2][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0_RNIFE6J/F</td>
</tr>
<tr>
<td>89.646</td>
<td>0.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/min_cZ[2]/I1</td>
</tr>
<tr>
<td>90.201</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C20[2][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/min_cZ[2]/F</td>
</tr>
<tr>
<td>91.122</td>
<td>0.921</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C26[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un5_h_divisor_cry_2_0/I1</td>
</tr>
<tr>
<td>91.493</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C26[2][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un5_h_divisor_cry_2_0/COUT</td>
</tr>
<tr>
<td>91.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C26[2][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un5_h_divisor_cry_3_0/CIN</td>
</tr>
<tr>
<td>91.963</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C26[2][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un5_h_divisor_cry_3_0/SUM</td>
</tr>
<tr>
<td>92.873</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>DSP_R37[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un4_s_dividend_preadd_mulonly_0[15:0]/A_3</td>
</tr>
<tr>
<td>93.317</td>
<td>0.444</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un4_s_dividend_preadd_mulonly_0[15:0]/DOUT11</td>
</tr>
<tr>
<td>94.000</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C25[0][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_6_cZ[11]/I3</td>
</tr>
<tr>
<td>94.570</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C25[0][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_6_cZ[11]/F</td>
</tr>
<tr>
<td>94.570</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C25[0][B]</td>
<td style=" font-weight:bold;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_Z[11]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>86.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>86.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C25[0][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_Z[11]/CLK</td>
</tr>
<tr>
<td>86.000</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_Z[11]</td>
</tr>
<tr>
<td>85.965</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C25[0][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_Z[11]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.619</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 22.601%; route: 2.337, 77.399%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.813, 33.008%; route: 7.506, 64.983%; tC2Q: 0.232, 2.009%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>94.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>ir_to_sw/sw_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_Z[13]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_50m(clock)</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>481</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/O</td>
</tr>
<tr>
<td>83.020</td>
<td>2.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C17[0][A]</td>
<td>ir_to_sw/sw_Z[0]/CLK</td>
</tr>
<tr>
<td>83.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R53C17[0][A]</td>
<td style=" font-weight:bold;">ir_to_sw/sw_Z[0]/Q</td>
</tr>
<tr>
<td>85.169</td>
<td>1.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[1][A]</td>
<td>img_processor_u0/post_imgdata0_cZ[7]/I2</td>
</tr>
<tr>
<td>85.540</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C27[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/post_imgdata0_cZ[7]/F</td>
</tr>
<tr>
<td>86.775</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[0][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_4_0/I1</td>
</tr>
<tr>
<td>87.146</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[0][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_4_0/COUT</td>
</tr>
<tr>
<td>87.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[0][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_5_0/CIN</td>
</tr>
<tr>
<td>87.181</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[0][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_5_0/COUT</td>
</tr>
<tr>
<td>87.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[1][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_6_0/CIN</td>
</tr>
<tr>
<td>87.216</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_6_0/COUT</td>
</tr>
<tr>
<td>87.216</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[1][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0/CIN</td>
</tr>
<tr>
<td>87.251</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C23[1][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0/COUT</td>
</tr>
<tr>
<td>88.630</td>
<td>1.379</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C20[2][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0_RNIFE6J/I1</td>
</tr>
<tr>
<td>89.185</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R39C20[2][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0_RNIFE6J/F</td>
</tr>
<tr>
<td>89.646</td>
<td>0.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/min_cZ[2]/I1</td>
</tr>
<tr>
<td>90.201</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C20[2][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/min_cZ[2]/F</td>
</tr>
<tr>
<td>91.122</td>
<td>0.921</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C26[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un5_h_divisor_cry_2_0/I1</td>
</tr>
<tr>
<td>91.493</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C26[2][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un5_h_divisor_cry_2_0/COUT</td>
</tr>
<tr>
<td>91.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C26[2][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un5_h_divisor_cry_3_0/CIN</td>
</tr>
<tr>
<td>91.963</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C26[2][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un5_h_divisor_cry_3_0/SUM</td>
</tr>
<tr>
<td>92.873</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>DSP_R37[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un4_s_dividend_preadd_mulonly_0[15:0]/A_3</td>
</tr>
<tr>
<td>93.317</td>
<td>0.444</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un4_s_dividend_preadd_mulonly_0[15:0]/DOUT13</td>
</tr>
<tr>
<td>94.000</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C28[1][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_6_cZ[13]/I3</td>
</tr>
<tr>
<td>94.570</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C28[1][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_6_cZ[13]/F</td>
</tr>
<tr>
<td>94.570</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C28[1][B]</td>
<td style=" font-weight:bold;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_Z[13]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>86.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>86.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C28[1][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_Z[13]/CLK</td>
</tr>
<tr>
<td>86.000</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_Z[13]</td>
</tr>
<tr>
<td>85.965</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C28[1][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_Z[13]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.619</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 22.601%; route: 2.337, 77.399%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.813, 33.008%; route: 7.506, 64.983%; tC2Q: 0.232, 2.009%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.527</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>94.493</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>ir_to_sw/sw_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_50m(clock)</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>481</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/O</td>
</tr>
<tr>
<td>83.020</td>
<td>2.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C17[0][A]</td>
<td>ir_to_sw/sw_Z[0]/CLK</td>
</tr>
<tr>
<td>83.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R53C17[0][A]</td>
<td style=" font-weight:bold;">ir_to_sw/sw_Z[0]/Q</td>
</tr>
<tr>
<td>85.169</td>
<td>1.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[1][A]</td>
<td>img_processor_u0/post_imgdata0_cZ[7]/I2</td>
</tr>
<tr>
<td>85.540</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C27[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/post_imgdata0_cZ[7]/F</td>
</tr>
<tr>
<td>86.775</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[0][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_4_0/I1</td>
</tr>
<tr>
<td>87.146</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[0][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_4_0/COUT</td>
</tr>
<tr>
<td>87.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[0][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_5_0/CIN</td>
</tr>
<tr>
<td>87.181</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[0][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_5_0/COUT</td>
</tr>
<tr>
<td>87.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[1][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_6_0/CIN</td>
</tr>
<tr>
<td>87.216</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_6_0/COUT</td>
</tr>
<tr>
<td>87.216</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[1][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0/CIN</td>
</tr>
<tr>
<td>87.251</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C23[1][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0/COUT</td>
</tr>
<tr>
<td>88.630</td>
<td>1.379</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C20[2][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0_RNIFE6J/I1</td>
</tr>
<tr>
<td>89.185</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R39C20[2][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0_RNIFE6J/F</td>
</tr>
<tr>
<td>89.646</td>
<td>0.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/min_cZ[2]/I1</td>
</tr>
<tr>
<td>90.201</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C20[2][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/min_cZ[2]/F</td>
</tr>
<tr>
<td>91.122</td>
<td>0.921</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C26[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un5_h_divisor_cry_2_0/I1</td>
</tr>
<tr>
<td>91.493</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C26[2][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un5_h_divisor_cry_2_0/COUT</td>
</tr>
<tr>
<td>91.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C26[2][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un5_h_divisor_cry_3_0/CIN</td>
</tr>
<tr>
<td>91.963</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C26[2][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un5_h_divisor_cry_3_0/SUM</td>
</tr>
<tr>
<td>92.873</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>DSP_R37[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un4_s_dividend_preadd_mulonly_0[15:0]/A_3</td>
</tr>
<tr>
<td>93.317</td>
<td>0.444</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un4_s_dividend_preadd_mulonly_0[15:0]/DOUT1</td>
</tr>
<tr>
<td>94.122</td>
<td>0.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_6_cZ[1]/I3</td>
</tr>
<tr>
<td>94.493</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_6_cZ[1]/F</td>
</tr>
<tr>
<td>94.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C22[1][A]</td>
<td style=" font-weight:bold;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>86.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>86.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C22[1][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_Z[1]/CLK</td>
</tr>
<tr>
<td>86.000</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_Z[1]</td>
</tr>
<tr>
<td>85.965</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C22[1][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.619</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 22.601%; route: 2.337, 77.399%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.614, 31.496%; route: 7.627, 66.481%; tC2Q: 0.232, 2.022%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>94.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>ir_to_sw/sw_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_50m(clock)</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/I</td>
</tr>
<tr>
<td>80.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>481</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/O</td>
</tr>
<tr>
<td>83.020</td>
<td>2.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C17[0][A]</td>
<td>ir_to_sw/sw_Z[0]/CLK</td>
</tr>
<tr>
<td>83.252</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>53</td>
<td>R53C17[0][A]</td>
<td style=" font-weight:bold;">ir_to_sw/sw_Z[0]/Q</td>
</tr>
<tr>
<td>85.169</td>
<td>1.917</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[1][A]</td>
<td>img_processor_u0/post_imgdata0_cZ[7]/I2</td>
</tr>
<tr>
<td>85.540</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C27[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/post_imgdata0_cZ[7]/F</td>
</tr>
<tr>
<td>86.775</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[0][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_4_0/I1</td>
</tr>
<tr>
<td>87.146</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[0][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_4_0/COUT</td>
</tr>
<tr>
<td>87.146</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[0][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_5_0/CIN</td>
</tr>
<tr>
<td>87.181</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[0][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_5_0/COUT</td>
</tr>
<tr>
<td>87.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[1][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_6_0/CIN</td>
</tr>
<tr>
<td>87.216</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C23[1][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_6_0/COUT</td>
</tr>
<tr>
<td>87.216</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C23[1][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0/CIN</td>
</tr>
<tr>
<td>87.251</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C23[1][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0/COUT</td>
</tr>
<tr>
<td>88.630</td>
<td>1.379</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C20[2][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0_RNIFE6J/I1</td>
</tr>
<tr>
<td>89.185</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R39C20[2][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un1_pre_img_2_cry_7_0_RNIFE6J/F</td>
</tr>
<tr>
<td>89.646</td>
<td>0.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/min_cZ[2]/I1</td>
</tr>
<tr>
<td>90.201</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C20[2][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/min_cZ[2]/F</td>
</tr>
<tr>
<td>91.122</td>
<td>0.921</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C26[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un5_h_divisor_cry_2_0/I1</td>
</tr>
<tr>
<td>91.493</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C26[2][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un5_h_divisor_cry_2_0/COUT</td>
</tr>
<tr>
<td>91.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C26[2][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un5_h_divisor_cry_3_0/CIN</td>
</tr>
<tr>
<td>91.963</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C26[2][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un5_h_divisor_cry_3_0/SUM</td>
</tr>
<tr>
<td>92.873</td>
<td>0.911</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>DSP_R37[2][A]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un4_s_dividend_preadd_mulonly_0[15:0]/A_3</td>
</tr>
<tr>
<td>93.317</td>
<td>0.444</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/un4_s_dividend_preadd_mulonly_0[15:0]/DOUT5</td>
</tr>
<tr>
<td>94.000</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C27[0][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_6_cZ[5]/I3</td>
</tr>
<tr>
<td>94.462</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C27[0][B]</td>
<td style=" background: #97FFFF;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_6_cZ[5]/F</td>
</tr>
<tr>
<td>94.462</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C27[0][B]</td>
<td style=" font-weight:bold;">img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_Z[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>86.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>86.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C27[0][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_Z[5]/CLK</td>
</tr>
<tr>
<td>86.000</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_Z[5]</td>
</tr>
<tr>
<td>85.965</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C27[0][B]</td>
<td>img_processor_u0/hist_v_u0/rgb2hsv_top_u0/s_dividend_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.619</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 22.601%; route: 2.337, 77.399%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.705, 32.376%; route: 7.506, 65.596%; tC2Q: 0.232, 2.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>62.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>img_processor_u0/vga_mark_out_top_u0/box_calculator_u0/div223_u0/q[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>pwm_out2_u0/pwm_find_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>56.000</td>
<td>56.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>56.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>58.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>58.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C9[1][A]</td>
<td>img_processor_u0/vga_mark_out_top_u0/box_calculator_u0/div223_u0/q[5]/CLK</td>
</tr>
<tr>
<td>58.632</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R31C9[1][A]</td>
<td style=" font-weight:bold;">img_processor_u0/vga_mark_out_top_u0/box_calculator_u0/div223_u0/q[5]/Q</td>
</tr>
<tr>
<td>59.732</td>
<td>1.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C5[3][B]</td>
<td>pwm_out2_u0/un12_offset_ac0_5/I1</td>
</tr>
<tr>
<td>60.287</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R27C5[3][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un12_offset_ac0_5/F</td>
</tr>
<tr>
<td>60.709</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C5[3][A]</td>
<td>pwm_out2_u0/un12_offset_c7_cZ/I0</td>
</tr>
<tr>
<td>61.080</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R26C5[3][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un12_offset_c7_cZ/F</td>
</tr>
<tr>
<td>63.175</td>
<td>2.095</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C8[3][B]</td>
<td>pwm_out2_u0/un1_val_now.un1_val_now_axb_6_lofx/I2</td>
</tr>
<tr>
<td>63.546</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C8[3][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un1_val_now.un1_val_now_axb_6_lofx/F</td>
</tr>
<tr>
<td>63.959</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C5[1][A]</td>
<td>pwm_out2_u0/un1_val_now.un1_val_now_cry_6_0/I0</td>
</tr>
<tr>
<td>64.529</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C5[1][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un1_val_now.un1_val_now_cry_6_0/COUT</td>
</tr>
<tr>
<td>64.529</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C5[1][B]</td>
<td>pwm_out2_u0/un1_val_now.un1_val_now_cry_7_0/CIN</td>
</tr>
<tr>
<td>64.564</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C5[1][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un1_val_now.un1_val_now_cry_7_0/COUT</td>
</tr>
<tr>
<td>64.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C5[2][A]</td>
<td>pwm_out2_u0/un1_val_now.un1_val_now_cry_8_0/CIN</td>
</tr>
<tr>
<td>64.600</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C5[2][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un1_val_now.un1_val_now_cry_8_0/COUT</td>
</tr>
<tr>
<td>64.600</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C5[2][B]</td>
<td>pwm_out2_u0/un1_val_now.un1_val_now_cry_9_0/CIN</td>
</tr>
<tr>
<td>64.635</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C5[2][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un1_val_now.un1_val_now_cry_9_0/COUT</td>
</tr>
<tr>
<td>64.635</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C6[0][A]</td>
<td>pwm_out2_u0/un1_val_now.un1_val_now_cry_10_0/CIN</td>
</tr>
<tr>
<td>64.670</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C6[0][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un1_val_now.un1_val_now_cry_10_0/COUT</td>
</tr>
<tr>
<td>64.670</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C6[0][B]</td>
<td>pwm_out2_u0/un1_val_now.un1_val_now_cry_11_0/CIN</td>
</tr>
<tr>
<td>64.705</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C6[0][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un1_val_now.un1_val_now_cry_11_0/COUT</td>
</tr>
<tr>
<td>65.859</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C4[0][A]</td>
<td>pwm_out2_u0/un1_val_now.un1_val_now_cry_11_0_RNICSPC/I0</td>
</tr>
<tr>
<td>66.230</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R20C4[0][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un1_val_now.un1_val_now_cry_11_0_RNICSPC/F</td>
</tr>
<tr>
<td>66.423</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>54</td>
<td>DSP_R19[0][A]</td>
<td>pwm_out2_u0/val_now_0_preadd_mulonly_0[19:0]/A_12</td>
</tr>
<tr>
<td>66.867</td>
<td>0.444</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_now_0_preadd_mulonly_0[19:0]/DOUT5</td>
</tr>
<tr>
<td>67.942</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C5[0][B]</td>
<td>pwm_out2_u0/val_max8_cry_5_0/I0</td>
</tr>
<tr>
<td>68.491</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C5[0][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_5_0/COUT</td>
</tr>
<tr>
<td>68.491</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C5[1][A]</td>
<td>pwm_out2_u0/val_max8_cry_6_0/CIN</td>
</tr>
<tr>
<td>68.527</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C5[1][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_6_0/COUT</td>
</tr>
<tr>
<td>68.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C5[1][B]</td>
<td>pwm_out2_u0/val_max8_cry_7_0/CIN</td>
</tr>
<tr>
<td>68.562</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C5[1][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_7_0/COUT</td>
</tr>
<tr>
<td>68.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C5[2][A]</td>
<td>pwm_out2_u0/val_max8_cry_8_0/CIN</td>
</tr>
<tr>
<td>68.597</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C5[2][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_8_0/COUT</td>
</tr>
<tr>
<td>68.597</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C5[2][B]</td>
<td>pwm_out2_u0/val_max8_cry_9_0/CIN</td>
</tr>
<tr>
<td>68.632</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C5[2][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_9_0/COUT</td>
</tr>
<tr>
<td>68.632</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C6[0][A]</td>
<td>pwm_out2_u0/val_max8_cry_10_0/CIN</td>
</tr>
<tr>
<td>68.667</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C6[0][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_10_0/COUT</td>
</tr>
<tr>
<td>68.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C6[0][B]</td>
<td>pwm_out2_u0/val_max8_cry_11_0/CIN</td>
</tr>
<tr>
<td>68.703</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C6[0][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_11_0/COUT</td>
</tr>
<tr>
<td>68.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C6[1][A]</td>
<td>pwm_out2_u0/val_max8_cry_12_0/CIN</td>
</tr>
<tr>
<td>68.738</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C6[1][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_12_0/COUT</td>
</tr>
<tr>
<td>68.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C6[1][B]</td>
<td>pwm_out2_u0/val_max8_cry_13_0/CIN</td>
</tr>
<tr>
<td>68.773</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C6[1][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_13_0/COUT</td>
</tr>
<tr>
<td>68.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C6[2][A]</td>
<td>pwm_out2_u0/val_max8_cry_14_0/CIN</td>
</tr>
<tr>
<td>68.808</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C6[2][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_14_0/COUT</td>
</tr>
<tr>
<td>68.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C6[2][B]</td>
<td>pwm_out2_u0/val_max8_cry_15_0/CIN</td>
</tr>
<tr>
<td>68.843</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C6[2][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_15_0/COUT</td>
</tr>
<tr>
<td>68.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C7[0][A]</td>
<td>pwm_out2_u0/val_max8_cry_16_0/CIN</td>
</tr>
<tr>
<td>68.879</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C7[0][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_16_0/COUT</td>
</tr>
<tr>
<td>68.879</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C7[0][B]</td>
<td>pwm_out2_u0/val_max8_cry_17_0/CIN</td>
</tr>
<tr>
<td>68.914</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C7[0][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_17_0/COUT</td>
</tr>
<tr>
<td>68.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C7[1][A]</td>
<td>pwm_out2_u0/val_max8_cry_18_0/CIN</td>
</tr>
<tr>
<td>68.949</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C7[1][A]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_18_0/COUT</td>
</tr>
<tr>
<td>68.949</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C7[1][B]</td>
<td>pwm_out2_u0/val_max8_cry_19_0/CIN</td>
</tr>
<tr>
<td>68.984</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C7[1][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/val_max8_cry_19_0/COUT</td>
</tr>
<tr>
<td>69.867</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C6[3][B]</td>
<td>pwm_out2_u0/un1_pwm_find_0_sqmuxa_cZ/I3</td>
</tr>
<tr>
<td>70.329</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>39</td>
<td>R25C6[3][B]</td>
<td style=" background: #97FFFF;">pwm_out2_u0/un1_pwm_find_0_sqmuxa_cZ/F</td>
</tr>
<tr>
<td>71.057</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td style=" font-weight:bold;">pwm_out2_u0/pwm_find_Z[5]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>60.000</td>
<td>60.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_50m(clock)</td>
</tr>
<tr>
<td>60.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/I</td>
</tr>
<tr>
<td>60.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>481</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/O</td>
</tr>
<tr>
<td>63.020</td>
<td>2.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>pwm_out2_u0/pwm_find_Z[5]/CLK</td>
</tr>
<tr>
<td>62.620</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>pwm_out2_u0/pwm_find_Z[5]</td>
</tr>
<tr>
<td>62.585</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>pwm_out2_u0/pwm_find_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.619</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.362, 34.462%; route: 8.063, 63.705%; tC2Q: 0.232, 1.833%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 22.601%; route: 2.337, 77.399%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.539</td>
</tr>
<tr>
<td class="label">From</td>
<td>img_processor_u0/vga_mark_out_top_u0/erode_dilate_u0/img_dilation_u0/u0/row3_data_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>img_processor_u0/vga_mark_out_top_u0/erode_dilate_u0/img_dilation_u0/u0/Shift_RAM_1Bit_800_u0/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C14[2][A]</td>
<td>img_processor_u0/vga_mark_out_top_u0/erode_dilate_u0/img_dilation_u0/u0/row3_data_Z/CLK</td>
</tr>
<tr>
<td>2.601</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R47C14[2][A]</td>
<td style=" font-weight:bold;">img_processor_u0/vga_mark_out_top_u0/erode_dilate_u0/img_dilation_u0/u0/row3_data_Z/Q</td>
</tr>
<tr>
<td>2.727</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">img_processor_u0/vga_mark_out_top_u0/erode_dilate_u0/img_dilation_u0/u0/Shift_RAM_1Bit_800_u0/line0/u_RAM_based_shift_reg/mem_mem_0_0/DI0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.296</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C14[0][A]</td>
<td>img_processor_u0/vga_mark_out_top_u0/erode_dilate_u0/img_dilation_u0/u0/Shift_RAM_1Bit_800_u0/clkw_cZ/I1</td>
</tr>
<tr>
<td>3.687</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R45C14[0][A]</td>
<td>img_processor_u0/vga_mark_out_top_u0/erode_dilate_u0/img_dilation_u0/u0/Shift_RAM_1Bit_800_u0/clkw_cZ/F</td>
</tr>
<tr>
<td>5.290</td>
<td>1.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>img_processor_u0/vga_mark_out_top_u0/erode_dilate_u0/img_dilation_u0/u0/Shift_RAM_1Bit_800_u0/line0/u_RAM_based_shift_reg/mem_mem_0_0/CLK</td>
</tr>
<tr>
<td>5.290</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>img_processor_u0/vga_mark_out_top_u0/erode_dilate_u0/img_dilation_u0/u0/Shift_RAM_1Bit_800_u0/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
<tr>
<td>5.539</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>img_processor_u0/vga_mark_out_top_u0/erode_dilate_u0/img_dilation_u0/u0/Shift_RAM_1Bit_800_u0/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.890</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 38.377%; tC2Q: 0.201, 61.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.391, 13.531%; route: 2.499, 86.469%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.999</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.356</td>
</tr>
<tr>
<td class="label">From</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[6]/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C31[0][A]</td>
<td style=" font-weight:bold;">img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[6]/Q</td>
</tr>
<tr>
<td>2.999</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0/DI6</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.296</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[3][A]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/clkw_cZ/I1</td>
</tr>
<tr>
<td>3.531</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>44</td>
<td>R5C21[3][A]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/clkw_cZ/F</td>
</tr>
<tr>
<td>5.107</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0/CLK</td>
</tr>
<tr>
<td>5.107</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
<tr>
<td>5.356</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.706</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.397, 66.262%; tC2Q: 0.202, 33.738%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.235, 8.683%; route: 2.471, 91.317%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.353</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.003</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.356</td>
</tr>
<tr>
<td class="label">From</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[2][A]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[2]/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C33[2][A]</td>
<td style=" font-weight:bold;">img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[2]/Q</td>
</tr>
<tr>
<td>3.003</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0/DI2</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.296</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[3][A]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/clkw_cZ/I1</td>
</tr>
<tr>
<td>3.531</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>44</td>
<td>R5C21[3][A]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/clkw_cZ/F</td>
</tr>
<tr>
<td>5.107</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0/CLK</td>
</tr>
<tr>
<td>5.107</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
<tr>
<td>5.356</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.706</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.401, 66.484%; tC2Q: 0.202, 33.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.235, 8.683%; route: 2.471, 91.317%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.024</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.356</td>
</tr>
<tr>
<td class="label">From</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[11]</td>
</tr>
<tr>
<td class="label">To</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[11]/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C30[1][B]</td>
<td style=" font-weight:bold;">img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[11]/Q</td>
</tr>
<tr>
<td>3.024</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0/DI11</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.296</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[3][A]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/clkw_cZ/I1</td>
</tr>
<tr>
<td>3.531</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>44</td>
<td>R5C21[3][A]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/clkw_cZ/F</td>
</tr>
<tr>
<td>5.107</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0/CLK</td>
</tr>
<tr>
<td>5.107</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
<tr>
<td>5.356</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.706</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.422, 67.614%; tC2Q: 0.202, 32.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.235, 8.683%; route: 2.471, 91.317%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.026</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.356</td>
</tr>
<tr>
<td class="label">From</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[0]/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C25[0][A]</td>
<td style=" font-weight:bold;">img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[0]/Q</td>
</tr>
<tr>
<td>3.026</td>
<td>0.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0/DI0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.296</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[3][A]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/clkw_cZ/I1</td>
</tr>
<tr>
<td>3.531</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>44</td>
<td>R5C21[3][A]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/clkw_cZ/F</td>
</tr>
<tr>
<td>5.107</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0/CLK</td>
</tr>
<tr>
<td>5.107</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
<tr>
<td>5.356</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.706</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.424, 67.731%; tC2Q: 0.202, 32.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.235, 8.683%; route: 2.471, 91.317%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.256</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.532</td>
</tr>
<tr>
<td class="label">From</td>
<td>img_processor_u0/vga_mark_out_top_u0/erode_dilate_u0/img_erosion_u0/u0/row3_data_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>img_processor_u0/vga_mark_out_top_u0/erode_dilate_u0/img_erosion_u0/u0/Shift_RAM_1Bit_800_u0/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C15[0][A]</td>
<td>img_processor_u0/vga_mark_out_top_u0/erode_dilate_u0/img_erosion_u0/u0/row3_data_Z/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R45C15[0][A]</td>
<td style=" font-weight:bold;">img_processor_u0/vga_mark_out_top_u0/erode_dilate_u0/img_erosion_u0/u0/row3_data_Z/Q</td>
</tr>
<tr>
<td>3.276</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td style=" font-weight:bold;">img_processor_u0/vga_mark_out_top_u0/erode_dilate_u0/img_erosion_u0/u0/Shift_RAM_1Bit_800_u0/line0/u_RAM_based_shift_reg/mem_mem_0_0/DI0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.296</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C15[0][B]</td>
<td>img_processor_u0/vga_mark_out_top_u0/erode_dilate_u0/img_erosion_u0/u0/Shift_RAM_1Bit_800_u0/clkw_cZ/I1</td>
</tr>
<tr>
<td>3.680</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>R45C15[0][B]</td>
<td>img_processor_u0/vga_mark_out_top_u0/erode_dilate_u0/img_erosion_u0/u0/Shift_RAM_1Bit_800_u0/clkw_cZ/F</td>
</tr>
<tr>
<td>5.283</td>
<td>1.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>img_processor_u0/vga_mark_out_top_u0/erode_dilate_u0/img_erosion_u0/u0/Shift_RAM_1Bit_800_u0/line0/u_RAM_based_shift_reg/mem_mem_0_0/CLK</td>
</tr>
<tr>
<td>5.283</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>img_processor_u0/vga_mark_out_top_u0/erode_dilate_u0/img_erosion_u0/u0/Shift_RAM_1Bit_800_u0/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
<tr>
<td>5.532</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>img_processor_u0/vga_mark_out_top_u0/erode_dilate_u0/img_erosion_u0/u0/Shift_RAM_1Bit_800_u0/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.883</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.674, 76.941%; tC2Q: 0.202, 23.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.384, 13.321%; route: 2.499, 86.679%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.356</td>
</tr>
<tr>
<td class="label">From</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[5]/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C30[1][A]</td>
<td style=" font-weight:bold;">img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[5]/Q</td>
</tr>
<tr>
<td>3.135</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0/DI5</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.296</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[3][A]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/clkw_cZ/I1</td>
</tr>
<tr>
<td>3.531</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>44</td>
<td>R5C21[3][A]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/clkw_cZ/F</td>
</tr>
<tr>
<td>5.107</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0/CLK</td>
</tr>
<tr>
<td>5.107</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
<tr>
<td>5.356</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.706</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.533, 72.512%; tC2Q: 0.202, 27.488%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.235, 8.683%; route: 2.471, 91.317%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.356</td>
</tr>
<tr>
<td class="label">From</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[4]/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C30[0][B]</td>
<td style=" font-weight:bold;">img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[4]/Q</td>
</tr>
<tr>
<td>3.135</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0/DI4</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.296</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[3][A]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/clkw_cZ/I1</td>
</tr>
<tr>
<td>3.531</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>44</td>
<td>R5C21[3][A]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/clkw_cZ/F</td>
</tr>
<tr>
<td>5.107</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0/CLK</td>
</tr>
<tr>
<td>5.107</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
<tr>
<td>5.356</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.706</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.533, 72.512%; tC2Q: 0.202, 27.488%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.235, 8.683%; route: 2.471, 91.317%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.356</td>
</tr>
<tr>
<td class="label">From</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[1]/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C30[0][A]</td>
<td style=" font-weight:bold;">img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[1]/Q</td>
</tr>
<tr>
<td>3.135</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0/DI1</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.296</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[3][A]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/clkw_cZ/I1</td>
</tr>
<tr>
<td>3.531</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>44</td>
<td>R5C21[3][A]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/clkw_cZ/F</td>
</tr>
<tr>
<td>5.107</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0/CLK</td>
</tr>
<tr>
<td>5.107</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
<tr>
<td>5.356</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.706</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.533, 72.512%; tC2Q: 0.202, 27.488%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.235, 8.683%; route: 2.471, 91.317%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.220</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.356</td>
</tr>
<tr>
<td class="label">From</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[8]</td>
</tr>
<tr>
<td class="label">To</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[2][A]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[8]/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C30[2][A]</td>
<td style=" font-weight:bold;">img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[8]/Q</td>
</tr>
<tr>
<td>3.136</td>
<td>0.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0/DI8</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.296</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[3][A]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/clkw_cZ/I1</td>
</tr>
<tr>
<td>3.531</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>44</td>
<td>R5C21[3][A]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/clkw_cZ/F</td>
</tr>
<tr>
<td>5.107</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0/CLK</td>
</tr>
<tr>
<td>5.107</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
<tr>
<td>5.356</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.706</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.534, 72.550%; tC2Q: 0.202, 27.450%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.235, 8.683%; route: 2.471, 91.317%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.139</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.356</td>
</tr>
<tr>
<td class="label">From</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[2][B]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[7]/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C33[2][B]</td>
<td style=" font-weight:bold;">img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[7]/Q</td>
</tr>
<tr>
<td>3.139</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0/DI7</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.296</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[3][A]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/clkw_cZ/I1</td>
</tr>
<tr>
<td>3.531</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>44</td>
<td>R5C21[3][A]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/clkw_cZ/F</td>
</tr>
<tr>
<td>5.107</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0/CLK</td>
</tr>
<tr>
<td>5.107</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
<tr>
<td>5.356</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.706</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.537, 72.660%; tC2Q: 0.202, 27.340%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.235, 8.683%; route: 2.471, 91.317%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.204</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.152</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.356</td>
</tr>
<tr>
<td class="label">From</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[10]</td>
</tr>
<tr>
<td class="label">To</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[2][B]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[10]/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C26[2][B]</td>
<td style=" font-weight:bold;">img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[10]/Q</td>
</tr>
<tr>
<td>3.152</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0/DI10</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.296</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[3][A]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/clkw_cZ/I1</td>
</tr>
<tr>
<td>3.531</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>44</td>
<td>R5C21[3][A]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/clkw_cZ/F</td>
</tr>
<tr>
<td>5.107</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0/CLK</td>
</tr>
<tr>
<td>5.107</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
<tr>
<td>5.356</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.706</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.550, 73.137%; tC2Q: 0.202, 26.863%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.235, 8.683%; route: 2.471, 91.317%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.204</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.152</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.356</td>
</tr>
<tr>
<td class="label">From</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[9]</td>
</tr>
<tr>
<td class="label">To</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[2][A]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[9]/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C26[2][A]</td>
<td style=" font-weight:bold;">img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[9]/Q</td>
</tr>
<tr>
<td>3.152</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0/DI9</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.296</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[3][A]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/clkw_cZ/I1</td>
</tr>
<tr>
<td>3.531</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>44</td>
<td>R5C21[3][A]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/clkw_cZ/F</td>
</tr>
<tr>
<td>5.107</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0/CLK</td>
</tr>
<tr>
<td>5.107</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
<tr>
<td>5.356</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.706</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.550, 73.137%; tC2Q: 0.202, 26.863%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.235, 8.683%; route: 2.471, 91.317%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.204</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.152</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.356</td>
</tr>
<tr>
<td class="label">From</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[2][A]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[3]/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C29[2][A]</td>
<td style=" font-weight:bold;">img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[3]/Q</td>
</tr>
<tr>
<td>3.152</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0/DI3</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.296</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[3][A]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/clkw_cZ/I1</td>
</tr>
<tr>
<td>3.531</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>44</td>
<td>R5C21[3][A]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/clkw_cZ/F</td>
</tr>
<tr>
<td>5.107</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0/CLK</td>
</tr>
<tr>
<td>5.107</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
<tr>
<td>5.356</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.706</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.550, 73.137%; tC2Q: 0.202, 26.863%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.235, 8.683%; route: 2.471, 91.317%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.163</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.356</td>
</tr>
<tr>
<td class="label">From</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[15]</td>
</tr>
<tr>
<td class="label">To</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[2][B]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[15]/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C27[2][B]</td>
<td style=" font-weight:bold;">img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[15]/Q</td>
</tr>
<tr>
<td>3.163</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0/DI15</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.296</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[3][A]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/clkw_cZ/I1</td>
</tr>
<tr>
<td>3.531</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>44</td>
<td>R5C21[3][A]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/clkw_cZ/F</td>
</tr>
<tr>
<td>5.107</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0/CLK</td>
</tr>
<tr>
<td>5.107</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
<tr>
<td>5.356</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.706</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.560, 73.495%; tC2Q: 0.202, 26.505%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.235, 8.683%; route: 2.471, 91.317%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.163</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.356</td>
</tr>
<tr>
<td class="label">From</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[14]</td>
</tr>
<tr>
<td class="label">To</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[2][A]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[14]/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C27[2][A]</td>
<td style=" font-weight:bold;">img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[14]/Q</td>
</tr>
<tr>
<td>3.163</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0/DI14</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.296</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[3][A]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/clkw_cZ/I1</td>
</tr>
<tr>
<td>3.531</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>44</td>
<td>R5C21[3][A]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/clkw_cZ/F</td>
</tr>
<tr>
<td>5.107</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0/CLK</td>
</tr>
<tr>
<td>5.107</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
<tr>
<td>5.356</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.706</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.560, 73.495%; tC2Q: 0.202, 26.505%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.235, 8.683%; route: 2.471, 91.317%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.163</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.356</td>
</tr>
<tr>
<td class="label">From</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[12]</td>
</tr>
<tr>
<td class="label">To</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[2][B]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[12]/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C29[2][B]</td>
<td style=" font-weight:bold;">img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[12]/Q</td>
</tr>
<tr>
<td>3.163</td>
<td>0.560</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0/DI12</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.296</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[3][A]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/clkw_cZ/I1</td>
</tr>
<tr>
<td>3.531</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>44</td>
<td>R5C21[3][A]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/clkw_cZ/F</td>
</tr>
<tr>
<td>5.107</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0/CLK</td>
</tr>
<tr>
<td>5.107</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
<tr>
<td>5.356</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.706</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.560, 73.495%; tC2Q: 0.202, 26.505%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.235, 8.683%; route: 2.471, 91.317%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.907</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.449</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.356</td>
</tr>
<tr>
<td class="label">From</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[13]</td>
</tr>
<tr>
<td class="label">To</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[13]/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C28[2][A]</td>
<td style=" font-weight:bold;">img_processor_u0/gauss_filter_5_5_u0/ut01/row5_data_Z[13]/Q</td>
</tr>
<tr>
<td>3.449</td>
<td>0.847</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0/DI13</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.296</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21[3][A]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/clkw_cZ/I1</td>
</tr>
<tr>
<td>3.531</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>44</td>
<td>R5C21[3][A]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/clkw_cZ/F</td>
</tr>
<tr>
<td>5.107</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0/CLK</td>
</tr>
<tr>
<td>5.107</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
<tr>
<td>5.356</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>img_processor_u0/gauss_filter_5_5_u0/ut01/u010/line0/u_RAM_based_shift_reg/mem_mem_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.706</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.847, 80.735%; tC2Q: 0.202, 19.265%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.235, 8.683%; route: 2.471, 91.317%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.rptr_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.wq1_rptr_Z[3]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[2][A]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.rptr_Z[3]/CLK</td>
</tr>
<tr>
<td>2.601</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C15[2][A]</td>
<td style=" font-weight:bold;">vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.rptr_Z[3]/Q</td>
</tr>
<tr>
<td>2.718</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td style=" font-weight:bold;">vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.wq1_rptr_Z[3]_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.wq1_rptr_Z[3]_Z/CLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.wq1_rptr_Z[3]_Z</td>
</tr>
<tr>
<td>4.002</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.wq1_rptr_Z[3]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.117, 36.787%; tC2Q: 0.201, 63.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.rptr_Z[1]_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.wq1_rptr_Z[1]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[2][B]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.rptr_Z[1]_Z/CLK</td>
</tr>
<tr>
<td>2.601</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C16[2][B]</td>
<td style=" font-weight:bold;">vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.rptr_Z[1]_Z/Q</td>
</tr>
<tr>
<td>2.718</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td style=" font-weight:bold;">vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.wq1_rptr_Z[1]_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.wq1_rptr_Z[1]_Z/CLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.wq1_rptr_Z[1]_Z</td>
</tr>
<tr>
<td>4.002</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C16[1][A]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.wq1_rptr_Z[1]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.117, 36.787%; tC2Q: 0.201, 63.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.852</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.rptr_Z[8]_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.wq1_rptr_Z[8]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.rptr_Z[8]_Z/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.rptr_Z[8]_Z/Q</td>
</tr>
<tr>
<td>2.852</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td style=" font-weight:bold;">vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.wq1_rptr_Z[8]_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[1][A]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.wq1_rptr_Z[8]_Z/CLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.wq1_rptr_Z[8]_Z</td>
</tr>
<tr>
<td>4.002</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C14[1][A]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.wq1_rptr_Z[8]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.852</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.rptr_Z[5]_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.wq1_rptr_Z[5]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.rptr_Z[5]_Z/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td style=" font-weight:bold;">vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.rptr_Z[5]_Z/Q</td>
</tr>
<tr>
<td>2.852</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][B]</td>
<td style=" font-weight:bold;">vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.wq1_rptr_Z[5]_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][B]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.wq1_rptr_Z[5]_Z/CLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.wq1_rptr_Z[5]_Z</td>
</tr>
<tr>
<td>4.002</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C12[0][B]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.wq1_rptr_Z[5]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.852</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.rptr_Z[6]_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.wq1_rptr_Z[6]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[2][A]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.rptr_Z[6]_Z/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C13[2][A]</td>
<td style=" font-weight:bold;">vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.rptr_Z[6]_Z/Q</td>
</tr>
<tr>
<td>2.852</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td style=" font-weight:bold;">vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.wq1_rptr_Z[6]_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.wq1_rptr_Z[6]_Z/CLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.wq1_rptr_Z[6]_Z</td>
</tr>
<tr>
<td>4.002</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C14[0][A]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.wq1_rptr_Z[6]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.852</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.rptr_Z[2]_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.wq1_rptr_Z[2]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[2][A]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.rptr_Z[2]_Z/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C17[2][A]</td>
<td style=" font-weight:bold;">vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.rptr_Z[2]_Z/Q</td>
</tr>
<tr>
<td>2.852</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td style=" font-weight:bold;">vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.wq1_rptr_Z[2]_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.wq1_rptr_Z[2]_Z/CLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.wq1_rptr_Z[2]_Z</td>
</tr>
<tr>
<td>4.002</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C17[1][A]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.wq1_rptr_Z[2]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.852</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.rptr_Z[0]_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.wq1_rptr_Z[0]_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[2][B]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.rptr_Z[0]_Z/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C17[2][B]</td>
<td style=" font-weight:bold;">vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.rptr_Z[0]_Z/Q</td>
</tr>
<tr>
<td>2.852</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td style=" font-weight:bold;">vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.wq1_rptr_Z[0]_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.wq1_rptr_Z[0]_Z/CLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.wq1_rptr_Z[0]_Z</td>
</tr>
<tr>
<td>4.002</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C17[0][A]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/Small.wq1_rptr_Z[0]_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.984</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[23]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>82.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>83.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[1][A]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>84.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>290</td>
<td>R6C3[1][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>86.984</td>
<td>2.862</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[2][A]</td>
<td style=" font-weight:bold;">vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[23]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>86.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>86.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[2][A]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[23]/CLK</td>
</tr>
<tr>
<td>86.000</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[23]</td>
</tr>
<tr>
<td>85.965</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C13[2][A]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[23]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.489</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.862, 92.501%; tC2Q: 0.232, 7.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.984</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[25]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>82.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>83.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[1][A]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>84.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>290</td>
<td>R6C3[1][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>86.984</td>
<td>2.862</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[0][B]</td>
<td style=" font-weight:bold;">vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[25]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>86.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>86.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[0][B]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[25]/CLK</td>
</tr>
<tr>
<td>86.000</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[25]</td>
</tr>
<tr>
<td>85.965</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C13[0][B]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[25]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.489</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.862, 92.501%; tC2Q: 0.232, 7.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.984</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[26]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>82.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>83.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[1][A]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>84.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>290</td>
<td>R6C3[1][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>86.984</td>
<td>2.862</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[1][A]</td>
<td style=" font-weight:bold;">vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[26]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>86.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>86.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[1][A]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[26]/CLK</td>
</tr>
<tr>
<td>86.000</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[26]</td>
</tr>
<tr>
<td>85.965</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C13[1][A]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[26]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.489</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.862, 92.501%; tC2Q: 0.232, 7.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.984</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[27]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>82.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>83.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[1][A]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>84.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>290</td>
<td>R6C3[1][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>86.984</td>
<td>2.862</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[1][B]</td>
<td style=" font-weight:bold;">vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[27]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>86.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>86.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[1][B]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[27]/CLK</td>
</tr>
<tr>
<td>86.000</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[27]</td>
</tr>
<tr>
<td>85.965</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C13[1][B]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[27]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.489</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.862, 92.501%; tC2Q: 0.232, 7.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.984</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[28]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>82.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>83.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[1][A]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>84.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>290</td>
<td>R6C3[1][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>86.984</td>
<td>2.862</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[2][B]</td>
<td style=" font-weight:bold;">vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[28]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>86.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>86.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[2][B]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[28]/CLK</td>
</tr>
<tr>
<td>86.000</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[28]</td>
</tr>
<tr>
<td>85.965</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C13[2][B]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[28]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.489</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.862, 92.501%; tC2Q: 0.232, 7.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.984</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[30]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>82.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>83.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[1][A]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>84.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>290</td>
<td>R6C3[1][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>86.984</td>
<td>2.862</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[0][A]</td>
<td style=" font-weight:bold;">vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[30]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>86.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>86.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[0][A]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[30]/CLK</td>
</tr>
<tr>
<td>86.000</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[30]</td>
</tr>
<tr>
<td>85.965</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C13[0][A]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[30]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.489</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.862, 92.501%; tC2Q: 0.232, 7.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.984</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[31]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>82.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>83.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[1][A]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>84.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>290</td>
<td>R6C3[1][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>86.984</td>
<td>2.862</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[0][B]</td>
<td style=" font-weight:bold;">vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[31]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>86.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>86.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[0][B]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[31]/CLK</td>
</tr>
<tr>
<td>86.000</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[31]</td>
</tr>
<tr>
<td>85.965</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C13[0][B]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[31]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.489</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.862, 92.501%; tC2Q: 0.232, 7.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.984</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[9]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>82.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>83.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[1][A]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>84.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>290</td>
<td>R6C3[1][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>86.984</td>
<td>2.862</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[2][A]</td>
<td style=" font-weight:bold;">vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[9]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>86.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>86.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[2][A]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[9]/CLK</td>
</tr>
<tr>
<td>86.000</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[9]</td>
</tr>
<tr>
<td>85.965</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C13[2][A]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[9]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.489</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.862, 92.501%; tC2Q: 0.232, 7.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.984</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[24]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>82.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>83.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[1][A]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>84.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>290</td>
<td>R6C3[1][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>86.984</td>
<td>2.862</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[0][A]</td>
<td style=" font-weight:bold;">vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[24]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>86.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>86.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[0][A]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[24]/CLK</td>
</tr>
<tr>
<td>86.000</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[24]</td>
</tr>
<tr>
<td>85.965</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C13[0][A]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[24]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.489</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.862, 92.501%; tC2Q: 0.232, 7.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.984</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[10]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>82.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>83.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[1][A]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>84.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>290</td>
<td>R6C3[1][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>86.984</td>
<td>2.862</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[2][B]</td>
<td style=" font-weight:bold;">vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[10]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>86.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>86.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[2][B]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[10]/CLK</td>
</tr>
<tr>
<td>86.000</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[10]</td>
</tr>
<tr>
<td>85.965</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C13[2][B]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[10]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.489</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.862, 92.501%; tC2Q: 0.232, 7.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.984</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[29]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>82.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>83.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[1][A]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>84.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>290</td>
<td>R6C3[1][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>86.984</td>
<td>2.862</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[1][A]</td>
<td style=" font-weight:bold;">vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[29]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>86.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>86.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[1][A]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[29]/CLK</td>
</tr>
<tr>
<td>86.000</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[29]</td>
</tr>
<tr>
<td>85.965</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C13[1][A]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[29]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.489</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.862, 92.501%; tC2Q: 0.232, 7.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.984</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>82.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>83.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[1][A]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>84.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>290</td>
<td>R6C3[1][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>86.984</td>
<td>2.862</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[1][B]</td>
<td style=" font-weight:bold;">vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[7]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>86.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>86.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[1][B]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[7]/CLK</td>
</tr>
<tr>
<td>86.000</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[7]</td>
</tr>
<tr>
<td>85.965</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C13[1][B]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.489</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.862, 92.501%; tC2Q: 0.232, 7.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[20]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>82.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>83.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[1][A]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>84.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>290</td>
<td>R6C3[1][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>86.741</td>
<td>2.619</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[1][A]</td>
<td style=" font-weight:bold;">vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[20]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>86.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>86.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[1][A]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[20]/CLK</td>
</tr>
<tr>
<td>86.000</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[20]</td>
</tr>
<tr>
<td>85.965</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C16[1][A]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[20]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.489</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.619, 91.862%; tC2Q: 0.232, 8.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[22]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>82.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>83.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[1][A]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>84.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>290</td>
<td>R6C3[1][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>86.741</td>
<td>2.619</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[2][B]</td>
<td style=" font-weight:bold;">vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[22]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>86.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>86.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[2][B]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[22]/CLK</td>
</tr>
<tr>
<td>86.000</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[22]</td>
</tr>
<tr>
<td>85.965</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C14[2][B]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[22]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.489</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.619, 91.862%; tC2Q: 0.232, 8.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>82.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>83.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[1][A]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>84.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>290</td>
<td>R6C3[1][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>86.741</td>
<td>2.619</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[0][A]</td>
<td style=" font-weight:bold;">vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[6]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>86.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>86.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[0][A]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[6]/CLK</td>
</tr>
<tr>
<td>86.000</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[6]</td>
</tr>
<tr>
<td>85.965</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C14[0][A]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.489</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.619, 91.862%; tC2Q: 0.232, 8.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[11]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>82.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>83.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[1][A]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>84.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>290</td>
<td>R6C3[1][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>86.741</td>
<td>2.619</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td style=" font-weight:bold;">vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[11]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>86.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>86.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[11]/CLK</td>
</tr>
<tr>
<td>86.000</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[11]</td>
</tr>
<tr>
<td>85.965</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C17[0][B]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[11]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.489</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.619, 91.862%; tC2Q: 0.232, 8.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[12]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>82.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>83.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[1][A]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>84.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>290</td>
<td>R6C3[1][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>86.741</td>
<td>2.619</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[2][A]</td>
<td style=" font-weight:bold;">vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[12]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>86.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>86.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[2][A]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[12]/CLK</td>
</tr>
<tr>
<td>86.000</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[12]</td>
</tr>
<tr>
<td>85.965</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C16[2][A]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[12]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.489</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.619, 91.862%; tC2Q: 0.232, 8.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[16]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>82.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>83.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[1][A]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>84.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>290</td>
<td>R6C3[1][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>86.741</td>
<td>2.619</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td style=" font-weight:bold;">vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[16]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>86.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>86.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[0][A]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[16]/CLK</td>
</tr>
<tr>
<td>86.000</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[16]</td>
</tr>
<tr>
<td>85.965</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C18[0][A]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[16]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.489</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.619, 91.862%; tC2Q: 0.232, 8.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[17]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>82.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>83.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[1][A]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>84.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>290</td>
<td>R6C3[1][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>86.741</td>
<td>2.619</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[1][A]</td>
<td style=" font-weight:bold;">vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[17]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>86.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>86.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[1][A]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[17]/CLK</td>
</tr>
<tr>
<td>86.000</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[17]</td>
</tr>
<tr>
<td>85.965</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C18[1][A]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_32b_Z[17]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.489</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.619, 91.862%; tC2Q: 0.232, 8.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>82.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>83.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[1][A]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>84.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>290</td>
<td>R6C3[1][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>86.741</td>
<td>2.619</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[1][B]</td>
<td style=" font-weight:bold;">vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>86.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>86.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[1][B]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[0]/CLK</td>
</tr>
<tr>
<td>86.000</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[0]</td>
</tr>
<tr>
<td>85.965</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C18[1][B]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.489</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.619, 91.862%; tC2Q: 0.232, 8.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>82.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>83.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[1][A]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>84.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>290</td>
<td>R6C3[1][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>86.741</td>
<td>2.619</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[2][A]</td>
<td style=" font-weight:bold;">vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>86.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>86.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[2][A]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[1]/CLK</td>
</tr>
<tr>
<td>86.000</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[1]</td>
</tr>
<tr>
<td>85.965</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C18[2][A]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.489</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.619, 91.862%; tC2Q: 0.232, 8.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>82.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>83.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[1][A]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>84.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>290</td>
<td>R6C3[1][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>86.741</td>
<td>2.619</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[2][B]</td>
<td style=" font-weight:bold;">vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>86.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>86.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C18[2][B]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[2]/CLK</td>
</tr>
<tr>
<td>86.000</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[2]</td>
</tr>
<tr>
<td>85.965</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C18[2][B]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.489</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.619, 91.862%; tC2Q: 0.232, 8.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>82.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>83.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[1][A]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>84.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>290</td>
<td>R6C3[1][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>86.741</td>
<td>2.619</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C16[2][B]</td>
<td style=" font-weight:bold;">vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[3]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>86.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>86.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C16[2][B]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[3]/CLK</td>
</tr>
<tr>
<td>86.000</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[3]</td>
</tr>
<tr>
<td>85.965</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C16[2][B]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_d_16b[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.489</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.619, 91.862%; tC2Q: 0.232, 8.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d0_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>82.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>83.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[1][A]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>84.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>290</td>
<td>R6C3[1][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>86.741</td>
<td>2.619</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[1][B]</td>
<td style=" font-weight:bold;">vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d0_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>86.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>86.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[1][B]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d0_Z/CLK</td>
</tr>
<tr>
<td>86.000</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d0_Z</td>
</tr>
<tr>
<td>85.965</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C14[1][B]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_d0_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.489</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.619, 91.862%; tC2Q: 0.232, 8.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>86.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>85.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_ni_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>82.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>83.890</td>
<td>1.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[1][A]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/CLK</td>
</tr>
<tr>
<td>84.122</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>290</td>
<td>R6C3[1][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_init/init_calib_d2/Q</td>
</tr>
<tr>
<td>86.741</td>
<td>2.619</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C14[2][A]</td>
<td style=" font-weight:bold;">vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_ni_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>84.000</td>
<td>84.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>84.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>86.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>86.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[2][A]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_ni_Z/CLK</td>
</tr>
<tr>
<td>86.000</td>
<td>-0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_ni_Z</td>
</tr>
<tr>
<td>85.965</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C14[2][A]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_16b/dma_de_16b_ni_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.489</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.201, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.619, 91.862%; tC2Q: 0.232, 8.138%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>58.998</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>60.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/reset_w_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>56.000</td>
<td>56.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>56.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>58.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>58.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_Z/CLK</td>
</tr>
<tr>
<td>58.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C16[0][A]</td>
<td style=" font-weight:bold;">vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_Z/Q</td>
</tr>
<tr>
<td>58.999</td>
<td>0.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[2][A]</td>
<td style=" font-weight:bold;">vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/reset_w_Z[1]/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>56.000</td>
<td>56.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>56.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>58.689</td>
<td>2.689</td>
<td>tCL</td>
<td>FF</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>59.602</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[2][A]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/reset_w_Z[1]/CLK</td>
</tr>
<tr>
<td>60.002</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/reset_w_Z[1]</td>
</tr>
<tr>
<td>60.013</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C14[2][A]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/reset_w_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.202</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.396, 66.224%; tC2Q: 0.202, 33.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.913, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>58.998</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>60.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/reset_w_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>56.000</td>
<td>56.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>56.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_36m_u0/pll_inst/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>58.400</td>
<td>2.400</td>
<td>tCL</td>
<td>RR</td>
<td>5980</td>
<td>PLL_L[1]</td>
<td>pll_36m_u0/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>58.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_Z/CLK</td>
</tr>
<tr>
<td>58.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C16[0][A]</td>
<td style=" font-weight:bold;">vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_Z/Q</td>
</tr>
<tr>
<td>58.999</td>
<td>0.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[2][B]</td>
<td style=" font-weight:bold;">vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/reset_w_Z[0]/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>56.000</td>
<td>56.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>56.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>58.689</td>
<td>2.689</td>
<td>tCL</td>
<td>FF</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>59.602</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[2][B]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/reset_w_Z[0]/CLK</td>
</tr>
<tr>
<td>60.002</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/reset_w_Z[0]</td>
</tr>
<tr>
<td>60.013</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C14[2][B]</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_64_32_inst/fifo_inst/reset_w_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.202</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.396, 66.224%; tC2Q: 0.202, 33.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.913, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounce_inst/key_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_50m(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>481</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>key_debounce_inst/key_1/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>106</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">key_debounce_inst/key_1/Q</td>
</tr>
<tr>
<td>3.750</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[0][A]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[2]/CLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[2]</td>
</tr>
<tr>
<td>4.002</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C12[0][A]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.148, 85.035%; tC2Q: 0.202, 14.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounce_inst/key_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[34]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_50m(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>481</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>key_debounce_inst/key_1/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>106</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">key_debounce_inst/key_1/Q</td>
</tr>
<tr>
<td>3.750</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[34]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[34]/CLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[34]</td>
</tr>
<tr>
<td>4.002</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C12[1][A]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[34]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.148, 85.035%; tC2Q: 0.202, 14.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounce_inst/key_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[46]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_50m(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>481</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>key_debounce_inst/key_1/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>106</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">key_debounce_inst/key_1/Q</td>
</tr>
<tr>
<td>3.750</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[1][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[46]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[1][B]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[46]/CLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[46]</td>
</tr>
<tr>
<td>4.002</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C12[1][B]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[46]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.148, 85.035%; tC2Q: 0.202, 14.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounce_inst/key_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[36]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_50m(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>481</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>key_debounce_inst/key_1/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>106</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">key_debounce_inst/key_1/Q</td>
</tr>
<tr>
<td>3.750</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[36]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[2][A]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[36]/CLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[36]</td>
</tr>
<tr>
<td>4.002</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C12[2][A]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[36]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.148, 85.035%; tC2Q: 0.202, 14.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounce_inst/key_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[20]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_50m(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>481</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>key_debounce_inst/key_1/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>106</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">key_debounce_inst/key_1/Q</td>
</tr>
<tr>
<td>3.750</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[20]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[2][B]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[20]/CLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[20]</td>
</tr>
<tr>
<td>4.002</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C12[2][B]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[20]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.148, 85.035%; tC2Q: 0.202, 14.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounce_inst/key_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[54]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_50m(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>481</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>key_debounce_inst/key_1/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>106</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">key_debounce_inst/key_1/Q</td>
</tr>
<tr>
<td>3.750</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[0][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[54]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[0][B]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[54]/CLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[54]</td>
</tr>
<tr>
<td>4.002</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C10[0][B]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[54]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.148, 85.035%; tC2Q: 0.202, 14.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounce_inst/key_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[37]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_50m(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>481</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>key_debounce_inst/key_1/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>106</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">key_debounce_inst/key_1/Q</td>
</tr>
<tr>
<td>3.750</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[37]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[37]/CLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[37]</td>
</tr>
<tr>
<td>4.002</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[37]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.148, 85.035%; tC2Q: 0.202, 14.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounce_inst/key_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[38]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_50m(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>481</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>key_debounce_inst/key_1/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>106</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">key_debounce_inst/key_1/Q</td>
</tr>
<tr>
<td>3.750</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[38]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][A]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[38]/CLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[38]</td>
</tr>
<tr>
<td>4.002</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C10[1][A]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[38]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.148, 85.035%; tC2Q: 0.202, 14.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounce_inst/key_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_50m(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>481</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>key_debounce_inst/key_1/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>106</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">key_debounce_inst/key_1/Q</td>
</tr>
<tr>
<td>3.750</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][B]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[0]/CLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[0]</td>
</tr>
<tr>
<td>4.002</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C10[1][B]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.148, 85.035%; tC2Q: 0.202, 14.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounce_inst/key_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[23]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_50m(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>481</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>key_debounce_inst/key_1/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>106</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">key_debounce_inst/key_1/Q</td>
</tr>
<tr>
<td>3.750</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[23]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[2][A]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[23]/CLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[23]</td>
</tr>
<tr>
<td>4.002</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C10[2][A]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_fast_Z[23]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.148, 85.035%; tC2Q: 0.202, 14.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounce_inst/key_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_valid_d_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_50m(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>481</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>key_debounce_inst/key_1/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>106</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">key_debounce_inst/key_1/Q</td>
</tr>
<tr>
<td>3.750</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[2][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_valid_d_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C3[2][A]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_valid_d_Z/CLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_valid_d_Z</td>
</tr>
<tr>
<td>4.002</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C3[2][A]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_valid_d_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.148, 85.035%; tC2Q: 0.202, 14.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounce_inst/key_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[10]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_50m(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>481</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>key_debounce_inst/key_1/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>106</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">key_debounce_inst/key_1/Q</td>
</tr>
<tr>
<td>3.750</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[10]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[2][B]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[10]/CLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[10]</td>
</tr>
<tr>
<td>4.002</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C10[2][B]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[10]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.148, 85.035%; tC2Q: 0.202, 14.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounce_inst/key_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[9]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_50m(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>481</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>key_debounce_inst/key_1/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>106</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">key_debounce_inst/key_1/Q</td>
</tr>
<tr>
<td>3.750</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[1][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[9]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[1][B]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[9]/CLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[9]</td>
</tr>
<tr>
<td>4.002</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C9[1][B]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[9]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.148, 85.035%; tC2Q: 0.202, 14.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounce_inst/key_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_50m(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>481</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>key_debounce_inst/key_1/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>106</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">key_debounce_inst/key_1/Q</td>
</tr>
<tr>
<td>3.750</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[0][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[8]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[0][B]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[8]/CLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[8]</td>
</tr>
<tr>
<td>4.002</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C10[0][B]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.148, 85.035%; tC2Q: 0.202, 14.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounce_inst/key_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_50m(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>481</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>key_debounce_inst/key_1/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>106</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">key_debounce_inst/key_1/Q</td>
</tr>
<tr>
<td>3.750</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[2][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[7]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[2][A]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[7]/CLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[7]</td>
</tr>
<tr>
<td>4.002</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C11[2][A]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.148, 85.035%; tC2Q: 0.202, 14.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounce_inst/key_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_50m(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>481</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>key_debounce_inst/key_1/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>106</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">key_debounce_inst/key_1/Q</td>
</tr>
<tr>
<td>3.750</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[6]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[6]/CLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[6]</td>
</tr>
<tr>
<td>4.002</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.148, 85.035%; tC2Q: 0.202, 14.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounce_inst/key_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_50m(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>481</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>key_debounce_inst/key_1/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>106</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">key_debounce_inst/key_1/Q</td>
</tr>
<tr>
<td>3.750</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[1][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[5]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[1][B]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[5]/CLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[5]</td>
</tr>
<tr>
<td>4.002</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C11[1][B]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.148, 85.035%; tC2Q: 0.202, 14.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounce_inst/key_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_50m(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>481</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>key_debounce_inst/key_1/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>106</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">key_debounce_inst/key_1/Q</td>
</tr>
<tr>
<td>3.750</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[1][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[4]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[1][A]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[4]/CLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[4]</td>
</tr>
<tr>
<td>4.002</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C16[1][A]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.148, 85.035%; tC2Q: 0.202, 14.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounce_inst/key_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_50m(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>481</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>key_debounce_inst/key_1/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>106</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">key_debounce_inst/key_1/Q</td>
</tr>
<tr>
<td>3.750</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[3]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[3]/CLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[3]</td>
</tr>
<tr>
<td>4.002</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C17[0][B]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.148, 85.035%; tC2Q: 0.202, 14.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounce_inst/key_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_50m(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>481</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>key_debounce_inst/key_1/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>106</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">key_debounce_inst/key_1/Q</td>
</tr>
<tr>
<td>3.750</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[2]/CLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[2]</td>
</tr>
<tr>
<td>4.002</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C17[1][A]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.148, 85.035%; tC2Q: 0.202, 14.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounce_inst/key_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_50m(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>481</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>key_debounce_inst/key_1/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>106</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">key_debounce_inst/key_1/Q</td>
</tr>
<tr>
<td>3.750</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[1]/CLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[1]</td>
</tr>
<tr>
<td>4.002</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C17[1][B]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.148, 85.035%; tC2Q: 0.202, 14.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounce_inst/key_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_50m(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>481</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>key_debounce_inst/key_1/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>106</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">key_debounce_inst/key_1/Q</td>
</tr>
<tr>
<td>3.750</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[0]/CLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[0]</td>
</tr>
<tr>
<td>4.002</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C18[2][A]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.148, 85.035%; tC2Q: 0.202, 14.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.002</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounce_inst/key_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[25]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_50m(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>481</td>
<td>IOL7[A]</td>
<td>I_clk_50m_ibuf/O</td>
</tr>
<tr>
<td>2.400</td>
<td>1.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>key_debounce_inst/key_1/CLK</td>
</tr>
<tr>
<td>2.602</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>106</td>
<td>IOT17[B]</td>
<td style=" font-weight:bold;">key_debounce_inst/key_1/Q</td>
</tr>
<tr>
<td>3.750</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[25]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>2.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>878</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[25]/CLK</td>
</tr>
<tr>
<td>3.991</td>
<td>0.400</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[25]</td>
</tr>
<tr>
<td>4.002</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[25]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>0</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 28.141%; route: 1.725, 71.859%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.148, 85.035%; tC2Q: 0.202, 14.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.902, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.674</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vfb_top_inst/u_dma_bus_arbiter/dma0_wr_grant_Z</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>10.689</td>
<td>2.689</td>
<td>tCL</td>
<td>FF</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.918</td>
<td>1.228</td>
<td>tNET</td>
<td>FF</td>
<td>vfb_top_inst/u_dma_bus_arbiter/dma0_wr_grant_Z/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>18.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>19.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>vfb_top_inst/u_dma_bus_arbiter/dma0_wr_grant_Z/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.674</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vfb_top_inst/u_dma_bus_arbiter/current_state_Z[0]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>10.689</td>
<td>2.689</td>
<td>tCL</td>
<td>FF</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.918</td>
<td>1.228</td>
<td>tNET</td>
<td>FF</td>
<td>vfb_top_inst/u_dma_bus_arbiter/current_state_Z[0]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>18.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>19.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>vfb_top_inst/u_dma_bus_arbiter/current_state_Z[0]/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.674</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_Z[3]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>10.689</td>
<td>2.689</td>
<td>tCL</td>
<td>FF</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.918</td>
<td>1.228</td>
<td>tNET</td>
<td>FF</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_Z[3]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>18.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>19.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_Z[3]/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.674</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr[11]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>10.689</td>
<td>2.689</td>
<td>tCL</td>
<td>FF</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.918</td>
<td>1.228</td>
<td>tNET</td>
<td>FF</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr[11]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>18.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>19.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr[11]/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.674</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr[17]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>10.689</td>
<td>2.689</td>
<td>tCL</td>
<td>FF</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.918</td>
<td>1.228</td>
<td>tNET</td>
<td>FF</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr[17]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>18.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>19.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr[17]/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.674</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_32_64_inst/fifo_inst/Big.rq2_wptr_Z[7]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>10.689</td>
<td>2.689</td>
<td>tCL</td>
<td>FF</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.918</td>
<td>1.228</td>
<td>tNET</td>
<td>FF</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_32_64_inst/fifo_inst/Big.rq2_wptr_Z[7]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>18.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>19.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_32_64_inst/fifo_inst/Big.rq2_wptr_Z[7]/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.674</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_Z[8]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>10.689</td>
<td>2.689</td>
<td>tCL</td>
<td>FF</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.918</td>
<td>1.228</td>
<td>tNET</td>
<td>FF</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_Z[8]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>18.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>19.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_Z[8]/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.674</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[53]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>10.689</td>
<td>2.689</td>
<td>tCL</td>
<td>FF</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.918</td>
<td>1.228</td>
<td>tNET</td>
<td>FF</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[53]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>18.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>19.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/rd_data_d_Z[53]/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.674</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0_Z[1]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>10.689</td>
<td>2.689</td>
<td>tCL</td>
<td>FF</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.918</td>
<td>1.228</td>
<td>tNET</td>
<td>FF</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0_Z[1]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>18.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>19.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/di0_Z[1]/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.674</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.674</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_Z[2]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>10.689</td>
<td>2.689</td>
<td>tCL</td>
<td>FF</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>11.918</td>
<td>1.228</td>
<td>tNET</td>
<td>FF</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_Z[2]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>16.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk(shadow)</td>
</tr>
<tr>
<td>18.689</td>
<td>2.689</td>
<td>tCL</td>
<td>RR</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>19.591</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>PSRAM_Memory_Interface_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/d2_Z[2]/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>5980</td>
<td>vga_clk_c</td>
<td>-8.656</td>
<td>1.223</td>
</tr>
<tr>
<td>878</td>
<td>dma_clk</td>
<td>-1.018</td>
<td>1.228</td>
</tr>
<tr>
<td>481</td>
<td>I_clk_50m_c</td>
<td>-10.098</td>
<td>2.593</td>
</tr>
<tr>
<td>411</td>
<td>pre_hs_r[0]</td>
<td>24.516</td>
<td>2.235</td>
</tr>
<tr>
<td>409</td>
<td>matrix_p11_1_sqmuxa_i</td>
<td>24.516</td>
<td>2.592</td>
</tr>
<tr>
<td>400</td>
<td>ddr_rsti</td>
<td>-0.069</td>
<td>2.078</td>
</tr>
<tr>
<td>290</td>
<td>init_done</td>
<td>6.286</td>
<td>2.619</td>
</tr>
<tr>
<td>182</td>
<td>lut_index[1]</td>
<td>15.236</td>
<td>1.195</td>
</tr>
<tr>
<td>179</td>
<td>lut_index[0]</td>
<td>15.518</td>
<td>1.044</td>
</tr>
<tr>
<td>178</td>
<td>lut_index[2]</td>
<td>14.393</td>
<td>1.663</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R11C22</td>
<td>0.861</td>
</tr>
<tr>
<td>R9C21</td>
<td>0.778</td>
</tr>
<tr>
<td>R13C22</td>
<td>0.764</td>
</tr>
<tr>
<td>R9C22</td>
<td>0.750</td>
</tr>
<tr>
<td>R36C17</td>
<td>0.708</td>
</tr>
<tr>
<td>R13C17</td>
<td>0.708</td>
</tr>
<tr>
<td>R12C22</td>
<td>0.708</td>
</tr>
<tr>
<td>R31C39</td>
<td>0.694</td>
</tr>
<tr>
<td>R11C20</td>
<td>0.694</td>
</tr>
<tr>
<td>R38C9</td>
<td>0.694</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name I_clk_50m -period 20 -waveform {0 10} [get_ports {I_clk_50m}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
