

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/gto/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
916227844eacf47b27f90dc95594571e  /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/kmeans/gpgpu_ptx_sim__kmeans
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=kmeans_cuda.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/kmeans/gpgpu_ptx_sim__kmeans
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/kmeans/gpgpu_ptx_sim__kmeans "
Parsing file _cuobjdump_complete_output_aauKav
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: kmeans_cuda.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: kmeans_cuda.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z11kmeansPointPfiiiPiS_S_S0_ : hostFun 0x0x402e47, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z14invert_mappingPfS_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14invert_mappingPfS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z14invert_mappingPfS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14invert_mappingPfS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z14invert_mappingPfS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14invert_mappingPfS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14invert_mappingPfS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z14invert_mappingPfS_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x038 (_1.ptx:70) @%p1 bra $Lt_0_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x110 (_1.ptx:103) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x058 (_1.ptx:74) @%p2 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x110 (_1.ptx:103) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x108 (_1.ptx:99) @%p3 bra $Lt_0_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x110 (_1.ptx:103) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14invert_mappingPfS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14invert_mappingPfS_ii'.
GPGPU-Sim PTX: allocating global region for "t_features" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating constant region for "c_clusters" from 0x180 to 0x1280 (global memory space) 1
GPGPU-Sim PTX: instruction assembly for function '_Z11kmeansPointPfiiiPiS_S_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11kmeansPointPfiiiPiS_S_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11kmeansPointPfiiiPiS_S_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11kmeansPointPfiiiPiS_S_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11kmeansPointPfiiiPiS_S_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11kmeansPointPfiiiPiS_S_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11kmeansPointPfiiiPiS_S_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z11kmeansPointPfiiiPiS_S_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x180 (_1.ptx:138) @!%p1 bra $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:207) @!%p1 bra $Lt_1_7682;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a0 (_1.ptx:142) @%p2 bra $Lt_1_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:207) @!%p1 bra $Lt_1_7682;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1f0 (_1.ptx:154) @!%p3 bra $Lt_1_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e0 (_1.ptx:190) setp.lt.f32 %p5, %f2, %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2c8 (_1.ptx:185) @%p4 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:186) bra.uni $Lt_1_5890;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2d0 (_1.ptx:186) bra.uni $Lt_1_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e0 (_1.ptx:190) setp.lt.f32 %p5, %f2, %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2e8 (_1.ptx:191) @!%p5 bra $Lt_1_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (_1.ptx:197) add.s32 %r18, %r18, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x310 (_1.ptx:199) @%p6 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x318 (_1.ptx:200) bra.uni $Lt_1_4610;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x318 (_1.ptx:200) bra.uni $Lt_1_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:207) @!%p1 bra $Lt_1_7682;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x328 (_1.ptx:203) bra.uni $Lt_1_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:207) @!%p1 bra $Lt_1_7682;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x338 (_1.ptx:207) @!%p1 bra $Lt_1_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (_1.ptx:216) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11kmeansPointPfiiiPiS_S_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11kmeansPointPfiiiPiS_S_S0_'.
GPGPU-Sim PTX: allocating global region for "t_features_flipped" from 0x1280 to 0x1284 (global memory space)
GPGPU-Sim PTX: allocating global region for "t_clusters" from 0x1284 to 0x1288 (global memory space)
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_qOOMZh"
Running: cat _ptx_qOOMZh | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_i9O7M9
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_i9O7M9 --output-file  /dev/null 2> _ptx_qOOMZhinfo"
GPGPU-Sim PTX: Kernel '_Z11kmeansPointPfiiiPiS_S_S0_' : regs=12, lmem=0, smem=0, cmem=4440
GPGPU-Sim PTX: Kernel '_Z14invert_mappingPfS_ii' : regs=10, lmem=0, smem=0, cmem=4408
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_qOOMZh _ptx2_i9O7M9 _ptx_qOOMZhinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z14invert_mappingPfS_ii : hostFun 0x0x402cb7, fat_cubin_handle = 1
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6085e0; deviceAddress = c_clusters; deviceName = c_clusters
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4352 bytes
GPGPU-Sim PTX registering constant c_clusters (4352 bytes) to name mapping

I/O completed

Number of objects: 204800
Number of features: 34

GPGPU-Sim PTX: cudaLaunch for 0x0x402cb7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14invert_mappingPfS_ii' to stream 0, gridDim= (841,1,1) blockDim = (256,1,1) 
kernel '_Z14invert_mappingPfS_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14invert_mappingPfS_ii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14invert_mappingPfS_ii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14invert_mappingPfS_ii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14invert_mappingPfS_ii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14invert_mappingPfS_ii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14invert_mappingPfS_ii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14invert_mappingPfS_ii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14invert_mappingPfS_ii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14invert_mappingPfS_ii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14invert_mappingPfS_ii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14invert_mappingPfS_ii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14invert_mappingPfS_ii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14invert_mappingPfS_ii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14invert_mappingPfS_ii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14invert_mappingPfS_ii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(43,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 111808 (ipc=223.6) sim_rate=8600 (inst/sec) elapsed = 0:0:00:13 / Tue Mar 22 07:37:03 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(26,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(61,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 328576 (ipc=328.6) sim_rate=23469 (inst/sec) elapsed = 0:0:00:14 / Tue Mar 22 07:37:04 2016
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(12,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(22,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 518624 (ipc=345.7) sim_rate=34574 (inst/sec) elapsed = 0:0:00:15 / Tue Mar 22 07:37:05 2016
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 524864 (ipc=209.9) sim_rate=32804 (inst/sec) elapsed = 0:0:00:16 / Tue Mar 22 07:37:06 2016
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 531296 (ipc=151.8) sim_rate=31252 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 07:37:07 2016
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 539872 (ipc=108.0) sim_rate=29992 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 07:37:08 2016
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(6,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 553312 (ipc=85.1) sim_rate=29121 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 07:37:09 2016
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 569024 (ipc=71.1) sim_rate=28451 (inst/sec) elapsed = 0:0:00:20 / Tue Mar 22 07:37:10 2016
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 577632 (ipc=64.2) sim_rate=27506 (inst/sec) elapsed = 0:0:00:21 / Tue Mar 22 07:37:11 2016
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 590400 (ipc=56.2) sim_rate=26836 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 07:37:12 2016
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 597792 (ipc=52.0) sim_rate=25990 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 07:37:13 2016
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 607008 (ipc=48.6) sim_rate=25292 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 07:37:14 2016
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 617408 (ipc=45.7) sim_rate=24696 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 07:37:15 2016
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 625760 (ipc=43.2) sim_rate=24067 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 07:37:16 2016
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 634496 (ipc=40.9) sim_rate=23499 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 07:37:17 2016
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 642368 (ipc=38.9) sim_rate=22941 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 07:37:18 2016
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(29,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 651360 (ipc=37.2) sim_rate=22460 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 07:37:19 2016
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 659360 (ipc=35.6) sim_rate=21978 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 07:37:20 2016
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 667872 (ipc=34.2) sim_rate=21544 (inst/sec) elapsed = 0:0:00:31 / Tue Mar 22 07:37:21 2016
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 678208 (ipc=33.1) sim_rate=21194 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 07:37:22 2016
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 686240 (ipc=31.9) sim_rate=20795 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 07:37:23 2016
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 696064 (ipc=30.9) sim_rate=20472 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 07:37:24 2016
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 704512 (ipc=30.0) sim_rate=20128 (inst/sec) elapsed = 0:0:00:35 / Tue Mar 22 07:37:25 2016
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 714272 (ipc=29.2) sim_rate=19840 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 07:37:26 2016
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 722176 (ipc=28.3) sim_rate=19518 (inst/sec) elapsed = 0:0:00:37 / Tue Mar 22 07:37:27 2016
GPGPU-Sim uArch: cycles simulated: 27000  inst.: 736992 (ipc=27.3) sim_rate=19394 (inst/sec) elapsed = 0:0:00:38 / Tue Mar 22 07:37:28 2016
GPGPU-Sim uArch: cycles simulated: 28000  inst.: 745280 (ipc=26.6) sim_rate=19109 (inst/sec) elapsed = 0:0:00:39 / Tue Mar 22 07:37:29 2016
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(7,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 29000  inst.: 755104 (ipc=26.0) sim_rate=18877 (inst/sec) elapsed = 0:0:00:40 / Tue Mar 22 07:37:30 2016
GPGPU-Sim uArch: cycles simulated: 30000  inst.: 763008 (ipc=25.4) sim_rate=18609 (inst/sec) elapsed = 0:0:00:41 / Tue Mar 22 07:37:31 2016
GPGPU-Sim uArch: cycles simulated: 31000  inst.: 772256 (ipc=24.9) sim_rate=18387 (inst/sec) elapsed = 0:0:00:42 / Tue Mar 22 07:37:32 2016
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 781472 (ipc=24.4) sim_rate=18173 (inst/sec) elapsed = 0:0:00:43 / Tue Mar 22 07:37:33 2016
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 795040 (ipc=23.7) sim_rate=18069 (inst/sec) elapsed = 0:0:00:44 / Tue Mar 22 07:37:34 2016
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 804064 (ipc=23.3) sim_rate=17868 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 07:37:35 2016
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 812160 (ipc=22.9) sim_rate=17655 (inst/sec) elapsed = 0:0:00:46 / Tue Mar 22 07:37:36 2016
GPGPU-Sim uArch: cycles simulated: 36500  inst.: 821440 (ipc=22.5) sim_rate=17477 (inst/sec) elapsed = 0:0:00:47 / Tue Mar 22 07:37:37 2016
GPGPU-Sim uArch: cycles simulated: 37500  inst.: 830592 (ipc=22.1) sim_rate=17304 (inst/sec) elapsed = 0:0:00:48 / Tue Mar 22 07:37:38 2016
GPGPU-Sim uArch: cycles simulated: 38500  inst.: 841248 (ipc=21.9) sim_rate=17168 (inst/sec) elapsed = 0:0:00:49 / Tue Mar 22 07:37:39 2016
GPGPU-Sim uArch: cycles simulated: 39500  inst.: 849696 (ipc=21.5) sim_rate=16993 (inst/sec) elapsed = 0:0:00:50 / Tue Mar 22 07:37:40 2016
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(4,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 41000  inst.: 862304 (ipc=21.0) sim_rate=16907 (inst/sec) elapsed = 0:0:00:51 / Tue Mar 22 07:37:41 2016
GPGPU-Sim uArch: cycles simulated: 42000  inst.: 871744 (ipc=20.8) sim_rate=16764 (inst/sec) elapsed = 0:0:00:52 / Tue Mar 22 07:37:42 2016
GPGPU-Sim uArch: cycles simulated: 43000  inst.: 881344 (ipc=20.5) sim_rate=16629 (inst/sec) elapsed = 0:0:00:53 / Tue Mar 22 07:37:43 2016
GPGPU-Sim uArch: cycles simulated: 44000  inst.: 891232 (ipc=20.3) sim_rate=16504 (inst/sec) elapsed = 0:0:00:54 / Tue Mar 22 07:37:44 2016
GPGPU-Sim uArch: cycles simulated: 45000  inst.: 899840 (ipc=20.0) sim_rate=16360 (inst/sec) elapsed = 0:0:00:55 / Tue Mar 22 07:37:45 2016
GPGPU-Sim uArch: cycles simulated: 46000  inst.: 908064 (ipc=19.7) sim_rate=16215 (inst/sec) elapsed = 0:0:00:56 / Tue Mar 22 07:37:46 2016
GPGPU-Sim uArch: cycles simulated: 47000  inst.: 917696 (ipc=19.5) sim_rate=16099 (inst/sec) elapsed = 0:0:00:57 / Tue Mar 22 07:37:47 2016
GPGPU-Sim uArch: cycles simulated: 48500  inst.: 930816 (ipc=19.2) sim_rate=16048 (inst/sec) elapsed = 0:0:00:58 / Tue Mar 22 07:37:48 2016
GPGPU-Sim uArch: cycles simulated: 49500  inst.: 941280 (ipc=19.0) sim_rate=15953 (inst/sec) elapsed = 0:0:00:59 / Tue Mar 22 07:37:49 2016
GPGPU-Sim uArch: cycles simulated: 50500  inst.: 949856 (ipc=18.8) sim_rate=15830 (inst/sec) elapsed = 0:0:01:00 / Tue Mar 22 07:37:50 2016
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(5,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 51500  inst.: 959296 (ipc=18.6) sim_rate=15726 (inst/sec) elapsed = 0:0:01:01 / Tue Mar 22 07:37:51 2016
GPGPU-Sim uArch: cycles simulated: 52500  inst.: 967872 (ipc=18.4) sim_rate=15610 (inst/sec) elapsed = 0:0:01:02 / Tue Mar 22 07:37:52 2016
GPGPU-Sim uArch: cycles simulated: 53500  inst.: 976512 (ipc=18.3) sim_rate=15500 (inst/sec) elapsed = 0:0:01:03 / Tue Mar 22 07:37:53 2016
GPGPU-Sim uArch: cycles simulated: 54500  inst.: 985632 (ipc=18.1) sim_rate=15400 (inst/sec) elapsed = 0:0:01:04 / Tue Mar 22 07:37:54 2016
GPGPU-Sim uArch: cycles simulated: 55500  inst.: 994240 (ipc=17.9) sim_rate=15296 (inst/sec) elapsed = 0:0:01:05 / Tue Mar 22 07:37:55 2016
GPGPU-Sim uArch: cycles simulated: 57000  inst.: 1010400 (ipc=17.7) sim_rate=15309 (inst/sec) elapsed = 0:0:01:06 / Tue Mar 22 07:37:56 2016
GPGPU-Sim uArch: cycles simulated: 58000  inst.: 1019584 (ipc=17.6) sim_rate=15217 (inst/sec) elapsed = 0:0:01:07 / Tue Mar 22 07:37:57 2016
GPGPU-Sim uArch: cycles simulated: 59000  inst.: 1027328 (ipc=17.4) sim_rate=15107 (inst/sec) elapsed = 0:0:01:08 / Tue Mar 22 07:37:58 2016
GPGPU-Sim uArch: cycles simulated: 60000  inst.: 1036832 (ipc=17.3) sim_rate=15026 (inst/sec) elapsed = 0:0:01:09 / Tue Mar 22 07:37:59 2016
GPGPU-Sim uArch: cycles simulated: 61000  inst.: 1046240 (ipc=17.2) sim_rate=14946 (inst/sec) elapsed = 0:0:01:10 / Tue Mar 22 07:38:00 2016
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(24,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 62000  inst.: 1056704 (ipc=17.0) sim_rate=14883 (inst/sec) elapsed = 0:0:01:11 / Tue Mar 22 07:38:01 2016
GPGPU-Sim uArch: cycles simulated: 63000  inst.: 1066240 (ipc=16.9) sim_rate=14808 (inst/sec) elapsed = 0:0:01:12 / Tue Mar 22 07:38:02 2016
GPGPU-Sim uArch: cycles simulated: 64000  inst.: 1074208 (ipc=16.8) sim_rate=14715 (inst/sec) elapsed = 0:0:01:13 / Tue Mar 22 07:38:03 2016
GPGPU-Sim uArch: cycles simulated: 65000  inst.: 1084192 (ipc=16.7) sim_rate=14651 (inst/sec) elapsed = 0:0:01:14 / Tue Mar 22 07:38:04 2016
GPGPU-Sim uArch: cycles simulated: 66500  inst.: 1096448 (ipc=16.5) sim_rate=14619 (inst/sec) elapsed = 0:0:01:15 / Tue Mar 22 07:38:05 2016
GPGPU-Sim uArch: cycles simulated: 67500  inst.: 1105120 (ipc=16.4) sim_rate=14541 (inst/sec) elapsed = 0:0:01:16 / Tue Mar 22 07:38:06 2016
GPGPU-Sim uArch: cycles simulated: 68500  inst.: 1114624 (ipc=16.3) sim_rate=14475 (inst/sec) elapsed = 0:0:01:17 / Tue Mar 22 07:38:07 2016
GPGPU-Sim uArch: cycles simulated: 69500  inst.: 1122976 (ipc=16.2) sim_rate=14397 (inst/sec) elapsed = 0:0:01:18 / Tue Mar 22 07:38:08 2016
GPGPU-Sim uArch: cycles simulated: 70500  inst.: 1131104 (ipc=16.0) sim_rate=14317 (inst/sec) elapsed = 0:0:01:19 / Tue Mar 22 07:38:09 2016
GPGPU-Sim uArch: cycles simulated: 71500  inst.: 1141856 (ipc=16.0) sim_rate=14273 (inst/sec) elapsed = 0:0:01:20 / Tue Mar 22 07:38:10 2016
GPGPU-Sim uArch: cycles simulated: 72500  inst.: 1150784 (ipc=15.9) sim_rate=14207 (inst/sec) elapsed = 0:0:01:21 / Tue Mar 22 07:38:11 2016
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(9,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 74000  inst.: 1164672 (ipc=15.7) sim_rate=14203 (inst/sec) elapsed = 0:0:01:22 / Tue Mar 22 07:38:12 2016
GPGPU-Sim uArch: cycles simulated: 75000  inst.: 1173280 (ipc=15.6) sim_rate=14135 (inst/sec) elapsed = 0:0:01:23 / Tue Mar 22 07:38:13 2016
GPGPU-Sim uArch: cycles simulated: 76000  inst.: 1182400 (ipc=15.6) sim_rate=14076 (inst/sec) elapsed = 0:0:01:24 / Tue Mar 22 07:38:14 2016
GPGPU-Sim uArch: cycles simulated: 77000  inst.: 1191840 (ipc=15.5) sim_rate=14021 (inst/sec) elapsed = 0:0:01:25 / Tue Mar 22 07:38:15 2016
GPGPU-Sim uArch: cycles simulated: 78000  inst.: 1200064 (ipc=15.4) sim_rate=13954 (inst/sec) elapsed = 0:0:01:26 / Tue Mar 22 07:38:16 2016
GPGPU-Sim uArch: cycles simulated: 79000  inst.: 1210880 (ipc=15.3) sim_rate=13918 (inst/sec) elapsed = 0:0:01:27 / Tue Mar 22 07:38:17 2016
GPGPU-Sim uArch: cycles simulated: 80500  inst.: 1225440 (ipc=15.2) sim_rate=13925 (inst/sec) elapsed = 0:0:01:28 / Tue Mar 22 07:38:18 2016
GPGPU-Sim uArch: cycles simulated: 82000  inst.: 1239552 (ipc=15.1) sim_rate=13927 (inst/sec) elapsed = 0:0:01:29 / Tue Mar 22 07:38:19 2016
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(15,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 83500  inst.: 1253312 (ipc=15.0) sim_rate=13925 (inst/sec) elapsed = 0:0:01:30 / Tue Mar 22 07:38:20 2016
GPGPU-Sim uArch: cycles simulated: 84500  inst.: 1261760 (ipc=14.9) sim_rate=13865 (inst/sec) elapsed = 0:0:01:31 / Tue Mar 22 07:38:21 2016
GPGPU-Sim uArch: cycles simulated: 85500  inst.: 1268960 (ipc=14.8) sim_rate=13793 (inst/sec) elapsed = 0:0:01:32 / Tue Mar 22 07:38:22 2016
GPGPU-Sim uArch: cycles simulated: 86500  inst.: 1276448 (ipc=14.8) sim_rate=13725 (inst/sec) elapsed = 0:0:01:33 / Tue Mar 22 07:38:23 2016
GPGPU-Sim uArch: cycles simulated: 87500  inst.: 1286688 (ipc=14.7) sim_rate=13688 (inst/sec) elapsed = 0:0:01:34 / Tue Mar 22 07:38:24 2016
GPGPU-Sim uArch: cycles simulated: 88500  inst.: 1296320 (ipc=14.6) sim_rate=13645 (inst/sec) elapsed = 0:0:01:35 / Tue Mar 22 07:38:25 2016
GPGPU-Sim uArch: cycles simulated: 89500  inst.: 1305888 (ipc=14.6) sim_rate=13603 (inst/sec) elapsed = 0:0:01:36 / Tue Mar 22 07:38:26 2016
GPGPU-Sim uArch: cycles simulated: 90500  inst.: 1314016 (ipc=14.5) sim_rate=13546 (inst/sec) elapsed = 0:0:01:37 / Tue Mar 22 07:38:27 2016
GPGPU-Sim uArch: cycles simulated: 91500  inst.: 1323040 (ipc=14.5) sim_rate=13500 (inst/sec) elapsed = 0:0:01:38 / Tue Mar 22 07:38:28 2016
GPGPU-Sim uArch: cycles simulated: 92500  inst.: 1331200 (ipc=14.4) sim_rate=13446 (inst/sec) elapsed = 0:0:01:39 / Tue Mar 22 07:38:29 2016
GPGPU-Sim uArch: cycles simulated: 93500  inst.: 1341504 (ipc=14.3) sim_rate=13415 (inst/sec) elapsed = 0:0:01:40 / Tue Mar 22 07:38:30 2016
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(42,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 95000  inst.: 1353440 (ipc=14.2) sim_rate=13400 (inst/sec) elapsed = 0:0:01:41 / Tue Mar 22 07:38:31 2016
GPGPU-Sim uArch: cycles simulated: 96500  inst.: 1367072 (ipc=14.2) sim_rate=13402 (inst/sec) elapsed = 0:0:01:42 / Tue Mar 22 07:38:32 2016
GPGPU-Sim uArch: cycles simulated: 97500  inst.: 1376064 (ipc=14.1) sim_rate=13359 (inst/sec) elapsed = 0:0:01:43 / Tue Mar 22 07:38:33 2016
GPGPU-Sim uArch: cycles simulated: 99000  inst.: 1388928 (ipc=14.0) sim_rate=13355 (inst/sec) elapsed = 0:0:01:44 / Tue Mar 22 07:38:34 2016
GPGPU-Sim uArch: cycles simulated: 100500  inst.: 1402208 (ipc=14.0) sim_rate=13354 (inst/sec) elapsed = 0:0:01:45 / Tue Mar 22 07:38:35 2016
GPGPU-Sim uArch: cycles simulated: 101500  inst.: 1411520 (ipc=13.9) sim_rate=13316 (inst/sec) elapsed = 0:0:01:46 / Tue Mar 22 07:38:36 2016
GPGPU-Sim uArch: cycles simulated: 103000  inst.: 1424480 (ipc=13.8) sim_rate=13312 (inst/sec) elapsed = 0:0:01:47 / Tue Mar 22 07:38:37 2016
GPGPU-Sim uArch: cycles simulated: 104500  inst.: 1439008 (ipc=13.8) sim_rate=13324 (inst/sec) elapsed = 0:0:01:48 / Tue Mar 22 07:38:38 2016
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(13,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 105500  inst.: 1448512 (ipc=13.7) sim_rate=13289 (inst/sec) elapsed = 0:0:01:49 / Tue Mar 22 07:38:39 2016
GPGPU-Sim uArch: cycles simulated: 106500  inst.: 1458304 (ipc=13.7) sim_rate=13257 (inst/sec) elapsed = 0:0:01:50 / Tue Mar 22 07:38:40 2016
GPGPU-Sim uArch: cycles simulated: 108000  inst.: 1471296 (ipc=13.6) sim_rate=13254 (inst/sec) elapsed = 0:0:01:51 / Tue Mar 22 07:38:41 2016
GPGPU-Sim uArch: cycles simulated: 109000  inst.: 1480160 (ipc=13.6) sim_rate=13215 (inst/sec) elapsed = 0:0:01:52 / Tue Mar 22 07:38:42 2016
GPGPU-Sim uArch: cycles simulated: 110000  inst.: 1489472 (ipc=13.5) sim_rate=13181 (inst/sec) elapsed = 0:0:01:53 / Tue Mar 22 07:38:43 2016
GPGPU-Sim uArch: cycles simulated: 111500  inst.: 1503584 (ipc=13.5) sim_rate=13189 (inst/sec) elapsed = 0:0:01:54 / Tue Mar 22 07:38:44 2016
GPGPU-Sim uArch: cycles simulated: 112500  inst.: 1510976 (ipc=13.4) sim_rate=13138 (inst/sec) elapsed = 0:0:01:55 / Tue Mar 22 07:38:45 2016
GPGPU-Sim uArch: cycles simulated: 113500  inst.: 1518912 (ipc=13.4) sim_rate=13094 (inst/sec) elapsed = 0:0:01:56 / Tue Mar 22 07:38:46 2016
GPGPU-Sim uArch: cycles simulated: 114500  inst.: 1528608 (ipc=13.4) sim_rate=13065 (inst/sec) elapsed = 0:0:01:57 / Tue Mar 22 07:38:47 2016
GPGPU-Sim uArch: cycles simulated: 115500  inst.: 1538336 (ipc=13.3) sim_rate=13036 (inst/sec) elapsed = 0:0:01:58 / Tue Mar 22 07:38:48 2016
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(12,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 117000  inst.: 1551968 (ipc=13.3) sim_rate=13041 (inst/sec) elapsed = 0:0:01:59 / Tue Mar 22 07:38:49 2016
GPGPU-Sim uArch: cycles simulated: 118000  inst.: 1560704 (ipc=13.2) sim_rate=13005 (inst/sec) elapsed = 0:0:02:00 / Tue Mar 22 07:38:50 2016
GPGPU-Sim uArch: cycles simulated: 119000  inst.: 1570432 (ipc=13.2) sim_rate=12978 (inst/sec) elapsed = 0:0:02:01 / Tue Mar 22 07:38:51 2016
GPGPU-Sim uArch: cycles simulated: 120000  inst.: 1577888 (ipc=13.1) sim_rate=12933 (inst/sec) elapsed = 0:0:02:02 / Tue Mar 22 07:38:52 2016
GPGPU-Sim uArch: cycles simulated: 121500  inst.: 1592672 (ipc=13.1) sim_rate=12948 (inst/sec) elapsed = 0:0:02:03 / Tue Mar 22 07:38:53 2016
GPGPU-Sim uArch: cycles simulated: 123000  inst.: 1606624 (ipc=13.1) sim_rate=12956 (inst/sec) elapsed = 0:0:02:04 / Tue Mar 22 07:38:54 2016
GPGPU-Sim uArch: cycles simulated: 124000  inst.: 1615392 (ipc=13.0) sim_rate=12923 (inst/sec) elapsed = 0:0:02:05 / Tue Mar 22 07:38:55 2016
GPGPU-Sim uArch: cycles simulated: 125500  inst.: 1628384 (ipc=13.0) sim_rate=12923 (inst/sec) elapsed = 0:0:02:06 / Tue Mar 22 07:38:56 2016
GPGPU-Sim uArch: cycles simulated: 127000  inst.: 1641920 (ipc=12.9) sim_rate=12928 (inst/sec) elapsed = 0:0:02:07 / Tue Mar 22 07:38:57 2016
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(22,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 128500  inst.: 1657216 (ipc=12.9) sim_rate=12947 (inst/sec) elapsed = 0:0:02:08 / Tue Mar 22 07:38:58 2016
GPGPU-Sim uArch: cycles simulated: 129500  inst.: 1665664 (ipc=12.9) sim_rate=12912 (inst/sec) elapsed = 0:0:02:09 / Tue Mar 22 07:38:59 2016
GPGPU-Sim uArch: cycles simulated: 130500  inst.: 1673568 (ipc=12.8) sim_rate=12873 (inst/sec) elapsed = 0:0:02:10 / Tue Mar 22 07:39:00 2016
GPGPU-Sim uArch: cycles simulated: 132000  inst.: 1686112 (ipc=12.8) sim_rate=12871 (inst/sec) elapsed = 0:0:02:11 / Tue Mar 22 07:39:01 2016
GPGPU-Sim uArch: cycles simulated: 133500  inst.: 1700192 (ipc=12.7) sim_rate=12880 (inst/sec) elapsed = 0:0:02:12 / Tue Mar 22 07:39:02 2016
GPGPU-Sim uArch: cycles simulated: 134500  inst.: 1709728 (ipc=12.7) sim_rate=12855 (inst/sec) elapsed = 0:0:02:13 / Tue Mar 22 07:39:03 2016
GPGPU-Sim uArch: cycles simulated: 136000  inst.: 1723936 (ipc=12.7) sim_rate=12865 (inst/sec) elapsed = 0:0:02:14 / Tue Mar 22 07:39:04 2016
GPGPU-Sim uArch: cycles simulated: 137000  inst.: 1732992 (ipc=12.6) sim_rate=12836 (inst/sec) elapsed = 0:0:02:15 / Tue Mar 22 07:39:05 2016
GPGPU-Sim uArch: cycles simulated: 138500  inst.: 1745728 (ipc=12.6) sim_rate=12836 (inst/sec) elapsed = 0:0:02:16 / Tue Mar 22 07:39:06 2016
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(37,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 139500  inst.: 1754368 (ipc=12.6) sim_rate=12805 (inst/sec) elapsed = 0:0:02:17 / Tue Mar 22 07:39:07 2016
GPGPU-Sim uArch: cycles simulated: 141000  inst.: 1767904 (ipc=12.5) sim_rate=12810 (inst/sec) elapsed = 0:0:02:18 / Tue Mar 22 07:39:08 2016
GPGPU-Sim uArch: cycles simulated: 142000  inst.: 1775968 (ipc=12.5) sim_rate=12776 (inst/sec) elapsed = 0:0:02:19 / Tue Mar 22 07:39:09 2016
GPGPU-Sim uArch: cycles simulated: 143500  inst.: 1790272 (ipc=12.5) sim_rate=12787 (inst/sec) elapsed = 0:0:02:20 / Tue Mar 22 07:39:10 2016
GPGPU-Sim uArch: cycles simulated: 145000  inst.: 1803872 (ipc=12.4) sim_rate=12793 (inst/sec) elapsed = 0:0:02:21 / Tue Mar 22 07:39:11 2016
GPGPU-Sim uArch: cycles simulated: 146500  inst.: 1818208 (ipc=12.4) sim_rate=12804 (inst/sec) elapsed = 0:0:02:22 / Tue Mar 22 07:39:12 2016
GPGPU-Sim uArch: cycles simulated: 147500  inst.: 1828384 (ipc=12.4) sim_rate=12785 (inst/sec) elapsed = 0:0:02:23 / Tue Mar 22 07:39:13 2016
GPGPU-Sim uArch: cycles simulated: 149000  inst.: 1843104 (ipc=12.4) sim_rate=12799 (inst/sec) elapsed = 0:0:02:24 / Tue Mar 22 07:39:14 2016
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(30,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 150000  inst.: 1852096 (ipc=12.3) sim_rate=12773 (inst/sec) elapsed = 0:0:02:25 / Tue Mar 22 07:39:15 2016
GPGPU-Sim uArch: cycles simulated: 151500  inst.: 1864736 (ipc=12.3) sim_rate=12772 (inst/sec) elapsed = 0:0:02:26 / Tue Mar 22 07:39:16 2016
GPGPU-Sim uArch: cycles simulated: 152500  inst.: 1873952 (ipc=12.3) sim_rate=12747 (inst/sec) elapsed = 0:0:02:27 / Tue Mar 22 07:39:17 2016
GPGPU-Sim uArch: cycles simulated: 154000  inst.: 1887840 (ipc=12.3) sim_rate=12755 (inst/sec) elapsed = 0:0:02:28 / Tue Mar 22 07:39:18 2016
GPGPU-Sim uArch: cycles simulated: 155000  inst.: 1897632 (ipc=12.2) sim_rate=12735 (inst/sec) elapsed = 0:0:02:29 / Tue Mar 22 07:39:19 2016
GPGPU-Sim uArch: cycles simulated: 156500  inst.: 1912320 (ipc=12.2) sim_rate=12748 (inst/sec) elapsed = 0:0:02:30 / Tue Mar 22 07:39:20 2016
GPGPU-Sim uArch: cycles simulated: 157500  inst.: 1920896 (ipc=12.2) sim_rate=12721 (inst/sec) elapsed = 0:0:02:31 / Tue Mar 22 07:39:21 2016
GPGPU-Sim uArch: cycles simulated: 158500  inst.: 1930272 (ipc=12.2) sim_rate=12699 (inst/sec) elapsed = 0:0:02:32 / Tue Mar 22 07:39:22 2016
GPGPU-Sim uArch: cycles simulated: 159500  inst.: 1940928 (ipc=12.2) sim_rate=12685 (inst/sec) elapsed = 0:0:02:33 / Tue Mar 22 07:39:23 2016
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(30,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 160500  inst.: 1948640 (ipc=12.1) sim_rate=12653 (inst/sec) elapsed = 0:0:02:34 / Tue Mar 22 07:39:24 2016
GPGPU-Sim uArch: cycles simulated: 161500  inst.: 1957888 (ipc=12.1) sim_rate=12631 (inst/sec) elapsed = 0:0:02:35 / Tue Mar 22 07:39:25 2016
GPGPU-Sim uArch: cycles simulated: 163000  inst.: 1972672 (ipc=12.1) sim_rate=12645 (inst/sec) elapsed = 0:0:02:36 / Tue Mar 22 07:39:26 2016
GPGPU-Sim uArch: cycles simulated: 164000  inst.: 1981664 (ipc=12.1) sim_rate=12622 (inst/sec) elapsed = 0:0:02:37 / Tue Mar 22 07:39:27 2016
GPGPU-Sim uArch: cycles simulated: 165000  inst.: 1991232 (ipc=12.1) sim_rate=12602 (inst/sec) elapsed = 0:0:02:38 / Tue Mar 22 07:39:28 2016
GPGPU-Sim uArch: cycles simulated: 166000  inst.: 2000672 (ipc=12.1) sim_rate=12582 (inst/sec) elapsed = 0:0:02:39 / Tue Mar 22 07:39:29 2016
GPGPU-Sim uArch: cycles simulated: 167000  inst.: 2009792 (ipc=12.0) sim_rate=12561 (inst/sec) elapsed = 0:0:02:40 / Tue Mar 22 07:39:30 2016
GPGPU-Sim uArch: cycles simulated: 168000  inst.: 2018784 (ipc=12.0) sim_rate=12539 (inst/sec) elapsed = 0:0:02:41 / Tue Mar 22 07:39:31 2016
GPGPU-Sim uArch: cycles simulated: 169000  inst.: 2029696 (ipc=12.0) sim_rate=12528 (inst/sec) elapsed = 0:0:02:42 / Tue Mar 22 07:39:32 2016
GPGPU-Sim uArch: cycles simulated: 170500  inst.: 2044096 (ipc=12.0) sim_rate=12540 (inst/sec) elapsed = 0:0:02:43 / Tue Mar 22 07:39:33 2016
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(56,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 172000  inst.: 2057312 (ipc=12.0) sim_rate=12544 (inst/sec) elapsed = 0:0:02:44 / Tue Mar 22 07:39:34 2016
GPGPU-Sim uArch: cycles simulated: 173500  inst.: 2072160 (ipc=11.9) sim_rate=12558 (inst/sec) elapsed = 0:0:02:45 / Tue Mar 22 07:39:35 2016
GPGPU-Sim uArch: cycles simulated: 175000  inst.: 2085504 (ipc=11.9) sim_rate=12563 (inst/sec) elapsed = 0:0:02:46 / Tue Mar 22 07:39:36 2016
GPGPU-Sim uArch: cycles simulated: 176500  inst.: 2099424 (ipc=11.9) sim_rate=12571 (inst/sec) elapsed = 0:0:02:47 / Tue Mar 22 07:39:37 2016
GPGPU-Sim uArch: cycles simulated: 177500  inst.: 2108224 (ipc=11.9) sim_rate=12548 (inst/sec) elapsed = 0:0:02:48 / Tue Mar 22 07:39:38 2016
GPGPU-Sim uArch: cycles simulated: 179000  inst.: 2120832 (ipc=11.8) sim_rate=12549 (inst/sec) elapsed = 0:0:02:49 / Tue Mar 22 07:39:39 2016
GPGPU-Sim uArch: cycles simulated: 180000  inst.: 2129504 (ipc=11.8) sim_rate=12526 (inst/sec) elapsed = 0:0:02:50 / Tue Mar 22 07:39:40 2016
GPGPU-Sim uArch: cycles simulated: 181500  inst.: 2143680 (ipc=11.8) sim_rate=12536 (inst/sec) elapsed = 0:0:02:51 / Tue Mar 22 07:39:41 2016
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(47,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 182500  inst.: 2153696 (ipc=11.8) sim_rate=12521 (inst/sec) elapsed = 0:0:02:52 / Tue Mar 22 07:39:42 2016
GPGPU-Sim uArch: cycles simulated: 183500  inst.: 2163424 (ipc=11.8) sim_rate=12505 (inst/sec) elapsed = 0:0:02:53 / Tue Mar 22 07:39:43 2016
GPGPU-Sim uArch: cycles simulated: 184500  inst.: 2173184 (ipc=11.8) sim_rate=12489 (inst/sec) elapsed = 0:0:02:54 / Tue Mar 22 07:39:44 2016
GPGPU-Sim uArch: cycles simulated: 185500  inst.: 2183392 (ipc=11.8) sim_rate=12476 (inst/sec) elapsed = 0:0:02:55 / Tue Mar 22 07:39:45 2016
GPGPU-Sim uArch: cycles simulated: 187000  inst.: 2195968 (ipc=11.7) sim_rate=12477 (inst/sec) elapsed = 0:0:02:56 / Tue Mar 22 07:39:46 2016
GPGPU-Sim uArch: cycles simulated: 188000  inst.: 2206240 (ipc=11.7) sim_rate=12464 (inst/sec) elapsed = 0:0:02:57 / Tue Mar 22 07:39:47 2016
GPGPU-Sim uArch: cycles simulated: 189000  inst.: 2215456 (ipc=11.7) sim_rate=12446 (inst/sec) elapsed = 0:0:02:58 / Tue Mar 22 07:39:48 2016
GPGPU-Sim uArch: cycles simulated: 190500  inst.: 2229760 (ipc=11.7) sim_rate=12456 (inst/sec) elapsed = 0:0:02:59 / Tue Mar 22 07:39:49 2016
GPGPU-Sim uArch: cycles simulated: 191500  inst.: 2238624 (ipc=11.7) sim_rate=12436 (inst/sec) elapsed = 0:0:03:00 / Tue Mar 22 07:39:50 2016
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(58,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 192500  inst.: 2249024 (ipc=11.7) sim_rate=12425 (inst/sec) elapsed = 0:0:03:01 / Tue Mar 22 07:39:51 2016
GPGPU-Sim uArch: cycles simulated: 193500  inst.: 2257696 (ipc=11.7) sim_rate=12404 (inst/sec) elapsed = 0:0:03:02 / Tue Mar 22 07:39:52 2016
GPGPU-Sim uArch: cycles simulated: 195000  inst.: 2270016 (ipc=11.6) sim_rate=12404 (inst/sec) elapsed = 0:0:03:03 / Tue Mar 22 07:39:53 2016
GPGPU-Sim uArch: cycles simulated: 196000  inst.: 2279712 (ipc=11.6) sim_rate=12389 (inst/sec) elapsed = 0:0:03:04 / Tue Mar 22 07:39:54 2016
GPGPU-Sim uArch: cycles simulated: 197000  inst.: 2289280 (ipc=11.6) sim_rate=12374 (inst/sec) elapsed = 0:0:03:05 / Tue Mar 22 07:39:55 2016
GPGPU-Sim uArch: cycles simulated: 198000  inst.: 2297440 (ipc=11.6) sim_rate=12351 (inst/sec) elapsed = 0:0:03:06 / Tue Mar 22 07:39:56 2016
GPGPU-Sim uArch: cycles simulated: 199000  inst.: 2306784 (ipc=11.6) sim_rate=12335 (inst/sec) elapsed = 0:0:03:07 / Tue Mar 22 07:39:57 2016
GPGPU-Sim uArch: cycles simulated: 200000  inst.: 2314912 (ipc=11.6) sim_rate=12313 (inst/sec) elapsed = 0:0:03:08 / Tue Mar 22 07:39:58 2016
GPGPU-Sim uArch: cycles simulated: 201500  inst.: 2331104 (ipc=11.6) sim_rate=12333 (inst/sec) elapsed = 0:0:03:09 / Tue Mar 22 07:39:59 2016
GPGPU-Sim uArch: cycles simulated: 202500  inst.: 2338336 (ipc=11.5) sim_rate=12307 (inst/sec) elapsed = 0:0:03:10 / Tue Mar 22 07:40:00 2016
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(57,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 203500  inst.: 2347008 (ipc=11.5) sim_rate=12288 (inst/sec) elapsed = 0:0:03:11 / Tue Mar 22 07:40:01 2016
GPGPU-Sim uArch: cycles simulated: 204500  inst.: 2356320 (ipc=11.5) sim_rate=12272 (inst/sec) elapsed = 0:0:03:12 / Tue Mar 22 07:40:02 2016
GPGPU-Sim uArch: cycles simulated: 205500  inst.: 2364992 (ipc=11.5) sim_rate=12253 (inst/sec) elapsed = 0:0:03:13 / Tue Mar 22 07:40:03 2016
GPGPU-Sim uArch: cycles simulated: 206500  inst.: 2374048 (ipc=11.5) sim_rate=12237 (inst/sec) elapsed = 0:0:03:14 / Tue Mar 22 07:40:04 2016
GPGPU-Sim uArch: cycles simulated: 208000  inst.: 2388672 (ipc=11.5) sim_rate=12249 (inst/sec) elapsed = 0:0:03:15 / Tue Mar 22 07:40:05 2016
GPGPU-Sim uArch: cycles simulated: 209000  inst.: 2398368 (ipc=11.5) sim_rate=12236 (inst/sec) elapsed = 0:0:03:16 / Tue Mar 22 07:40:06 2016
GPGPU-Sim uArch: cycles simulated: 210000  inst.: 2406336 (ipc=11.5) sim_rate=12214 (inst/sec) elapsed = 0:0:03:17 / Tue Mar 22 07:40:07 2016
GPGPU-Sim uArch: cycles simulated: 211000  inst.: 2415616 (ipc=11.4) sim_rate=12200 (inst/sec) elapsed = 0:0:03:18 / Tue Mar 22 07:40:08 2016
GPGPU-Sim uArch: cycles simulated: 212500  inst.: 2429600 (ipc=11.4) sim_rate=12209 (inst/sec) elapsed = 0:0:03:19 / Tue Mar 22 07:40:09 2016
GPGPU-Sim uArch: cycles simulated: 213500  inst.: 2438176 (ipc=11.4) sim_rate=12190 (inst/sec) elapsed = 0:0:03:20 / Tue Mar 22 07:40:10 2016
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(4,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 214500  inst.: 2447008 (ipc=11.4) sim_rate=12174 (inst/sec) elapsed = 0:0:03:21 / Tue Mar 22 07:40:11 2016
GPGPU-Sim uArch: cycles simulated: 216000  inst.: 2460864 (ipc=11.4) sim_rate=12182 (inst/sec) elapsed = 0:0:03:22 / Tue Mar 22 07:40:12 2016
GPGPU-Sim uArch: cycles simulated: 217500  inst.: 2474240 (ipc=11.4) sim_rate=12188 (inst/sec) elapsed = 0:0:03:23 / Tue Mar 22 07:40:13 2016
GPGPU-Sim uArch: cycles simulated: 219000  inst.: 2487072 (ipc=11.4) sim_rate=12191 (inst/sec) elapsed = 0:0:03:24 / Tue Mar 22 07:40:14 2016
GPGPU-Sim uArch: cycles simulated: 220500  inst.: 2501312 (ipc=11.3) sim_rate=12201 (inst/sec) elapsed = 0:0:03:25 / Tue Mar 22 07:40:15 2016
GPGPU-Sim uArch: cycles simulated: 222000  inst.: 2515968 (ipc=11.3) sim_rate=12213 (inst/sec) elapsed = 0:0:03:26 / Tue Mar 22 07:40:16 2016
GPGPU-Sim uArch: cycles simulated: 223000  inst.: 2526240 (ipc=11.3) sim_rate=12204 (inst/sec) elapsed = 0:0:03:27 / Tue Mar 22 07:40:17 2016
GPGPU-Sim uArch: cycles simulated: 224000  inst.: 2535200 (ipc=11.3) sim_rate=12188 (inst/sec) elapsed = 0:0:03:28 / Tue Mar 22 07:40:18 2016
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(72,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 225500  inst.: 2549472 (ipc=11.3) sim_rate=12198 (inst/sec) elapsed = 0:0:03:29 / Tue Mar 22 07:40:19 2016
GPGPU-Sim uArch: cycles simulated: 227000  inst.: 2563040 (ipc=11.3) sim_rate=12204 (inst/sec) elapsed = 0:0:03:30 / Tue Mar 22 07:40:20 2016
GPGPU-Sim uArch: cycles simulated: 228000  inst.: 2570784 (ipc=11.3) sim_rate=12183 (inst/sec) elapsed = 0:0:03:31 / Tue Mar 22 07:40:21 2016
GPGPU-Sim uArch: cycles simulated: 229000  inst.: 2580896 (ipc=11.3) sim_rate=12174 (inst/sec) elapsed = 0:0:03:32 / Tue Mar 22 07:40:22 2016
GPGPU-Sim uArch: cycles simulated: 230000  inst.: 2589280 (ipc=11.3) sim_rate=12156 (inst/sec) elapsed = 0:0:03:33 / Tue Mar 22 07:40:23 2016
GPGPU-Sim uArch: cycles simulated: 231000  inst.: 2598048 (ipc=11.2) sim_rate=12140 (inst/sec) elapsed = 0:0:03:34 / Tue Mar 22 07:40:24 2016
GPGPU-Sim uArch: cycles simulated: 232500  inst.: 2610432 (ipc=11.2) sim_rate=12141 (inst/sec) elapsed = 0:0:03:35 / Tue Mar 22 07:40:25 2016
GPGPU-Sim uArch: cycles simulated: 234000  inst.: 2624800 (ipc=11.2) sim_rate=12151 (inst/sec) elapsed = 0:0:03:36 / Tue Mar 22 07:40:26 2016
GPGPU-Sim uArch: cycles simulated: 235000  inst.: 2634176 (ipc=11.2) sim_rate=12139 (inst/sec) elapsed = 0:0:03:37 / Tue Mar 22 07:40:27 2016
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(46,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 236500  inst.: 2648928 (ipc=11.2) sim_rate=12151 (inst/sec) elapsed = 0:0:03:38 / Tue Mar 22 07:40:28 2016
GPGPU-Sim uArch: cycles simulated: 237500  inst.: 2658016 (ipc=11.2) sim_rate=12137 (inst/sec) elapsed = 0:0:03:39 / Tue Mar 22 07:40:29 2016
GPGPU-Sim uArch: cycles simulated: 239000  inst.: 2672096 (ipc=11.2) sim_rate=12145 (inst/sec) elapsed = 0:0:03:40 / Tue Mar 22 07:40:30 2016
GPGPU-Sim uArch: cycles simulated: 240000  inst.: 2680896 (ipc=11.2) sim_rate=12130 (inst/sec) elapsed = 0:0:03:41 / Tue Mar 22 07:40:31 2016
GPGPU-Sim uArch: cycles simulated: 241500  inst.: 2696288 (ipc=11.2) sim_rate=12145 (inst/sec) elapsed = 0:0:03:42 / Tue Mar 22 07:40:32 2016
GPGPU-Sim uArch: cycles simulated: 243000  inst.: 2711488 (ipc=11.2) sim_rate=12159 (inst/sec) elapsed = 0:0:03:43 / Tue Mar 22 07:40:33 2016
GPGPU-Sim uArch: cycles simulated: 244000  inst.: 2720864 (ipc=11.2) sim_rate=12146 (inst/sec) elapsed = 0:0:03:44 / Tue Mar 22 07:40:34 2016
GPGPU-Sim uArch: cycles simulated: 245500  inst.: 2734528 (ipc=11.1) sim_rate=12153 (inst/sec) elapsed = 0:0:03:45 / Tue Mar 22 07:40:35 2016
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(73,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 247000  inst.: 2751232 (ipc=11.1) sim_rate=12173 (inst/sec) elapsed = 0:0:03:46 / Tue Mar 22 07:40:36 2016
GPGPU-Sim uArch: cycles simulated: 248500  inst.: 2763040 (ipc=11.1) sim_rate=12171 (inst/sec) elapsed = 0:0:03:47 / Tue Mar 22 07:40:37 2016
GPGPU-Sim uArch: cycles simulated: 250000  inst.: 2778112 (ipc=11.1) sim_rate=12184 (inst/sec) elapsed = 0:0:03:48 / Tue Mar 22 07:40:38 2016
GPGPU-Sim uArch: cycles simulated: 251000  inst.: 2789856 (ipc=11.1) sim_rate=12182 (inst/sec) elapsed = 0:0:03:49 / Tue Mar 22 07:40:39 2016
GPGPU-Sim uArch: cycles simulated: 252500  inst.: 2803072 (ipc=11.1) sim_rate=12187 (inst/sec) elapsed = 0:0:03:50 / Tue Mar 22 07:40:40 2016
GPGPU-Sim uArch: cycles simulated: 254000  inst.: 2818816 (ipc=11.1) sim_rate=12202 (inst/sec) elapsed = 0:0:03:51 / Tue Mar 22 07:40:41 2016
GPGPU-Sim uArch: cycles simulated: 255000  inst.: 2827872 (ipc=11.1) sim_rate=12189 (inst/sec) elapsed = 0:0:03:52 / Tue Mar 22 07:40:42 2016
GPGPU-Sim uArch: cycles simulated: 256500  inst.: 2842272 (ipc=11.1) sim_rate=12198 (inst/sec) elapsed = 0:0:03:53 / Tue Mar 22 07:40:43 2016
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(74,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 257500  inst.: 2852576 (ipc=11.1) sim_rate=12190 (inst/sec) elapsed = 0:0:03:54 / Tue Mar 22 07:40:44 2016
GPGPU-Sim uArch: cycles simulated: 258500  inst.: 2861408 (ipc=11.1) sim_rate=12176 (inst/sec) elapsed = 0:0:03:55 / Tue Mar 22 07:40:45 2016
GPGPU-Sim uArch: cycles simulated: 260000  inst.: 2875840 (ipc=11.1) sim_rate=12185 (inst/sec) elapsed = 0:0:03:56 / Tue Mar 22 07:40:46 2016
GPGPU-Sim uArch: cycles simulated: 261000  inst.: 2882912 (ipc=11.0) sim_rate=12164 (inst/sec) elapsed = 0:0:03:57 / Tue Mar 22 07:40:47 2016
GPGPU-Sim uArch: cycles simulated: 262500  inst.: 2897536 (ipc=11.0) sim_rate=12174 (inst/sec) elapsed = 0:0:03:58 / Tue Mar 22 07:40:48 2016
GPGPU-Sim uArch: cycles simulated: 263500  inst.: 2906016 (ipc=11.0) sim_rate=12159 (inst/sec) elapsed = 0:0:03:59 / Tue Mar 22 07:40:49 2016
GPGPU-Sim uArch: cycles simulated: 264500  inst.: 2914816 (ipc=11.0) sim_rate=12145 (inst/sec) elapsed = 0:0:04:00 / Tue Mar 22 07:40:50 2016
GPGPU-Sim uArch: cycles simulated: 265500  inst.: 2923648 (ipc=11.0) sim_rate=12131 (inst/sec) elapsed = 0:0:04:01 / Tue Mar 22 07:40:51 2016
GPGPU-Sim uArch: cycles simulated: 266500  inst.: 2931712 (ipc=11.0) sim_rate=12114 (inst/sec) elapsed = 0:0:04:02 / Tue Mar 22 07:40:52 2016
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(85,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 268000  inst.: 2945568 (ipc=11.0) sim_rate=12121 (inst/sec) elapsed = 0:0:04:03 / Tue Mar 22 07:40:53 2016
GPGPU-Sim uArch: cycles simulated: 269000  inst.: 2954784 (ipc=11.0) sim_rate=12109 (inst/sec) elapsed = 0:0:04:04 / Tue Mar 22 07:40:54 2016
GPGPU-Sim uArch: cycles simulated: 270500  inst.: 2968096 (ipc=11.0) sim_rate=12114 (inst/sec) elapsed = 0:0:04:05 / Tue Mar 22 07:40:55 2016
GPGPU-Sim uArch: cycles simulated: 272000  inst.: 2982784 (ipc=11.0) sim_rate=12125 (inst/sec) elapsed = 0:0:04:06 / Tue Mar 22 07:40:56 2016
GPGPU-Sim uArch: cycles simulated: 273500  inst.: 2995712 (ipc=11.0) sim_rate=12128 (inst/sec) elapsed = 0:0:04:07 / Tue Mar 22 07:40:57 2016
GPGPU-Sim uArch: cycles simulated: 275000  inst.: 3010944 (ipc=10.9) sim_rate=12140 (inst/sec) elapsed = 0:0:04:08 / Tue Mar 22 07:40:58 2016
GPGPU-Sim uArch: cycles simulated: 276500  inst.: 3024256 (ipc=10.9) sim_rate=12145 (inst/sec) elapsed = 0:0:04:09 / Tue Mar 22 07:40:59 2016
GPGPU-Sim uArch: cycles simulated: 278000  inst.: 3037920 (ipc=10.9) sim_rate=12151 (inst/sec) elapsed = 0:0:04:10 / Tue Mar 22 07:41:00 2016
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(63,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 279000  inst.: 3048224 (ipc=10.9) sim_rate=12144 (inst/sec) elapsed = 0:0:04:11 / Tue Mar 22 07:41:01 2016
GPGPU-Sim uArch: cycles simulated: 280500  inst.: 3061376 (ipc=10.9) sim_rate=12148 (inst/sec) elapsed = 0:0:04:12 / Tue Mar 22 07:41:02 2016
GPGPU-Sim uArch: cycles simulated: 281500  inst.: 3069952 (ipc=10.9) sim_rate=12134 (inst/sec) elapsed = 0:0:04:13 / Tue Mar 22 07:41:03 2016
GPGPU-Sim uArch: cycles simulated: 282500  inst.: 3079968 (ipc=10.9) sim_rate=12125 (inst/sec) elapsed = 0:0:04:14 / Tue Mar 22 07:41:04 2016
GPGPU-Sim uArch: cycles simulated: 283500  inst.: 3087424 (ipc=10.9) sim_rate=12107 (inst/sec) elapsed = 0:0:04:15 / Tue Mar 22 07:41:05 2016
GPGPU-Sim uArch: cycles simulated: 285000  inst.: 3101248 (ipc=10.9) sim_rate=12114 (inst/sec) elapsed = 0:0:04:16 / Tue Mar 22 07:41:06 2016
GPGPU-Sim uArch: cycles simulated: 286000  inst.: 3111520 (ipc=10.9) sim_rate=12107 (inst/sec) elapsed = 0:0:04:17 / Tue Mar 22 07:41:07 2016
GPGPU-Sim uArch: cycles simulated: 287500  inst.: 3124800 (ipc=10.9) sim_rate=12111 (inst/sec) elapsed = 0:0:04:18 / Tue Mar 22 07:41:08 2016
GPGPU-Sim uArch: cycles simulated: 289000  inst.: 3138752 (ipc=10.9) sim_rate=12118 (inst/sec) elapsed = 0:0:04:19 / Tue Mar 22 07:41:09 2016
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(65,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 290500  inst.: 3152384 (ipc=10.9) sim_rate=12124 (inst/sec) elapsed = 0:0:04:20 / Tue Mar 22 07:41:10 2016
GPGPU-Sim uArch: cycles simulated: 292000  inst.: 3165760 (ipc=10.8) sim_rate=12129 (inst/sec) elapsed = 0:0:04:21 / Tue Mar 22 07:41:11 2016
GPGPU-Sim uArch: cycles simulated: 293500  inst.: 3179904 (ipc=10.8) sim_rate=12137 (inst/sec) elapsed = 0:0:04:22 / Tue Mar 22 07:41:12 2016
GPGPU-Sim uArch: cycles simulated: 294500  inst.: 3189216 (ipc=10.8) sim_rate=12126 (inst/sec) elapsed = 0:0:04:23 / Tue Mar 22 07:41:13 2016
GPGPU-Sim uArch: cycles simulated: 296000  inst.: 3201760 (ipc=10.8) sim_rate=12127 (inst/sec) elapsed = 0:0:04:24 / Tue Mar 22 07:41:14 2016
GPGPU-Sim uArch: cycles simulated: 297000  inst.: 3211040 (ipc=10.8) sim_rate=12117 (inst/sec) elapsed = 0:0:04:25 / Tue Mar 22 07:41:15 2016
GPGPU-Sim uArch: cycles simulated: 298000  inst.: 3220768 (ipc=10.8) sim_rate=12108 (inst/sec) elapsed = 0:0:04:26 / Tue Mar 22 07:41:16 2016
GPGPU-Sim uArch: cycles simulated: 299500  inst.: 3236096 (ipc=10.8) sim_rate=12120 (inst/sec) elapsed = 0:0:04:27 / Tue Mar 22 07:41:17 2016
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(82,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 300500  inst.: 3245184 (ipc=10.8) sim_rate=12108 (inst/sec) elapsed = 0:0:04:28 / Tue Mar 22 07:41:18 2016
GPGPU-Sim uArch: cycles simulated: 302000  inst.: 3258176 (ipc=10.8) sim_rate=12112 (inst/sec) elapsed = 0:0:04:29 / Tue Mar 22 07:41:19 2016
GPGPU-Sim uArch: cycles simulated: 303500  inst.: 3271872 (ipc=10.8) sim_rate=12118 (inst/sec) elapsed = 0:0:04:30 / Tue Mar 22 07:41:20 2016
GPGPU-Sim uArch: cycles simulated: 305000  inst.: 3285760 (ipc=10.8) sim_rate=12124 (inst/sec) elapsed = 0:0:04:31 / Tue Mar 22 07:41:21 2016
GPGPU-Sim uArch: cycles simulated: 306500  inst.: 3299456 (ipc=10.8) sim_rate=12130 (inst/sec) elapsed = 0:0:04:32 / Tue Mar 22 07:41:22 2016
GPGPU-Sim uArch: cycles simulated: 307500  inst.: 3308672 (ipc=10.8) sim_rate=12119 (inst/sec) elapsed = 0:0:04:33 / Tue Mar 22 07:41:23 2016
GPGPU-Sim uArch: cycles simulated: 308500  inst.: 3318240 (ipc=10.8) sim_rate=12110 (inst/sec) elapsed = 0:0:04:34 / Tue Mar 22 07:41:24 2016
GPGPU-Sim uArch: cycles simulated: 310000  inst.: 3331808 (ipc=10.7) sim_rate=12115 (inst/sec) elapsed = 0:0:04:35 / Tue Mar 22 07:41:25 2016
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(73,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 311000  inst.: 3342080 (ipc=10.7) sim_rate=12108 (inst/sec) elapsed = 0:0:04:36 / Tue Mar 22 07:41:26 2016
GPGPU-Sim uArch: cycles simulated: 312000  inst.: 3350304 (ipc=10.7) sim_rate=12094 (inst/sec) elapsed = 0:0:04:37 / Tue Mar 22 07:41:27 2016
GPGPU-Sim uArch: cycles simulated: 313000  inst.: 3359680 (ipc=10.7) sim_rate=12085 (inst/sec) elapsed = 0:0:04:38 / Tue Mar 22 07:41:28 2016
GPGPU-Sim uArch: cycles simulated: 314500  inst.: 3373216 (ipc=10.7) sim_rate=12090 (inst/sec) elapsed = 0:0:04:39 / Tue Mar 22 07:41:29 2016
GPGPU-Sim uArch: cycles simulated: 315500  inst.: 3381888 (ipc=10.7) sim_rate=12078 (inst/sec) elapsed = 0:0:04:40 / Tue Mar 22 07:41:30 2016
GPGPU-Sim uArch: cycles simulated: 317000  inst.: 3395520 (ipc=10.7) sim_rate=12083 (inst/sec) elapsed = 0:0:04:41 / Tue Mar 22 07:41:31 2016
GPGPU-Sim uArch: cycles simulated: 318500  inst.: 3409408 (ipc=10.7) sim_rate=12090 (inst/sec) elapsed = 0:0:04:42 / Tue Mar 22 07:41:32 2016
GPGPU-Sim uArch: cycles simulated: 319500  inst.: 3417984 (ipc=10.7) sim_rate=12077 (inst/sec) elapsed = 0:0:04:43 / Tue Mar 22 07:41:33 2016
GPGPU-Sim uArch: cycles simulated: 321000  inst.: 3430848 (ipc=10.7) sim_rate=12080 (inst/sec) elapsed = 0:0:04:44 / Tue Mar 22 07:41:34 2016
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(65,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 322500  inst.: 3445120 (ipc=10.7) sim_rate=12088 (inst/sec) elapsed = 0:0:04:45 / Tue Mar 22 07:41:35 2016
GPGPU-Sim uArch: cycles simulated: 323500  inst.: 3454656 (ipc=10.7) sim_rate=12079 (inst/sec) elapsed = 0:0:04:46 / Tue Mar 22 07:41:36 2016
GPGPU-Sim uArch: cycles simulated: 325000  inst.: 3467104 (ipc=10.7) sim_rate=12080 (inst/sec) elapsed = 0:0:04:47 / Tue Mar 22 07:41:37 2016
GPGPU-Sim uArch: cycles simulated: 326500  inst.: 3481600 (ipc=10.7) sim_rate=12088 (inst/sec) elapsed = 0:0:04:48 / Tue Mar 22 07:41:38 2016
GPGPU-Sim uArch: cycles simulated: 327500  inst.: 3491968 (ipc=10.7) sim_rate=12082 (inst/sec) elapsed = 0:0:04:49 / Tue Mar 22 07:41:39 2016
GPGPU-Sim uArch: cycles simulated: 329000  inst.: 3505568 (ipc=10.7) sim_rate=12088 (inst/sec) elapsed = 0:0:04:50 / Tue Mar 22 07:41:40 2016
GPGPU-Sim uArch: cycles simulated: 330500  inst.: 3519072 (ipc=10.6) sim_rate=12093 (inst/sec) elapsed = 0:0:04:51 / Tue Mar 22 07:41:41 2016
GPGPU-Sim uArch: cycles simulated: 332000  inst.: 3531936 (ipc=10.6) sim_rate=12095 (inst/sec) elapsed = 0:0:04:52 / Tue Mar 22 07:41:42 2016
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(5,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 333500  inst.: 3545728 (ipc=10.6) sim_rate=12101 (inst/sec) elapsed = 0:0:04:53 / Tue Mar 22 07:41:43 2016
GPGPU-Sim uArch: cycles simulated: 334500  inst.: 3554080 (ipc=10.6) sim_rate=12088 (inst/sec) elapsed = 0:0:04:54 / Tue Mar 22 07:41:44 2016
GPGPU-Sim uArch: cycles simulated: 335500  inst.: 3564384 (ipc=10.6) sim_rate=12082 (inst/sec) elapsed = 0:0:04:55 / Tue Mar 22 07:41:45 2016
GPGPU-Sim uArch: cycles simulated: 337000  inst.: 3578016 (ipc=10.6) sim_rate=12087 (inst/sec) elapsed = 0:0:04:56 / Tue Mar 22 07:41:46 2016
GPGPU-Sim uArch: cycles simulated: 338000  inst.: 3586784 (ipc=10.6) sim_rate=12076 (inst/sec) elapsed = 0:0:04:57 / Tue Mar 22 07:41:47 2016
GPGPU-Sim uArch: cycles simulated: 339500  inst.: 3600768 (ipc=10.6) sim_rate=12083 (inst/sec) elapsed = 0:0:04:58 / Tue Mar 22 07:41:48 2016
GPGPU-Sim uArch: cycles simulated: 340500  inst.: 3610944 (ipc=10.6) sim_rate=12076 (inst/sec) elapsed = 0:0:04:59 / Tue Mar 22 07:41:49 2016
GPGPU-Sim uArch: cycles simulated: 341500  inst.: 3619008 (ipc=10.6) sim_rate=12063 (inst/sec) elapsed = 0:0:05:00 / Tue Mar 22 07:41:50 2016
GPGPU-Sim uArch: cycles simulated: 343000  inst.: 3633280 (ipc=10.6) sim_rate=12070 (inst/sec) elapsed = 0:0:05:01 / Tue Mar 22 07:41:51 2016
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(29,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 344000  inst.: 3642880 (ipc=10.6) sim_rate=12062 (inst/sec) elapsed = 0:0:05:02 / Tue Mar 22 07:41:52 2016
GPGPU-Sim uArch: cycles simulated: 345000  inst.: 3652640 (ipc=10.6) sim_rate=12054 (inst/sec) elapsed = 0:0:05:03 / Tue Mar 22 07:41:53 2016
GPGPU-Sim uArch: cycles simulated: 346500  inst.: 3666624 (ipc=10.6) sim_rate=12061 (inst/sec) elapsed = 0:0:05:04 / Tue Mar 22 07:41:54 2016
GPGPU-Sim uArch: cycles simulated: 348000  inst.: 3680192 (ipc=10.6) sim_rate=12066 (inst/sec) elapsed = 0:0:05:05 / Tue Mar 22 07:41:55 2016
GPGPU-Sim uArch: cycles simulated: 349000  inst.: 3690624 (ipc=10.6) sim_rate=12060 (inst/sec) elapsed = 0:0:05:06 / Tue Mar 22 07:41:56 2016
GPGPU-Sim uArch: cycles simulated: 350500  inst.: 3704320 (ipc=10.6) sim_rate=12066 (inst/sec) elapsed = 0:0:05:07 / Tue Mar 22 07:41:57 2016
GPGPU-Sim uArch: cycles simulated: 352000  inst.: 3718944 (ipc=10.6) sim_rate=12074 (inst/sec) elapsed = 0:0:05:08 / Tue Mar 22 07:41:58 2016
GPGPU-Sim uArch: cycles simulated: 354000  inst.: 3738624 (ipc=10.6) sim_rate=12099 (inst/sec) elapsed = 0:0:05:09 / Tue Mar 22 07:41:59 2016
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(80,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 355000  inst.: 3747936 (ipc=10.6) sim_rate=12090 (inst/sec) elapsed = 0:0:05:10 / Tue Mar 22 07:42:00 2016
GPGPU-Sim uArch: cycles simulated: 356500  inst.: 3762432 (ipc=10.6) sim_rate=12097 (inst/sec) elapsed = 0:0:05:11 / Tue Mar 22 07:42:01 2016
GPGPU-Sim uArch: cycles simulated: 358000  inst.: 3776128 (ipc=10.5) sim_rate=12102 (inst/sec) elapsed = 0:0:05:12 / Tue Mar 22 07:42:02 2016
GPGPU-Sim uArch: cycles simulated: 360000  inst.: 3794880 (ipc=10.5) sim_rate=12124 (inst/sec) elapsed = 0:0:05:13 / Tue Mar 22 07:42:03 2016
GPGPU-Sim uArch: cycles simulated: 361500  inst.: 3808320 (ipc=10.5) sim_rate=12128 (inst/sec) elapsed = 0:0:05:14 / Tue Mar 22 07:42:04 2016
GPGPU-Sim uArch: cycles simulated: 362500  inst.: 3818400 (ipc=10.5) sim_rate=12121 (inst/sec) elapsed = 0:0:05:15 / Tue Mar 22 07:42:05 2016
GPGPU-Sim uArch: cycles simulated: 364000  inst.: 3832192 (ipc=10.5) sim_rate=12127 (inst/sec) elapsed = 0:0:05:16 / Tue Mar 22 07:42:06 2016
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(20,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 365000  inst.: 3841888 (ipc=10.5) sim_rate=12119 (inst/sec) elapsed = 0:0:05:17 / Tue Mar 22 07:42:07 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (365015,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(365016,0)
GPGPU-Sim uArch: cycles simulated: 366500  inst.: 3855840 (ipc=10.5) sim_rate=12125 (inst/sec) elapsed = 0:0:05:18 / Tue Mar 22 07:42:08 2016
GPGPU-Sim uArch: cycles simulated: 368000  inst.: 3870560 (ipc=10.5) sim_rate=12133 (inst/sec) elapsed = 0:0:05:19 / Tue Mar 22 07:42:09 2016
GPGPU-Sim uArch: cycles simulated: 369500  inst.: 3884000 (ipc=10.5) sim_rate=12137 (inst/sec) elapsed = 0:0:05:20 / Tue Mar 22 07:42:10 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (370641,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(370642,0)
GPGPU-Sim uArch: cycles simulated: 371000  inst.: 3898880 (ipc=10.5) sim_rate=12146 (inst/sec) elapsed = 0:0:05:21 / Tue Mar 22 07:42:11 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (371898,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(371899,0)
GPGPU-Sim uArch: cycles simulated: 372500  inst.: 3916032 (ipc=10.5) sim_rate=12161 (inst/sec) elapsed = 0:0:05:22 / Tue Mar 22 07:42:12 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (372932,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(372933,0)
GPGPU-Sim uArch: cycles simulated: 374000  inst.: 3933024 (ipc=10.5) sim_rate=12176 (inst/sec) elapsed = 0:0:05:23 / Tue Mar 22 07:42:13 2016
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(27,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 375500  inst.: 3948800 (ipc=10.5) sim_rate=12187 (inst/sec) elapsed = 0:0:05:24 / Tue Mar 22 07:42:14 2016
GPGPU-Sim uArch: cycles simulated: 377500  inst.: 3967360 (ipc=10.5) sim_rate=12207 (inst/sec) elapsed = 0:0:05:25 / Tue Mar 22 07:42:15 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (377649,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(377650,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (378263,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(378264,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (378749,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(378750,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (378988,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(378989,0)
GPGPU-Sim uArch: cycles simulated: 379000  inst.: 3985760 (ipc=10.5) sim_rate=12226 (inst/sec) elapsed = 0:0:05:26 / Tue Mar 22 07:42:16 2016
GPGPU-Sim uArch: cycles simulated: 380000  inst.: 3998816 (ipc=10.5) sim_rate=12228 (inst/sec) elapsed = 0:0:05:27 / Tue Mar 22 07:42:17 2016
GPGPU-Sim uArch: cycles simulated: 381500  inst.: 4019008 (ipc=10.5) sim_rate=12253 (inst/sec) elapsed = 0:0:05:28 / Tue Mar 22 07:42:18 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (381597,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(381598,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (382840,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(382841,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(99,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 383500  inst.: 4040896 (ipc=10.5) sim_rate=12282 (inst/sec) elapsed = 0:0:05:29 / Tue Mar 22 07:42:19 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (384551,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(384552,0)
GPGPU-Sim uArch: cycles simulated: 385000  inst.: 4058688 (ipc=10.5) sim_rate=12299 (inst/sec) elapsed = 0:0:05:30 / Tue Mar 22 07:42:20 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (386435,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(386436,0)
GPGPU-Sim uArch: cycles simulated: 386500  inst.: 4075872 (ipc=10.5) sim_rate=12313 (inst/sec) elapsed = 0:0:05:31 / Tue Mar 22 07:42:21 2016
GPGPU-Sim uArch: cycles simulated: 388000  inst.: 4090848 (ipc=10.5) sim_rate=12321 (inst/sec) elapsed = 0:0:05:32 / Tue Mar 22 07:42:22 2016
GPGPU-Sim uArch: cycles simulated: 389500  inst.: 4105600 (ipc=10.5) sim_rate=12329 (inst/sec) elapsed = 0:0:05:33 / Tue Mar 22 07:42:23 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (389650,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(389651,0)
GPGPU-Sim uArch: cycles simulated: 391000  inst.: 4122560 (ipc=10.5) sim_rate=12342 (inst/sec) elapsed = 0:0:05:34 / Tue Mar 22 07:42:24 2016
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(43,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 393000  inst.: 4141824 (ipc=10.5) sim_rate=12363 (inst/sec) elapsed = 0:0:05:35 / Tue Mar 22 07:42:25 2016
GPGPU-Sim uArch: cycles simulated: 394000  inst.: 4151744 (ipc=10.5) sim_rate=12356 (inst/sec) elapsed = 0:0:05:36 / Tue Mar 22 07:42:26 2016
GPGPU-Sim uArch: cycles simulated: 395000  inst.: 4160032 (ipc=10.5) sim_rate=12344 (inst/sec) elapsed = 0:0:05:37 / Tue Mar 22 07:42:27 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (395940,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(395941,0)
GPGPU-Sim uArch: cycles simulated: 396500  inst.: 4175392 (ipc=10.5) sim_rate=12353 (inst/sec) elapsed = 0:0:05:38 / Tue Mar 22 07:42:28 2016
GPGPU-Sim uArch: cycles simulated: 397500  inst.: 4185472 (ipc=10.5) sim_rate=12346 (inst/sec) elapsed = 0:0:05:39 / Tue Mar 22 07:42:29 2016
GPGPU-Sim uArch: cycles simulated: 399000  inst.: 4198912 (ipc=10.5) sim_rate=12349 (inst/sec) elapsed = 0:0:05:40 / Tue Mar 22 07:42:30 2016
GPGPU-Sim uArch: cycles simulated: 401000  inst.: 4217856 (ipc=10.5) sim_rate=12369 (inst/sec) elapsed = 0:0:05:41 / Tue Mar 22 07:42:31 2016
GPGPU-Sim uArch: cycles simulated: 402500  inst.: 4231840 (ipc=10.5) sim_rate=12373 (inst/sec) elapsed = 0:0:05:42 / Tue Mar 22 07:42:32 2016
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(16,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 404000  inst.: 4245664 (ipc=10.5) sim_rate=12378 (inst/sec) elapsed = 0:0:05:43 / Tue Mar 22 07:42:33 2016
GPGPU-Sim uArch: cycles simulated: 405000  inst.: 4256064 (ipc=10.5) sim_rate=12372 (inst/sec) elapsed = 0:0:05:44 / Tue Mar 22 07:42:34 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (405419,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(405420,0)
GPGPU-Sim uArch: cycles simulated: 406000  inst.: 4266272 (ipc=10.5) sim_rate=12366 (inst/sec) elapsed = 0:0:05:45 / Tue Mar 22 07:42:35 2016
GPGPU-Sim uArch: cycles simulated: 407500  inst.: 4280640 (ipc=10.5) sim_rate=12371 (inst/sec) elapsed = 0:0:05:46 / Tue Mar 22 07:42:36 2016
GPGPU-Sim uArch: cycles simulated: 408500  inst.: 4289920 (ipc=10.5) sim_rate=12362 (inst/sec) elapsed = 0:0:05:47 / Tue Mar 22 07:42:37 2016
GPGPU-Sim uArch: cycles simulated: 410000  inst.: 4304704 (ipc=10.5) sim_rate=12369 (inst/sec) elapsed = 0:0:05:48 / Tue Mar 22 07:42:38 2016
GPGPU-Sim uArch: cycles simulated: 411500  inst.: 4317984 (ipc=10.5) sim_rate=12372 (inst/sec) elapsed = 0:0:05:49 / Tue Mar 22 07:42:39 2016
GPGPU-Sim uArch: cycles simulated: 413000  inst.: 4332384 (ipc=10.5) sim_rate=12378 (inst/sec) elapsed = 0:0:05:50 / Tue Mar 22 07:42:40 2016
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(20,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 414500  inst.: 4345600 (ipc=10.5) sim_rate=12380 (inst/sec) elapsed = 0:0:05:51 / Tue Mar 22 07:42:41 2016
GPGPU-Sim uArch: cycles simulated: 416000  inst.: 4358688 (ipc=10.5) sim_rate=12382 (inst/sec) elapsed = 0:0:05:52 / Tue Mar 22 07:42:42 2016
GPGPU-Sim uArch: cycles simulated: 417500  inst.: 4373888 (ipc=10.5) sim_rate=12390 (inst/sec) elapsed = 0:0:05:53 / Tue Mar 22 07:42:43 2016
GPGPU-Sim uArch: cycles simulated: 419500  inst.: 4393152 (ipc=10.5) sim_rate=12410 (inst/sec) elapsed = 0:0:05:54 / Tue Mar 22 07:42:44 2016
GPGPU-Sim uArch: cycles simulated: 420500  inst.: 4403616 (ipc=10.5) sim_rate=12404 (inst/sec) elapsed = 0:0:05:55 / Tue Mar 22 07:42:45 2016
GPGPU-Sim uArch: cycles simulated: 422000  inst.: 4416096 (ipc=10.5) sim_rate=12404 (inst/sec) elapsed = 0:0:05:56 / Tue Mar 22 07:42:46 2016
GPGPU-Sim uArch: cycles simulated: 423000  inst.: 4424704 (ipc=10.5) sim_rate=12394 (inst/sec) elapsed = 0:0:05:57 / Tue Mar 22 07:42:47 2016
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(25,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 424000  inst.: 4434048 (ipc=10.5) sim_rate=12385 (inst/sec) elapsed = 0:0:05:58 / Tue Mar 22 07:42:48 2016
GPGPU-Sim uArch: cycles simulated: 425500  inst.: 4448000 (ipc=10.5) sim_rate=12389 (inst/sec) elapsed = 0:0:05:59 / Tue Mar 22 07:42:49 2016
GPGPU-Sim uArch: cycles simulated: 426500  inst.: 4456224 (ipc=10.4) sim_rate=12378 (inst/sec) elapsed = 0:0:06:00 / Tue Mar 22 07:42:50 2016
GPGPU-Sim uArch: cycles simulated: 428000  inst.: 4471328 (ipc=10.4) sim_rate=12385 (inst/sec) elapsed = 0:0:06:01 / Tue Mar 22 07:42:51 2016
GPGPU-Sim uArch: cycles simulated: 429500  inst.: 4486560 (ipc=10.4) sim_rate=12393 (inst/sec) elapsed = 0:0:06:02 / Tue Mar 22 07:42:52 2016
GPGPU-Sim uArch: cycles simulated: 430500  inst.: 4495520 (ipc=10.4) sim_rate=12384 (inst/sec) elapsed = 0:0:06:03 / Tue Mar 22 07:42:53 2016
GPGPU-Sim uArch: cycles simulated: 432000  inst.: 4510336 (ipc=10.4) sim_rate=12391 (inst/sec) elapsed = 0:0:06:04 / Tue Mar 22 07:42:54 2016
GPGPU-Sim uArch: cycles simulated: 433500  inst.: 4522816 (ipc=10.4) sim_rate=12391 (inst/sec) elapsed = 0:0:06:05 / Tue Mar 22 07:42:55 2016
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(102,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 434500  inst.: 4533312 (ipc=10.4) sim_rate=12386 (inst/sec) elapsed = 0:0:06:06 / Tue Mar 22 07:42:56 2016
GPGPU-Sim uArch: cycles simulated: 435500  inst.: 4542720 (ipc=10.4) sim_rate=12377 (inst/sec) elapsed = 0:0:06:07 / Tue Mar 22 07:42:57 2016
GPGPU-Sim uArch: cycles simulated: 437000  inst.: 4556928 (ipc=10.4) sim_rate=12382 (inst/sec) elapsed = 0:0:06:08 / Tue Mar 22 07:42:58 2016
GPGPU-Sim uArch: cycles simulated: 438000  inst.: 4567072 (ipc=10.4) sim_rate=12376 (inst/sec) elapsed = 0:0:06:09 / Tue Mar 22 07:42:59 2016
GPGPU-Sim uArch: cycles simulated: 439000  inst.: 4575296 (ipc=10.4) sim_rate=12365 (inst/sec) elapsed = 0:0:06:10 / Tue Mar 22 07:43:00 2016
GPGPU-Sim uArch: cycles simulated: 440500  inst.: 4589984 (ipc=10.4) sim_rate=12371 (inst/sec) elapsed = 0:0:06:11 / Tue Mar 22 07:43:01 2016
GPGPU-Sim uArch: cycles simulated: 441500  inst.: 4599360 (ipc=10.4) sim_rate=12363 (inst/sec) elapsed = 0:0:06:12 / Tue Mar 22 07:43:02 2016
GPGPU-Sim uArch: cycles simulated: 443000  inst.: 4613728 (ipc=10.4) sim_rate=12369 (inst/sec) elapsed = 0:0:06:13 / Tue Mar 22 07:43:03 2016
GPGPU-Sim uArch: cycles simulated: 444500  inst.: 4627136 (ipc=10.4) sim_rate=12372 (inst/sec) elapsed = 0:0:06:14 / Tue Mar 22 07:43:04 2016
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(95,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 446000  inst.: 4641504 (ipc=10.4) sim_rate=12377 (inst/sec) elapsed = 0:0:06:15 / Tue Mar 22 07:43:05 2016
GPGPU-Sim uArch: cycles simulated: 447000  inst.: 4650496 (ipc=10.4) sim_rate=12368 (inst/sec) elapsed = 0:0:06:16 / Tue Mar 22 07:43:06 2016
GPGPU-Sim uArch: cycles simulated: 449000  inst.: 4669920 (ipc=10.4) sim_rate=12387 (inst/sec) elapsed = 0:0:06:17 / Tue Mar 22 07:43:07 2016
GPGPU-Sim uArch: cycles simulated: 450500  inst.: 4684672 (ipc=10.4) sim_rate=12393 (inst/sec) elapsed = 0:0:06:18 / Tue Mar 22 07:43:08 2016
GPGPU-Sim uArch: cycles simulated: 451500  inst.: 4695200 (ipc=10.4) sim_rate=12388 (inst/sec) elapsed = 0:0:06:19 / Tue Mar 22 07:43:09 2016
GPGPU-Sim uArch: cycles simulated: 453000  inst.: 4710688 (ipc=10.4) sim_rate=12396 (inst/sec) elapsed = 0:0:06:20 / Tue Mar 22 07:43:10 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (453730,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(453731,0)
GPGPU-Sim uArch: cycles simulated: 454000  inst.: 4721888 (ipc=10.4) sim_rate=12393 (inst/sec) elapsed = 0:0:06:21 / Tue Mar 22 07:43:11 2016
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(41,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 455000  inst.: 4731840 (ipc=10.4) sim_rate=12387 (inst/sec) elapsed = 0:0:06:22 / Tue Mar 22 07:43:12 2016
GPGPU-Sim uArch: cycles simulated: 456500  inst.: 4748544 (ipc=10.4) sim_rate=12398 (inst/sec) elapsed = 0:0:06:23 / Tue Mar 22 07:43:13 2016
GPGPU-Sim uArch: cycles simulated: 457500  inst.: 4758304 (ipc=10.4) sim_rate=12391 (inst/sec) elapsed = 0:0:06:24 / Tue Mar 22 07:43:14 2016
GPGPU-Sim uArch: cycles simulated: 459000  inst.: 4773088 (ipc=10.4) sim_rate=12397 (inst/sec) elapsed = 0:0:06:25 / Tue Mar 22 07:43:15 2016
GPGPU-Sim uArch: cycles simulated: 460000  inst.: 4781824 (ipc=10.4) sim_rate=12388 (inst/sec) elapsed = 0:0:06:26 / Tue Mar 22 07:43:16 2016
GPGPU-Sim uArch: cycles simulated: 461000  inst.: 4790336 (ipc=10.4) sim_rate=12378 (inst/sec) elapsed = 0:0:06:27 / Tue Mar 22 07:43:17 2016
GPGPU-Sim uArch: cycles simulated: 462500  inst.: 4804704 (ipc=10.4) sim_rate=12383 (inst/sec) elapsed = 0:0:06:28 / Tue Mar 22 07:43:18 2016
GPGPU-Sim uArch: cycles simulated: 464000  inst.: 4818560 (ipc=10.4) sim_rate=12387 (inst/sec) elapsed = 0:0:06:29 / Tue Mar 22 07:43:19 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (464437,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(464438,0)
GPGPU-Sim uArch: cycles simulated: 465000  inst.: 4828704 (ipc=10.4) sim_rate=12381 (inst/sec) elapsed = 0:0:06:30 / Tue Mar 22 07:43:20 2016
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(30,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 466500  inst.: 4842400 (ipc=10.4) sim_rate=12384 (inst/sec) elapsed = 0:0:06:31 / Tue Mar 22 07:43:21 2016
GPGPU-Sim uArch: cycles simulated: 468000  inst.: 4856096 (ipc=10.4) sim_rate=12388 (inst/sec) elapsed = 0:0:06:32 / Tue Mar 22 07:43:22 2016
GPGPU-Sim uArch: cycles simulated: 469000  inst.: 4866272 (ipc=10.4) sim_rate=12382 (inst/sec) elapsed = 0:0:06:33 / Tue Mar 22 07:43:23 2016
GPGPU-Sim uArch: cycles simulated: 470500  inst.: 4879168 (ipc=10.4) sim_rate=12383 (inst/sec) elapsed = 0:0:06:34 / Tue Mar 22 07:43:24 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (470640,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(470641,0)
GPGPU-Sim uArch: cycles simulated: 471500  inst.: 4890144 (ipc=10.4) sim_rate=12380 (inst/sec) elapsed = 0:0:06:35 / Tue Mar 22 07:43:25 2016
GPGPU-Sim uArch: cycles simulated: 473000  inst.: 4905408 (ipc=10.4) sim_rate=12387 (inst/sec) elapsed = 0:0:06:36 / Tue Mar 22 07:43:26 2016
GPGPU-Sim uArch: cycles simulated: 474500  inst.: 4920608 (ipc=10.4) sim_rate=12394 (inst/sec) elapsed = 0:0:06:37 / Tue Mar 22 07:43:27 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (474898,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(474899,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (474966,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(474967,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(39,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 475500  inst.: 4932864 (ipc=10.4) sim_rate=12394 (inst/sec) elapsed = 0:0:06:38 / Tue Mar 22 07:43:28 2016
GPGPU-Sim uArch: cycles simulated: 477000  inst.: 4948320 (ipc=10.4) sim_rate=12401 (inst/sec) elapsed = 0:0:06:39 / Tue Mar 22 07:43:29 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (477410,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(477411,0)
GPGPU-Sim uArch: cycles simulated: 478000  inst.: 4960288 (ipc=10.4) sim_rate=12400 (inst/sec) elapsed = 0:0:06:40 / Tue Mar 22 07:43:30 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (478135,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(478136,0)
GPGPU-Sim uArch: cycles simulated: 479500  inst.: 4977536 (ipc=10.4) sim_rate=12412 (inst/sec) elapsed = 0:0:06:41 / Tue Mar 22 07:43:31 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (480081,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(480082,0)
GPGPU-Sim uArch: cycles simulated: 480500  inst.: 4988864 (ipc=10.4) sim_rate=12410 (inst/sec) elapsed = 0:0:06:42 / Tue Mar 22 07:43:32 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (481037,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(481038,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (481097,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(481098,0)
GPGPU-Sim uArch: cycles simulated: 481500  inst.: 5002144 (ipc=10.4) sim_rate=12412 (inst/sec) elapsed = 0:0:06:43 / Tue Mar 22 07:43:33 2016
GPGPU-Sim uArch: cycles simulated: 482500  inst.: 5014848 (ipc=10.4) sim_rate=12412 (inst/sec) elapsed = 0:0:06:44 / Tue Mar 22 07:43:34 2016
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(107,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 484000  inst.: 5028128 (ipc=10.4) sim_rate=12415 (inst/sec) elapsed = 0:0:06:45 / Tue Mar 22 07:43:35 2016
GPGPU-Sim uArch: cycles simulated: 485000  inst.: 5038208 (ipc=10.4) sim_rate=12409 (inst/sec) elapsed = 0:0:06:46 / Tue Mar 22 07:43:36 2016
GPGPU-Sim uArch: cycles simulated: 486500  inst.: 5052896 (ipc=10.4) sim_rate=12414 (inst/sec) elapsed = 0:0:06:47 / Tue Mar 22 07:43:37 2016
GPGPU-Sim uArch: cycles simulated: 488000  inst.: 5067392 (ipc=10.4) sim_rate=12420 (inst/sec) elapsed = 0:0:06:48 / Tue Mar 22 07:43:38 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (488920,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(488921,0)
GPGPU-Sim uArch: cycles simulated: 489000  inst.: 5077280 (ipc=10.4) sim_rate=12413 (inst/sec) elapsed = 0:0:06:49 / Tue Mar 22 07:43:39 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (489659,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(489660,0)
GPGPU-Sim uArch: cycles simulated: 490500  inst.: 5093088 (ipc=10.4) sim_rate=12422 (inst/sec) elapsed = 0:0:06:50 / Tue Mar 22 07:43:40 2016
GPGPU-Sim uArch: cycles simulated: 491500  inst.: 5102592 (ipc=10.4) sim_rate=12415 (inst/sec) elapsed = 0:0:06:51 / Tue Mar 22 07:43:41 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (491675,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(491676,0)
GPGPU-Sim uArch: cycles simulated: 493000  inst.: 5120608 (ipc=10.4) sim_rate=12428 (inst/sec) elapsed = 0:0:06:52 / Tue Mar 22 07:43:42 2016
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(113,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 494000  inst.: 5130208 (ipc=10.4) sim_rate=12421 (inst/sec) elapsed = 0:0:06:53 / Tue Mar 22 07:43:43 2016
GPGPU-Sim uArch: cycles simulated: 495000  inst.: 5139808 (ipc=10.4) sim_rate=12414 (inst/sec) elapsed = 0:0:06:54 / Tue Mar 22 07:43:44 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (495856,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(495857,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (495874,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(495875,0)
GPGPU-Sim uArch: cycles simulated: 496000  inst.: 5153024 (ipc=10.4) sim_rate=12416 (inst/sec) elapsed = 0:0:06:55 / Tue Mar 22 07:43:45 2016
GPGPU-Sim uArch: cycles simulated: 497500  inst.: 5168352 (ipc=10.4) sim_rate=12423 (inst/sec) elapsed = 0:0:06:56 / Tue Mar 22 07:43:46 2016
GPGPU-Sim uArch: cycles simulated: 498500  inst.: 5180032 (ipc=10.4) sim_rate=12422 (inst/sec) elapsed = 0:0:06:57 / Tue Mar 22 07:43:47 2016
GPGPU-Sim uArch: cycles simulated: 499500  inst.: 5189216 (ipc=10.4) sim_rate=12414 (inst/sec) elapsed = 0:0:06:58 / Tue Mar 22 07:43:48 2016
GPGPU-Sim uArch: cycles simulated: 500500  inst.: 5197856 (ipc=10.4) sim_rate=12405 (inst/sec) elapsed = 0:0:06:59 / Tue Mar 22 07:43:49 2016
GPGPU-Sim uArch: cycles simulated: 501500  inst.: 5207744 (ipc=10.4) sim_rate=12399 (inst/sec) elapsed = 0:0:07:00 / Tue Mar 22 07:43:50 2016
GPGPU-Sim uArch: cycles simulated: 502500  inst.: 5216768 (ipc=10.4) sim_rate=12391 (inst/sec) elapsed = 0:0:07:01 / Tue Mar 22 07:43:51 2016
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(109,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 503500  inst.: 5226688 (ipc=10.4) sim_rate=12385 (inst/sec) elapsed = 0:0:07:02 / Tue Mar 22 07:43:52 2016
GPGPU-Sim uArch: cycles simulated: 504500  inst.: 5236160 (ipc=10.4) sim_rate=12378 (inst/sec) elapsed = 0:0:07:03 / Tue Mar 22 07:43:53 2016
GPGPU-Sim uArch: cycles simulated: 506000  inst.: 5249504 (ipc=10.4) sim_rate=12380 (inst/sec) elapsed = 0:0:07:04 / Tue Mar 22 07:43:54 2016
