Active-HDL 9.2.2499.sp1.36.4586  2014-07-16 14:21:03

Elaboration top modules:
Architecture                  behave(tdc_tb)


----------------------------------------------------------------------------------------------------
Entity      | Architecture | Library | Info | Compiler Version                | Compilation Options
----------------------------------------------------------------------------------------------------
tdc_tb      | behave       | tdc_lib |      | 9.2.2499.sp1.36.4586  (Windows) | -dbg
tdc         | behave       | tdc_lib |      | 9.2.2499.sp1.36.4586  (Windows) | -dbg
tdc_channel | behave       | tdc_lib |      | 9.2.2499.sp1.36.4586  (Windows) | -dbg
tdc_fifo    | fwft_arch0   | tdc_lib |      | 9.2.2499.sp1.36.4586  (Windows) | -dbg
fdce        | fdce_v       | unisim  |      | 9.2.2499.sp1.36.4586  (Windows) | -vendor xilinx
fdse        | fdse_v       | unisim  |      | 9.2.2499.sp1.36.4586  (Windows) | -vendor xilinx
----------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------
VHDL Package               | Library | Info | Compiler Version                | Compilation Options
----------------------------------------------------------------------------------------------------
standard                   | std     |      |                                 | <unavailable>
TEXTIO                     | std     |      | 9.2.2499.sp1.36.4586  (Windows) |  -2008
std_logic_1164             | ieee    |      | 9.2.2499.sp1.36.4586  (Windows) |  -2008
MATH_REAL                  | ieee    |      | 9.2.2499.sp1.36.4586  (Windows) | 
NUMERIC_STD                | ieee    |      | 9.2.2499.sp1.36.4586  (Windows) |  -2008
std_logic_arith            | ieee    |      | 9.2.2499.sp1.36.4586  (Windows) | 
STD_LOGIC_UNSIGNED         | ieee    |      | 9.2.2499.sp1.36.4586  (Windows) | 
VCOMPONENTS                | unisim  |      | 9.2.2499.sp1.36.4586  (Windows) | -vendor xilinx
tdc_pkg                    | tdc_lib |      | 9.2.2499.sp1.36.4586  (Windows) | -dbg
----------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------
Library                    | Comment
----------------------------------------------------------------------------------------------------
ieee                       | Standard IEEE packages library
std                        | Standard VHDL library
tdc_lib                    | None
unisim                     | XILINX ISE 14.6, UNISIM VHDL LIBRARY
----------------------------------------------------------------------------------------------------


Simulation Options: vsim tdc_tb -t 10ps -ieee_nowarn


The performance of simulation is reduced. Version PE
