// Seed: 2338006575
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6;
  wire id_7;
  always @(posedge 1) id_5 = 1;
  assign id_2 = 1 == 1;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  assign id_2 = id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  wire id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10;
endmodule
