// Seed: 1126664107
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  input wire id_26;
  output wire id_25;
  inout wire id_24;
  output wire id_23;
  inout wire id_22;
  input wire id_21;
  input wire id_20;
  input wire id_19;
  output wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_25 = 1'b0;
  wire id_27;
  assign id_23 = 1'd0;
  wire id_28;
  uwire  id_29  =  1 'd0 ,  id_30  ,  id_31  =  1  *  1  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  =  id_15  ,  id_45  ,  id_46  ,  id_47  =  1  ;
  assign id_40 = ~1;
  tri0 id_48, id_49;
  wire id_50;
  id_51(
      .id_0(id_48 + 1), .id_1(id_49), .id_2(1)
  );
  always begin
    id_18 = id_22 | 1'b0 | 1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35
);
  output wire id_35;
  input wire id_34;
  input wire id_33;
  inout wire id_32;
  input wire id_31;
  inout wire id_30;
  output wire id_29;
  inout wire id_28;
  inout wire id_27;
  output wire id_26;
  input wire id_25;
  output wire id_24;
  output wire id_23;
  output wire id_22;
  output wire id_21;
  output wire id_20;
  inout wire id_19;
  input wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  always id_27 <= id_3;
  or (
      id_29,
      id_34,
      id_15,
      id_7,
      id_3,
      id_28,
      id_32,
      id_27,
      id_11,
      id_18,
      id_33,
      id_6,
      id_12,
      id_9,
      id_30,
      id_25,
      id_19,
      id_8,
      id_31
  );
  module_0(
      id_19,
      id_28,
      id_30,
      id_4,
      id_19,
      id_11,
      id_9,
      id_18,
      id_33,
      id_23,
      id_7,
      id_15,
      id_25,
      id_21,
      id_6,
      id_33,
      id_8,
      id_29,
      id_13,
      id_30,
      id_30,
      id_19,
      id_6,
      id_28,
      id_16,
      id_13
  );
endmodule
