<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2111" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2111{left:69px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t2_2111{left:659px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2111{left:778px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_2111{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_2111{left:70px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_2111{left:360px;bottom:901px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t7_2111{left:70px;bottom:817px;letter-spacing:-0.12px;}
#t8_2111{left:70px;bottom:794px;letter-spacing:-0.15px;word-spacing:-0.82px;}
#t9_2111{left:70px;bottom:778px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#ta_2111{left:70px;bottom:761px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tb_2111{left:70px;bottom:744px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_2111{left:70px;bottom:709px;letter-spacing:-0.13px;}
#td_2111{left:70px;bottom:684px;letter-spacing:-0.14px;word-spacing:0.06px;}
#te_2111{left:70px;bottom:666px;letter-spacing:-0.11px;}
#tf_2111{left:91px;bottom:648px;letter-spacing:-0.14px;}
#tg_2111{left:70px;bottom:629px;letter-spacing:-0.15px;}
#th_2111{left:91px;bottom:611px;letter-spacing:-0.14px;}
#ti_2111{left:70px;bottom:574px;letter-spacing:-0.12px;}
#tj_2111{left:91px;bottom:556px;letter-spacing:-0.12px;}
#tk_2111{left:70px;bottom:538px;letter-spacing:-0.11px;}
#tl_2111{left:91px;bottom:519px;letter-spacing:-0.12px;}
#tm_2111{left:70px;bottom:501px;letter-spacing:-0.12px;}
#tn_2111{left:70px;bottom:464px;letter-spacing:-0.12px;}
#to_2111{left:70px;bottom:446px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tp_2111{left:70px;bottom:411px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#tq_2111{left:70px;bottom:386px;letter-spacing:-0.13px;}
#tr_2111{left:70px;bottom:368px;letter-spacing:-0.13px;}
#ts_2111{left:70px;bottom:350px;letter-spacing:-0.13px;}
#tt_2111{left:70px;bottom:331px;letter-spacing:-0.13px;}
#tu_2111{left:70px;bottom:313px;letter-spacing:-0.13px;}
#tv_2111{left:70px;bottom:295px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tw_2111{left:70px;bottom:260px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#tx_2111{left:70px;bottom:237px;letter-spacing:-0.18px;word-spacing:-0.38px;}
#ty_2111{left:70px;bottom:202px;letter-spacing:-0.14px;word-spacing:0.06px;}
#tz_2111{left:70px;bottom:179px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#t10_2111{left:79px;bottom:1065px;letter-spacing:-0.14px;}
#t11_2111{left:79px;bottom:1050px;letter-spacing:-0.12px;}
#t12_2111{left:314px;bottom:1065px;letter-spacing:-0.13px;}
#t13_2111{left:314px;bottom:1050px;letter-spacing:-0.18px;}
#t14_2111{left:358px;bottom:1065px;letter-spacing:-0.12px;}
#t15_2111{left:358px;bottom:1050px;letter-spacing:-0.1px;word-spacing:-1.16px;}
#t16_2111{left:358px;bottom:1034px;letter-spacing:-0.12px;}
#t17_2111{left:431px;bottom:1065px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t18_2111{left:431px;bottom:1050px;letter-spacing:-0.12px;}
#t19_2111{left:556px;bottom:1065px;letter-spacing:-0.12px;}
#t1a_2111{left:79px;bottom:1011px;letter-spacing:-0.12px;}
#t1b_2111{left:79px;bottom:995px;letter-spacing:-0.14px;}
#t1c_2111{left:79px;bottom:978px;letter-spacing:-0.13px;}
#t1d_2111{left:314px;bottom:1011px;}
#t1e_2111{left:358px;bottom:1011px;letter-spacing:-0.11px;}
#t1f_2111{left:431px;bottom:1011px;letter-spacing:-0.15px;}
#t1g_2111{left:556px;bottom:1011px;letter-spacing:-0.12px;}
#t1h_2111{left:556px;bottom:995px;letter-spacing:-0.12px;word-spacing:-0.73px;}
#t1i_2111{left:556px;bottom:978px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1j_2111{left:556px;bottom:961px;letter-spacing:-0.12px;}
#t1k_2111{left:84px;bottom:880px;letter-spacing:-0.15px;}
#t1l_2111{left:165px;bottom:880px;letter-spacing:-0.13px;}
#t1m_2111{left:270px;bottom:880px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1n_2111{left:423px;bottom:880px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t1o_2111{left:582px;bottom:880px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1p_2111{left:740px;bottom:880px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1q_2111{left:99px;bottom:855px;}
#t1r_2111{left:165px;bottom:855px;letter-spacing:-0.11px;}
#t1s_2111{left:259px;bottom:855px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1t_2111{left:419px;bottom:855px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1u_2111{left:574px;bottom:855px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1v_2111{left:761px;bottom:855px;letter-spacing:-0.12px;}

.s1_2111{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2111{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2111{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_2111{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_2111{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_2111{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s7_2111{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_2111{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2111" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2111Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2111" style="-webkit-user-select: none;"><object width="935" height="1210" data="2111/2111.svg" type="image/svg+xml" id="pdf2111" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2111" class="t s1_2111">VDIVSH—Divide Scalar FP16 Values </span>
<span id="t2_2111" class="t s2_2111">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_2111" class="t s1_2111">Vol. 2C </span><span id="t4_2111" class="t s1_2111">5-149 </span>
<span id="t5_2111" class="t s3_2111">VDIVSH—Divide Scalar FP16 Values </span>
<span id="t6_2111" class="t s4_2111">Instruction Operand Encoding </span>
<span id="t7_2111" class="t s5_2111">Description </span>
<span id="t8_2111" class="t s6_2111">This instruction divides the low FP16 value from the first source operand by the corresponding value in the second </span>
<span id="t9_2111" class="t s6_2111">source operand, storing the FP16 result in the destination operand. Bits 127:16 of the destination operand are </span>
<span id="ta_2111" class="t s6_2111">copied from the corresponding bits of the first source operand. Bits MAXVL-1:128 of the destination operand are </span>
<span id="tb_2111" class="t s6_2111">zeroed. The low FP16 element of the destination is updated according to the writemask. </span>
<span id="tc_2111" class="t s5_2111">Operation </span>
<span id="td_2111" class="t s7_2111">VDIVSH (EVEX Encoded Versions) </span>
<span id="te_2111" class="t s8_2111">IF EVEX.b = 1 and SRC2 is a register: </span>
<span id="tf_2111" class="t s8_2111">SET_RM(EVEX.RC) </span>
<span id="tg_2111" class="t s8_2111">ELSE </span>
<span id="th_2111" class="t s8_2111">SET_RM(MXCSR.RC) </span>
<span id="ti_2111" class="t s8_2111">IF k1[0] OR *no writemask*: </span>
<span id="tj_2111" class="t s8_2111">DEST.fp16[0] := SRC1.fp16[0] / SRC2.fp16[0] </span>
<span id="tk_2111" class="t s8_2111">ELSE IF *zeroing*: </span>
<span id="tl_2111" class="t s8_2111">DEST.fp16[0] := 0 </span>
<span id="tm_2111" class="t s8_2111">// else dest.fp16[0] remains unchanged </span>
<span id="tn_2111" class="t s8_2111">DEST[127:16] := SRC1[127:16] </span>
<span id="to_2111" class="t s8_2111">DEST[MAXVL-1:128] := 0 </span>
<span id="tp_2111" class="t s5_2111">Intel C/C++ Compiler Intrinsic Equivalent </span>
<span id="tq_2111" class="t s8_2111">VDIVSH __m128h _mm_div_round_sh (__m128h a, __m128h b, int rounding); </span>
<span id="tr_2111" class="t s8_2111">VDIVSH __m128h _mm_mask_div_round_sh (__m128h src, __mmask8 k, __m128h a, __m128h b, int rounding); </span>
<span id="ts_2111" class="t s8_2111">VDIVSH __m128h _mm_maskz_div_round_sh (__mmask8 k, __m128h a, __m128h b, int rounding); </span>
<span id="tt_2111" class="t s8_2111">VDIVSH __m128h _mm_div_sh (__m128h a, __m128h b); </span>
<span id="tu_2111" class="t s8_2111">VDIVSH __m128h _mm_mask_div_sh (__m128h src, __mmask8 k, __m128h a, __m128h b); </span>
<span id="tv_2111" class="t s8_2111">VDIVSH __m128h _mm_maskz_div_sh (__mmask8 k, __m128h a, __m128h b); </span>
<span id="tw_2111" class="t s5_2111">SIMD Floating-Point Exceptions </span>
<span id="tx_2111" class="t s6_2111">Invalid, Underflow, Overflow, Precision, Denormal, Zero. </span>
<span id="ty_2111" class="t s5_2111">Other Exceptions </span>
<span id="tz_2111" class="t s6_2111">EVEX-encoded instructions, see Table 2-47, “Type E3 Class Exception Conditions.” </span>
<span id="t10_2111" class="t s7_2111">Opcode/ </span>
<span id="t11_2111" class="t s7_2111">Instruction </span>
<span id="t12_2111" class="t s7_2111">Op/ </span>
<span id="t13_2111" class="t s7_2111">En </span>
<span id="t14_2111" class="t s7_2111">64/32 </span>
<span id="t15_2111" class="t s7_2111">bit Mode </span>
<span id="t16_2111" class="t s7_2111">Support </span>
<span id="t17_2111" class="t s7_2111">CPUID Feature </span>
<span id="t18_2111" class="t s7_2111">Flag </span>
<span id="t19_2111" class="t s7_2111">Description </span>
<span id="t1a_2111" class="t s8_2111">EVEX.LLIG.F3.MAP5.W0 5E /r </span>
<span id="t1b_2111" class="t s8_2111">VDIVSH xmm1{k1}{z}, xmm2, xmm3/ </span>
<span id="t1c_2111" class="t s8_2111">m16 {er} </span>
<span id="t1d_2111" class="t s8_2111">A </span><span id="t1e_2111" class="t s8_2111">V/V </span><span id="t1f_2111" class="t s8_2111">AVX512-FP16 </span><span id="t1g_2111" class="t s8_2111">Divide low FP16 value in xmm2 by low FP16 </span>
<span id="t1h_2111" class="t s8_2111">value in xmm3/m16, and store the result in xmm1 </span>
<span id="t1i_2111" class="t s8_2111">subject to writemask k1. Bits 127:16 of xmm2 </span>
<span id="t1j_2111" class="t s8_2111">are copied to xmm1[127:16]. </span>
<span id="t1k_2111" class="t s7_2111">Op/En </span><span id="t1l_2111" class="t s7_2111">Tuple </span><span id="t1m_2111" class="t s7_2111">Operand 1 </span><span id="t1n_2111" class="t s7_2111">Operand 2 </span><span id="t1o_2111" class="t s7_2111">Operand 3 </span><span id="t1p_2111" class="t s7_2111">Operand 4 </span>
<span id="t1q_2111" class="t s8_2111">A </span><span id="t1r_2111" class="t s8_2111">Scalar </span><span id="t1s_2111" class="t s8_2111">ModRM:reg (w) </span><span id="t1t_2111" class="t s8_2111">VEX.vvvv (r) </span><span id="t1u_2111" class="t s8_2111">ModRM:r/m (r) </span><span id="t1v_2111" class="t s8_2111">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
