m255
K4
z2
Z0 !s99 nomlopt
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
!s11e MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 d/u/home/clab/st161569
T_opt
!s110 1715697404
VWm8CHK`>A6zC^jg3[UoH_2
Z2 04 6 6 work top_tb struct 1
=1-a8a159d0b5d5-664376fc-7936d-eda
R0
Z3 !s12b OEM100
Z4 !s124 OEM100
Z5 o-quiet -work RISCV_Processor_lib -L RISCV_Processor_lib
Z6 tCvgOpt 0
n@_opt
Z7 OL;O;2022.4_2;75
R1
T_opt1
!s110 1715694812
VI30TOeVZX6[GgcQhm04UF3
R2
=5-a8a159d0b5d5-66436cdc-8df31-7100
R0
R3
R4
o-quiet +acc -auto_acc_if_foreign -work RISCV_Processor_lib -L RISCV_Processor_lib
R6
n@_opt1
R7
R1
T_opt2
!s110 1715790432
VkZ]bR`o^E^j0RYm`[V]QG2
R2
=24-a8a159d1485b-6644e260-1845e-34b5
R0
R3
R4
R5
R6
n@_opt2
R7
Eaddress_gen
Z8 w1715690989
Z9 DPx4 ieee 11 numeric_std 0 22 F8@]:i<mFK7<TjIzKcTGi0
Z10 DPx3 std 6 textio 0 22 LS[?81n5ZHWBI9JkBZTV<2
Z11 DPx4 ieee 14 std_logic_1164 0 22 6<US`=mgl_dFdCEFF7J=m1
!i122 0
Z12 d/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/questasim/work
8/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/address_gen_entity.vhd
F/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/address_gen_entity.vhd
l0
Z13 L13 1
V9eAkL_?Po7U4cLL1dh;gC0
!s100 :YfH73gZ7MfY60BJfld@o2
Z14 OL;C;2022.4_2;75
33
Z15 !s110 1715690990
!i10b 1
Z16 !s108 1715690989.000000
Z17 !s90 -work|RISCV_Processor_lib|-nologo|-2008|-f|/tmp/Files0|
Z18 !s107 /u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/top_tb_struct.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/cpu_struct.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/rs2_multiplexer_behav.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/rs2_multiplexer_entity.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/rom_behav.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/rom_entity.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/register_file_behav.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/register_file_entity.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_behav.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_entity.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_behav.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_entity.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/ex_mem_pipeline_reg_behav.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/ex_mem_pipeline_reg_entity.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/decoder_behav.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/isa_defines_pkg.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/decoder_entity.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/dec_exe_pipeline_reg_behav.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/dc_ex_pipeline_reg_entity.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/alu_behav.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/alu_entity.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/riscv_types_pkg.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/cpu_entity.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/clk_res_gen_behav.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/clk_res_gen_entity.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/address_gen_sim.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/address_gen_entity.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/top_tb_entity.vhd|
!i113 0
Z19 o-nologo -work RISCV_Processor_lib -2008
Z20 tExplicit 1 CvgOpt 0
Asim
R9
R10
R11
DEx4 work 11 address_gen 0 22 9eAkL_?Po7U4cLL1dh;gC0
!i122 0
8/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/address_gen_sim.vhd
F/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/address_gen_sim.vhd
l13
L10 10
V^^_WFdFAIk`d`R63IiglF0
!s100 dAJcj<6oD15V[8SPWM_c61
R14
33
R15
!i10b 1
R16
R17
R18
!i113 0
R19
R20
Ealu
Z21 w1715690513
Z22 DPx19 riscv_processor_lib 5 types 0 22 dn[IS[i<<V:k3NkBR@Q1a1
R9
R10
R11
!i122 28
Z23 d/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/questasim/work
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/alu_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/alu_entity.vhd
l0
Z24 L15 1
VTS2Bl03jGh>Y0iF60CXLZ2
!s100 I@Gh=HYRO0PRJ5nE^V3eS0
R14
33
Z25 !s110 1715789148
!i10b 1
Z26 !s108 1715789148.000000
R17
Z27 !s107 /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_multiplexer_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_multiplexer_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rom_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rom_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/register_file_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/register_file_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_if_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pf_if_pipeline_reg_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_mem_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_mem_pipeline_reg_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/decoder_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/isa_defines_pkg_body.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/isa_defines_pkg.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/decoder_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dec_exe_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dc_ex_pipeline_reg_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/alu_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/alu_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/types_pkg.vhd|
!i113 0
R19
R20
Abehav
w1715789219
DEx4 work 3 alu 0 22 TS2Bl03jGh>Y0iF60CXLZ2
R9
R10
R11
R22
!i122 30
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/alu_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/alu_behav.vhd
l20
L15 71
V3GDFg6cjc39i`7d5?l1BW1
!s100 goW3UD7`2HJ9`^>H`9;C30
R14
33
!s110 1715789224
!i10b 1
!s108 1715789224.000000
R17
!s107 /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/alu_behav.vhd|
!i113 0
R19
R20
Eclk_res_gen
R8
R9
R10
R11
!i122 0
R12
8/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/clk_res_gen_entity.vhd
F/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/clk_res_gen_entity.vhd
l0
R13
Vc@mV2NZDRS;UgY0VPfaMN3
!s100 HQTITM=Ndl=GmJ`Lz_azM0
R14
33
R15
!i10b 1
R16
R17
R18
!i113 0
R19
R20
Abehav
R9
R10
R11
DEx4 work 11 clk_res_gen 0 22 c@mV2NZDRS;UgY0VPfaMN3
!i122 0
8/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/clk_res_gen_behav.vhd
F/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/clk_res_gen_behav.vhd
l13
L10 21
VYo[<mo5AS6AjI3Jl?nA3N0
!s100 eISXGojH_KlgO^Cb9LdWR1
R14
33
R15
!i10b 1
R16
R17
R18
!i113 0
R19
R20
Ecpu
Z28 w1715697284
R9
R10
R11
!i122 25
R23
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_entity.vhd
l0
R13
VTSSGNHJ5k@H@BkhANAZ4Q1
!s100 eeB:G@[`J?gFbQ;Z78D6=1
R14
33
!s110 1715779149
!i10b 1
!s108 1715779149.000000
R17
!s107 /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rom_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_entity.vhd|
!i113 0
R19
R20
Astruct
Z29 w1715790429
DEx19 riscv_processor_lib 15 rs2_multiplexer 0 22 mf6[Q]E>ImYO0@K0fg6_:0
DEx19 riscv_processor_lib 3 rom 0 22 Y]C<nR>bG03<YnjT:DOe>1
DEx19 riscv_processor_lib 13 register_file 0 22 hz=C=F`l@0B4g7[h6M`Z10
DEx19 riscv_processor_lib 18 pf_if_pipeline_reg 0 22 3:HBo5]8Ac6`4DN0M`]3l3
DEx19 riscv_processor_lib 6 pc_inc 0 22 CzEE?GKHCjDIHPQO@==^60
DEx19 riscv_processor_lib 19 mem_wb_pipeline_reg 0 22 fH6OLJ;KaLb<Y^0d:[Z9o0
DEx19 riscv_processor_lib 18 if_dc_pipeline_reg 0 22 XcVCN]4e`a>@5H==E77aB1
DEx19 riscv_processor_lib 19 ex_mem_pipeline_reg 0 22 k>cma0PVS9LQ0_^<N6XXB0
DEx19 riscv_processor_lib 7 decoder 0 22 kh;YHV1:5OEG4YY4E@7o72
DEx19 riscv_processor_lib 18 dc_ex_pipeline_reg 0 22 HI<aiaLjZ3:1_`1gGCJO21
DEx19 riscv_processor_lib 3 alu 0 22 TS2Bl03jGh>Y0iF60CXLZ2
DEx4 work 3 cpu 0 22 TSSGNHJ5k@H@BkhANAZ4Q1
R22
R9
R10
R11
!i122 30
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd
l185
L17 277
V6JLBZK1?E0gb9LS3L4AS[1
!s100 3]]2K2lThP2IjWJoVfD2_0
R14
33
Z30 !s110 1715790429
!i10b 1
Z31 !s108 1715790429.000000
R17
Z32 !s107 /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rom_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/decoder_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/isa_defines_pkg_body.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/isa_defines_pkg.vhd|
!i113 0
R19
R20
Edc_ex_pipeline_reg
Z33 w1715778802
R22
R9
R10
R11
!i122 28
R23
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dc_ex_pipeline_reg_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dc_ex_pipeline_reg_entity.vhd
l0
R24
VHI<aiaLjZ3:1_`1gGCJO21
!s100 nNG=I2R=1A_5^`:[IA96>2
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
Abehav
w1715789154
R9
DEx4 work 18 dc_ex_pipeline_reg 0 22 HI<aiaLjZ3:1_`1gGCJO21
R10
R11
R22
!i122 29
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dec_exe_pipeline_reg_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dec_exe_pipeline_reg_behav.vhd
l14
L13 25
V]D>:ze8ji[;PmE=JK8BOT0
!s100 oGzm6RTVAeQ1AH3cI1^492
R14
33
Z34 !s110 1715789160
!i10b 1
Z35 !s108 1715789160.000000
R17
Z36 !s107 /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_multiplexer_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_multiplexer_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rom_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rom_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/register_file_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/register_file_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_if_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pf_if_pipeline_reg_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_mem_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_mem_pipeline_reg_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/decoder_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/isa_defines_pkg_body.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/isa_defines_pkg.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/decoder_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dec_exe_pipeline_reg_behav.vhd|
!i113 0
R19
R20
Edecoder
R33
R22
R9
R10
R11
!i122 29
R23
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/decoder_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/decoder_entity.vhd
l0
R24
Vkh;YHV1:5OEG4YY4E@7o72
!s100 FE3mXd798f1I_^c9U4Wid2
R14
33
R34
!i10b 1
R35
R17
R36
!i113 0
R19
R20
Abehav
w1715790423
R9
DEx4 work 7 decoder 0 22 kh;YHV1:5OEG4YY4E@7o72
Z37 DPx19 riscv_processor_lib 11 isa_defines 0 22 lFd9VkHSS<o81NJz5EH[70
R10
R11
R22
!i122 30
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/decoder_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/decoder_behav.vhd
l24
L17 74
VgmbiZ8WU1AaVNz2@oV]mi1
!s100 1UHGJ:]6cNloFkD^XTS0D0
R14
33
R30
!i10b 1
R31
R17
R32
!i113 0
R19
R20
Eex_mem_pipeline_reg
R33
R22
R9
R10
R11
!i122 29
R23
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_mem_pipeline_reg_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_mem_pipeline_reg_entity.vhd
l0
R24
Vk>cma0PVS9LQ0_^<N6XXB0
!s100 ZnZeF@mF@RgD`obSZN@2V3
R14
33
R34
!i10b 1
R35
R17
R36
!i113 0
R19
R20
Abehav
R9
DEx4 work 19 ex_mem_pipeline_reg 0 22 k>cma0PVS9LQ0_^<N6XXB0
R10
R11
R22
!i122 29
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_mem_pipeline_reg_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_mem_pipeline_reg_behav.vhd
l14
Z38 L13 17
VN2BW:?=<M]JQf@[jG?YN]3
!s100 1KI5<;@^^UR0`aaZGPlAR1
R14
33
R34
!i10b 1
R35
R17
R36
!i113 0
R19
R20
Eif_dc_pipeline_reg
R21
R22
R9
R10
R11
!i122 29
R23
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_entity.vhd
l0
R24
VXcVCN]4e`a>@5H==E77aB1
!s100 Qi^4zTSN^Mc7Am_TkAnon0
R14
33
R34
!i10b 1
R35
R17
R36
!i113 0
R19
R20
Abehav
w1715692181
R9
DEx4 work 18 if_dc_pipeline_reg 0 22 XcVCN]4e`a>@5H==E77aB1
R10
R11
R22
!i122 29
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_behav.vhd
l14
Z39 L13 13
VoV8ngD99FQ2E]`ES<zZZ10
!s100 ^@l>>2:GfGihFVz>Wo]<e0
R14
33
R34
!i10b 1
R35
R17
R36
!i113 0
R19
R20
Pisa_defines
R22
R10
R11
!i122 30
w1715790390
R23
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/isa_defines_pkg.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/isa_defines_pkg.vhd
l0
L15 109
VlFd9VkHSS<o81NJz5EH[70
!s100 ?Cd:SWQ48iHQdW3Gz6lYZ2
R14
33
b1
R30
!i10b 1
R31
R17
R32
!i113 0
R19
R20
Bbody
DPx4 work 11 isa_defines 0 22 lFd9VkHSS<o81NJz5EH[70
R22
R10
R11
!i122 30
w1715790363
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/isa_defines_pkg_body.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/isa_defines_pkg_body.vhd
l0
L10 17
Vbk=9=fmSSl?go[3RlQPbJ0
!s100 Kegf]nCYUV1PVbh8EBB:z2
R14
33
R30
!i10b 1
R31
R17
R32
!i113 0
R19
R20
Emem_wb_pipeline_reg
R33
R22
R9
R10
R11
!i122 29
R23
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_entity.vhd
l0
R24
VfH6OLJ;KaLb<Y^0d:[Z9o0
!s100 M0ooWW7mOEZ=KSNCkdR_@2
R14
33
R34
!i10b 1
R35
R17
R36
!i113 0
R19
R20
Abehav
R9
DEx4 work 19 mem_wb_pipeline_reg 0 22 fH6OLJ;KaLb<Y^0d:[Z9o0
R10
R11
R22
!i122 29
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_behav.vhd
l14
R38
VdcG:JBAOhXNBDUbJR^:@O1
!s100 lg8j^YCNj8j6M[gPgEG6z0
R14
33
R34
!i10b 1
R35
R17
R36
!i113 0
R19
R20
Epc_inc
R28
R22
R9
R10
R11
!i122 29
R23
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc_entity.vhd
l0
R24
VCzEE?GKHCjDIHPQO@==^60
!s100 NMomILcAz_1AA9e^hgBDa3
R14
33
R34
!i10b 1
R35
R17
R36
!i113 0
R19
R20
Abehav
w1715697355
R22
DEx4 work 6 pc_inc 0 22 CzEE?GKHCjDIHPQO@==^60
R9
R10
R11
!i122 29
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc_behav.vhd
l15
L14 7
VSfQbaJXX:^dVJWY58O`WU0
!s100 0nXW1Y@D8NeFTVOjDCQMN2
R14
33
R34
!i10b 1
R35
R17
R36
!i113 0
R19
R20
Epf_if_pipeline_reg
R28
R22
R9
R10
R11
!i122 29
R23
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pf_if_pipeline_reg_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pf_if_pipeline_reg_entity.vhd
l0
R24
V3:HBo5]8Ac6`4DN0M`]3l3
!s100 ;j8nJc9hkGW]lk?@biX4k0
R14
33
R34
!i10b 1
R35
R17
R36
!i113 0
R19
R20
Abehav
R9
DEx4 work 18 pf_if_pipeline_reg 0 22 3:HBo5]8Ac6`4DN0M`]3l3
R10
R11
R22
!i122 29
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_if_pipeline_reg_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_if_pipeline_reg_behav.vhd
l14
R39
V=81W=bJXSdzQEROil^zeK1
!s100 3H0Tj4Wd?d6NOOT^:D@aM3
R14
33
R34
!i10b 1
R35
R17
R36
!i113 0
R19
R20
Eregister_file
R33
R22
R9
R10
R11
!i122 29
R23
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/register_file_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/register_file_entity.vhd
l0
R24
Vhz=C=F`l@0B4g7[h6M`Z10
!s100 TYzUfLheg<I3RAebS3aXA2
R14
33
R34
!i10b 1
R35
R17
R36
!i113 0
R19
R20
Abehav
w1715780881
DEx4 work 13 register_file 0 22 hz=C=F`l@0B4g7[h6M`Z10
R22
R9
Z40 DPx4 ieee 15 std_logic_arith 0 22 B[jVX6I8iRX2o6WYW0BB>3
Z41 DPx4 ieee 18 std_logic_unsigned 0 22 o4hn5gYc0WVo72BSL@Ta50
R10
R11
!i122 29
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/register_file_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/register_file_behav.vhd
l21
L17 49
VJ;PeT>3`_?6MJU8iRoaf_3
!s100 FU@;gBk@U4>:g626j=C2C0
R14
33
R34
!i10b 1
R35
R17
R36
!i113 0
R19
R20
Erom
R28
R22
R9
R10
R11
!i122 29
R23
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rom_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rom_entity.vhd
l0
R24
VY]C<nR>bG03<YnjT:DOe>1
!s100 TeXdA_A@Lg3AgjjD[I_8c0
R14
33
R34
!i10b 1
R35
R17
R36
!i113 0
R19
R20
Abehav
w1715789862
DEx4 work 3 rom 0 22 Y]C<nR>bG03<YnjT:DOe>1
R37
R22
R40
R41
R9
R10
R11
!i122 30
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rom_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rom_behav.vhd
l41
L19 37
Vz<;@mXc:ZFRQA4D2Wi;011
!s100 QEcWe0c3goHJ0E>KIIack1
R14
33
R30
!i10b 1
R31
R17
R32
!i113 0
R19
R20
Ers2_multiplexer
Z42 w1715693205
R22
R9
R10
R11
!i122 29
R23
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_multiplexer_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_multiplexer_entity.vhd
l0
R24
Vmf6[Q]E>ImYO0@K0fg6_:0
!s100 =AI:X?XAj98l6zBVJ_TCM3
R14
33
R34
!i10b 1
R35
R17
R36
!i113 0
R19
R20
Abehav
R22
R9
R10
R11
DEx4 work 15 rs2_multiplexer 0 22 mf6[Q]E>ImYO0@K0fg6_:0
!i122 29
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_multiplexer_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_multiplexer_behav.vhd
l11
L10 12
V6[fmn[U:3hU@;TT^z^^Fm3
!s100 c:X_e9QF>3YF3PzEUWS:L3
R14
33
R34
!i10b 1
R35
R17
R36
!i113 0
R19
R20
Etop_tb
R8
R9
R10
R11
!i122 20
R23
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_entity.vhd
l0
R13
VoBRM8hI=mA:Ha=PZQf:PP3
!s100 KYmZ;>MQCAH_BGSG:WTUg2
R14
33
!s110 1715771592
!i10b 1
!s108 1715771592.000000
R17
!s107 /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rom_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/decoder_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/isa_defines_pkg.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_entity.vhd|
!i113 0
R19
R20
Astruct
R29
DEx19 riscv_processor_lib 3 cpu 0 22 TSSGNHJ5k@H@BkhANAZ4Q1
DEx19 riscv_processor_lib 11 clk_res_gen 0 22 c@mV2NZDRS;UgY0VPfaMN3
DEx4 work 6 top_tb 0 22 oBRM8hI=mA:Ha=PZQf:PP3
R9
R10
R11
!i122 30
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_struct.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_struct.vhd
l46
L16 45
VEF<n=^:3ie>5?zdW]cmlT1
!s100 TI>mi4T3=;Z=M;71S@nWT1
R14
33
R30
!i10b 1
R31
R17
R32
!i113 0
R19
R20
Ptypes
R10
R11
!i122 28
w1715789133
R23
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/types_pkg.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/types_pkg.vhd
l0
L12 29
Vdn[IS[i<<V:k3NkBR@Q1a1
!s100 eF[>5D_?:V[MB47=LHQ5Y1
R14
33
R25
!i10b 1
R26
R17
R27
!i113 0
R19
R20
