# do simulation2.do 
# vsim -L /software/dk/nangate45/verilog/msim6.2g -sdftyp /tb_fir/UUT=../netlist/myfir.sdf work.tb_fir 
# ** Note: (vsim-3812) Design is being optimized...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 3.10.0-957.5.1.el7.x86_64
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.tb_fir(fast)
# Loading work.MYFIR(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.DFFR_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.DFF_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NOR2_X2(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.INV_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.BUF_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NAND2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI21_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI22_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XNOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NAND3_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AOI222_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NOR3_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OR3_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AND2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AND3_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.MUX2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.HA_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.FA_X1(fast)
# Loading instances from ../netlist/myfir.sdf
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.data_maker(beh)#1
# ** Warning: (vsim-3017) ../netlist/myfir.v(1364): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/d_vin_reg_1_
# ** Warning: (vsim-3017) ../netlist/myfir.v(1365): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/d_vin_reg_2_
# ** Warning: (vsim-3017) ../netlist/myfir.v(1366): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/d_vin_reg_3_
# ** Warning: (vsim-3017) ../netlist/myfir.v(1367): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/d_vin_reg_4_
# ** Warning: (vsim-3017) ../netlist/myfir.v(1368): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/d_vin_reg_5_
# ** Warning: (vsim-3017) ../netlist/myfir.v(1369): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/d_vin_reg_6_
# ** Warning: (vsim-3017) ../netlist/myfir.v(1370): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/d_vin_reg_7_
# ** Warning: (vsim-3017) ../netlist/myfir.v(1371): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/d_vin_reg_8_
# ** Warning: (vsim-3017) ../netlist/myfir.v(1372): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/d_vin_reg_9_
# ** Warning: (vsim-3017) ../netlist/myfir.v(1373): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/d_vin_reg_10_
# ** Warning: (vsim-3017) ../netlist/myfir.v(7193): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/i_ADD0_id_add_21_U1_7
# ** Warning: (vsim-3017) ../netlist/myfir.v(7217): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/i_ADD_id_0_add_21_U1_7
# ** Warning: (vsim-3017) ../netlist/myfir.v(7241): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/i_ADD_id_1_add_21_U1_7
# ** Warning: (vsim-3017) ../netlist/myfir.v(7265): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/i_ADD_id_2_add_21_U1_7
# ** Warning: (vsim-3017) ../netlist/myfir.v(7289): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/i_ADD_id_3_add_21_U1_7
# ** Warning: (vsim-3017) ../netlist/myfir.v(7313): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/i_ADD_id_4_add_21_U1_7
# ** Warning: (vsim-3017) ../netlist/myfir.v(7337): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/i_ADD_id_5_add_21_U1_7
# ** Warning: (vsim-3017) ../netlist/myfir.v(7361): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/i_ADD_id_6_add_21_U1_7
# ** Warning: (vsim-3017) ../netlist/myfir.v(7385): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/i_ADD_id_7_add_21_U1_7
# ** Warning: (vsim-3017) ../netlist/myfir.v(7409): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_fir/UUT/i_ADD_id_8_add_21_U1_7
# Loading work.data_sink(beh)#1
# Loading timing data from ../netlist/myfir.sdf
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_fir/UUT/d_vin_reg_10_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_fir/UUT/d_vin_reg_9_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_fir/UUT/d_vin_reg_8_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_fir/UUT/d_vin_reg_7_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_fir/UUT/d_vin_reg_6_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_fir/UUT/d_vin_reg_5_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_fir/UUT/d_vin_reg_4_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_fir/UUT/d_vin_reg_3_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_fir/UUT/d_vin_reg_2_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (0 ns) to zero.
#    Time: 0 ns  Iteration: 0  Instance: /tb_fir/UUT/d_vin_reg_1_
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ns  Iteration: 0  Region: /tb_fir  File: ../tb/tb_fir.v
