<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: edma_pbuf_axi_fe</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_edma_pbuf_axi_fe'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_edma_pbuf_axi_fe')">edma_pbuf_axi_fe</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.70</td>
<td class="s6 cl rt"><a href="mod1525.html#Line" > 69.33</a></td>
<td class="s6 cl rt"><a href="mod1525.html#Cond" > 62.81</a></td>
<td class="s2 cl rt"><a href="mod1525.html#Toggle" > 20.46</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1525.html#Branch" > 58.21</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/GbE/hdl/edma_pbuf_axi_fe.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/GbE/hdl/edma_pbuf_axi_fe.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1525.html#inst_tag_187371"  onclick="showContent('inst_tag_187371')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_fe<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_edma_pbuf_axi_fe'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1525.html" >edma_pbuf_axi_fe</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>326</td><td>226</td><td>69.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>573</td><td>19</td><td>19</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>612</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>624</td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="s9"><td class="lf">ALWAYS</td><td>661</td><td>14</td><td>13</td><td>92.86</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>690</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>704</td><td>11</td><td>9</td><td>81.82</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>733</td><td>12</td><td>12</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>775</td><td>26</td><td>26</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>814</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>853</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>919</td><td>23</td><td>23</td><td>100.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>945</td><td>94</td><td>31</td><td>32.98</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>1144</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>1163</td><td>13</td><td>2</td><td>15.38</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>1295</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1477</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1501</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1517</td><td>25</td><td>20</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>1573</td><td>22</td><td>16</td><td>72.73</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2039</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
572                       begin
573        1/1              if (~ar_pending)
574                         begin
575        1/1                if (ar_req_rx)
576                           begin
577        1/1                  ar_grant_rx       = 1'b1;
578        1/1                  ar_grant_tx_data  = 1'b0;
579        1/1                  ar_grant_tx_descr = 1'b0;
580                           end
581                           else
582        1/1                  if (ar_req_tx_data)
583                             begin
584        1/1                    ar_grant_rx       = 1'b0;
585        1/1                    ar_grant_tx_data  = 1'b1;
586        1/1                    ar_grant_tx_descr = 1'b0;
587                             end
588                             else
589        1/1                    if (ar_req_tx_descr)
590                               begin
591        1/1                      ar_grant_rx       = 1'b0;
592        1/1                      ar_grant_tx_data  = 1'b0;
593        1/1                      ar_grant_tx_descr = 1'b1;
594                               end
595                               else
596                               begin
597        1/1                      ar_grant_rx       = 1'b0;
598        1/1                      ar_grant_tx_data  = 1'b0;
599        1/1                      ar_grant_tx_descr = 1'b0;
600                               end
601                         end
602                         else
603                         begin
604        1/1                ar_grant_rx       = ar_grant_rx_hold;
605        1/1                ar_grant_tx_data  = ar_grant_tx_data_hold;
606        1/1                ar_grant_tx_descr = ar_grant_tx_descr_hold;
607                         end
608                       end
609                     
610                       always @ (posedge aclk or negedge n_areset)
611                       begin
612        1/1              if  (~n_areset)
613        1/1                ar_pending &lt;= 1'b0;
614                         else
615        1/1                if (arvalid &amp;&amp; ~arready)
616        <font color = "red">0/1     ==>          ar_pending &lt;= 1'b1;</font>
617                           else
618        1/1                  if (arready)
619        1/1                    ar_pending &lt;= 1'b0;
                   <font color = "red">==>  MISSING_ELSE</font>
620                       end
621                     
622                       always @ (posedge aclk or negedge n_areset)
623                       begin
624        1/1              if (~n_areset)
625                         begin
626        1/1                ar_grant_rx_hold        &lt;= 1'b0;
627        1/1                ar_grant_tx_data_hold   &lt;= 1'b0;
628        1/1                ar_grant_tx_descr_hold  &lt;= 1'b0;
629                         end
630                         else
631                         begin
632        1/1                if (ar_grant_rx &amp;&amp; ~arready)
633        <font color = "red">0/1     ==>          ar_grant_rx_hold &lt;= 1'b1;</font>
634                           else
635        1/1                  if (arready)
636        1/1                    ar_grant_rx_hold &lt;= 1'b0;
                   <font color = "red">==>  MISSING_ELSE</font>
637                     
638        1/1                if (ar_grant_tx_data &amp;&amp; ~arready)
639        <font color = "red">0/1     ==>          ar_grant_tx_data_hold &lt;= 1'b1;</font>
640                           else
641        1/1                  if (arready)
642        1/1                    ar_grant_tx_data_hold &lt;= 1'b0;
                   <font color = "red">==>  MISSING_ELSE</font>
643                     
644        1/1                if (ar_grant_tx_descr &amp;&amp; ~arready)
645        <font color = "red">0/1     ==>          ar_grant_tx_descr_hold &lt;= 1'b1;</font>
646                           else
647        1/1                  if (arready)
648        1/1                    ar_grant_tx_descr_hold &lt;= 1'b0;
                   <font color = "red">==>  MISSING_ELSE</font>
649                         end
650                       end
651                     
652                     
653                       // AW arbitration
654                       // Priority is TX &gt; RX
655                       // RX arbitrates between data and descriptor internally
656                     
657                       assign aw_req_tx = awvalid_tx_descr &amp;&amp; ~aw2w_pipeline_full;
658                     
659                       always @ *
660                       begin
661        1/1              if (~aw_pending)
662                         begin
663        1/1                if (aw_req_tx)
664                           begin
665        1/1                  aw_grant_rx = 3'b000;
666        1/1                  aw_grant_tx = 1'b1;
667                           end
668                           else
669                           begin
670        1/1                  aw_grant_tx = 1'b0;
671        1/1                  if (rx_descr_wr_req &amp;&amp; ~aw2w_pipeline_full)
672        1/1                    aw_grant_rx = 3'b100;
673        1/1                  else if (rsc_update_valid_int &amp;&amp; ~waiting_rsc_ready &amp;&amp; ~aw2w_pipeline_full)
674        <font color = "red">0/1     ==>            aw_grant_rx = 3'b010;</font>
675        1/1                  else if (rx_data_wr_req  &amp;&amp; ~aw2w_pipeline_full)
676        1/1                    aw_grant_rx = 3'b001;
677                             else
678        1/1                    aw_grant_rx = 3'b000;
679                           end
680                         end
681                         else
682                         begin
683        1/1                aw_grant_rx = aw_grant_rx_hold;
684        1/1                aw_grant_tx = aw_grant_tx_hold;
685                         end
686                       end
687                     
688                       always @ (posedge aclk or negedge n_areset)
689                       begin
690        1/1              if  (~n_areset)
691        1/1                aw_pending &lt;= 1'b0;
692                         else
693        1/1                if (awvalid &amp;&amp; ~awready)
694        <font color = "red">0/1     ==>          aw_pending &lt;= 1'b1;</font>
695                           else
696        1/1                  if (awready)
697        1/1                    aw_pending &lt;= 1'b0;
                        MISSING_ELSE
698                       end
699                     
700                         // Monitor when it is safe to drive the AW request line
701                         // there are 3 sources for the RX, rx descriptor wr, rx data wr, and rsc wr
702                       always @ (posedge aclk or negedge n_areset)
703                       begin
704        1/1              if (~n_areset)
705                         begin
706        1/1                aw_grant_rx_hold &lt;= 3'b000;
707        1/1                aw_grant_tx_hold &lt;= 1'b0;
708                         end
709                         else
710                         begin
711        1/1                if (|aw_grant_rx &amp;&amp; ~awready)
712        <font color = "red">0/1     ==>          aw_grant_rx_hold &lt;= aw_grant_rx;</font>
713                           else
714        1/1                  if (awready)
715        1/1                    aw_grant_rx_hold &lt;= 3'b000;
                        MISSING_ELSE
716                     
717        1/1                if (aw_grant_tx &amp;&amp; ~awready)
718        <font color = "red">0/1     ==>          aw_grant_tx_hold &lt;= 1'b1;</font>
719                           else
720        1/1                  if (awready)
721        1/1                    aw_grant_tx_hold &lt;= 1'b0;
                        MISSING_ELSE
722                         end
723                       end
724                     
725                       reg [7:0]                   awlen_hold;
726                       reg   [p_edma_addr_width-1:0] awaddr_hold;
727                       wire  [p_edma_addr_pwid-1:0]  awaddr_hold_par;
728                       reg [2:0]                   awsize_hold;
729                       reg                         awvalid_hold;
730                       reg  [3:0]                  awqos_hold;
731                       always @ (posedge aclk or negedge n_areset)
732                       begin
733        1/1              if (~n_areset)
734                         begin
735        1/1                awvalid_hold  &lt;= 1'b0;
736        1/1                awaddr_hold   &lt;= {p_edma_addr_width{1'b0}};
737        1/1                awsize_hold   &lt;= 3'b000;
738        1/1                awlen_hold    &lt;= 8'h00;
739        1/1                awqos_hold    &lt;= 4'h0;
740                         end
741                         else
742                         begin
743        1/1                if (awvalid &amp; ~(|aw_grant_rx_hold))
744                           begin
745        1/1                  awvalid_hold  &lt;= awvalid;
746        1/1                  awaddr_hold   &lt;= awaddr;
747        1/1                  awsize_hold   &lt;= awsize;
748        1/1                  awlen_hold    &lt;= awlen;
749        1/1                  awqos_hold    &lt;= awqos;
750                           end
                        MISSING_ELSE
751                         end
752                       end
753                     
754                       // Optionally pipeline the awaddr_par if parity protection enabled
755                       generate if (p_edma_asf_dap_prot == 1) begin : gen_awaddr_hold_par
756                         reg   [p_edma_addr_pwid-1:0]  awaddr_hold_par_r;
757                         always@(posedge aclk or negedge n_areset)
758                         begin
759                           if (~n_areset)
760                             awaddr_hold_par_r &lt;= {p_edma_addr_pwid{1'b0}};
761                           else
762                             if (awvalid &amp; ~(|aw_grant_rx_hold))
763                               awaddr_hold_par_r &lt;= awaddr_par;
764                         end
765                         assign awaddr_hold_par  = awaddr_hold_par_r;
766                       end else begin : gen_no_awaddr_hold_par
767                         assign awaddr_hold_par  = {p_edma_addr_pwid{1'b0}};
768                       end
769                       endgenerate
770                     
771                       // Drive the AR channel
772                       // araddr_byte is used to identify first data byte on incoming tx data
773                       always @ *
774                       begin
775        1/1              if (ar_grant_tx_data)
776                         begin
777        1/1                arvalid         = 1'b1;
778        1/1                araddr_byte     = araddr_tx_data[3:0];
779        1/1                araddr          = araddr_tx_data_s[p_edma_addr_width-1:0];
780        1/1                araddr_par      = araddr_tx_data_s_par[p_edma_addr_pwid-1:0];
781        1/1                arsize          = arsize_tx_data;
782        1/1                arlen           = arlen_tx_data;
783        1/1                arqos           = arqos_tx_data;
784        1/1                ar_queue        = ar_queue_tx_data;
785                         end
786                         else
787        1/1                if (ar_grant_tx_descr)
788                           begin
789        1/1                  arvalid         = 1'b1;
790        1/1                  araddr_byte     = araddr_tx_descr[3:0];
791        1/1                  araddr          = araddr_tx_descr[p_edma_addr_width-1:0];
792        1/1                  araddr_par      = araddr_tx_descr_par[p_edma_addr_pwid-1:0];
793        1/1                  arsize          = arsize_tx_descr;
794        1/1                  arlen           = arlen_tx_descr;
795        1/1                  arqos           = arqos_tx_descr;
796        1/1                  ar_queue        = ar_queue_tx_descr;
797                           end
798                           else // RX or no requestor
799                           begin
800        1/1                  arvalid         = ar_grant_rx;
801        1/1                  araddr_byte     = rx_descr_addr[3:0];
802        1/1                  araddr          = rx_descr_addr[p_edma_addr_width-1:0];
803        1/1                  araddr_par      = rx_descr_addr_par[p_edma_addr_pwid-1:0];
804        1/1                  arsize          = rx_descr_size;
805        1/1                  arlen           = rx_descr_len;
806        1/1                  arqos           = arqos_rx_descr;
807        1/1                  ar_queue        = ar_queue_rx;
808                           end
809                       end
810                     
811                       // araddr_tx_data_s is based on araddr_tx_data and dma_bus_width
812                       always@(*)
813                       begin
814        1/1              case (dma_bus_width)
815        1/1                2'b00   : araddr_tx_data_s = {araddr_tx_data[p_edma_addr_width-1:2], 2'd0};
816        <font color = "red">0/1     ==>        2'b01   : araddr_tx_data_s = {araddr_tx_data[p_edma_addr_width-1:3], 3'd0};</font>
817        <font color = "red">0/1     ==>        default : araddr_tx_data_s = {araddr_tx_data[p_edma_addr_width-1:4], 4'd0};</font>
818                         endcase
819                       end
820                     
821                       // Optionally regenerate parity
822                       generate if (p_edma_asf_dap_prot == 1) begin : gen_araddr_tx_data_s_par
823                         gem_par_chk_regen #(.p_chk_dwid(64), .p_new_dwid(p_edma_addr_width)) i_regen_par (
824                           .odd_par  (1'b0),
825                           .chk_dat  (araddr_tx_data),
826                           .chk_par  (araddr_tx_data_par),
827                           .new_dat  (araddr_tx_data_s),
828                           .dat_out  (),
829                           .par_out  (araddr_tx_data_s_par),
830                           .chk_err  ()
831                         );
832                       end else begin : gen_no_araddr_tx_data_s_par
833                         assign araddr_tx_data_s_par = {p_edma_addr_pwid{1'b0}};
834                       end
835                       endgenerate
836                     
837                     
838                       // Validate ARREADY with ARVALID and ARGRANT so underlying
839                       // blocks do not have to replicate arbitration logic or monitor
840                       // ar2r FIFO fill level
841                       assign arready_tx_descr = ar_grant_tx_descr &amp;&amp; arready;
842                       assign arready_tx_data  = ar_grant_tx_data  &amp;&amp; arready;
843                     
844                       // Validate RVALID with TX/RX and descriptopr/data flags so underlying
845                       // blocks do not have to monitor ar2r FIFO output
846                       assign rvalid_tx_descr = |ar2r_pipeline_fill &amp;&amp; r_is_tx &amp;&amp; r_is_descr &amp;&amp; rvalid;
847                       assign rvalid_tx_data  = |ar2r_pipeline_fill &amp;&amp; r_is_tx &amp;&amp; ~r_is_descr &amp;&amp; rvalid;
848                     
849                       // Select RREADY from appropriate source depending on source of
850                       // corresponding AR request
851                       always @ *
852                       begin
853        1/1              if (|ar2r_pipeline_fill &amp;&amp; r_is_tx &amp;&amp; r_is_descr &amp;&amp; ~flush_tx_rd_fifos)
854        1/1                rready = rready_tx_descr;
855                         else
856        1/1                if (|ar2r_pipeline_fill &amp;&amp; r_is_tx &amp;&amp; ~r_is_descr &amp;&amp; ~flush_tx_rd_fifos)
857        1/1                  rready = rready_tx_data;
858                           else
859        1/1                  rready = 1'b1;
860                       end
861                     
862                       // Validate AWREADY with AWGRANT and fifo status so underlying
863                       // blocks do not have to replicate arbitration logic or monitor
864                       // aw2w FIFO fill level
865                       assign awready_tx_descr = aw_grant_tx &amp;&amp; awready;
866                     
867                       // Validate WVAILD and WREADY with TX/RX and descriptopr/data flags so underlying
868                       // blocks do not have to monitor aw2w FIFO output
869                       assign wvalid_tx_descr = wvalid &amp;&amp; w_is_tx &amp;&amp; w_is_descr;
870                       assign wready_tx_descr = wready &amp;&amp; w_is_tx &amp;&amp; w_is_descr;
871                     
872                       // Validate BVAILD and BREADY with TX/RX and descriptopr/data flags so underlying
873                       // blocks do not have to monitor aw2b FIFO output
874                       assign bvalid_tx_descr = bvalid &amp;&amp; b_is_tx &amp;&amp; b_is_descr;
875                       assign bready_tx_descr = bready &amp;&amp; b_is_tx &amp;&amp; b_is_descr;
876                     
877                       // Drive the AW channel
878                     
879                       // Set TX descriptor writes to be top priority,
880                       // followed by RX descriptor writes, RX RSC writes, and then finally RX data writes
881                       assign aw_is_tx_descr = awvalid_tx_descr &amp;&amp; aw_grant_tx;
882                       assign aw_is_rx_descr = aw_grant_rx[2];
883                       assign aw_is_rx_rsc   = aw_grant_rx[1];
884                       assign aw_is_rx_data  = aw_grant_rx[0];
885                     
886                       // Arithmetic operation on rx_descr_wr_fifo_add_out is separated out for parity
887                       // protection and regeneration.
888                       // The following operations are required:
889                       //  -4
890                       //  -8
891                       //  -12
892                       //  -16
893                       //  -20
894                       edma_arith_par #(
895                         .p_dwidth (32),
896                         .p_pwidth (4),
897                         .p_has_par(p_edma_asf_dap_prot)
898                       ) i_arith_rx_descr_wr_addr[4:0] (
899                         .in_val (rx_descr_wr_fifo_add_out),
900                         .in_par (rx_descr_wr_fifo_add_par_out),
901                         .op_val ({32'd20,32'd16,32'd12,32'd8,32'd4}),
902                         .op_add (1'b0),
903                         .out_val({rx_descr_wr_fifo_add_out_m20[31:0],
904                                   rx_descr_wr_fifo_add_out_m16[31:0],
905                                   rx_descr_wr_fifo_add_out_m12[31:0],
906                                   rx_descr_wr_fifo_add_out_m8[31:0],
907                                   rx_descr_wr_fifo_add_out_m4[31:0]}),
908                         .out_par({rx_descr_wr_fifo_add_out_m20[35:32],
909                                   rx_descr_wr_fifo_add_out_m16[35:32],
910                                   rx_descr_wr_fifo_add_out_m12[35:32],
911                                   rx_descr_wr_fifo_add_out_m8[35:32],
912                                   rx_descr_wr_fifo_add_out_m4[35:32]})
913                       );
914                     
915                       integer    loop_1;
916                       integer    loop_2;
917                       always @(*)
918                       begin
919        1/1              awqos_rx_descr = axi_qos_q_mapping[3:0];
920        1/1              awqos_tx_descr = axi_qos_q_mapping[3:0];
921        1/1              awqos_rx_data  = axi_qos_q_mapping[7:4];
922        1/1              awqos_rx_rsc   = axi_qos_q_mapping[7:4];
923        1/1              arqos_rx_descr = axi_qos_q_mapping[3:0];
924        1/1              arqos_tx_descr = axi_qos_q_mapping[3:0];
925        1/1              arqos_tx_data  = axi_qos_q_mapping[7:4];
926                     
927        1/1              for (loop_1=0; loop_1 &lt; p_num_queues[31:0]; loop_1 = loop_1 + 1)
928                         begin
929        1/1                for (loop_2=0; loop_2 &lt; 4; loop_2 = loop_2 + 1)
930                           begin
931        2/2                  if (loop_1[3:0] == rx_descr_add_wr_queue) awqos_rx_descr[loop_2]  = axi_qos_q_mapping[loop_1*8+4+loop_2];
                        MISSING_ELSE
932        2/2                  if (loop_1[3:0] == aw_queue_tx_descr)     awqos_tx_descr[loop_2]  = axi_qos_q_mapping[loop_1*8+4+loop_2];
                        MISSING_ELSE
933        2/2                  if (loop_1[3:0] == from_rx_dma_queue_ptr) awqos_rx_data[loop_2]   = axi_qos_q_mapping[loop_1*8+loop_2];
                   <font color = "red">==>  MISSING_ELSE</font>
934        2/2                  if (loop_1[3:0] == rx_rsc_wr_queue)       awqos_rx_rsc[loop_2]    = axi_qos_q_mapping[loop_1*8+loop_2];
                   <font color = "red">==>  MISSING_ELSE</font>
935                     
936        2/2                  if (loop_1[3:0] == ar_queue_rx)           arqos_rx_descr[loop_2]  = axi_qos_q_mapping[loop_1*8+4+loop_2];
                   <font color = "red">==>  MISSING_ELSE</font>
937        2/2                  if (loop_1[3:0] == ar_queue_tx_descr)     arqos_tx_descr[loop_2]  = axi_qos_q_mapping[loop_1*8+4+loop_2];
                   <font color = "red">==>  MISSING_ELSE</font>
938        2/2                  if (loop_1[3:0] == ar_queue_tx_data)      arqos_tx_data[loop_2]   = axi_qos_q_mapping[loop_1*8+loop_2];
                        MISSING_ELSE
939                           end
940                         end
941                       end
942                     
943                       always @ *
944                       begin
945        1/1              if (aw_grant_tx)
946                         begin
947        1/1                awvalid       = aw_is_tx_descr;
948        1/1                awaddr_p      = {1'b0, awaddr_tx_descr};
949        1/1                awaddr_par_p  = {1'b0,awaddr_tx_descr_par};
950        1/1                awsize        = awsize_tx_descr;
951        1/1                awlen_p       = {1'b0, awlen_tx_descr};
952        1/1                awqos         = awqos_tx_descr;
953                         end
954        1/1              else if (|aw_grant_rx_hold) // RX or no request
955                         begin
956        <font color = "red">0/1     ==>        awvalid       = awvalid_hold;</font>
957        <font color = "red">0/1     ==>        awaddr_p      = {{(65-p_edma_addr_width){1'b0}},awaddr_hold};</font>
958        <font color = "red">0/1     ==>        awaddr_par_p  = {{(9-p_edma_addr_pwid){1'b0}},awaddr_hold_par};</font>
959        <font color = "red">0/1     ==>        awsize        = awsize_hold;</font>
960        <font color = "red">0/1     ==>        awlen_p       = {1'b0,awlen_hold};</font>
961        <font color = "red">0/1     ==>        awqos         = awqos_hold;</font>
962                         end
963                         else
964                         begin
965        1/1                if (aw_is_rx_descr)  // rx descriptor write
966                                                // WORD 0 and WORD 1 are the same for all modes
967                                                // subsequent words depend on operating mode
968                                                // e.g. TS may be written to either WORDS 2 and 3 or WORDS 4 and 5
969                           begin
970        1/1                  awvalid       = aw_grant_rx[2];
971        1/1                  awqos         = awqos_rx_descr;
972        1/1                  if (~rx_extended_bd_mode_en)
973        1/1                    if (rx_descr_wr_pop_state == RX_DESCR_WR_WORD1 &amp; dma_bus_width == 2'b00)
974                               begin
975        1/1                      awaddr_p      = {1'b0, (upper_rx_q_base_addr &amp; {32{addressing_64b}}),
976                                                 rx_descr_wr_fifo_add_out_m4[31:0]}; // WORD 0
977        1/1                      awaddr_par_p  = {1'b0, (upper_rx_q_base_par &amp; {4{addressing_64b}}),
978                                                 rx_descr_wr_fifo_add_out_m4[35:32]};
979                               end
980                               else
981                               begin
982        1/1                      awaddr_p      = {1'b0, (upper_rx_q_base_addr &amp; {32{addressing_64b}}),
983                                                 rx_descr_wr_fifo_add_out};  // WORD 1
984        1/1                      awaddr_par_p  = {1'b0, (upper_rx_q_base_par &amp; {4{addressing_64b}}),
985                                                 rx_descr_wr_fifo_add_par_out[3:0]};
986                               end
987                             else
988                             begin
989        <font color = "red">0/1     ==>            if (dma_bus_width == 2'b00)  // 32-bit access</font>
990        <font color = "red">0/1     ==>              case (rx_descr_wr_cnt)</font>
991                                   2'b00:
992                                   begin
993        <font color = "red">0/1     ==>                  awaddr_p      = {1'b0, (upper_rx_q_base_addr &amp; {32{addressing_64b}}),</font>
994                                                       rx_descr_wr_fifo_add_out};
995        <font color = "red">0/1     ==>                  awaddr_par_p  = {1'b0, (upper_rx_q_base_par &amp; {4{addressing_64b}}),</font>
996                                                       rx_descr_wr_fifo_add_par_out[3:0]};
997                                   end
998                                   2'b01:
999                                   begin
1000       <font color = "red">0/1     ==>                  awaddr_p      = {1'b0, (upper_rx_q_base_addr &amp; {32{addressing_64b}}),</font>
1001                                                      rx_descr_wr_fifo_add_out_m4[31:0]};
1002       <font color = "red">0/1     ==>                  awaddr_par_p  = {1'b0, (upper_rx_q_base_par &amp; {4{addressing_64b}}),</font>
1003                                                    rx_descr_wr_fifo_add_out_m4[35:32]};
1004                                  end
1005                                  2'b10:
1006       <font color = "red">0/1     ==>                  if (addressing_64b)</font>
1007                                    begin
1008       <font color = "red">0/1     ==>                    awaddr_p      = {1'b0, upper_rx_q_base_addr, rx_descr_wr_fifo_add_out_m16[31:0]};</font>
1009       <font color = "red">0/1     ==>                    awaddr_par_p  = {1'b0, upper_rx_q_base_par, rx_descr_wr_fifo_add_out_m16[35:32]};</font>
1010                                    end
1011                                    else
1012                                    begin
1013       <font color = "red">0/1     ==>                    awaddr_p      = {33'h000000000, rx_descr_wr_fifo_add_out_m8[31:0]};</font>
1014       <font color = "red">0/1     ==>                    awaddr_par_p  = {5'h00, rx_descr_wr_fifo_add_out_m8[35:32]};</font>
1015                                    end
1016                                  default:
1017       <font color = "red">0/1     ==>                  if (addressing_64b)</font>
1018                                    begin
1019       <font color = "red">0/1     ==>                    awaddr_p      = {1'b0, upper_rx_q_base_addr, rx_descr_wr_fifo_add_out_m20[31:0]};</font>
1020       <font color = "red">0/1     ==>                    awaddr_par_p  = {1'b0, upper_rx_q_base_par, rx_descr_wr_fifo_add_out_m20[35:32]};</font>
1021                                    end
1022                                    else
1023                                    begin
1024       <font color = "red">0/1     ==>                    awaddr_p      = {33'h000000000, rx_descr_wr_fifo_add_out_m12[31:0]};</font>
1025       <font color = "red">0/1     ==>                    awaddr_par_p  = {5'h00, rx_descr_wr_fifo_add_out_m12[35:32]};</font>
1026                                    end
1027                                endcase
1028                              else  // 128-bit and 64-bit access
1029       <font color = "red">0/1     ==>              if (rx_descr_wr_cnt == 2'b00)</font>
1030                                begin
1031       <font color = "red">0/1     ==>                awaddr_p      = {1'b0, (upper_rx_q_base_addr &amp; {32{addressing_64b}}),</font>
1032                                                    rx_descr_wr_fifo_add_out};
1033       <font color = "red">0/1     ==>                awaddr_par_p  = {1'b0, (upper_rx_q_base_par &amp; {4{addressing_64b}}),</font>
1034                                                    rx_descr_wr_fifo_add_par_out[3:0]};
1035                                end
1036                                else
1037       <font color = "red">0/1     ==>                if (addressing_64b)</font>
1038                                  begin
1039       <font color = "red">0/1     ==>                  awaddr_p      = {1'b0, upper_rx_q_base_addr, rx_descr_wr_fifo_add_out_m16[31:0]};</font>
1040       <font color = "red">0/1     ==>                  awaddr_par_p  = {1'b0, upper_rx_q_base_par, rx_descr_wr_fifo_add_out_m16[35:32]};</font>
1041                                  end
1042                                  else
1043                                  begin
1044       <font color = "red">0/1     ==>                  awaddr_p      = {33'h000000000, rx_descr_wr_fifo_add_out_m8[31:0]};</font>
1045       <font color = "red">0/1     ==>                  awaddr_par_p  = {5'h00, rx_descr_wr_fifo_add_out_m8[35:32]};</font>
1046                                  end
1047                            end
1048                    
1049       1/1                  if (dma_bus_width == 2'b00)
1050       1/1                    awsize  = 3'h2;  //  32-bit access
1051                            else
1052       <font color = "red">0/1     ==>            awsize  = 3'h3;  // 64-bit access</font>
1053                    
1054       1/1                  awlen_p = 9'h000;
1055                          end
1056                    
1057       1/1                else if (aw_is_rx_data | p_edma_rsc == 0)
1058                          begin // rx data write
1059       1/1                  awqos = awqos_rx_data;
1060       1/1                  if (rx_cutthru)
1061                            begin
1062       <font color = "red">0/1     ==>            awvalid     = aw_grant_rx[0] &amp; aw_is_rx_data;</font>
1063       <font color = "red">0/1     ==>            if (~addressing_64b)// must be 32b addressing so set upper 32 address bits to 0</font>
1064                              begin
1065       <font color = "red">0/1     ==>              awaddr_p      = {{33{1'b0}}, haddr_rx[31:0]};</font>
1066       <font color = "red">0/1     ==>              awaddr_par_p  = {5'd0, haddr_rx_par[3:0]};</font>
1067                              end
1068                              else
1069                              begin
1070       <font color = "red">0/1     ==>              awaddr_p      = {{(65-p_edma_addr_width){1'b0}}, haddr_rx};</font>
1071       <font color = "red">0/1     ==>              awaddr_par_p  = {{(9-p_edma_addr_pwid){1'b0}}, haddr_rx_par};</font>
1072                              end
1073       <font color = "red">0/1     ==>            awsize      = hsize_rx;</font>
1074       <font color = "red">0/1     ==>            awlen_p[1:0]  = {2{hburst_rx[0] &amp; |hburst_rx[2:1]}};</font>
1075       <font color = "red">0/1     ==>            awlen_p[2]    = hburst_rx[2];</font>
1076       <font color = "red">0/1     ==>            awlen_p[3]    = hburst_rx[1] &amp; hburst_rx[2];</font>
1077       <font color = "red">0/1     ==>            awlen_p[8:4]  = 5'h00;</font>
1078                            end
1079                            else
1080                            begin
1081       1/1                    awvalid       = aw_grant_rx[0] &amp; aw_is_rx_data;
1082       1/1                    if (~addressing_64b)// must be 32b addressing so set upper 32 address bits to 0
1083                              begin
1084       1/1                      awaddr_p      = {{33{1'b0}},rx_data_addr[31:0]};
1085       1/1                      awaddr_par_p  = {5'd0, rx_data_addr_par[3:0]};
1086                              end
1087                              else
1088                              begin
1089       1/1                      awaddr_p      = {{(65-p_edma_addr_width){1'b0}},rx_data_addr};
1090       1/1                      awaddr_par_p  = {{(9-p_edma_addr_pwid){1'b0}}, rx_data_addr_par};
1091                              end
1092       1/1                    awsize        = 2'h2 + dma_bus_width;
1093       1/1                    awlen_p       = rx_data_len - 9'h001;
1094                            end
1095                          end
1096                    
1097       <font color = "red">0/1     ==>        else if (p_edma_rsc == 1) // Update interface</font>
1098                          begin
1099       <font color = "red">0/1     ==>          awvalid     = aw_grant_rx[1] &amp; rsc_update_valid_int &amp; ~waiting_rsc_ready;</font>
1100       <font color = "red">0/1     ==>          awqos       = awqos_rx_rsc;</font>
1101       <font color = "red">0/1     ==>          if (~addressing_64b)// must be 32b addressing so set upper 32 address bits to 0</font>
1102                            begin
1103       <font color = "red">0/1     ==>            awaddr_p      = {{33{1'b0}},rsc_update_addr_int[31:0]};</font>
1104       <font color = "red">0/1     ==>            awaddr_par_p  = {5'd0, rsc_update_addr_par_int[3:0]};</font>
1105                            end
1106                            else
1107                            begin
1108       <font color = "red">0/1     ==>            awaddr_p      = {{(65-p_edma_addr_width){1'b0}}, rsc_update_addr_int};</font>
1109       <font color = "red">0/1     ==>            awaddr_par_p  = {{(9-p_edma_addr_pwid){1'b0}}, rsc_update_addr_par_int};</font>
1110                            end
1111       <font color = "red">0/1     ==>          if (rsc_update_descr_int)</font>
1112       <font color = "red">0/1     ==>            awsize  = 3'h2;  //  32-bit access only for descriptor updates</font>
1113                            else
1114       <font color = "red">0/1     ==>          casex (dma_bus_width)</font>
1115       <font color = "red">0/1     ==>            2'b00:  awsize  = 3'h2;  //  32-bit access</font>
1116       <font color = "red">0/1     ==>            2'b01:  awsize  = 3'h3;  //  64-bit access</font>
1117       <font color = "red">0/1     ==>            default:awsize  = 3'h4;  // 128-bit access</font>
1118                            endcase
1119       <font color = "red">0/1     ==>          awlen_p  = 9'h000;</font>
1120                          end
1121                    
1122                          else
1123                          begin
1124       <font color = "red">0/1     ==>          awvalid       = 1'b0;</font>
1125       <font color = "red">0/1     ==>          awqos         = 4'h0;</font>
1126       <font color = "red">0/1     ==>          awlen_p       = 9'h000;</font>
1127       <font color = "red">0/1     ==>          awsize        = 3'h2;</font>
1128       <font color = "red">0/1     ==>          awaddr_p      = {65{1'b0}};</font>
1129       <font color = "red">0/1     ==>          awaddr_par_p  = {9{1'b0}};</font>
1130                          end
1131                    
1132                        end
1133                      end
1134                      assign awlen      = awlen_p[7:0];
1135                      assign awaddr     = awaddr_p[p_edma_addr_width-1:0];
1136                      assign awaddr_par = awaddr_par_p[p_edma_addr_pwid-1:0];
1137                    
1138                      // The RSC Update interface sets rsc_update_valid until the rsc_update_ready
1139                      // is returned. That wont be until the data is issued.  We need a signal
1140                      // that identifies the gap between valid and ready, to ensure we dont keep
1141                      // driving awvalid
1142                      always @ (posedge aclk or negedge n_areset)
1143                      begin
1144       1/1              if  (~n_areset)
1145       1/1                waiting_rsc_ready  &lt;= 1'b0;
1146                        else
1147                        begin
1148       1/1                if (p_edma_rsc == 0)
1149       1/1                  waiting_rsc_ready  &lt;= 1'b0;
1150       <font color = "red">0/1     ==>        else if (rsc_update_valid_int &amp; awvalid &amp; ~aw_is_rx_data &amp; ~aw_is_rx_descr &amp; aw_grant_rx[1] &amp; awready)</font>
1151       <font color = "red">0/1     ==>          waiting_rsc_ready  &lt;= 1'b1;</font>
1152       <font color = "red">0/1     ==>        else if (wvalid &amp; wready &amp; w_is_rsc_update)</font>
1153       <font color = "red">0/1     ==>          waiting_rsc_ready  &lt;= 1'b0;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
1154                        end
1155                      end
1156                    
1157                      // aw_strb is used to eventually drive wstrb
1158                      // have 1 bit for each byte.
1159                      assign valid_end_swap = (((aw_is_rx_descr | aw_is_tx_descr) &amp; endian_swap[0]) |
1160                                               ~(aw_is_rx_descr | aw_is_tx_descr) &amp; endian_swap[1]);
1161                      always @ *
1162                      begin
1163       1/1              if (dma_bus_width == 2'b00)
1164       1/1                aw_wstrb = 4'h1;
1165                        else
1166       <font color = "red">0/1     ==>        if (dma_bus_width == 2'b01)</font>
1167                          begin
1168       <font color = "red">0/1     ==>          if (awsize == 3'h2) // 32 bit xfer in 64 bit bus</font>
1169       <font color = "red">0/1     ==>            aw_wstrb = {2'b00,({awaddr[2],~awaddr[2]} ^ {2{valid_end_swap}})};</font>
1170                            else
1171       <font color = "red">0/1     ==>            aw_wstrb = 4'h3;</font>
1172                          end
1173                          else  // 128bit bus
1174                          begin
1175       <font color = "red">0/1     ==>          if (awsize == 3'h2) // 32 bit xfer in 128 bit bus</font>
1176       <font color = "red">0/1     ==>            aw_wstrb = {awaddr[3:2] == {2{~valid_end_swap}},</font>
1177                                          awaddr[3:2] == {~valid_end_swap,valid_end_swap},
1178                                          awaddr[3:2] == {valid_end_swap,~valid_end_swap},
1179                                          awaddr[3:2] == {2{valid_end_swap}}};
1180                            else
1181       <font color = "red">0/1     ==>          if (awsize == 3'h3)</font>
1182                            begin
1183       <font color = "red">0/1     ==>            aw_wstrb = {{2{awaddr[3]}},{2{~awaddr[3]}}} ^ {4{valid_end_swap}};</font>
1184                            end
1185                            else
1186                            // we need to mask bytes 4 to 7 if this is a TX descriptor write
1187                            // as we dont have the address to send
1188                            begin
1189       <font color = "red">0/1     ==>            if (aw_is_tx_descr &amp; aw_grant_tx &amp; ~addressing_64b &amp; tx_extended_bd_mode_en)</font>
1190       <font color = "red">0/1     ==>              aw_wstrb = valid_end_swap ? 4'b0111 : 4'b1110;</font>
1191                              else
1192       <font color = "red">0/1     ==>              aw_wstrb = 4'hf;</font>
1193                            end
1194                          end
1195                      end
1196                    
1197                    
1198                      // Implement the AW and AR FIFOs
1199                      // we need this to track the AR channel to the R response
1200                      // and the AW channel to the B
1201                      // We need this to direct the responses to the appropriate
1202                      // AHB ports
1203                      localparam p_ar2r_fifo_dw  = 19;
1204                      localparam p_ar2r_fifo_pw  = 3;
1205                      localparam p_ar2r_fifo_w   = (p_edma_asf_integrity_prot == 1)  ? p_ar2r_fifo_dw + p_ar2r_fifo_pw
1206                                                                                    : p_ar2r_fifo_dw;
1207                      wire  [p_ar2r_fifo_dw-1:0]  ar2r_in_tmp, ar2r_out_tmp;
1208                      wire  [p_ar2r_fifo_w-1:0]   ar2r_fifo_in, ar2r_fifo_out;
1209                    
1210                      assign ar2r_in_tmp = {ar_ahb_less_beats,
1211                                            ar_first_req_of_buf,
1212                                            ar_tcp_hdr,
1213                                            ar_udp_hdr,
1214                                            ar_queue,
1215                                            araddr_byte,
1216                                            num_tx_beats_remaining[3:0],
1217                                            ar_last_req_of_buf,
1218                                            (ar_grant_tx_descr | ar_grant_rx),
1219                                            (ar_grant_tx_descr | ar_grant_tx_data)};
1220                    
1221                      assign {r_ahb_less_beats,
1222                              r_first_burst_of_buf,
1223                              r_tcp_hdr,
1224                              r_udp_hdr,
1225                              r_queue,
1226                              r_araddr,
1227                              r_num_pad,
1228                              r_last_burst_of_buf,
1229                              r_is_descr,
1230                              r_is_tx}          = ar2r_out_tmp;
1231                    
1232                      // Parity protection for integrity check of FIFO
1233                      generate if (p_edma_asf_integrity_prot == 1) begin : gen_par_ar2r_fifo
1234                        wire  [p_ar2r_fifo_pw-1:0]  ar2r_in_par_tmp, ar2r_out_par_tmp;
1235                    
1236                        // Generate parity
1237                        cdnsdru_asf_parity_gen_v1 #(
1238                          .p_data_width (p_ar2r_fifo_dw)
1239                        ) i_par_gen (
1240                          .odd_par    (1'b0),
1241                          .data_in    (ar2r_in_tmp),
1242                          .data_out   (),
1243                          .parity_out (ar2r_in_par_tmp)
1244                        );
1245                    
1246                        assign ar2r_fifo_in     = {ar2r_in_par_tmp, ar2r_in_tmp};
1247                        assign {ar2r_out_par_tmp,
1248                                ar2r_out_tmp}   = ar2r_fifo_out;
1249                    
1250                        // Parity check of outputs
1251                        cdnsdru_asf_parity_check_v1 #(
1252                          .p_data_width (p_ar2r_fifo_dw)
1253                        ) i_par_chk (
1254                          .odd_par    (1'b0),
1255                          .data_in    (ar2r_out_tmp),
1256                          .parity_in  (ar2r_out_par_tmp),
1257                          .parity_err (asf_integrity_ar2r_fifo_err)
1258                        );
1259                    
1260                      end else begin : gen_no_par_ar2r_fifo
1261                        assign ar2r_fifo_in     = ar2r_in_tmp;
1262                        assign ar2r_out_tmp     = ar2r_fifo_out;
1263                        assign asf_integrity_ar2r_fifo_err  = 1'b0;
1264                      end
1265                      endgenerate
1266                    
1267                      edma_gen_fifo #( .FIFO_WIDTH      (p_ar2r_fifo_w),
1268                                       .FIFO_DEPTH      (p_axi_access_pipeline_depth),
1269                                       .FIFO_ADDR_WIDTH (p_axi_access_pipeline_bits)
1270                                     ) i_ar_to_r_pipeline_fifo (
1271                    
1272                        .qout       (ar2r_fifo_out),
1273                        .qempty     (),
1274                        .qfull      (),
1275                        .qlevel     (ar2r_pipeline_fill),
1276                        .clk_pcie   (aclk),
1277                        .rst_n      (n_areset),
1278                    
1279                        .din        (ar2r_fifo_in),
1280                        .push       (arvalid &amp; arready),
1281                        .flush      (1'b0),
1282                        .pop        (rvalid &amp; rready &amp; rlast)
1283                      );
1284                    
1285                      assign ar2r_pipeline_full = ar2r_pipeline_fill == p_axi_access_pipeline_depth[p_axi_access_pipeline_bits:0] |
1286                                                  ar2r_pipeline_fill == max_num_axi_ar2r[p_axi_access_pipeline_bits:0];
1287                    
1288                      // aw_last_burst_of_buf and num_rx_beats_remaining are only valid for 1 clock cycle.
1289                      // if awready is not high on this cycle, then it wont be written into
1290                      // this FIFO below properly.  Need to regenerate signals that will remain valid
1291                      // until awready is high ..
1292                    
1293                      always @ (posedge aclk or negedge n_areset)
1294                      begin
1295       1/1              if  (~n_areset)
1296       1/1                aw_rx_beats_rem_vld_r &lt;= 6'h00;
1297       1/1              else if (awready)
1298       1/1                aw_rx_beats_rem_vld_r &lt;= 6'h00;
1299       1/1              else if (awvalid &amp; !aw_rx_beats_rem_vld_r[5])
1300       <font color = "red">0/1     ==>        aw_rx_beats_rem_vld_r &lt;= {1'b1,aw_last_burst_of_buf,num_rx_beats_remaining[3:0]};</font>
                        MISSING_ELSE
1301                      end
1302                    
1303                      assign aw_rx_beats_rem_vld = aw_rx_beats_rem_vld_r[5] ? aw_rx_beats_rem_vld_r[4:0]
1304                                                                            : {aw_last_burst_of_buf,num_rx_beats_remaining[3:0]};
1305                    
1306                    
1307                      localparam p_aw2w_fifo_dw  = 20;
1308                      localparam p_aw2w_fifo_pw  = 3;
1309                      localparam p_aw2w_fifo_w   = (p_edma_asf_integrity_prot == 1)  ? p_aw2w_fifo_dw + p_aw2w_fifo_pw
1310                                                                                    : p_aw2w_fifo_dw;
1311                      wire  [p_aw2w_fifo_dw-1:0]  aw2w_in_tmp, aw2w_out_tmp;
1312                      wire  [p_aw2w_fifo_w-1:0]   aw2w_fifo_in, aw2w_fifo_out;
1313                    
1314                      assign aw2w_in_tmp  = {(aw_is_rx_rsc &amp; aw_grant_rx[1]),
1315                                             aw_rx_beats_rem_vld[3:0],
1316                                             aw_rx_beats_rem_vld[4],
1317                                             aw_wstrb,
1318                                             awlen,
1319                                             ((aw_is_rx_descr &amp; aw_grant_rx[2]) | (aw_is_tx_descr &amp; aw_grant_tx)),
1320                                             aw_grant_tx};
1321                      assign {w_is_rsc_update,
1322                              w_num_pad,
1323                              w_last_burst_of_buf,
1324                              w_wstrb,
1325                              w_len,
1326                              w_is_descr,
1327                              w_is_tx}    = aw2w_out_tmp;
1328                    
1329                    
1330                      // Parity protection for integrity check of FIFO
1331                      generate if (p_edma_asf_integrity_prot == 1) begin : gen_par_aw2w_fifo
1332                        wire  [p_aw2w_fifo_pw-1:0]  aw2w_in_par_tmp, aw2w_out_par_tmp;
1333                    
1334                        // Generate parity
1335                        cdnsdru_asf_parity_gen_v1 #(
1336                          .p_data_width (p_aw2w_fifo_dw)
1337                        ) i_par_gen (
1338                          .odd_par    (1'b0),
1339                          .data_in    (aw2w_in_tmp),
1340                          .data_out   (),
1341                          .parity_out (aw2w_in_par_tmp)
1342                        );
1343                    
1344                        assign aw2w_fifo_in     = {aw2w_in_par_tmp, aw2w_in_tmp};
1345                        assign {aw2w_out_par_tmp,
1346                                aw2w_out_tmp}   = aw2w_fifo_out;
1347                    
1348                        // Parity check of outputs
1349                        cdnsdru_asf_parity_check_v1 #(
1350                          .p_data_width (p_aw2w_fifo_dw)
1351                        ) i_par_chk (
1352                          .odd_par    (1'b0),
1353                          .data_in    (aw2w_out_tmp),
1354                          .parity_in  (aw2w_out_par_tmp),
1355                          .parity_err (asf_integrity_aw2w_fifo_err)
1356                        );
1357                    
1358                      end else begin : gen_no_par_aw2w_fifo
1359                        assign aw2w_fifo_in = aw2w_in_tmp;
1360                        assign aw2w_out_tmp = aw2w_fifo_out;
1361                        assign asf_integrity_aw2w_fifo_err  = 1'b0;
1362                      end
1363                      endgenerate
1364                    
1365                      edma_gen_fifo #( .FIFO_WIDTH(p_aw2w_fifo_w),
1366                                       .FIFO_DEPTH(p_axi_access_pipeline_depth),
1367                                       .FIFO_ADDR_WIDTH(p_axi_access_pipeline_bits)
1368                                     ) i_aw_to_w_pipeline_fifo (
1369                    
1370                        .qout       (aw2w_fifo_out),
1371                        .qempty     (),
1372                        .qfull      (),
1373                        .qlevel     (aw2w_pipeline_fill),
1374                        .clk_pcie   (aclk),
1375                        .rst_n      (n_areset),
1376                    
1377                        .din        (aw2w_fifo_in),
1378                        .push       (awvalid &amp; awready),
1379                        .flush      (1'b0),
1380                        .pop        (wvalid &amp; wready &amp; wlast)
1381                      );
1382                    
1383                      assign aw2w_pipeline_full     = use_aw2b_fill ? aw2b_full :
1384                                                      aw2w_pipeline_fill &gt;= (p_axi_access_pipeline_depth[p_axi_access_pipeline_bits:0]) |
1385                                                      aw2w_pipeline_fill &gt;= (max_num_axi_aw2w[p_axi_access_pipeline_bits:0]) ;
1386                    
1387                      // Not using AXI ID's - everything sequential
1388                      assign w2b_pipeline_push      = (wvalid &amp; wready &amp; wlast);
1389                      assign w2b_pipeline_pop       = (bvalid &amp; bready);
1390                      assign w2b_pipeline_din[1:0]  = {(w_is_descr | (w_is_rsc_update &amp; rsc_update_descr_int &amp; p_edma_rsc == 1)),w_is_tx};
1391                    
1392                      // Bit 2 is used to eventually set b_is_last, which is used for 2 purposes ...
1393                      //  1. to understand when a descriptor writeback is possible (following the last data write to any buffer of a frame)
1394                      //  2. To understand when the last descriptor writeback of a frame has been completed - in RSC, this is the very last one!
1395                      assign w2b_pipeline_din[2]    = w_is_descr      ? rx_descr_wr_fifo_dat_pop &amp; rx_eof_written  : // This is set on the last write of the last descriptor
1396                                                      w_is_rsc_update ? rsc_update_descr_int &amp; rsc_update_last_int  :
1397                                                                        last_data_to_buff; // This is set on the last data to any buffer of a frame
1398                    
1399                      assign w2b_pipeline_din[6:3]  = w_is_rsc_update ? rx_rsc_wr_queue : rx_descr_wr_queue;
1400                    
1401                      localparam p_w2b_fifo_dw = 7;
1402                      localparam p_w2b_fifo_pw = 1;
1403                      localparam p_w2b_fifo_w  = (p_edma_asf_integrity_prot == 1)  ? p_w2b_fifo_dw + p_w2b_fifo_pw
1404                                                                                  : p_w2b_fifo_dw;
1405                      wire  [p_w2b_fifo_dw-1:0] w2b_in_tmp, w2b_out_tmp;
1406                      wire  [p_w2b_fifo_w-1:0]  w2b_fifo_in, w2b_fifo_out;
1407                    
1408                      assign w2b_in_tmp = w2b_pipeline_din;
1409                      assign {b_rx_queue,
1410                              b_is_last,
1411                              b_is_descr,
1412                              b_is_tx}  = w2b_out_tmp;
1413                    
1414                      // Parity protection for integrity check of FIFO
1415                      generate if (p_edma_asf_integrity_prot == 1) begin : gen_par_w2b_fifo
1416                        wire  [p_w2b_fifo_pw-1:0]  w2b_in_par_tmp, w2b_out_par_tmp;
1417                    
1418                        // Generate parity
1419                        cdnsdru_asf_parity_gen_v1 #(
1420                          .p_data_width (p_w2b_fifo_dw)
1421                        ) i_par_gen (
1422                          .odd_par    (1'b0),
1423                          .data_in    (w2b_in_tmp),
1424                          .data_out   (),
1425                          .parity_out (w2b_in_par_tmp)
1426                        );
1427                    
1428                        assign w2b_fifo_in     = {w2b_in_par_tmp, w2b_in_tmp};
1429                        assign {w2b_out_par_tmp,
1430                                w2b_out_tmp}   = w2b_fifo_out;
1431                    
1432                        // Parity check of outputs
1433                        cdnsdru_asf_parity_check_v1 #(
1434                          .p_data_width (p_w2b_fifo_dw)
1435                        ) i_par_chk (
1436                          .odd_par    (1'b0),
1437                          .data_in    (w2b_out_tmp),
1438                          .parity_in  (w2b_out_par_tmp),
1439                          .parity_err (asf_integrity_w2b_fifo_err)
1440                        );
1441                    
1442                      end else begin : gen_no_par_w2b_fifo
1443                        assign w2b_fifo_in = w2b_in_tmp;
1444                        assign w2b_out_tmp = w2b_fifo_out;
1445                        assign asf_integrity_w2b_fifo_err  = 1'b0;
1446                      end
1447                      endgenerate
1448                    
1449                      edma_gen_fifo #( .FIFO_WIDTH(p_w2b_fifo_w),
1450                                       .FIFO_DEPTH(p_axi_access_pipeline_depth),
1451                                       .FIFO_ADDR_WIDTH(p_axi_access_pipeline_bits)
1452                                     ) i_w_to_b_pipeline_fifo (
1453                    
1454                        .qout       (w2b_fifo_out),
1455                        .qempty     (),
1456                        .qfull      (w2b_pipeline_full),
1457                        .qlevel     (w2b_pipeline_fill),
1458                        .clk_pcie   (aclk),
1459                        .rst_n      (n_areset),
1460                    
1461                        .din        (w2b_fifo_in),
1462                        .push       (w2b_pipeline_push),
1463                        .flush      (1'b0),
1464                        .pop        (w2b_pipeline_pop)
1465                      );
1466                    
1467                      // check issuing capability is correct
1468                      reg    [p_axi_access_pipeline_bits:0] aw2b_fill;
1469                      wire [p_axi_access_pipeline_bits+1:0] aw2b_fill_1;
1470                      wire [p_axi_access_pipeline_bits+1:0] aw2b_fill_p_aw2b_fill_1;
1471                      
1472                      assign aw2b_fill_1        = {{p_axi_access_pipeline_bits+1{1'b0}},1'b1};
1473                      assign aw2b_fill_p_aw2b_fill_1 = aw2b_fill + aw2b_fill_1[p_axi_access_pipeline_bits:0];
1474                      
1475                      always @ (posedge aclk or negedge n_areset)
1476                      begin
1477       1/1              if  (~n_areset)
1478                        begin
1479       1/1                aw2b_fill  &lt;= {p_axi_access_pipeline_bits+1{1'b0}};
1480                        end
1481                        else
1482                        begin
1483       1/1                if (awvalid &amp; awready)
1484                          begin
1485       1/1                  if (!(bvalid &amp; bready))
1486       1/1                    aw2b_fill &lt;= aw2b_fill_p_aw2b_fill_1[p_axi_access_pipeline_bits:0];
                        MISSING_ELSE
1487                          end
1488       1/1                else if (bvalid &amp; bready)
1489       1/1                  aw2b_fill  &lt;= aw2b_fill - aw2b_fill_1[p_axi_access_pipeline_bits:0];
                        MISSING_ELSE
1490                        end
1491                      end
1492                      assign aw2b_full = aw2b_fill &gt;= (p_axi_access_pipeline_depth[p_axi_access_pipeline_bits:0]) |
1493                                         aw2b_fill &gt;= (max_num_axi_aw2w[p_axi_access_pipeline_bits:0]) ;
1494                    
1495                    
1496                      // Drive the W channel
1497                      // First count the number of write data and compare with length that was set in AWLEN
1498                      // We need this to determine when to set wlast
1499                      always @ (posedge aclk or negedge n_areset)
1500                      begin
1501       1/1              if  (~n_areset)
1502                        begin
1503       1/1                w_access_cnt  &lt;= 8'h00;
1504                        end
1505                        else
1506                        begin
1507       1/1                if (wvalid &amp; wready &amp; wlast)
1508       1/1                  w_access_cnt  &lt;= 8'h00;
1509       1/1                else if (wvalid &amp; wready)
1510       1/1                  w_access_cnt  &lt;= w_access_cnt + 8'h01;
                        MISSING_ELSE
1511                        end
1512                      end
1513                    
1514                      // Flush the W channel if something was requested just before the enable went low ...
1515                      always @ (posedge aclk or negedge n_areset)
1516                      begin
1517       1/1              if  (~n_areset)
1518                        begin
1519       1/1                flush_rx_rd_fifos  &lt;= 1'b0;
1520       1/1                flush_tx_rd_fifos  &lt;= 1'b0;
1521       1/1                flush_rx_wr_fifos  &lt;= 1'b0;
1522       1/1                flush_tx_wr_fifos  &lt;= 1'b0;
1523       1/1                enable_rx_d1       &lt;= 1'b0;
1524       1/1                enable_tx_d1       &lt;= 1'b0;
1525                        end
1526                        else
1527                        begin
1528       1/1                enable_rx_d1    &lt;= enable_rx;
1529       1/1                enable_tx_d1    &lt;= enable_tx;
1530                    
1531       1/1                if (~enable_tx &amp; enable_tx_d1) // dropping enable
1532                          begin
1533       <font color = "red">0/1     ==>          flush_tx_rd_fifos &lt;= 1'b1;</font>
1534       <font color = "red">0/1     ==>          flush_tx_wr_fifos &lt;= 1'b1;</font>
1535                          end
1536                          else
1537                          begin
1538       1/1                  if ((ar2r_pipeline_fill == {p_axi_access_pipeline_bits+1{1'b0}}) &amp;&amp; ~arvalid_tx_descr &amp;&amp; ~arvalid_tx_data)
1539       1/1                    flush_tx_rd_fifos     &lt;= 1'b0;
                        MISSING_ELSE
1540                    
1541       1/1                  if ((aw2w_pipeline_fill == {p_axi_access_pipeline_bits+1{1'b0}}) &amp;&amp; ~awvalid_tx_descr &amp;&amp;
1542                                (w2b_pipeline_fill  == {p_axi_access_pipeline_bits+1{1'b0}}) &amp;&amp; ~wvalid)
1543       1/1                    flush_tx_wr_fifos     &lt;= 1'b0;
                        MISSING_ELSE
1544                          end
1545                    
1546       1/1                if (~enable_rx &amp; enable_rx_d1)
1547                          begin
1548       <font color = "red">0/1     ==>          flush_rx_rd_fifos     &lt;= 1'b1;</font>
1549       <font color = "red">0/1     ==>          flush_rx_wr_fifos     &lt;= 1'b1;</font>
1550                          end
1551                          else
1552                          begin
1553       1/1                  if (rx_descr_ptr_reset &amp; rx_cutthru)
1554       <font color = "red">0/1     ==>            flush_rx_rd_fifos     &lt;= 1'b1;</font>
1555       1/1                  else if (~(|rx_descr_rd_req_issued))
1556       1/1                    flush_rx_rd_fifos     &lt;= 1'b0;
                        MISSING_ELSE
1557       1/1                  if ((aw2w_pipeline_fill == {p_axi_access_pipeline_bits+1{1'b0}}) &amp;
1558                                (w2b_pipeline_fill  == {p_axi_access_pipeline_bits+1{1'b0}}))
1559       1/1                    flush_rx_wr_fifos     &lt;= 1'b0;
                        MISSING_ELSE
1560                          end
1561                        end
1562                      end
1563                    
1564                    
1565                      // Assert wvalid whenever the aw2w FIFO is not empty - this indicates that there is at least 1 data transfer
1566                      // pending
1567                      // Must also take fill level of w2b FIFO into account
1568                      assign wvalid = |aw2w_pipeline_fill &amp;&amp; ~w2b_pipeline_full;
1569                    
1570                      // For RSC xfers, we can set the ready back to the RSC module when the write data is pushed
1571                      always @ *
1572                      begin
1573       1/1              if (w_is_tx)  // tx bd write
1574                        begin
1575       1/1                wlast             = wlast_tx_descr;
1576       1/1                wdata_128         = wdata_tx_descr;
1577       1/1                wdata_128_par     = wdata_tx_descr_par;
1578       1/1                wstrb_128         = {{4{w_wstrb[3]}},{4{w_wstrb[2]}},{4{w_wstrb[1]}},{4{w_wstrb[0]}}};
1579                        end
1580                        else
1581                        begin
1582       1/1                if (w_is_descr)  // rx bd write
1583                          begin
1584       1/1                  wlast     = 1'b1;
1585       1/1                  wstrb_128 = {{4{w_wstrb[3]}},{4{w_wstrb[2]}},{4{w_wstrb[1]}},{4{w_wstrb[0]}}};
1586       1/1                  if (endian_swap[0])
1587                            begin
1588       <font color = "red">0/1     ==>            wdata_128         = {2{rx_descr_wr_data[7:0], rx_descr_wr_data[15:8], rx_descr_wr_data[23:16],  rx_descr_wr_data[31:24],</font>
1589                                                    rx_descr_wr_data[39:32],rx_descr_wr_data[47:40],rx_descr_wr_data[55:48],  rx_descr_wr_data[63:56]}};
1590       <font color = "red">0/1     ==>            wdata_128_par     = {2{rx_descr_wr_data_par[0], rx_descr_wr_data_par[1], rx_descr_wr_data_par[2], rx_descr_wr_data_par[3],</font>
1591                                                      rx_descr_wr_data_par[4], rx_descr_wr_data_par[5], rx_descr_wr_data_par[6], rx_descr_wr_data_par[7]}};
1592                            end
1593                            else
1594                            begin
1595       1/1                    wdata_128         = rx_descr_wr_data;
1596       1/1                    wdata_128_par     = rx_descr_wr_data_par;
1597                            end
1598                          end
1599       1/1                else if (w_is_rsc_update &amp; p_edma_rsc == 1)
1600                          begin
1601       <font color = "red">0/1     ==>          wstrb_128         = rsc_update_ben_int;</font>
1602       <font color = "red">0/1     ==>          wlast             = 1'b1;</font>
1603       <font color = "red">0/1     ==>          wdata_128         = rsc_update_data_int;</font>
1604       <font color = "red">0/1     ==>          wdata_128_par     = rsc_update_data_par_int;</font>
1605                          end
1606                          else  // rx data bufer write
1607                          begin
1608       1/1                  wstrb_128 = p_edma_rsc == 1 ? rsc_write_strobe : {{4{w_wstrb[3]}},{4{w_wstrb[2]}},{4{w_wstrb[1]}},{4{w_wstrb[0]}}};
1609       1/1                  wlast     = w_access_cnt == w_len;
1610       1/1                  wdata_128         = hwdata_02_pad[127:0];
1611       1/1                  wdata_128_par     = hwdata_02_par_pad[15:0];
1612                          end
1613                        end
1614                      end
1615                      assign wdata      = ~w_is_pad ? wdata_128[p_edma_bus_width-1:0]     : {p_edma_bus_width{1'b0}};
1616                      assign wdata_par  = ~w_is_pad ? wdata_128_par[p_edma_bus_pwid-1:0]  : {p_edma_bus_pwid{1'b0}};
1617                      assign wstrb      = wvalid    ? wstrb_128[p_edma_bus_pwid-1:0]      : {p_edma_bus_pwid{1'b0}};
1618                    
1619                      generate if (p_edma_bus_width &lt; 32'd128) begin : gen_pad_hwdata_02
1620                        assign hwdata_02_pad      = {{(128-p_edma_bus_width){1'b0}},hwdata_02};
1621                        assign hwdata_02_par_pad  = {{(16-p_edma_bus_pwid){1'b0}},hwdata_02_par};
1622                      end else begin : gen_no_pad_hwdata_02
1623                        assign hwdata_02_pad      = hwdata_02;
1624                        assign hwdata_02_par_pad  = hwdata_02_par;
1625                      end
1626                      endgenerate
1627                    
1628                    
1629                     edma_pbuf_axi_fe_tx # (
1630                    
1631                      .p_edma_tsu                    (p_edma_tsu),
1632                      .p_edma_lso                    (p_edma_lso),
1633                      .p_num_queues                  (p_num_queues),
1634                      .p_num_queues_m1               (p_num_queues_m1),
1635                    
1636                      .p_axi_access_pipeline_bits    (p_axi_access_pipeline_bits),
1637                      .p_axi_access_pipeline_depth   (p_axi_access_pipeline_depth),
1638                    
1639                      .p_axi_tx_descr_rd_buff_bits   (p_axi_tx_descr_rd_buff_bits),
1640                      .p_axi_tx_descr_rd_buff_depth  (p_axi_tx_descr_rd_buff_depth),
1641                    
1642                      .p_axi_tx_descr_wr_buff_bits   (p_axi_tx_descr_wr_buff_bits),
1643                      .p_axi_tx_descr_wr_buff_depth  (p_axi_tx_descr_wr_buff_depth),
1644                    
1645                      .p_edma_tx_pbuf_addr           (p_edma_tx_pbuf_addr),
1646                      .p_edma_bus_width              (p_edma_bus_width),
1647                      .p_edma_bus_pwid               (p_edma_bus_pwid),
1648                      .p_edma_addr_width             (p_edma_addr_width),
1649                      .p_edma_tx_pbuf_data           (p_edma_tx_pbuf_data),
1650                    
1651                      // RAS - parameter for TX datapath protection
1652                      .p_edma_asf_dap_prot           (p_edma_asf_dap_prot)
1653                    
1654                      ) i_edma_pbuf_axi_fe_tx (
1655                    
1656                      .TX_PBUF_MAX_FILL_LVL              (TX_PBUF_MAX_FILL_LVL),
1657                    
1658                      .aclk                              (aclk),
1659                      .n_areset                          (n_areset),
1660                    
1661                      .cur_descr_rd_valid                (cur_descr_rd_valid),
1662                      .cur_descr_rd_rdy                  (cur_descr_rd_rdy),
1663                      .cur_descr_rd                      (cur_descr_rd),
1664                      .cur_descr_rd_par                  (cur_descr_rd_par),
1665                      .cur_descr_rd_add                  (cur_descr_rd_add),
1666                      .cur_descr_rd_add_par              (cur_descr_rd_add_par),
1667                      .cur_descr_rd_queue                (cur_descr_rd_queue),
1668                      .buff_stripe_vld                   (buff_stripe_vld),
1669                      .buff_stripe_rdy                   (buff_stripe_rdy),
1670                      .buff_stripe_last                  (buff_stripe_last),
1671                      .buff_stripe                       (buff_stripe),
1672                      .buff_stripe_par                   (buff_stripe_par),
1673                    
1674                      .tx_descr_wr_vld                   (tx_descr_wr_vld),
1675                      .tx_descr_wr_rdy                   (tx_descr_wr_rdy),
1676                      .tx_descr_wr_data                  (tx_descr_wr_data),
1677                      .tx_descr_wr_data_par              (tx_descr_wr_data_par),
1678                      .tx_descr_wr_ts                    (tx_descr_wr_ts),
1679                      .tx_descr_wr_ts_par                (tx_descr_wr_ts_par),
1680                      .tx_descr_wr_sts                   (tx_descr_wr_sts),
1681                      .reflected_tx_sts                  (reflected_tx_sts),
1682                      .reflected_tx_sts_vld              (reflected_tx_sts_vld),
1683                    
1684                      .new_tx_q_ptr_pulse                (new_tx_q_ptr_pulse),
1685                      .enable_tx                         (enable_tx),
1686                      .trigger_dma_tx_start              (trigger_dma_tx_start),
1687                      .tx_start_pulse                    (tx_start_pulse),
1688                      .tx_stop_pulse                     (tx_stop_pulse),
1689                      .tx_buff_base_addr                 (tx_buff_base_addr),
1690                      .tx_buff_base_par                  (tx_buff_base_par),
1691                      .dma_has_seen_err                  (dma_has_seen_err),
1692                      .force_max_ahb_burst_tx            (force_max_ahb_burst_tx),
1693                      .tx_cutthru                        (tx_cutthru),
1694                      .tx_extended_bd_mode_en            (tx_extended_bd_mode_en),
1695                      .buffer_full_q                     (buffer_full_q),
1696                      .num_pkts_in_buf                   (num_pkts_in_buf),
1697                      .dpram_fill_lvl                    (dpram_fill_lvl),
1698                      .axi_tx_full_adj_0                 (axi_tx_full_adj_0),
1699                      .axi_tx_full_adj_1                 (axi_tx_full_adj_1),
1700                      .tx_disable_queue                  (tx_disable_queue),
1701                    
1702                      .disable_tx                        (disable_tx),
1703                    
1704                      .dma_bus_width                     (dma_bus_width),
1705                      .endian_swap                       (endian_swap),
1706                      .burst_length                      (burst_length),
1707                      .upper_tx_q_base_addr              (upper_tx_q_base_addr),
1708                      .upper_tx_q_base_par               (upper_tx_q_base_par),
1709                    
1710                      .r_num_pad                         (r_num_pad),
1711                    
1712                      .arvalid_descr                     (arvalid_tx_descr),
1713                      .arready_descr                     (arready_tx_descr),
1714                      .arlen_descr                       (arlen_tx_descr),
1715                      .araddr_descr                      (araddr_tx_descr),
1716                      .araddr_descr_par                  (araddr_tx_descr_par),
1717                      .arsize_descr                      (arsize_tx_descr),
1718                    
1719                      .arvalid_data                      (arvalid_tx_data),
1720                      .arready_data                      (arready_tx_data),
1721                      .arlen_data                        (arlen_tx_data),
1722                      .araddr_data                       (araddr_tx_data),
1723                      .araddr_data_par                   (araddr_tx_data_par),
1724                      .arsize_data                       (arsize_tx_data),
1725                    
1726                      .rvalid_descr                      (rvalid_tx_descr),
1727                      .rready_descr                      (rready_tx_descr),
1728                      .rvalid_data                       (rvalid_tx_data),
1729                      .rready_data                       (rready_tx_data),
1730                      .rdata                             (rdata),
1731                      .rdata_par                         (rdata_par),
1732                      .rresp                             (rresp),
1733                      .rlast                             (rlast),
1734                    
1735                    
1736                      .awvalid_descr                     (awvalid_tx_descr),
1737                      .awready_descr                     (awready_tx_descr),
1738                      .awaddr_descr                      (awaddr_tx_descr),
1739                      .awaddr_descr_par                  (awaddr_tx_descr_par),
1740                      .awlen_descr                       (awlen_tx_descr),
1741                      .awsize_descr                      (awsize_tx_descr),
1742                    
1743                      .wvalid_descr                      (wvalid_tx_descr),
1744                      .wready_descr                      (wready_tx_descr),
1745                      .wdata_descr                       (wdata_tx_descr),
1746                      .wdata_descr_par                   (wdata_tx_descr_par),
1747                      .wlast_descr                       (wlast_tx_descr),
1748                    
1749                      .bvalid_descr                      (bvalid_tx_descr),
1750                      .bready_descr                      (bready_tx_descr),
1751                      .bresp                             (bresp),
1752                    
1753                      .ar_last_req_of_buf                (ar_last_req_of_buf),
1754                      .r_last_burst_of_buf               (r_last_burst_of_buf),
1755                    
1756                      .flush_tx_wr_fifos                 (flush_tx_wr_fifos),
1757                      .flush_tx_rd_fifos                 (flush_tx_rd_fifos),
1758                    
1759                      .addressing_64b                    (addressing_64b),
1760                    
1761                      .r_araddr                          (r_araddr),
1762                      .num_tx_beats_remaining            (num_tx_beats_remaining),
1763                    
1764                      .ar_ahb_less_beats                 (ar_ahb_less_beats),
1765                      .ar_first_req_of_buf               (ar_first_req_of_buf),
1766                      .ar_tcp_hdr                        (ar_tcp_hdr),
1767                      .ar_udp_hdr                        (ar_udp_hdr),
1768                      .ar_queue_descr                    (ar_queue_tx_descr),
1769                      .ar_queue_data                     (ar_queue_tx_data),
1770                      .aw_queue_descr                    (aw_queue_tx_descr),
1771                    
1772                      .r_ahb_less_beats                  (r_ahb_less_beats),
1773                      .r_first_burst_of_buf              (r_first_burst_of_buf),
1774                      .r_tcp_hdr                         (r_tcp_hdr),
1775                      .r_udp_hdr                         (r_udp_hdr),
1776                      .r_queue                           (r_queue),
1777                    
1778                      .axi_tx_dma_descr_ptr              (axi_tx_dma_descr_ptr),
1779                      .axi_tx_dma_descr_ptr_tog          (axi_tx_dma_descr_ptr_tog),
1780                    
1781                      .frame_too_large                   (axi_tx_frame_too_large),
1782                    
1783                      // ASF - signals going to gem_reg_top
1784                      .asf_dap_axi_tx_err                (asf_dap_axi_tx_err),
1785                    
1786                      // Lockup detection
1787                      .full_pkt_inc                      (full_pkt_inc),
1788                      .used_bit_vec                      (used_bit_vec),
1789                      .lockup_flush                      (lockup_flush)
1790                    
1791                      );
1792                    
1793                    
1794                      edma_pbuf_axi_fe_rx # (
1795                    
1796                      .p_num_queues                    (p_num_queues),
1797                      .p_num_queues_m1                 (p_num_queues_m1),
1798                      .p_edma_rsc                      (p_edma_rsc),
1799                    
1800                      .p_axi_rx_descr_rd_buff_bits     (p_axi_rx_descr_rd_buff_bits),
1801                      .p_axi_rx_descr_rd_buff_depth    (p_axi_rx_descr_rd_buff_depth),
1802                    
1803                      .p_axi_rx_descr_wr_buff_bits     (p_axi_rx_descr_wr_buff_bits),
1804                      .p_axi_rx_descr_wr_buff_depth    (p_axi_rx_descr_wr_buff_depth),
1805                    
1806                      .p_edma_rx_pbuf_addr             (p_edma_rx_pbuf_addr),
1807                      .p_edma_bus_width                (p_edma_bus_width),
1808                      .p_edma_addr_width               (p_edma_addr_width),
1809                      .p_edma_rx_pbuf_data             (p_edma_rx_pbuf_data),
1810                    
1811                      // RAS - parameters
1812                      .p_edma_asf_dap_prot             (p_edma_asf_dap_prot)
1813                    
1814                      ) i_edma_pbuf_axi_fe_rx (
1815                    
1816                      .aclk                             (aclk),
1817                      .n_areset                         (n_areset),
1818                    
1819                      .hgrant_00                        (hgrant_00),
1820                      .hburst_00                        (hburst_00),
1821                      .htrans_00                        (htrans_00),
1822                      .hsize_00                         (hsize_00),
1823                      .hwrite_00                        (hwrite_00),
1824                      .haddr_00                         (haddr_00),
1825                      .haddr_00_par                     (haddr_00_par),
1826                      .hwdata_00                        (hwdata_00),
1827                      .hwdata_00_par                    (hwdata_00_par),
1828                    
1829                      .hbusreq_02                       (hbusreq_02),
1830                      .hgrant_02                        (hgrant_02),
1831                      .hburst_02                        (hburst_02),
1832                      .htrans_02                        (htrans_02),
1833                      .hsize_02                         (hsize_02),
1834                      .hwrite_02                        (hwrite_02),
1835                      .haddr_02                         (haddr_02),
1836                      .haddr_02_par                     (haddr_02_par),
1837                    
1838                      .hrdata_rx                        (hrdata_rx),
1839                      .hrdata_rx_par                    (hrdata_rx_par),
1840                      .hresp_rx                         (hresp_rx),
1841                      .hready_rx                        (hready_rx),
1842                    
1843                      .last_data_to_buff                (last_data_to_buff),
1844                      .full_pkt_size                    (full_pkt_size),
1845                      .enable_rx                        (enable_rx),
1846                      .rx_descr_ptr_reset               (rx_descr_ptr_reset),
1847                      .from_rx_dma_used_bit_read        (from_rx_dma_used_bit_read),
1848                      .from_rx_dma_queue_ptr            (from_rx_dma_queue_ptr),
1849                      .from_rx_dma_descr_ptr            (from_rx_dma_descr_ptr),
1850                      .from_rx_dma_descr_ptr_par        (from_rx_dma_descr_ptr_par),
1851                      .from_rx_dma_buff_depth           (from_rx_dma_buff_depth),
1852                      .rx_buff_base_addr                (rx_buff_base_addr),
1853                      .rx_buff_base_par                 (rx_buff_base_par),
1854                      .rx_stat_capt_pulse               (rx_stat_capt_pulse),
1855                      .force_max_ahb_burst_rx           (force_max_ahb_burst_rx),
1856                      .rx_cutthru                       (rx_cutthru),
1857                      .rx_extended_bd_mode_en           (rx_extended_bd_mode_en),
1858                      .new_descr_fetch_trig             (new_descr_fetch_trig),
1859                      .part_pkt_written                 (part_pkt_written),
1860                      .queue_ptr_rx_aph                 (queue_ptr_rx_aph),
1861                      .queue_ptr_rx_dph                 (queue_ptr_rx_dph),
1862                      .queue_ptr_rx_mod                 (queue_ptr_rx_mod),
1863                    
1864                      .rx_dma_stable_tog                (rx_dma_stable_tog),
1865                      .rx_dma_buff_not_rdy              (rx_dma_buff_not_rdy),
1866                      .rx_dma_complete_ok               (rx_dma_complete_ok),
1867                      .rx_dma_resource_err              (rx_dma_resource_err),
1868                      .b_rx_queue                       (b_rx_queue),
1869                      .rx_dma_int_queue                 (rx_dma_int_queue),
1870                      .disable_rx                       (disable_rx),
1871                      .rx_disable_queue                 (rx_disable_queue),
1872                    
1873                      .dma_bus_width                    (dma_bus_width),
1874                      .endian_swap                      (endian_swap[0]),
1875                      .burst_length                     (burst_length),
1876                      .upper_rx_q_base_addr             (upper_rx_q_base_addr),
1877                      .upper_rx_q_base_par              (upper_rx_q_base_par),
1878                      .dma_addr_bus_width               (dma_addr_bus_width),
1879                    
1880                    
1881                      .arvalid                          (arvalid),
1882                      .arready                          (arready),
1883                      .rvalid                           (rvalid),
1884                      .rready                           (rready),
1885                      .rdata                            (rdata),
1886                      .rdata_par                        (rdata_par),
1887                      .rresp                            (rresp),
1888                    
1889                      .awvalid                          (awvalid),
1890                      .awready                          (awready),
1891                      .wvalid                           (wvalid),
1892                      .wready                           (wready),
1893                      .wlast                            (wlast),
1894                      .bresp                            (bresp),
1895                      .bvalid                           (bvalid),
1896                      .bready                           (bready),
1897                    
1898                      .rx_descr_add_wr_queue            (rx_descr_add_wr_queue),
1899                      .rx_descr_wr_queue                (rx_descr_wr_queue),
1900                      .rx_rsc_wr_queue                  (rx_rsc_wr_queue),
1901                    
1902                      .next_buffer_start_add            (next_buffer_start_add),
1903                      .next_buffer_start_add_par        (next_buffer_start_add_par),
1904                      .host_update_buf_add              (host_update_buf_add),
1905                      .rsc_coalescing_ended             (rsc_coalescing_ended),
1906                    
1907                      // Memory Update interface
1908                      .rsc_update_valid_i               (rsc_update_valid),
1909                      .rsc_update_descr_i               (rsc_update_descr),
1910                      .rsc_update_last_i                (rsc_update_last),
1911                      .rsc_update_ready_o               (rsc_update_ready),
1912                      .rsc_update_addr_i                (rsc_update_addr),
1913                      .rsc_update_addr_par_i            (rsc_update_addr_par),
1914                      .rsc_update_data_i                (rsc_update_data),
1915                      .rsc_update_data_par_i            (rsc_update_data_par),
1916                      .rsc_update_ben_i                 (rsc_update_ben),
1917                    
1918                      .rsc_update_valid_o               (rsc_update_valid_int),
1919                      .rsc_update_last_o                (rsc_update_last_int),
1920                      .rsc_update_descr_o               (rsc_update_descr_int),
1921                      .rsc_update_addr_o                (rsc_update_addr_int),
1922                      .rsc_update_addr_par_o            (rsc_update_addr_par_int),
1923                      .rsc_update_data_o                (rsc_update_data_int),
1924                      .rsc_update_data_par_o            (rsc_update_data_par_int),
1925                      .rsc_update_ben_o                 (rsc_update_ben_int),
1926                    
1927                      .argrant                          (ar_grant_rx),
1928                      .awgrant                          (aw_grant_rx),
1929                      .awgrant_hold                     (aw_grant_rx_hold),
1930                    
1931                      .flush_rx_wr_fifos                (flush_rx_wr_fifos),
1932                      .flush_rx_rd_fifos                (flush_rx_rd_fifos),
1933                      .r_is_tx                          (r_is_tx),
1934                      .r_is_descr                       (r_is_descr),
1935                      .w_is_tx                          (w_is_tx),
1936                      .w_num_pad                        (w_num_pad),
1937                      .w_is_descr                       (w_is_descr),
1938                      .w_is_rsc_update                  (w_is_rsc_update),
1939                      .w_last_burst_of_buf              (w_last_burst_of_buf),
1940                      .b_is_tx                          (b_is_tx),
1941                      .b_is_descr                       (b_is_descr),
1942                      .w2b_pipeline_full                (w2b_pipeline_full),
1943                      .raddr_bit3                       (r_araddr[3]),
1944                      .current_rx_queue_resp            (r_queue),
1945                      .aw_is_rx_descr                   (aw_is_rx_descr),
1946                      .aw_is_rx_data                    (aw_is_rx_data),
1947                      .b_is_last                        (b_is_last),
1948                    
1949                      .rx_descr_wr_data                 (rx_descr_wr_data),
1950                      .rx_descr_wr_data_par             (rx_descr_wr_data_par),
1951                      .rx_descr_wr_req                  (rx_descr_wr_req),
1952                      .rx_descr_rd_req_issued           (rx_descr_rd_req_issued),
1953                      .rx_descr_wr_cnt                  (rx_descr_wr_cnt),
1954                      .last_data_to_buff_dph            (last_data_to_buff_dph),
1955                      .rx_eof_written                   (rx_eof_written),
1956                    
1957                      .hburst_rx                        (hburst_rx),
1958                      .hsize_rx                         (hsize_rx),
1959                      .haddr_rx                         (haddr_rx),
1960                      .haddr_rx_par                     (haddr_rx_par),
1961                      .rx_descr_wr_fifo_add_out         (rx_descr_wr_fifo_add_out),
1962                      .rx_descr_wr_fifo_add_par_out     (rx_descr_wr_fifo_add_par_out),
1963                      .rx_descr_len                     (rx_descr_len),
1964                      .rx_descr_addr                    (rx_descr_addr),
1965                      .rx_descr_addr_par                (rx_descr_addr_par),
1966                      .rx_descr_size                    (rx_descr_size),
1967                      .aw_last_burst_of_buf             (aw_last_burst_of_buf),
1968                    
1969                      .rx_descr_wr_pop_state            (rx_descr_wr_pop_state),
1970                      .rx_descr_wr_fifo_dat_pop         (rx_descr_wr_fifo_dat_pop),
1971                      .rx_data_addr                     (rx_data_addr),
1972                      .rx_data_addr_par                 (rx_data_addr_par),
1973                      .rx_data_wr_req                   (rx_data_wr_req),
1974                      .rx_descr_rd_req                  (rx_descr_rd_req),
1975                      .rx_data_len                      (rx_data_len),
1976                      .w_is_pad                         (w_is_pad),
1977                      .num_rx_beats_remaining           (num_rx_beats_remaining),
1978                      .current_rx_queue_req             (ar_queue_rx),
1979                      .asf_dap_axi_rx_err               (asf_dap_axi_rx_err)
1980                    
1981                    
1982                      );
1983                    
1984                      // -----------------------------------------------------------------------------
1985                      // ASF - End to end data path parity protection
1986                      // -----------------------------------------------------------------------------
1987                      generate if (p_edma_asf_dap_prot == 1) begin : gen_dp_parity
1988                        wire  dap_wdata_err;
1989                        wire  dap_araddr_err;
1990                        wire  dap_awaddr_err;
1991                    
1992                        // Parity check for wdata passed outside the design.
1993                        cdnsdru_asf_parity_check_v1 #(.p_data_width(p_edma_bus_width)) i_par_chk_wdata (
1994                           .odd_par(1'b0),
1995                           .data_in(wdata),
1996                           .parity_in(wdata_par),
1997                           .parity_err(dap_wdata_err)
1998                        );
1999                        // Parity check for araddr passed outside the design.
2000                        cdnsdru_asf_parity_check_v1 #(.p_data_width(p_edma_addr_width)) i_par_chk_araddr (
2001                           .odd_par(1'b0),
2002                           .data_in(araddr),
2003                           .parity_in(araddr_par),
2004                           .parity_err(dap_araddr_err)
2005                        );
2006                        // Parity check for awaddr passed outside the design.
2007                        cdnsdru_asf_parity_check_v1 #(.p_data_width(p_edma_addr_width)) i_par_chk_awaddr (
2008                           .odd_par(1'b0),
2009                           .data_in(awaddr),
2010                           .parity_in(awaddr_par),
2011                           .parity_err(dap_awaddr_err)
2012                        );
2013                        assign asf_dap_axi_err  = dap_wdata_err | dap_araddr_err | dap_awaddr_err;
2014                      end else begin : gen_no_dp_parity
2015                        assign asf_dap_axi_err  = 1'b0;
2016                      end
2017                      endgenerate
2018                    
2019                      // Register integrity error
2020                      generate if (p_edma_asf_integrity_prot == 1) begin : gen_asf_integrity
2021                        reg asf_integrity_err_r;
2022                        always@(posedge aclk or negedge n_areset)
2023                        begin
2024                          if (~n_areset)
2025                            asf_integrity_err_r &lt;= 1'b0;
2026                          else
2027                            asf_integrity_err_r &lt;= asf_integrity_ar2r_fifo_err  |
2028                                                    asf_integrity_aw2w_fifo_err |
2029                                                    asf_integrity_w2b_fifo_err;
2030                        end
2031                        assign asf_integrity_err  = asf_integrity_err_r;
2032                      end else begin : gen_no_asf_integrity
2033                        assign asf_integrity_err  = 1'b0;
2034                      end
2035                      endgenerate
2036                    
2037                      always@(posedge aclk or negedge n_areset)
2038                      begin
2039       1/1              if (~n_areset)
2040       1/1                axi_xaction_out &lt;= 1'b0;
2041                        else
2042       1/1                axi_xaction_out &lt;= |aw2b_fill | (|ar2r_pipeline_fill);
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1525.html" >edma_pbuf_axi_fe</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>121</td><td>76</td><td>62.81</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>121</td><td>76</td><td>62.81</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       567
 EXPRESSION (rx_descr_rd_req &amp;&amp; ((~ar2r_pipeline_full)))
             -------1-------    -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       568
 EXPRESSION (arvalid_tx_data &amp;&amp; ((~ar2r_pipeline_full)))
             -------1-------    -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       569
 EXPRESSION (arvalid_tx_descr &amp;&amp; ((~ar2r_pipeline_full)))
             --------1-------    -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       615
 EXPRESSION (arvalid &amp;&amp; ((~arready)))
             ---1---    ------2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       632
 EXPRESSION (ar_grant_rx &amp;&amp; ((~arready)))
             -----1-----    ------2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       638
 EXPRESSION (ar_grant_tx_data &amp;&amp; ((~arready)))
             --------1-------    ------2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       644
 EXPRESSION (ar_grant_tx_descr &amp;&amp; ((~arready)))
             --------1--------    ------2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       657
 EXPRESSION (awvalid_tx_descr &amp;&amp; ((~aw2w_pipeline_full)))
             --------1-------    -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       671
 EXPRESSION (rx_descr_wr_req &amp;&amp; ((~aw2w_pipeline_full)))
             -------1-------    -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       673
 EXPRESSION (rsc_update_valid_int &amp;&amp; ((~waiting_rsc_ready)) &amp;&amp; ((~aw2w_pipeline_full)))
             ----------1---------    -----------2----------    -----------3-----------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       675
 EXPRESSION (rx_data_wr_req &amp;&amp; ((~aw2w_pipeline_full)))
             -------1------    -----------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       693
 EXPRESSION (awvalid &amp;&amp; ((~awready)))
             ---1---    ------2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       711
 EXPRESSION (((|aw_grant_rx)) &amp;&amp; ((~awready)))
             --------1-------    ------2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       717
 EXPRESSION (aw_grant_tx &amp;&amp; ((~awready)))
             -----1-----    ------2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       841
 EXPRESSION (ar_grant_tx_descr &amp;&amp; arready)
             --------1--------    ---2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       842
 EXPRESSION (ar_grant_tx_data &amp;&amp; arready)
             --------1-------    ---2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       846
 EXPRESSION (((|ar2r_pipeline_fill)) &amp;&amp; r_is_tx &amp;&amp; r_is_descr &amp;&amp; rvalid)
             -----------1-----------    ---2---    -----3----    ---4--
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       847
 EXPRESSION (((|ar2r_pipeline_fill)) &amp;&amp; r_is_tx &amp;&amp; ((~r_is_descr)) &amp;&amp; rvalid)
             -----------1-----------    ---2---    -------3-------    ---4--
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       853
 EXPRESSION (((|ar2r_pipeline_fill)) &amp;&amp; r_is_tx &amp;&amp; r_is_descr &amp;&amp; ((~flush_tx_rd_fifos)))
             -----------1-----------    ---2---    -----3----    -----------4----------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       856
 EXPRESSION (((|ar2r_pipeline_fill)) &amp;&amp; r_is_tx &amp;&amp; ((~r_is_descr)) &amp;&amp; ((~flush_tx_rd_fifos)))
             -----------1-----------    ---2---    -------3-------    -----------4----------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       865
 EXPRESSION (aw_grant_tx &amp;&amp; awready)
             -----1-----    ---2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       869
 EXPRESSION (wvalid &amp;&amp; w_is_tx &amp;&amp; w_is_descr)
             ---1--    ---2---    -----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       870
 EXPRESSION (wready &amp;&amp; w_is_tx &amp;&amp; w_is_descr)
             ---1--    ---2---    -----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       874
 EXPRESSION (bvalid &amp;&amp; b_is_tx &amp;&amp; b_is_descr)
             ---1--    ---2---    -----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       875
 EXPRESSION (bready &amp;&amp; b_is_tx &amp;&amp; b_is_descr)
             ---1--    ---2---    -----3----
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       881
 EXPRESSION (awvalid_tx_descr &amp;&amp; aw_grant_tx)
             --------1-------    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1190
 EXPRESSION (valid_end_swap ? 4'b0111 : 4'b1110)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1303
 EXPRESSION (aw_rx_beats_rem_vld_r[5] ? aw_rx_beats_rem_vld_r[4:0] : ({aw_last_burst_of_buf, num_rx_beats_remaining[3:0]}))
             ------------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1383
 EXPRESSION 
 Number  Term
      1  use_aw2b_fill ? aw2b_full : (((aw2w_pipeline_fill &gt;= p_axi_access_pipeline_depth[p_axi_access_pipeline_bits:0]) | (aw2w_pipeline_fill &gt;= max_num_axi_aw2w[p_axi_access_pipeline_bits:0]))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1395
 EXPRESSION (w_is_descr ? ((rx_descr_wr_fifo_dat_pop &amp; rx_eof_written)) : (w_is_rsc_update ? ((rsc_update_descr_int &amp; rsc_update_last_int)) : last_data_to_buff))
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1395
 SUB-EXPRESSION (w_is_rsc_update ? ((rsc_update_descr_int &amp; rsc_update_last_int)) : last_data_to_buff)
                 -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1399
 EXPRESSION (w_is_rsc_update ? rx_rsc_wr_queue : rx_descr_wr_queue)
             -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1538
 EXPRESSION ((ar2r_pipeline_fill == {(p_axi_access_pipeline_bits + 1) {1'b0}}) &amp;&amp; ((~arvalid_tx_descr)) &amp;&amp; ((~arvalid_tx_data)))
             --------------------------------1--------------------------------    ----------2----------    ----------3---------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1541
 EXPRESSION 
 Number  Term
      1  (aw2w_pipeline_fill == {(p_axi_access_pipeline_bits + 1) {1'b0}}) &amp;&amp; 
      2  ((~awvalid_tx_descr)) &amp;&amp; 
      3  (w2b_pipeline_fill == {(p_axi_access_pipeline_bits + 1) {1'b0}}) &amp;&amp; 
      4  ((~wvalid)))
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1568
 EXPRESSION (((|aw2w_pipeline_fill)) &amp;&amp; ((~w2b_pipeline_full)))
             -----------1-----------    -----------2----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1615
 EXPRESSION (((~w_is_pad)) ? wdata_128[(p_edma_bus_width - 1):0] : ({p_edma_bus_width {1'b0}}))
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1616
 EXPRESSION (((~w_is_pad)) ? wdata_128_par[(p_edma_bus_pwid - 1):0] : ({p_edma_bus_pwid {1'b0}}))
             ------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1617
 EXPRESSION (wvalid ? wstrb_128[(p_edma_bus_pwid - 1):0] : ({p_edma_bus_pwid {1'b0}}))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1525.html" >edma_pbuf_axi_fe</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">168</td>
<td class="rt">36</td>
<td class="rt">21.43 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">2786</td>
<td class="rt">570</td>
<td class="rt">20.46 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1393</td>
<td class="rt">304</td>
<td class="rt">21.82 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1393</td>
<td class="rt">266</td>
<td class="rt">19.10 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">168</td>
<td class="rt">36</td>
<td class="rt">21.43 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">2786</td>
<td class="rt">570</td>
<td class="rt">20.46 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">1393</td>
<td class="rt">304</td>
<td class="rt">21.82 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">1393</td>
<td class="rt">266</td>
<td class="rt">19.10 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>TX_PBUF_MAX_FILL_LVL[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TX_PBUF_MAX_FILL_LVL[8]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>aclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_areset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>arid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>araddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>araddr[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>araddr[25:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>araddr[27:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>araddr[30:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>araddr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>araddr_par[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>arburst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>arlen[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>arlen[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>arsize[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>arsize[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>arsize[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>arcache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>arprot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>arlock[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>arqos[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>arvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>arready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rdata_par[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rlast</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>awid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>awaddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>awaddr[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>awaddr[25:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>awaddr[26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>awaddr[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>awaddr[30:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>awaddr[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>awaddr_par[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>awburst[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>awlen[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>awsize[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>awcache[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>awprot[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>awlock[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>awqos[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>awvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>awready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wdata_par[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wstrb[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wlast</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>bvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>bready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>hgrant_00</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>hburst_00[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>hburst_00[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>htrans_00[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>htrans_00[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>hsize_00[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hwrite_00</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>haddr_00[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>haddr_00[4:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>haddr_00[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>haddr_00[7:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>haddr_00[25:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>haddr_00[27:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>haddr_00[30:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>haddr_00[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>haddr_00_par[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hwdata_00[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>hwdata_00_par[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hbusreq_02</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>hgrant_02</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>hburst_02[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>htrans_02[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>hsize_02[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hwrite_02</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>haddr_02[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>haddr_02[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>haddr_02[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>haddr_02[25:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>haddr_02[27:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>haddr_02[30:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>haddr_02[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>haddr_02_par[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hwdata_02[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>hwdata_02_par[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>hrdata_rx[25:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>hrdata_rx[27:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>hrdata_rx[30:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>hrdata_rx[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>hrdata_rx_par[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>hresp_rx[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>hready_rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cur_descr_rd_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cur_descr_rd_rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cur_descr_rd[25:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cur_descr_rd[26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cur_descr_rd[30:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cur_descr_rd[38:31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cur_descr_rd[46:39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cur_descr_rd[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cur_descr_rd[96:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cur_descr_rd_par[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cur_descr_rd_add[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cur_descr_rd_add[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cur_descr_rd_add[30:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cur_descr_rd_add[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>cur_descr_rd_add_par[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>cur_descr_rd_queue[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>buff_stripe_vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>buff_stripe_rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>buff_stripe_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>buff_stripe[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>buff_stripe[127:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>buff_stripe_par[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_descr_wr_vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_descr_wr_rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tx_descr_wr_data[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_descr_wr_data[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_descr_wr_data[30:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_descr_wr_data[38:31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_descr_wr_data[46:39]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_descr_wr_data[47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_descr_wr_data[62:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_descr_wr_data[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_descr_wr_data_par[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_descr_wr_ts[41:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_descr_wr_ts_par[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_descr_wr_sts[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_descr_wr_sts[9:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reflected_tx_sts[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>reflected_tx_sts[9:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>reflected_tx_sts_vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma_bus_width[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>endian_swap[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>burst_length[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>burst_length[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>burst_length[2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>burst_length[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>upper_tx_q_base_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>upper_tx_q_base_par[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>upper_rx_q_base_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>upper_rx_q_base_par[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma_addr_bus_width</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>use_aw2b_fill</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>max_num_axi_ar2r[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>max_num_axi_aw2w[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_disable_queue</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_disable_queue</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_qos_q_mapping[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enable_tx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>trigger_dma_tx_start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_start_pulse</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_stop_pulse</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>new_tx_q_ptr_pulse</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_buff_base_addr[30:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_buff_base_addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tx_buff_base_par[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma_has_seen_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>force_max_ahb_burst_tx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_cutthru</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_extended_bd_mode_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>buffer_full_q</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>num_pkts_in_buf[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>num_pkts_in_buf[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dpram_fill_lvl[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dpram_fill_lvl[8:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_tx_full_adj_0[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>axi_tx_full_adj_1[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>disable_tx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_buff_base_addr[26:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_buff_base_addr[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rx_buff_base_addr[30:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_buff_base_addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rx_buff_base_par[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>last_data_to_buff_dph</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>full_pkt_size[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>full_pkt_size[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>full_pkt_size[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>full_pkt_size[13:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>enable_rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rx_descr_ptr_reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>from_rx_dma_used_bit_read</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>from_rx_dma_queue_ptr[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>from_rx_dma_descr_ptr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>from_rx_dma_descr_ptr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>from_rx_dma_descr_ptr[26:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>from_rx_dma_descr_ptr[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>from_rx_dma_descr_ptr[30:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>from_rx_dma_descr_ptr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>from_rx_dma_descr_ptr_par[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>from_rx_dma_buff_depth[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>from_rx_dma_buff_depth[5]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>from_rx_dma_buff_depth[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>from_rx_dma_buff_depth[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>from_rx_dma_buff_depth[11:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_stat_capt_pulse</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>force_max_ahb_burst_rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_cutthru</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_extended_bd_mode_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>new_descr_fetch_trig</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>part_pkt_written</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>queue_ptr_rx_aph[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>queue_ptr_rx_dph[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>queue_ptr_rx_mod[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_dma_stable_tog</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_dma_buff_not_rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_dma_complete_ok</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_dma_resource_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_dma_int_queue[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_xaction_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>next_buffer_start_add[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>next_buffer_start_add_par[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>host_update_buf_add</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rsc_coalescing_ended</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rsc_write_strobe[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rsc_update_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rsc_update_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rsc_update_last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rsc_update_descr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rsc_update_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rsc_update_addr_par[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rsc_update_data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rsc_update_data_par[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rsc_update_ben[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>disable_rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_tx_frame_too_large</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_tx_dma_descr_ptr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_tx_dma_descr_ptr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_tx_dma_descr_ptr[30:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_tx_dma_descr_ptr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>axi_tx_dma_descr_ptr_tog</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>asf_dap_axi_tx_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>asf_dap_axi_rx_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>asf_dap_axi_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>asf_integrity_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>full_pkt_inc</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>used_bit_vec</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lockup_flush</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1525.html" >edma_pbuf_axi_fe</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">134</td>
<td class="rt">78</td>
<td class="rt">58.21 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1303</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1383</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">1395</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1399</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1615</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">1616</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">1617</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">573</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">612</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">624</td>
<td class="rt">10</td>
<td class="rt">4</td>
<td class="rt">40.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">661</td>
<td class="rt">6</td>
<td class="rt">5</td>
<td class="rt">83.33 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">690</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">704</td>
<td class="rt">7</td>
<td class="rt">5</td>
<td class="rt">71.43 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">733</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">775</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">814</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">853</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">945</td>
<td class="rt">26</td>
<td class="rt">6</td>
<td class="rt">23.08 </td>
</tr><tr class="s4">
<td>IF</td>
<td class="rt">1144</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s1">
<td>IF</td>
<td class="rt">1163</td>
<td class="rt">8</td>
<td class="rt">1</td>
<td class="rt">12.50 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">1295</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1477</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1501</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">1517</td>
<td class="rt">12</td>
<td class="rt">9</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">1573</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2039</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1303         assign aw_rx_beats_rem_vld = aw_rx_beats_rem_vld_r[5] ? aw_rx_beats_rem_vld_r[4:0]
                                                                   <font color = "red">-1-</font>  
                                                                   <font color = "red">==></font>  
                                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1383         assign aw2w_pipeline_full     = use_aw2b_fill ? aw2b_full :
                                                           <font color = "red">-1-</font>  
                                                           <font color = "red">==></font>  
                                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1395         assign w2b_pipeline_din[2]    = w_is_descr      ? rx_descr_wr_fifo_dat_pop & rx_eof_written  : // This is set on the last write of the last descriptor
                                                             <font color = "green">-1-</font>  
                                                             <font color = "green">==></font>  
1396                                         w_is_rsc_update ? rsc_update_descr_int & rsc_update_last_int  :
                                                             <font color = "red">-2-</font>  
                                                             <font color = "red">==></font>  
                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1399         assign w2b_pipeline_din[6:3]  = w_is_rsc_update ? rx_rsc_wr_queue : rx_descr_wr_queue;
                                                             <font color = "red">-1-</font>  
                                                             <font color = "red">==></font>  
                                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1615         assign wdata      = ~w_is_pad ? wdata_128[p_edma_bus_width-1:0]     : {p_edma_bus_width{1'b0}};
                                           <font color = "red">-1-</font>  
                                           <font color = "green">==></font>  
                                           <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1616         assign wdata_par  = ~w_is_pad ? wdata_128_par[p_edma_bus_pwid-1:0]  : {p_edma_bus_pwid{1'b0}};
                                           <font color = "red">-1-</font>  
                                           <font color = "green">==></font>  
                                           <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1617         assign wstrb      = wvalid    ? wstrb_128[p_edma_bus_pwid-1:0]      : {p_edma_bus_pwid{1'b0}};
                                           <font color = "green">-1-</font>  
                                           <font color = "green">==></font>  
                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
573            if (~ar_pending)
               <font color = "green">-1-</font>  
574            begin
575              if (ar_req_rx)
                 <font color = "green">-2-</font>  
576              begin
577                ar_grant_rx       = 1'b1;
           <font color = "green">        ==></font>
578                ar_grant_tx_data  = 1'b0;
579                ar_grant_tx_descr = 1'b0;
580              end
581              else
582                if (ar_req_tx_data)
                   <font color = "green">-3-</font>  
583                begin
584                  ar_grant_rx       = 1'b0;
           <font color = "green">          ==></font>
585                  ar_grant_tx_data  = 1'b1;
586                  ar_grant_tx_descr = 1'b0;
587                end
588                else
589                  if (ar_req_tx_descr)
                     <font color = "green">-4-</font>  
590                  begin
591                    ar_grant_rx       = 1'b0;
           <font color = "green">            ==></font>
592                    ar_grant_tx_data  = 1'b0;
593                    ar_grant_tx_descr = 1'b1;
594                  end
595                  else
596                  begin
597                    ar_grant_rx       = 1'b0;
           <font color = "green">            ==></font>
598                    ar_grant_tx_data  = 1'b0;
599                    ar_grant_tx_descr = 1'b0;
600                  end
601            end
602            else
603            begin
604              ar_grant_rx       = ar_grant_rx_hold;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
612            if  (~n_areset)
               <font color = "green">-1-</font>  
613              ar_pending <= 1'b0;
           <font color = "green">      ==></font>
614            else
615              if (arvalid && ~arready)
                 <font color = "red">-2-</font>  
616                ar_pending <= 1'b1;
           <font color = "red">        ==></font>
617              else
618                if (arready)
                   <font color = "red">-3-</font>  
619                  ar_pending <= 1'b0;
           <font color = "green">          ==></font>
                     MISSING_ELSE
           <font color = "red">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
624            if (~n_areset)
               <font color = "green">-1-</font>  
625            begin
626              ar_grant_rx_hold        <= 1'b0;
           <font color = "green">      ==></font>
627              ar_grant_tx_data_hold   <= 1'b0;
628              ar_grant_tx_descr_hold  <= 1'b0;
629            end
630            else
631            begin
632              if (ar_grant_rx && ~arready)
                 <font color = "red">-2-</font>  
633                ar_grant_rx_hold <= 1'b1;
           <font color = "red">        ==></font>
634              else
635                if (arready)
                   <font color = "red">-3-</font>  
636                  ar_grant_rx_hold <= 1'b0;
           <font color = "green">          ==></font>
                     MISSING_ELSE
           <font color = "red">          ==></font>
637        
638              if (ar_grant_tx_data && ~arready)
                 <font color = "red">-4-</font>  
639                ar_grant_tx_data_hold <= 1'b1;
           <font color = "red">        ==></font>
640              else
641                if (arready)
                   <font color = "red">-5-</font>  
642                  ar_grant_tx_data_hold <= 1'b0;
           <font color = "green">          ==></font>
                     MISSING_ELSE
           <font color = "red">          ==></font>
643        
644              if (ar_grant_tx_descr && ~arready)
                 <font color = "red">-6-</font>  
645                ar_grant_tx_descr_hold <= 1'b1;
           <font color = "red">        ==></font>
646              else
647                if (arready)
                   <font color = "red">-7-</font>  
648                  ar_grant_tx_descr_hold <= 1'b0;
           <font color = "green">          ==></font>
                     MISSING_ELSE
           <font color = "red">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
661            if (~aw_pending)
               <font color = "green">-1-</font>  
662            begin
663              if (aw_req_tx)
                 <font color = "green">-2-</font>  
664              begin
665                aw_grant_rx = 3'b000;
           <font color = "green">        ==></font>
666                aw_grant_tx = 1'b1;
667              end
668              else
669              begin
670                aw_grant_tx = 1'b0;
671                if (rx_descr_wr_req && ~aw2w_pipeline_full)
                   <font color = "green">-3-</font>  
672                  aw_grant_rx = 3'b100;
           <font color = "green">          ==></font>
673                else if (rsc_update_valid_int && ~waiting_rsc_ready && ~aw2w_pipeline_full)
                        <font color = "red">-4-</font>  
674                  aw_grant_rx = 3'b010;
           <font color = "red">          ==></font>
675                else if (rx_data_wr_req  && ~aw2w_pipeline_full)
                        <font color = "green">-5-</font>  
676                  aw_grant_rx = 3'b001;
           <font color = "green">          ==></font>
677                else
678                  aw_grant_rx = 3'b000;
           <font color = "green">          ==></font>
679              end
680            end
681            else
682            begin
683              aw_grant_rx = aw_grant_rx_hold;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
690            if  (~n_areset)
               <font color = "green">-1-</font>  
691              aw_pending <= 1'b0;
           <font color = "green">      ==></font>
692            else
693              if (awvalid && ~awready)
                 <font color = "red">-2-</font>  
694                aw_pending <= 1'b1;
           <font color = "red">        ==></font>
695              else
696                if (awready)
                   <font color = "green">-3-</font>  
697                  aw_pending <= 1'b0;
           <font color = "green">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
704            if (~n_areset)
               <font color = "green">-1-</font>  
705            begin
706              aw_grant_rx_hold <= 3'b000;
           <font color = "green">      ==></font>
707              aw_grant_tx_hold <= 1'b0;
708            end
709            else
710            begin
711              if (|aw_grant_rx && ~awready)
                 <font color = "red">-2-</font>  
712                aw_grant_rx_hold <= aw_grant_rx;
           <font color = "red">        ==></font>
713              else
714                if (awready)
                   <font color = "green">-3-</font>  
715                  aw_grant_rx_hold <= 3'b000;
           <font color = "green">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
716        
717              if (aw_grant_tx && ~awready)
                 <font color = "red">-4-</font>  
718                aw_grant_tx_hold <= 1'b1;
           <font color = "red">        ==></font>
719              else
720                if (awready)
                   <font color = "green">-5-</font>  
721                  aw_grant_tx_hold <= 1'b0;
           <font color = "green">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
733            if (~n_areset)
               <font color = "green">-1-</font>  
734            begin
735              awvalid_hold  <= 1'b0;
           <font color = "green">      ==></font>
736              awaddr_hold   <= {p_edma_addr_width{1'b0}};
737              awsize_hold   <= 3'b000;
738              awlen_hold    <= 8'h00;
739              awqos_hold    <= 4'h0;
740            end
741            else
742            begin
743              if (awvalid & ~(|aw_grant_rx_hold))
                 <font color = "green">-2-</font>  
744              begin
745                awvalid_hold  <= awvalid;
           <font color = "green">        ==></font>
746                awaddr_hold   <= awaddr;
747                awsize_hold   <= awsize;
748                awlen_hold    <= awlen;
749                awqos_hold    <= awqos;
750              end
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
775            if (ar_grant_tx_data)
               <font color = "green">-1-</font>  
776            begin
777              arvalid         = 1'b1;
           <font color = "green">      ==></font>
778              araddr_byte     = araddr_tx_data[3:0];
779              araddr          = araddr_tx_data_s[p_edma_addr_width-1:0];
780              araddr_par      = araddr_tx_data_s_par[p_edma_addr_pwid-1:0];
781              arsize          = arsize_tx_data;
782              arlen           = arlen_tx_data;
783              arqos           = arqos_tx_data;
784              ar_queue        = ar_queue_tx_data;
785            end
786            else
787              if (ar_grant_tx_descr)
                 <font color = "green">-2-</font>  
788              begin
789                arvalid         = 1'b1;
           <font color = "green">        ==></font>
790                araddr_byte     = araddr_tx_descr[3:0];
791                araddr          = araddr_tx_descr[p_edma_addr_width-1:0];
792                araddr_par      = araddr_tx_descr_par[p_edma_addr_pwid-1:0];
793                arsize          = arsize_tx_descr;
794                arlen           = arlen_tx_descr;
795                arqos           = arqos_tx_descr;
796                ar_queue        = ar_queue_tx_descr;
797              end
798              else // RX or no requestor
799              begin
800                arvalid         = ar_grant_rx;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
814            case (dma_bus_width)
               <font color = "red">-1-</font>  
815              2'b00   : araddr_tx_data_s = {araddr_tx_data[p_edma_addr_width-1:2], 2'd0};
           <font color = "green">      ==></font>
816              2'b01   : araddr_tx_data_s = {araddr_tx_data[p_edma_addr_width-1:3], 3'd0};
           <font color = "red">      ==></font>
817              default : araddr_tx_data_s = {araddr_tx_data[p_edma_addr_width-1:4], 4'd0};
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
853            if (|ar2r_pipeline_fill && r_is_tx && r_is_descr && ~flush_tx_rd_fifos)
               <font color = "green">-1-</font>                                                                  
854              rready = rready_tx_descr;
           <font color = "green">      ==></font>
855            else
856              if (|ar2r_pipeline_fill && r_is_tx && ~r_is_descr && ~flush_tx_rd_fifos)
                 <font color = "green">-2-</font>                                                                   
857                rready = rready_tx_data;
           <font color = "green">        ==></font>
858              else
859                rready = 1'b1;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
945            if (aw_grant_tx)
               <font color = "green">-1-</font>  
946            begin
947              awvalid       = aw_is_tx_descr;
           <font color = "green">      ==></font>
948              awaddr_p      = {1'b0, awaddr_tx_descr};
949              awaddr_par_p  = {1'b0,awaddr_tx_descr_par};
950              awsize        = awsize_tx_descr;
951              awlen_p       = {1'b0, awlen_tx_descr};
952              awqos         = awqos_tx_descr;
953            end
954            else if (|aw_grant_rx_hold) // RX or no request
                    <font color = "red">-2-</font>  
955            begin
956              awvalid       = awvalid_hold;
           <font color = "red">      ==></font>
957              awaddr_p      = {{(65-p_edma_addr_width){1'b0}},awaddr_hold};
958              awaddr_par_p  = {{(9-p_edma_addr_pwid){1'b0}},awaddr_hold_par};
959              awsize        = awsize_hold;
960              awlen_p       = {1'b0,awlen_hold};
961              awqos         = awqos_hold;
962            end
963            else
964            begin
965              if (aw_is_rx_descr)  // rx descriptor write
                 <font color = "green">-3-</font>  
966                                   // WORD 0 and WORD 1 are the same for all modes
967                                   // subsequent words depend on operating mode
968                                   // e.g. TS may be written to either WORDS 2 and 3 or WORDS 4 and 5
969              begin
970                awvalid       = aw_grant_rx[2];
971                awqos         = awqos_rx_descr;
972                if (~rx_extended_bd_mode_en)
                   <font color = "red">-4-</font>  
973                  if (rx_descr_wr_pop_state == RX_DESCR_WR_WORD1 & dma_bus_width == 2'b00)
                     <font color = "green">-5-</font>  
974                  begin
975                    awaddr_p      = {1'b0, (upper_rx_q_base_addr & {32{addressing_64b}}),
           <font color = "green">            ==></font>
976                                    rx_descr_wr_fifo_add_out_m4[31:0]}; // WORD 0
977                    awaddr_par_p  = {1'b0, (upper_rx_q_base_par & {4{addressing_64b}}),
978                                    rx_descr_wr_fifo_add_out_m4[35:32]};
979                  end
980                  else
981                  begin
982                    awaddr_p      = {1'b0, (upper_rx_q_base_addr & {32{addressing_64b}}),
           <font color = "green">            ==></font>
983                                    rx_descr_wr_fifo_add_out};  // WORD 1
984                    awaddr_par_p  = {1'b0, (upper_rx_q_base_par & {4{addressing_64b}}),
985                                    rx_descr_wr_fifo_add_par_out[3:0]};
986                  end
987                else
988                begin
989                  if (dma_bus_width == 2'b00)  // 32-bit access
                     <font color = "red">-6-</font>  
990                    case (rx_descr_wr_cnt)
                       <font color = "red">-7-</font>  
991                      2'b00:
992                      begin
993                        awaddr_p      = {1'b0, (upper_rx_q_base_addr & {32{addressing_64b}}),
           <font color = "red">                ==></font>
994                                          rx_descr_wr_fifo_add_out};
995                        awaddr_par_p  = {1'b0, (upper_rx_q_base_par & {4{addressing_64b}}),
996                                          rx_descr_wr_fifo_add_par_out[3:0]};
997                      end
998                      2'b01:
999                      begin
1000                       awaddr_p      = {1'b0, (upper_rx_q_base_addr & {32{addressing_64b}}),
           <font color = "red">                ==></font>
1001                                         rx_descr_wr_fifo_add_out_m4[31:0]};
1002                       awaddr_par_p  = {1'b0, (upper_rx_q_base_par & {4{addressing_64b}}),
1003                                       rx_descr_wr_fifo_add_out_m4[35:32]};
1004                     end
1005                     2'b10:
1006                       if (addressing_64b)
                           <font color = "red">-8-</font>  
1007                       begin
1008                         awaddr_p      = {1'b0, upper_rx_q_base_addr, rx_descr_wr_fifo_add_out_m16[31:0]};
           <font color = "red">                  ==></font>
1009                         awaddr_par_p  = {1'b0, upper_rx_q_base_par, rx_descr_wr_fifo_add_out_m16[35:32]};
1010                       end
1011                       else
1012                       begin
1013                         awaddr_p      = {33'h000000000, rx_descr_wr_fifo_add_out_m8[31:0]};
           <font color = "red">                  ==></font>
1014                         awaddr_par_p  = {5'h00, rx_descr_wr_fifo_add_out_m8[35:32]};
1015                       end
1016                     default:
1017                       if (addressing_64b)
                           <font color = "red">-9-</font>  
1018                       begin
1019                         awaddr_p      = {1'b0, upper_rx_q_base_addr, rx_descr_wr_fifo_add_out_m20[31:0]};
           <font color = "red">                  ==></font>
1020                         awaddr_par_p  = {1'b0, upper_rx_q_base_par, rx_descr_wr_fifo_add_out_m20[35:32]};
1021                       end
1022                       else
1023                       begin
1024                         awaddr_p      = {33'h000000000, rx_descr_wr_fifo_add_out_m12[31:0]};
           <font color = "red">                  ==></font>
1025                         awaddr_par_p  = {5'h00, rx_descr_wr_fifo_add_out_m12[35:32]};
1026                       end
1027                   endcase
1028                 else  // 128-bit and 64-bit access
1029                   if (rx_descr_wr_cnt == 2'b00)
                       <font color = "red">-10-</font>  
1030                   begin
1031                     awaddr_p      = {1'b0, (upper_rx_q_base_addr & {32{addressing_64b}}),
           <font color = "red">              ==></font>
1032                                       rx_descr_wr_fifo_add_out};
1033                     awaddr_par_p  = {1'b0, (upper_rx_q_base_par & {4{addressing_64b}}),
1034                                       rx_descr_wr_fifo_add_par_out[3:0]};
1035                   end
1036                   else
1037                     if (addressing_64b)
                         <font color = "red">-11-</font>  
1038                     begin
1039                       awaddr_p      = {1'b0, upper_rx_q_base_addr, rx_descr_wr_fifo_add_out_m16[31:0]};
           <font color = "red">                ==></font>
1040                       awaddr_par_p  = {1'b0, upper_rx_q_base_par, rx_descr_wr_fifo_add_out_m16[35:32]};
1041                     end
1042                     else
1043                     begin
1044                       awaddr_p      = {33'h000000000, rx_descr_wr_fifo_add_out_m8[31:0]};
           <font color = "red">                ==></font>
1045                       awaddr_par_p  = {5'h00, rx_descr_wr_fifo_add_out_m8[35:32]};
1046                     end
1047               end
1048       
1049               if (dma_bus_width == 2'b00)
                   <font color = "red">-12-</font>  
1050                 awsize  = 3'h2;  //  32-bit access
           <font color = "green">          ==></font>
1051               else
1052                 awsize  = 3'h3;  // 64-bit access
           <font color = "red">          ==></font>
1053       
1054               awlen_p = 9'h000;
1055             end
1056       
1057             else if (aw_is_rx_data | p_edma_rsc == 0)
                      <font color = "red">-13-</font>  
1058             begin // rx data write
1059               awqos = awqos_rx_data;
1060               if (rx_cutthru)
                   <font color = "red">-14-</font>  
1061               begin
1062                 awvalid     = aw_grant_rx[0] & aw_is_rx_data;
1063                 if (~addressing_64b)// must be 32b addressing so set upper 32 address bits to 0
                     <font color = "red">-15-</font>  
1064                 begin
1065                   awaddr_p      = {{33{1'b0}}, haddr_rx[31:0]};
           <font color = "red">            ==></font>
1066                   awaddr_par_p  = {5'd0, haddr_rx_par[3:0]};
1067                 end
1068                 else
1069                 begin
1070                   awaddr_p      = {{(65-p_edma_addr_width){1'b0}}, haddr_rx};
           <font color = "red">            ==></font>
1071                   awaddr_par_p  = {{(9-p_edma_addr_pwid){1'b0}}, haddr_rx_par};
1072                 end
1073                 awsize      = hsize_rx;
1074                 awlen_p[1:0]  = {2{hburst_rx[0] & |hburst_rx[2:1]}};
1075                 awlen_p[2]    = hburst_rx[2];
1076                 awlen_p[3]    = hburst_rx[1] & hburst_rx[2];
1077                 awlen_p[8:4]  = 5'h00;
1078               end
1079               else
1080               begin
1081                 awvalid       = aw_grant_rx[0] & aw_is_rx_data;
1082                 if (~addressing_64b)// must be 32b addressing so set upper 32 address bits to 0
                     <font color = "green">-16-</font>  
1083                 begin
1084                   awaddr_p      = {{33{1'b0}},rx_data_addr[31:0]};
           <font color = "green">            ==></font>
1085                   awaddr_par_p  = {5'd0, rx_data_addr_par[3:0]};
1086                 end
1087                 else
1088                 begin
1089                   awaddr_p      = {{(65-p_edma_addr_width){1'b0}},rx_data_addr};
           <font color = "green">            ==></font>
1090                   awaddr_par_p  = {{(9-p_edma_addr_pwid){1'b0}}, rx_data_addr_par};
1091                 end
1092                 awsize        = 2'h2 + dma_bus_width;
1093                 awlen_p       = rx_data_len - 9'h001;
1094               end
1095             end
1096       
1097             else if (p_edma_rsc == 1) // Update interface
                      <font color = "red">-17-</font>  
1098             begin
1099               awvalid     = aw_grant_rx[1] & rsc_update_valid_int & ~waiting_rsc_ready;
1100               awqos       = awqos_rx_rsc;
1101               if (~addressing_64b)// must be 32b addressing so set upper 32 address bits to 0
                   <font color = "red">-18-</font>  
1102               begin
1103                 awaddr_p      = {{33{1'b0}},rsc_update_addr_int[31:0]};
           <font color = "red">          ==></font>
1104                 awaddr_par_p  = {5'd0, rsc_update_addr_par_int[3:0]};
1105               end
1106               else
1107               begin
1108                 awaddr_p      = {{(65-p_edma_addr_width){1'b0}}, rsc_update_addr_int};
           <font color = "red">          ==></font>
1109                 awaddr_par_p  = {{(9-p_edma_addr_pwid){1'b0}}, rsc_update_addr_par_int};
1110               end
1111               if (rsc_update_descr_int)
                   <font color = "red">-19-</font>  
1112                 awsize  = 3'h2;  //  32-bit access only for descriptor updates
           <font color = "red">          ==></font>
1113               else
1114               casex (dma_bus_width)
                   <font color = "red">-20-</font>  
1115                 2'b00:  awsize  = 3'h2;  //  32-bit access
           <font color = "red">          ==></font>
1116                 2'b01:  awsize  = 3'h3;  //  64-bit access
           <font color = "red">          ==></font>
1117                 default:awsize  = 3'h4;  // 128-bit access
           <font color = "red">          ==></font>
1118               endcase
1119               awlen_p  = 9'h000;
1120             end
1121       
1122             else
1123             begin
1124               awvalid       = 1'b0;
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>-11-</th><th nowrap width=80>-12-</th><th nowrap width=80>-13-</th><th nowrap width=80>-14-</th><th nowrap width=80>-15-</th><th nowrap width=80>-16-</th><th nowrap width=80>-17-</th><th nowrap width=80>-18-</th><th nowrap width=80>-19-</th><th nowrap width=80>-20-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>2'b00 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>2'b01 </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>2'b10 </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>2'b10 </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>2'b00 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1144           if  (~n_areset)
               <font color = "green">-1-</font>  
1145             waiting_rsc_ready  <= 1'b0;
           <font color = "green">      ==></font>
1146           else
1147           begin
1148             if (p_edma_rsc == 0)
                 <font color = "red">-2-</font>  
1149               waiting_rsc_ready  <= 1'b0;
           <font color = "green">        ==></font>
1150             else if (rsc_update_valid_int & awvalid & ~aw_is_rx_data & ~aw_is_rx_descr & aw_grant_rx[1] & awready)
                      <font color = "red">-3-</font>  
1151               waiting_rsc_ready  <= 1'b1;
           <font color = "red">        ==></font>
1152             else if (wvalid & wready & w_is_rsc_update)
                      <font color = "red">-4-</font>  
1153               waiting_rsc_ready  <= 1'b0;
           <font color = "red">        ==></font>
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1163           if (dma_bus_width == 2'b00)
               <font color = "red">-1-</font>  
1164             aw_wstrb = 4'h1;
           <font color = "green">      ==></font>
1165           else
1166             if (dma_bus_width == 2'b01)
                 <font color = "red">-2-</font>  
1167             begin
1168               if (awsize == 3'h2) // 32 bit xfer in 64 bit bus
                   <font color = "red">-3-</font>  
1169                 aw_wstrb = {2'b00,({awaddr[2],~awaddr[2]} ^ {2{valid_end_swap}})};
           <font color = "red">          ==></font>
1170               else
1171                 aw_wstrb = 4'h3;
           <font color = "red">          ==></font>
1172             end
1173             else  // 128bit bus
1174             begin
1175               if (awsize == 3'h2) // 32 bit xfer in 128 bit bus
                   <font color = "red">-4-</font>  
1176                 aw_wstrb = {awaddr[3:2] == {2{~valid_end_swap}},
           <font color = "red">          ==></font>
1177                             awaddr[3:2] == {~valid_end_swap,valid_end_swap},
1178                             awaddr[3:2] == {valid_end_swap,~valid_end_swap},
1179                             awaddr[3:2] == {2{valid_end_swap}}};
1180               else
1181               if (awsize == 3'h3)
                   <font color = "red">-5-</font>  
1182               begin
1183                 aw_wstrb = {{2{awaddr[3]}},{2{~awaddr[3]}}} ^ {4{valid_end_swap}};
           <font color = "red">          ==></font>
1184               end
1185               else
1186               // we need to mask bytes 4 to 7 if this is a TX descriptor write
1187               // as we dont have the address to send
1188               begin
1189                 if (aw_is_tx_descr & aw_grant_tx & ~addressing_64b & tx_extended_bd_mode_en)
                     <font color = "red">-6-</font>  
1190                   aw_wstrb = valid_end_swap ? 4'b0111 : 4'b1110;
                                                 <font color = "red">-7-</font>  
                                                 <font color = "red">==></font>  
                                                 <font color = "red">==></font>  
1191                 else
1192                   aw_wstrb = 4'hf;
           <font color = "red">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1295           if  (~n_areset)
               <font color = "green">-1-</font>  
1296             aw_rx_beats_rem_vld_r <= 6'h00;
           <font color = "green">      ==></font>
1297           else if (awready)
                    <font color = "green">-2-</font>  
1298             aw_rx_beats_rem_vld_r <= 6'h00;
           <font color = "green">      ==></font>
1299           else if (awvalid & !aw_rx_beats_rem_vld_r[5])
                    <font color = "red">-3-</font>  
1300             aw_rx_beats_rem_vld_r <= {1'b1,aw_last_burst_of_buf,num_rx_beats_remaining[3:0]};
           <font color = "red">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1477           if  (~n_areset)
               <font color = "green">-1-</font>  
1478           begin
1479             aw2b_fill  <= {p_axi_access_pipeline_bits+1{1'b0}};
           <font color = "green">      ==></font>
1480           end
1481           else
1482           begin
1483             if (awvalid & awready)
                 <font color = "green">-2-</font>  
1484             begin
1485               if (!(bvalid & bready))
                   <font color = "green">-3-</font>  
1486                 aw2b_fill <= aw2b_fill_p_aw2b_fill_1[p_axi_access_pipeline_bits:0];
           <font color = "green">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
1487             end
1488             else if (bvalid & bready)
                      <font color = "green">-4-</font>  
1489               aw2b_fill  <= aw2b_fill - aw2b_fill_1[p_axi_access_pipeline_bits:0];
           <font color = "green">        ==></font>
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1501           if  (~n_areset)
               <font color = "green">-1-</font>  
1502           begin
1503             w_access_cnt  <= 8'h00;
           <font color = "green">      ==></font>
1504           end
1505           else
1506           begin
1507             if (wvalid & wready & wlast)
                 <font color = "green">-2-</font>  
1508               w_access_cnt  <= 8'h00;
           <font color = "green">        ==></font>
1509             else if (wvalid & wready)
                      <font color = "green">-3-</font>  
1510               w_access_cnt  <= w_access_cnt + 8'h01;
           <font color = "green">        ==></font>
                   MISSING_ELSE
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1517           if  (~n_areset)
               <font color = "green">-1-</font>  
1518           begin
1519             flush_rx_rd_fifos  <= 1'b0;
           <font color = "green">      ==></font>
1520             flush_tx_rd_fifos  <= 1'b0;
1521             flush_rx_wr_fifos  <= 1'b0;
1522             flush_tx_wr_fifos  <= 1'b0;
1523             enable_rx_d1       <= 1'b0;
1524             enable_tx_d1       <= 1'b0;
1525           end
1526           else
1527           begin
1528             enable_rx_d1    <= enable_rx;
1529             enable_tx_d1    <= enable_tx;
1530       
1531             if (~enable_tx & enable_tx_d1) // dropping enable
                 <font color = "red">-2-</font>  
1532             begin
1533               flush_tx_rd_fifos <= 1'b1;
           <font color = "red">        ==></font>
1534               flush_tx_wr_fifos <= 1'b1;
1535             end
1536             else
1537             begin
1538               if ((ar2r_pipeline_fill == {p_axi_access_pipeline_bits+1{1'b0}}) && ~arvalid_tx_descr && ~arvalid_tx_data)
                   <font color = "green">-3-</font>  
1539                 flush_tx_rd_fifos     <= 1'b0;
           <font color = "green">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
1540       
1541               if ((aw2w_pipeline_fill == {p_axi_access_pipeline_bits+1{1'b0}}) && ~awvalid_tx_descr &&
                   <font color = "green">-4-</font>  
1542                   (w2b_pipeline_fill  == {p_axi_access_pipeline_bits+1{1'b0}}) && ~wvalid)
1543                 flush_tx_wr_fifos     <= 1'b0;
           <font color = "green">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
1544             end
1545       
1546             if (~enable_rx & enable_rx_d1)
                 <font color = "red">-5-</font>  
1547             begin
1548               flush_rx_rd_fifos     <= 1'b1;
           <font color = "red">        ==></font>
1549               flush_rx_wr_fifos     <= 1'b1;
1550             end
1551             else
1552             begin
1553               if (rx_descr_ptr_reset & rx_cutthru)
                   <font color = "red">-6-</font>  
1554                 flush_rx_rd_fifos     <= 1'b1;
           <font color = "red">          ==></font>
1555               else if (~(|rx_descr_rd_req_issued))
                        <font color = "green">-7-</font>  
1556                 flush_rx_rd_fifos     <= 1'b0;
           <font color = "green">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
1557               if ((aw2w_pipeline_fill == {p_axi_access_pipeline_bits+1{1'b0}}) &
                   <font color = "green">-8-</font>  
1558                   (w2b_pipeline_fill  == {p_axi_access_pipeline_bits+1{1'b0}}))
1559                 flush_rx_wr_fifos     <= 1'b0;
           <font color = "green">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1573           if (w_is_tx)  // tx bd write
               <font color = "green">-1-</font>  
1574           begin
1575             wlast             = wlast_tx_descr;
           <font color = "green">      ==></font>
1576             wdata_128         = wdata_tx_descr;
1577             wdata_128_par     = wdata_tx_descr_par;
1578             wstrb_128         = {{4{w_wstrb[3]}},{4{w_wstrb[2]}},{4{w_wstrb[1]}},{4{w_wstrb[0]}}};
1579           end
1580           else
1581           begin
1582             if (w_is_descr)  // rx bd write
                 <font color = "green">-2-</font>  
1583             begin
1584               wlast     = 1'b1;
1585               wstrb_128 = {{4{w_wstrb[3]}},{4{w_wstrb[2]}},{4{w_wstrb[1]}},{4{w_wstrb[0]}}};
1586               if (endian_swap[0])
                   <font color = "red">-3-</font>  
1587               begin
1588                 wdata_128         = {2{rx_descr_wr_data[7:0], rx_descr_wr_data[15:8], rx_descr_wr_data[23:16],  rx_descr_wr_data[31:24],
           <font color = "red">          ==></font>
1589                                       rx_descr_wr_data[39:32],rx_descr_wr_data[47:40],rx_descr_wr_data[55:48],  rx_descr_wr_data[63:56]}};
1590                 wdata_128_par     = {2{rx_descr_wr_data_par[0], rx_descr_wr_data_par[1], rx_descr_wr_data_par[2], rx_descr_wr_data_par[3],
1591                                         rx_descr_wr_data_par[4], rx_descr_wr_data_par[5], rx_descr_wr_data_par[6], rx_descr_wr_data_par[7]}};
1592               end
1593               else
1594               begin
1595                 wdata_128         = rx_descr_wr_data;
           <font color = "green">          ==></font>
1596                 wdata_128_par     = rx_descr_wr_data_par;
1597               end
1598             end
1599             else if (w_is_rsc_update & p_edma_rsc == 1)
                      <font color = "red">-4-</font>  
1600             begin
1601               wstrb_128         = rsc_update_ben_int;
           <font color = "red">        ==></font>
1602               wlast             = 1'b1;
1603               wdata_128         = rsc_update_data_int;
1604               wdata_128_par     = rsc_update_data_par_int;
1605             end
1606             else  // rx data bufer write
1607             begin
1608               wstrb_128 = p_edma_rsc == 1 ? rsc_write_strobe : {{4{w_wstrb[3]}},{4{w_wstrb[2]}},{4{w_wstrb[1]}},{4{w_wstrb[0]}}};
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2039           if (~n_areset)
               <font color = "green">-1-</font>  
2040             axi_xaction_out <= 1'b0;
           <font color = "green">      ==></font>
2041           else
2042             axi_xaction_out <= |aw2b_fill | (|ar2r_pipeline_fill);
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="tag_edma_pbuf_axi_fe">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
