

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Tue Feb 07 16:30:14 2023

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13   000000                     
    14                           ; Version 2.40
    15                           ; Generated 17/11/2021 GMT
    16                           ; 
    17                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution. Publication is not required when
    31                           ;        this file is used in an embedded application.
    32                           ; 
    33                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    34                           ;        software without specific prior written permission.
    35                           ; 
    36                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    37                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    38                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    39                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    40                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    41                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    42                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    43                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    44                           ; 
    45                           ; 
    46                           ; Code-generator required, PIC18F4550 Definitions
    47                           ; 
    48                           ; SFR Addresses
    49   000000                     _PORTD	set	3971
    50   000000                     _RD7	set	31775
    51   000000                     _RD6	set	31774
    52   000000                     _RD5	set	31773
    53   000000                     _RD4	set	31772
    54   000000                     _RD3	set	31771
    55   000000                     _RD2	set	31770
    56   000000                     _RD1	set	31769
    57   000000                     _LATD	set	3980
    58   000000                     _TRISD	set	3989
    59   000000                     _RD0	set	31768
    60                           
    61                           ; #config settings
    62                           
    63                           	psect	cinit
    64   007F7E                     __pcinit:
    65                           	callstack 0
    66   007F7E                     start_initialization:
    67                           	callstack 0
    68   007F7E                     __initialization:
    69                           	callstack 0
    70   007F7E                     end_of_initialization:
    71                           	callstack 0
    72   007F7E                     __end_of__initialization:
    73                           	callstack 0
    74   007F7E  0100               	movlb	0
    75   007F80  EFC2  F03F         	goto	_main	;jump to C main() function
    76                           
    77                           	psect	cstackCOMRAM
    78   000001                     __pcstackCOMRAM:
    79                           	callstack 0
    80   000001                     ??_ledBlink2:
    81   000001                     
    82                           ; 1 bytes @ 0x0
    83   000001                     	ds	2
    84   000003                     ledBlink2@a:
    85                           	callstack 0
    86                           
    87                           ; 1 bytes @ 0x2
    88   000003                     	ds	1
    89   000004                     ledBlink2@i:
    90                           	callstack 0
    91                           
    92                           ; 2 bytes @ 0x3
    93   000004                     	ds	2
    94   000006                     
    95                           ; 1 bytes @ 0x5
    96 ;;
    97 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    98 ;;
    99 ;; *************** function _main *****************
   100 ;; Defined at:
   101 ;;		line 17 in file "CodeLab1.c"
   102 ;; Parameters:    Size  Location     Type
   103 ;;		None
   104 ;; Auto vars:     Size  Location     Type
   105 ;;		None
   106 ;; Return value:  Size  Location     Type
   107 ;;                  1    wreg      void 
   108 ;; Registers used:
   109 ;;		wreg, status,2, status,0, cstack
   110 ;; Tracked objects:
   111 ;;		On entry : 0/0
   112 ;;		On exit  : 0/0
   113 ;;		Unchanged: 0/0
   114 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   115 ;;      Params:         0       0       0       0       0       0       0       0       0
   116 ;;      Locals:         0       0       0       0       0       0       0       0       0
   117 ;;      Temps:          0       0       0       0       0       0       0       0       0
   118 ;;      Totals:         0       0       0       0       0       0       0       0       0
   119 ;;Total ram usage:        0 bytes
   120 ;; Hardware stack levels required when called: 1
   121 ;; This function calls:
   122 ;;		_ledBlink2
   123 ;; This function is called by:
   124 ;;		Startup code after reset
   125 ;; This function uses a non-reentrant model
   126 ;;
   127                           
   128                           	psect	text0
   129   007F84                     __ptext0:
   130                           	callstack 0
   131   007F84                     _main:
   132                           	callstack 30
   133   007F84                     
   134                           ;CodeLab1.c: 19:     TRISD = 0x00;
   135   007F84  0E00               	movlw	0
   136   007F86  6E95               	movwf	149,c	;volatile
   137                           
   138                           ;CodeLab1.c: 20:     LATD = 0x00;
   139   007F88  0E00               	movlw	0
   140   007F8A  6E8C               	movwf	140,c	;volatile
   141                           
   142                           ;CodeLab1.c: 22:     TRISD = 0x00;
   143   007F8C  0E00               	movlw	0
   144   007F8E  6E95               	movwf	149,c	;volatile
   145                           
   146                           ;CodeLab1.c: 23:     LATD = 0x01;
   147   007F90  0E01               	movlw	1
   148   007F92  6E8C               	movwf	140,c	;volatile
   149   007F94                     l732:
   150                           
   151                           ;CodeLab1.c: 26:         ledBlink2();
   152   007F94  ECD0  F03F         	call	_ledBlink2	;wreg free
   153   007F98  EFCA  F03F         	goto	l732
   154   007F9C  EF00  F000         	goto	start
   155   007FA0                     __end_of_main:
   156                           	callstack 0
   157                           
   158 ;; *************** function _ledBlink2 *****************
   159 ;; Defined at:
   160 ;;		line 66 in file "CodeLab1.c"
   161 ;; Parameters:    Size  Location     Type
   162 ;;		None
   163 ;; Auto vars:     Size  Location     Type
   164 ;;  i               2    3[COMRAM] int 
   165 ;;  a               1    2[COMRAM] unsigned char 
   166 ;; Return value:  Size  Location     Type
   167 ;;                  1    wreg      void 
   168 ;; Registers used:
   169 ;;		wreg, status,2, status,0
   170 ;; Tracked objects:
   171 ;;		On entry : 0/0
   172 ;;		On exit  : 0/0
   173 ;;		Unchanged: 0/0
   174 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   175 ;;      Params:         0       0       0       0       0       0       0       0       0
   176 ;;      Locals:         3       0       0       0       0       0       0       0       0
   177 ;;      Temps:          2       0       0       0       0       0       0       0       0
   178 ;;      Totals:         5       0       0       0       0       0       0       0       0
   179 ;;Total ram usage:        5 bytes
   180 ;; Hardware stack levels used: 1
   181 ;; This function calls:
   182 ;;		Nothing
   183 ;; This function is called by:
   184 ;;		_main
   185 ;; This function uses a non-reentrant model
   186 ;;
   187                           
   188                           	psect	text1
   189   007FA0                     __ptext1:
   190                           	callstack 0
   191   007FA0                     _ledBlink2:
   192                           	callstack 30
   193   007FA0                     
   194                           ;CodeLab1.c: 67:     unsigned char a = 0x01;
   195   007FA0  0E01               	movlw	1
   196   007FA2  6E03               	movwf	ledBlink2@a^0,c
   197                           
   198                           ;CodeLab1.c: 68:     for (int i = 0; i < 8; i++){
   199   007FA4  0E00               	movlw	0
   200   007FA6  6E05               	movwf	(ledBlink2@i+1)^0,c
   201   007FA8  0E00               	movlw	0
   202   007FAA  6E04               	movwf	ledBlink2@i^0,c
   203   007FAC                     l724:
   204                           
   205                           ;CodeLab1.c: 69:         PORTD = a<<i;
   206   007FAC  C004  F001         	movff	ledBlink2@i,??_ledBlink2
   207   007FB0  C003  F002         	movff	ledBlink2@a,??_ledBlink2+1
   208   007FB4  2A01               	incf	??_ledBlink2^0,f,c
   209   007FB6  EFDF  F03F         	goto	u14
   210   007FBA                     u15:
   211   007FBA  90D8               	bcf	status,0,c
   212   007FBC  3602               	rlcf	(??_ledBlink2+1)^0,f,c
   213   007FBE                     u14:
   214   007FBE  2E01               	decfsz	??_ledBlink2^0,f,c
   215   007FC0  EFDD  F03F         	goto	u15
   216   007FC4  5002               	movf	(??_ledBlink2+1)^0,w,c
   217   007FC6  6E83               	movwf	131,c	;volatile
   218   007FC8                     
   219                           ;CodeLab1.c: 70:         _delay((unsigned long)((100)*(20000000/4000.0)));
   220   007FC8  0E03               	movlw	3
   221   007FCA  6E02               	movwf	(??_ledBlink2+1)^0,c
   222   007FCC  0E8A               	movlw	138
   223   007FCE  6E01               	movwf	??_ledBlink2^0,c
   224   007FD0  0E56               	movlw	86
   225   007FD2                     u37:
   226   007FD2  2EE8               	decfsz	wreg,f,c
   227   007FD4  D7FE               	bra	u37
   228   007FD6  2E01               	decfsz	??_ledBlink2^0,f,c
   229   007FD8  D7FC               	bra	u37
   230   007FDA  2E02               	decfsz	(??_ledBlink2+1)^0,f,c
   231   007FDC  D7FA               	bra	u37
   232                           
   233                           ;CodeLab1.c: 71:     }
   234   007FDE  4A04               	infsnz	ledBlink2@i^0,f,c
   235   007FE0  2A05               	incf	(ledBlink2@i+1)^0,f,c
   236   007FE2  BE05               	btfsc	(ledBlink2@i+1)^0,7,c
   237   007FE4  EFFD  F03F         	goto	u21
   238   007FE8  5005               	movf	(ledBlink2@i+1)^0,w,c
   239   007FEA  E109               	bnz	u20
   240   007FEC  0E08               	movlw	8
   241   007FEE  5C04               	subwf	ledBlink2@i^0,w,c
   242   007FF0  A0D8               	btfss	status,0,c
   243   007FF2  EFFD  F03F         	goto	u21
   244   007FF6  EFFF  F03F         	goto	u20
   245   007FFA                     u21:
   246   007FFA  EFD6  F03F         	goto	l724
   247   007FFE                     u20:
   248   007FFE  0012               	return		;funcret
   249   008000                     __end_of_ledBlink2:
   250                           	callstack 0
   251   000000                     
   252                           	psect	rparam
   253   000000                     
   254                           	psect	idloc
   255                           
   256                           ;Config register IDLOC0 @ 0x200000
   257                           ;	unspecified, using default values
   258   200000                     	org	2097152
   259   200000  FF                 	db	255
   260                           
   261                           ;Config register IDLOC1 @ 0x200001
   262                           ;	unspecified, using default values
   263   200001                     	org	2097153
   264   200001  FF                 	db	255
   265                           
   266                           ;Config register IDLOC2 @ 0x200002
   267                           ;	unspecified, using default values
   268   200002                     	org	2097154
   269   200002  FF                 	db	255
   270                           
   271                           ;Config register IDLOC3 @ 0x200003
   272                           ;	unspecified, using default values
   273   200003                     	org	2097155
   274   200003  FF                 	db	255
   275                           
   276                           ;Config register IDLOC4 @ 0x200004
   277                           ;	unspecified, using default values
   278   200004                     	org	2097156
   279   200004  FF                 	db	255
   280                           
   281                           ;Config register IDLOC5 @ 0x200005
   282                           ;	unspecified, using default values
   283   200005                     	org	2097157
   284   200005  FF                 	db	255
   285                           
   286                           ;Config register IDLOC6 @ 0x200006
   287                           ;	unspecified, using default values
   288   200006                     	org	2097158
   289   200006  FF                 	db	255
   290                           
   291                           ;Config register IDLOC7 @ 0x200007
   292                           ;	unspecified, using default values
   293   200007                     	org	2097159
   294   200007  FF                 	db	255
   295                           
   296                           	psect	config
   297                           
   298                           ;Config register CONFIG1L @ 0x300000
   299                           ;	PLL Prescaler Selection bits
   300                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   301                           ;	System Clock Postscaler Selection bits
   302                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   303                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   304                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   305   300000                     	org	3145728
   306   300000  00                 	db	0
   307                           
   308                           ;Config register CONFIG1H @ 0x300001
   309                           ;	Oscillator Selection bits
   310                           ;	FOSC = HS, HS oscillator (HS)
   311                           ;	Fail-Safe Clock Monitor Enable bit
   312                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   313                           ;	Internal/External Oscillator Switchover bit
   314                           ;	IESO = OFF, Oscillator Switchover mode disabled
   315   300001                     	org	3145729
   316   300001  0C                 	db	12
   317                           
   318                           ;Config register CONFIG2L @ 0x300002
   319                           ;	Power-up Timer Enable bit
   320                           ;	PWRT = OFF, PWRT disabled
   321                           ;	Brown-out Reset Enable bits
   322                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   323                           ;	Brown-out Reset Voltage bits
   324                           ;	BORV = 3, Minimum setting 2.05V
   325                           ;	USB Voltage Regulator Enable bit
   326                           ;	VREGEN = OFF, USB voltage regulator disabled
   327   300002                     	org	3145730
   328   300002  19                 	db	25
   329                           
   330                           ;Config register CONFIG2H @ 0x300003
   331                           ;	Watchdog Timer Enable bit
   332                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   333                           ;	Watchdog Timer Postscale Select bits
   334                           ;	WDTPS = 32768, 1:32768
   335   300003                     	org	3145731
   336   300003  1E                 	db	30
   337                           
   338                           ; Padding undefined space
   339   300004                     	org	3145732
   340   300004  FF                 	db	255
   341                           
   342                           ;Config register CONFIG3H @ 0x300005
   343                           ;	CCP2 MUX bit
   344                           ;	CCP2MX = OFF, CCP2 input/output is multiplexed with RB3
   345                           ;	PORTB A/D Enable bit
   346                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   347                           ;	Low-Power Timer 1 Oscillator Enable bit
   348                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   349                           ;	MCLR Pin Enable bit
   350                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   351   300005                     	org	3145733
   352   300005  80                 	db	128
   353                           
   354                           ;Config register CONFIG4L @ 0x300006
   355                           ;	Stack Full/Underflow Reset Enable bit
   356                           ;	STVREN = OFF, Stack full/underflow will not cause Reset
   357                           ;	Single-Supply ICSP Enable bit
   358                           ;	LVP = OFF, Single-Supply ICSP disabled
   359                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   360                           ;	ICPRT = OFF, ICPORT disabled
   361                           ;	Extended Instruction Set Enable bit
   362                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   363                           ;	Background Debugger Enable bit
   364                           ;	DEBUG = 0x1, unprogrammed default
   365   300006                     	org	3145734
   366   300006  80                 	db	128
   367                           
   368                           ; Padding undefined space
   369   300007                     	org	3145735
   370   300007  FF                 	db	255
   371                           
   372                           ;Config register CONFIG5L @ 0x300008
   373                           ;	Code Protection bit
   374                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   375                           ;	Code Protection bit
   376                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   377                           ;	Code Protection bit
   378                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   379                           ;	Code Protection bit
   380                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   381   300008                     	org	3145736
   382   300008  0F                 	db	15
   383                           
   384                           ;Config register CONFIG5H @ 0x300009
   385                           ;	Boot Block Code Protection bit
   386                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   387                           ;	Data EEPROM Code Protection bit
   388                           ;	CPD = OFF, Data EEPROM is not code-protected
   389   300009                     	org	3145737
   390   300009  C0                 	db	192
   391                           
   392                           ;Config register CONFIG6L @ 0x30000A
   393                           ;	Write Protection bit
   394                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   395                           ;	Write Protection bit
   396                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   397                           ;	Write Protection bit
   398                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   399                           ;	Write Protection bit
   400                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   401   30000A                     	org	3145738
   402   30000A  0F                 	db	15
   403                           
   404                           ;Config register CONFIG6H @ 0x30000B
   405                           ;	Configuration Register Write Protection bit
   406                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   407                           ;	Boot Block Write Protection bit
   408                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   409                           ;	Data EEPROM Write Protection bit
   410                           ;	WRTD = OFF, Data EEPROM is not write-protected
   411   30000B                     	org	3145739
   412   30000B  E0                 	db	224
   413                           
   414                           ;Config register CONFIG7L @ 0x30000C
   415                           ;	Table Read Protection bit
   416                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   417                           ;	Table Read Protection bit
   418                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   419                           ;	Table Read Protection bit
   420                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   421                           ;	Table Read Protection bit
   422                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   423   30000C                     	org	3145740
   424   30000C  0F                 	db	15
   425                           
   426                           ;Config register CONFIG7H @ 0x30000D
   427                           ;	Boot Block Table Read Protection bit
   428                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   429   30000D                     	org	3145741
   430   30000D  40                 	db	64
   431                           tosu	equ	0xFFF
   432                           tosh	equ	0xFFE
   433                           tosl	equ	0xFFD
   434                           stkptr	equ	0xFFC
   435                           pclatu	equ	0xFFB
   436                           pclath	equ	0xFFA
   437                           pcl	equ	0xFF9
   438                           tblptru	equ	0xFF8
   439                           tblptrh	equ	0xFF7
   440                           tblptrl	equ	0xFF6
   441                           tablat	equ	0xFF5
   442                           prodh	equ	0xFF4
   443                           prodl	equ	0xFF3
   444                           indf0	equ	0xFEF
   445                           postinc0	equ	0xFEE
   446                           postdec0	equ	0xFED
   447                           preinc0	equ	0xFEC
   448                           plusw0	equ	0xFEB
   449                           fsr0h	equ	0xFEA
   450                           fsr0l	equ	0xFE9
   451                           wreg	equ	0xFE8
   452                           indf1	equ	0xFE7
   453                           postinc1	equ	0xFE6
   454                           postdec1	equ	0xFE5
   455                           preinc1	equ	0xFE4
   456                           plusw1	equ	0xFE3
   457                           fsr1h	equ	0xFE2
   458                           fsr1l	equ	0xFE1
   459                           bsr	equ	0xFE0
   460                           indf2	equ	0xFDF
   461                           postinc2	equ	0xFDE
   462                           postdec2	equ	0xFDD
   463                           preinc2	equ	0xFDC
   464                           plusw2	equ	0xFDB
   465                           fsr2h	equ	0xFDA
   466                           fsr2l	equ	0xFD9
   467                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      5       5
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    _main->_ledBlink2

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0      60
                          _ledBlink2
 ---------------------------------------------------------------------------------
 (1) _ledBlink2                                            5     5      0      60
                                              0 COMRAM     5     5      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _ledBlink2

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      5       5       1        5.3%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBIGSFRh          6A      0       0      20        0.0%
BITBIGSFRlh          8      0       0      21        0.0%
BITBIGSFRllh         8      0       0      22        0.0%
BITBIGSFRlll        23      0       0      23        0.0%
ABS                  0      0       0      24        0.0%
BIGRAM             7FF      0       0      25        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Tue Feb 07 16:30:14 2023

                     l42 7FFE                       u20 7FFE                       u21 7FFA  
                     u14 7FBE                       u15 7FBA                       u37 7FD2  
                    l730 7F84                      l724 7FAC                      l732 7F94  
                    l726 7FC8                      l718 7FA0                      l728 7FE2  
                    _RD0 007C18                      _RD1 007C19                      _RD2 007C1A  
                    _RD3 007C1B                      _RD4 007C1C                      _RD5 007C1D  
                    _RD6 007C1E                      _RD7 007C1F                      wreg 000FE8  
                   _LATD 000F8C                     _main 7F84                     start 0000  
           ___param_bank 000000                    ?_main 0001                    _PORTD 000F83  
                  _TRISD 000F95                    status 000FD8          __initialization 7F7E  
           __end_of_main 7FA0                   ??_main 0006            __activetblptr 000000  
                 isa$std 000001               __accesstop 0060  __end_of__initialization 7F7E  
          ___rparam_used 000001           __pcstackCOMRAM 0001        __end_of_ledBlink2 8000  
                __Hparam 0000                  __Lparam 0000                  __pcinit 7F7E  
                __ramtop 0800                  __ptext0 7F84                  __ptext1 7FA0  
   end_of_initialization 7F7E               ledBlink2@a 0003               ledBlink2@i 0004  
    start_initialization 7F7E                _ledBlink2 7FA0               ?_ledBlink2 0001  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 000000  
            ??_ledBlink2 0001  
