Analysis & Synthesis report for top_module
Thu Dec 14 09:26:47 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: Top-level Entity: |top_module
 13. Parameter Settings for User Entity Instance: ztj:ztj_inst1
 14. Parameter Settings for User Entity Instance: ztj:ztj_inst2
 15. Parameter Settings for User Entity Instance: smg:smg_inst
 16. Port Connectivity Checks: "ztj:ztj_inst2"
 17. Port Connectivity Checks: "ztj:ztj_inst1"
 18. Post-Synthesis Netlist Statistics for Top Partition
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 14 09:26:47 2023          ;
; Quartus Prime Version              ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                      ; top_module                                     ;
; Top-level Entity Name              ; top_module                                     ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 153                                            ;
;     Total combinational functions  ; 151                                            ;
;     Dedicated logic registers      ; 78                                             ;
; Total registers                    ; 78                                             ;
; Total pins                         ; 19                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE15F23C8       ;                    ;
; Top-level entity name                                            ; top_module         ; top_module         ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                                  ; Library ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------------------------------------+---------+
; ../.v/ztj.v                      ; yes             ; User Verilog HDL File  ; D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/ztj.v        ;         ;
; ../.v/top_module.v               ; yes             ; User Verilog HDL File  ; D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/top_module.v ;         ;
; ../.v/smg.v                      ; yes             ; User Verilog HDL File  ; D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/smg.v        ;         ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 153       ;
;                                             ;           ;
; Total combinational functions               ; 151       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 52        ;
;     -- 3 input functions                    ; 17        ;
;     -- <=2 input functions                  ; 82        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 94        ;
;     -- arithmetic mode                      ; 57        ;
;                                             ;           ;
; Total registers                             ; 78        ;
;     -- Dedicated logic registers            ; 78        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 19        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 78        ;
; Total fan-out                               ; 713       ;
; Average fan-out                             ; 2.67      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                            ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name       ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------+-------------+--------------+
; |top_module                ; 151 (0)             ; 78 (0)                    ; 0           ; 0            ; 0       ; 0         ; 19   ; 0            ; |top_module               ; top_module  ; work         ;
;    |smg:smg_inst|          ; 76 (76)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|smg:smg_inst  ; smg         ; work         ;
;    |ztj:ztj_inst1|         ; 61 (61)             ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|ztj:ztj_inst1 ; ztj         ; work         ;
;    |ztj:ztj_inst2|         ; 14 (14)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|ztj:ztj_inst2 ; ztj         ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; ztj:ztj_inst2|x[4]                     ; Stuck at GND due to stuck port data_in ;
; ztj:ztj_inst1|x[4]                     ; Stuck at GND due to stuck port data_in ;
; ztj:ztj_inst2|cnt0[24]                 ; Merged with ztj:ztj_inst1|cnt0[24]     ;
; ztj:ztj_inst2|cnt0[18]                 ; Merged with ztj:ztj_inst1|cnt0[18]     ;
; ztj:ztj_inst2|cnt0[16]                 ; Merged with ztj:ztj_inst1|cnt0[16]     ;
; ztj:ztj_inst2|cnt0[11]                 ; Merged with ztj:ztj_inst1|cnt0[11]     ;
; ztj:ztj_inst2|cnt0[10]                 ; Merged with ztj:ztj_inst1|cnt0[10]     ;
; ztj:ztj_inst2|cnt0[9]                  ; Merged with ztj:ztj_inst1|cnt0[9]      ;
; ztj:ztj_inst2|cnt0[8]                  ; Merged with ztj:ztj_inst1|cnt0[8]      ;
; ztj:ztj_inst2|cnt0[7]                  ; Merged with ztj:ztj_inst1|cnt0[7]      ;
; ztj:ztj_inst2|cnt0[25]                 ; Merged with ztj:ztj_inst1|cnt0[25]     ;
; ztj:ztj_inst2|cnt0[23]                 ; Merged with ztj:ztj_inst1|cnt0[23]     ;
; ztj:ztj_inst2|cnt0[22]                 ; Merged with ztj:ztj_inst1|cnt0[22]     ;
; ztj:ztj_inst2|cnt0[21]                 ; Merged with ztj:ztj_inst1|cnt0[21]     ;
; ztj:ztj_inst2|cnt0[20]                 ; Merged with ztj:ztj_inst1|cnt0[20]     ;
; ztj:ztj_inst2|cnt0[19]                 ; Merged with ztj:ztj_inst1|cnt0[19]     ;
; ztj:ztj_inst2|cnt0[17]                 ; Merged with ztj:ztj_inst1|cnt0[17]     ;
; ztj:ztj_inst2|cnt0[15]                 ; Merged with ztj:ztj_inst1|cnt0[15]     ;
; ztj:ztj_inst2|cnt0[14]                 ; Merged with ztj:ztj_inst1|cnt0[14]     ;
; ztj:ztj_inst2|cnt0[13]                 ; Merged with ztj:ztj_inst1|cnt0[13]     ;
; ztj:ztj_inst2|cnt0[12]                 ; Merged with ztj:ztj_inst1|cnt0[12]     ;
; ztj:ztj_inst2|cnt0[6]                  ; Merged with ztj:ztj_inst1|cnt0[6]      ;
; ztj:ztj_inst2|cnt0[5]                  ; Merged with ztj:ztj_inst1|cnt0[5]      ;
; ztj:ztj_inst2|cnt0[4]                  ; Merged with ztj:ztj_inst1|cnt0[4]      ;
; ztj:ztj_inst2|cnt0[3]                  ; Merged with ztj:ztj_inst1|cnt0[3]      ;
; ztj:ztj_inst2|cnt0[2]                  ; Merged with ztj:ztj_inst1|cnt0[2]      ;
; ztj:ztj_inst2|cnt0[1]                  ; Merged with ztj:ztj_inst1|cnt0[1]      ;
; ztj:ztj_inst2|cnt0[0]                  ; Merged with ztj:ztj_inst1|cnt0[0]      ;
; ztj:ztj_inst1|x[2]                     ; Merged with ztj:ztj_inst1|x[0]         ;
; ztj:ztj_inst2|x[2]                     ; Merged with ztj:ztj_inst2|x[0]         ;
; ztj:ztj_inst1|x[3]                     ; Merged with ztj:ztj_inst1|x[1]         ;
; ztj:ztj_inst2|x[3]                     ; Merged with ztj:ztj_inst2|x[1]         ;
; smg:smg_inst|cnt[0]                    ; Merged with ztj:ztj_inst1|cnt0[0]      ;
; smg:smg_inst|cnt[1]                    ; Merged with ztj:ztj_inst1|cnt0[1]      ;
; Total Number of Removed Registers = 34 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 78    ;
; Number of registers using Synchronous Clear  ; 10    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 78    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 18    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; ztj:ztj_inst1|state_c[0]                ; 5       ;
; ztj:ztj_inst1|state_c[1]                ; 7       ;
; ztj:ztj_inst2|state_c[1]                ; 7       ;
; ztj:ztj_inst2|state_c[2]                ; 7       ;
; smg:smg_inst|seg_sel[1]                 ; 5       ;
; smg:smg_inst|seg_sel[2]                 ; 13      ;
; smg:smg_inst|seg_sel[3]                 ; 5       ;
; smg:smg_inst|seg_ment[0]                ; 1       ;
; smg:smg_inst|seg_ment[1]                ; 1       ;
; smg:smg_inst|seg_ment[2]                ; 1       ;
; smg:smg_inst|seg_ment[3]                ; 1       ;
; smg:smg_inst|seg_ment[4]                ; 1       ;
; smg:smg_inst|seg_ment[5]                ; 1       ;
; smg:smg_inst|seg_ment[6]                ; 1       ;
; ztj:ztj_inst1|x[0]                      ; 3       ;
; ztj:ztj_inst1|x[1]                      ; 3       ;
; ztj:ztj_inst2|x[0]                      ; 3       ;
; ztj:ztj_inst2|x[1]                      ; 3       ;
; Total number of inverted registers = 18 ;         ;
+-----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; 18:1               ; 4 bits    ; 48 LEs        ; 12 LEs               ; 36 LEs                 ; Yes        ; |top_module|smg:smg_inst|sel_data[4] ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |top_module|ztj:ztj_inst1|x[1]       ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |top_module|ztj:ztj_inst2|x[1]       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top_module ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; Red            ; 011   ; Unsigned Binary                                   ;
; Yellow         ; 101   ; Unsigned Binary                                   ;
; Green          ; 110   ; Unsigned Binary                                   ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ztj:ztj_inst1    ;
+----------------+----------------------------+-----------------+
; Parameter Name ; Value                      ; Type            ;
+----------------+----------------------------+-----------------+
; CNT_MAX        ; 10111110101111000010000000 ; Unsigned Binary ;
; CNT_R          ; 00000000000000000000001111 ; Unsigned Binary ;
; CNT_Y          ; 00000000000000000000000101 ; Unsigned Binary ;
; CNT_G          ; 00000000000000000000001010 ; Unsigned Binary ;
; EWG_SNR        ; 110                        ; Unsigned Binary ;
; EWY_SNR        ; 101                        ; Unsigned Binary ;
; EWR_SNG        ; 011                        ; Unsigned Binary ;
+----------------+----------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ztj:ztj_inst2    ;
+----------------+----------------------------+-----------------+
; Parameter Name ; Value                      ; Type            ;
+----------------+----------------------------+-----------------+
; CNT_MAX        ; 10111110101111000010000000 ; Unsigned Binary ;
; CNT_R          ; 00000000000000000000001111 ; Unsigned Binary ;
; CNT_Y          ; 00000000000000000000000101 ; Unsigned Binary ;
; CNT_G          ; 00000000000000000000001010 ; Unsigned Binary ;
; EWG_SNR        ; 110                        ; Unsigned Binary ;
; EWY_SNR        ; 101                        ; Unsigned Binary ;
; EWR_SNG        ; 011                        ; Unsigned Binary ;
+----------------+----------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: smg:smg_inst ;
+----------------+--------+---------------------------------+
; Parameter Name ; Value  ; Type                            ;
+----------------+--------+---------------------------------+
; T2MS           ; 100000 ; Signed Integer                  ;
+----------------+--------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------+
; Port Connectivity Checks: "ztj:ztj_inst2"   ;
+-----------+-------+----------+--------------+
; Port      ; Type  ; Severity ; Details      ;
+-----------+-------+----------+--------------+
; sel[2..1] ; Input ; Info     ; Stuck at VCC ;
; sel[0]    ; Input ; Info     ; Stuck at GND ;
+-----------+-------+----------+--------------+


+---------------------------------------------+
; Port Connectivity Checks: "ztj:ztj_inst1"   ;
+-----------+-------+----------+--------------+
; Port      ; Type  ; Severity ; Details      ;
+-----------+-------+----------+--------------+
; sel[1..0] ; Input ; Info     ; Stuck at VCC ;
; sel[2]    ; Input ; Info     ; Stuck at GND ;
+-----------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 19                          ;
; cycloneiii_ff         ; 78                          ;
;     CLR               ; 60                          ;
;     ENA CLR           ; 8                           ;
;     ENA CLR SCLR      ; 10                          ;
; cycloneiii_lcell_comb ; 165                         ;
;     arith             ; 57                          ;
;         2 data inputs ; 48                          ;
;         3 data inputs ; 9                           ;
;     normal            ; 108                         ;
;         1 data inputs ; 22                          ;
;         2 data inputs ; 26                          ;
;         3 data inputs ; 8                           ;
;         4 data inputs ; 52                          ;
;                       ;                             ;
; Max LUT depth         ; 5.40                        ;
; Average LUT depth     ; 3.27                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Thu Dec 14 09:26:34 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/unitn i/documents/project/fpga/course experiment/course experiment_8/.v/ztj.v
    Info (12023): Found entity 1: ztj File: D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/ztj.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/unitn i/documents/project/fpga/course experiment/course experiment_8/.v/top_module.v
    Info (12023): Found entity 1: top_module File: D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/top_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/unitn i/documents/project/fpga/course experiment/course experiment_8/.v/smg.v
    Info (12023): Found entity 1: smg File: D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/smg.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at ztj.v(37): created implicit net for "add_cnt0" File: D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/ztj.v Line: 37
Warning (10236): Verilog HDL Implicit Net warning at ztj.v(38): created implicit net for "end_cnt0" File: D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/ztj.v Line: 38
Warning (10236): Verilog HDL Implicit Net warning at ztj.v(52): created implicit net for "add_cnt1" File: D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/ztj.v Line: 52
Warning (10236): Verilog HDL Implicit Net warning at ztj.v(53): created implicit net for "end_cnt1" File: D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/ztj.v Line: 53
Warning (10236): Verilog HDL Implicit Net warning at ztj.v(99): created implicit net for "idle2ewg_snr_start" File: D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/ztj.v Line: 99
Warning (10236): Verilog HDL Implicit Net warning at ztj.v(100): created implicit net for "ewg_snr2ewy_snr_start" File: D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/ztj.v Line: 100
Warning (10236): Verilog HDL Implicit Net warning at ztj.v(101): created implicit net for "ewy_snr2ewr_sng_start" File: D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/ztj.v Line: 101
Warning (10236): Verilog HDL Implicit Net warning at ztj.v(102): created implicit net for "ewr_sng2ewr_sny_start" File: D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/ztj.v Line: 102
Warning (10236): Verilog HDL Implicit Net warning at smg.v(29): created implicit net for "add_cnt" File: D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/smg.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at smg.v(30): created implicit net for "end_cnt" File: D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/smg.v Line: 30
Info (12127): Elaborating entity "top_module" for the top level hierarchy
Info (12128): Elaborating entity "ztj" for hierarchy "ztj:ztj_inst1" File: D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/top_module.v Line: 24
Warning (10036): Verilog HDL or VHDL warning at ztj.v(99): object "idle2ewg_snr_start" assigned a value but never read File: D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/ztj.v Line: 99
Warning (10230): Verilog HDL assignment warning at ztj.v(33): truncated value with size 32 to match size of target (26) File: D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/ztj.v Line: 33
Warning (10230): Verilog HDL assignment warning at ztj.v(48): truncated value with size 32 to match size of target (5) File: D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/ztj.v Line: 48
Warning (10230): Verilog HDL assignment warning at ztj.v(62): truncated value with size 4 to match size of target (3) File: D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/ztj.v Line: 62
Warning (10230): Verilog HDL assignment warning at ztj.v(107): truncated value with size 26 to match size of target (5) File: D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/ztj.v Line: 107
Warning (10230): Verilog HDL assignment warning at ztj.v(111): truncated value with size 26 to match size of target (5) File: D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/ztj.v Line: 111
Warning (10230): Verilog HDL assignment warning at ztj.v(112): truncated value with size 26 to match size of target (5) File: D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/ztj.v Line: 112
Warning (10230): Verilog HDL assignment warning at ztj.v(113): truncated value with size 26 to match size of target (5) File: D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/ztj.v Line: 113
Info (12128): Elaborating entity "smg" for hierarchy "smg:smg_inst" File: D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/top_module.v Line: 46
Warning (10230): Verilog HDL assignment warning at smg.v(25): truncated value with size 32 to match size of target (18) File: D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/smg.v Line: 25
Warning (10230): Verilog HDL assignment warning at smg.v(48): truncated value with size 32 to match size of target (5) File: D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/smg.v Line: 48
Warning (10230): Verilog HDL assignment warning at smg.v(49): truncated value with size 32 to match size of target (5) File: D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/smg.v Line: 49
Warning (10230): Verilog HDL assignment warning at smg.v(50): truncated value with size 32 to match size of target (5) File: D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/smg.v Line: 50
Warning (10230): Verilog HDL assignment warning at smg.v(51): truncated value with size 32 to match size of target (5) File: D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/smg.v Line: 51
Info (13000): Registers with preset signals will power-up high File: D:/Users/Unitn i/Documents/Project/FPGA/course experiment/course experiment_8/.v/ztj.v Line: 62
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 172 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 153 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 4846 megabytes
    Info: Processing ended: Thu Dec 14 09:26:47 2023
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:13


