{"Source Block": ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@307:325@HdlStmProcess", "  end\nend\n\nassign dest_id_next_inc = inc_id(dest_id_next);\n\nalways @(posedge dest_clk) begin\n  if (dest_reset == 1'b1) begin\n    dest_id_next <= 'h00;\n    dest_id_reduced_msb_next <= 1'b0;\n  end else if (dest_burst_valid == 1'b1 && dest_burst_ready == 1'b1) begin\n    dest_id_next <= dest_id_next_inc;\n    dest_id_reduced_msb_next <= ^dest_id_next_inc[ID_WIDTH-1-:2];\n  end\nend\n\nalways @(posedge dest_clk) begin\n  if (dest_burst_valid == 1'b1 && dest_burst_ready == 1'b1) begin\n    dest_burst_len_data[BYTES_PER_BURST_WIDTH:DMA_LENGTH_ALIGN] <= burst_len_mem[dest_id_reduced_next];\n  end\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac_burst_memory.v@323:338", "  if (dest_burst_valid == 1'b1 && dest_burst_ready == 1'b1) begin\n    dest_burst_len_data[BYTES_PER_BURST_WIDTH:DMA_LENGTH_ALIGN] <= burst_len_mem[dest_id_reduced_next];\n  end\nend\n\nalways @(posedge dest_clk) begin\n  if (dest_burst_ready == 1'b1) begin\n    dest_id <= dest_id_next;\n    dest_id_reduced_msb <= dest_id_reduced_msb_next;\n  end\nend\n\nalways @(posedge dest_clk) begin\n  if (dest_reset == 1'b1 || dest_last_beat == 1'b1) begin\n    dest_beat_counter <= 'h00;\n  end else if (dest_beat == 1'b1) begin\n"], ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@317:331", "    dest_id_next <= dest_id_next_inc;\n    dest_id_reduced_msb_next <= ^dest_id_next_inc[ID_WIDTH-1-:2];\n  end\nend\n\nalways @(posedge dest_clk) begin\n  if (dest_burst_valid == 1'b1 && dest_burst_ready == 1'b1) begin\n    dest_burst_len_data[BYTES_PER_BURST_WIDTH:DMA_LENGTH_ALIGN] <= burst_len_mem[dest_id_reduced_next];\n  end\nend\n\nalways @(posedge dest_clk) begin\n  if (dest_burst_ready == 1'b1) begin\n    dest_id <= dest_id_next;\n    dest_id_reduced_msb <= dest_id_reduced_msb_next;\n"]], "Diff Content": {"Delete": [[312, "always @(posedge dest_clk) begin\n"], [313, "  if (dest_reset == 1'b1) begin\n"], [314, "    dest_id_next <= 'h00;\n"], [315, "    dest_id_reduced_msb_next <= 1'b0;\n"], [316, "  end else if (dest_burst_valid == 1'b1 && dest_burst_ready == 1'b1) begin\n"], [317, "    dest_id_next <= dest_id_next_inc;\n"], [318, "    dest_id_reduced_msb_next <= ^dest_id_next_inc[ID_WIDTH-1-:2];\n"], [320, "end\n"]], "Add": [[318, "  always @(posedge src_clk) begin\n"], [318, "    if (src_last_beat == 1'b1) begin\n"], [318, "      burst_len_mem[src_id_reduced] <= src_burst_len_data[BYTES_PER_BURST_WIDTH:DMA_LENGTH_ALIGN];\n"], [318, "    end\n"]]}}