
QueuesnTimers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000873c  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000027c  0800887c  0800887c  0001887c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08008af8  08008af8  00018af8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08008b00  08008b00  00018b00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08008b04  08008b04  00018b04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000020  20000008  08008b08  00020008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000022fc  20000028  08008b28  00020028  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  20002324  08008b28  00022324  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020028  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001d14e  00000000  00000000  00020058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003d07  00000000  00000000  0003d1a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001a90  00000000  00000000  00040eb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001928  00000000  00000000  00042940  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00020852  00000000  00000000  00044268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001c4d6  00000000  00000000  00064aba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000cbb40  00000000  00000000  00080f90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  0014cad0  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00006f98  00000000  00000000  0014cb20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000028 	.word	0x20000028
 800015c:	00000000 	.word	0x00000000
 8000160:	08008864 	.word	0x08008864

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	2000002c 	.word	0x2000002c
 800017c:	08008864 	.word	0x08008864

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <__aeabi_uldivmod>:
 8000190:	b953      	cbnz	r3, 80001a8 <__aeabi_uldivmod+0x18>
 8000192:	b94a      	cbnz	r2, 80001a8 <__aeabi_uldivmod+0x18>
 8000194:	2900      	cmp	r1, #0
 8000196:	bf08      	it	eq
 8000198:	2800      	cmpeq	r0, #0
 800019a:	bf1c      	itt	ne
 800019c:	f04f 31ff 	movne.w	r1, #4294967295
 80001a0:	f04f 30ff 	movne.w	r0, #4294967295
 80001a4:	f000 b974 	b.w	8000490 <__aeabi_idiv0>
 80001a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001b0:	f000 f806 	bl	80001c0 <__udivmoddi4>
 80001b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001bc:	b004      	add	sp, #16
 80001be:	4770      	bx	lr

080001c0 <__udivmoddi4>:
 80001c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001c4:	9d08      	ldr	r5, [sp, #32]
 80001c6:	4604      	mov	r4, r0
 80001c8:	468e      	mov	lr, r1
 80001ca:	2b00      	cmp	r3, #0
 80001cc:	d14d      	bne.n	800026a <__udivmoddi4+0xaa>
 80001ce:	428a      	cmp	r2, r1
 80001d0:	4694      	mov	ip, r2
 80001d2:	d969      	bls.n	80002a8 <__udivmoddi4+0xe8>
 80001d4:	fab2 f282 	clz	r2, r2
 80001d8:	b152      	cbz	r2, 80001f0 <__udivmoddi4+0x30>
 80001da:	fa01 f302 	lsl.w	r3, r1, r2
 80001de:	f1c2 0120 	rsb	r1, r2, #32
 80001e2:	fa20 f101 	lsr.w	r1, r0, r1
 80001e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80001ea:	ea41 0e03 	orr.w	lr, r1, r3
 80001ee:	4094      	lsls	r4, r2
 80001f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80001f4:	0c21      	lsrs	r1, r4, #16
 80001f6:	fbbe f6f8 	udiv	r6, lr, r8
 80001fa:	fa1f f78c 	uxth.w	r7, ip
 80001fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000202:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000206:	fb06 f107 	mul.w	r1, r6, r7
 800020a:	4299      	cmp	r1, r3
 800020c:	d90a      	bls.n	8000224 <__udivmoddi4+0x64>
 800020e:	eb1c 0303 	adds.w	r3, ip, r3
 8000212:	f106 30ff 	add.w	r0, r6, #4294967295
 8000216:	f080 811f 	bcs.w	8000458 <__udivmoddi4+0x298>
 800021a:	4299      	cmp	r1, r3
 800021c:	f240 811c 	bls.w	8000458 <__udivmoddi4+0x298>
 8000220:	3e02      	subs	r6, #2
 8000222:	4463      	add	r3, ip
 8000224:	1a5b      	subs	r3, r3, r1
 8000226:	b2a4      	uxth	r4, r4
 8000228:	fbb3 f0f8 	udiv	r0, r3, r8
 800022c:	fb08 3310 	mls	r3, r8, r0, r3
 8000230:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000234:	fb00 f707 	mul.w	r7, r0, r7
 8000238:	42a7      	cmp	r7, r4
 800023a:	d90a      	bls.n	8000252 <__udivmoddi4+0x92>
 800023c:	eb1c 0404 	adds.w	r4, ip, r4
 8000240:	f100 33ff 	add.w	r3, r0, #4294967295
 8000244:	f080 810a 	bcs.w	800045c <__udivmoddi4+0x29c>
 8000248:	42a7      	cmp	r7, r4
 800024a:	f240 8107 	bls.w	800045c <__udivmoddi4+0x29c>
 800024e:	4464      	add	r4, ip
 8000250:	3802      	subs	r0, #2
 8000252:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000256:	1be4      	subs	r4, r4, r7
 8000258:	2600      	movs	r6, #0
 800025a:	b11d      	cbz	r5, 8000264 <__udivmoddi4+0xa4>
 800025c:	40d4      	lsrs	r4, r2
 800025e:	2300      	movs	r3, #0
 8000260:	e9c5 4300 	strd	r4, r3, [r5]
 8000264:	4631      	mov	r1, r6
 8000266:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800026a:	428b      	cmp	r3, r1
 800026c:	d909      	bls.n	8000282 <__udivmoddi4+0xc2>
 800026e:	2d00      	cmp	r5, #0
 8000270:	f000 80ef 	beq.w	8000452 <__udivmoddi4+0x292>
 8000274:	2600      	movs	r6, #0
 8000276:	e9c5 0100 	strd	r0, r1, [r5]
 800027a:	4630      	mov	r0, r6
 800027c:	4631      	mov	r1, r6
 800027e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000282:	fab3 f683 	clz	r6, r3
 8000286:	2e00      	cmp	r6, #0
 8000288:	d14a      	bne.n	8000320 <__udivmoddi4+0x160>
 800028a:	428b      	cmp	r3, r1
 800028c:	d302      	bcc.n	8000294 <__udivmoddi4+0xd4>
 800028e:	4282      	cmp	r2, r0
 8000290:	f200 80f9 	bhi.w	8000486 <__udivmoddi4+0x2c6>
 8000294:	1a84      	subs	r4, r0, r2
 8000296:	eb61 0303 	sbc.w	r3, r1, r3
 800029a:	2001      	movs	r0, #1
 800029c:	469e      	mov	lr, r3
 800029e:	2d00      	cmp	r5, #0
 80002a0:	d0e0      	beq.n	8000264 <__udivmoddi4+0xa4>
 80002a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80002a6:	e7dd      	b.n	8000264 <__udivmoddi4+0xa4>
 80002a8:	b902      	cbnz	r2, 80002ac <__udivmoddi4+0xec>
 80002aa:	deff      	udf	#255	; 0xff
 80002ac:	fab2 f282 	clz	r2, r2
 80002b0:	2a00      	cmp	r2, #0
 80002b2:	f040 8092 	bne.w	80003da <__udivmoddi4+0x21a>
 80002b6:	eba1 010c 	sub.w	r1, r1, ip
 80002ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002be:	fa1f fe8c 	uxth.w	lr, ip
 80002c2:	2601      	movs	r6, #1
 80002c4:	0c20      	lsrs	r0, r4, #16
 80002c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80002ca:	fb07 1113 	mls	r1, r7, r3, r1
 80002ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80002d2:	fb0e f003 	mul.w	r0, lr, r3
 80002d6:	4288      	cmp	r0, r1
 80002d8:	d908      	bls.n	80002ec <__udivmoddi4+0x12c>
 80002da:	eb1c 0101 	adds.w	r1, ip, r1
 80002de:	f103 38ff 	add.w	r8, r3, #4294967295
 80002e2:	d202      	bcs.n	80002ea <__udivmoddi4+0x12a>
 80002e4:	4288      	cmp	r0, r1
 80002e6:	f200 80cb 	bhi.w	8000480 <__udivmoddi4+0x2c0>
 80002ea:	4643      	mov	r3, r8
 80002ec:	1a09      	subs	r1, r1, r0
 80002ee:	b2a4      	uxth	r4, r4
 80002f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80002f4:	fb07 1110 	mls	r1, r7, r0, r1
 80002f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80002fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000300:	45a6      	cmp	lr, r4
 8000302:	d908      	bls.n	8000316 <__udivmoddi4+0x156>
 8000304:	eb1c 0404 	adds.w	r4, ip, r4
 8000308:	f100 31ff 	add.w	r1, r0, #4294967295
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x154>
 800030e:	45a6      	cmp	lr, r4
 8000310:	f200 80bb 	bhi.w	800048a <__udivmoddi4+0x2ca>
 8000314:	4608      	mov	r0, r1
 8000316:	eba4 040e 	sub.w	r4, r4, lr
 800031a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800031e:	e79c      	b.n	800025a <__udivmoddi4+0x9a>
 8000320:	f1c6 0720 	rsb	r7, r6, #32
 8000324:	40b3      	lsls	r3, r6
 8000326:	fa22 fc07 	lsr.w	ip, r2, r7
 800032a:	ea4c 0c03 	orr.w	ip, ip, r3
 800032e:	fa20 f407 	lsr.w	r4, r0, r7
 8000332:	fa01 f306 	lsl.w	r3, r1, r6
 8000336:	431c      	orrs	r4, r3
 8000338:	40f9      	lsrs	r1, r7
 800033a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800033e:	fa00 f306 	lsl.w	r3, r0, r6
 8000342:	fbb1 f8f9 	udiv	r8, r1, r9
 8000346:	0c20      	lsrs	r0, r4, #16
 8000348:	fa1f fe8c 	uxth.w	lr, ip
 800034c:	fb09 1118 	mls	r1, r9, r8, r1
 8000350:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000354:	fb08 f00e 	mul.w	r0, r8, lr
 8000358:	4288      	cmp	r0, r1
 800035a:	fa02 f206 	lsl.w	r2, r2, r6
 800035e:	d90b      	bls.n	8000378 <__udivmoddi4+0x1b8>
 8000360:	eb1c 0101 	adds.w	r1, ip, r1
 8000364:	f108 3aff 	add.w	sl, r8, #4294967295
 8000368:	f080 8088 	bcs.w	800047c <__udivmoddi4+0x2bc>
 800036c:	4288      	cmp	r0, r1
 800036e:	f240 8085 	bls.w	800047c <__udivmoddi4+0x2bc>
 8000372:	f1a8 0802 	sub.w	r8, r8, #2
 8000376:	4461      	add	r1, ip
 8000378:	1a09      	subs	r1, r1, r0
 800037a:	b2a4      	uxth	r4, r4
 800037c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000380:	fb09 1110 	mls	r1, r9, r0, r1
 8000384:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000388:	fb00 fe0e 	mul.w	lr, r0, lr
 800038c:	458e      	cmp	lr, r1
 800038e:	d908      	bls.n	80003a2 <__udivmoddi4+0x1e2>
 8000390:	eb1c 0101 	adds.w	r1, ip, r1
 8000394:	f100 34ff 	add.w	r4, r0, #4294967295
 8000398:	d26c      	bcs.n	8000474 <__udivmoddi4+0x2b4>
 800039a:	458e      	cmp	lr, r1
 800039c:	d96a      	bls.n	8000474 <__udivmoddi4+0x2b4>
 800039e:	3802      	subs	r0, #2
 80003a0:	4461      	add	r1, ip
 80003a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003a6:	fba0 9402 	umull	r9, r4, r0, r2
 80003aa:	eba1 010e 	sub.w	r1, r1, lr
 80003ae:	42a1      	cmp	r1, r4
 80003b0:	46c8      	mov	r8, r9
 80003b2:	46a6      	mov	lr, r4
 80003b4:	d356      	bcc.n	8000464 <__udivmoddi4+0x2a4>
 80003b6:	d053      	beq.n	8000460 <__udivmoddi4+0x2a0>
 80003b8:	b15d      	cbz	r5, 80003d2 <__udivmoddi4+0x212>
 80003ba:	ebb3 0208 	subs.w	r2, r3, r8
 80003be:	eb61 010e 	sbc.w	r1, r1, lr
 80003c2:	fa01 f707 	lsl.w	r7, r1, r7
 80003c6:	fa22 f306 	lsr.w	r3, r2, r6
 80003ca:	40f1      	lsrs	r1, r6
 80003cc:	431f      	orrs	r7, r3
 80003ce:	e9c5 7100 	strd	r7, r1, [r5]
 80003d2:	2600      	movs	r6, #0
 80003d4:	4631      	mov	r1, r6
 80003d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003da:	f1c2 0320 	rsb	r3, r2, #32
 80003de:	40d8      	lsrs	r0, r3
 80003e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80003e4:	fa21 f303 	lsr.w	r3, r1, r3
 80003e8:	4091      	lsls	r1, r2
 80003ea:	4301      	orrs	r1, r0
 80003ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003f0:	fa1f fe8c 	uxth.w	lr, ip
 80003f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80003f8:	fb07 3610 	mls	r6, r7, r0, r3
 80003fc:	0c0b      	lsrs	r3, r1, #16
 80003fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000402:	fb00 f60e 	mul.w	r6, r0, lr
 8000406:	429e      	cmp	r6, r3
 8000408:	fa04 f402 	lsl.w	r4, r4, r2
 800040c:	d908      	bls.n	8000420 <__udivmoddi4+0x260>
 800040e:	eb1c 0303 	adds.w	r3, ip, r3
 8000412:	f100 38ff 	add.w	r8, r0, #4294967295
 8000416:	d22f      	bcs.n	8000478 <__udivmoddi4+0x2b8>
 8000418:	429e      	cmp	r6, r3
 800041a:	d92d      	bls.n	8000478 <__udivmoddi4+0x2b8>
 800041c:	3802      	subs	r0, #2
 800041e:	4463      	add	r3, ip
 8000420:	1b9b      	subs	r3, r3, r6
 8000422:	b289      	uxth	r1, r1
 8000424:	fbb3 f6f7 	udiv	r6, r3, r7
 8000428:	fb07 3316 	mls	r3, r7, r6, r3
 800042c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000430:	fb06 f30e 	mul.w	r3, r6, lr
 8000434:	428b      	cmp	r3, r1
 8000436:	d908      	bls.n	800044a <__udivmoddi4+0x28a>
 8000438:	eb1c 0101 	adds.w	r1, ip, r1
 800043c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000440:	d216      	bcs.n	8000470 <__udivmoddi4+0x2b0>
 8000442:	428b      	cmp	r3, r1
 8000444:	d914      	bls.n	8000470 <__udivmoddi4+0x2b0>
 8000446:	3e02      	subs	r6, #2
 8000448:	4461      	add	r1, ip
 800044a:	1ac9      	subs	r1, r1, r3
 800044c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000450:	e738      	b.n	80002c4 <__udivmoddi4+0x104>
 8000452:	462e      	mov	r6, r5
 8000454:	4628      	mov	r0, r5
 8000456:	e705      	b.n	8000264 <__udivmoddi4+0xa4>
 8000458:	4606      	mov	r6, r0
 800045a:	e6e3      	b.n	8000224 <__udivmoddi4+0x64>
 800045c:	4618      	mov	r0, r3
 800045e:	e6f8      	b.n	8000252 <__udivmoddi4+0x92>
 8000460:	454b      	cmp	r3, r9
 8000462:	d2a9      	bcs.n	80003b8 <__udivmoddi4+0x1f8>
 8000464:	ebb9 0802 	subs.w	r8, r9, r2
 8000468:	eb64 0e0c 	sbc.w	lr, r4, ip
 800046c:	3801      	subs	r0, #1
 800046e:	e7a3      	b.n	80003b8 <__udivmoddi4+0x1f8>
 8000470:	4646      	mov	r6, r8
 8000472:	e7ea      	b.n	800044a <__udivmoddi4+0x28a>
 8000474:	4620      	mov	r0, r4
 8000476:	e794      	b.n	80003a2 <__udivmoddi4+0x1e2>
 8000478:	4640      	mov	r0, r8
 800047a:	e7d1      	b.n	8000420 <__udivmoddi4+0x260>
 800047c:	46d0      	mov	r8, sl
 800047e:	e77b      	b.n	8000378 <__udivmoddi4+0x1b8>
 8000480:	3b02      	subs	r3, #2
 8000482:	4461      	add	r1, ip
 8000484:	e732      	b.n	80002ec <__udivmoddi4+0x12c>
 8000486:	4630      	mov	r0, r6
 8000488:	e709      	b.n	800029e <__udivmoddi4+0xde>
 800048a:	4464      	add	r4, ip
 800048c:	3802      	subs	r0, #2
 800048e:	e742      	b.n	8000316 <__udivmoddi4+0x156>

08000490 <__aeabi_idiv0>:
 8000490:	4770      	bx	lr
 8000492:	bf00      	nop

08000494 <LedStartTimer>:

#include "led_effect.h"


void LedStartTimer(uint8_t n)
{
 8000494:	b590      	push	{r4, r7, lr}
 8000496:	b085      	sub	sp, #20
 8000498:	af02      	add	r7, sp, #8
 800049a:	4603      	mov	r3, r0
 800049c:	71fb      	strb	r3, [r7, #7]
	LedEffectStop();
 800049e:	f000 f817 	bl	80004d0 <LedEffectStop>
	xTimerStart(hLedTimer[n-1], portMAX_DELAY);
 80004a2:	79fb      	ldrb	r3, [r7, #7]
 80004a4:	3b01      	subs	r3, #1
 80004a6:	4a09      	ldr	r2, [pc, #36]	; (80004cc <LedStartTimer+0x38>)
 80004a8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80004ac:	f006 faae 	bl	8006a0c <xTaskGetTickCount>
 80004b0:	4602      	mov	r2, r0
 80004b2:	f04f 33ff 	mov.w	r3, #4294967295
 80004b6:	9300      	str	r3, [sp, #0]
 80004b8:	2300      	movs	r3, #0
 80004ba:	2101      	movs	r1, #1
 80004bc:	4620      	mov	r0, r4
 80004be:	f007 f9b7 	bl	8007830 <xTimerGenericCommand>


}
 80004c2:	bf00      	nop
 80004c4:	370c      	adds	r7, #12
 80004c6:	46bd      	mov	sp, r7
 80004c8:	bd90      	pop	{r4, r7, pc}
 80004ca:	bf00      	nop
 80004cc:	20000118 	.word	0x20000118

080004d0 <LedEffectStop>:

void LedEffectStop(void)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b084      	sub	sp, #16
 80004d4:	af02      	add	r7, sp, #8
	for(uint8_t i = 0; i < 3 ; i++)
 80004d6:	2300      	movs	r3, #0
 80004d8:	71fb      	strb	r3, [r7, #7]
 80004da:	e00e      	b.n	80004fa <LedEffectStop+0x2a>
		xTimerStop(hLedTimer[i],portMAX_DELAY);
 80004dc:	79fb      	ldrb	r3, [r7, #7]
 80004de:	4a0b      	ldr	r2, [pc, #44]	; (800050c <LedEffectStop+0x3c>)
 80004e0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80004e4:	f04f 33ff 	mov.w	r3, #4294967295
 80004e8:	9300      	str	r3, [sp, #0]
 80004ea:	2300      	movs	r3, #0
 80004ec:	2200      	movs	r2, #0
 80004ee:	2103      	movs	r1, #3
 80004f0:	f007 f99e 	bl	8007830 <xTimerGenericCommand>
	for(uint8_t i = 0; i < 3 ; i++)
 80004f4:	79fb      	ldrb	r3, [r7, #7]
 80004f6:	3301      	adds	r3, #1
 80004f8:	71fb      	strb	r3, [r7, #7]
 80004fa:	79fb      	ldrb	r3, [r7, #7]
 80004fc:	2b02      	cmp	r3, #2
 80004fe:	d9ed      	bls.n	80004dc <LedEffectStop+0xc>
}
 8000500:	bf00      	nop
 8000502:	bf00      	nop
 8000504:	3708      	adds	r7, #8
 8000506:	46bd      	mov	sp, r7
 8000508:	bd80      	pop	{r7, pc}
 800050a:	bf00      	nop
 800050c:	20000118 	.word	0x20000118

08000510 <LedEffect1>:

void LedEffect1(void)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	af00      	add	r7, sp, #0
	static int flag = 1;
	(flag ^= 1) ? TurnOffAllLeds() : TurnOnAllLeds();
 8000514:	4b08      	ldr	r3, [pc, #32]	; (8000538 <LedEffect1+0x28>)
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	f083 0301 	eor.w	r3, r3, #1
 800051c:	4a06      	ldr	r2, [pc, #24]	; (8000538 <LedEffect1+0x28>)
 800051e:	6013      	str	r3, [r2, #0]
 8000520:	4b05      	ldr	r3, [pc, #20]	; (8000538 <LedEffect1+0x28>)
 8000522:	681b      	ldr	r3, [r3, #0]
 8000524:	2b00      	cmp	r3, #0
 8000526:	d002      	beq.n	800052e <LedEffect1+0x1e>
 8000528:	f000 f83c 	bl	80005a4 <TurnOffAllLeds>
}
 800052c:	e001      	b.n	8000532 <LedEffect1+0x22>
	(flag ^= 1) ? TurnOffAllLeds() : TurnOnAllLeds();
 800052e:	f000 f823 	bl	8000578 <TurnOnAllLeds>
}
 8000532:	bf00      	nop
 8000534:	bd80      	pop	{r7, pc}
 8000536:	bf00      	nop
 8000538:	20000008 	.word	0x20000008

0800053c <LedEffect2>:

void LedEffect2(void)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	af00      	add	r7, sp, #0
	static int flag = 1;
	(flag ^= 1) ? TurnOnOddLeds() : TurnOnEvenLeds();
 8000540:	4b08      	ldr	r3, [pc, #32]	; (8000564 <LedEffect2+0x28>)
 8000542:	681b      	ldr	r3, [r3, #0]
 8000544:	f083 0301 	eor.w	r3, r3, #1
 8000548:	4a06      	ldr	r2, [pc, #24]	; (8000564 <LedEffect2+0x28>)
 800054a:	6013      	str	r3, [r2, #0]
 800054c:	4b05      	ldr	r3, [pc, #20]	; (8000564 <LedEffect2+0x28>)
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	2b00      	cmp	r3, #0
 8000552:	d002      	beq.n	800055a <LedEffect2+0x1e>
 8000554:	f000 f83c 	bl	80005d0 <TurnOnOddLeds>
}
 8000558:	e001      	b.n	800055e <LedEffect2+0x22>
	(flag ^= 1) ? TurnOnOddLeds() : TurnOnEvenLeds();
 800055a:	f000 f84f 	bl	80005fc <TurnOnEvenLeds>
}
 800055e:	bf00      	nop
 8000560:	bd80      	pop	{r7, pc}
 8000562:	bf00      	nop
 8000564:	2000000c 	.word	0x2000000c

08000568 <LedEffect3>:


/* TODO: Implement LedEffect3 and LedControl */

void LedEffect3(void)
{
 8000568:	b480      	push	{r7}
 800056a:	af00      	add	r7, sp, #0

}
 800056c:	bf00      	nop
 800056e:	46bd      	mov	sp, r7
 8000570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000574:	4770      	bx	lr
	...

08000578 <TurnOnAllLeds>:

}


void TurnOnAllLeds(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, BLUE_LED, GPIO_PIN_SET);
 800057c:	2201      	movs	r2, #1
 800057e:	2120      	movs	r1, #32
 8000580:	4807      	ldr	r0, [pc, #28]	; (80005a0 <TurnOnAllLeds+0x28>)
 8000582:	f001 fa15 	bl	80019b0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, RED_LED, GPIO_PIN_SET);
 8000586:	2201      	movs	r2, #1
 8000588:	2102      	movs	r1, #2
 800058a:	4805      	ldr	r0, [pc, #20]	; (80005a0 <TurnOnAllLeds+0x28>)
 800058c:	f001 fa10 	bl	80019b0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GREEN_LED, GPIO_PIN_SET);
 8000590:	2201      	movs	r2, #1
 8000592:	2101      	movs	r1, #1
 8000594:	4802      	ldr	r0, [pc, #8]	; (80005a0 <TurnOnAllLeds+0x28>)
 8000596:	f001 fa0b 	bl	80019b0 <HAL_GPIO_WritePin>
}
 800059a:	bf00      	nop
 800059c:	bd80      	pop	{r7, pc}
 800059e:	bf00      	nop
 80005a0:	48000400 	.word	0x48000400

080005a4 <TurnOffAllLeds>:

void TurnOffAllLeds(void)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, BLUE_LED, GPIO_PIN_RESET);
 80005a8:	2200      	movs	r2, #0
 80005aa:	2120      	movs	r1, #32
 80005ac:	4807      	ldr	r0, [pc, #28]	; (80005cc <TurnOffAllLeds+0x28>)
 80005ae:	f001 f9ff 	bl	80019b0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, RED_LED, GPIO_PIN_RESET);
 80005b2:	2200      	movs	r2, #0
 80005b4:	2102      	movs	r1, #2
 80005b6:	4805      	ldr	r0, [pc, #20]	; (80005cc <TurnOffAllLeds+0x28>)
 80005b8:	f001 f9fa 	bl	80019b0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GREEN_LED, GPIO_PIN_RESET);
 80005bc:	2200      	movs	r2, #0
 80005be:	2101      	movs	r1, #1
 80005c0:	4802      	ldr	r0, [pc, #8]	; (80005cc <TurnOffAllLeds+0x28>)
 80005c2:	f001 f9f5 	bl	80019b0 <HAL_GPIO_WritePin>
}
 80005c6:	bf00      	nop
 80005c8:	bd80      	pop	{r7, pc}
 80005ca:	bf00      	nop
 80005cc:	48000400 	.word	0x48000400

080005d0 <TurnOnOddLeds>:

void TurnOnOddLeds(void)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, BLUE_LED, GPIO_PIN_SET);
 80005d4:	2201      	movs	r2, #1
 80005d6:	2120      	movs	r1, #32
 80005d8:	4807      	ldr	r0, [pc, #28]	; (80005f8 <TurnOnOddLeds+0x28>)
 80005da:	f001 f9e9 	bl	80019b0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GREEN_LED, GPIO_PIN_RESET);
 80005de:	2200      	movs	r2, #0
 80005e0:	2101      	movs	r1, #1
 80005e2:	4805      	ldr	r0, [pc, #20]	; (80005f8 <TurnOnOddLeds+0x28>)
 80005e4:	f001 f9e4 	bl	80019b0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, RED_LED, GPIO_PIN_SET);
 80005e8:	2201      	movs	r2, #1
 80005ea:	2102      	movs	r1, #2
 80005ec:	4802      	ldr	r0, [pc, #8]	; (80005f8 <TurnOnOddLeds+0x28>)
 80005ee:	f001 f9df 	bl	80019b0 <HAL_GPIO_WritePin>
}
 80005f2:	bf00      	nop
 80005f4:	bd80      	pop	{r7, pc}
 80005f6:	bf00      	nop
 80005f8:	48000400 	.word	0x48000400

080005fc <TurnOnEvenLeds>:

void TurnOnEvenLeds(void)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, BLUE_LED, GPIO_PIN_RESET);
 8000600:	2200      	movs	r2, #0
 8000602:	2120      	movs	r1, #32
 8000604:	4807      	ldr	r0, [pc, #28]	; (8000624 <TurnOnEvenLeds+0x28>)
 8000606:	f001 f9d3 	bl	80019b0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GREEN_LED, GPIO_PIN_SET);
 800060a:	2201      	movs	r2, #1
 800060c:	2101      	movs	r1, #1
 800060e:	4805      	ldr	r0, [pc, #20]	; (8000624 <TurnOnEvenLeds+0x28>)
 8000610:	f001 f9ce 	bl	80019b0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, RED_LED, GPIO_PIN_RESET);
 8000614:	2200      	movs	r2, #0
 8000616:	2102      	movs	r1, #2
 8000618:	4802      	ldr	r0, [pc, #8]	; (8000624 <TurnOnEvenLeds+0x28>)
 800061a:	f001 f9c9 	bl	80019b0 <HAL_GPIO_WritePin>
}
 800061e:	bf00      	nop
 8000620:	bd80      	pop	{r7, pc}
 8000622:	bf00      	nop
 8000624:	48000400 	.word	0x48000400

08000628 <LedEffectCbx>:

void LedEffectCbx(TimerHandle_t xTimer)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b084      	sub	sp, #16
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]
	uint32_t id;
	id = (uint32_t) pvTimerGetTimerID(xTimer);
 8000630:	6878      	ldr	r0, [r7, #4]
 8000632:	f007 fbdd 	bl	8007df0 <pvTimerGetTimerID>
 8000636:	4603      	mov	r3, r0
 8000638:	60fb      	str	r3, [r7, #12]

	switch(id)
 800063a:	68fb      	ldr	r3, [r7, #12]
 800063c:	2b02      	cmp	r3, #2
 800063e:	d00d      	beq.n	800065c <LedEffectCbx+0x34>
 8000640:	68fb      	ldr	r3, [r7, #12]
 8000642:	2b02      	cmp	r3, #2
 8000644:	d80c      	bhi.n	8000660 <LedEffectCbx+0x38>
 8000646:	68fb      	ldr	r3, [r7, #12]
 8000648:	2b00      	cmp	r3, #0
 800064a:	d003      	beq.n	8000654 <LedEffectCbx+0x2c>
 800064c:	68fb      	ldr	r3, [r7, #12]
 800064e:	2b01      	cmp	r3, #1
 8000650:	d002      	beq.n	8000658 <LedEffectCbx+0x30>
		LedEffect2();
	case LED_EFFECT3:
		LedEffect3();
	}

}
 8000652:	e005      	b.n	8000660 <LedEffectCbx+0x38>
		LedEffect1();
 8000654:	f7ff ff5c 	bl	8000510 <LedEffect1>
		LedEffect2();
 8000658:	f7ff ff70 	bl	800053c <LedEffect2>
		LedEffect3();
 800065c:	f7ff ff84 	bl	8000568 <LedEffect3>
}
 8000660:	bf00      	nop
 8000662:	3710      	adds	r7, #16
 8000664:	46bd      	mov	sp, r7
 8000666:	bd80      	pop	{r7, pc}

08000668 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8000668:	b480      	push	{r7}
 800066a:	b083      	sub	sp, #12
 800066c:	af00      	add	r7, sp, #0
 800066e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8000670:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000674:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000678:	f023 0218 	bic.w	r2, r3, #24
 800067c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	4313      	orrs	r3, r2
 8000684:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8000688:	bf00      	nop
 800068a:	370c      	adds	r7, #12
 800068c:	46bd      	mov	sp, r7
 800068e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000692:	4770      	bx	lr

08000694 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000694:	b480      	push	{r7}
 8000696:	b085      	sub	sp, #20
 8000698:	af00      	add	r7, sp, #0
 800069a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 800069c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80006a0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80006a2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	4313      	orrs	r3, r2
 80006aa:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80006ac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80006b0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	4013      	ands	r3, r2
 80006b6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80006b8:	68fb      	ldr	r3, [r7, #12]
}
 80006ba:	bf00      	nop
 80006bc:	3714      	adds	r7, #20
 80006be:	46bd      	mov	sp, r7
 80006c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c4:	4770      	bx	lr
	...

080006c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006c8:	b590      	push	{r4, r7, lr}
 80006ca:	b08b      	sub	sp, #44	; 0x2c
 80006cc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006ce:	f000 fe1d 	bl	800130c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006d2:	f000 f8eb 	bl	80008ac <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80006d6:	f000 f93f 	bl	8000958 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006da:	f000 f9cd 	bl	8000a78 <MX_GPIO_Init>
  MX_RTC_Init();
 80006de:	f000 f959 	bl	8000994 <MX_RTC_Init>
  MX_USART1_UART_Init();
 80006e2:	f000 f97d 	bl	80009e0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  // Enable the CYCCNT counter for Arm Cortex M3/M4 processor register

  DWT_CTRL |= (1 << 0);
 80006e6:	4b5d      	ldr	r3, [pc, #372]	; (800085c <main+0x194>)
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	4a5c      	ldr	r2, [pc, #368]	; (800085c <main+0x194>)
 80006ec:	f043 0301 	orr.w	r3, r3, #1
 80006f0:	6013      	str	r3, [r2, #0]

  BaseType_t status;

  status = xTaskCreate(menuTask, "Menu-Task", 250, NULL, 2, &hMenu);
 80006f2:	4b5b      	ldr	r3, [pc, #364]	; (8000860 <main+0x198>)
 80006f4:	9301      	str	r3, [sp, #4]
 80006f6:	2302      	movs	r3, #2
 80006f8:	9300      	str	r3, [sp, #0]
 80006fa:	2300      	movs	r3, #0
 80006fc:	22fa      	movs	r2, #250	; 0xfa
 80006fe:	4959      	ldr	r1, [pc, #356]	; (8000864 <main+0x19c>)
 8000700:	4859      	ldr	r0, [pc, #356]	; (8000868 <main+0x1a0>)
 8000702:	f005 ff41 	bl	8006588 <xTaskCreate>
 8000706:	61b8      	str	r0, [r7, #24]
  configASSERT(status == pdPASS);
 8000708:	69bb      	ldr	r3, [r7, #24]
 800070a:	2b01      	cmp	r3, #1
 800070c:	d00a      	beq.n	8000724 <main+0x5c>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 800070e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000712:	f383 8811 	msr	BASEPRI, r3
 8000716:	f3bf 8f6f 	isb	sy
 800071a:	f3bf 8f4f 	dsb	sy
 800071e:	617b      	str	r3, [r7, #20]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8000720:	bf00      	nop
 8000722:	e7fe      	b.n	8000722 <main+0x5a>

  status = xTaskCreate(ledTask, "Led-Task", 250, NULL, 2, &hLed);
 8000724:	4b51      	ldr	r3, [pc, #324]	; (800086c <main+0x1a4>)
 8000726:	9301      	str	r3, [sp, #4]
 8000728:	2302      	movs	r3, #2
 800072a:	9300      	str	r3, [sp, #0]
 800072c:	2300      	movs	r3, #0
 800072e:	22fa      	movs	r2, #250	; 0xfa
 8000730:	494f      	ldr	r1, [pc, #316]	; (8000870 <main+0x1a8>)
 8000732:	4850      	ldr	r0, [pc, #320]	; (8000874 <main+0x1ac>)
 8000734:	f005 ff28 	bl	8006588 <xTaskCreate>
 8000738:	61b8      	str	r0, [r7, #24]
  configASSERT(status == pdPASS);
 800073a:	69bb      	ldr	r3, [r7, #24]
 800073c:	2b01      	cmp	r3, #1
 800073e:	d00a      	beq.n	8000756 <main+0x8e>
        __asm volatile
 8000740:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000744:	f383 8811 	msr	BASEPRI, r3
 8000748:	f3bf 8f6f 	isb	sy
 800074c:	f3bf 8f4f 	dsb	sy
 8000750:	613b      	str	r3, [r7, #16]
    }
 8000752:	bf00      	nop
 8000754:	e7fe      	b.n	8000754 <main+0x8c>

  //status = xTaskCreate(RTCTask, "RTC-Task", 250, NULL, 2, &hRTC);
  //configASSERT(status == pdPASS);

  status = xTaskCreate(printTask, "Print-Task", 250, NULL, 2, &hPrint);
 8000756:	4b48      	ldr	r3, [pc, #288]	; (8000878 <main+0x1b0>)
 8000758:	9301      	str	r3, [sp, #4]
 800075a:	2302      	movs	r3, #2
 800075c:	9300      	str	r3, [sp, #0]
 800075e:	2300      	movs	r3, #0
 8000760:	22fa      	movs	r2, #250	; 0xfa
 8000762:	4946      	ldr	r1, [pc, #280]	; (800087c <main+0x1b4>)
 8000764:	4846      	ldr	r0, [pc, #280]	; (8000880 <main+0x1b8>)
 8000766:	f005 ff0f 	bl	8006588 <xTaskCreate>
 800076a:	61b8      	str	r0, [r7, #24]
  configASSERT(status == pdPASS);
 800076c:	69bb      	ldr	r3, [r7, #24]
 800076e:	2b01      	cmp	r3, #1
 8000770:	d00a      	beq.n	8000788 <main+0xc0>
        __asm volatile
 8000772:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000776:	f383 8811 	msr	BASEPRI, r3
 800077a:	f3bf 8f6f 	isb	sy
 800077e:	f3bf 8f4f 	dsb	sy
 8000782:	60fb      	str	r3, [r7, #12]
    }
 8000784:	bf00      	nop
 8000786:	e7fe      	b.n	8000786 <main+0xbe>

  status = xTaskCreate(commandTask, "Command-Task", 250, NULL, 2, &hCommand);
 8000788:	4b3e      	ldr	r3, [pc, #248]	; (8000884 <main+0x1bc>)
 800078a:	9301      	str	r3, [sp, #4]
 800078c:	2302      	movs	r3, #2
 800078e:	9300      	str	r3, [sp, #0]
 8000790:	2300      	movs	r3, #0
 8000792:	22fa      	movs	r2, #250	; 0xfa
 8000794:	493c      	ldr	r1, [pc, #240]	; (8000888 <main+0x1c0>)
 8000796:	483d      	ldr	r0, [pc, #244]	; (800088c <main+0x1c4>)
 8000798:	f005 fef6 	bl	8006588 <xTaskCreate>
 800079c:	61b8      	str	r0, [r7, #24]
  configASSERT(status == pdPASS);
 800079e:	69bb      	ldr	r3, [r7, #24]
 80007a0:	2b01      	cmp	r3, #1
 80007a2:	d00a      	beq.n	80007ba <main+0xf2>
        __asm volatile
 80007a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80007a8:	f383 8811 	msr	BASEPRI, r3
 80007ac:	f3bf 8f6f 	isb	sy
 80007b0:	f3bf 8f4f 	dsb	sy
 80007b4:	60bb      	str	r3, [r7, #8]
    }
 80007b6:	bf00      	nop
 80007b8:	e7fe      	b.n	80007b8 <main+0xf0>

  hInputDataQueue = xQueueCreate(10, sizeof(char));
 80007ba:	2200      	movs	r2, #0
 80007bc:	2101      	movs	r1, #1
 80007be:	200a      	movs	r0, #10
 80007c0:	f005 f996 	bl	8005af0 <xQueueGenericCreate>
 80007c4:	4603      	mov	r3, r0
 80007c6:	4a32      	ldr	r2, [pc, #200]	; (8000890 <main+0x1c8>)
 80007c8:	6013      	str	r3, [r2, #0]
  configASSERT(hInputDataQueue != NULL);
 80007ca:	4b31      	ldr	r3, [pc, #196]	; (8000890 <main+0x1c8>)
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d10a      	bne.n	80007e8 <main+0x120>
        __asm volatile
 80007d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80007d6:	f383 8811 	msr	BASEPRI, r3
 80007da:	f3bf 8f6f 	isb	sy
 80007de:	f3bf 8f4f 	dsb	sy
 80007e2:	607b      	str	r3, [r7, #4]
    }
 80007e4:	bf00      	nop
 80007e6:	e7fe      	b.n	80007e6 <main+0x11e>

  /* We pass a string (a reference to char) to the queue API
   * Since a pointer is unsigned long int we used sizeof(unsigned long int) */
  hPrintQueue = xQueueCreate(10, sizeof(size_t));
 80007e8:	2200      	movs	r2, #0
 80007ea:	2104      	movs	r1, #4
 80007ec:	200a      	movs	r0, #10
 80007ee:	f005 f97f 	bl	8005af0 <xQueueGenericCreate>
 80007f2:	4603      	mov	r3, r0
 80007f4:	4a27      	ldr	r2, [pc, #156]	; (8000894 <main+0x1cc>)
 80007f6:	6013      	str	r3, [r2, #0]
  configASSERT(hPrintQueue != NULL);
 80007f8:	4b26      	ldr	r3, [pc, #152]	; (8000894 <main+0x1cc>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d10a      	bne.n	8000816 <main+0x14e>
        __asm volatile
 8000800:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000804:	f383 8811 	msr	BASEPRI, r3
 8000808:	f3bf 8f6f 	isb	sy
 800080c:	f3bf 8f4f 	dsb	sy
 8000810:	603b      	str	r3, [r7, #0]
    }
 8000812:	bf00      	nop
 8000814:	e7fe      	b.n	8000814 <main+0x14c>

  // Create timers for LED effects
  for(uint8_t i = 0; i < 3; i++)
 8000816:	2300      	movs	r3, #0
 8000818:	77fb      	strb	r3, [r7, #31]
 800081a:	e013      	b.n	8000844 <main+0x17c>
	  hLedTimer[i] = xTimerCreate("Led Timer",pdMS_TO_TICKS(500),pdTRUE,(void*)(i+1),LedEffectCbx);
 800081c:	7ffb      	ldrb	r3, [r7, #31]
 800081e:	3301      	adds	r3, #1
 8000820:	461a      	mov	r2, r3
 8000822:	7ffc      	ldrb	r4, [r7, #31]
 8000824:	4b1c      	ldr	r3, [pc, #112]	; (8000898 <main+0x1d0>)
 8000826:	9300      	str	r3, [sp, #0]
 8000828:	4613      	mov	r3, r2
 800082a:	2201      	movs	r2, #1
 800082c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000830:	481a      	ldr	r0, [pc, #104]	; (800089c <main+0x1d4>)
 8000832:	f006 ffa1 	bl	8007778 <xTimerCreate>
 8000836:	4603      	mov	r3, r0
 8000838:	4a19      	ldr	r2, [pc, #100]	; (80008a0 <main+0x1d8>)
 800083a:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
  for(uint8_t i = 0; i < 3; i++)
 800083e:	7ffb      	ldrb	r3, [r7, #31]
 8000840:	3301      	adds	r3, #1
 8000842:	77fb      	strb	r3, [r7, #31]
 8000844:	7ffb      	ldrb	r3, [r7, #31]
 8000846:	2b02      	cmp	r3, #2
 8000848:	d9e8      	bls.n	800081c <main+0x154>



  HAL_UART_Receive_IT(&huart1, &user_data, sizeof(uint8_t));
 800084a:	2201      	movs	r2, #1
 800084c:	4915      	ldr	r1, [pc, #84]	; (80008a4 <main+0x1dc>)
 800084e:	4816      	ldr	r0, [pc, #88]	; (80008a8 <main+0x1e0>)
 8000850:	f003 f8be 	bl	80039d0 <HAL_UART_Receive_IT>

  vTaskStartScheduler();
 8000854:	f005 ffde 	bl	8006814 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000858:	e7fe      	b.n	8000858 <main+0x190>
 800085a:	bf00      	nop
 800085c:	e0001000 	.word	0xe0001000
 8000860:	200000fc 	.word	0x200000fc
 8000864:	0800887c 	.word	0x0800887c
 8000868:	08000f3d 	.word	0x08000f3d
 800086c:	20000100 	.word	0x20000100
 8000870:	08008888 	.word	0x08008888
 8000874:	08001025 	.word	0x08001025
 8000878:	20000108 	.word	0x20000108
 800087c:	08008894 	.word	0x08008894
 8000880:	0800113d 	.word	0x0800113d
 8000884:	2000010c 	.word	0x2000010c
 8000888:	080088a0 	.word	0x080088a0
 800088c:	0800117d 	.word	0x0800117d
 8000890:	20000110 	.word	0x20000110
 8000894:	20000114 	.word	0x20000114
 8000898:	08000629 	.word	0x08000629
 800089c:	080088b0 	.word	0x080088b0
 80008a0:	20000118 	.word	0x20000118
 80008a4:	20000124 	.word	0x20000124
 80008a8:	20000068 	.word	0x20000068

080008ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b098      	sub	sp, #96	; 0x60
 80008b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008b2:	f107 031c 	add.w	r3, r7, #28
 80008b6:	2244      	movs	r2, #68	; 0x44
 80008b8:	2100      	movs	r1, #0
 80008ba:	4618      	mov	r0, r3
 80008bc:	f007 ffb6 	bl	800882c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008c0:	463b      	mov	r3, r7
 80008c2:	2200      	movs	r2, #0
 80008c4:	601a      	str	r2, [r3, #0]
 80008c6:	605a      	str	r2, [r3, #4]
 80008c8:	609a      	str	r2, [r3, #8]
 80008ca:	60da      	str	r2, [r3, #12]
 80008cc:	611a      	str	r2, [r3, #16]
 80008ce:	615a      	str	r2, [r3, #20]
 80008d0:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80008d2:	f001 f885 	bl	80019e0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80008d6:	2000      	movs	r0, #0
 80008d8:	f7ff fec6 	bl	8000668 <LL_RCC_LSE_SetDriveCapability>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI1
 80008dc:	232f      	movs	r3, #47	; 0x2f
 80008de:	61fb      	str	r3, [r7, #28]
                              |RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80008e0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80008e4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80008e6:	2301      	movs	r3, #1
 80008e8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008ea:	f44f 7380 	mov.w	r3, #256	; 0x100
 80008ee:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80008f0:	2301      	movs	r3, #1
 80008f2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008f4:	2340      	movs	r3, #64	; 0x40
 80008f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80008f8:	2300      	movs	r3, #0
 80008fa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80008fc:	2360      	movs	r3, #96	; 0x60
 80008fe:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000900:	2305      	movs	r3, #5
 8000902:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000904:	2300      	movs	r3, #0
 8000906:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000908:	f107 031c 	add.w	r3, r7, #28
 800090c:	4618      	mov	r0, r3
 800090e:	f001 fbc5 	bl	800209c <HAL_RCC_OscConfig>
 8000912:	4603      	mov	r3, r0
 8000914:	2b00      	cmp	r3, #0
 8000916:	d001      	beq.n	800091c <SystemClock_Config+0x70>
  {
    Error_Handler();
 8000918:	f000 f950 	bl	8000bbc <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 800091c:	236f      	movs	r3, #111	; 0x6f
 800091e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000920:	2300      	movs	r3, #0
 8000922:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000924:	2300      	movs	r3, #0
 8000926:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000928:	2300      	movs	r3, #0
 800092a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800092c:	2300      	movs	r3, #0
 800092e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 8000930:	2300      	movs	r3, #0
 8000932:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8000934:	2300      	movs	r3, #0
 8000936:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000938:	463b      	mov	r3, r7
 800093a:	2100      	movs	r1, #0
 800093c:	4618      	mov	r0, r3
 800093e:	f001 fee3 	bl	8002708 <HAL_RCC_ClockConfig>
 8000942:	4603      	mov	r3, r0
 8000944:	2b00      	cmp	r3, #0
 8000946:	d001      	beq.n	800094c <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8000948:	f000 f938 	bl	8000bbc <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 800094c:	f002 fbd5 	bl	80030fa <HAL_RCCEx_EnableMSIPLLMode>
}
 8000950:	bf00      	nop
 8000952:	3760      	adds	r7, #96	; 0x60
 8000954:	46bd      	mov	sp, r7
 8000956:	bd80      	pop	{r7, pc}

08000958 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b08c      	sub	sp, #48	; 0x30
 800095c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800095e:	463b      	mov	r3, r7
 8000960:	2230      	movs	r2, #48	; 0x30
 8000962:	2100      	movs	r1, #0
 8000964:	4618      	mov	r0, r3
 8000966:	f007 ff61 	bl	800882c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS;
 800096a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800096e:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 8000970:	2300      	movs	r3, #0
 8000972:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 8000974:	2310      	movs	r3, #16
 8000976:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000978:	463b      	mov	r3, r7
 800097a:	4618      	mov	r0, r3
 800097c:	f002 fac7 	bl	8002f0e <HAL_RCCEx_PeriphCLKConfig>
 8000980:	4603      	mov	r3, r0
 8000982:	2b00      	cmp	r3, #0
 8000984:	d001      	beq.n	800098a <PeriphCommonClock_Config+0x32>
  {
    Error_Handler();
 8000986:	f000 f919 	bl	8000bbc <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 800098a:	bf00      	nop
 800098c:	3730      	adds	r7, #48	; 0x30
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}
	...

08000994 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000998:	4b0f      	ldr	r3, [pc, #60]	; (80009d8 <MX_RTC_Init+0x44>)
 800099a:	4a10      	ldr	r2, [pc, #64]	; (80009dc <MX_RTC_Init+0x48>)
 800099c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_12;
 800099e:	4b0e      	ldr	r3, [pc, #56]	; (80009d8 <MX_RTC_Init+0x44>)
 80009a0:	2240      	movs	r2, #64	; 0x40
 80009a2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80009a4:	4b0c      	ldr	r3, [pc, #48]	; (80009d8 <MX_RTC_Init+0x44>)
 80009a6:	227f      	movs	r2, #127	; 0x7f
 80009a8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80009aa:	4b0b      	ldr	r3, [pc, #44]	; (80009d8 <MX_RTC_Init+0x44>)
 80009ac:	22ff      	movs	r2, #255	; 0xff
 80009ae:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80009b0:	4b09      	ldr	r3, [pc, #36]	; (80009d8 <MX_RTC_Init+0x44>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80009b6:	4b08      	ldr	r3, [pc, #32]	; (80009d8 <MX_RTC_Init+0x44>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80009bc:	4b06      	ldr	r3, [pc, #24]	; (80009d8 <MX_RTC_Init+0x44>)
 80009be:	2200      	movs	r2, #0
 80009c0:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80009c2:	4805      	ldr	r0, [pc, #20]	; (80009d8 <MX_RTC_Init+0x44>)
 80009c4:	f002 fba0 	bl	8003108 <HAL_RTC_Init>
 80009c8:	4603      	mov	r3, r0
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d001      	beq.n	80009d2 <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 80009ce:	f000 f8f5 	bl	8000bbc <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80009d2:	bf00      	nop
 80009d4:	bd80      	pop	{r7, pc}
 80009d6:	bf00      	nop
 80009d8:	20000044 	.word	0x20000044
 80009dc:	40002800 	.word	0x40002800

080009e0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80009e4:	4b22      	ldr	r3, [pc, #136]	; (8000a70 <MX_USART1_UART_Init+0x90>)
 80009e6:	4a23      	ldr	r2, [pc, #140]	; (8000a74 <MX_USART1_UART_Init+0x94>)
 80009e8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80009ea:	4b21      	ldr	r3, [pc, #132]	; (8000a70 <MX_USART1_UART_Init+0x90>)
 80009ec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80009f0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80009f2:	4b1f      	ldr	r3, [pc, #124]	; (8000a70 <MX_USART1_UART_Init+0x90>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80009f8:	4b1d      	ldr	r3, [pc, #116]	; (8000a70 <MX_USART1_UART_Init+0x90>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80009fe:	4b1c      	ldr	r3, [pc, #112]	; (8000a70 <MX_USART1_UART_Init+0x90>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000a04:	4b1a      	ldr	r3, [pc, #104]	; (8000a70 <MX_USART1_UART_Init+0x90>)
 8000a06:	220c      	movs	r2, #12
 8000a08:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a0a:	4b19      	ldr	r3, [pc, #100]	; (8000a70 <MX_USART1_UART_Init+0x90>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a10:	4b17      	ldr	r3, [pc, #92]	; (8000a70 <MX_USART1_UART_Init+0x90>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a16:	4b16      	ldr	r3, [pc, #88]	; (8000a70 <MX_USART1_UART_Init+0x90>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a1c:	4b14      	ldr	r3, [pc, #80]	; (8000a70 <MX_USART1_UART_Init+0x90>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a22:	4b13      	ldr	r3, [pc, #76]	; (8000a70 <MX_USART1_UART_Init+0x90>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a28:	4811      	ldr	r0, [pc, #68]	; (8000a70 <MX_USART1_UART_Init+0x90>)
 8000a2a:	f002 fef3 	bl	8003814 <HAL_UART_Init>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d001      	beq.n	8000a38 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000a34:	f000 f8c2 	bl	8000bbc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a38:	2100      	movs	r1, #0
 8000a3a:	480d      	ldr	r0, [pc, #52]	; (8000a70 <MX_USART1_UART_Init+0x90>)
 8000a3c:	f004 fe71 	bl	8005722 <HAL_UARTEx_SetTxFifoThreshold>
 8000a40:	4603      	mov	r3, r0
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d001      	beq.n	8000a4a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000a46:	f000 f8b9 	bl	8000bbc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a4a:	2100      	movs	r1, #0
 8000a4c:	4808      	ldr	r0, [pc, #32]	; (8000a70 <MX_USART1_UART_Init+0x90>)
 8000a4e:	f004 fea6 	bl	800579e <HAL_UARTEx_SetRxFifoThreshold>
 8000a52:	4603      	mov	r3, r0
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d001      	beq.n	8000a5c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000a58:	f000 f8b0 	bl	8000bbc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000a5c:	4804      	ldr	r0, [pc, #16]	; (8000a70 <MX_USART1_UART_Init+0x90>)
 8000a5e:	f004 fe27 	bl	80056b0 <HAL_UARTEx_DisableFifoMode>
 8000a62:	4603      	mov	r3, r0
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d001      	beq.n	8000a6c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000a68:	f000 f8a8 	bl	8000bbc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000a6c:	bf00      	nop
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	20000068 	.word	0x20000068
 8000a74:	40013800 	.word	0x40013800

08000a78 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b086      	sub	sp, #24
 8000a7c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a7e:	1d3b      	adds	r3, r7, #4
 8000a80:	2200      	movs	r2, #0
 8000a82:	601a      	str	r2, [r3, #0]
 8000a84:	605a      	str	r2, [r3, #4]
 8000a86:	609a      	str	r2, [r3, #8]
 8000a88:	60da      	str	r2, [r3, #12]
 8000a8a:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a8c:	2004      	movs	r0, #4
 8000a8e:	f7ff fe01 	bl	8000694 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a92:	2001      	movs	r0, #1
 8000a94:	f7ff fdfe 	bl	8000694 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a98:	2002      	movs	r0, #2
 8000a9a:	f7ff fdfb 	bl	8000694 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000a9e:	2010      	movs	r0, #16
 8000aa0:	f7ff fdf8 	bl	8000694 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD2_Pin|LD3_Pin|LD1_Pin, GPIO_PIN_RESET);
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	2123      	movs	r1, #35	; 0x23
 8000aa8:	4815      	ldr	r0, [pc, #84]	; (8000b00 <MX_GPIO_Init+0x88>)
 8000aaa:	f000 ff81 	bl	80019b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B3_Pin */
  GPIO_InitStruct.Pin = B3_Pin;
 8000aae:	2340      	movs	r3, #64	; 0x40
 8000ab0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(B3_GPIO_Port, &GPIO_InitStruct);
 8000aba:	1d3b      	adds	r3, r7, #4
 8000abc:	4619      	mov	r1, r3
 8000abe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ac2:	f000 fe0d 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LD3_Pin LD1_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LD3_Pin|LD1_Pin;
 8000ac6:	2323      	movs	r3, #35	; 0x23
 8000ac8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aca:	2301      	movs	r3, #1
 8000acc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ace:	2301      	movs	r3, #1
 8000ad0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ad6:	1d3b      	adds	r3, r7, #4
 8000ad8:	4619      	mov	r1, r3
 8000ada:	4809      	ldr	r0, [pc, #36]	; (8000b00 <MX_GPIO_Init+0x88>)
 8000adc:	f000 fe00 	bl	80016e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : B2_Pin */
  GPIO_InitStruct.Pin = B2_Pin;
 8000ae0:	2310      	movs	r3, #16
 8000ae2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(B2_GPIO_Port, &GPIO_InitStruct);
 8000aec:	1d3b      	adds	r3, r7, #4
 8000aee:	4619      	mov	r1, r3
 8000af0:	4804      	ldr	r0, [pc, #16]	; (8000b04 <MX_GPIO_Init+0x8c>)
 8000af2:	f000 fdf5 	bl	80016e0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000af6:	bf00      	nop
 8000af8:	3718      	adds	r7, #24
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	bf00      	nop
 8000b00:	48000400 	.word	0x48000400
 8000b04:	48001000 	.word	0x48001000

08000b08 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b086      	sub	sp, #24
 8000b0c:	af02      	add	r7, sp, #8
 8000b0e:	6078      	str	r0, [r7, #4]
	uint8_t dummy;

	BaseType_t isQueueFull;
	// return pdFALSE if the queue is not full, or pdTRUE if the queue is full.
	isQueueFull = xQueueIsQueueFullFromISR(hInputDataQueue);
 8000b10:	4b1d      	ldr	r3, [pc, #116]	; (8000b88 <HAL_UART_RxCpltCallback+0x80>)
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	4618      	mov	r0, r3
 8000b16:	f005 fcb2 	bl	800647e <xQueueIsQueueFullFromISR>
 8000b1a:	60f8      	str	r0, [r7, #12]
	if(isQueueFull == pdFALSE)
 8000b1c:	68fb      	ldr	r3, [r7, #12]
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d107      	bne.n	8000b32 <HAL_UART_RxCpltCallback+0x2a>
	{
		/* Queue is not full */

		/* Enqueue data byte */
		xQueueSendFromISR(hInputDataQueue,(void*)&user_data,NULL);
 8000b22:	4b19      	ldr	r3, [pc, #100]	; (8000b88 <HAL_UART_RxCpltCallback+0x80>)
 8000b24:	6818      	ldr	r0, [r3, #0]
 8000b26:	2300      	movs	r3, #0
 8000b28:	2200      	movs	r2, #0
 8000b2a:	4918      	ldr	r1, [pc, #96]	; (8000b8c <HAL_UART_RxCpltCallback+0x84>)
 8000b2c:	f005 f960 	bl	8005df0 <xQueueGenericSendFromISR>
 8000b30:	e012      	b.n	8000b58 <HAL_UART_RxCpltCallback+0x50>

	}else{
		/*Queue is full */

		if(user_data == '\n')
 8000b32:	4b16      	ldr	r3, [pc, #88]	; (8000b8c <HAL_UART_RxCpltCallback+0x84>)
 8000b34:	781b      	ldrb	r3, [r3, #0]
 8000b36:	2b0a      	cmp	r3, #10
 8000b38:	d10e      	bne.n	8000b58 <HAL_UART_RxCpltCallback+0x50>
		{
			/*user_data = '\n' */

			/* make sure that last data byte of the queue is '\n' */
			// Copy the last received item to the queue into dummy and delete it
			xQueueReceiveFromISR(hInputDataQueue, (void*)&dummy, NULL);
 8000b3a:	4b13      	ldr	r3, [pc, #76]	; (8000b88 <HAL_UART_RxCpltCallback+0x80>)
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	f107 010b 	add.w	r1, r7, #11
 8000b42:	2200      	movs	r2, #0
 8000b44:	4618      	mov	r0, r3
 8000b46:	f005 fadd 	bl	8006104 <xQueueReceiveFromISR>

			// Keep '\n' on the back of the queue
			xQueueSendFromISR(hInputDataQueue,(void*)&user_data,NULL);
 8000b4a:	4b0f      	ldr	r3, [pc, #60]	; (8000b88 <HAL_UART_RxCpltCallback+0x80>)
 8000b4c:	6818      	ldr	r0, [r3, #0]
 8000b4e:	2300      	movs	r3, #0
 8000b50:	2200      	movs	r2, #0
 8000b52:	490e      	ldr	r1, [pc, #56]	; (8000b8c <HAL_UART_RxCpltCallback+0x84>)
 8000b54:	f005 f94c 	bl	8005df0 <xQueueGenericSendFromISR>
		}
	}


	/* send notification to command handling task if user_data = '\n' */
			if(user_data == '\n')
 8000b58:	4b0c      	ldr	r3, [pc, #48]	; (8000b8c <HAL_UART_RxCpltCallback+0x84>)
 8000b5a:	781b      	ldrb	r3, [r3, #0]
 8000b5c:	2b0a      	cmp	r3, #10
 8000b5e:	d10a      	bne.n	8000b76 <HAL_UART_RxCpltCallback+0x6e>
			{
				xTaskNotifyFromISR(hCommand,0,eNoAction,NULL);
 8000b60:	4b0b      	ldr	r3, [pc, #44]	; (8000b90 <HAL_UART_RxCpltCallback+0x88>)
 8000b62:	6818      	ldr	r0, [r3, #0]
 8000b64:	2300      	movs	r3, #0
 8000b66:	9301      	str	r3, [sp, #4]
 8000b68:	2300      	movs	r3, #0
 8000b6a:	9300      	str	r3, [sp, #0]
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	2200      	movs	r2, #0
 8000b70:	2100      	movs	r1, #0
 8000b72:	f006 fc5f 	bl	8007434 <xTaskGenericNotifyFromISR>
			}



	/* Enable UART data byte reception again in IT mode */
	  HAL_UART_Receive_IT(&huart1, &user_data, sizeof(uint8_t));
 8000b76:	2201      	movs	r2, #1
 8000b78:	4904      	ldr	r1, [pc, #16]	; (8000b8c <HAL_UART_RxCpltCallback+0x84>)
 8000b7a:	4806      	ldr	r0, [pc, #24]	; (8000b94 <HAL_UART_RxCpltCallback+0x8c>)
 8000b7c:	f002 ff28 	bl	80039d0 <HAL_UART_Receive_IT>



}
 8000b80:	bf00      	nop
 8000b82:	3710      	adds	r7, #16
 8000b84:	46bd      	mov	sp, r7
 8000b86:	bd80      	pop	{r7, pc}
 8000b88:	20000110 	.word	0x20000110
 8000b8c:	20000124 	.word	0x20000124
 8000b90:	2000010c 	.word	0x2000010c
 8000b94:	20000068 	.word	0x20000068

08000b98 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b082      	sub	sp, #8
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	4a04      	ldr	r2, [pc, #16]	; (8000bb8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000ba6:	4293      	cmp	r3, r2
 8000ba8:	d101      	bne.n	8000bae <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000baa:	f000 fbcf 	bl	800134c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000bae:	bf00      	nop
 8000bb0:	3708      	adds	r7, #8
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}
 8000bb6:	bf00      	nop
 8000bb8:	40012c00 	.word	0x40012c00

08000bbc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bc0:	b672      	cpsid	i
}
 8000bc2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bc4:	e7fe      	b.n	8000bc4 <Error_Handler+0x8>

08000bc6 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8000bc6:	b480      	push	{r7}
 8000bc8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8000bca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000bce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000bd2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000bd6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000bda:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8000bde:	bf00      	nop
 8000be0:	46bd      	mov	sp, r7
 8000be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be6:	4770      	bx	lr

08000be8 <LL_AHB2_GRP1_EnableClock>:
{
 8000be8:	b480      	push	{r7}
 8000bea:	b085      	sub	sp, #20
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000bf0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000bf4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000bf6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	4313      	orrs	r3, r2
 8000bfe:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000c00:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000c04:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	4013      	ands	r3, r2
 8000c0a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000c0c:	68fb      	ldr	r3, [r7, #12]
}
 8000c0e:	bf00      	nop
 8000c10:	3714      	adds	r7, #20
 8000c12:	46bd      	mov	sp, r7
 8000c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c18:	4770      	bx	lr

08000c1a <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000c1a:	b480      	push	{r7}
 8000c1c:	b085      	sub	sp, #20
 8000c1e:	af00      	add	r7, sp, #0
 8000c20:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000c22:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000c26:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000c28:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	4313      	orrs	r3, r2
 8000c30:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000c32:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000c36:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	4013      	ands	r3, r2
 8000c3c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000c3e:	68fb      	ldr	r3, [r7, #12]
}
 8000c40:	bf00      	nop
 8000c42:	3714      	adds	r7, #20
 8000c44:	46bd      	mov	sp, r7
 8000c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4a:	4770      	bx	lr

08000c4c <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	b085      	sub	sp, #20
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000c54:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000c58:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000c5a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	4313      	orrs	r3, r2
 8000c62:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000c64:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000c68:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	4013      	ands	r3, r2
 8000c6e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000c70:	68fb      	ldr	r3, [r7, #12]
}
 8000c72:	bf00      	nop
 8000c74:	3714      	adds	r7, #20
 8000c76:	46bd      	mov	sp, r7
 8000c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7c:	4770      	bx	lr

08000c7e <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c7e:	b580      	push	{r7, lr}
 8000c80:	af00      	add	r7, sp, #0

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */
	// Initialize manually before creating Tasks. Normally it is done by the scheduler.
	vInitPrioGroupValue();
 8000c82:	f007 fa01 	bl	8008088 <vInitPrioGroupValue>
  /* USER CODE END MspInit 1 */
}
 8000c86:	bf00      	nop
 8000c88:	bd80      	pop	{r7, pc}
	...

08000c8c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b08e      	sub	sp, #56	; 0x38
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000c94:	f107 0308 	add.w	r3, r7, #8
 8000c98:	2230      	movs	r2, #48	; 0x30
 8000c9a:	2100      	movs	r1, #0
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	f007 fdc5 	bl	800882c <memset>
  if(hrtc->Instance==RTC)
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	4a0e      	ldr	r2, [pc, #56]	; (8000ce0 <HAL_RTC_MspInit+0x54>)
 8000ca8:	4293      	cmp	r3, r2
 8000caa:	d115      	bne.n	8000cd8 <HAL_RTC_MspInit+0x4c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000cac:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000cb0:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000cb2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000cb6:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000cb8:	f107 0308 	add.w	r3, r7, #8
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	f002 f926 	bl	8002f0e <HAL_RCCEx_PeriphCLKConfig>
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d001      	beq.n	8000ccc <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8000cc8:	f7ff ff78 	bl	8000bbc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000ccc:	f7ff ff7b 	bl	8000bc6 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8000cd0:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000cd4:	f7ff ffa1 	bl	8000c1a <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8000cd8:	bf00      	nop
 8000cda:	3738      	adds	r7, #56	; 0x38
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd80      	pop	{r7, pc}
 8000ce0:	40002800 	.word	0x40002800

08000ce4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b094      	sub	sp, #80	; 0x50
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cec:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	601a      	str	r2, [r3, #0]
 8000cf4:	605a      	str	r2, [r3, #4]
 8000cf6:	609a      	str	r2, [r3, #8]
 8000cf8:	60da      	str	r2, [r3, #12]
 8000cfa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000cfc:	f107 030c 	add.w	r3, r7, #12
 8000d00:	2230      	movs	r2, #48	; 0x30
 8000d02:	2100      	movs	r1, #0
 8000d04:	4618      	mov	r0, r3
 8000d06:	f007 fd91 	bl	800882c <memset>
  if(huart->Instance==USART1)
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	4a1b      	ldr	r2, [pc, #108]	; (8000d7c <HAL_UART_MspInit+0x98>)
 8000d10:	4293      	cmp	r3, r2
 8000d12:	d12e      	bne.n	8000d72 <HAL_UART_MspInit+0x8e>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000d14:	2301      	movs	r3, #1
 8000d16:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	613b      	str	r3, [r7, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d1c:	f107 030c 	add.w	r3, r7, #12
 8000d20:	4618      	mov	r0, r3
 8000d22:	f002 f8f4 	bl	8002f0e <HAL_RCCEx_PeriphCLKConfig>
 8000d26:	4603      	mov	r3, r0
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d001      	beq.n	8000d30 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000d2c:	f7ff ff46 	bl	8000bbc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000d30:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8000d34:	f7ff ff8a 	bl	8000c4c <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d38:	2001      	movs	r0, #1
 8000d3a:	f7ff ff55 	bl	8000be8 <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8000d3e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000d42:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d44:	2302      	movs	r3, #2
 8000d46:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000d50:	2307      	movs	r3, #7
 8000d52:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d54:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000d58:	4619      	mov	r1, r3
 8000d5a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d5e:	f000 fcbf 	bl	80016e0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 6, 0);
 8000d62:	2200      	movs	r2, #0
 8000d64:	2106      	movs	r1, #6
 8000d66:	2024      	movs	r0, #36	; 0x24
 8000d68:	f000 fbd4 	bl	8001514 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000d6c:	2024      	movs	r0, #36	; 0x24
 8000d6e:	f000 fbeb 	bl	8001548 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000d72:	bf00      	nop
 8000d74:	3750      	adds	r7, #80	; 0x50
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}
 8000d7a:	bf00      	nop
 8000d7c:	40013800 	.word	0x40013800

08000d80 <LL_APB2_GRP1_EnableClock>:
{
 8000d80:	b480      	push	{r7}
 8000d82:	b085      	sub	sp, #20
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8000d88:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000d8c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000d8e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	4313      	orrs	r3, r2
 8000d96:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000d98:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000d9c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	4013      	ands	r3, r2
 8000da2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000da4:	68fb      	ldr	r3, [r7, #12]
}
 8000da6:	bf00      	nop
 8000da8:	3714      	adds	r7, #20
 8000daa:	46bd      	mov	sp, r7
 8000dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db0:	4770      	bx	lr
	...

08000db4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b08c      	sub	sp, #48	; 0x30
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	6879      	ldr	r1, [r7, #4]
 8000dc8:	2019      	movs	r0, #25
 8000dca:	f000 fba3 	bl	8001514 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8000dce:	2019      	movs	r0, #25
 8000dd0:	f000 fbba 	bl	8001548 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000dd4:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8000dd8:	f7ff ffd2 	bl	8000d80 <LL_APB2_GRP1_EnableClock>

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000ddc:	f107 0208 	add.w	r2, r7, #8
 8000de0:	f107 030c 	add.w	r3, r7, #12
 8000de4:	4611      	mov	r1, r2
 8000de6:	4618      	mov	r0, r3
 8000de8:	f001 fe7a 	bl	8002ae0 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000dec:	f001 fe62 	bl	8002ab4 <HAL_RCC_GetPCLK2Freq>
 8000df0:	62f8      	str	r0, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000df2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000df4:	4a12      	ldr	r2, [pc, #72]	; (8000e40 <HAL_InitTick+0x8c>)
 8000df6:	fba2 2303 	umull	r2, r3, r2, r3
 8000dfa:	0c9b      	lsrs	r3, r3, #18
 8000dfc:	3b01      	subs	r3, #1
 8000dfe:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000e00:	4b10      	ldr	r3, [pc, #64]	; (8000e44 <HAL_InitTick+0x90>)
 8000e02:	4a11      	ldr	r2, [pc, #68]	; (8000e48 <HAL_InitTick+0x94>)
 8000e04:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000e06:	4b0f      	ldr	r3, [pc, #60]	; (8000e44 <HAL_InitTick+0x90>)
 8000e08:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000e0c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000e0e:	4a0d      	ldr	r2, [pc, #52]	; (8000e44 <HAL_InitTick+0x90>)
 8000e10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e12:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000e14:	4b0b      	ldr	r3, [pc, #44]	; (8000e44 <HAL_InitTick+0x90>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e1a:	4b0a      	ldr	r3, [pc, #40]	; (8000e44 <HAL_InitTick+0x90>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000e20:	4808      	ldr	r0, [pc, #32]	; (8000e44 <HAL_InitTick+0x90>)
 8000e22:	f002 fa71 	bl	8003308 <HAL_TIM_Base_Init>
 8000e26:	4603      	mov	r3, r0
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d104      	bne.n	8000e36 <HAL_InitTick+0x82>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8000e2c:	4805      	ldr	r0, [pc, #20]	; (8000e44 <HAL_InitTick+0x90>)
 8000e2e:	f002 facd 	bl	80033cc <HAL_TIM_Base_Start_IT>
 8000e32:	4603      	mov	r3, r0
 8000e34:	e000      	b.n	8000e38 <HAL_InitTick+0x84>
  }

  /* Return function status */
  return HAL_ERROR;
 8000e36:	2301      	movs	r3, #1
}
 8000e38:	4618      	mov	r0, r3
 8000e3a:	3730      	adds	r7, #48	; 0x30
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bd80      	pop	{r7, pc}
 8000e40:	431bde83 	.word	0x431bde83
 8000e44:	20000128 	.word	0x20000128
 8000e48:	40012c00 	.word	0x40012c00

08000e4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e50:	e7fe      	b.n	8000e50 <NMI_Handler+0x4>

08000e52 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e52:	b480      	push	{r7}
 8000e54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e56:	e7fe      	b.n	8000e56 <HardFault_Handler+0x4>

08000e58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e5c:	e7fe      	b.n	8000e5c <MemManage_Handler+0x4>

08000e5e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e5e:	b480      	push	{r7}
 8000e60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e62:	e7fe      	b.n	8000e62 <BusFault_Handler+0x4>

08000e64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e64:	b480      	push	{r7}
 8000e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e68:	e7fe      	b.n	8000e68 <UsageFault_Handler+0x4>

08000e6a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e6a:	b480      	push	{r7}
 8000e6c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e6e:	bf00      	nop
 8000e70:	46bd      	mov	sp, r7
 8000e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e76:	4770      	bx	lr

08000e78 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 Update Interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000e7c:	4802      	ldr	r0, [pc, #8]	; (8000e88 <TIM1_UP_IRQHandler+0x10>)
 8000e7e:	f002 faf3 	bl	8003468 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8000e82:	bf00      	nop
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	bf00      	nop
 8000e88:	20000128 	.word	0x20000128

08000e8c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000e90:	4802      	ldr	r0, [pc, #8]	; (8000e9c <USART1_IRQHandler+0x10>)
 8000e92:	f002 fde9 	bl	8003a68 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000e96:	bf00      	nop
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	20000068 	.word	0x20000068

08000ea0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8000ea4:	4b22      	ldr	r3, [pc, #136]	; (8000f30 <SystemInit+0x90>)
 8000ea6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000eaa:	4a21      	ldr	r2, [pc, #132]	; (8000f30 <SystemInit+0x90>)
 8000eac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000eb0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000eb4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000ebe:	f043 0301 	orr.w	r3, r3, #1
 8000ec2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8000ec4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000ec8:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8000ecc:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8000ece:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000ed2:	681a      	ldr	r2, [r3, #0]
 8000ed4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000ed8:	4b16      	ldr	r3, [pc, #88]	; (8000f34 <SystemInit+0x94>)
 8000eda:	4013      	ands	r3, r2
 8000edc:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8000ede:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000ee2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000ee6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000eea:	f023 0305 	bic.w	r3, r3, #5
 8000eee:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8000ef2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000ef6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8000efa:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000efe:	f023 0301 	bic.w	r3, r3, #1
 8000f02:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8000f06:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000f0a:	4a0b      	ldr	r2, [pc, #44]	; (8000f38 <SystemInit+0x98>)
 8000f0c:	60da      	str	r2, [r3, #12]
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000f0e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000f18:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f1c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000f1e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000f22:	2200      	movs	r2, #0
 8000f24:	619a      	str	r2, [r3, #24]
}
 8000f26:	bf00      	nop
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2e:	4770      	bx	lr
 8000f30:	e000ed00 	.word	0xe000ed00
 8000f34:	faf6fefb 	.word	0xfaf6fefb
 8000f38:	22041000 	.word	0x22041000

08000f3c <menuTask>:
State_t currentProgramState = sMainMenu;

const char* invalid_message = "~~Invalid Message~~\n";

void menuTask(void* parameters)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b088      	sub	sp, #32
 8000f40:	af02      	add	r7, sp, #8
 8000f42:	6078      	str	r0, [r7, #4]
	uint32_t command_adr;
	Command_t* command;

	int8_t option;

	const char* entry_message = "=====================\n"
 8000f44:	4b31      	ldr	r3, [pc, #196]	; (800100c <menuTask+0xd0>)
 8000f46:	60bb      	str	r3, [r7, #8]
									"DATE & TIME	--->  1\n"
									"EXIT	--->  2\n"
									"ENTER YOUR CHOICE HERE... :\n ";
	while(1)
	{
		xQueueSend(hPrintQueue,&entry_message,portMAX_DELAY);
 8000f48:	4b31      	ldr	r3, [pc, #196]	; (8001010 <menuTask+0xd4>)
 8000f4a:	6818      	ldr	r0, [r3, #0]
 8000f4c:	f107 0108 	add.w	r1, r7, #8
 8000f50:	2300      	movs	r3, #0
 8000f52:	f04f 32ff 	mov.w	r2, #4294967295
 8000f56:	f004 fe4d 	bl	8005bf4 <xQueueGenericSend>
		xTaskNotifyWait(0,0,&command_adr,portMAX_DELAY);
 8000f5a:	f107 030c 	add.w	r3, r7, #12
 8000f5e:	f04f 32ff 	mov.w	r2, #4294967295
 8000f62:	9200      	str	r2, [sp, #0]
 8000f64:	2200      	movs	r2, #0
 8000f66:	2100      	movs	r1, #0
 8000f68:	2000      	movs	r0, #0
 8000f6a:	f006 f8f7 	bl	800715c <xTaskGenericNotifyWait>

		// Wait for menu commands
		command = (Command_t*)command_adr;
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	617b      	str	r3, [r7, #20]
		if(command -> len == 1)
 8000f72:	697b      	ldr	r3, [r7, #20]
 8000f74:	7a9b      	ldrb	r3, [r3, #10]
 8000f76:	2b01      	cmp	r3, #1
 8000f78:	d133      	bne.n	8000fe2 <menuTask+0xa6>
		{
			// Converting ASCII to number by subtracting 48
			option = command->payload[0] - 48;
 8000f7a:	697b      	ldr	r3, [r7, #20]
 8000f7c:	781b      	ldrb	r3, [r3, #0]
 8000f7e:	3b30      	subs	r3, #48	; 0x30
 8000f80:	b2db      	uxtb	r3, r3
 8000f82:	74fb      	strb	r3, [r7, #19]

			switch(option)
 8000f84:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8000f88:	2b02      	cmp	r3, #2
 8000f8a:	d033      	beq.n	8000ff4 <menuTask+0xb8>
 8000f8c:	2b02      	cmp	r3, #2
 8000f8e:	dc1e      	bgt.n	8000fce <menuTask+0x92>
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d002      	beq.n	8000f9a <menuTask+0x5e>
 8000f94:	2b01      	cmp	r3, #1
 8000f96:	d00d      	beq.n	8000fb4 <menuTask+0x78>
 8000f98:	e019      	b.n	8000fce <menuTask+0x92>
			{
			case LED_EFFECT:
				currentProgramState = sLedEffect;
 8000f9a:	4b1e      	ldr	r3, [pc, #120]	; (8001014 <menuTask+0xd8>)
 8000f9c:	2201      	movs	r2, #1
 8000f9e:	701a      	strb	r2, [r3, #0]
				xTaskNotify(hLed,0,eNoAction);
 8000fa0:	4b1d      	ldr	r3, [pc, #116]	; (8001018 <menuTask+0xdc>)
 8000fa2:	6818      	ldr	r0, [r3, #0]
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	9300      	str	r3, [sp, #0]
 8000fa8:	2300      	movs	r3, #0
 8000faa:	2200      	movs	r2, #0
 8000fac:	2100      	movs	r1, #0
 8000fae:	f006 f959 	bl	8007264 <xTaskGenericNotify>
				break;
 8000fb2:	e020      	b.n	8000ff6 <menuTask+0xba>
			case DATE_TIME:
				currentProgramState = sRtcMenu;
 8000fb4:	4b17      	ldr	r3, [pc, #92]	; (8001014 <menuTask+0xd8>)
 8000fb6:	2202      	movs	r2, #2
 8000fb8:	701a      	strb	r2, [r3, #0]
				xTaskNotify(hRTC,0,eNoAction);
 8000fba:	4b18      	ldr	r3, [pc, #96]	; (800101c <menuTask+0xe0>)
 8000fbc:	6818      	ldr	r0, [r3, #0]
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	9300      	str	r3, [sp, #0]
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	2100      	movs	r1, #0
 8000fc8:	f006 f94c 	bl	8007264 <xTaskGenericNotify>
				break;
 8000fcc:	e013      	b.n	8000ff6 <menuTask+0xba>
			case EXIT_MENU:
				/* Todo: implement exit */
				break;
			default:
				xQueueSend(hPrintQueue,&entry_message,portMAX_DELAY);
 8000fce:	4b10      	ldr	r3, [pc, #64]	; (8001010 <menuTask+0xd4>)
 8000fd0:	6818      	ldr	r0, [r3, #0]
 8000fd2:	f107 0108 	add.w	r1, r7, #8
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	f04f 32ff 	mov.w	r2, #4294967295
 8000fdc:	f004 fe0a 	bl	8005bf4 <xQueueGenericSend>
				continue;
 8000fe0:	e012      	b.n	8001008 <menuTask+0xcc>
			}
		}
		else
		{
			// Invalid entry
			xQueueSend(hPrintQueue,&invalid_message,portMAX_DELAY);
 8000fe2:	4b0b      	ldr	r3, [pc, #44]	; (8001010 <menuTask+0xd4>)
 8000fe4:	6818      	ldr	r0, [r3, #0]
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	f04f 32ff 	mov.w	r2, #4294967295
 8000fec:	490c      	ldr	r1, [pc, #48]	; (8001020 <menuTask+0xe4>)
 8000fee:	f004 fe01 	bl	8005bf4 <xQueueGenericSend>
			continue;
 8000ff2:	e009      	b.n	8001008 <menuTask+0xcc>
				break;
 8000ff4:	bf00      	nop
		}

		// Wait to run again when some other task notifies menu task.
		xTaskNotifyWait(0,0,NULL,portMAX_DELAY);
 8000ff6:	f04f 33ff 	mov.w	r3, #4294967295
 8000ffa:	9300      	str	r3, [sp, #0]
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	2200      	movs	r2, #0
 8001000:	2100      	movs	r1, #0
 8001002:	2000      	movs	r0, #0
 8001004:	f006 f8aa 	bl	800715c <xTaskGenericNotifyWait>
		xQueueSend(hPrintQueue,&entry_message,portMAX_DELAY);
 8001008:	e79e      	b.n	8000f48 <menuTask+0xc>
 800100a:	bf00      	nop
 800100c:	080088d4 	.word	0x080088d4
 8001010:	20000114 	.word	0x20000114
 8001014:	20000174 	.word	0x20000174
 8001018:	20000100 	.word	0x20000100
 800101c:	20000104 	.word	0x20000104
 8001020:	20000014 	.word	0x20000014

08001024 <ledTask>:
	} // End of while loop

}

void ledTask(void* parameters)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b088      	sub	sp, #32
 8001028:	af02      	add	r7, sp, #8
 800102a:	6078      	str	r0, [r7, #4]
	uint32_t command_adr;
	Command_t* command;

	const char* led_message = 	"=====================\n"
 800102c:	4b3a      	ldr	r3, [pc, #232]	; (8001118 <ledTask+0xf4>)
 800102e:	60fb      	str	r3, [r7, #12]
								"OPTIONS: Please type none, e1, e2 or e3.\n"
								"ENTER YOUR CHOICE HERE... :\n ";
	while(1)
	{
		/* Wait for notification */
		xTaskNotifyWait(0,0,NULL,portMAX_DELAY);
 8001030:	f04f 33ff 	mov.w	r3, #4294967295
 8001034:	9300      	str	r3, [sp, #0]
 8001036:	2300      	movs	r3, #0
 8001038:	2200      	movs	r2, #0
 800103a:	2100      	movs	r1, #0
 800103c:	2000      	movs	r0, #0
 800103e:	f006 f88d 	bl	800715c <xTaskGenericNotifyWait>

		/* Print LED menu */
		xQueueSend(hPrintQueue,&led_message,portMAX_DELAY);
 8001042:	4b36      	ldr	r3, [pc, #216]	; (800111c <ledTask+0xf8>)
 8001044:	6818      	ldr	r0, [r3, #0]
 8001046:	f107 010c 	add.w	r1, r7, #12
 800104a:	2300      	movs	r3, #0
 800104c:	f04f 32ff 	mov.w	r2, #4294967295
 8001050:	f004 fdd0 	bl	8005bf4 <xQueueGenericSend>

		/* Wait for LED commands */
		xTaskNotifyWait(0,0,&command_adr,portMAX_DELAY);
 8001054:	f107 0310 	add.w	r3, r7, #16
 8001058:	f04f 32ff 	mov.w	r2, #4294967295
 800105c:	9200      	str	r2, [sp, #0]
 800105e:	2200      	movs	r2, #0
 8001060:	2100      	movs	r1, #0
 8001062:	2000      	movs	r0, #0
 8001064:	f006 f87a 	bl	800715c <xTaskGenericNotifyWait>

		command = (Command_t*)command_adr;
 8001068:	693b      	ldr	r3, [r7, #16]
 800106a:	617b      	str	r3, [r7, #20]

		if( (command->len) <= 4)
 800106c:	697b      	ldr	r3, [r7, #20]
 800106e:	7a9b      	ldrb	r3, [r3, #10]
 8001070:	2b04      	cmp	r3, #4
 8001072:	d83b      	bhi.n	80010ec <ledTask+0xc8>
		{
			if(! strncmp((char*)command->payload, "none", strlen("none")) )
 8001074:	697b      	ldr	r3, [r7, #20]
 8001076:	2204      	movs	r2, #4
 8001078:	4929      	ldr	r1, [pc, #164]	; (8001120 <ledTask+0xfc>)
 800107a:	4618      	mov	r0, r3
 800107c:	f007 fbde 	bl	800883c <strncmp>
 8001080:	4603      	mov	r3, r0
 8001082:	2b00      	cmp	r3, #0
 8001084:	d102      	bne.n	800108c <ledTask+0x68>
				LedEffectStop();
 8001086:	f7ff fa23 	bl	80004d0 <LedEffectStop>
 800108a:	e037      	b.n	80010fc <ledTask+0xd8>
			else if(! strncmp((char*)command->payload, "e1", strlen("e1")) )
 800108c:	697b      	ldr	r3, [r7, #20]
 800108e:	2202      	movs	r2, #2
 8001090:	4924      	ldr	r1, [pc, #144]	; (8001124 <ledTask+0x100>)
 8001092:	4618      	mov	r0, r3
 8001094:	f007 fbd2 	bl	800883c <strncmp>
 8001098:	4603      	mov	r3, r0
 800109a:	2b00      	cmp	r3, #0
 800109c:	d103      	bne.n	80010a6 <ledTask+0x82>
				LedStartTimer(1);
 800109e:	2001      	movs	r0, #1
 80010a0:	f7ff f9f8 	bl	8000494 <LedStartTimer>
 80010a4:	e02a      	b.n	80010fc <ledTask+0xd8>
			else if(! strncmp((char*)command->payload, "e2", strlen("e2")) )
 80010a6:	697b      	ldr	r3, [r7, #20]
 80010a8:	2202      	movs	r2, #2
 80010aa:	491f      	ldr	r1, [pc, #124]	; (8001128 <ledTask+0x104>)
 80010ac:	4618      	mov	r0, r3
 80010ae:	f007 fbc5 	bl	800883c <strncmp>
 80010b2:	4603      	mov	r3, r0
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d103      	bne.n	80010c0 <ledTask+0x9c>
				LedStartTimer(2);
 80010b8:	2002      	movs	r0, #2
 80010ba:	f7ff f9eb 	bl	8000494 <LedStartTimer>
 80010be:	e01d      	b.n	80010fc <ledTask+0xd8>
			else if(! strncmp((char*)command->payload, "e3", strlen("e3")) )
 80010c0:	697b      	ldr	r3, [r7, #20]
 80010c2:	2202      	movs	r2, #2
 80010c4:	4919      	ldr	r1, [pc, #100]	; (800112c <ledTask+0x108>)
 80010c6:	4618      	mov	r0, r3
 80010c8:	f007 fbb8 	bl	800883c <strncmp>
 80010cc:	4603      	mov	r3, r0
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d103      	bne.n	80010da <ledTask+0xb6>
				LedStartTimer(3);
 80010d2:	2003      	movs	r0, #3
 80010d4:	f7ff f9de 	bl	8000494 <LedStartTimer>
 80010d8:	e010      	b.n	80010fc <ledTask+0xd8>
			else
				// Print invalid message
				xQueueSend(hPrintQueue,&invalid_message,portMAX_DELAY);
 80010da:	4b10      	ldr	r3, [pc, #64]	; (800111c <ledTask+0xf8>)
 80010dc:	6818      	ldr	r0, [r3, #0]
 80010de:	2300      	movs	r3, #0
 80010e0:	f04f 32ff 	mov.w	r2, #4294967295
 80010e4:	4912      	ldr	r1, [pc, #72]	; (8001130 <ledTask+0x10c>)
 80010e6:	f004 fd85 	bl	8005bf4 <xQueueGenericSend>
 80010ea:	e007      	b.n	80010fc <ledTask+0xd8>
		}
		else
			// Print invalid message
			xQueueSend(hPrintQueue,&invalid_message,portMAX_DELAY);
 80010ec:	4b0b      	ldr	r3, [pc, #44]	; (800111c <ledTask+0xf8>)
 80010ee:	6818      	ldr	r0, [r3, #0]
 80010f0:	2300      	movs	r3, #0
 80010f2:	f04f 32ff 	mov.w	r2, #4294967295
 80010f6:	490e      	ldr	r1, [pc, #56]	; (8001130 <ledTask+0x10c>)
 80010f8:	f004 fd7c 	bl	8005bf4 <xQueueGenericSend>

		// Update the state variable
		currentProgramState = sMainMenu;
 80010fc:	4b0d      	ldr	r3, [pc, #52]	; (8001134 <ledTask+0x110>)
 80010fe:	2200      	movs	r2, #0
 8001100:	701a      	strb	r2, [r3, #0]

		// Notify menu task
		xTaskNotify(hMenu,0,eNoAction);
 8001102:	4b0d      	ldr	r3, [pc, #52]	; (8001138 <ledTask+0x114>)
 8001104:	6818      	ldr	r0, [r3, #0]
 8001106:	2300      	movs	r3, #0
 8001108:	9300      	str	r3, [sp, #0]
 800110a:	2300      	movs	r3, #0
 800110c:	2200      	movs	r2, #0
 800110e:	2100      	movs	r1, #0
 8001110:	f006 f8a8 	bl	8007264 <xTaskGenericNotify>
		xTaskNotifyWait(0,0,NULL,portMAX_DELAY);
 8001114:	e78c      	b.n	8001030 <ledTask+0xc>
 8001116:	bf00      	nop
 8001118:	08008960 	.word	0x08008960
 800111c:	20000114 	.word	0x20000114
 8001120:	080089e4 	.word	0x080089e4
 8001124:	080089ec 	.word	0x080089ec
 8001128:	080089f0 	.word	0x080089f0
 800112c:	080089f4 	.word	0x080089f4
 8001130:	20000014 	.word	0x20000014
 8001134:	20000174 	.word	0x20000174
 8001138:	200000fc 	.word	0x200000fc

0800113c <printTask>:

	}
}

void printTask(void* parameters)
{
 800113c:	b590      	push	{r4, r7, lr}
 800113e:	b085      	sub	sp, #20
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
	uint32_t* message;
	while(1)
	{
		xQueueReceive(hPrintQueue, &message, portMAX_DELAY);
 8001144:	4b0b      	ldr	r3, [pc, #44]	; (8001174 <printTask+0x38>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	f107 010c 	add.w	r1, r7, #12
 800114c:	f04f 32ff 	mov.w	r2, #4294967295
 8001150:	4618      	mov	r0, r3
 8001152:	f004 fef7 	bl	8005f44 <xQueueReceive>
		HAL_UART_Transmit(&huart1, (uint8_t*)message, strlen((char*)message), HAL_MAX_DELAY);
 8001156:	68fc      	ldr	r4, [r7, #12]
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	4618      	mov	r0, r3
 800115c:	f7ff f810 	bl	8000180 <strlen>
 8001160:	4603      	mov	r3, r0
 8001162:	b29a      	uxth	r2, r3
 8001164:	f04f 33ff 	mov.w	r3, #4294967295
 8001168:	4621      	mov	r1, r4
 800116a:	4803      	ldr	r0, [pc, #12]	; (8001178 <printTask+0x3c>)
 800116c:	f002 fba2 	bl	80038b4 <HAL_UART_Transmit>
		xQueueReceive(hPrintQueue, &message, portMAX_DELAY);
 8001170:	e7e8      	b.n	8001144 <printTask+0x8>
 8001172:	bf00      	nop
 8001174:	20000114 	.word	0x20000114
 8001178:	20000068 	.word	0x20000068

0800117c <commandTask>:
	}
}

 void commandTask(void* parameters)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b088      	sub	sp, #32
 8001180:	af02      	add	r7, sp, #8
 8001182:	6078      	str	r0, [r7, #4]
	 //const TickType_t xFrequency = pdMS_TO_TICKS(1000);
	 Command_t command;
		while(1)
		{
			/* Implement notify wait */
			status = xTaskNotifyWait(0,0,NULL,portMAX_DELAY);
 8001184:	f04f 33ff 	mov.w	r3, #4294967295
 8001188:	9300      	str	r3, [sp, #0]
 800118a:	2300      	movs	r3, #0
 800118c:	2200      	movs	r2, #0
 800118e:	2100      	movs	r1, #0
 8001190:	2000      	movs	r0, #0
 8001192:	f005 ffe3 	bl	800715c <xTaskGenericNotifyWait>
 8001196:	6178      	str	r0, [r7, #20]
			if(status == pdTRUE)
 8001198:	697b      	ldr	r3, [r7, #20]
 800119a:	2b01      	cmp	r3, #1
 800119c:	d1f2      	bne.n	8001184 <commandTask+0x8>
			{
				/* Process the user data(command) stored in input data queue */
				/* Notify the command to relevant task */
				processCommand(&command);
 800119e:	f107 0308 	add.w	r3, r7, #8
 80011a2:	4618      	mov	r0, r3
 80011a4:	f000 f802 	bl	80011ac <processCommand>
			status = xTaskNotifyWait(0,0,NULL,portMAX_DELAY);
 80011a8:	e7ec      	b.n	8001184 <commandTask+0x8>
	...

080011ac <processCommand>:
/* The notification value of the target task is
 * unconditionally set to ulValue when eSetValueWithOverwrite
 * is used.   */

 void processCommand(Command_t* command)
 {
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b084      	sub	sp, #16
 80011b0:	af02      	add	r7, sp, #8
 80011b2:	6078      	str	r0, [r7, #4]
	 /* Extract the data bytes from the input data queue and form a command */
	 extract_command(command);
 80011b4:	6878      	ldr	r0, [r7, #4]
 80011b6:	f000 f835 	bl	8001224 <extract_command>

	 switch(currentProgramState)
 80011ba:	4b16      	ldr	r3, [pc, #88]	; (8001214 <processCommand+0x68>)
 80011bc:	781b      	ldrb	r3, [r3, #0]
 80011be:	2b05      	cmp	r3, #5
 80011c0:	dc24      	bgt.n	800120c <processCommand+0x60>
 80011c2:	2b02      	cmp	r3, #2
 80011c4:	da18      	bge.n	80011f8 <processCommand+0x4c>
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d002      	beq.n	80011d0 <processCommand+0x24>
 80011ca:	2b01      	cmp	r3, #1
 80011cc:	d00a      	beq.n	80011e4 <processCommand+0x38>
		 /* Notify RTC task with the command */
		 xTaskNotify(hRTC, (uint32_t)command, eSetValueWithOverwrite);
		 break;

	 }
 }
 80011ce:	e01d      	b.n	800120c <processCommand+0x60>
		 xTaskNotify(hMenu, (uint32_t)command, eSetValueWithOverwrite);
 80011d0:	4b11      	ldr	r3, [pc, #68]	; (8001218 <processCommand+0x6c>)
 80011d2:	6818      	ldr	r0, [r3, #0]
 80011d4:	687a      	ldr	r2, [r7, #4]
 80011d6:	2300      	movs	r3, #0
 80011d8:	9300      	str	r3, [sp, #0]
 80011da:	2303      	movs	r3, #3
 80011dc:	2100      	movs	r1, #0
 80011de:	f006 f841 	bl	8007264 <xTaskGenericNotify>
		 break;
 80011e2:	e013      	b.n	800120c <processCommand+0x60>
		 xTaskNotify(hLed, (uint32_t)command, eSetValueWithOverwrite);
 80011e4:	4b0d      	ldr	r3, [pc, #52]	; (800121c <processCommand+0x70>)
 80011e6:	6818      	ldr	r0, [r3, #0]
 80011e8:	687a      	ldr	r2, [r7, #4]
 80011ea:	2300      	movs	r3, #0
 80011ec:	9300      	str	r3, [sp, #0]
 80011ee:	2303      	movs	r3, #3
 80011f0:	2100      	movs	r1, #0
 80011f2:	f006 f837 	bl	8007264 <xTaskGenericNotify>
		 break;
 80011f6:	e009      	b.n	800120c <processCommand+0x60>
		 xTaskNotify(hRTC, (uint32_t)command, eSetValueWithOverwrite);
 80011f8:	4b09      	ldr	r3, [pc, #36]	; (8001220 <processCommand+0x74>)
 80011fa:	6818      	ldr	r0, [r3, #0]
 80011fc:	687a      	ldr	r2, [r7, #4]
 80011fe:	2300      	movs	r3, #0
 8001200:	9300      	str	r3, [sp, #0]
 8001202:	2303      	movs	r3, #3
 8001204:	2100      	movs	r1, #0
 8001206:	f006 f82d 	bl	8007264 <xTaskGenericNotify>
		 break;
 800120a:	bf00      	nop
 }
 800120c:	bf00      	nop
 800120e:	3708      	adds	r7, #8
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	20000174 	.word	0x20000174
 8001218:	200000fc 	.word	0x200000fc
 800121c:	20000100 	.word	0x20000100
 8001220:	20000104 	.word	0x20000104

08001224 <extract_command>:

 int extract_command(Command_t* command)
 {
 8001224:	b580      	push	{r7, lr}
 8001226:	b086      	sub	sp, #24
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
	 uint8_t item;
	 BaseType_t status;

	 // Return the number of messages stored in a queue.
	 status = uxQueueMessagesWaiting(hInputDataQueue);
 800122c:	4b19      	ldr	r3, [pc, #100]	; (8001294 <extract_command+0x70>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4618      	mov	r0, r3
 8001232:	f004 fff6 	bl	8006222 <uxQueueMessagesWaiting>
 8001236:	4603      	mov	r3, r0
 8001238:	613b      	str	r3, [r7, #16]
	 if(!status) return -1;
 800123a:	693b      	ldr	r3, [r7, #16]
 800123c:	2b00      	cmp	r3, #0
 800123e:	d102      	bne.n	8001246 <extract_command+0x22>
 8001240:	f04f 33ff 	mov.w	r3, #4294967295
 8001244:	e022      	b.n	800128c <extract_command+0x68>

	 uint8_t i = 0;
 8001246:	2300      	movs	r3, #0
 8001248:	75fb      	strb	r3, [r7, #23]
	 do
	 {
		 // Received item into the hInputDataQueue will be copied to item buffer.
		 status = xQueueReceive(hInputDataQueue, (void*)&item, 0);
 800124a:	4b12      	ldr	r3, [pc, #72]	; (8001294 <extract_command+0x70>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	f107 010f 	add.w	r1, r7, #15
 8001252:	2200      	movs	r2, #0
 8001254:	4618      	mov	r0, r3
 8001256:	f004 fe75 	bl	8005f44 <xQueueReceive>
 800125a:	6138      	str	r0, [r7, #16]
		 if(status == pdTRUE) command -> payload[i++] = item;
 800125c:	693b      	ldr	r3, [r7, #16]
 800125e:	2b01      	cmp	r3, #1
 8001260:	d106      	bne.n	8001270 <extract_command+0x4c>
 8001262:	7dfb      	ldrb	r3, [r7, #23]
 8001264:	1c5a      	adds	r2, r3, #1
 8001266:	75fa      	strb	r2, [r7, #23]
 8001268:	461a      	mov	r2, r3
 800126a:	7bf9      	ldrb	r1, [r7, #15]
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	5499      	strb	r1, [r3, r2]
	 }while(item != '\n');
 8001270:	7bfb      	ldrb	r3, [r7, #15]
 8001272:	2b0a      	cmp	r3, #10
 8001274:	d1e9      	bne.n	800124a <extract_command+0x26>

	 command -> payload[i-1] = '\0';
 8001276:	7dfb      	ldrb	r3, [r7, #23]
 8001278:	3b01      	subs	r3, #1
 800127a:	687a      	ldr	r2, [r7, #4]
 800127c:	2100      	movs	r1, #0
 800127e:	54d1      	strb	r1, [r2, r3]
	 command -> len = i-1; /* Save length of the command excluding null char */
 8001280:	7dfb      	ldrb	r3, [r7, #23]
 8001282:	3b01      	subs	r3, #1
 8001284:	b2da      	uxtb	r2, r3
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	729a      	strb	r2, [r3, #10]

	 return 0;
 800128a:	2300      	movs	r3, #0
 }
 800128c:	4618      	mov	r0, r3
 800128e:	3718      	adds	r7, #24
 8001290:	46bd      	mov	sp, r7
 8001292:	bd80      	pop	{r7, pc}
 8001294:	20000110 	.word	0x20000110

08001298 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8001298:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800129a:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800129c:	3304      	adds	r3, #4

0800129e <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800129e:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012a0:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 80012a2:	d3f9      	bcc.n	8001298 <CopyDataInit>
  bx lr
 80012a4:	4770      	bx	lr

080012a6 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 80012a6:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 80012a8:	3004      	adds	r0, #4

080012aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 80012aa:	4288      	cmp	r0, r1
  bcc FillZerobss
 80012ac:	d3fb      	bcc.n	80012a6 <FillZerobss>
  bx lr
 80012ae:	4770      	bx	lr

080012b0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80012b0:	480c      	ldr	r0, [pc, #48]	; (80012e4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80012b2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80012b4:	f7ff fdf4 	bl	8000ea0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 80012b8:	480b      	ldr	r0, [pc, #44]	; (80012e8 <LoopForever+0x6>)
 80012ba:	490c      	ldr	r1, [pc, #48]	; (80012ec <LoopForever+0xa>)
 80012bc:	4a0c      	ldr	r2, [pc, #48]	; (80012f0 <LoopForever+0xe>)
 80012be:	2300      	movs	r3, #0
 80012c0:	f7ff ffed 	bl	800129e <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 80012c4:	480b      	ldr	r0, [pc, #44]	; (80012f4 <LoopForever+0x12>)
 80012c6:	490c      	ldr	r1, [pc, #48]	; (80012f8 <LoopForever+0x16>)
 80012c8:	4a0c      	ldr	r2, [pc, #48]	; (80012fc <LoopForever+0x1a>)
 80012ca:	2300      	movs	r3, #0
 80012cc:	f7ff ffe7 	bl	800129e <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 80012d0:	480b      	ldr	r0, [pc, #44]	; (8001300 <LoopForever+0x1e>)
 80012d2:	490c      	ldr	r1, [pc, #48]	; (8001304 <LoopForever+0x22>)
 80012d4:	2300      	movs	r3, #0
 80012d6:	f7ff ffe8 	bl	80012aa <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80012da:	f007 fa75 	bl	80087c8 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80012de:	f7ff f9f3 	bl	80006c8 <main>

080012e2 <LoopForever>:

LoopForever:
  b LoopForever
 80012e2:	e7fe      	b.n	80012e2 <LoopForever>
  ldr   r0, =_estack
 80012e4:	20003000 	.word	0x20003000
  INIT_DATA _sdata, _edata, _sidata
 80012e8:	20000008 	.word	0x20000008
 80012ec:	20000028 	.word	0x20000028
 80012f0:	08008b08 	.word	0x08008b08
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 80012f4:	20030000 	.word	0x20030000
 80012f8:	20030000 	.word	0x20030000
 80012fc:	08008b28 	.word	0x08008b28
  INIT_BSS _sbss, _ebss
 8001300:	20000028 	.word	0x20000028
 8001304:	20002324 	.word	0x20002324

08001308 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001308:	e7fe      	b.n	8001308 <ADC1_IRQHandler>
	...

0800130c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001312:	2300      	movs	r3, #0
 8001314:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001316:	4b0c      	ldr	r3, [pc, #48]	; (8001348 <HAL_Init+0x3c>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	4a0b      	ldr	r2, [pc, #44]	; (8001348 <HAL_Init+0x3c>)
 800131c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001320:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001322:	2003      	movs	r0, #3
 8001324:	f000 f8eb 	bl	80014fe <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001328:	200f      	movs	r0, #15
 800132a:	f7ff fd43 	bl	8000db4 <HAL_InitTick>
 800132e:	4603      	mov	r3, r0
 8001330:	2b00      	cmp	r3, #0
 8001332:	d002      	beq.n	800133a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001334:	2301      	movs	r3, #1
 8001336:	71fb      	strb	r3, [r7, #7]
 8001338:	e001      	b.n	800133e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800133a:	f7ff fca0 	bl	8000c7e <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800133e:	79fb      	ldrb	r3, [r7, #7]
}
 8001340:	4618      	mov	r0, r3
 8001342:	3708      	adds	r7, #8
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}
 8001348:	58004000 	.word	0x58004000

0800134c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800134c:	b480      	push	{r7}
 800134e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001350:	4b06      	ldr	r3, [pc, #24]	; (800136c <HAL_IncTick+0x20>)
 8001352:	781b      	ldrb	r3, [r3, #0]
 8001354:	461a      	mov	r2, r3
 8001356:	4b06      	ldr	r3, [pc, #24]	; (8001370 <HAL_IncTick+0x24>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	4413      	add	r3, r2
 800135c:	4a04      	ldr	r2, [pc, #16]	; (8001370 <HAL_IncTick+0x24>)
 800135e:	6013      	str	r3, [r2, #0]
}
 8001360:	bf00      	nop
 8001362:	46bd      	mov	sp, r7
 8001364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001368:	4770      	bx	lr
 800136a:	bf00      	nop
 800136c:	2000001c 	.word	0x2000001c
 8001370:	20000178 	.word	0x20000178

08001374 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001374:	b480      	push	{r7}
 8001376:	af00      	add	r7, sp, #0
  return uwTick;
 8001378:	4b03      	ldr	r3, [pc, #12]	; (8001388 <HAL_GetTick+0x14>)
 800137a:	681b      	ldr	r3, [r3, #0]
}
 800137c:	4618      	mov	r0, r3
 800137e:	46bd      	mov	sp, r7
 8001380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001384:	4770      	bx	lr
 8001386:	bf00      	nop
 8001388:	20000178 	.word	0x20000178

0800138c <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 800138c:	b480      	push	{r7}
 800138e:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8001390:	4b03      	ldr	r3, [pc, #12]	; (80013a0 <HAL_GetTickPrio+0x14>)
 8001392:	681b      	ldr	r3, [r3, #0]
}
 8001394:	4618      	mov	r0, r3
 8001396:	46bd      	mov	sp, r7
 8001398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139c:	4770      	bx	lr
 800139e:	bf00      	nop
 80013a0:	20000018 	.word	0x20000018

080013a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013a4:	b480      	push	{r7}
 80013a6:	b085      	sub	sp, #20
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	f003 0307 	and.w	r3, r3, #7
 80013b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013b4:	4b0c      	ldr	r3, [pc, #48]	; (80013e8 <__NVIC_SetPriorityGrouping+0x44>)
 80013b6:	68db      	ldr	r3, [r3, #12]
 80013b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013ba:	68ba      	ldr	r2, [r7, #8]
 80013bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80013c0:	4013      	ands	r3, r2
 80013c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013c8:	68bb      	ldr	r3, [r7, #8]
 80013ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80013cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80013d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013d6:	4a04      	ldr	r2, [pc, #16]	; (80013e8 <__NVIC_SetPriorityGrouping+0x44>)
 80013d8:	68bb      	ldr	r3, [r7, #8]
 80013da:	60d3      	str	r3, [r2, #12]
}
 80013dc:	bf00      	nop
 80013de:	3714      	adds	r7, #20
 80013e0:	46bd      	mov	sp, r7
 80013e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e6:	4770      	bx	lr
 80013e8:	e000ed00 	.word	0xe000ed00

080013ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013ec:	b480      	push	{r7}
 80013ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013f0:	4b04      	ldr	r3, [pc, #16]	; (8001404 <__NVIC_GetPriorityGrouping+0x18>)
 80013f2:	68db      	ldr	r3, [r3, #12]
 80013f4:	0a1b      	lsrs	r3, r3, #8
 80013f6:	f003 0307 	and.w	r3, r3, #7
}
 80013fa:	4618      	mov	r0, r3
 80013fc:	46bd      	mov	sp, r7
 80013fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001402:	4770      	bx	lr
 8001404:	e000ed00 	.word	0xe000ed00

08001408 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001408:	b480      	push	{r7}
 800140a:	b083      	sub	sp, #12
 800140c:	af00      	add	r7, sp, #0
 800140e:	4603      	mov	r3, r0
 8001410:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001412:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001416:	2b00      	cmp	r3, #0
 8001418:	db0b      	blt.n	8001432 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800141a:	79fb      	ldrb	r3, [r7, #7]
 800141c:	f003 021f 	and.w	r2, r3, #31
 8001420:	4907      	ldr	r1, [pc, #28]	; (8001440 <__NVIC_EnableIRQ+0x38>)
 8001422:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001426:	095b      	lsrs	r3, r3, #5
 8001428:	2001      	movs	r0, #1
 800142a:	fa00 f202 	lsl.w	r2, r0, r2
 800142e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001432:	bf00      	nop
 8001434:	370c      	adds	r7, #12
 8001436:	46bd      	mov	sp, r7
 8001438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143c:	4770      	bx	lr
 800143e:	bf00      	nop
 8001440:	e000e100 	.word	0xe000e100

08001444 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001444:	b480      	push	{r7}
 8001446:	b083      	sub	sp, #12
 8001448:	af00      	add	r7, sp, #0
 800144a:	4603      	mov	r3, r0
 800144c:	6039      	str	r1, [r7, #0]
 800144e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001450:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001454:	2b00      	cmp	r3, #0
 8001456:	db0a      	blt.n	800146e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	b2da      	uxtb	r2, r3
 800145c:	490c      	ldr	r1, [pc, #48]	; (8001490 <__NVIC_SetPriority+0x4c>)
 800145e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001462:	0112      	lsls	r2, r2, #4
 8001464:	b2d2      	uxtb	r2, r2
 8001466:	440b      	add	r3, r1
 8001468:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800146c:	e00a      	b.n	8001484 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	b2da      	uxtb	r2, r3
 8001472:	4908      	ldr	r1, [pc, #32]	; (8001494 <__NVIC_SetPriority+0x50>)
 8001474:	79fb      	ldrb	r3, [r7, #7]
 8001476:	f003 030f 	and.w	r3, r3, #15
 800147a:	3b04      	subs	r3, #4
 800147c:	0112      	lsls	r2, r2, #4
 800147e:	b2d2      	uxtb	r2, r2
 8001480:	440b      	add	r3, r1
 8001482:	761a      	strb	r2, [r3, #24]
}
 8001484:	bf00      	nop
 8001486:	370c      	adds	r7, #12
 8001488:	46bd      	mov	sp, r7
 800148a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148e:	4770      	bx	lr
 8001490:	e000e100 	.word	0xe000e100
 8001494:	e000ed00 	.word	0xe000ed00

08001498 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001498:	b480      	push	{r7}
 800149a:	b089      	sub	sp, #36	; 0x24
 800149c:	af00      	add	r7, sp, #0
 800149e:	60f8      	str	r0, [r7, #12]
 80014a0:	60b9      	str	r1, [r7, #8]
 80014a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	f003 0307 	and.w	r3, r3, #7
 80014aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014ac:	69fb      	ldr	r3, [r7, #28]
 80014ae:	f1c3 0307 	rsb	r3, r3, #7
 80014b2:	2b04      	cmp	r3, #4
 80014b4:	bf28      	it	cs
 80014b6:	2304      	movcs	r3, #4
 80014b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014ba:	69fb      	ldr	r3, [r7, #28]
 80014bc:	3304      	adds	r3, #4
 80014be:	2b06      	cmp	r3, #6
 80014c0:	d902      	bls.n	80014c8 <NVIC_EncodePriority+0x30>
 80014c2:	69fb      	ldr	r3, [r7, #28]
 80014c4:	3b03      	subs	r3, #3
 80014c6:	e000      	b.n	80014ca <NVIC_EncodePriority+0x32>
 80014c8:	2300      	movs	r3, #0
 80014ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014cc:	f04f 32ff 	mov.w	r2, #4294967295
 80014d0:	69bb      	ldr	r3, [r7, #24]
 80014d2:	fa02 f303 	lsl.w	r3, r2, r3
 80014d6:	43da      	mvns	r2, r3
 80014d8:	68bb      	ldr	r3, [r7, #8]
 80014da:	401a      	ands	r2, r3
 80014dc:	697b      	ldr	r3, [r7, #20]
 80014de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014e0:	f04f 31ff 	mov.w	r1, #4294967295
 80014e4:	697b      	ldr	r3, [r7, #20]
 80014e6:	fa01 f303 	lsl.w	r3, r1, r3
 80014ea:	43d9      	mvns	r1, r3
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014f0:	4313      	orrs	r3, r2
         );
}
 80014f2:	4618      	mov	r0, r3
 80014f4:	3724      	adds	r7, #36	; 0x24
 80014f6:	46bd      	mov	sp, r7
 80014f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fc:	4770      	bx	lr

080014fe <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014fe:	b580      	push	{r7, lr}
 8001500:	b082      	sub	sp, #8
 8001502:	af00      	add	r7, sp, #0
 8001504:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001506:	6878      	ldr	r0, [r7, #4]
 8001508:	f7ff ff4c 	bl	80013a4 <__NVIC_SetPriorityGrouping>
}
 800150c:	bf00      	nop
 800150e:	3708      	adds	r7, #8
 8001510:	46bd      	mov	sp, r7
 8001512:	bd80      	pop	{r7, pc}

08001514 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b086      	sub	sp, #24
 8001518:	af00      	add	r7, sp, #0
 800151a:	4603      	mov	r3, r0
 800151c:	60b9      	str	r1, [r7, #8]
 800151e:	607a      	str	r2, [r7, #4]
 8001520:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001522:	f7ff ff63 	bl	80013ec <__NVIC_GetPriorityGrouping>
 8001526:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001528:	687a      	ldr	r2, [r7, #4]
 800152a:	68b9      	ldr	r1, [r7, #8]
 800152c:	6978      	ldr	r0, [r7, #20]
 800152e:	f7ff ffb3 	bl	8001498 <NVIC_EncodePriority>
 8001532:	4602      	mov	r2, r0
 8001534:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001538:	4611      	mov	r1, r2
 800153a:	4618      	mov	r0, r3
 800153c:	f7ff ff82 	bl	8001444 <__NVIC_SetPriority>
}
 8001540:	bf00      	nop
 8001542:	3718      	adds	r7, #24
 8001544:	46bd      	mov	sp, r7
 8001546:	bd80      	pop	{r7, pc}

08001548 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b082      	sub	sp, #8
 800154c:	af00      	add	r7, sp, #0
 800154e:	4603      	mov	r3, r0
 8001550:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001552:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001556:	4618      	mov	r0, r3
 8001558:	f7ff ff56 	bl	8001408 <__NVIC_EnableIRQ>
}
 800155c:	bf00      	nop
 800155e:	3708      	adds	r7, #8
 8001560:	46bd      	mov	sp, r7
 8001562:	bd80      	pop	{r7, pc}

08001564 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001564:	b480      	push	{r7}
 8001566:	b083      	sub	sp, #12
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]

  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	2b00      	cmp	r3, #0
 8001570:	d101      	bne.n	8001576 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8001572:	2301      	movs	r3, #1
 8001574:	e04f      	b.n	8001616 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800157c:	b2db      	uxtb	r3, r3
 800157e:	2b02      	cmp	r3, #2
 8001580:	d008      	beq.n	8001594 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	2204      	movs	r2, #4
 8001586:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	2200      	movs	r2, #0
 800158c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001590:	2301      	movs	r3, #1
 8001592:	e040      	b.n	8001616 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	681a      	ldr	r2, [r3, #0]
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f022 020e 	bic.w	r2, r2, #14
 80015a2:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80015a8:	681a      	ldr	r2, [r3, #0]
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80015ae:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80015b2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	681a      	ldr	r2, [r3, #0]
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f022 0201 	bic.w	r2, r2, #1
 80015c2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015c8:	f003 021c 	and.w	r2, r3, #28
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015d0:	2101      	movs	r1, #1
 80015d2:	fa01 f202 	lsl.w	r2, r1, r2
 80015d6:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015dc:	687a      	ldr	r2, [r7, #4]
 80015de:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80015e0:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d00c      	beq.n	8001604 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015ee:	681a      	ldr	r2, [r3, #0]
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015f4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80015f8:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015fe:	687a      	ldr	r2, [r7, #4]
 8001600:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8001602:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	2201      	movs	r2, #1
 8001608:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	2200      	movs	r2, #0
 8001610:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }

  return HAL_OK;
 8001614:	2300      	movs	r3, #0
}
 8001616:	4618      	mov	r0, r3
 8001618:	370c      	adds	r7, #12
 800161a:	46bd      	mov	sp, r7
 800161c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001620:	4770      	bx	lr

08001622 <HAL_DMA_Abort_IT>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001622:	b580      	push	{r7, lr}
 8001624:	b084      	sub	sp, #16
 8001626:	af00      	add	r7, sp, #0
 8001628:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800162a:	2300      	movs	r3, #0
 800162c:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001634:	b2db      	uxtb	r3, r3
 8001636:	2b02      	cmp	r3, #2
 8001638:	d005      	beq.n	8001646 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	2204      	movs	r2, #4
 800163e:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001640:	2301      	movs	r3, #1
 8001642:	73fb      	strb	r3, [r7, #15]
 8001644:	e047      	b.n	80016d6 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	681a      	ldr	r2, [r3, #0]
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f022 020e 	bic.w	r2, r2, #14
 8001654:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	681a      	ldr	r2, [r3, #0]
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	f022 0201 	bic.w	r2, r2, #1
 8001664:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800166a:	681a      	ldr	r2, [r3, #0]
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001670:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001674:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800167a:	f003 021c 	and.w	r2, r3, #28
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001682:	2101      	movs	r1, #1
 8001684:	fa01 f202 	lsl.w	r2, r1, r2
 8001688:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800168e:	687a      	ldr	r2, [r7, #4]
 8001690:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001692:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001698:	2b00      	cmp	r3, #0
 800169a:	d00c      	beq.n	80016b6 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016a0:	681a      	ldr	r2, [r3, #0]
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016a6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80016aa:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016b0:	687a      	ldr	r2, [r7, #4]
 80016b2:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80016b4:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	2201      	movs	r2, #1
 80016ba:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	2200      	movs	r2, #0
 80016c2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d003      	beq.n	80016d6 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016d2:	6878      	ldr	r0, [r7, #4]
 80016d4:	4798      	blx	r3
    }
  }
  return status;
 80016d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80016d8:	4618      	mov	r0, r3
 80016da:	3710      	adds	r7, #16
 80016dc:	46bd      	mov	sp, r7
 80016de:	bd80      	pop	{r7, pc}

080016e0 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80016e0:	b480      	push	{r7}
 80016e2:	b087      	sub	sp, #28
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
 80016e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80016ea:	2300      	movs	r3, #0
 80016ec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016ee:	e146      	b.n	800197e <HAL_GPIO_Init+0x29e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	681a      	ldr	r2, [r3, #0]
 80016f4:	2101      	movs	r1, #1
 80016f6:	697b      	ldr	r3, [r7, #20]
 80016f8:	fa01 f303 	lsl.w	r3, r1, r3
 80016fc:	4013      	ands	r3, r2
 80016fe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	2b00      	cmp	r3, #0
 8001704:	f000 8138 	beq.w	8001978 <HAL_GPIO_Init+0x298>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	685b      	ldr	r3, [r3, #4]
 800170c:	f003 0303 	and.w	r3, r3, #3
 8001710:	2b01      	cmp	r3, #1
 8001712:	d005      	beq.n	8001720 <HAL_GPIO_Init+0x40>
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	685b      	ldr	r3, [r3, #4]
 8001718:	f003 0303 	and.w	r3, r3, #3
 800171c:	2b02      	cmp	r3, #2
 800171e:	d130      	bne.n	8001782 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	689b      	ldr	r3, [r3, #8]
 8001724:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001726:	697b      	ldr	r3, [r7, #20]
 8001728:	005b      	lsls	r3, r3, #1
 800172a:	2203      	movs	r2, #3
 800172c:	fa02 f303 	lsl.w	r3, r2, r3
 8001730:	43db      	mvns	r3, r3
 8001732:	693a      	ldr	r2, [r7, #16]
 8001734:	4013      	ands	r3, r2
 8001736:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	68da      	ldr	r2, [r3, #12]
 800173c:	697b      	ldr	r3, [r7, #20]
 800173e:	005b      	lsls	r3, r3, #1
 8001740:	fa02 f303 	lsl.w	r3, r2, r3
 8001744:	693a      	ldr	r2, [r7, #16]
 8001746:	4313      	orrs	r3, r2
 8001748:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	693a      	ldr	r2, [r7, #16]
 800174e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001756:	2201      	movs	r2, #1
 8001758:	697b      	ldr	r3, [r7, #20]
 800175a:	fa02 f303 	lsl.w	r3, r2, r3
 800175e:	43db      	mvns	r3, r3
 8001760:	693a      	ldr	r2, [r7, #16]
 8001762:	4013      	ands	r3, r2
 8001764:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001766:	683b      	ldr	r3, [r7, #0]
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	091b      	lsrs	r3, r3, #4
 800176c:	f003 0201 	and.w	r2, r3, #1
 8001770:	697b      	ldr	r3, [r7, #20]
 8001772:	fa02 f303 	lsl.w	r3, r2, r3
 8001776:	693a      	ldr	r2, [r7, #16]
 8001778:	4313      	orrs	r3, r2
 800177a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	693a      	ldr	r2, [r7, #16]
 8001780:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	685b      	ldr	r3, [r3, #4]
 8001786:	f003 0303 	and.w	r3, r3, #3
 800178a:	2b03      	cmp	r3, #3
 800178c:	d017      	beq.n	80017be <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	68db      	ldr	r3, [r3, #12]
 8001792:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001794:	697b      	ldr	r3, [r7, #20]
 8001796:	005b      	lsls	r3, r3, #1
 8001798:	2203      	movs	r2, #3
 800179a:	fa02 f303 	lsl.w	r3, r2, r3
 800179e:	43db      	mvns	r3, r3
 80017a0:	693a      	ldr	r2, [r7, #16]
 80017a2:	4013      	ands	r3, r2
 80017a4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	689a      	ldr	r2, [r3, #8]
 80017aa:	697b      	ldr	r3, [r7, #20]
 80017ac:	005b      	lsls	r3, r3, #1
 80017ae:	fa02 f303 	lsl.w	r3, r2, r3
 80017b2:	693a      	ldr	r2, [r7, #16]
 80017b4:	4313      	orrs	r3, r2
 80017b6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	693a      	ldr	r2, [r7, #16]
 80017bc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	f003 0303 	and.w	r3, r3, #3
 80017c6:	2b02      	cmp	r3, #2
 80017c8:	d123      	bne.n	8001812 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80017ca:	697b      	ldr	r3, [r7, #20]
 80017cc:	08da      	lsrs	r2, r3, #3
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	3208      	adds	r2, #8
 80017d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017d6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80017d8:	697b      	ldr	r3, [r7, #20]
 80017da:	f003 0307 	and.w	r3, r3, #7
 80017de:	009b      	lsls	r3, r3, #2
 80017e0:	220f      	movs	r2, #15
 80017e2:	fa02 f303 	lsl.w	r3, r2, r3
 80017e6:	43db      	mvns	r3, r3
 80017e8:	693a      	ldr	r2, [r7, #16]
 80017ea:	4013      	ands	r3, r2
 80017ec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	691a      	ldr	r2, [r3, #16]
 80017f2:	697b      	ldr	r3, [r7, #20]
 80017f4:	f003 0307 	and.w	r3, r3, #7
 80017f8:	009b      	lsls	r3, r3, #2
 80017fa:	fa02 f303 	lsl.w	r3, r2, r3
 80017fe:	693a      	ldr	r2, [r7, #16]
 8001800:	4313      	orrs	r3, r2
 8001802:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001804:	697b      	ldr	r3, [r7, #20]
 8001806:	08da      	lsrs	r2, r3, #3
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	3208      	adds	r2, #8
 800180c:	6939      	ldr	r1, [r7, #16]
 800180e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001818:	697b      	ldr	r3, [r7, #20]
 800181a:	005b      	lsls	r3, r3, #1
 800181c:	2203      	movs	r2, #3
 800181e:	fa02 f303 	lsl.w	r3, r2, r3
 8001822:	43db      	mvns	r3, r3
 8001824:	693a      	ldr	r2, [r7, #16]
 8001826:	4013      	ands	r3, r2
 8001828:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	685b      	ldr	r3, [r3, #4]
 800182e:	f003 0203 	and.w	r2, r3, #3
 8001832:	697b      	ldr	r3, [r7, #20]
 8001834:	005b      	lsls	r3, r3, #1
 8001836:	fa02 f303 	lsl.w	r3, r2, r3
 800183a:	693a      	ldr	r2, [r7, #16]
 800183c:	4313      	orrs	r3, r2
 800183e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	693a      	ldr	r2, [r7, #16]
 8001844:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001846:	683b      	ldr	r3, [r7, #0]
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800184e:	2b00      	cmp	r3, #0
 8001850:	f000 8092 	beq.w	8001978 <HAL_GPIO_Init+0x298>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8001854:	4a51      	ldr	r2, [pc, #324]	; (800199c <HAL_GPIO_Init+0x2bc>)
 8001856:	697b      	ldr	r3, [r7, #20]
 8001858:	089b      	lsrs	r3, r3, #2
 800185a:	3302      	adds	r3, #2
 800185c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001860:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001862:	697b      	ldr	r3, [r7, #20]
 8001864:	f003 0303 	and.w	r3, r3, #3
 8001868:	009b      	lsls	r3, r3, #2
 800186a:	220f      	movs	r2, #15
 800186c:	fa02 f303 	lsl.w	r3, r2, r3
 8001870:	43db      	mvns	r3, r3
 8001872:	693a      	ldr	r2, [r7, #16]
 8001874:	4013      	ands	r3, r2
 8001876:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800187e:	d013      	beq.n	80018a8 <HAL_GPIO_Init+0x1c8>
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	4a47      	ldr	r2, [pc, #284]	; (80019a0 <HAL_GPIO_Init+0x2c0>)
 8001884:	4293      	cmp	r3, r2
 8001886:	d00d      	beq.n	80018a4 <HAL_GPIO_Init+0x1c4>
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	4a46      	ldr	r2, [pc, #280]	; (80019a4 <HAL_GPIO_Init+0x2c4>)
 800188c:	4293      	cmp	r3, r2
 800188e:	d007      	beq.n	80018a0 <HAL_GPIO_Init+0x1c0>
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	4a45      	ldr	r2, [pc, #276]	; (80019a8 <HAL_GPIO_Init+0x2c8>)
 8001894:	4293      	cmp	r3, r2
 8001896:	d101      	bne.n	800189c <HAL_GPIO_Init+0x1bc>
 8001898:	2304      	movs	r3, #4
 800189a:	e006      	b.n	80018aa <HAL_GPIO_Init+0x1ca>
 800189c:	2307      	movs	r3, #7
 800189e:	e004      	b.n	80018aa <HAL_GPIO_Init+0x1ca>
 80018a0:	2302      	movs	r3, #2
 80018a2:	e002      	b.n	80018aa <HAL_GPIO_Init+0x1ca>
 80018a4:	2301      	movs	r3, #1
 80018a6:	e000      	b.n	80018aa <HAL_GPIO_Init+0x1ca>
 80018a8:	2300      	movs	r3, #0
 80018aa:	697a      	ldr	r2, [r7, #20]
 80018ac:	f002 0203 	and.w	r2, r2, #3
 80018b0:	0092      	lsls	r2, r2, #2
 80018b2:	4093      	lsls	r3, r2
 80018b4:	693a      	ldr	r2, [r7, #16]
 80018b6:	4313      	orrs	r3, r2
 80018b8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80018ba:	4938      	ldr	r1, [pc, #224]	; (800199c <HAL_GPIO_Init+0x2bc>)
 80018bc:	697b      	ldr	r3, [r7, #20]
 80018be:	089b      	lsrs	r3, r3, #2
 80018c0:	3302      	adds	r3, #2
 80018c2:	693a      	ldr	r2, [r7, #16]
 80018c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80018c8:	4b38      	ldr	r3, [pc, #224]	; (80019ac <HAL_GPIO_Init+0x2cc>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	43db      	mvns	r3, r3
 80018d2:	693a      	ldr	r2, [r7, #16]
 80018d4:	4013      	ands	r3, r2
 80018d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	685b      	ldr	r3, [r3, #4]
 80018dc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d003      	beq.n	80018ec <HAL_GPIO_Init+0x20c>
        {
          temp |= iocurrent;
 80018e4:	693a      	ldr	r2, [r7, #16]
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	4313      	orrs	r3, r2
 80018ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80018ec:	4a2f      	ldr	r2, [pc, #188]	; (80019ac <HAL_GPIO_Init+0x2cc>)
 80018ee:	693b      	ldr	r3, [r7, #16]
 80018f0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80018f2:	4b2e      	ldr	r3, [pc, #184]	; (80019ac <HAL_GPIO_Init+0x2cc>)
 80018f4:	685b      	ldr	r3, [r3, #4]
 80018f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	43db      	mvns	r3, r3
 80018fc:	693a      	ldr	r2, [r7, #16]
 80018fe:	4013      	ands	r3, r2
 8001900:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800190a:	2b00      	cmp	r3, #0
 800190c:	d003      	beq.n	8001916 <HAL_GPIO_Init+0x236>
        {
          temp |= iocurrent;
 800190e:	693a      	ldr	r2, [r7, #16]
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	4313      	orrs	r3, r2
 8001914:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001916:	4a25      	ldr	r2, [pc, #148]	; (80019ac <HAL_GPIO_Init+0x2cc>)
 8001918:	693b      	ldr	r3, [r7, #16]
 800191a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800191c:	4b23      	ldr	r3, [pc, #140]	; (80019ac <HAL_GPIO_Init+0x2cc>)
 800191e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001922:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	43db      	mvns	r3, r3
 8001928:	693a      	ldr	r2, [r7, #16]
 800192a:	4013      	ands	r3, r2
 800192c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	685b      	ldr	r3, [r3, #4]
 8001932:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001936:	2b00      	cmp	r3, #0
 8001938:	d003      	beq.n	8001942 <HAL_GPIO_Init+0x262>
        {
          temp |= iocurrent;
 800193a:	693a      	ldr	r2, [r7, #16]
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	4313      	orrs	r3, r2
 8001940:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001942:	4a1a      	ldr	r2, [pc, #104]	; (80019ac <HAL_GPIO_Init+0x2cc>)
 8001944:	693b      	ldr	r3, [r7, #16]
 8001946:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        temp = EXTI->EMR1;
 800194a:	4b18      	ldr	r3, [pc, #96]	; (80019ac <HAL_GPIO_Init+0x2cc>)
 800194c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001950:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	43db      	mvns	r3, r3
 8001956:	693a      	ldr	r2, [r7, #16]
 8001958:	4013      	ands	r3, r2
 800195a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001964:	2b00      	cmp	r3, #0
 8001966:	d003      	beq.n	8001970 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001968:	693a      	ldr	r2, [r7, #16]
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	4313      	orrs	r3, r2
 800196e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001970:	4a0e      	ldr	r2, [pc, #56]	; (80019ac <HAL_GPIO_Init+0x2cc>)
 8001972:	693b      	ldr	r3, [r7, #16]
 8001974:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      }
    }

    position++;
 8001978:	697b      	ldr	r3, [r7, #20]
 800197a:	3301      	adds	r3, #1
 800197c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800197e:	683b      	ldr	r3, [r7, #0]
 8001980:	681a      	ldr	r2, [r3, #0]
 8001982:	697b      	ldr	r3, [r7, #20]
 8001984:	fa22 f303 	lsr.w	r3, r2, r3
 8001988:	2b00      	cmp	r3, #0
 800198a:	f47f aeb1 	bne.w	80016f0 <HAL_GPIO_Init+0x10>
  }
}
 800198e:	bf00      	nop
 8001990:	bf00      	nop
 8001992:	371c      	adds	r7, #28
 8001994:	46bd      	mov	sp, r7
 8001996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199a:	4770      	bx	lr
 800199c:	40010000 	.word	0x40010000
 80019a0:	48000400 	.word	0x48000400
 80019a4:	48000800 	.word	0x48000800
 80019a8:	48001000 	.word	0x48001000
 80019ac:	58000800 	.word	0x58000800

080019b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b083      	sub	sp, #12
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
 80019b8:	460b      	mov	r3, r1
 80019ba:	807b      	strh	r3, [r7, #2]
 80019bc:	4613      	mov	r3, r2
 80019be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80019c0:	787b      	ldrb	r3, [r7, #1]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d003      	beq.n	80019ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80019c6:	887a      	ldrh	r2, [r7, #2]
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80019cc:	e002      	b.n	80019d4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80019ce:	887a      	ldrh	r2, [r7, #2]
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80019d4:	bf00      	nop
 80019d6:	370c      	adds	r7, #12
 80019d8:	46bd      	mov	sp, r7
 80019da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019de:	4770      	bx	lr

080019e0 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80019e0:	b480      	push	{r7}
 80019e2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80019e4:	4b05      	ldr	r3, [pc, #20]	; (80019fc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4a04      	ldr	r2, [pc, #16]	; (80019fc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80019ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019ee:	6013      	str	r3, [r2, #0]
}
 80019f0:	bf00      	nop
 80019f2:	46bd      	mov	sp, r7
 80019f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f8:	4770      	bx	lr
 80019fa:	bf00      	nop
 80019fc:	58000400 	.word	0x58000400

08001a00 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8001a00:	b480      	push	{r7}
 8001a02:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8001a04:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a0e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001a12:	d101      	bne.n	8001a18 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8001a14:	2301      	movs	r3, #1
 8001a16:	e000      	b.n	8001a1a <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8001a18:	2300      	movs	r3, #0
}
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a22:	4770      	bx	lr

08001a24 <LL_RCC_HSE_Enable>:
{
 8001a24:	b480      	push	{r7}
 8001a26:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8001a28:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001a32:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a36:	6013      	str	r3, [r2, #0]
}
 8001a38:	bf00      	nop
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a40:	4770      	bx	lr

08001a42 <LL_RCC_HSE_Disable>:
{
 8001a42:	b480      	push	{r7}
 8001a44:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8001a46:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001a50:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a54:	6013      	str	r3, [r2, #0]
}
 8001a56:	bf00      	nop
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5e:	4770      	bx	lr

08001a60 <LL_RCC_HSE_IsReady>:
{
 8001a60:	b480      	push	{r7}
 8001a62:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8001a64:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a6e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001a72:	d101      	bne.n	8001a78 <LL_RCC_HSE_IsReady+0x18>
 8001a74:	2301      	movs	r3, #1
 8001a76:	e000      	b.n	8001a7a <LL_RCC_HSE_IsReady+0x1a>
 8001a78:	2300      	movs	r3, #0
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a82:	4770      	bx	lr

08001a84 <LL_RCC_HSI_Enable>:
{
 8001a84:	b480      	push	{r7}
 8001a86:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001a88:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001a92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a96:	6013      	str	r3, [r2, #0]
}
 8001a98:	bf00      	nop
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa0:	4770      	bx	lr

08001aa2 <LL_RCC_HSI_Disable>:
{
 8001aa2:	b480      	push	{r7}
 8001aa4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8001aa6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001ab0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001ab4:	6013      	str	r3, [r2, #0]
}
 8001ab6:	bf00      	nop
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abe:	4770      	bx	lr

08001ac0 <LL_RCC_HSI_IsReady>:
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8001ac4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ace:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001ad2:	d101      	bne.n	8001ad8 <LL_RCC_HSI_IsReady+0x18>
 8001ad4:	2301      	movs	r3, #1
 8001ad6:	e000      	b.n	8001ada <LL_RCC_HSI_IsReady+0x1a>
 8001ad8:	2300      	movs	r3, #0
}
 8001ada:	4618      	mov	r0, r3
 8001adc:	46bd      	mov	sp, r7
 8001ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae2:	4770      	bx	lr

08001ae4 <LL_RCC_HSI_SetCalibTrimming>:
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	b083      	sub	sp, #12
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8001aec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001af0:	685b      	ldr	r3, [r3, #4]
 8001af2:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	061b      	lsls	r3, r3, #24
 8001afa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001afe:	4313      	orrs	r3, r2
 8001b00:	604b      	str	r3, [r1, #4]
}
 8001b02:	bf00      	nop
 8001b04:	370c      	adds	r7, #12
 8001b06:	46bd      	mov	sp, r7
 8001b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0c:	4770      	bx	lr

08001b0e <LL_RCC_LSE_Enable>:
{
 8001b0e:	b480      	push	{r7}
 8001b10:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001b12:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001b1a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001b1e:	f043 0301 	orr.w	r3, r3, #1
 8001b22:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001b26:	bf00      	nop
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2e:	4770      	bx	lr

08001b30 <LL_RCC_LSE_Disable>:
{
 8001b30:	b480      	push	{r7}
 8001b32:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001b34:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001b3c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001b40:	f023 0301 	bic.w	r3, r3, #1
 8001b44:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001b48:	bf00      	nop
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b50:	4770      	bx	lr

08001b52 <LL_RCC_LSE_EnableBypass>:
{
 8001b52:	b480      	push	{r7}
 8001b54:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001b56:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001b5e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001b62:	f043 0304 	orr.w	r3, r3, #4
 8001b66:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001b6a:	bf00      	nop
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b72:	4770      	bx	lr

08001b74 <LL_RCC_LSE_DisableBypass>:
{
 8001b74:	b480      	push	{r7}
 8001b76:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001b78:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001b80:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001b84:	f023 0304 	bic.w	r3, r3, #4
 8001b88:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001b8c:	bf00      	nop
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr

08001b96 <LL_RCC_LSE_IsReady>:
{
 8001b96:	b480      	push	{r7}
 8001b98:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8001b9a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ba2:	f003 0302 	and.w	r3, r3, #2
 8001ba6:	2b02      	cmp	r3, #2
 8001ba8:	d101      	bne.n	8001bae <LL_RCC_LSE_IsReady+0x18>
 8001baa:	2301      	movs	r3, #1
 8001bac:	e000      	b.n	8001bb0 <LL_RCC_LSE_IsReady+0x1a>
 8001bae:	2300      	movs	r3, #0
}
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb8:	4770      	bx	lr

08001bba <LL_RCC_LSI1_Enable>:
{
 8001bba:	b480      	push	{r7}
 8001bbc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8001bbe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001bc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001bc6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001bca:	f043 0301 	orr.w	r3, r3, #1
 8001bce:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8001bd2:	bf00      	nop
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bda:	4770      	bx	lr

08001bdc <LL_RCC_LSI1_Disable>:
{
 8001bdc:	b480      	push	{r7}
 8001bde:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8001be0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001be4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001be8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001bec:	f023 0301 	bic.w	r3, r3, #1
 8001bf0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8001bf4:	bf00      	nop
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfc:	4770      	bx	lr

08001bfe <LL_RCC_LSI1_IsReady>:
{
 8001bfe:	b480      	push	{r7}
 8001c00:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8001c02:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c06:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c0a:	f003 0302 	and.w	r3, r3, #2
 8001c0e:	2b02      	cmp	r3, #2
 8001c10:	d101      	bne.n	8001c16 <LL_RCC_LSI1_IsReady+0x18>
 8001c12:	2301      	movs	r3, #1
 8001c14:	e000      	b.n	8001c18 <LL_RCC_LSI1_IsReady+0x1a>
 8001c16:	2300      	movs	r3, #0
}
 8001c18:	4618      	mov	r0, r3
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c20:	4770      	bx	lr

08001c22 <LL_RCC_LSI2_Enable>:
{
 8001c22:	b480      	push	{r7}
 8001c24:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8001c26:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c2e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001c32:	f043 0304 	orr.w	r3, r3, #4
 8001c36:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8001c3a:	bf00      	nop
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c42:	4770      	bx	lr

08001c44 <LL_RCC_LSI2_Disable>:
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8001c48:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c4c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c50:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001c54:	f023 0304 	bic.w	r3, r3, #4
 8001c58:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8001c5c:	bf00      	nop
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c64:	4770      	bx	lr

08001c66 <LL_RCC_LSI2_IsReady>:
{
 8001c66:	b480      	push	{r7}
 8001c68:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8001c6a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c72:	f003 0308 	and.w	r3, r3, #8
 8001c76:	2b08      	cmp	r3, #8
 8001c78:	d101      	bne.n	8001c7e <LL_RCC_LSI2_IsReady+0x18>
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	e000      	b.n	8001c80 <LL_RCC_LSI2_IsReady+0x1a>
 8001c7e:	2300      	movs	r3, #0
}
 8001c80:	4618      	mov	r0, r3
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr

08001c8a <LL_RCC_LSI2_SetTrimming>:
{
 8001c8a:	b480      	push	{r7}
 8001c8c:	b083      	sub	sp, #12
 8001c8e:	af00      	add	r7, sp, #0
 8001c90:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8001c92:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c96:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c9a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	021b      	lsls	r3, r3, #8
 8001ca2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001ca6:	4313      	orrs	r3, r2
 8001ca8:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8001cac:	bf00      	nop
 8001cae:	370c      	adds	r7, #12
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb6:	4770      	bx	lr

08001cb8 <LL_RCC_MSI_Enable>:
{
 8001cb8:	b480      	push	{r7}
 8001cba:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8001cbc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001cc6:	f043 0301 	orr.w	r3, r3, #1
 8001cca:	6013      	str	r3, [r2, #0]
}
 8001ccc:	bf00      	nop
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd4:	4770      	bx	lr

08001cd6 <LL_RCC_MSI_Disable>:
{
 8001cd6:	b480      	push	{r7}
 8001cd8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8001cda:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001ce4:	f023 0301 	bic.w	r3, r3, #1
 8001ce8:	6013      	str	r3, [r2, #0]
}
 8001cea:	bf00      	nop
 8001cec:	46bd      	mov	sp, r7
 8001cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf2:	4770      	bx	lr

08001cf4 <LL_RCC_MSI_IsReady>:
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8001cf8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f003 0302 	and.w	r3, r3, #2
 8001d02:	2b02      	cmp	r3, #2
 8001d04:	d101      	bne.n	8001d0a <LL_RCC_MSI_IsReady+0x16>
 8001d06:	2301      	movs	r3, #1
 8001d08:	e000      	b.n	8001d0c <LL_RCC_MSI_IsReady+0x18>
 8001d0a:	2300      	movs	r3, #0
}
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d14:	4770      	bx	lr

08001d16 <LL_RCC_MSI_SetRange>:
{
 8001d16:	b480      	push	{r7}
 8001d18:	b083      	sub	sp, #12
 8001d1a:	af00      	add	r7, sp, #0
 8001d1c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8001d1e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d28:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	4313      	orrs	r3, r2
 8001d30:	600b      	str	r3, [r1, #0]
}
 8001d32:	bf00      	nop
 8001d34:	370c      	adds	r7, #12
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr

08001d3e <LL_RCC_MSI_GetRange>:
{
 8001d3e:	b480      	push	{r7}
 8001d40:	b083      	sub	sp, #12
 8001d42:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8001d44:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001d4e:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2bb0      	cmp	r3, #176	; 0xb0
 8001d54:	d901      	bls.n	8001d5a <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 8001d56:	23b0      	movs	r3, #176	; 0xb0
 8001d58:	607b      	str	r3, [r7, #4]
  return msiRange;
 8001d5a:	687b      	ldr	r3, [r7, #4]
}
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	370c      	adds	r7, #12
 8001d60:	46bd      	mov	sp, r7
 8001d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d66:	4770      	bx	lr

08001d68 <LL_RCC_MSI_SetCalibTrimming>:
{
 8001d68:	b480      	push	{r7}
 8001d6a:	b083      	sub	sp, #12
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8001d70:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	021b      	lsls	r3, r3, #8
 8001d7e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001d82:	4313      	orrs	r3, r2
 8001d84:	604b      	str	r3, [r1, #4]
}
 8001d86:	bf00      	nop
 8001d88:	370c      	adds	r7, #12
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d90:	4770      	bx	lr

08001d92 <LL_RCC_SetSysClkSource>:
{
 8001d92:	b480      	push	{r7}
 8001d94:	b083      	sub	sp, #12
 8001d96:	af00      	add	r7, sp, #0
 8001d98:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001d9a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d9e:	689b      	ldr	r3, [r3, #8]
 8001da0:	f023 0203 	bic.w	r2, r3, #3
 8001da4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	4313      	orrs	r3, r2
 8001dac:	608b      	str	r3, [r1, #8]
}
 8001dae:	bf00      	nop
 8001db0:	370c      	adds	r7, #12
 8001db2:	46bd      	mov	sp, r7
 8001db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db8:	4770      	bx	lr

08001dba <LL_RCC_GetSysClkSource>:
{
 8001dba:	b480      	push	{r7}
 8001dbc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001dbe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001dc2:	689b      	ldr	r3, [r3, #8]
 8001dc4:	f003 030c 	and.w	r3, r3, #12
}
 8001dc8:	4618      	mov	r0, r3
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd0:	4770      	bx	lr

08001dd2 <LL_RCC_SetAHBPrescaler>:
{
 8001dd2:	b480      	push	{r7}
 8001dd4:	b083      	sub	sp, #12
 8001dd6:	af00      	add	r7, sp, #0
 8001dd8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001dda:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001dde:	689b      	ldr	r3, [r3, #8]
 8001de0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001de4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	4313      	orrs	r3, r2
 8001dec:	608b      	str	r3, [r1, #8]
}
 8001dee:	bf00      	nop
 8001df0:	370c      	adds	r7, #12
 8001df2:	46bd      	mov	sp, r7
 8001df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df8:	4770      	bx	lr

08001dfa <LL_C2_RCC_SetAHBPrescaler>:
{
 8001dfa:	b480      	push	{r7}
 8001dfc:	b083      	sub	sp, #12
 8001dfe:	af00      	add	r7, sp, #0
 8001e00:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8001e02:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e06:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001e0a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e0e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	4313      	orrs	r3, r2
 8001e16:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8001e1a:	bf00      	nop
 8001e1c:	370c      	adds	r7, #12
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e24:	4770      	bx	lr

08001e26 <LL_RCC_SetAHB4Prescaler>:
{
 8001e26:	b480      	push	{r7}
 8001e28:	b083      	sub	sp, #12
 8001e2a:	af00      	add	r7, sp, #0
 8001e2c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8001e2e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e32:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001e36:	f023 020f 	bic.w	r2, r3, #15
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	091b      	lsrs	r3, r3, #4
 8001e3e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001e42:	4313      	orrs	r3, r2
 8001e44:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8001e48:	bf00      	nop
 8001e4a:	370c      	adds	r7, #12
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e52:	4770      	bx	lr

08001e54 <LL_RCC_SetAPB1Prescaler>:
{
 8001e54:	b480      	push	{r7}
 8001e56:	b083      	sub	sp, #12
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001e5c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e60:	689b      	ldr	r3, [r3, #8]
 8001e62:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001e66:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	4313      	orrs	r3, r2
 8001e6e:	608b      	str	r3, [r1, #8]
}
 8001e70:	bf00      	nop
 8001e72:	370c      	adds	r7, #12
 8001e74:	46bd      	mov	sp, r7
 8001e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7a:	4770      	bx	lr

08001e7c <LL_RCC_SetAPB2Prescaler>:
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	b083      	sub	sp, #12
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001e84:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e88:	689b      	ldr	r3, [r3, #8]
 8001e8a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001e8e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	4313      	orrs	r3, r2
 8001e96:	608b      	str	r3, [r1, #8]
}
 8001e98:	bf00      	nop
 8001e9a:	370c      	adds	r7, #12
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea2:	4770      	bx	lr

08001ea4 <LL_RCC_GetAHBPrescaler>:
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8001ea8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001eac:	689b      	ldr	r3, [r3, #8]
 8001eae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eba:	4770      	bx	lr

08001ebc <LL_C2_RCC_GetAHBPrescaler>:
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE));
 8001ec0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ec4:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001ec8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed4:	4770      	bx	lr

08001ed6 <LL_RCC_GetAHB4Prescaler>:
{
 8001ed6:	b480      	push	{r7}
 8001ed8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8001eda:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ede:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001ee2:	011b      	lsls	r3, r3, #4
 8001ee4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8001ee8:	4618      	mov	r0, r3
 8001eea:	46bd      	mov	sp, r7
 8001eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef0:	4770      	bx	lr

08001ef2 <LL_RCC_GetAPB1Prescaler>:
{
 8001ef2:	b480      	push	{r7}
 8001ef4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8001ef6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001efa:	689b      	ldr	r3, [r3, #8]
 8001efc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	46bd      	mov	sp, r7
 8001f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f08:	4770      	bx	lr

08001f0a <LL_RCC_GetAPB2Prescaler>:
{
 8001f0a:	b480      	push	{r7}
 8001f0c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8001f0e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f12:	689b      	ldr	r3, [r3, #8]
 8001f14:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8001f18:	4618      	mov	r0, r3
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f20:	4770      	bx	lr

08001f22 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8001f22:	b480      	push	{r7}
 8001f24:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8001f26:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001f30:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001f34:	6013      	str	r3, [r2, #0]
}
 8001f36:	bf00      	nop
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3e:	4770      	bx	lr

08001f40 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8001f40:	b480      	push	{r7}
 8001f42:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8001f44:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001f4e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001f52:	6013      	str	r3, [r2, #0]
}
 8001f54:	bf00      	nop
 8001f56:	46bd      	mov	sp, r7
 8001f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5c:	4770      	bx	lr

08001f5e <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8001f5e:	b480      	push	{r7}
 8001f60:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8001f62:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f6c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001f70:	d101      	bne.n	8001f76 <LL_RCC_PLL_IsReady+0x18>
 8001f72:	2301      	movs	r3, #1
 8001f74:	e000      	b.n	8001f78 <LL_RCC_PLL_IsReady+0x1a>
 8001f76:	2300      	movs	r3, #0
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f80:	4770      	bx	lr

08001f82 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8001f82:	b480      	push	{r7}
 8001f84:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8001f86:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f8a:	68db      	ldr	r3, [r3, #12]
 8001f8c:	0a1b      	lsrs	r3, r3, #8
 8001f8e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8001f92:	4618      	mov	r0, r3
 8001f94:	46bd      	mov	sp, r7
 8001f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9a:	4770      	bx	lr

08001f9c <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8001fa0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001fa4:	68db      	ldr	r3, [r3, #12]
 8001fa6:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8001faa:	4618      	mov	r0, r3
 8001fac:	46bd      	mov	sp, r7
 8001fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb2:	4770      	bx	lr

08001fb4 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8001fb8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001fbc:	68db      	ldr	r3, [r3, #12]
 8001fbe:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fca:	4770      	bx	lr

08001fcc <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8001fd0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001fd4:	68db      	ldr	r3, [r3, #12]
 8001fd6:	f003 0303 	and.w	r3, r3, #3
}
 8001fda:	4618      	mov	r0, r3
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe2:	4770      	bx	lr

08001fe4 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8001fe8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001fec:	689b      	ldr	r3, [r3, #8]
 8001fee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ff2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ff6:	d101      	bne.n	8001ffc <LL_RCC_IsActiveFlag_HPRE+0x18>
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	e000      	b.n	8001ffe <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8001ffc:	2300      	movs	r3, #0
}
 8001ffe:	4618      	mov	r0, r3
 8002000:	46bd      	mov	sp, r7
 8002002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002006:	4770      	bx	lr

08002008 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8002008:	b480      	push	{r7}
 800200a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 800200c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002010:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002014:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002018:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800201c:	d101      	bne.n	8002022 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 800201e:	2301      	movs	r3, #1
 8002020:	e000      	b.n	8002024 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8002022:	2300      	movs	r3, #0
}
 8002024:	4618      	mov	r0, r3
 8002026:	46bd      	mov	sp, r7
 8002028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202c:	4770      	bx	lr

0800202e <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 800202e:	b480      	push	{r7}
 8002030:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8002032:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002036:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800203a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800203e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002042:	d101      	bne.n	8002048 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8002044:	2301      	movs	r3, #1
 8002046:	e000      	b.n	800204a <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8002048:	2300      	movs	r3, #0
}
 800204a:	4618      	mov	r0, r3
 800204c:	46bd      	mov	sp, r7
 800204e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002052:	4770      	bx	lr

08002054 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8002054:	b480      	push	{r7}
 8002056:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8002058:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800205c:	689b      	ldr	r3, [r3, #8]
 800205e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002062:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002066:	d101      	bne.n	800206c <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8002068:	2301      	movs	r3, #1
 800206a:	e000      	b.n	800206e <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 800206c:	2300      	movs	r3, #0
}
 800206e:	4618      	mov	r0, r3
 8002070:	46bd      	mov	sp, r7
 8002072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002076:	4770      	bx	lr

08002078 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8002078:	b480      	push	{r7}
 800207a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 800207c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002080:	689b      	ldr	r3, [r3, #8]
 8002082:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002086:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800208a:	d101      	bne.n	8002090 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 800208c:	2301      	movs	r3, #1
 800208e:	e000      	b.n	8002092 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8002090:	2300      	movs	r3, #0
}
 8002092:	4618      	mov	r0, r3
 8002094:	46bd      	mov	sp, r7
 8002096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209a:	4770      	bx	lr

0800209c <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800209c:	b590      	push	{r4, r7, lr}
 800209e:	b08d      	sub	sp, #52	; 0x34
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d101      	bne.n	80020ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80020aa:	2301      	movs	r3, #1
 80020ac:	e324      	b.n	80026f8 <HAL_RCC_OscConfig+0x65c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f003 0320 	and.w	r3, r3, #32
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	f000 808d 	beq.w	80021d6 <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80020bc:	f7ff fe7d 	bl	8001dba <LL_RCC_GetSysClkSource>
 80020c0:	62f8      	str	r0, [r7, #44]	; 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80020c2:	f7ff ff83 	bl	8001fcc <LL_RCC_PLL_GetMainSource>
 80020c6:	62b8      	str	r0, [r7, #40]	; 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80020c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d005      	beq.n	80020da <HAL_RCC_OscConfig+0x3e>
 80020ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020d0:	2b0c      	cmp	r3, #12
 80020d2:	d147      	bne.n	8002164 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 80020d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020d6:	2b01      	cmp	r3, #1
 80020d8:	d144      	bne.n	8002164 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	69db      	ldr	r3, [r3, #28]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d101      	bne.n	80020e6 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 80020e2:	2301      	movs	r3, #1
 80020e4:	e308      	b.n	80026f8 <HAL_RCC_OscConfig+0x65c>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 80020ea:	f7ff fe28 	bl	8001d3e <LL_RCC_MSI_GetRange>
 80020ee:	4603      	mov	r3, r0
 80020f0:	429c      	cmp	r4, r3
 80020f2:	d914      	bls.n	800211e <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020f8:	4618      	mov	r0, r3
 80020fa:	f000 fd23 	bl	8002b44 <RCC_SetFlashLatencyFromMSIRange>
 80020fe:	4603      	mov	r3, r0
 8002100:	2b00      	cmp	r3, #0
 8002102:	d001      	beq.n	8002108 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 8002104:	2301      	movs	r3, #1
 8002106:	e2f7      	b.n	80026f8 <HAL_RCC_OscConfig+0x65c>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800210c:	4618      	mov	r0, r3
 800210e:	f7ff fe02 	bl	8001d16 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6a1b      	ldr	r3, [r3, #32]
 8002116:	4618      	mov	r0, r3
 8002118:	f7ff fe26 	bl	8001d68 <LL_RCC_MSI_SetCalibTrimming>
 800211c:	e013      	b.n	8002146 <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002122:	4618      	mov	r0, r3
 8002124:	f7ff fdf7 	bl	8001d16 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	6a1b      	ldr	r3, [r3, #32]
 800212c:	4618      	mov	r0, r3
 800212e:	f7ff fe1b 	bl	8001d68 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002136:	4618      	mov	r0, r3
 8002138:	f000 fd04 	bl	8002b44 <RCC_SetFlashLatencyFromMSIRange>
 800213c:	4603      	mov	r3, r0
 800213e:	2b00      	cmp	r3, #0
 8002140:	d001      	beq.n	8002146 <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 8002142:	2301      	movs	r3, #1
 8002144:	e2d8      	b.n	80026f8 <HAL_RCC_OscConfig+0x65c>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002146:	f000 fc8b 	bl	8002a60 <HAL_RCC_GetHCLKFreq>
 800214a:	4603      	mov	r3, r0
 800214c:	4aa4      	ldr	r2, [pc, #656]	; (80023e0 <HAL_RCC_OscConfig+0x344>)
 800214e:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002150:	4ba4      	ldr	r3, [pc, #656]	; (80023e4 <HAL_RCC_OscConfig+0x348>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4618      	mov	r0, r3
 8002156:	f7fe fe2d 	bl	8000db4 <HAL_InitTick>
 800215a:	4603      	mov	r3, r0
 800215c:	2b00      	cmp	r3, #0
 800215e:	d039      	beq.n	80021d4 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 8002160:	2301      	movs	r3, #1
 8002162:	e2c9      	b.n	80026f8 <HAL_RCC_OscConfig+0x65c>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	69db      	ldr	r3, [r3, #28]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d01e      	beq.n	80021aa <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800216c:	f7ff fda4 	bl	8001cb8 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002170:	f7ff f900 	bl	8001374 <HAL_GetTick>
 8002174:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8002176:	e008      	b.n	800218a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002178:	f7ff f8fc 	bl	8001374 <HAL_GetTick>
 800217c:	4602      	mov	r2, r0
 800217e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002180:	1ad3      	subs	r3, r2, r3
 8002182:	2b02      	cmp	r3, #2
 8002184:	d901      	bls.n	800218a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002186:	2303      	movs	r3, #3
 8002188:	e2b6      	b.n	80026f8 <HAL_RCC_OscConfig+0x65c>
        while (LL_RCC_MSI_IsReady() == 0U)
 800218a:	f7ff fdb3 	bl	8001cf4 <LL_RCC_MSI_IsReady>
 800218e:	4603      	mov	r3, r0
 8002190:	2b00      	cmp	r3, #0
 8002192:	d0f1      	beq.n	8002178 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002198:	4618      	mov	r0, r3
 800219a:	f7ff fdbc 	bl	8001d16 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6a1b      	ldr	r3, [r3, #32]
 80021a2:	4618      	mov	r0, r3
 80021a4:	f7ff fde0 	bl	8001d68 <LL_RCC_MSI_SetCalibTrimming>
 80021a8:	e015      	b.n	80021d6 <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80021aa:	f7ff fd94 	bl	8001cd6 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80021ae:	f7ff f8e1 	bl	8001374 <HAL_GetTick>
 80021b2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 80021b4:	e008      	b.n	80021c8 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80021b6:	f7ff f8dd 	bl	8001374 <HAL_GetTick>
 80021ba:	4602      	mov	r2, r0
 80021bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021be:	1ad3      	subs	r3, r2, r3
 80021c0:	2b02      	cmp	r3, #2
 80021c2:	d901      	bls.n	80021c8 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80021c4:	2303      	movs	r3, #3
 80021c6:	e297      	b.n	80026f8 <HAL_RCC_OscConfig+0x65c>
        while (LL_RCC_MSI_IsReady() != 0U)
 80021c8:	f7ff fd94 	bl	8001cf4 <LL_RCC_MSI_IsReady>
 80021cc:	4603      	mov	r3, r0
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d1f1      	bne.n	80021b6 <HAL_RCC_OscConfig+0x11a>
 80021d2:	e000      	b.n	80021d6 <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80021d4:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f003 0301 	and.w	r3, r3, #1
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d047      	beq.n	8002272 <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80021e2:	f7ff fdea 	bl	8001dba <LL_RCC_GetSysClkSource>
 80021e6:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80021e8:	f7ff fef0 	bl	8001fcc <LL_RCC_PLL_GetMainSource>
 80021ec:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80021ee:	6a3b      	ldr	r3, [r7, #32]
 80021f0:	2b08      	cmp	r3, #8
 80021f2:	d005      	beq.n	8002200 <HAL_RCC_OscConfig+0x164>
 80021f4:	6a3b      	ldr	r3, [r7, #32]
 80021f6:	2b0c      	cmp	r3, #12
 80021f8:	d108      	bne.n	800220c <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 80021fa:	69fb      	ldr	r3, [r7, #28]
 80021fc:	2b03      	cmp	r3, #3
 80021fe:	d105      	bne.n	800220c <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d134      	bne.n	8002272 <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 8002208:	2301      	movs	r3, #1
 800220a:	e275      	b.n	80026f8 <HAL_RCC_OscConfig+0x65c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	685b      	ldr	r3, [r3, #4]
 8002210:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002214:	d102      	bne.n	800221c <HAL_RCC_OscConfig+0x180>
 8002216:	f7ff fc05 	bl	8001a24 <LL_RCC_HSE_Enable>
 800221a:	e001      	b.n	8002220 <HAL_RCC_OscConfig+0x184>
 800221c:	f7ff fc11 	bl	8001a42 <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	2b00      	cmp	r3, #0
 8002226:	d012      	beq.n	800224e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002228:	f7ff f8a4 	bl	8001374 <HAL_GetTick>
 800222c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 800222e:	e008      	b.n	8002242 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002230:	f7ff f8a0 	bl	8001374 <HAL_GetTick>
 8002234:	4602      	mov	r2, r0
 8002236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002238:	1ad3      	subs	r3, r2, r3
 800223a:	2b64      	cmp	r3, #100	; 0x64
 800223c:	d901      	bls.n	8002242 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800223e:	2303      	movs	r3, #3
 8002240:	e25a      	b.n	80026f8 <HAL_RCC_OscConfig+0x65c>
        while (LL_RCC_HSE_IsReady() == 0U)
 8002242:	f7ff fc0d 	bl	8001a60 <LL_RCC_HSE_IsReady>
 8002246:	4603      	mov	r3, r0
 8002248:	2b00      	cmp	r3, #0
 800224a:	d0f1      	beq.n	8002230 <HAL_RCC_OscConfig+0x194>
 800224c:	e011      	b.n	8002272 <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800224e:	f7ff f891 	bl	8001374 <HAL_GetTick>
 8002252:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8002254:	e008      	b.n	8002268 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002256:	f7ff f88d 	bl	8001374 <HAL_GetTick>
 800225a:	4602      	mov	r2, r0
 800225c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800225e:	1ad3      	subs	r3, r2, r3
 8002260:	2b64      	cmp	r3, #100	; 0x64
 8002262:	d901      	bls.n	8002268 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8002264:	2303      	movs	r3, #3
 8002266:	e247      	b.n	80026f8 <HAL_RCC_OscConfig+0x65c>
        while (LL_RCC_HSE_IsReady() != 0U)
 8002268:	f7ff fbfa 	bl	8001a60 <LL_RCC_HSE_IsReady>
 800226c:	4603      	mov	r3, r0
 800226e:	2b00      	cmp	r3, #0
 8002270:	d1f1      	bne.n	8002256 <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f003 0302 	and.w	r3, r3, #2
 800227a:	2b00      	cmp	r3, #0
 800227c:	d04c      	beq.n	8002318 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800227e:	f7ff fd9c 	bl	8001dba <LL_RCC_GetSysClkSource>
 8002282:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002284:	f7ff fea2 	bl	8001fcc <LL_RCC_PLL_GetMainSource>
 8002288:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800228a:	69bb      	ldr	r3, [r7, #24]
 800228c:	2b04      	cmp	r3, #4
 800228e:	d005      	beq.n	800229c <HAL_RCC_OscConfig+0x200>
 8002290:	69bb      	ldr	r3, [r7, #24]
 8002292:	2b0c      	cmp	r3, #12
 8002294:	d10e      	bne.n	80022b4 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 8002296:	697b      	ldr	r3, [r7, #20]
 8002298:	2b02      	cmp	r3, #2
 800229a:	d10b      	bne.n	80022b4 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	68db      	ldr	r3, [r3, #12]
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d101      	bne.n	80022a8 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 80022a4:	2301      	movs	r3, #1
 80022a6:	e227      	b.n	80026f8 <HAL_RCC_OscConfig+0x65c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	691b      	ldr	r3, [r3, #16]
 80022ac:	4618      	mov	r0, r3
 80022ae:	f7ff fc19 	bl	8001ae4 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80022b2:	e031      	b.n	8002318 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	68db      	ldr	r3, [r3, #12]
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d019      	beq.n	80022f0 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80022bc:	f7ff fbe2 	bl	8001a84 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022c0:	f7ff f858 	bl	8001374 <HAL_GetTick>
 80022c4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 80022c6:	e008      	b.n	80022da <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022c8:	f7ff f854 	bl	8001374 <HAL_GetTick>
 80022cc:	4602      	mov	r2, r0
 80022ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022d0:	1ad3      	subs	r3, r2, r3
 80022d2:	2b02      	cmp	r3, #2
 80022d4:	d901      	bls.n	80022da <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80022d6:	2303      	movs	r3, #3
 80022d8:	e20e      	b.n	80026f8 <HAL_RCC_OscConfig+0x65c>
        while (LL_RCC_HSI_IsReady() == 0U)
 80022da:	f7ff fbf1 	bl	8001ac0 <LL_RCC_HSI_IsReady>
 80022de:	4603      	mov	r3, r0
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d0f1      	beq.n	80022c8 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	691b      	ldr	r3, [r3, #16]
 80022e8:	4618      	mov	r0, r3
 80022ea:	f7ff fbfb 	bl	8001ae4 <LL_RCC_HSI_SetCalibTrimming>
 80022ee:	e013      	b.n	8002318 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80022f0:	f7ff fbd7 	bl	8001aa2 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022f4:	f7ff f83e 	bl	8001374 <HAL_GetTick>
 80022f8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 80022fa:	e008      	b.n	800230e <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022fc:	f7ff f83a 	bl	8001374 <HAL_GetTick>
 8002300:	4602      	mov	r2, r0
 8002302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002304:	1ad3      	subs	r3, r2, r3
 8002306:	2b02      	cmp	r3, #2
 8002308:	d901      	bls.n	800230e <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 800230a:	2303      	movs	r3, #3
 800230c:	e1f4      	b.n	80026f8 <HAL_RCC_OscConfig+0x65c>
        while (LL_RCC_HSI_IsReady() != 0U)
 800230e:	f7ff fbd7 	bl	8001ac0 <LL_RCC_HSI_IsReady>
 8002312:	4603      	mov	r3, r0
 8002314:	2b00      	cmp	r3, #0
 8002316:	d1f1      	bne.n	80022fc <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f003 0308 	and.w	r3, r3, #8
 8002320:	2b00      	cmp	r3, #0
 8002322:	d106      	bne.n	8002332 <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 800232c:	2b00      	cmp	r3, #0
 800232e:	f000 80a3 	beq.w	8002478 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	695b      	ldr	r3, [r3, #20]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d076      	beq.n	8002428 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f003 0310 	and.w	r3, r3, #16
 8002342:	2b00      	cmp	r3, #0
 8002344:	d046      	beq.n	80023d4 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 8002346:	f7ff fc5a 	bl	8001bfe <LL_RCC_LSI1_IsReady>
 800234a:	4603      	mov	r3, r0
 800234c:	2b00      	cmp	r3, #0
 800234e:	d113      	bne.n	8002378 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8002350:	f7ff fc33 	bl	8001bba <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002354:	f7ff f80e 	bl	8001374 <HAL_GetTick>
 8002358:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 800235a:	e008      	b.n	800236e <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800235c:	f7ff f80a 	bl	8001374 <HAL_GetTick>
 8002360:	4602      	mov	r2, r0
 8002362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002364:	1ad3      	subs	r3, r2, r3
 8002366:	2b02      	cmp	r3, #2
 8002368:	d901      	bls.n	800236e <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 800236a:	2303      	movs	r3, #3
 800236c:	e1c4      	b.n	80026f8 <HAL_RCC_OscConfig+0x65c>
          while (LL_RCC_LSI1_IsReady() == 0U)
 800236e:	f7ff fc46 	bl	8001bfe <LL_RCC_LSI1_IsReady>
 8002372:	4603      	mov	r3, r0
 8002374:	2b00      	cmp	r3, #0
 8002376:	d0f1      	beq.n	800235c <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8002378:	f7ff fc53 	bl	8001c22 <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800237c:	f7fe fffa 	bl	8001374 <HAL_GetTick>
 8002380:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 8002382:	e008      	b.n	8002396 <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8002384:	f7fe fff6 	bl	8001374 <HAL_GetTick>
 8002388:	4602      	mov	r2, r0
 800238a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800238c:	1ad3      	subs	r3, r2, r3
 800238e:	2b03      	cmp	r3, #3
 8002390:	d901      	bls.n	8002396 <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 8002392:	2303      	movs	r3, #3
 8002394:	e1b0      	b.n	80026f8 <HAL_RCC_OscConfig+0x65c>
        while (LL_RCC_LSI2_IsReady() == 0U)
 8002396:	f7ff fc66 	bl	8001c66 <LL_RCC_LSI2_IsReady>
 800239a:	4603      	mov	r3, r0
 800239c:	2b00      	cmp	r3, #0
 800239e:	d0f1      	beq.n	8002384 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	699b      	ldr	r3, [r3, #24]
 80023a4:	4618      	mov	r0, r3
 80023a6:	f7ff fc70 	bl	8001c8a <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 80023aa:	f7ff fc17 	bl	8001bdc <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023ae:	f7fe ffe1 	bl	8001374 <HAL_GetTick>
 80023b2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 80023b4:	e008      	b.n	80023c8 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80023b6:	f7fe ffdd 	bl	8001374 <HAL_GetTick>
 80023ba:	4602      	mov	r2, r0
 80023bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023be:	1ad3      	subs	r3, r2, r3
 80023c0:	2b02      	cmp	r3, #2
 80023c2:	d901      	bls.n	80023c8 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 80023c4:	2303      	movs	r3, #3
 80023c6:	e197      	b.n	80026f8 <HAL_RCC_OscConfig+0x65c>
        while (LL_RCC_LSI1_IsReady() != 0U)
 80023c8:	f7ff fc19 	bl	8001bfe <LL_RCC_LSI1_IsReady>
 80023cc:	4603      	mov	r3, r0
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d1f1      	bne.n	80023b6 <HAL_RCC_OscConfig+0x31a>
 80023d2:	e051      	b.n	8002478 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 80023d4:	f7ff fbf1 	bl	8001bba <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023d8:	f7fe ffcc 	bl	8001374 <HAL_GetTick>
 80023dc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 80023de:	e00c      	b.n	80023fa <HAL_RCC_OscConfig+0x35e>
 80023e0:	20000010 	.word	0x20000010
 80023e4:	20000018 	.word	0x20000018
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80023e8:	f7fe ffc4 	bl	8001374 <HAL_GetTick>
 80023ec:	4602      	mov	r2, r0
 80023ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023f0:	1ad3      	subs	r3, r2, r3
 80023f2:	2b02      	cmp	r3, #2
 80023f4:	d901      	bls.n	80023fa <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 80023f6:	2303      	movs	r3, #3
 80023f8:	e17e      	b.n	80026f8 <HAL_RCC_OscConfig+0x65c>
        while (LL_RCC_LSI1_IsReady() == 0U)
 80023fa:	f7ff fc00 	bl	8001bfe <LL_RCC_LSI1_IsReady>
 80023fe:	4603      	mov	r3, r0
 8002400:	2b00      	cmp	r3, #0
 8002402:	d0f1      	beq.n	80023e8 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 8002404:	f7ff fc1e 	bl	8001c44 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 8002408:	e008      	b.n	800241c <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800240a:	f7fe ffb3 	bl	8001374 <HAL_GetTick>
 800240e:	4602      	mov	r2, r0
 8002410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002412:	1ad3      	subs	r3, r2, r3
 8002414:	2b03      	cmp	r3, #3
 8002416:	d901      	bls.n	800241c <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 8002418:	2303      	movs	r3, #3
 800241a:	e16d      	b.n	80026f8 <HAL_RCC_OscConfig+0x65c>
        while (LL_RCC_LSI2_IsReady() != 0U)
 800241c:	f7ff fc23 	bl	8001c66 <LL_RCC_LSI2_IsReady>
 8002420:	4603      	mov	r3, r0
 8002422:	2b00      	cmp	r3, #0
 8002424:	d1f1      	bne.n	800240a <HAL_RCC_OscConfig+0x36e>
 8002426:	e027      	b.n	8002478 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 8002428:	f7ff fc0c 	bl	8001c44 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800242c:	f7fe ffa2 	bl	8001374 <HAL_GetTick>
 8002430:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 8002432:	e008      	b.n	8002446 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8002434:	f7fe ff9e 	bl	8001374 <HAL_GetTick>
 8002438:	4602      	mov	r2, r0
 800243a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800243c:	1ad3      	subs	r3, r2, r3
 800243e:	2b03      	cmp	r3, #3
 8002440:	d901      	bls.n	8002446 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002442:	2303      	movs	r3, #3
 8002444:	e158      	b.n	80026f8 <HAL_RCC_OscConfig+0x65c>
      while (LL_RCC_LSI2_IsReady() != 0U)
 8002446:	f7ff fc0e 	bl	8001c66 <LL_RCC_LSI2_IsReady>
 800244a:	4603      	mov	r3, r0
 800244c:	2b00      	cmp	r3, #0
 800244e:	d1f1      	bne.n	8002434 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8002450:	f7ff fbc4 	bl	8001bdc <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002454:	f7fe ff8e 	bl	8001374 <HAL_GetTick>
 8002458:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 800245a:	e008      	b.n	800246e <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800245c:	f7fe ff8a 	bl	8001374 <HAL_GetTick>
 8002460:	4602      	mov	r2, r0
 8002462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002464:	1ad3      	subs	r3, r2, r3
 8002466:	2b02      	cmp	r3, #2
 8002468:	d901      	bls.n	800246e <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 800246a:	2303      	movs	r3, #3
 800246c:	e144      	b.n	80026f8 <HAL_RCC_OscConfig+0x65c>
      while (LL_RCC_LSI1_IsReady() != 0U)
 800246e:	f7ff fbc6 	bl	8001bfe <LL_RCC_LSI1_IsReady>
 8002472:	4603      	mov	r3, r0
 8002474:	2b00      	cmp	r3, #0
 8002476:	d1f1      	bne.n	800245c <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f003 0304 	and.w	r3, r3, #4
 8002480:	2b00      	cmp	r3, #0
 8002482:	d05b      	beq.n	800253c <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002484:	4b9e      	ldr	r3, [pc, #632]	; (8002700 <HAL_RCC_OscConfig+0x664>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800248c:	2b00      	cmp	r3, #0
 800248e:	d114      	bne.n	80024ba <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8002490:	f7ff faa6 	bl	80019e0 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002494:	f7fe ff6e 	bl	8001374 <HAL_GetTick>
 8002498:	6278      	str	r0, [r7, #36]	; 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800249a:	e008      	b.n	80024ae <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800249c:	f7fe ff6a 	bl	8001374 <HAL_GetTick>
 80024a0:	4602      	mov	r2, r0
 80024a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024a4:	1ad3      	subs	r3, r2, r3
 80024a6:	2b02      	cmp	r3, #2
 80024a8:	d901      	bls.n	80024ae <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 80024aa:	2303      	movs	r3, #3
 80024ac:	e124      	b.n	80026f8 <HAL_RCC_OscConfig+0x65c>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80024ae:	4b94      	ldr	r3, [pc, #592]	; (8002700 <HAL_RCC_OscConfig+0x664>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d0f0      	beq.n	800249c <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	689b      	ldr	r3, [r3, #8]
 80024be:	2b01      	cmp	r3, #1
 80024c0:	d102      	bne.n	80024c8 <HAL_RCC_OscConfig+0x42c>
 80024c2:	f7ff fb24 	bl	8001b0e <LL_RCC_LSE_Enable>
 80024c6:	e00c      	b.n	80024e2 <HAL_RCC_OscConfig+0x446>
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	689b      	ldr	r3, [r3, #8]
 80024cc:	2b05      	cmp	r3, #5
 80024ce:	d104      	bne.n	80024da <HAL_RCC_OscConfig+0x43e>
 80024d0:	f7ff fb3f 	bl	8001b52 <LL_RCC_LSE_EnableBypass>
 80024d4:	f7ff fb1b 	bl	8001b0e <LL_RCC_LSE_Enable>
 80024d8:	e003      	b.n	80024e2 <HAL_RCC_OscConfig+0x446>
 80024da:	f7ff fb29 	bl	8001b30 <LL_RCC_LSE_Disable>
 80024de:	f7ff fb49 	bl	8001b74 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	689b      	ldr	r3, [r3, #8]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d014      	beq.n	8002514 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024ea:	f7fe ff43 	bl	8001374 <HAL_GetTick>
 80024ee:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 80024f0:	e00a      	b.n	8002508 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024f2:	f7fe ff3f 	bl	8001374 <HAL_GetTick>
 80024f6:	4602      	mov	r2, r0
 80024f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024fa:	1ad3      	subs	r3, r2, r3
 80024fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002500:	4293      	cmp	r3, r2
 8002502:	d901      	bls.n	8002508 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 8002504:	2303      	movs	r3, #3
 8002506:	e0f7      	b.n	80026f8 <HAL_RCC_OscConfig+0x65c>
      while (LL_RCC_LSE_IsReady() == 0U)
 8002508:	f7ff fb45 	bl	8001b96 <LL_RCC_LSE_IsReady>
 800250c:	4603      	mov	r3, r0
 800250e:	2b00      	cmp	r3, #0
 8002510:	d0ef      	beq.n	80024f2 <HAL_RCC_OscConfig+0x456>
 8002512:	e013      	b.n	800253c <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002514:	f7fe ff2e 	bl	8001374 <HAL_GetTick>
 8002518:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 800251a:	e00a      	b.n	8002532 <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800251c:	f7fe ff2a 	bl	8001374 <HAL_GetTick>
 8002520:	4602      	mov	r2, r0
 8002522:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002524:	1ad3      	subs	r3, r2, r3
 8002526:	f241 3288 	movw	r2, #5000	; 0x1388
 800252a:	4293      	cmp	r3, r2
 800252c:	d901      	bls.n	8002532 <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 800252e:	2303      	movs	r3, #3
 8002530:	e0e2      	b.n	80026f8 <HAL_RCC_OscConfig+0x65c>
      while (LL_RCC_LSE_IsReady() != 0U)
 8002532:	f7ff fb30 	bl	8001b96 <LL_RCC_LSE_IsReady>
 8002536:	4603      	mov	r3, r0
 8002538:	2b00      	cmp	r3, #0
 800253a:	d1ef      	bne.n	800251c <HAL_RCC_OscConfig+0x480>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002540:	2b00      	cmp	r3, #0
 8002542:	f000 80d8 	beq.w	80026f6 <HAL_RCC_OscConfig+0x65a>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002546:	f7ff fc38 	bl	8001dba <LL_RCC_GetSysClkSource>
 800254a:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 800254c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002550:	68db      	ldr	r3, [r3, #12]
 8002552:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002558:	2b02      	cmp	r3, #2
 800255a:	f040 80a6 	bne.w	80026aa <HAL_RCC_OscConfig+0x60e>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	f003 0203 	and.w	r2, r3, #3
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002568:	429a      	cmp	r2, r3
 800256a:	d123      	bne.n	80025b4 <HAL_RCC_OscConfig+0x518>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002576:	429a      	cmp	r2, r3
 8002578:	d11c      	bne.n	80025b4 <HAL_RCC_OscConfig+0x518>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	0a1b      	lsrs	r3, r3, #8
 800257e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6b5b      	ldr	r3, [r3, #52]	; 0x34
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002586:	429a      	cmp	r2, r3
 8002588:	d114      	bne.n	80025b4 <HAL_RCC_OscConfig+0x518>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6b9b      	ldr	r3, [r3, #56]	; 0x38
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8002594:	429a      	cmp	r2, r3
 8002596:	d10d      	bne.n	80025b4 <HAL_RCC_OscConfig+0x518>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	f003 6260 	and.w	r2, r3, #234881024	; 0xe000000
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80025a2:	429a      	cmp	r2, r3
 80025a4:	d106      	bne.n	80025b4 <HAL_RCC_OscConfig+0x518>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80025b0:	429a      	cmp	r2, r3
 80025b2:	d054      	beq.n	800265e <HAL_RCC_OscConfig+0x5c2>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80025b4:	693b      	ldr	r3, [r7, #16]
 80025b6:	2b0c      	cmp	r3, #12
 80025b8:	d04f      	beq.n	800265a <HAL_RCC_OscConfig+0x5be>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80025ba:	f7ff fcc1 	bl	8001f40 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80025be:	f7fe fed9 	bl	8001374 <HAL_GetTick>
 80025c2:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80025c4:	e008      	b.n	80025d8 <HAL_RCC_OscConfig+0x53c>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025c6:	f7fe fed5 	bl	8001374 <HAL_GetTick>
 80025ca:	4602      	mov	r2, r0
 80025cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025ce:	1ad3      	subs	r3, r2, r3
 80025d0:	2b02      	cmp	r3, #2
 80025d2:	d901      	bls.n	80025d8 <HAL_RCC_OscConfig+0x53c>
              {
                return HAL_TIMEOUT;
 80025d4:	2303      	movs	r3, #3
 80025d6:	e08f      	b.n	80026f8 <HAL_RCC_OscConfig+0x65c>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80025d8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d1ef      	bne.n	80025c6 <HAL_RCC_OscConfig+0x52a>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80025e6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80025ea:	68da      	ldr	r2, [r3, #12]
 80025ec:	4b45      	ldr	r3, [pc, #276]	; (8002704 <HAL_RCC_OscConfig+0x668>)
 80025ee:	4013      	ands	r3, r2
 80025f0:	687a      	ldr	r2, [r7, #4]
 80025f2:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80025f4:	687a      	ldr	r2, [r7, #4]
 80025f6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80025f8:	4311      	orrs	r1, r2
 80025fa:	687a      	ldr	r2, [r7, #4]
 80025fc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80025fe:	0212      	lsls	r2, r2, #8
 8002600:	4311      	orrs	r1, r2
 8002602:	687a      	ldr	r2, [r7, #4]
 8002604:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002606:	4311      	orrs	r1, r2
 8002608:	687a      	ldr	r2, [r7, #4]
 800260a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800260c:	4311      	orrs	r1, r2
 800260e:	687a      	ldr	r2, [r7, #4]
 8002610:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002612:	430a      	orrs	r2, r1
 8002614:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002618:	4313      	orrs	r3, r2
 800261a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800261c:	f7ff fc81 	bl	8001f22 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002620:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002624:	68db      	ldr	r3, [r3, #12]
 8002626:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800262a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800262e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002630:	f7fe fea0 	bl	8001374 <HAL_GetTick>
 8002634:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002636:	e008      	b.n	800264a <HAL_RCC_OscConfig+0x5ae>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002638:	f7fe fe9c 	bl	8001374 <HAL_GetTick>
 800263c:	4602      	mov	r2, r0
 800263e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002640:	1ad3      	subs	r3, r2, r3
 8002642:	2b02      	cmp	r3, #2
 8002644:	d901      	bls.n	800264a <HAL_RCC_OscConfig+0x5ae>
              {
                return HAL_TIMEOUT;
 8002646:	2303      	movs	r3, #3
 8002648:	e056      	b.n	80026f8 <HAL_RCC_OscConfig+0x65c>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800264a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002654:	2b00      	cmp	r3, #0
 8002656:	d0ef      	beq.n	8002638 <HAL_RCC_OscConfig+0x59c>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002658:	e04d      	b.n	80026f6 <HAL_RCC_OscConfig+0x65a>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800265a:	2301      	movs	r3, #1
 800265c:	e04c      	b.n	80026f8 <HAL_RCC_OscConfig+0x65c>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800265e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002668:	2b00      	cmp	r3, #0
 800266a:	d144      	bne.n	80026f6 <HAL_RCC_OscConfig+0x65a>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800266c:	f7ff fc59 	bl	8001f22 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002670:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002674:	68db      	ldr	r3, [r3, #12]
 8002676:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800267a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800267e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002680:	f7fe fe78 	bl	8001374 <HAL_GetTick>
 8002684:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002686:	e008      	b.n	800269a <HAL_RCC_OscConfig+0x5fe>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002688:	f7fe fe74 	bl	8001374 <HAL_GetTick>
 800268c:	4602      	mov	r2, r0
 800268e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002690:	1ad3      	subs	r3, r2, r3
 8002692:	2b02      	cmp	r3, #2
 8002694:	d901      	bls.n	800269a <HAL_RCC_OscConfig+0x5fe>
            {
              return HAL_TIMEOUT;
 8002696:	2303      	movs	r3, #3
 8002698:	e02e      	b.n	80026f8 <HAL_RCC_OscConfig+0x65c>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800269a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d0ef      	beq.n	8002688 <HAL_RCC_OscConfig+0x5ec>
 80026a8:	e025      	b.n	80026f6 <HAL_RCC_OscConfig+0x65a>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80026aa:	693b      	ldr	r3, [r7, #16]
 80026ac:	2b0c      	cmp	r3, #12
 80026ae:	d020      	beq.n	80026f2 <HAL_RCC_OscConfig+0x656>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026b0:	f7ff fc46 	bl	8001f40 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026b4:	f7fe fe5e 	bl	8001374 <HAL_GetTick>
 80026b8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80026ba:	e008      	b.n	80026ce <HAL_RCC_OscConfig+0x632>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026bc:	f7fe fe5a 	bl	8001374 <HAL_GetTick>
 80026c0:	4602      	mov	r2, r0
 80026c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026c4:	1ad3      	subs	r3, r2, r3
 80026c6:	2b02      	cmp	r3, #2
 80026c8:	d901      	bls.n	80026ce <HAL_RCC_OscConfig+0x632>
          {
            return HAL_TIMEOUT;
 80026ca:	2303      	movs	r3, #3
 80026cc:	e014      	b.n	80026f8 <HAL_RCC_OscConfig+0x65c>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80026ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d1ef      	bne.n	80026bc <HAL_RCC_OscConfig+0x620>

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
#else
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLREN));
 80026dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80026e0:	68db      	ldr	r3, [r3, #12]
 80026e2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80026e6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80026ea:	f023 0303 	bic.w	r3, r3, #3
 80026ee:	60d3      	str	r3, [r2, #12]
 80026f0:	e001      	b.n	80026f6 <HAL_RCC_OscConfig+0x65a>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80026f2:	2301      	movs	r3, #1
 80026f4:	e000      	b.n	80026f8 <HAL_RCC_OscConfig+0x65c>
      }
    }
  }
  return HAL_OK;
 80026f6:	2300      	movs	r3, #0
}
 80026f8:	4618      	mov	r0, r3
 80026fa:	3734      	adds	r7, #52	; 0x34
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bd90      	pop	{r4, r7, pc}
 8002700:	58000400 	.word	0x58000400
 8002704:	11c1808c 	.word	0x11c1808c

08002708 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b084      	sub	sp, #16
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
 8002710:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	2b00      	cmp	r3, #0
 8002716:	d101      	bne.n	800271c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002718:	2301      	movs	r3, #1
 800271a:	e12d      	b.n	8002978 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800271c:	4b98      	ldr	r3, [pc, #608]	; (8002980 <HAL_RCC_ClockConfig+0x278>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f003 0307 	and.w	r3, r3, #7
 8002724:	683a      	ldr	r2, [r7, #0]
 8002726:	429a      	cmp	r2, r3
 8002728:	d91b      	bls.n	8002762 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800272a:	4b95      	ldr	r3, [pc, #596]	; (8002980 <HAL_RCC_ClockConfig+0x278>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f023 0207 	bic.w	r2, r3, #7
 8002732:	4993      	ldr	r1, [pc, #588]	; (8002980 <HAL_RCC_ClockConfig+0x278>)
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	4313      	orrs	r3, r2
 8002738:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800273a:	f7fe fe1b 	bl	8001374 <HAL_GetTick>
 800273e:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002740:	e008      	b.n	8002754 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002742:	f7fe fe17 	bl	8001374 <HAL_GetTick>
 8002746:	4602      	mov	r2, r0
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	1ad3      	subs	r3, r2, r3
 800274c:	2b02      	cmp	r3, #2
 800274e:	d901      	bls.n	8002754 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8002750:	2303      	movs	r3, #3
 8002752:	e111      	b.n	8002978 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002754:	4b8a      	ldr	r3, [pc, #552]	; (8002980 <HAL_RCC_ClockConfig+0x278>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f003 0307 	and.w	r3, r3, #7
 800275c:	683a      	ldr	r2, [r7, #0]
 800275e:	429a      	cmp	r2, r3
 8002760:	d1ef      	bne.n	8002742 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f003 0302 	and.w	r3, r3, #2
 800276a:	2b00      	cmp	r3, #0
 800276c:	d016      	beq.n	800279c <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	689b      	ldr	r3, [r3, #8]
 8002772:	4618      	mov	r0, r3
 8002774:	f7ff fb2d 	bl	8001dd2 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002778:	f7fe fdfc 	bl	8001374 <HAL_GetTick>
 800277c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800277e:	e008      	b.n	8002792 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002780:	f7fe fdf8 	bl	8001374 <HAL_GetTick>
 8002784:	4602      	mov	r2, r0
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	1ad3      	subs	r3, r2, r3
 800278a:	2b02      	cmp	r3, #2
 800278c:	d901      	bls.n	8002792 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 800278e:	2303      	movs	r3, #3
 8002790:	e0f2      	b.n	8002978 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8002792:	f7ff fc27 	bl	8001fe4 <LL_RCC_IsActiveFlag_HPRE>
 8002796:	4603      	mov	r3, r0
 8002798:	2b00      	cmp	r3, #0
 800279a:	d0f1      	beq.n	8002780 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f003 0320 	and.w	r3, r3, #32
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d016      	beq.n	80027d6 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	695b      	ldr	r3, [r3, #20]
 80027ac:	4618      	mov	r0, r3
 80027ae:	f7ff fb24 	bl	8001dfa <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80027b2:	f7fe fddf 	bl	8001374 <HAL_GetTick>
 80027b6:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80027b8:	e008      	b.n	80027cc <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80027ba:	f7fe fddb 	bl	8001374 <HAL_GetTick>
 80027be:	4602      	mov	r2, r0
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	1ad3      	subs	r3, r2, r3
 80027c4:	2b02      	cmp	r3, #2
 80027c6:	d901      	bls.n	80027cc <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 80027c8:	2303      	movs	r3, #3
 80027ca:	e0d5      	b.n	8002978 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80027cc:	f7ff fc1c 	bl	8002008 <LL_RCC_IsActiveFlag_C2HPRE>
 80027d0:	4603      	mov	r3, r0
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d0f1      	beq.n	80027ba <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d016      	beq.n	8002810 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	699b      	ldr	r3, [r3, #24]
 80027e6:	4618      	mov	r0, r3
 80027e8:	f7ff fb1d 	bl	8001e26 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80027ec:	f7fe fdc2 	bl	8001374 <HAL_GetTick>
 80027f0:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 80027f2:	e008      	b.n	8002806 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80027f4:	f7fe fdbe 	bl	8001374 <HAL_GetTick>
 80027f8:	4602      	mov	r2, r0
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	1ad3      	subs	r3, r2, r3
 80027fe:	2b02      	cmp	r3, #2
 8002800:	d901      	bls.n	8002806 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8002802:	2303      	movs	r3, #3
 8002804:	e0b8      	b.n	8002978 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8002806:	f7ff fc12 	bl	800202e <LL_RCC_IsActiveFlag_SHDHPRE>
 800280a:	4603      	mov	r3, r0
 800280c:	2b00      	cmp	r3, #0
 800280e:	d0f1      	beq.n	80027f4 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f003 0304 	and.w	r3, r3, #4
 8002818:	2b00      	cmp	r3, #0
 800281a:	d016      	beq.n	800284a <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	68db      	ldr	r3, [r3, #12]
 8002820:	4618      	mov	r0, r3
 8002822:	f7ff fb17 	bl	8001e54 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002826:	f7fe fda5 	bl	8001374 <HAL_GetTick>
 800282a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800282c:	e008      	b.n	8002840 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800282e:	f7fe fda1 	bl	8001374 <HAL_GetTick>
 8002832:	4602      	mov	r2, r0
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	1ad3      	subs	r3, r2, r3
 8002838:	2b02      	cmp	r3, #2
 800283a:	d901      	bls.n	8002840 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 800283c:	2303      	movs	r3, #3
 800283e:	e09b      	b.n	8002978 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8002840:	f7ff fc08 	bl	8002054 <LL_RCC_IsActiveFlag_PPRE1>
 8002844:	4603      	mov	r3, r0
 8002846:	2b00      	cmp	r3, #0
 8002848:	d0f1      	beq.n	800282e <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f003 0308 	and.w	r3, r3, #8
 8002852:	2b00      	cmp	r3, #0
 8002854:	d017      	beq.n	8002886 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	691b      	ldr	r3, [r3, #16]
 800285a:	00db      	lsls	r3, r3, #3
 800285c:	4618      	mov	r0, r3
 800285e:	f7ff fb0d 	bl	8001e7c <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002862:	f7fe fd87 	bl	8001374 <HAL_GetTick>
 8002866:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8002868:	e008      	b.n	800287c <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800286a:	f7fe fd83 	bl	8001374 <HAL_GetTick>
 800286e:	4602      	mov	r2, r0
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	1ad3      	subs	r3, r2, r3
 8002874:	2b02      	cmp	r3, #2
 8002876:	d901      	bls.n	800287c <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8002878:	2303      	movs	r3, #3
 800287a:	e07d      	b.n	8002978 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800287c:	f7ff fbfc 	bl	8002078 <LL_RCC_IsActiveFlag_PPRE2>
 8002880:	4603      	mov	r3, r0
 8002882:	2b00      	cmp	r3, #0
 8002884:	d0f1      	beq.n	800286a <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f003 0301 	and.w	r3, r3, #1
 800288e:	2b00      	cmp	r3, #0
 8002890:	d043      	beq.n	800291a <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	2b02      	cmp	r3, #2
 8002898:	d106      	bne.n	80028a8 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800289a:	f7ff f8e1 	bl	8001a60 <LL_RCC_HSE_IsReady>
 800289e:	4603      	mov	r3, r0
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d11e      	bne.n	80028e2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80028a4:	2301      	movs	r3, #1
 80028a6:	e067      	b.n	8002978 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	2b03      	cmp	r3, #3
 80028ae:	d106      	bne.n	80028be <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 80028b0:	f7ff fb55 	bl	8001f5e <LL_RCC_PLL_IsReady>
 80028b4:	4603      	mov	r3, r0
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d113      	bne.n	80028e2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80028ba:	2301      	movs	r3, #1
 80028bc:	e05c      	b.n	8002978 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	685b      	ldr	r3, [r3, #4]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d106      	bne.n	80028d4 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 80028c6:	f7ff fa15 	bl	8001cf4 <LL_RCC_MSI_IsReady>
 80028ca:	4603      	mov	r3, r0
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d108      	bne.n	80028e2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80028d0:	2301      	movs	r3, #1
 80028d2:	e051      	b.n	8002978 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 80028d4:	f7ff f8f4 	bl	8001ac0 <LL_RCC_HSI_IsReady>
 80028d8:	4603      	mov	r3, r0
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d101      	bne.n	80028e2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80028de:	2301      	movs	r3, #1
 80028e0:	e04a      	b.n	8002978 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	4618      	mov	r0, r3
 80028e8:	f7ff fa53 	bl	8001d92 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80028ec:	f7fe fd42 	bl	8001374 <HAL_GetTick>
 80028f0:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028f2:	e00a      	b.n	800290a <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028f4:	f7fe fd3e 	bl	8001374 <HAL_GetTick>
 80028f8:	4602      	mov	r2, r0
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	1ad3      	subs	r3, r2, r3
 80028fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8002902:	4293      	cmp	r3, r2
 8002904:	d901      	bls.n	800290a <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8002906:	2303      	movs	r3, #3
 8002908:	e036      	b.n	8002978 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800290a:	f7ff fa56 	bl	8001dba <LL_RCC_GetSysClkSource>
 800290e:	4602      	mov	r2, r0
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	685b      	ldr	r3, [r3, #4]
 8002914:	009b      	lsls	r3, r3, #2
 8002916:	429a      	cmp	r2, r3
 8002918:	d1ec      	bne.n	80028f4 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800291a:	4b19      	ldr	r3, [pc, #100]	; (8002980 <HAL_RCC_ClockConfig+0x278>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f003 0307 	and.w	r3, r3, #7
 8002922:	683a      	ldr	r2, [r7, #0]
 8002924:	429a      	cmp	r2, r3
 8002926:	d21b      	bcs.n	8002960 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002928:	4b15      	ldr	r3, [pc, #84]	; (8002980 <HAL_RCC_ClockConfig+0x278>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f023 0207 	bic.w	r2, r3, #7
 8002930:	4913      	ldr	r1, [pc, #76]	; (8002980 <HAL_RCC_ClockConfig+0x278>)
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	4313      	orrs	r3, r2
 8002936:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002938:	f7fe fd1c 	bl	8001374 <HAL_GetTick>
 800293c:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800293e:	e008      	b.n	8002952 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002940:	f7fe fd18 	bl	8001374 <HAL_GetTick>
 8002944:	4602      	mov	r2, r0
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	1ad3      	subs	r3, r2, r3
 800294a:	2b02      	cmp	r3, #2
 800294c:	d901      	bls.n	8002952 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 800294e:	2303      	movs	r3, #3
 8002950:	e012      	b.n	8002978 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002952:	4b0b      	ldr	r3, [pc, #44]	; (8002980 <HAL_RCC_ClockConfig+0x278>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f003 0307 	and.w	r3, r3, #7
 800295a:	683a      	ldr	r2, [r7, #0]
 800295c:	429a      	cmp	r2, r3
 800295e:	d1ef      	bne.n	8002940 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002960:	f000 f87e 	bl	8002a60 <HAL_RCC_GetHCLKFreq>
 8002964:	4603      	mov	r3, r0
 8002966:	4a07      	ldr	r2, [pc, #28]	; (8002984 <HAL_RCC_ClockConfig+0x27c>)
 8002968:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 800296a:	f7fe fd0f 	bl	800138c <HAL_GetTickPrio>
 800296e:	4603      	mov	r3, r0
 8002970:	4618      	mov	r0, r3
 8002972:	f7fe fa1f 	bl	8000db4 <HAL_InitTick>
 8002976:	4603      	mov	r3, r0
}
 8002978:	4618      	mov	r0, r3
 800297a:	3710      	adds	r7, #16
 800297c:	46bd      	mov	sp, r7
 800297e:	bd80      	pop	{r7, pc}
 8002980:	58004000 	.word	0x58004000
 8002984:	20000010 	.word	0x20000010

08002988 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002988:	b590      	push	{r4, r7, lr}
 800298a:	b085      	sub	sp, #20
 800298c:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800298e:	f7ff fa14 	bl	8001dba <LL_RCC_GetSysClkSource>
 8002992:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2b00      	cmp	r3, #0
 8002998:	d10a      	bne.n	80029b0 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800299a:	f7ff f9d0 	bl	8001d3e <LL_RCC_MSI_GetRange>
 800299e:	4603      	mov	r3, r0
 80029a0:	091b      	lsrs	r3, r3, #4
 80029a2:	f003 030f 	and.w	r3, r3, #15
 80029a6:	4a2b      	ldr	r2, [pc, #172]	; (8002a54 <HAL_RCC_GetSysClockFreq+0xcc>)
 80029a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029ac:	60fb      	str	r3, [r7, #12]
 80029ae:	e04b      	b.n	8002a48 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2b04      	cmp	r3, #4
 80029b4:	d102      	bne.n	80029bc <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80029b6:	4b28      	ldr	r3, [pc, #160]	; (8002a58 <HAL_RCC_GetSysClockFreq+0xd0>)
 80029b8:	60fb      	str	r3, [r7, #12]
 80029ba:	e045      	b.n	8002a48 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2b08      	cmp	r3, #8
 80029c0:	d10a      	bne.n	80029d8 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80029c2:	f7ff f81d 	bl	8001a00 <LL_RCC_HSE_IsEnabledDiv2>
 80029c6:	4603      	mov	r3, r0
 80029c8:	2b01      	cmp	r3, #1
 80029ca:	d102      	bne.n	80029d2 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 80029cc:	4b22      	ldr	r3, [pc, #136]	; (8002a58 <HAL_RCC_GetSysClockFreq+0xd0>)
 80029ce:	60fb      	str	r3, [r7, #12]
 80029d0:	e03a      	b.n	8002a48 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 80029d2:	4b22      	ldr	r3, [pc, #136]	; (8002a5c <HAL_RCC_GetSysClockFreq+0xd4>)
 80029d4:	60fb      	str	r3, [r7, #12]
 80029d6:	e037      	b.n	8002a48 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 80029d8:	f7ff faf8 	bl	8001fcc <LL_RCC_PLL_GetMainSource>
 80029dc:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	2b02      	cmp	r3, #2
 80029e2:	d003      	beq.n	80029ec <HAL_RCC_GetSysClockFreq+0x64>
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	2b03      	cmp	r3, #3
 80029e8:	d003      	beq.n	80029f2 <HAL_RCC_GetSysClockFreq+0x6a>
 80029ea:	e00d      	b.n	8002a08 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 80029ec:	4b1a      	ldr	r3, [pc, #104]	; (8002a58 <HAL_RCC_GetSysClockFreq+0xd0>)
 80029ee:	60bb      	str	r3, [r7, #8]
        break;
 80029f0:	e015      	b.n	8002a1e <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80029f2:	f7ff f805 	bl	8001a00 <LL_RCC_HSE_IsEnabledDiv2>
 80029f6:	4603      	mov	r3, r0
 80029f8:	2b01      	cmp	r3, #1
 80029fa:	d102      	bne.n	8002a02 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 80029fc:	4b16      	ldr	r3, [pc, #88]	; (8002a58 <HAL_RCC_GetSysClockFreq+0xd0>)
 80029fe:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8002a00:	e00d      	b.n	8002a1e <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8002a02:	4b16      	ldr	r3, [pc, #88]	; (8002a5c <HAL_RCC_GetSysClockFreq+0xd4>)
 8002a04:	60bb      	str	r3, [r7, #8]
        break;
 8002a06:	e00a      	b.n	8002a1e <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8002a08:	f7ff f999 	bl	8001d3e <LL_RCC_MSI_GetRange>
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	091b      	lsrs	r3, r3, #4
 8002a10:	f003 030f 	and.w	r3, r3, #15
 8002a14:	4a0f      	ldr	r2, [pc, #60]	; (8002a54 <HAL_RCC_GetSysClockFreq+0xcc>)
 8002a16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a1a:	60bb      	str	r3, [r7, #8]
        break;
 8002a1c:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 8002a1e:	f7ff fab0 	bl	8001f82 <LL_RCC_PLL_GetN>
 8002a22:	4602      	mov	r2, r0
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	fb03 f402 	mul.w	r4, r3, r2
 8002a2a:	f7ff fac3 	bl	8001fb4 <LL_RCC_PLL_GetDivider>
 8002a2e:	4603      	mov	r3, r0
 8002a30:	091b      	lsrs	r3, r3, #4
 8002a32:	3301      	adds	r3, #1
 8002a34:	fbb4 f4f3 	udiv	r4, r4, r3
 8002a38:	f7ff fab0 	bl	8001f9c <LL_RCC_PLL_GetR>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	0f5b      	lsrs	r3, r3, #29
 8002a40:	3301      	adds	r3, #1
 8002a42:	fbb4 f3f3 	udiv	r3, r4, r3
 8002a46:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8002a48:	68fb      	ldr	r3, [r7, #12]
}
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	3714      	adds	r7, #20
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd90      	pop	{r4, r7, pc}
 8002a52:	bf00      	nop
 8002a54:	08008a90 	.word	0x08008a90
 8002a58:	00f42400 	.word	0x00f42400
 8002a5c:	01e84800 	.word	0x01e84800

08002a60 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a60:	b598      	push	{r3, r4, r7, lr}
 8002a62:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8002a64:	f7ff ff90 	bl	8002988 <HAL_RCC_GetSysClockFreq>
 8002a68:	4604      	mov	r4, r0
 8002a6a:	f7ff fa1b 	bl	8001ea4 <LL_RCC_GetAHBPrescaler>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	091b      	lsrs	r3, r3, #4
 8002a72:	f003 030f 	and.w	r3, r3, #15
 8002a76:	4a03      	ldr	r2, [pc, #12]	; (8002a84 <HAL_RCC_GetHCLKFreq+0x24>)
 8002a78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a7c:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	bd98      	pop	{r3, r4, r7, pc}
 8002a84:	08008a30 	.word	0x08008a30

08002a88 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a88:	b598      	push	{r3, r4, r7, lr}
 8002a8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002a8c:	f7ff ffe8 	bl	8002a60 <HAL_RCC_GetHCLKFreq>
 8002a90:	4604      	mov	r4, r0
 8002a92:	f7ff fa2e 	bl	8001ef2 <LL_RCC_GetAPB1Prescaler>
 8002a96:	4603      	mov	r3, r0
 8002a98:	0a1b      	lsrs	r3, r3, #8
 8002a9a:	f003 0307 	and.w	r3, r3, #7
 8002a9e:	4a04      	ldr	r2, [pc, #16]	; (8002ab0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002aa0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002aa4:	f003 031f 	and.w	r3, r3, #31
 8002aa8:	fa24 f303 	lsr.w	r3, r4, r3
}
 8002aac:	4618      	mov	r0, r3
 8002aae:	bd98      	pop	{r3, r4, r7, pc}
 8002ab0:	08008a70 	.word	0x08008a70

08002ab4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ab4:	b598      	push	{r3, r4, r7, lr}
 8002ab6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8002ab8:	f7ff ffd2 	bl	8002a60 <HAL_RCC_GetHCLKFreq>
 8002abc:	4604      	mov	r4, r0
 8002abe:	f7ff fa24 	bl	8001f0a <LL_RCC_GetAPB2Prescaler>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	0adb      	lsrs	r3, r3, #11
 8002ac6:	f003 0307 	and.w	r3, r3, #7
 8002aca:	4a04      	ldr	r2, [pc, #16]	; (8002adc <HAL_RCC_GetPCLK2Freq+0x28>)
 8002acc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ad0:	f003 031f 	and.w	r3, r3, #31
 8002ad4:	fa24 f303 	lsr.w	r3, r4, r3
}
 8002ad8:	4618      	mov	r0, r3
 8002ada:	bd98      	pop	{r3, r4, r7, pc}
 8002adc:	08008a70 	.word	0x08008a70

08002ae0 <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b082      	sub	sp, #8
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
 8002ae8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 |
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	226f      	movs	r2, #111	; 0x6f
 8002aee:	601a      	str	r2, [r3, #0]
                                  RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK2 | RCC_CLOCKTYPE_HCLK4);

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = LL_RCC_GetSysClkSource();
 8002af0:	f7ff f963 	bl	8001dba <LL_RCC_GetSysClkSource>
 8002af4:	4602      	mov	r2, r0
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = LL_RCC_GetAHBPrescaler();
 8002afa:	f7ff f9d3 	bl	8001ea4 <LL_RCC_GetAHBPrescaler>
 8002afe:	4602      	mov	r2, r0
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = LL_RCC_GetAPB1Prescaler();
 8002b04:	f7ff f9f5 	bl	8001ef2 <LL_RCC_GetAPB1Prescaler>
 8002b08:	4602      	mov	r2, r0
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = LL_RCC_GetAPB2Prescaler();
 8002b0e:	f7ff f9fc 	bl	8001f0a <LL_RCC_GetAPB2Prescaler>
 8002b12:	4602      	mov	r2, r0
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	611a      	str	r2, [r3, #16]

  /* Get the AHBCLK2Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK2Divider = LL_C2_RCC_GetAHBPrescaler();
 8002b18:	f7ff f9d0 	bl	8001ebc <LL_C2_RCC_GetAHBPrescaler>
 8002b1c:	4602      	mov	r2, r0
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	615a      	str	r2, [r3, #20]

  /* Get the AHBCLK4Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK4Divider = LL_RCC_GetAHB4Prescaler();
 8002b22:	f7ff f9d8 	bl	8001ed6 <LL_RCC_GetAHB4Prescaler>
 8002b26:	4602      	mov	r2, r0
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	619a      	str	r2, [r3, #24]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8002b2c:	4b04      	ldr	r3, [pc, #16]	; (8002b40 <HAL_RCC_GetClockConfig+0x60>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f003 0207 	and.w	r2, r3, #7
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	601a      	str	r2, [r3, #0]
}
 8002b38:	bf00      	nop
 8002b3a:	3708      	adds	r7, #8
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	bd80      	pop	{r7, pc}
 8002b40:	58004000 	.word	0x58004000

08002b44 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b084      	sub	sp, #16
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2bb0      	cmp	r3, #176	; 0xb0
 8002b50:	d903      	bls.n	8002b5a <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8002b52:	4b14      	ldr	r3, [pc, #80]	; (8002ba4 <RCC_SetFlashLatencyFromMSIRange+0x60>)
 8002b54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b56:	60fb      	str	r3, [r7, #12]
 8002b58:	e007      	b.n	8002b6a <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	091b      	lsrs	r3, r3, #4
 8002b5e:	f003 030f 	and.w	r3, r3, #15
 8002b62:	4a10      	ldr	r2, [pc, #64]	; (8002ba4 <RCC_SetFlashLatencyFromMSIRange+0x60>)
 8002b64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b68:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8002b6a:	f7ff f9b4 	bl	8001ed6 <LL_RCC_GetAHB4Prescaler>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	091b      	lsrs	r3, r3, #4
 8002b72:	f003 030f 	and.w	r3, r3, #15
 8002b76:	4a0c      	ldr	r2, [pc, #48]	; (8002ba8 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8002b78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b7c:	68fa      	ldr	r2, [r7, #12]
 8002b7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b82:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
 8002b84:	68bb      	ldr	r3, [r7, #8]
 8002b86:	4a09      	ldr	r2, [pc, #36]	; (8002bac <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8002b88:	fba2 2303 	umull	r2, r3, r2, r3
 8002b8c:	0c9b      	lsrs	r3, r3, #18
 8002b8e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002b92:	4618      	mov	r0, r3
 8002b94:	f000 f80c 	bl	8002bb0 <RCC_SetFlashLatency>
 8002b98:	4603      	mov	r3, r0
#endif /* PWR_CR1_VOS */
}
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	3710      	adds	r7, #16
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}
 8002ba2:	bf00      	nop
 8002ba4:	08008a90 	.word	0x08008a90
 8002ba8:	08008a30 	.word	0x08008a30
 8002bac:	431bde83 	.word	0x431bde83

08002bb0 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8002bb0:	b590      	push	{r4, r7, lr}
 8002bb2:	b08f      	sub	sp, #60	; 0x3c
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
 8002bb8:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8002bba:	4b24      	ldr	r3, [pc, #144]	; (8002c4c <RCC_SetFlashLatency+0x9c>)
 8002bbc:	f107 041c 	add.w	r4, r7, #28
 8002bc0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002bc2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8002bc6:	4b22      	ldr	r3, [pc, #136]	; (8002c50 <RCC_SetFlashLatency+0xa0>)
 8002bc8:	f107 040c 	add.w	r4, r7, #12
 8002bcc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002bce:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
      }
    }
  }
#else
  for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	633b      	str	r3, [r7, #48]	; 0x30
 8002bda:	e013      	b.n	8002c04 <RCC_SetFlashLatency+0x54>
  {
    if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8002bdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bde:	009b      	lsls	r3, r3, #2
 8002be0:	3338      	adds	r3, #56	; 0x38
 8002be2:	443b      	add	r3, r7
 8002be4:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8002be8:	687a      	ldr	r2, [r7, #4]
 8002bea:	429a      	cmp	r2, r3
 8002bec:	d807      	bhi.n	8002bfe <RCC_SetFlashLatency+0x4e>
    {
      latency = FLASH_LATENCY_RANGE[index];
 8002bee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bf0:	009b      	lsls	r3, r3, #2
 8002bf2:	3338      	adds	r3, #56	; 0x38
 8002bf4:	443b      	add	r3, r7
 8002bf6:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8002bfa:	637b      	str	r3, [r7, #52]	; 0x34
      break;
 8002bfc:	e005      	b.n	8002c0a <RCC_SetFlashLatency+0x5a>
  for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8002bfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c00:	3301      	adds	r3, #1
 8002c02:	633b      	str	r3, [r7, #48]	; 0x30
 8002c04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c06:	2b03      	cmp	r3, #3
 8002c08:	d9e8      	bls.n	8002bdc <RCC_SetFlashLatency+0x2c>
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 8002c0a:	4b12      	ldr	r3, [pc, #72]	; (8002c54 <RCC_SetFlashLatency+0xa4>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f023 0207 	bic.w	r2, r3, #7
 8002c12:	4910      	ldr	r1, [pc, #64]	; (8002c54 <RCC_SetFlashLatency+0xa4>)
 8002c14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c16:	4313      	orrs	r3, r2
 8002c18:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002c1a:	f7fe fbab 	bl	8001374 <HAL_GetTick>
 8002c1e:	62f8      	str	r0, [r7, #44]	; 0x2c

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8002c20:	e008      	b.n	8002c34 <RCC_SetFlashLatency+0x84>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002c22:	f7fe fba7 	bl	8001374 <HAL_GetTick>
 8002c26:	4602      	mov	r2, r0
 8002c28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c2a:	1ad3      	subs	r3, r2, r3
 8002c2c:	2b02      	cmp	r3, #2
 8002c2e:	d901      	bls.n	8002c34 <RCC_SetFlashLatency+0x84>
    {
      return HAL_TIMEOUT;
 8002c30:	2303      	movs	r3, #3
 8002c32:	e007      	b.n	8002c44 <RCC_SetFlashLatency+0x94>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8002c34:	4b07      	ldr	r3, [pc, #28]	; (8002c54 <RCC_SetFlashLatency+0xa4>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f003 0307 	and.w	r3, r3, #7
 8002c3c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002c3e:	429a      	cmp	r2, r3
 8002c40:	d1ef      	bne.n	8002c22 <RCC_SetFlashLatency+0x72>
    }
  }
  return HAL_OK;
 8002c42:	2300      	movs	r3, #0
}
 8002c44:	4618      	mov	r0, r3
 8002c46:	373c      	adds	r7, #60	; 0x3c
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bd90      	pop	{r4, r7, pc}
 8002c4c:	080089f8 	.word	0x080089f8
 8002c50:	08008a08 	.word	0x08008a08
 8002c54:	58004000 	.word	0x58004000

08002c58 <LL_RCC_LSE_IsEnabled>:
{
 8002c58:	b480      	push	{r7}
 8002c5a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8002c5c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c64:	f003 0301 	and.w	r3, r3, #1
 8002c68:	2b01      	cmp	r3, #1
 8002c6a:	d101      	bne.n	8002c70 <LL_RCC_LSE_IsEnabled+0x18>
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	e000      	b.n	8002c72 <LL_RCC_LSE_IsEnabled+0x1a>
 8002c70:	2300      	movs	r3, #0
}
 8002c72:	4618      	mov	r0, r3
 8002c74:	46bd      	mov	sp, r7
 8002c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7a:	4770      	bx	lr

08002c7c <LL_RCC_LSE_IsReady>:
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8002c80:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c88:	f003 0302 	and.w	r3, r3, #2
 8002c8c:	2b02      	cmp	r3, #2
 8002c8e:	d101      	bne.n	8002c94 <LL_RCC_LSE_IsReady+0x18>
 8002c90:	2301      	movs	r3, #1
 8002c92:	e000      	b.n	8002c96 <LL_RCC_LSE_IsReady+0x1a>
 8002c94:	2300      	movs	r3, #0
}
 8002c96:	4618      	mov	r0, r3
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9e:	4770      	bx	lr

08002ca0 <LL_RCC_MSI_EnablePLLMode>:
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN);
 8002ca4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002cae:	f043 0304 	orr.w	r3, r3, #4
 8002cb2:	6013      	str	r3, [r2, #0]
}
 8002cb4:	bf00      	nop
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbc:	4770      	bx	lr

08002cbe <LL_RCC_SetRFWKPClockSource>:
{
 8002cbe:	b480      	push	{r7}
 8002cc0:	b083      	sub	sp, #12
 8002cc2:	af00      	add	r7, sp, #0
 8002cc4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8002cc6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002cca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002cce:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002cd2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	4313      	orrs	r3, r2
 8002cda:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8002cde:	bf00      	nop
 8002ce0:	370c      	adds	r7, #12
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce8:	4770      	bx	lr

08002cea <LL_RCC_SetSMPSClockSource>:
{
 8002cea:	b480      	push	{r7}
 8002cec:	b083      	sub	sp, #12
 8002cee:	af00      	add	r7, sp, #0
 8002cf0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8002cf2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002cf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cf8:	f023 0203 	bic.w	r2, r3, #3
 8002cfc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	4313      	orrs	r3, r2
 8002d04:	624b      	str	r3, [r1, #36]	; 0x24
}
 8002d06:	bf00      	nop
 8002d08:	370c      	adds	r7, #12
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d10:	4770      	bx	lr

08002d12 <LL_RCC_SetSMPSPrescaler>:
{
 8002d12:	b480      	push	{r7}
 8002d14:	b083      	sub	sp, #12
 8002d16:	af00      	add	r7, sp, #0
 8002d18:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8002d1a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d20:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002d24:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	4313      	orrs	r3, r2
 8002d2c:	624b      	str	r3, [r1, #36]	; 0x24
}
 8002d2e:	bf00      	nop
 8002d30:	370c      	adds	r7, #12
 8002d32:	46bd      	mov	sp, r7
 8002d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d38:	4770      	bx	lr

08002d3a <LL_RCC_SetUSARTClockSource>:
{
 8002d3a:	b480      	push	{r7}
 8002d3c:	b083      	sub	sp, #12
 8002d3e:	af00      	add	r7, sp, #0
 8002d40:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8002d42:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d4a:	f023 0203 	bic.w	r2, r3, #3
 8002d4e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	4313      	orrs	r3, r2
 8002d56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002d5a:	bf00      	nop
 8002d5c:	370c      	adds	r7, #12
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d64:	4770      	bx	lr

08002d66 <LL_RCC_SetLPUARTClockSource>:
{
 8002d66:	b480      	push	{r7}
 8002d68:	b083      	sub	sp, #12
 8002d6a:	af00      	add	r7, sp, #0
 8002d6c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8002d6e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d76:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002d7a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	4313      	orrs	r3, r2
 8002d82:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002d86:	bf00      	nop
 8002d88:	370c      	adds	r7, #12
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d90:	4770      	bx	lr

08002d92 <LL_RCC_SetI2CClockSource>:
{
 8002d92:	b480      	push	{r7}
 8002d94:	b083      	sub	sp, #12
 8002d96:	af00      	add	r7, sp, #0
 8002d98:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8002d9a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d9e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	091b      	lsrs	r3, r3, #4
 8002da6:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8002daa:	43db      	mvns	r3, r3
 8002dac:	401a      	ands	r2, r3
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	011b      	lsls	r3, r3, #4
 8002db2:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8002db6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002dba:	4313      	orrs	r3, r2
 8002dbc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002dc0:	bf00      	nop
 8002dc2:	370c      	adds	r7, #12
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dca:	4770      	bx	lr

08002dcc <LL_RCC_SetLPTIMClockSource>:
{
 8002dcc:	b480      	push	{r7}
 8002dce:	b083      	sub	sp, #12
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8002dd4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002dd8:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	0c1b      	lsrs	r3, r3, #16
 8002de0:	041b      	lsls	r3, r3, #16
 8002de2:	43db      	mvns	r3, r3
 8002de4:	401a      	ands	r2, r3
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	041b      	lsls	r3, r3, #16
 8002dea:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002dee:	4313      	orrs	r3, r2
 8002df0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002df4:	bf00      	nop
 8002df6:	370c      	adds	r7, #12
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfe:	4770      	bx	lr

08002e00 <LL_RCC_SetRNGClockSource>:
{
 8002e00:	b480      	push	{r7}
 8002e02:	b083      	sub	sp, #12
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8002e08:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e10:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8002e14:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	4313      	orrs	r3, r2
 8002e1c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002e20:	bf00      	nop
 8002e22:	370c      	adds	r7, #12
 8002e24:	46bd      	mov	sp, r7
 8002e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2a:	4770      	bx	lr

08002e2c <LL_RCC_SetCLK48ClockSource>:
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b083      	sub	sp, #12
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8002e34:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e3c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002e40:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	4313      	orrs	r3, r2
 8002e48:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002e4c:	bf00      	nop
 8002e4e:	370c      	adds	r7, #12
 8002e50:	46bd      	mov	sp, r7
 8002e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e56:	4770      	bx	lr

08002e58 <LL_RCC_SetADCClockSource>:
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b083      	sub	sp, #12
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8002e60:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e68:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002e6c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	4313      	orrs	r3, r2
 8002e74:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8002e78:	bf00      	nop
 8002e7a:	370c      	adds	r7, #12
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e82:	4770      	bx	lr

08002e84 <LL_RCC_SetRTCClockSource>:
{
 8002e84:	b480      	push	{r7}
 8002e86:	b083      	sub	sp, #12
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8002e8c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e94:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002e98:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	4313      	orrs	r3, r2
 8002ea0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8002ea4:	bf00      	nop
 8002ea6:	370c      	adds	r7, #12
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eae:	4770      	bx	lr

08002eb0 <LL_RCC_GetRTCClockSource>:
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8002eb4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002eb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ebc:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec8:	4770      	bx	lr

08002eca <LL_RCC_ForceBackupDomainReset>:
{
 8002eca:	b480      	push	{r7}
 8002ecc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8002ece:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ed2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ed6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002eda:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ede:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8002ee2:	bf00      	nop
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eea:	4770      	bx	lr

08002eec <LL_RCC_ReleaseBackupDomainReset>:
{
 8002eec:	b480      	push	{r7}
 8002eee:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8002ef0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ef4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ef8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002efc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f00:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8002f04:	bf00      	nop
 8002f06:	46bd      	mov	sp, r7
 8002f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0c:	4770      	bx	lr

08002f0e <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002f0e:	b580      	push	{r7, lr}
 8002f10:	b088      	sub	sp, #32
 8002f12:	af00      	add	r7, sp, #0
 8002f14:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8002f16:	2300      	movs	r3, #0
 8002f18:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d046      	beq.n	8002fb8 <HAL_RCCEx_PeriphCLKConfig+0xaa>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 8002f2a:	f7ff ffc1 	bl	8002eb0 <LL_RCC_GetRTCClockSource>
 8002f2e:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6a1b      	ldr	r3, [r3, #32]
 8002f34:	69ba      	ldr	r2, [r7, #24]
 8002f36:	429a      	cmp	r2, r3
 8002f38:	d03c      	beq.n	8002fb4 <HAL_RCCEx_PeriphCLKConfig+0xa6>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8002f3a:	f7fe fd51 	bl	80019e0 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8002f3e:	69bb      	ldr	r3, [r7, #24]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d105      	bne.n	8002f50 <HAL_RCCEx_PeriphCLKConfig+0x42>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6a1b      	ldr	r3, [r3, #32]
 8002f48:	4618      	mov	r0, r3
 8002f4a:	f7ff ff9b 	bl	8002e84 <LL_RCC_SetRTCClockSource>
 8002f4e:	e02e      	b.n	8002fae <HAL_RCCEx_PeriphCLKConfig+0xa0>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 8002f50:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002f54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f58:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8002f5a:	f7ff ffb6 	bl	8002eca <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 8002f5e:	f7ff ffc5 	bl	8002eec <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8002f62:	697b      	ldr	r3, [r7, #20]
 8002f64:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6a1b      	ldr	r3, [r3, #32]
 8002f6c:	4313      	orrs	r3, r2
 8002f6e:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 8002f70:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002f74:	697b      	ldr	r3, [r7, #20]
 8002f76:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8002f7a:	f7ff fe6d 	bl	8002c58 <LL_RCC_LSE_IsEnabled>
 8002f7e:	4603      	mov	r3, r0
 8002f80:	2b01      	cmp	r3, #1
 8002f82:	d114      	bne.n	8002fae <HAL_RCCEx_PeriphCLKConfig+0xa0>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002f84:	f7fe f9f6 	bl	8001374 <HAL_GetTick>
 8002f88:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 8002f8a:	e00b      	b.n	8002fa4 <HAL_RCCEx_PeriphCLKConfig+0x96>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f8c:	f7fe f9f2 	bl	8001374 <HAL_GetTick>
 8002f90:	4602      	mov	r2, r0
 8002f92:	693b      	ldr	r3, [r7, #16]
 8002f94:	1ad3      	subs	r3, r2, r3
 8002f96:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d902      	bls.n	8002fa4 <HAL_RCCEx_PeriphCLKConfig+0x96>
            {
              ret = HAL_TIMEOUT;
 8002f9e:	2303      	movs	r3, #3
 8002fa0:	77fb      	strb	r3, [r7, #31]
              break;
 8002fa2:	e004      	b.n	8002fae <HAL_RCCEx_PeriphCLKConfig+0xa0>
          while (LL_RCC_LSE_IsReady() != 1U)
 8002fa4:	f7ff fe6a 	bl	8002c7c <LL_RCC_LSE_IsReady>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	2b01      	cmp	r3, #1
 8002fac:	d1ee      	bne.n	8002f8c <HAL_RCCEx_PeriphCLKConfig+0x7e>
          }
        }
      }

      /* set overall return value */
      status = ret;
 8002fae:	7ffb      	ldrb	r3, [r7, #31]
 8002fb0:	77bb      	strb	r3, [r7, #30]
 8002fb2:	e001      	b.n	8002fb8 <HAL_RCCEx_PeriphCLKConfig+0xaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002fb4:	7ffb      	ldrb	r3, [r7, #31]
 8002fb6:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f003 0301 	and.w	r3, r3, #1
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d004      	beq.n	8002fce <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	4618      	mov	r0, r3
 8002fca:	f7ff feb6 	bl	8002d3a <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f003 0302 	and.w	r3, r3, #2
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d004      	beq.n	8002fe4 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	689b      	ldr	r3, [r3, #8]
 8002fde:	4618      	mov	r0, r3
 8002fe0:	f7ff fec1 	bl	8002d66 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f003 0310 	and.w	r3, r3, #16
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d004      	beq.n	8002ffa <HAL_RCCEx_PeriphCLKConfig+0xec>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	691b      	ldr	r3, [r3, #16]
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	f7ff fee9 	bl	8002dcc <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f003 0320 	and.w	r3, r3, #32
 8003002:	2b00      	cmp	r3, #0
 8003004:	d004      	beq.n	8003010 <HAL_RCCEx_PeriphCLKConfig+0x102>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	695b      	ldr	r3, [r3, #20]
 800300a:	4618      	mov	r0, r3
 800300c:	f7ff fede 	bl	8002dcc <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f003 0304 	and.w	r3, r3, #4
 8003018:	2b00      	cmp	r3, #0
 800301a:	d004      	beq.n	8003026 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	68db      	ldr	r3, [r3, #12]
 8003020:	4618      	mov	r0, r3
 8003022:	f7ff feb6 	bl	8002d92 <LL_RCC_SetI2CClockSource>
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800302e:	2b00      	cmp	r3, #0
 8003030:	d02b      	beq.n	800308a <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	699b      	ldr	r3, [r3, #24]
 8003036:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800303a:	d008      	beq.n	800304e <HAL_RCCEx_PeriphCLKConfig+0x140>
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	699b      	ldr	r3, [r3, #24]
 8003040:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003044:	d003      	beq.n	800304e <HAL_RCCEx_PeriphCLKConfig+0x140>
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	699b      	ldr	r3, [r3, #24]
 800304a:	2b00      	cmp	r3, #0
 800304c:	d105      	bne.n	800305a <HAL_RCCEx_PeriphCLKConfig+0x14c>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	699b      	ldr	r3, [r3, #24]
 8003052:	4618      	mov	r0, r3
 8003054:	f7ff fed4 	bl	8002e00 <LL_RCC_SetRNGClockSource>
 8003058:	e00a      	b.n	8003070 <HAL_RCCEx_PeriphCLKConfig+0x162>
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	699b      	ldr	r3, [r3, #24]
 800305e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003062:	60fb      	str	r3, [r7, #12]
 8003064:	2000      	movs	r0, #0
 8003066:	f7ff fecb 	bl	8002e00 <LL_RCC_SetRNGClockSource>
 800306a:	68f8      	ldr	r0, [r7, #12]
 800306c:	f7ff fede 	bl	8002e2c <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	699b      	ldr	r3, [r3, #24]
 8003074:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 8003078:	d107      	bne.n	800308a <HAL_RCCEx_PeriphCLKConfig+0x17c>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800307a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800307e:	68db      	ldr	r3, [r3, #12]
 8003080:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003084:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003088:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003092:	2b00      	cmp	r3, #0
 8003094:	d011      	beq.n	80030ba <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	69db      	ldr	r3, [r3, #28]
 800309a:	4618      	mov	r0, r3
 800309c:	f7ff fedc 	bl	8002e58 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	69db      	ldr	r3, [r3, #28]
 80030a4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80030a8:	d107      	bne.n	80030ba <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80030aa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80030ae:	68db      	ldr	r3, [r3, #12]
 80030b0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80030b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030b8:	60d3      	str	r3, [r2, #12]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d004      	beq.n	80030d0 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ca:	4618      	mov	r0, r3
 80030cc:	f7ff fdf7 	bl	8002cbe <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d009      	beq.n	80030f0 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030e0:	4618      	mov	r0, r3
 80030e2:	f7ff fe16 	bl	8002d12 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030ea:	4618      	mov	r0, r3
 80030ec:	f7ff fdfd 	bl	8002cea <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 80030f0:	7fbb      	ldrb	r3, [r7, #30]
}
 80030f2:	4618      	mov	r0, r3
 80030f4:	3720      	adds	r7, #32
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}

080030fa <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with @ref HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80030fa:	b580      	push	{r7, lr}
 80030fc:	af00      	add	r7, sp, #0
  LL_RCC_MSI_EnablePLLMode() ;
 80030fe:	f7ff fdcf 	bl	8002ca0 <LL_RCC_MSI_EnablePLLMode>
}
 8003102:	bf00      	nop
 8003104:	bd80      	pop	{r7, pc}
	...

08003108 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b084      	sub	sp, #16
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d101      	bne.n	800311a <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8003116:	2301      	movs	r3, #1
 8003118:	e09f      	b.n	800325a <HAL_RTC_Init+0x152>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003120:	b2db      	uxtb	r3, r3
 8003122:	2b00      	cmp	r3, #0
 8003124:	d106      	bne.n	8003134 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	2200      	movs	r2, #0
 800312a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800312e:	6878      	ldr	r0, [r7, #4]
 8003130:	f7fd fdac 	bl	8000c8c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2202      	movs	r2, #2
 8003138:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Check if the calendar has been not initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800313c:	4b49      	ldr	r3, [pc, #292]	; (8003264 <HAL_RTC_Init+0x15c>)
 800313e:	68db      	ldr	r3, [r3, #12]
 8003140:	f003 0310 	and.w	r3, r3, #16
 8003144:	2b10      	cmp	r3, #16
 8003146:	d07e      	beq.n	8003246 <HAL_RTC_Init+0x13e>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	22ca      	movs	r2, #202	; 0xca
 800314e:	625a      	str	r2, [r3, #36]	; 0x24
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	2253      	movs	r2, #83	; 0x53
 8003156:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Initialization mode */
    if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8003158:	6878      	ldr	r0, [r7, #4]
 800315a:	f000 f8ab 	bl	80032b4 <RTC_EnterInitMode>
 800315e:	4603      	mov	r3, r0
 8003160:	2b00      	cmp	r3, #0
 8003162:	d00a      	beq.n	800317a <HAL_RTC_Init+0x72>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	22ff      	movs	r2, #255	; 0xff
 800316a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2204      	movs	r2, #4
 8003170:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

      status = HAL_ERROR;
 8003174:	2301      	movs	r3, #1
 8003176:	73fb      	strb	r3, [r7, #15]
 8003178:	e067      	b.n	800324a <HAL_RTC_Init+0x142>
    }
    else
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	689b      	ldr	r3, [r3, #8]
 8003180:	687a      	ldr	r2, [r7, #4]
 8003182:	6812      	ldr	r2, [r2, #0]
 8003184:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8003188:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800318c:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	6899      	ldr	r1, [r3, #8]
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	685a      	ldr	r2, [r3, #4]
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	691b      	ldr	r3, [r3, #16]
 800319c:	431a      	orrs	r2, r3
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	699b      	ldr	r3, [r3, #24]
 80031a2:	431a      	orrs	r2, r3
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	430a      	orrs	r2, r1
 80031aa:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	687a      	ldr	r2, [r7, #4]
 80031b2:	68d2      	ldr	r2, [r2, #12]
 80031b4:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	6919      	ldr	r1, [r3, #16]
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	689b      	ldr	r3, [r3, #8]
 80031c0:	041a      	lsls	r2, r3, #16
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	430a      	orrs	r2, r1
 80031c8:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	68da      	ldr	r2, [r3, #12]
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80031d8:	60da      	str	r2, [r3, #12]

#if defined(RTC_OR_ALARMOUTTYPE)
      hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
#else
      hrtc->Instance->OR &= (uint32_t)~(RTC_OR_OUT_RMP);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f022 0202 	bic.w	r2, r2, #2
 80031e8:	64da      	str	r2, [r3, #76]	; 0x4c
#endif /* RTC_OR_ALARMOUTTYPE */
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	69da      	ldr	r2, [r3, #28]
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	695b      	ldr	r3, [r3, #20]
 80031f8:	431a      	orrs	r2, r3
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	430a      	orrs	r2, r1
 8003200:	64da      	str	r2, [r3, #76]	; 0x4c

      /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
      if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	689b      	ldr	r3, [r3, #8]
 8003208:	f003 0320 	and.w	r3, r3, #32
 800320c:	2b00      	cmp	r3, #0
 800320e:	d113      	bne.n	8003238 <HAL_RTC_Init+0x130>
      {
        if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003210:	6878      	ldr	r0, [r7, #4]
 8003212:	f000 f829 	bl	8003268 <HAL_RTC_WaitForSynchro>
 8003216:	4603      	mov	r3, r0
 8003218:	2b00      	cmp	r3, #0
 800321a:	d00d      	beq.n	8003238 <HAL_RTC_Init+0x130>
        {
          /* Enable the write protection for RTC registers */
          __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	22ff      	movs	r2, #255	; 0xff
 8003222:	625a      	str	r2, [r3, #36]	; 0x24

          hrtc->State = HAL_RTC_STATE_ERROR;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2204      	movs	r2, #4
 8003228:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2200      	movs	r2, #0
 8003230:	f883 2020 	strb.w	r2, [r3, #32]

          return HAL_ERROR;
 8003234:	2301      	movs	r3, #1
 8003236:	e010      	b.n	800325a <HAL_RTC_Init+0x152>
        }
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	22ff      	movs	r2, #255	; 0xff
 800323e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Set RTC state */
      status = HAL_OK;
 8003240:	2300      	movs	r3, #0
 8003242:	73fb      	strb	r3, [r7, #15]
 8003244:	e001      	b.n	800324a <HAL_RTC_Init+0x142>
  }
  else
  {
    /* Calendar is already initialized */
    /* Set flag to OK */
    status = HAL_OK;
 8003246:	2300      	movs	r3, #0
 8003248:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800324a:	7bfb      	ldrb	r3, [r7, #15]
 800324c:	2b00      	cmp	r3, #0
 800324e:	d103      	bne.n	8003258 <HAL_RTC_Init+0x150>
  {
    /* Change RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2201      	movs	r2, #1
 8003254:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  return status;
 8003258:	7bfb      	ldrb	r3, [r7, #15]
}
 800325a:	4618      	mov	r0, r3
 800325c:	3710      	adds	r7, #16
 800325e:	46bd      	mov	sp, r7
 8003260:	bd80      	pop	{r7, pc}
 8003262:	bf00      	nop
 8003264:	40002800 	.word	0x40002800

08003268 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b084      	sub	sp, #16
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	68da      	ldr	r2, [r3, #12]
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800327e:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8003280:	f7fe f878 	bl	8001374 <HAL_GetTick>
 8003284:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003286:	e009      	b.n	800329c <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003288:	f7fe f874 	bl	8001374 <HAL_GetTick>
 800328c:	4602      	mov	r2, r0
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	1ad3      	subs	r3, r2, r3
 8003292:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003296:	d901      	bls.n	800329c <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8003298:	2303      	movs	r3, #3
 800329a:	e007      	b.n	80032ac <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	68db      	ldr	r3, [r3, #12]
 80032a2:	f003 0320 	and.w	r3, r3, #32
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d0ee      	beq.n	8003288 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 80032aa:	2300      	movs	r3, #0
}
 80032ac:	4618      	mov	r0, r3
 80032ae:	3710      	adds	r7, #16
 80032b0:	46bd      	mov	sp, r7
 80032b2:	bd80      	pop	{r7, pc}

080032b4 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b084      	sub	sp, #16
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	68db      	ldr	r3, [r3, #12]
 80032c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d119      	bne.n	80032fe <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f04f 32ff 	mov.w	r2, #4294967295
 80032d2:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80032d4:	f7fe f84e 	bl	8001374 <HAL_GetTick>
 80032d8:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80032da:	e009      	b.n	80032f0 <RTC_EnterInitMode+0x3c>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80032dc:	f7fe f84a 	bl	8001374 <HAL_GetTick>
 80032e0:	4602      	mov	r2, r0
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	1ad3      	subs	r3, r2, r3
 80032e6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80032ea:	d901      	bls.n	80032f0 <RTC_EnterInitMode+0x3c>
      {
        return HAL_TIMEOUT;
 80032ec:	2303      	movs	r3, #3
 80032ee:	e007      	b.n	8003300 <RTC_EnterInitMode+0x4c>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	68db      	ldr	r3, [r3, #12]
 80032f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d0ee      	beq.n	80032dc <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 80032fe:	2300      	movs	r3, #0
}
 8003300:	4618      	mov	r0, r3
 8003302:	3710      	adds	r7, #16
 8003304:	46bd      	mov	sp, r7
 8003306:	bd80      	pop	{r7, pc}

08003308 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b082      	sub	sp, #8
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2b00      	cmp	r3, #0
 8003314:	d101      	bne.n	800331a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003316:	2301      	movs	r3, #1
 8003318:	e049      	b.n	80033ae <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003320:	b2db      	uxtb	r3, r3
 8003322:	2b00      	cmp	r3, #0
 8003324:	d106      	bne.n	8003334 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2200      	movs	r2, #0
 800332a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800332e:	6878      	ldr	r0, [r7, #4]
 8003330:	f000 f841 	bl	80033b6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2202      	movs	r2, #2
 8003338:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681a      	ldr	r2, [r3, #0]
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	3304      	adds	r3, #4
 8003344:	4619      	mov	r1, r3
 8003346:	4610      	mov	r0, r2
 8003348:	f000 f9d6 	bl	80036f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2201      	movs	r2, #1
 8003350:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	2201      	movs	r2, #1
 8003358:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2201      	movs	r2, #1
 8003360:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2201      	movs	r2, #1
 8003368:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2201      	movs	r2, #1
 8003370:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2201      	movs	r2, #1
 8003378:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2201      	movs	r2, #1
 8003380:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2201      	movs	r2, #1
 8003388:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2201      	movs	r2, #1
 8003390:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2201      	movs	r2, #1
 8003398:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2201      	movs	r2, #1
 80033a0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2201      	movs	r2, #1
 80033a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80033ac:	2300      	movs	r3, #0
}
 80033ae:	4618      	mov	r0, r3
 80033b0:	3708      	adds	r7, #8
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bd80      	pop	{r7, pc}

080033b6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80033b6:	b480      	push	{r7}
 80033b8:	b083      	sub	sp, #12
 80033ba:	af00      	add	r7, sp, #0
 80033bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80033be:	bf00      	nop
 80033c0:	370c      	adds	r7, #12
 80033c2:	46bd      	mov	sp, r7
 80033c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c8:	4770      	bx	lr
	...

080033cc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80033cc:	b480      	push	{r7}
 80033ce:	b085      	sub	sp, #20
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033da:	b2db      	uxtb	r3, r3
 80033dc:	2b01      	cmp	r3, #1
 80033de:	d001      	beq.n	80033e4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80033e0:	2301      	movs	r3, #1
 80033e2:	e036      	b.n	8003452 <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2202      	movs	r2, #2
 80033e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	68da      	ldr	r2, [r3, #12]
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f042 0201 	orr.w	r2, r2, #1
 80033fa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4a17      	ldr	r2, [pc, #92]	; (8003460 <HAL_TIM_Base_Start_IT+0x94>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d004      	beq.n	8003410 <HAL_TIM_Base_Start_IT+0x44>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800340e:	d115      	bne.n	800343c <HAL_TIM_Base_Start_IT+0x70>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	689a      	ldr	r2, [r3, #8]
 8003416:	4b13      	ldr	r3, [pc, #76]	; (8003464 <HAL_TIM_Base_Start_IT+0x98>)
 8003418:	4013      	ands	r3, r2
 800341a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	2b06      	cmp	r3, #6
 8003420:	d015      	beq.n	800344e <HAL_TIM_Base_Start_IT+0x82>
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003428:	d011      	beq.n	800344e <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	681a      	ldr	r2, [r3, #0]
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f042 0201 	orr.w	r2, r2, #1
 8003438:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800343a:	e008      	b.n	800344e <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	681a      	ldr	r2, [r3, #0]
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f042 0201 	orr.w	r2, r2, #1
 800344a:	601a      	str	r2, [r3, #0]
 800344c:	e000      	b.n	8003450 <HAL_TIM_Base_Start_IT+0x84>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800344e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003450:	2300      	movs	r3, #0
}
 8003452:	4618      	mov	r0, r3
 8003454:	3714      	adds	r7, #20
 8003456:	46bd      	mov	sp, r7
 8003458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345c:	4770      	bx	lr
 800345e:	bf00      	nop
 8003460:	40012c00 	.word	0x40012c00
 8003464:	00010007 	.word	0x00010007

08003468 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b082      	sub	sp, #8
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	691b      	ldr	r3, [r3, #16]
 8003476:	f003 0302 	and.w	r3, r3, #2
 800347a:	2b02      	cmp	r3, #2
 800347c:	d122      	bne.n	80034c4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	68db      	ldr	r3, [r3, #12]
 8003484:	f003 0302 	and.w	r3, r3, #2
 8003488:	2b02      	cmp	r3, #2
 800348a:	d11b      	bne.n	80034c4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f06f 0202 	mvn.w	r2, #2
 8003494:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2201      	movs	r2, #1
 800349a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	699b      	ldr	r3, [r3, #24]
 80034a2:	f003 0303 	and.w	r3, r3, #3
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d003      	beq.n	80034b2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80034aa:	6878      	ldr	r0, [r7, #4]
 80034ac:	f000 f905 	bl	80036ba <HAL_TIM_IC_CaptureCallback>
 80034b0:	e005      	b.n	80034be <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80034b2:	6878      	ldr	r0, [r7, #4]
 80034b4:	f000 f8f7 	bl	80036a6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034b8:	6878      	ldr	r0, [r7, #4]
 80034ba:	f000 f908 	bl	80036ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2200      	movs	r2, #0
 80034c2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	691b      	ldr	r3, [r3, #16]
 80034ca:	f003 0304 	and.w	r3, r3, #4
 80034ce:	2b04      	cmp	r3, #4
 80034d0:	d122      	bne.n	8003518 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	68db      	ldr	r3, [r3, #12]
 80034d8:	f003 0304 	and.w	r3, r3, #4
 80034dc:	2b04      	cmp	r3, #4
 80034de:	d11b      	bne.n	8003518 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f06f 0204 	mvn.w	r2, #4
 80034e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2202      	movs	r2, #2
 80034ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	699b      	ldr	r3, [r3, #24]
 80034f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d003      	beq.n	8003506 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034fe:	6878      	ldr	r0, [r7, #4]
 8003500:	f000 f8db 	bl	80036ba <HAL_TIM_IC_CaptureCallback>
 8003504:	e005      	b.n	8003512 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003506:	6878      	ldr	r0, [r7, #4]
 8003508:	f000 f8cd 	bl	80036a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800350c:	6878      	ldr	r0, [r7, #4]
 800350e:	f000 f8de 	bl	80036ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	2200      	movs	r2, #0
 8003516:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	691b      	ldr	r3, [r3, #16]
 800351e:	f003 0308 	and.w	r3, r3, #8
 8003522:	2b08      	cmp	r3, #8
 8003524:	d122      	bne.n	800356c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	68db      	ldr	r3, [r3, #12]
 800352c:	f003 0308 	and.w	r3, r3, #8
 8003530:	2b08      	cmp	r3, #8
 8003532:	d11b      	bne.n	800356c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f06f 0208 	mvn.w	r2, #8
 800353c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2204      	movs	r2, #4
 8003542:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	69db      	ldr	r3, [r3, #28]
 800354a:	f003 0303 	and.w	r3, r3, #3
 800354e:	2b00      	cmp	r3, #0
 8003550:	d003      	beq.n	800355a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003552:	6878      	ldr	r0, [r7, #4]
 8003554:	f000 f8b1 	bl	80036ba <HAL_TIM_IC_CaptureCallback>
 8003558:	e005      	b.n	8003566 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800355a:	6878      	ldr	r0, [r7, #4]
 800355c:	f000 f8a3 	bl	80036a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003560:	6878      	ldr	r0, [r7, #4]
 8003562:	f000 f8b4 	bl	80036ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2200      	movs	r2, #0
 800356a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	691b      	ldr	r3, [r3, #16]
 8003572:	f003 0310 	and.w	r3, r3, #16
 8003576:	2b10      	cmp	r3, #16
 8003578:	d122      	bne.n	80035c0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	68db      	ldr	r3, [r3, #12]
 8003580:	f003 0310 	and.w	r3, r3, #16
 8003584:	2b10      	cmp	r3, #16
 8003586:	d11b      	bne.n	80035c0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f06f 0210 	mvn.w	r2, #16
 8003590:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	2208      	movs	r2, #8
 8003596:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	69db      	ldr	r3, [r3, #28]
 800359e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d003      	beq.n	80035ae <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035a6:	6878      	ldr	r0, [r7, #4]
 80035a8:	f000 f887 	bl	80036ba <HAL_TIM_IC_CaptureCallback>
 80035ac:	e005      	b.n	80035ba <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035ae:	6878      	ldr	r0, [r7, #4]
 80035b0:	f000 f879 	bl	80036a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035b4:	6878      	ldr	r0, [r7, #4]
 80035b6:	f000 f88a 	bl	80036ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2200      	movs	r2, #0
 80035be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	691b      	ldr	r3, [r3, #16]
 80035c6:	f003 0301 	and.w	r3, r3, #1
 80035ca:	2b01      	cmp	r3, #1
 80035cc:	d10e      	bne.n	80035ec <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	68db      	ldr	r3, [r3, #12]
 80035d4:	f003 0301 	and.w	r3, r3, #1
 80035d8:	2b01      	cmp	r3, #1
 80035da:	d107      	bne.n	80035ec <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f06f 0201 	mvn.w	r2, #1
 80035e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80035e6:	6878      	ldr	r0, [r7, #4]
 80035e8:	f7fd fad6 	bl	8000b98 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	691b      	ldr	r3, [r3, #16]
 80035f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035f6:	2b80      	cmp	r3, #128	; 0x80
 80035f8:	d10e      	bne.n	8003618 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	68db      	ldr	r3, [r3, #12]
 8003600:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003604:	2b80      	cmp	r3, #128	; 0x80
 8003606:	d107      	bne.n	8003618 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003610:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003612:	6878      	ldr	r0, [r7, #4]
 8003614:	f000 f8ca 	bl	80037ac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	691b      	ldr	r3, [r3, #16]
 800361e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003622:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003626:	d10e      	bne.n	8003646 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	68db      	ldr	r3, [r3, #12]
 800362e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003632:	2b80      	cmp	r3, #128	; 0x80
 8003634:	d107      	bne.n	8003646 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800363e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003640:	6878      	ldr	r0, [r7, #4]
 8003642:	f000 f8bd 	bl	80037c0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	691b      	ldr	r3, [r3, #16]
 800364c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003650:	2b40      	cmp	r3, #64	; 0x40
 8003652:	d10e      	bne.n	8003672 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	68db      	ldr	r3, [r3, #12]
 800365a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800365e:	2b40      	cmp	r3, #64	; 0x40
 8003660:	d107      	bne.n	8003672 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800366a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800366c:	6878      	ldr	r0, [r7, #4]
 800366e:	f000 f838 	bl	80036e2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	691b      	ldr	r3, [r3, #16]
 8003678:	f003 0320 	and.w	r3, r3, #32
 800367c:	2b20      	cmp	r3, #32
 800367e:	d10e      	bne.n	800369e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	68db      	ldr	r3, [r3, #12]
 8003686:	f003 0320 	and.w	r3, r3, #32
 800368a:	2b20      	cmp	r3, #32
 800368c:	d107      	bne.n	800369e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f06f 0220 	mvn.w	r2, #32
 8003696:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003698:	6878      	ldr	r0, [r7, #4]
 800369a:	f000 f87d 	bl	8003798 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800369e:	bf00      	nop
 80036a0:	3708      	adds	r7, #8
 80036a2:	46bd      	mov	sp, r7
 80036a4:	bd80      	pop	{r7, pc}

080036a6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80036a6:	b480      	push	{r7}
 80036a8:	b083      	sub	sp, #12
 80036aa:	af00      	add	r7, sp, #0
 80036ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80036ae:	bf00      	nop
 80036b0:	370c      	adds	r7, #12
 80036b2:	46bd      	mov	sp, r7
 80036b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b8:	4770      	bx	lr

080036ba <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80036ba:	b480      	push	{r7}
 80036bc:	b083      	sub	sp, #12
 80036be:	af00      	add	r7, sp, #0
 80036c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80036c2:	bf00      	nop
 80036c4:	370c      	adds	r7, #12
 80036c6:	46bd      	mov	sp, r7
 80036c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036cc:	4770      	bx	lr

080036ce <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80036ce:	b480      	push	{r7}
 80036d0:	b083      	sub	sp, #12
 80036d2:	af00      	add	r7, sp, #0
 80036d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80036d6:	bf00      	nop
 80036d8:	370c      	adds	r7, #12
 80036da:	46bd      	mov	sp, r7
 80036dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e0:	4770      	bx	lr

080036e2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80036e2:	b480      	push	{r7}
 80036e4:	b083      	sub	sp, #12
 80036e6:	af00      	add	r7, sp, #0
 80036e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80036ea:	bf00      	nop
 80036ec:	370c      	adds	r7, #12
 80036ee:	46bd      	mov	sp, r7
 80036f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f4:	4770      	bx	lr
	...

080036f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80036f8:	b480      	push	{r7}
 80036fa:	b085      	sub	sp, #20
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
 8003700:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	4a22      	ldr	r2, [pc, #136]	; (8003794 <TIM_Base_SetConfig+0x9c>)
 800370c:	4293      	cmp	r3, r2
 800370e:	d003      	beq.n	8003718 <TIM_Base_SetConfig+0x20>
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003716:	d108      	bne.n	800372a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800371e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	685b      	ldr	r3, [r3, #4]
 8003724:	68fa      	ldr	r2, [r7, #12]
 8003726:	4313      	orrs	r3, r2
 8003728:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	4a19      	ldr	r2, [pc, #100]	; (8003794 <TIM_Base_SetConfig+0x9c>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d003      	beq.n	800373a <TIM_Base_SetConfig+0x42>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003738:	d108      	bne.n	800374c <TIM_Base_SetConfig+0x54>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003740:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	68db      	ldr	r3, [r3, #12]
 8003746:	68fa      	ldr	r2, [r7, #12]
 8003748:	4313      	orrs	r3, r2
 800374a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	695b      	ldr	r3, [r3, #20]
 8003756:	4313      	orrs	r3, r2
 8003758:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	68fa      	ldr	r2, [r7, #12]
 800375e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	689a      	ldr	r2, [r3, #8]
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	681a      	ldr	r2, [r3, #0]
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	4a08      	ldr	r2, [pc, #32]	; (8003794 <TIM_Base_SetConfig+0x9c>)
 8003774:	4293      	cmp	r3, r2
 8003776:	d103      	bne.n	8003780 <TIM_Base_SetConfig+0x88>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	691a      	ldr	r2, [r3, #16]
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2201      	movs	r2, #1
 8003784:	615a      	str	r2, [r3, #20]
}
 8003786:	bf00      	nop
 8003788:	3714      	adds	r7, #20
 800378a:	46bd      	mov	sp, r7
 800378c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003790:	4770      	bx	lr
 8003792:	bf00      	nop
 8003794:	40012c00 	.word	0x40012c00

08003798 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003798:	b480      	push	{r7}
 800379a:	b083      	sub	sp, #12
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80037a0:	bf00      	nop
 80037a2:	370c      	adds	r7, #12
 80037a4:	46bd      	mov	sp, r7
 80037a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037aa:	4770      	bx	lr

080037ac <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80037ac:	b480      	push	{r7}
 80037ae:	b083      	sub	sp, #12
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80037b4:	bf00      	nop
 80037b6:	370c      	adds	r7, #12
 80037b8:	46bd      	mov	sp, r7
 80037ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037be:	4770      	bx	lr

080037c0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80037c0:	b480      	push	{r7}
 80037c2:	b083      	sub	sp, #12
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80037c8:	bf00      	nop
 80037ca:	370c      	adds	r7, #12
 80037cc:	46bd      	mov	sp, r7
 80037ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d2:	4770      	bx	lr

080037d4 <LL_RCC_GetUSARTClockSource>:
{
 80037d4:	b480      	push	{r7}
 80037d6:	b083      	sub	sp, #12
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 80037dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80037e0:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	4013      	ands	r3, r2
}
 80037e8:	4618      	mov	r0, r3
 80037ea:	370c      	adds	r7, #12
 80037ec:	46bd      	mov	sp, r7
 80037ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f2:	4770      	bx	lr

080037f4 <LL_RCC_GetLPUARTClockSource>:
{
 80037f4:	b480      	push	{r7}
 80037f6:	b083      	sub	sp, #12
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 80037fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003800:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	4013      	ands	r3, r2
}
 8003808:	4618      	mov	r0, r3
 800380a:	370c      	adds	r7, #12
 800380c:	46bd      	mov	sp, r7
 800380e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003812:	4770      	bx	lr

08003814 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b082      	sub	sp, #8
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d101      	bne.n	8003826 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003822:	2301      	movs	r3, #1
 8003824:	e042      	b.n	80038ac <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800382c:	2b00      	cmp	r3, #0
 800382e:	d106      	bne.n	800383e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2200      	movs	r2, #0
 8003834:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003838:	6878      	ldr	r0, [r7, #4]
 800383a:	f7fd fa53 	bl	8000ce4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2224      	movs	r2, #36	; 0x24
 8003842:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	681a      	ldr	r2, [r3, #0]
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f022 0201 	bic.w	r2, r2, #1
 8003854:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003856:	6878      	ldr	r0, [r7, #4]
 8003858:	f000 fc4a 	bl	80040f0 <UART_SetConfig>
 800385c:	4603      	mov	r3, r0
 800385e:	2b01      	cmp	r3, #1
 8003860:	d101      	bne.n	8003866 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8003862:	2301      	movs	r3, #1
 8003864:	e022      	b.n	80038ac <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800386a:	2b00      	cmp	r3, #0
 800386c:	d002      	beq.n	8003874 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800386e:	6878      	ldr	r0, [r7, #4]
 8003870:	f000 fe66 	bl	8004540 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	685a      	ldr	r2, [r3, #4]
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003882:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	689a      	ldr	r2, [r3, #8]
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003892:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	681a      	ldr	r2, [r3, #0]
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f042 0201 	orr.w	r2, r2, #1
 80038a2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80038a4:	6878      	ldr	r0, [r7, #4]
 80038a6:	f000 feed 	bl	8004684 <UART_CheckIdleState>
 80038aa:	4603      	mov	r3, r0
}
 80038ac:	4618      	mov	r0, r3
 80038ae:	3708      	adds	r7, #8
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bd80      	pop	{r7, pc}

080038b4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b08a      	sub	sp, #40	; 0x28
 80038b8:	af02      	add	r7, sp, #8
 80038ba:	60f8      	str	r0, [r7, #12]
 80038bc:	60b9      	str	r1, [r7, #8]
 80038be:	603b      	str	r3, [r7, #0]
 80038c0:	4613      	mov	r3, r2
 80038c2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038ca:	2b20      	cmp	r3, #32
 80038cc:	d17b      	bne.n	80039c6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80038ce:	68bb      	ldr	r3, [r7, #8]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d002      	beq.n	80038da <HAL_UART_Transmit+0x26>
 80038d4:	88fb      	ldrh	r3, [r7, #6]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d101      	bne.n	80038de <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80038da:	2301      	movs	r3, #1
 80038dc:	e074      	b.n	80039c8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	2200      	movs	r2, #0
 80038e2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	2221      	movs	r2, #33	; 0x21
 80038ea:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80038ee:	f7fd fd41 	bl	8001374 <HAL_GetTick>
 80038f2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	88fa      	ldrh	r2, [r7, #6]
 80038f8:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	88fa      	ldrh	r2, [r7, #6]
 8003900:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	689b      	ldr	r3, [r3, #8]
 8003908:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800390c:	d108      	bne.n	8003920 <HAL_UART_Transmit+0x6c>
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	691b      	ldr	r3, [r3, #16]
 8003912:	2b00      	cmp	r3, #0
 8003914:	d104      	bne.n	8003920 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003916:	2300      	movs	r3, #0
 8003918:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800391a:	68bb      	ldr	r3, [r7, #8]
 800391c:	61bb      	str	r3, [r7, #24]
 800391e:	e003      	b.n	8003928 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003920:	68bb      	ldr	r3, [r7, #8]
 8003922:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003924:	2300      	movs	r3, #0
 8003926:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003928:	e030      	b.n	800398c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	9300      	str	r3, [sp, #0]
 800392e:	697b      	ldr	r3, [r7, #20]
 8003930:	2200      	movs	r2, #0
 8003932:	2180      	movs	r1, #128	; 0x80
 8003934:	68f8      	ldr	r0, [r7, #12]
 8003936:	f000 ff4f 	bl	80047d8 <UART_WaitOnFlagUntilTimeout>
 800393a:	4603      	mov	r3, r0
 800393c:	2b00      	cmp	r3, #0
 800393e:	d005      	beq.n	800394c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	2220      	movs	r2, #32
 8003944:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 8003948:	2303      	movs	r3, #3
 800394a:	e03d      	b.n	80039c8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800394c:	69fb      	ldr	r3, [r7, #28]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d10b      	bne.n	800396a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003952:	69bb      	ldr	r3, [r7, #24]
 8003954:	881b      	ldrh	r3, [r3, #0]
 8003956:	461a      	mov	r2, r3
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003960:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003962:	69bb      	ldr	r3, [r7, #24]
 8003964:	3302      	adds	r3, #2
 8003966:	61bb      	str	r3, [r7, #24]
 8003968:	e007      	b.n	800397a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800396a:	69fb      	ldr	r3, [r7, #28]
 800396c:	781a      	ldrb	r2, [r3, #0]
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003974:	69fb      	ldr	r3, [r7, #28]
 8003976:	3301      	adds	r3, #1
 8003978:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8003980:	b29b      	uxth	r3, r3
 8003982:	3b01      	subs	r3, #1
 8003984:	b29a      	uxth	r2, r3
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8003992:	b29b      	uxth	r3, r3
 8003994:	2b00      	cmp	r3, #0
 8003996:	d1c8      	bne.n	800392a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	9300      	str	r3, [sp, #0]
 800399c:	697b      	ldr	r3, [r7, #20]
 800399e:	2200      	movs	r2, #0
 80039a0:	2140      	movs	r1, #64	; 0x40
 80039a2:	68f8      	ldr	r0, [r7, #12]
 80039a4:	f000 ff18 	bl	80047d8 <UART_WaitOnFlagUntilTimeout>
 80039a8:	4603      	mov	r3, r0
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d005      	beq.n	80039ba <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	2220      	movs	r2, #32
 80039b2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 80039b6:	2303      	movs	r3, #3
 80039b8:	e006      	b.n	80039c8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	2220      	movs	r2, #32
 80039be:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 80039c2:	2300      	movs	r3, #0
 80039c4:	e000      	b.n	80039c8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80039c6:	2302      	movs	r3, #2
  }
}
 80039c8:	4618      	mov	r0, r3
 80039ca:	3720      	adds	r7, #32
 80039cc:	46bd      	mov	sp, r7
 80039ce:	bd80      	pop	{r7, pc}

080039d0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b08a      	sub	sp, #40	; 0x28
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	60f8      	str	r0, [r7, #12]
 80039d8:	60b9      	str	r1, [r7, #8]
 80039da:	4613      	mov	r3, r2
 80039dc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80039e4:	2b20      	cmp	r3, #32
 80039e6:	d137      	bne.n	8003a58 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80039e8:	68bb      	ldr	r3, [r7, #8]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d002      	beq.n	80039f4 <HAL_UART_Receive_IT+0x24>
 80039ee:	88fb      	ldrh	r3, [r7, #6]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d101      	bne.n	80039f8 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80039f4:	2301      	movs	r3, #1
 80039f6:	e030      	b.n	8003a5a <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	2200      	movs	r2, #0
 80039fc:	66da      	str	r2, [r3, #108]	; 0x6c

#if defined(LPUART1)
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	4a18      	ldr	r2, [pc, #96]	; (8003a64 <HAL_UART_Receive_IT+0x94>)
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d01f      	beq.n	8003a48 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	685b      	ldr	r3, [r3, #4]
 8003a0e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d018      	beq.n	8003a48 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a1c:	697b      	ldr	r3, [r7, #20]
 8003a1e:	e853 3f00 	ldrex	r3, [r3]
 8003a22:	613b      	str	r3, [r7, #16]
   return(result);
 8003a24:	693b      	ldr	r3, [r7, #16]
 8003a26:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003a2a:	627b      	str	r3, [r7, #36]	; 0x24
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	461a      	mov	r2, r3
 8003a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a34:	623b      	str	r3, [r7, #32]
 8003a36:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a38:	69f9      	ldr	r1, [r7, #28]
 8003a3a:	6a3a      	ldr	r2, [r7, #32]
 8003a3c:	e841 2300 	strex	r3, r2, [r1]
 8003a40:	61bb      	str	r3, [r7, #24]
   return(result);
 8003a42:	69bb      	ldr	r3, [r7, #24]
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d1e6      	bne.n	8003a16 <HAL_UART_Receive_IT+0x46>
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
    }
#endif /* LPUART1 */

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003a48:	88fb      	ldrh	r3, [r7, #6]
 8003a4a:	461a      	mov	r2, r3
 8003a4c:	68b9      	ldr	r1, [r7, #8]
 8003a4e:	68f8      	ldr	r0, [r7, #12]
 8003a50:	f000 ff2a 	bl	80048a8 <UART_Start_Receive_IT>
 8003a54:	4603      	mov	r3, r0
 8003a56:	e000      	b.n	8003a5a <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003a58:	2302      	movs	r3, #2
  }
}
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	3728      	adds	r7, #40	; 0x28
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bd80      	pop	{r7, pc}
 8003a62:	bf00      	nop
 8003a64:	40008000 	.word	0x40008000

08003a68 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b0ba      	sub	sp, #232	; 0xe8
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	69db      	ldr	r3, [r3, #28]
 8003a76:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	689b      	ldr	r3, [r3, #8]
 8003a8a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003a8e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8003a92:	f640 030f 	movw	r3, #2063	; 0x80f
 8003a96:	4013      	ands	r3, r2
 8003a98:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8003a9c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d11b      	bne.n	8003adc <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8003aa4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003aa8:	f003 0320 	and.w	r3, r3, #32
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d015      	beq.n	8003adc <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8003ab0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003ab4:	f003 0320 	and.w	r3, r3, #32
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d105      	bne.n	8003ac8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003abc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003ac0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d009      	beq.n	8003adc <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	f000 82e3 	beq.w	8004098 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ad6:	6878      	ldr	r0, [r7, #4]
 8003ad8:	4798      	blx	r3
      }
      return;
 8003ada:	e2dd      	b.n	8004098 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003adc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	f000 8123 	beq.w	8003d2c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8003ae6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8003aea:	4b8d      	ldr	r3, [pc, #564]	; (8003d20 <HAL_UART_IRQHandler+0x2b8>)
 8003aec:	4013      	ands	r3, r2
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d106      	bne.n	8003b00 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8003af2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8003af6:	4b8b      	ldr	r3, [pc, #556]	; (8003d24 <HAL_UART_IRQHandler+0x2bc>)
 8003af8:	4013      	ands	r3, r2
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	f000 8116 	beq.w	8003d2c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003b00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b04:	f003 0301 	and.w	r3, r3, #1
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d011      	beq.n	8003b30 <HAL_UART_IRQHandler+0xc8>
 8003b0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003b10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d00b      	beq.n	8003b30 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	2201      	movs	r2, #1
 8003b1e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b26:	f043 0201 	orr.w	r2, r3, #1
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003b30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b34:	f003 0302 	and.w	r3, r3, #2
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d011      	beq.n	8003b60 <HAL_UART_IRQHandler+0xf8>
 8003b3c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003b40:	f003 0301 	and.w	r3, r3, #1
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d00b      	beq.n	8003b60 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	2202      	movs	r2, #2
 8003b4e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b56:	f043 0204 	orr.w	r2, r3, #4
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003b60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b64:	f003 0304 	and.w	r3, r3, #4
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d011      	beq.n	8003b90 <HAL_UART_IRQHandler+0x128>
 8003b6c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003b70:	f003 0301 	and.w	r3, r3, #1
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d00b      	beq.n	8003b90 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	2204      	movs	r2, #4
 8003b7e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b86:	f043 0202 	orr.w	r2, r3, #2
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003b90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b94:	f003 0308 	and.w	r3, r3, #8
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d017      	beq.n	8003bcc <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8003b9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003ba0:	f003 0320 	and.w	r3, r3, #32
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d105      	bne.n	8003bb4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8003ba8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8003bac:	4b5c      	ldr	r3, [pc, #368]	; (8003d20 <HAL_UART_IRQHandler+0x2b8>)
 8003bae:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d00b      	beq.n	8003bcc <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	2208      	movs	r2, #8
 8003bba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bc2:	f043 0208 	orr.w	r2, r3, #8
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003bcc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003bd0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d012      	beq.n	8003bfe <HAL_UART_IRQHandler+0x196>
 8003bd8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003bdc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d00c      	beq.n	8003bfe <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003bec:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bf4:	f043 0220 	orr.w	r2, r3, #32
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	f000 8249 	beq.w	800409c <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8003c0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c0e:	f003 0320 	and.w	r3, r3, #32
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d013      	beq.n	8003c3e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8003c16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003c1a:	f003 0320 	and.w	r3, r3, #32
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d105      	bne.n	8003c2e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003c22:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003c26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d007      	beq.n	8003c3e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d003      	beq.n	8003c3e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c3a:	6878      	ldr	r0, [r7, #4]
 8003c3c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c44:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	689b      	ldr	r3, [r3, #8]
 8003c4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c52:	2b40      	cmp	r3, #64	; 0x40
 8003c54:	d005      	beq.n	8003c62 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003c56:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003c5a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d054      	beq.n	8003d0c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003c62:	6878      	ldr	r0, [r7, #4]
 8003c64:	f000 ff42 	bl	8004aec <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	689b      	ldr	r3, [r3, #8]
 8003c6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c72:	2b40      	cmp	r3, #64	; 0x40
 8003c74:	d146      	bne.n	8003d04 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	3308      	adds	r3, #8
 8003c7c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c80:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003c84:	e853 3f00 	ldrex	r3, [r3]
 8003c88:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003c8c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003c90:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003c94:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	3308      	adds	r3, #8
 8003c9e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003ca2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003ca6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003caa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003cae:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003cb2:	e841 2300 	strex	r3, r2, [r1]
 8003cb6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003cba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d1d9      	bne.n	8003c76 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d017      	beq.n	8003cfc <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003cd2:	4a15      	ldr	r2, [pc, #84]	; (8003d28 <HAL_UART_IRQHandler+0x2c0>)
 8003cd4:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003cdc:	4618      	mov	r0, r3
 8003cde:	f7fd fca0 	bl	8001622 <HAL_DMA_Abort_IT>
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d019      	beq.n	8003d1c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003cee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cf0:	687a      	ldr	r2, [r7, #4]
 8003cf2:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 8003cf6:	4610      	mov	r0, r2
 8003cf8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003cfa:	e00f      	b.n	8003d1c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003cfc:	6878      	ldr	r0, [r7, #4]
 8003cfe:	f000 f9e1 	bl	80040c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d02:	e00b      	b.n	8003d1c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003d04:	6878      	ldr	r0, [r7, #4]
 8003d06:	f000 f9dd 	bl	80040c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d0a:	e007      	b.n	8003d1c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003d0c:	6878      	ldr	r0, [r7, #4]
 8003d0e:	f000 f9d9 	bl	80040c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2200      	movs	r2, #0
 8003d16:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      }
    }
    return;
 8003d1a:	e1bf      	b.n	800409c <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d1c:	bf00      	nop
    return;
 8003d1e:	e1bd      	b.n	800409c <HAL_UART_IRQHandler+0x634>
 8003d20:	10000001 	.word	0x10000001
 8003d24:	04000120 	.word	0x04000120
 8003d28:	08004bb9 	.word	0x08004bb9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003d30:	2b01      	cmp	r3, #1
 8003d32:	f040 8153 	bne.w	8003fdc <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003d36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003d3a:	f003 0310 	and.w	r3, r3, #16
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	f000 814c 	beq.w	8003fdc <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003d44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003d48:	f003 0310 	and.w	r3, r3, #16
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	f000 8145 	beq.w	8003fdc <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	2210      	movs	r2, #16
 8003d58:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	689b      	ldr	r3, [r3, #8]
 8003d60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d64:	2b40      	cmp	r3, #64	; 0x40
 8003d66:	f040 80bb 	bne.w	8003ee0 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	685b      	ldr	r3, [r3, #4]
 8003d74:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003d78:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	f000 818f 	beq.w	80040a0 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8003d88:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003d8c:	429a      	cmp	r2, r3
 8003d8e:	f080 8187 	bcs.w	80040a0 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003d98:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f003 0320 	and.w	r3, r3, #32
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	f040 8087 	bne.w	8003ebe <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003db8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003dbc:	e853 3f00 	ldrex	r3, [r3]
 8003dc0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003dc4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003dc8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003dcc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	461a      	mov	r2, r3
 8003dd6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003dda:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003dde:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003de2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003de6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003dea:	e841 2300 	strex	r3, r2, [r1]
 8003dee:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003df2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d1da      	bne.n	8003db0 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	3308      	adds	r3, #8
 8003e00:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e02:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003e04:	e853 3f00 	ldrex	r3, [r3]
 8003e08:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003e0a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003e0c:	f023 0301 	bic.w	r3, r3, #1
 8003e10:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	3308      	adds	r3, #8
 8003e1a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003e1e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003e22:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e24:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003e26:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003e2a:	e841 2300 	strex	r3, r2, [r1]
 8003e2e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003e30:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d1e1      	bne.n	8003dfa <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	3308      	adds	r3, #8
 8003e3c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e3e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003e40:	e853 3f00 	ldrex	r3, [r3]
 8003e44:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003e46:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003e48:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003e4c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	3308      	adds	r3, #8
 8003e56:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003e5a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003e5c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e5e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003e60:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003e62:	e841 2300 	strex	r3, r2, [r1]
 8003e66:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003e68:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d1e3      	bne.n	8003e36 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2220      	movs	r2, #32
 8003e72:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2200      	movs	r2, #0
 8003e7a:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e82:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e84:	e853 3f00 	ldrex	r3, [r3]
 8003e88:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003e8a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e8c:	f023 0310 	bic.w	r3, r3, #16
 8003e90:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	461a      	mov	r2, r3
 8003e9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003e9e:	65bb      	str	r3, [r7, #88]	; 0x58
 8003ea0:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ea2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003ea4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003ea6:	e841 2300 	strex	r3, r2, [r1]
 8003eaa:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003eac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d1e4      	bne.n	8003e7c <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003eb8:	4618      	mov	r0, r3
 8003eba:	f7fd fb53 	bl	8001564 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2202      	movs	r2, #2
 8003ec2:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8003ed0:	b29b      	uxth	r3, r3
 8003ed2:	1ad3      	subs	r3, r2, r3
 8003ed4:	b29b      	uxth	r3, r3
 8003ed6:	4619      	mov	r1, r3
 8003ed8:	6878      	ldr	r0, [r7, #4]
 8003eda:	f000 f8fd 	bl	80040d8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003ede:	e0df      	b.n	80040a0 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8003eec:	b29b      	uxth	r3, r3
 8003eee:	1ad3      	subs	r3, r2, r3
 8003ef0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8003efa:	b29b      	uxth	r3, r3
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	f000 80d1 	beq.w	80040a4 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 8003f02:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	f000 80cc 	beq.w	80040a4 <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f14:	e853 3f00 	ldrex	r3, [r3]
 8003f18:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003f1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f1c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003f20:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	461a      	mov	r2, r3
 8003f2a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003f2e:	647b      	str	r3, [r7, #68]	; 0x44
 8003f30:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f32:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003f34:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003f36:	e841 2300 	strex	r3, r2, [r1]
 8003f3a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003f3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d1e4      	bne.n	8003f0c <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	3308      	adds	r3, #8
 8003f48:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f4c:	e853 3f00 	ldrex	r3, [r3]
 8003f50:	623b      	str	r3, [r7, #32]
   return(result);
 8003f52:	6a3b      	ldr	r3, [r7, #32]
 8003f54:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f58:	f023 0301 	bic.w	r3, r3, #1
 8003f5c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	3308      	adds	r3, #8
 8003f66:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003f6a:	633a      	str	r2, [r7, #48]	; 0x30
 8003f6c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f6e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003f70:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003f72:	e841 2300 	strex	r3, r2, [r1]
 8003f76:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003f78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d1e1      	bne.n	8003f42 <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2220      	movs	r2, #32
 8003f82:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2200      	movs	r2, #0
 8003f8a:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2200      	movs	r2, #0
 8003f90:	675a      	str	r2, [r3, #116]	; 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f98:	693b      	ldr	r3, [r7, #16]
 8003f9a:	e853 3f00 	ldrex	r3, [r3]
 8003f9e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	f023 0310 	bic.w	r3, r3, #16
 8003fa6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	461a      	mov	r2, r3
 8003fb0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003fb4:	61fb      	str	r3, [r7, #28]
 8003fb6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fb8:	69b9      	ldr	r1, [r7, #24]
 8003fba:	69fa      	ldr	r2, [r7, #28]
 8003fbc:	e841 2300 	strex	r3, r2, [r1]
 8003fc0:	617b      	str	r3, [r7, #20]
   return(result);
 8003fc2:	697b      	ldr	r3, [r7, #20]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d1e4      	bne.n	8003f92 <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2202      	movs	r2, #2
 8003fcc:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003fce:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003fd2:	4619      	mov	r1, r3
 8003fd4:	6878      	ldr	r0, [r7, #4]
 8003fd6:	f000 f87f 	bl	80040d8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003fda:	e063      	b.n	80040a4 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003fdc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003fe0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d00e      	beq.n	8004006 <HAL_UART_IRQHandler+0x59e>
 8003fe8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003fec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d008      	beq.n	8004006 <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003ffc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003ffe:	6878      	ldr	r0, [r7, #4]
 8004000:	f001 fb38 	bl	8005674 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004004:	e051      	b.n	80040aa <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8004006:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800400a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800400e:	2b00      	cmp	r3, #0
 8004010:	d014      	beq.n	800403c <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8004012:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004016:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800401a:	2b00      	cmp	r3, #0
 800401c:	d105      	bne.n	800402a <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800401e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004022:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004026:	2b00      	cmp	r3, #0
 8004028:	d008      	beq.n	800403c <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800402e:	2b00      	cmp	r3, #0
 8004030:	d03a      	beq.n	80040a8 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004036:	6878      	ldr	r0, [r7, #4]
 8004038:	4798      	blx	r3
    }
    return;
 800403a:	e035      	b.n	80040a8 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800403c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004040:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004044:	2b00      	cmp	r3, #0
 8004046:	d009      	beq.n	800405c <HAL_UART_IRQHandler+0x5f4>
 8004048:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800404c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004050:	2b00      	cmp	r3, #0
 8004052:	d003      	beq.n	800405c <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 8004054:	6878      	ldr	r0, [r7, #4]
 8004056:	f000 fdc5 	bl	8004be4 <UART_EndTransmit_IT>
    return;
 800405a:	e026      	b.n	80040aa <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800405c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004060:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004064:	2b00      	cmp	r3, #0
 8004066:	d009      	beq.n	800407c <HAL_UART_IRQHandler+0x614>
 8004068:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800406c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004070:	2b00      	cmp	r3, #0
 8004072:	d003      	beq.n	800407c <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8004074:	6878      	ldr	r0, [r7, #4]
 8004076:	f001 fb11 	bl	800569c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800407a:	e016      	b.n	80040aa <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800407c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004080:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004084:	2b00      	cmp	r3, #0
 8004086:	d010      	beq.n	80040aa <HAL_UART_IRQHandler+0x642>
 8004088:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800408c:	2b00      	cmp	r3, #0
 800408e:	da0c      	bge.n	80040aa <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8004090:	6878      	ldr	r0, [r7, #4]
 8004092:	f001 faf9 	bl	8005688 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004096:	e008      	b.n	80040aa <HAL_UART_IRQHandler+0x642>
      return;
 8004098:	bf00      	nop
 800409a:	e006      	b.n	80040aa <HAL_UART_IRQHandler+0x642>
    return;
 800409c:	bf00      	nop
 800409e:	e004      	b.n	80040aa <HAL_UART_IRQHandler+0x642>
      return;
 80040a0:	bf00      	nop
 80040a2:	e002      	b.n	80040aa <HAL_UART_IRQHandler+0x642>
      return;
 80040a4:	bf00      	nop
 80040a6:	e000      	b.n	80040aa <HAL_UART_IRQHandler+0x642>
    return;
 80040a8:	bf00      	nop
  }
}
 80040aa:	37e8      	adds	r7, #232	; 0xe8
 80040ac:	46bd      	mov	sp, r7
 80040ae:	bd80      	pop	{r7, pc}

080040b0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80040b0:	b480      	push	{r7}
 80040b2:	b083      	sub	sp, #12
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80040b8:	bf00      	nop
 80040ba:	370c      	adds	r7, #12
 80040bc:	46bd      	mov	sp, r7
 80040be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c2:	4770      	bx	lr

080040c4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80040c4:	b480      	push	{r7}
 80040c6:	b083      	sub	sp, #12
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80040cc:	bf00      	nop
 80040ce:	370c      	adds	r7, #12
 80040d0:	46bd      	mov	sp, r7
 80040d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d6:	4770      	bx	lr

080040d8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80040d8:	b480      	push	{r7}
 80040da:	b083      	sub	sp, #12
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
 80040e0:	460b      	mov	r3, r1
 80040e2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80040e4:	bf00      	nop
 80040e6:	370c      	adds	r7, #12
 80040e8:	46bd      	mov	sp, r7
 80040ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ee:	4770      	bx	lr

080040f0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80040f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80040f4:	b08c      	sub	sp, #48	; 0x30
 80040f6:	af00      	add	r7, sp, #0
 80040f8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80040fa:	2300      	movs	r3, #0
 80040fc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004100:	697b      	ldr	r3, [r7, #20]
 8004102:	689a      	ldr	r2, [r3, #8]
 8004104:	697b      	ldr	r3, [r7, #20]
 8004106:	691b      	ldr	r3, [r3, #16]
 8004108:	431a      	orrs	r2, r3
 800410a:	697b      	ldr	r3, [r7, #20]
 800410c:	695b      	ldr	r3, [r3, #20]
 800410e:	431a      	orrs	r2, r3
 8004110:	697b      	ldr	r3, [r7, #20]
 8004112:	69db      	ldr	r3, [r3, #28]
 8004114:	4313      	orrs	r3, r2
 8004116:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004118:	697b      	ldr	r3, [r7, #20]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	681a      	ldr	r2, [r3, #0]
 800411e:	4baf      	ldr	r3, [pc, #700]	; (80043dc <UART_SetConfig+0x2ec>)
 8004120:	4013      	ands	r3, r2
 8004122:	697a      	ldr	r2, [r7, #20]
 8004124:	6812      	ldr	r2, [r2, #0]
 8004126:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004128:	430b      	orrs	r3, r1
 800412a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800412c:	697b      	ldr	r3, [r7, #20]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	685b      	ldr	r3, [r3, #4]
 8004132:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004136:	697b      	ldr	r3, [r7, #20]
 8004138:	68da      	ldr	r2, [r3, #12]
 800413a:	697b      	ldr	r3, [r7, #20]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	430a      	orrs	r2, r1
 8004140:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004142:	697b      	ldr	r3, [r7, #20]
 8004144:	699b      	ldr	r3, [r3, #24]
 8004146:	62fb      	str	r3, [r7, #44]	; 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004148:	697b      	ldr	r3, [r7, #20]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4aa4      	ldr	r2, [pc, #656]	; (80043e0 <UART_SetConfig+0x2f0>)
 800414e:	4293      	cmp	r3, r2
 8004150:	d004      	beq.n	800415c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004152:	697b      	ldr	r3, [r7, #20]
 8004154:	6a1b      	ldr	r3, [r3, #32]
 8004156:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004158:	4313      	orrs	r3, r2
 800415a:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800415c:	697b      	ldr	r3, [r7, #20]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	689b      	ldr	r3, [r3, #8]
 8004162:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8004166:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800416a:	697a      	ldr	r2, [r7, #20]
 800416c:	6812      	ldr	r2, [r2, #0]
 800416e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004170:	430b      	orrs	r3, r1
 8004172:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004174:	697b      	ldr	r3, [r7, #20]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800417a:	f023 010f 	bic.w	r1, r3, #15
 800417e:	697b      	ldr	r3, [r7, #20]
 8004180:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004182:	697b      	ldr	r3, [r7, #20]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	430a      	orrs	r2, r1
 8004188:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800418a:	697b      	ldr	r3, [r7, #20]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	4a95      	ldr	r2, [pc, #596]	; (80043e4 <UART_SetConfig+0x2f4>)
 8004190:	4293      	cmp	r3, r2
 8004192:	d125      	bne.n	80041e0 <UART_SetConfig+0xf0>
 8004194:	2003      	movs	r0, #3
 8004196:	f7ff fb1d 	bl	80037d4 <LL_RCC_GetUSARTClockSource>
 800419a:	4603      	mov	r3, r0
 800419c:	2b03      	cmp	r3, #3
 800419e:	d81b      	bhi.n	80041d8 <UART_SetConfig+0xe8>
 80041a0:	a201      	add	r2, pc, #4	; (adr r2, 80041a8 <UART_SetConfig+0xb8>)
 80041a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041a6:	bf00      	nop
 80041a8:	080041b9 	.word	0x080041b9
 80041ac:	080041c9 	.word	0x080041c9
 80041b0:	080041c1 	.word	0x080041c1
 80041b4:	080041d1 	.word	0x080041d1
 80041b8:	2301      	movs	r3, #1
 80041ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80041be:	e042      	b.n	8004246 <UART_SetConfig+0x156>
 80041c0:	2302      	movs	r3, #2
 80041c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80041c6:	e03e      	b.n	8004246 <UART_SetConfig+0x156>
 80041c8:	2304      	movs	r3, #4
 80041ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80041ce:	e03a      	b.n	8004246 <UART_SetConfig+0x156>
 80041d0:	2308      	movs	r3, #8
 80041d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80041d6:	e036      	b.n	8004246 <UART_SetConfig+0x156>
 80041d8:	2310      	movs	r3, #16
 80041da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80041de:	e032      	b.n	8004246 <UART_SetConfig+0x156>
 80041e0:	697b      	ldr	r3, [r7, #20]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4a7e      	ldr	r2, [pc, #504]	; (80043e0 <UART_SetConfig+0x2f0>)
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d12a      	bne.n	8004240 <UART_SetConfig+0x150>
 80041ea:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 80041ee:	f7ff fb01 	bl	80037f4 <LL_RCC_GetLPUARTClockSource>
 80041f2:	4603      	mov	r3, r0
 80041f4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80041f8:	d01a      	beq.n	8004230 <UART_SetConfig+0x140>
 80041fa:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80041fe:	d81b      	bhi.n	8004238 <UART_SetConfig+0x148>
 8004200:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004204:	d00c      	beq.n	8004220 <UART_SetConfig+0x130>
 8004206:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800420a:	d815      	bhi.n	8004238 <UART_SetConfig+0x148>
 800420c:	2b00      	cmp	r3, #0
 800420e:	d003      	beq.n	8004218 <UART_SetConfig+0x128>
 8004210:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004214:	d008      	beq.n	8004228 <UART_SetConfig+0x138>
 8004216:	e00f      	b.n	8004238 <UART_SetConfig+0x148>
 8004218:	2300      	movs	r3, #0
 800421a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800421e:	e012      	b.n	8004246 <UART_SetConfig+0x156>
 8004220:	2302      	movs	r3, #2
 8004222:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004226:	e00e      	b.n	8004246 <UART_SetConfig+0x156>
 8004228:	2304      	movs	r3, #4
 800422a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800422e:	e00a      	b.n	8004246 <UART_SetConfig+0x156>
 8004230:	2308      	movs	r3, #8
 8004232:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004236:	e006      	b.n	8004246 <UART_SetConfig+0x156>
 8004238:	2310      	movs	r3, #16
 800423a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800423e:	e002      	b.n	8004246 <UART_SetConfig+0x156>
 8004240:	2310      	movs	r3, #16
 8004242:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004246:	697b      	ldr	r3, [r7, #20]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4a65      	ldr	r2, [pc, #404]	; (80043e0 <UART_SetConfig+0x2f0>)
 800424c:	4293      	cmp	r3, r2
 800424e:	f040 8097 	bne.w	8004380 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004252:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004256:	2b08      	cmp	r3, #8
 8004258:	d823      	bhi.n	80042a2 <UART_SetConfig+0x1b2>
 800425a:	a201      	add	r2, pc, #4	; (adr r2, 8004260 <UART_SetConfig+0x170>)
 800425c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004260:	08004285 	.word	0x08004285
 8004264:	080042a3 	.word	0x080042a3
 8004268:	0800428d 	.word	0x0800428d
 800426c:	080042a3 	.word	0x080042a3
 8004270:	08004293 	.word	0x08004293
 8004274:	080042a3 	.word	0x080042a3
 8004278:	080042a3 	.word	0x080042a3
 800427c:	080042a3 	.word	0x080042a3
 8004280:	0800429b 	.word	0x0800429b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004284:	f7fe fc00 	bl	8002a88 <HAL_RCC_GetPCLK1Freq>
 8004288:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800428a:	e010      	b.n	80042ae <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800428c:	4b56      	ldr	r3, [pc, #344]	; (80043e8 <UART_SetConfig+0x2f8>)
 800428e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004290:	e00d      	b.n	80042ae <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004292:	f7fe fb79 	bl	8002988 <HAL_RCC_GetSysClockFreq>
 8004296:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004298:	e009      	b.n	80042ae <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800429a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800429e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80042a0:	e005      	b.n	80042ae <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 80042a2:	2300      	movs	r3, #0
 80042a4:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80042a6:	2301      	movs	r3, #1
 80042a8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80042ac:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80042ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	f000 812b 	beq.w	800450c <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80042b6:	697b      	ldr	r3, [r7, #20]
 80042b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042ba:	4a4c      	ldr	r2, [pc, #304]	; (80043ec <UART_SetConfig+0x2fc>)
 80042bc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80042c0:	461a      	mov	r2, r3
 80042c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042c4:	fbb3 f3f2 	udiv	r3, r3, r2
 80042c8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80042ca:	697b      	ldr	r3, [r7, #20]
 80042cc:	685a      	ldr	r2, [r3, #4]
 80042ce:	4613      	mov	r3, r2
 80042d0:	005b      	lsls	r3, r3, #1
 80042d2:	4413      	add	r3, r2
 80042d4:	69ba      	ldr	r2, [r7, #24]
 80042d6:	429a      	cmp	r2, r3
 80042d8:	d305      	bcc.n	80042e6 <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80042da:	697b      	ldr	r3, [r7, #20]
 80042dc:	685b      	ldr	r3, [r3, #4]
 80042de:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80042e0:	69ba      	ldr	r2, [r7, #24]
 80042e2:	429a      	cmp	r2, r3
 80042e4:	d903      	bls.n	80042ee <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 80042e6:	2301      	movs	r3, #1
 80042e8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80042ec:	e10e      	b.n	800450c <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80042ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042f0:	2200      	movs	r2, #0
 80042f2:	60bb      	str	r3, [r7, #8]
 80042f4:	60fa      	str	r2, [r7, #12]
 80042f6:	697b      	ldr	r3, [r7, #20]
 80042f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042fa:	4a3c      	ldr	r2, [pc, #240]	; (80043ec <UART_SetConfig+0x2fc>)
 80042fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004300:	b29b      	uxth	r3, r3
 8004302:	2200      	movs	r2, #0
 8004304:	603b      	str	r3, [r7, #0]
 8004306:	607a      	str	r2, [r7, #4]
 8004308:	e9d7 2300 	ldrd	r2, r3, [r7]
 800430c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004310:	f7fb ff3e 	bl	8000190 <__aeabi_uldivmod>
 8004314:	4602      	mov	r2, r0
 8004316:	460b      	mov	r3, r1
 8004318:	4610      	mov	r0, r2
 800431a:	4619      	mov	r1, r3
 800431c:	f04f 0200 	mov.w	r2, #0
 8004320:	f04f 0300 	mov.w	r3, #0
 8004324:	020b      	lsls	r3, r1, #8
 8004326:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800432a:	0202      	lsls	r2, r0, #8
 800432c:	6979      	ldr	r1, [r7, #20]
 800432e:	6849      	ldr	r1, [r1, #4]
 8004330:	0849      	lsrs	r1, r1, #1
 8004332:	2000      	movs	r0, #0
 8004334:	460c      	mov	r4, r1
 8004336:	4605      	mov	r5, r0
 8004338:	eb12 0804 	adds.w	r8, r2, r4
 800433c:	eb43 0905 	adc.w	r9, r3, r5
 8004340:	697b      	ldr	r3, [r7, #20]
 8004342:	685b      	ldr	r3, [r3, #4]
 8004344:	2200      	movs	r2, #0
 8004346:	469a      	mov	sl, r3
 8004348:	4693      	mov	fp, r2
 800434a:	4652      	mov	r2, sl
 800434c:	465b      	mov	r3, fp
 800434e:	4640      	mov	r0, r8
 8004350:	4649      	mov	r1, r9
 8004352:	f7fb ff1d 	bl	8000190 <__aeabi_uldivmod>
 8004356:	4602      	mov	r2, r0
 8004358:	460b      	mov	r3, r1
 800435a:	4613      	mov	r3, r2
 800435c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800435e:	6a3b      	ldr	r3, [r7, #32]
 8004360:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004364:	d308      	bcc.n	8004378 <UART_SetConfig+0x288>
 8004366:	6a3b      	ldr	r3, [r7, #32]
 8004368:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800436c:	d204      	bcs.n	8004378 <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 800436e:	697b      	ldr	r3, [r7, #20]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	6a3a      	ldr	r2, [r7, #32]
 8004374:	60da      	str	r2, [r3, #12]
 8004376:	e0c9      	b.n	800450c <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 8004378:	2301      	movs	r3, #1
 800437a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800437e:	e0c5      	b.n	800450c <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004380:	697b      	ldr	r3, [r7, #20]
 8004382:	69db      	ldr	r3, [r3, #28]
 8004384:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004388:	d16d      	bne.n	8004466 <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 800438a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800438e:	3b01      	subs	r3, #1
 8004390:	2b07      	cmp	r3, #7
 8004392:	d82d      	bhi.n	80043f0 <UART_SetConfig+0x300>
 8004394:	a201      	add	r2, pc, #4	; (adr r2, 800439c <UART_SetConfig+0x2ac>)
 8004396:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800439a:	bf00      	nop
 800439c:	080043bd 	.word	0x080043bd
 80043a0:	080043c5 	.word	0x080043c5
 80043a4:	080043f1 	.word	0x080043f1
 80043a8:	080043cb 	.word	0x080043cb
 80043ac:	080043f1 	.word	0x080043f1
 80043b0:	080043f1 	.word	0x080043f1
 80043b4:	080043f1 	.word	0x080043f1
 80043b8:	080043d3 	.word	0x080043d3
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80043bc:	f7fe fb7a 	bl	8002ab4 <HAL_RCC_GetPCLK2Freq>
 80043c0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80043c2:	e01b      	b.n	80043fc <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80043c4:	4b08      	ldr	r3, [pc, #32]	; (80043e8 <UART_SetConfig+0x2f8>)
 80043c6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80043c8:	e018      	b.n	80043fc <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80043ca:	f7fe fadd 	bl	8002988 <HAL_RCC_GetSysClockFreq>
 80043ce:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80043d0:	e014      	b.n	80043fc <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80043d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80043d6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80043d8:	e010      	b.n	80043fc <UART_SetConfig+0x30c>
 80043da:	bf00      	nop
 80043dc:	cfff69f3 	.word	0xcfff69f3
 80043e0:	40008000 	.word	0x40008000
 80043e4:	40013800 	.word	0x40013800
 80043e8:	00f42400 	.word	0x00f42400
 80043ec:	08008ad0 	.word	0x08008ad0
      default:
        pclk = 0U;
 80043f0:	2300      	movs	r3, #0
 80043f2:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80043f4:	2301      	movs	r3, #1
 80043f6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80043fa:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80043fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043fe:	2b00      	cmp	r3, #0
 8004400:	f000 8084 	beq.w	800450c <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004404:	697b      	ldr	r3, [r7, #20]
 8004406:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004408:	4a4b      	ldr	r2, [pc, #300]	; (8004538 <UART_SetConfig+0x448>)
 800440a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800440e:	461a      	mov	r2, r3
 8004410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004412:	fbb3 f3f2 	udiv	r3, r3, r2
 8004416:	005a      	lsls	r2, r3, #1
 8004418:	697b      	ldr	r3, [r7, #20]
 800441a:	685b      	ldr	r3, [r3, #4]
 800441c:	085b      	lsrs	r3, r3, #1
 800441e:	441a      	add	r2, r3
 8004420:	697b      	ldr	r3, [r7, #20]
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	fbb2 f3f3 	udiv	r3, r2, r3
 8004428:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800442a:	6a3b      	ldr	r3, [r7, #32]
 800442c:	2b0f      	cmp	r3, #15
 800442e:	d916      	bls.n	800445e <UART_SetConfig+0x36e>
 8004430:	6a3b      	ldr	r3, [r7, #32]
 8004432:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004436:	d212      	bcs.n	800445e <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004438:	6a3b      	ldr	r3, [r7, #32]
 800443a:	b29b      	uxth	r3, r3
 800443c:	f023 030f 	bic.w	r3, r3, #15
 8004440:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004442:	6a3b      	ldr	r3, [r7, #32]
 8004444:	085b      	lsrs	r3, r3, #1
 8004446:	b29b      	uxth	r3, r3
 8004448:	f003 0307 	and.w	r3, r3, #7
 800444c:	b29a      	uxth	r2, r3
 800444e:	8bfb      	ldrh	r3, [r7, #30]
 8004450:	4313      	orrs	r3, r2
 8004452:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8004454:	697b      	ldr	r3, [r7, #20]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	8bfa      	ldrh	r2, [r7, #30]
 800445a:	60da      	str	r2, [r3, #12]
 800445c:	e056      	b.n	800450c <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 800445e:	2301      	movs	r3, #1
 8004460:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004464:	e052      	b.n	800450c <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004466:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800446a:	3b01      	subs	r3, #1
 800446c:	2b07      	cmp	r3, #7
 800446e:	d822      	bhi.n	80044b6 <UART_SetConfig+0x3c6>
 8004470:	a201      	add	r2, pc, #4	; (adr r2, 8004478 <UART_SetConfig+0x388>)
 8004472:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004476:	bf00      	nop
 8004478:	08004499 	.word	0x08004499
 800447c:	080044a1 	.word	0x080044a1
 8004480:	080044b7 	.word	0x080044b7
 8004484:	080044a7 	.word	0x080044a7
 8004488:	080044b7 	.word	0x080044b7
 800448c:	080044b7 	.word	0x080044b7
 8004490:	080044b7 	.word	0x080044b7
 8004494:	080044af 	.word	0x080044af
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004498:	f7fe fb0c 	bl	8002ab4 <HAL_RCC_GetPCLK2Freq>
 800449c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800449e:	e010      	b.n	80044c2 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80044a0:	4b26      	ldr	r3, [pc, #152]	; (800453c <UART_SetConfig+0x44c>)
 80044a2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80044a4:	e00d      	b.n	80044c2 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80044a6:	f7fe fa6f 	bl	8002988 <HAL_RCC_GetSysClockFreq>
 80044aa:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80044ac:	e009      	b.n	80044c2 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80044ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80044b2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80044b4:	e005      	b.n	80044c2 <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 80044b6:	2300      	movs	r3, #0
 80044b8:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80044ba:	2301      	movs	r3, #1
 80044bc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80044c0:	bf00      	nop
    }

    if (pclk != 0U)
 80044c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d021      	beq.n	800450c <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80044c8:	697b      	ldr	r3, [r7, #20]
 80044ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044cc:	4a1a      	ldr	r2, [pc, #104]	; (8004538 <UART_SetConfig+0x448>)
 80044ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80044d2:	461a      	mov	r2, r3
 80044d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044d6:	fbb3 f2f2 	udiv	r2, r3, r2
 80044da:	697b      	ldr	r3, [r7, #20]
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	085b      	lsrs	r3, r3, #1
 80044e0:	441a      	add	r2, r3
 80044e2:	697b      	ldr	r3, [r7, #20]
 80044e4:	685b      	ldr	r3, [r3, #4]
 80044e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80044ea:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80044ec:	6a3b      	ldr	r3, [r7, #32]
 80044ee:	2b0f      	cmp	r3, #15
 80044f0:	d909      	bls.n	8004506 <UART_SetConfig+0x416>
 80044f2:	6a3b      	ldr	r3, [r7, #32]
 80044f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80044f8:	d205      	bcs.n	8004506 <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80044fa:	6a3b      	ldr	r3, [r7, #32]
 80044fc:	b29a      	uxth	r2, r3
 80044fe:	697b      	ldr	r3, [r7, #20]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	60da      	str	r2, [r3, #12]
 8004504:	e002      	b.n	800450c <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 8004506:	2301      	movs	r3, #1
 8004508:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800450c:	697b      	ldr	r3, [r7, #20]
 800450e:	2201      	movs	r2, #1
 8004510:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8004514:	697b      	ldr	r3, [r7, #20]
 8004516:	2201      	movs	r2, #1
 8004518:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800451c:	697b      	ldr	r3, [r7, #20]
 800451e:	2200      	movs	r2, #0
 8004520:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8004522:	697b      	ldr	r3, [r7, #20]
 8004524:	2200      	movs	r2, #0
 8004526:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8004528:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800452c:	4618      	mov	r0, r3
 800452e:	3730      	adds	r7, #48	; 0x30
 8004530:	46bd      	mov	sp, r7
 8004532:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004536:	bf00      	nop
 8004538:	08008ad0 	.word	0x08008ad0
 800453c:	00f42400 	.word	0x00f42400

08004540 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004540:	b480      	push	{r7}
 8004542:	b083      	sub	sp, #12
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800454c:	f003 0301 	and.w	r3, r3, #1
 8004550:	2b00      	cmp	r3, #0
 8004552:	d00a      	beq.n	800456a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	685b      	ldr	r3, [r3, #4]
 800455a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	430a      	orrs	r2, r1
 8004568:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800456e:	f003 0302 	and.w	r3, r3, #2
 8004572:	2b00      	cmp	r3, #0
 8004574:	d00a      	beq.n	800458c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	685b      	ldr	r3, [r3, #4]
 800457c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	430a      	orrs	r2, r1
 800458a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004590:	f003 0304 	and.w	r3, r3, #4
 8004594:	2b00      	cmp	r3, #0
 8004596:	d00a      	beq.n	80045ae <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	685b      	ldr	r3, [r3, #4]
 800459e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	430a      	orrs	r2, r1
 80045ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045b2:	f003 0308 	and.w	r3, r3, #8
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d00a      	beq.n	80045d0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	685b      	ldr	r3, [r3, #4]
 80045c0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	430a      	orrs	r2, r1
 80045ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045d4:	f003 0310 	and.w	r3, r3, #16
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d00a      	beq.n	80045f2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	689b      	ldr	r3, [r3, #8]
 80045e2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	430a      	orrs	r2, r1
 80045f0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045f6:	f003 0320 	and.w	r3, r3, #32
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d00a      	beq.n	8004614 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	689b      	ldr	r3, [r3, #8]
 8004604:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	430a      	orrs	r2, r1
 8004612:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004618:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800461c:	2b00      	cmp	r3, #0
 800461e:	d01a      	beq.n	8004656 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	685b      	ldr	r3, [r3, #4]
 8004626:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	430a      	orrs	r2, r1
 8004634:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800463a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800463e:	d10a      	bne.n	8004656 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	685b      	ldr	r3, [r3, #4]
 8004646:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	430a      	orrs	r2, r1
 8004654:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800465a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800465e:	2b00      	cmp	r3, #0
 8004660:	d00a      	beq.n	8004678 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	685b      	ldr	r3, [r3, #4]
 8004668:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	430a      	orrs	r2, r1
 8004676:	605a      	str	r2, [r3, #4]
  }
}
 8004678:	bf00      	nop
 800467a:	370c      	adds	r7, #12
 800467c:	46bd      	mov	sp, r7
 800467e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004682:	4770      	bx	lr

08004684 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b098      	sub	sp, #96	; 0x60
 8004688:	af02      	add	r7, sp, #8
 800468a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2200      	movs	r2, #0
 8004690:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004694:	f7fc fe6e 	bl	8001374 <HAL_GetTick>
 8004698:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f003 0308 	and.w	r3, r3, #8
 80046a4:	2b08      	cmp	r3, #8
 80046a6:	d12f      	bne.n	8004708 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80046a8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80046ac:	9300      	str	r3, [sp, #0]
 80046ae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80046b0:	2200      	movs	r2, #0
 80046b2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80046b6:	6878      	ldr	r0, [r7, #4]
 80046b8:	f000 f88e 	bl	80047d8 <UART_WaitOnFlagUntilTimeout>
 80046bc:	4603      	mov	r3, r0
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d022      	beq.n	8004708 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046ca:	e853 3f00 	ldrex	r3, [r3]
 80046ce:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80046d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80046d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80046d6:	653b      	str	r3, [r7, #80]	; 0x50
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	461a      	mov	r2, r3
 80046de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80046e0:	647b      	str	r3, [r7, #68]	; 0x44
 80046e2:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046e4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80046e6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80046e8:	e841 2300 	strex	r3, r2, [r1]
 80046ec:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80046ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d1e6      	bne.n	80046c2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2220      	movs	r2, #32
 80046f8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2200      	movs	r2, #0
 8004700:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004704:	2303      	movs	r3, #3
 8004706:	e063      	b.n	80047d0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f003 0304 	and.w	r3, r3, #4
 8004712:	2b04      	cmp	r3, #4
 8004714:	d149      	bne.n	80047aa <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004716:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800471a:	9300      	str	r3, [sp, #0]
 800471c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800471e:	2200      	movs	r2, #0
 8004720:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004724:	6878      	ldr	r0, [r7, #4]
 8004726:	f000 f857 	bl	80047d8 <UART_WaitOnFlagUntilTimeout>
 800472a:	4603      	mov	r3, r0
 800472c:	2b00      	cmp	r3, #0
 800472e:	d03c      	beq.n	80047aa <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004738:	e853 3f00 	ldrex	r3, [r3]
 800473c:	623b      	str	r3, [r7, #32]
   return(result);
 800473e:	6a3b      	ldr	r3, [r7, #32]
 8004740:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004744:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	461a      	mov	r2, r3
 800474c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800474e:	633b      	str	r3, [r7, #48]	; 0x30
 8004750:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004752:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004754:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004756:	e841 2300 	strex	r3, r2, [r1]
 800475a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800475c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800475e:	2b00      	cmp	r3, #0
 8004760:	d1e6      	bne.n	8004730 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	3308      	adds	r3, #8
 8004768:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800476a:	693b      	ldr	r3, [r7, #16]
 800476c:	e853 3f00 	ldrex	r3, [r3]
 8004770:	60fb      	str	r3, [r7, #12]
   return(result);
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	f023 0301 	bic.w	r3, r3, #1
 8004778:	64bb      	str	r3, [r7, #72]	; 0x48
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	3308      	adds	r3, #8
 8004780:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004782:	61fa      	str	r2, [r7, #28]
 8004784:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004786:	69b9      	ldr	r1, [r7, #24]
 8004788:	69fa      	ldr	r2, [r7, #28]
 800478a:	e841 2300 	strex	r3, r2, [r1]
 800478e:	617b      	str	r3, [r7, #20]
   return(result);
 8004790:	697b      	ldr	r3, [r7, #20]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d1e5      	bne.n	8004762 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2220      	movs	r2, #32
 800479a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2200      	movs	r2, #0
 80047a2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80047a6:	2303      	movs	r3, #3
 80047a8:	e012      	b.n	80047d0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2220      	movs	r2, #32
 80047ae:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2220      	movs	r2, #32
 80047b6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	2200      	movs	r2, #0
 80047be:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2200      	movs	r2, #0
 80047c4:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2200      	movs	r2, #0
 80047ca:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80047ce:	2300      	movs	r3, #0
}
 80047d0:	4618      	mov	r0, r3
 80047d2:	3758      	adds	r7, #88	; 0x58
 80047d4:	46bd      	mov	sp, r7
 80047d6:	bd80      	pop	{r7, pc}

080047d8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	b084      	sub	sp, #16
 80047dc:	af00      	add	r7, sp, #0
 80047de:	60f8      	str	r0, [r7, #12]
 80047e0:	60b9      	str	r1, [r7, #8]
 80047e2:	603b      	str	r3, [r7, #0]
 80047e4:	4613      	mov	r3, r2
 80047e6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80047e8:	e049      	b.n	800487e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047ea:	69bb      	ldr	r3, [r7, #24]
 80047ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047f0:	d045      	beq.n	800487e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047f2:	f7fc fdbf 	bl	8001374 <HAL_GetTick>
 80047f6:	4602      	mov	r2, r0
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	1ad3      	subs	r3, r2, r3
 80047fc:	69ba      	ldr	r2, [r7, #24]
 80047fe:	429a      	cmp	r2, r3
 8004800:	d302      	bcc.n	8004808 <UART_WaitOnFlagUntilTimeout+0x30>
 8004802:	69bb      	ldr	r3, [r7, #24]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d101      	bne.n	800480c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004808:	2303      	movs	r3, #3
 800480a:	e048      	b.n	800489e <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f003 0304 	and.w	r3, r3, #4
 8004816:	2b00      	cmp	r3, #0
 8004818:	d031      	beq.n	800487e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	69db      	ldr	r3, [r3, #28]
 8004820:	f003 0308 	and.w	r3, r3, #8
 8004824:	2b08      	cmp	r3, #8
 8004826:	d110      	bne.n	800484a <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	2208      	movs	r2, #8
 800482e:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8004830:	68f8      	ldr	r0, [r7, #12]
 8004832:	f000 f95b 	bl	8004aec <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	2208      	movs	r2, #8
 800483a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	2200      	movs	r2, #0
 8004842:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

           return HAL_ERROR;
 8004846:	2301      	movs	r3, #1
 8004848:	e029      	b.n	800489e <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	69db      	ldr	r3, [r3, #28]
 8004850:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004854:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004858:	d111      	bne.n	800487e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004862:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004864:	68f8      	ldr	r0, [r7, #12]
 8004866:	f000 f941 	bl	8004aec <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	2220      	movs	r2, #32
 800486e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	2200      	movs	r2, #0
 8004876:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 800487a:	2303      	movs	r3, #3
 800487c:	e00f      	b.n	800489e <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	69da      	ldr	r2, [r3, #28]
 8004884:	68bb      	ldr	r3, [r7, #8]
 8004886:	4013      	ands	r3, r2
 8004888:	68ba      	ldr	r2, [r7, #8]
 800488a:	429a      	cmp	r2, r3
 800488c:	bf0c      	ite	eq
 800488e:	2301      	moveq	r3, #1
 8004890:	2300      	movne	r3, #0
 8004892:	b2db      	uxtb	r3, r3
 8004894:	461a      	mov	r2, r3
 8004896:	79fb      	ldrb	r3, [r7, #7]
 8004898:	429a      	cmp	r2, r3
 800489a:	d0a6      	beq.n	80047ea <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800489c:	2300      	movs	r3, #0
}
 800489e:	4618      	mov	r0, r3
 80048a0:	3710      	adds	r7, #16
 80048a2:	46bd      	mov	sp, r7
 80048a4:	bd80      	pop	{r7, pc}
	...

080048a8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80048a8:	b480      	push	{r7}
 80048aa:	b0a3      	sub	sp, #140	; 0x8c
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	60f8      	str	r0, [r7, #12]
 80048b0:	60b9      	str	r1, [r7, #8]
 80048b2:	4613      	mov	r3, r2
 80048b4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	68ba      	ldr	r2, [r7, #8]
 80048ba:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	88fa      	ldrh	r2, [r7, #6]
 80048c0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	88fa      	ldrh	r2, [r7, #6]
 80048c8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	2200      	movs	r2, #0
 80048d0:	675a      	str	r2, [r3, #116]	; 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	689b      	ldr	r3, [r3, #8]
 80048d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80048da:	d10e      	bne.n	80048fa <UART_Start_Receive_IT+0x52>
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	691b      	ldr	r3, [r3, #16]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d105      	bne.n	80048f0 <UART_Start_Receive_IT+0x48>
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	f240 12ff 	movw	r2, #511	; 0x1ff
 80048ea:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80048ee:	e02d      	b.n	800494c <UART_Start_Receive_IT+0xa4>
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	22ff      	movs	r2, #255	; 0xff
 80048f4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80048f8:	e028      	b.n	800494c <UART_Start_Receive_IT+0xa4>
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	689b      	ldr	r3, [r3, #8]
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d10d      	bne.n	800491e <UART_Start_Receive_IT+0x76>
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	691b      	ldr	r3, [r3, #16]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d104      	bne.n	8004914 <UART_Start_Receive_IT+0x6c>
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	22ff      	movs	r2, #255	; 0xff
 800490e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004912:	e01b      	b.n	800494c <UART_Start_Receive_IT+0xa4>
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	227f      	movs	r2, #127	; 0x7f
 8004918:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800491c:	e016      	b.n	800494c <UART_Start_Receive_IT+0xa4>
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	689b      	ldr	r3, [r3, #8]
 8004922:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004926:	d10d      	bne.n	8004944 <UART_Start_Receive_IT+0x9c>
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	691b      	ldr	r3, [r3, #16]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d104      	bne.n	800493a <UART_Start_Receive_IT+0x92>
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	227f      	movs	r2, #127	; 0x7f
 8004934:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004938:	e008      	b.n	800494c <UART_Start_Receive_IT+0xa4>
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	223f      	movs	r2, #63	; 0x3f
 800493e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004942:	e003      	b.n	800494c <UART_Start_Receive_IT+0xa4>
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	2200      	movs	r2, #0
 8004948:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	2200      	movs	r2, #0
 8004950:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	2222      	movs	r2, #34	; 0x22
 8004958:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	3308      	adds	r3, #8
 8004962:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004964:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004966:	e853 3f00 	ldrex	r3, [r3]
 800496a:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 800496c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800496e:	f043 0301 	orr.w	r3, r3, #1
 8004972:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	3308      	adds	r3, #8
 800497c:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8004980:	673a      	str	r2, [r7, #112]	; 0x70
 8004982:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004984:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8004986:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8004988:	e841 2300 	strex	r3, r2, [r1]
 800498c:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 800498e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004990:	2b00      	cmp	r3, #0
 8004992:	d1e3      	bne.n	800495c <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004998:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800499c:	d14f      	bne.n	8004a3e <UART_Start_Receive_IT+0x196>
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80049a4:	88fa      	ldrh	r2, [r7, #6]
 80049a6:	429a      	cmp	r2, r3
 80049a8:	d349      	bcc.n	8004a3e <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	689b      	ldr	r3, [r3, #8]
 80049ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80049b2:	d107      	bne.n	80049c4 <UART_Start_Receive_IT+0x11c>
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	691b      	ldr	r3, [r3, #16]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d103      	bne.n	80049c4 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	4a47      	ldr	r2, [pc, #284]	; (8004adc <UART_Start_Receive_IT+0x234>)
 80049c0:	675a      	str	r2, [r3, #116]	; 0x74
 80049c2:	e002      	b.n	80049ca <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	4a46      	ldr	r2, [pc, #280]	; (8004ae0 <UART_Start_Receive_IT+0x238>)
 80049c8:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	691b      	ldr	r3, [r3, #16]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d01a      	beq.n	8004a08 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049d8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80049da:	e853 3f00 	ldrex	r3, [r3]
 80049de:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80049e0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80049e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80049e6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	461a      	mov	r2, r3
 80049f0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80049f4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80049f6:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049f8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80049fa:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80049fc:	e841 2300 	strex	r3, r2, [r1]
 8004a00:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8004a02:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d1e4      	bne.n	80049d2 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	3308      	adds	r3, #8
 8004a0e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a12:	e853 3f00 	ldrex	r3, [r3]
 8004a16:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004a18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a1e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	3308      	adds	r3, #8
 8004a26:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8004a28:	64ba      	str	r2, [r7, #72]	; 0x48
 8004a2a:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a2c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004a2e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004a30:	e841 2300 	strex	r3, r2, [r1]
 8004a34:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004a36:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d1e5      	bne.n	8004a08 <UART_Start_Receive_IT+0x160>
 8004a3c:	e046      	b.n	8004acc <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	689b      	ldr	r3, [r3, #8]
 8004a42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a46:	d107      	bne.n	8004a58 <UART_Start_Receive_IT+0x1b0>
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	691b      	ldr	r3, [r3, #16]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d103      	bne.n	8004a58 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	4a24      	ldr	r2, [pc, #144]	; (8004ae4 <UART_Start_Receive_IT+0x23c>)
 8004a54:	675a      	str	r2, [r3, #116]	; 0x74
 8004a56:	e002      	b.n	8004a5e <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	4a23      	ldr	r2, [pc, #140]	; (8004ae8 <UART_Start_Receive_IT+0x240>)
 8004a5c:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	691b      	ldr	r3, [r3, #16]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d019      	beq.n	8004a9a <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a6e:	e853 3f00 	ldrex	r3, [r3]
 8004a72:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004a74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a76:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8004a7a:	677b      	str	r3, [r7, #116]	; 0x74
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	461a      	mov	r2, r3
 8004a82:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004a84:	637b      	str	r3, [r7, #52]	; 0x34
 8004a86:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a88:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004a8a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004a8c:	e841 2300 	strex	r3, r2, [r1]
 8004a90:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004a92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d1e6      	bne.n	8004a66 <UART_Start_Receive_IT+0x1be>
 8004a98:	e018      	b.n	8004acc <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004aa0:	697b      	ldr	r3, [r7, #20]
 8004aa2:	e853 3f00 	ldrex	r3, [r3]
 8004aa6:	613b      	str	r3, [r7, #16]
   return(result);
 8004aa8:	693b      	ldr	r3, [r7, #16]
 8004aaa:	f043 0320 	orr.w	r3, r3, #32
 8004aae:	67bb      	str	r3, [r7, #120]	; 0x78
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	461a      	mov	r2, r3
 8004ab6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004ab8:	623b      	str	r3, [r7, #32]
 8004aba:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004abc:	69f9      	ldr	r1, [r7, #28]
 8004abe:	6a3a      	ldr	r2, [r7, #32]
 8004ac0:	e841 2300 	strex	r3, r2, [r1]
 8004ac4:	61bb      	str	r3, [r7, #24]
   return(result);
 8004ac6:	69bb      	ldr	r3, [r7, #24]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d1e6      	bne.n	8004a9a <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8004acc:	2300      	movs	r3, #0
}
 8004ace:	4618      	mov	r0, r3
 8004ad0:	378c      	adds	r7, #140	; 0x8c
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad8:	4770      	bx	lr
 8004ada:	bf00      	nop
 8004adc:	0800530d 	.word	0x0800530d
 8004ae0:	08004fad 	.word	0x08004fad
 8004ae4:	08004df5 	.word	0x08004df5
 8004ae8:	08004c3d 	.word	0x08004c3d

08004aec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004aec:	b480      	push	{r7}
 8004aee:	b095      	sub	sp, #84	; 0x54
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004afa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004afc:	e853 3f00 	ldrex	r3, [r3]
 8004b00:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004b02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b04:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004b08:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	461a      	mov	r2, r3
 8004b10:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004b12:	643b      	str	r3, [r7, #64]	; 0x40
 8004b14:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b16:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004b18:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004b1a:	e841 2300 	strex	r3, r2, [r1]
 8004b1e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004b20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d1e6      	bne.n	8004af4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	3308      	adds	r3, #8
 8004b2c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b2e:	6a3b      	ldr	r3, [r7, #32]
 8004b30:	e853 3f00 	ldrex	r3, [r3]
 8004b34:	61fb      	str	r3, [r7, #28]
   return(result);
 8004b36:	69fb      	ldr	r3, [r7, #28]
 8004b38:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b3c:	f023 0301 	bic.w	r3, r3, #1
 8004b40:	64bb      	str	r3, [r7, #72]	; 0x48
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	3308      	adds	r3, #8
 8004b48:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004b4a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004b4c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b4e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004b50:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004b52:	e841 2300 	strex	r3, r2, [r1]
 8004b56:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004b58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d1e3      	bne.n	8004b26 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004b62:	2b01      	cmp	r3, #1
 8004b64:	d118      	bne.n	8004b98 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	e853 3f00 	ldrex	r3, [r3]
 8004b72:	60bb      	str	r3, [r7, #8]
   return(result);
 8004b74:	68bb      	ldr	r3, [r7, #8]
 8004b76:	f023 0310 	bic.w	r3, r3, #16
 8004b7a:	647b      	str	r3, [r7, #68]	; 0x44
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	461a      	mov	r2, r3
 8004b82:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004b84:	61bb      	str	r3, [r7, #24]
 8004b86:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b88:	6979      	ldr	r1, [r7, #20]
 8004b8a:	69ba      	ldr	r2, [r7, #24]
 8004b8c:	e841 2300 	strex	r3, r2, [r1]
 8004b90:	613b      	str	r3, [r7, #16]
   return(result);
 8004b92:	693b      	ldr	r3, [r7, #16]
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d1e6      	bne.n	8004b66 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2220      	movs	r2, #32
 8004b9c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	2200      	movs	r2, #0
 8004baa:	675a      	str	r2, [r3, #116]	; 0x74
}
 8004bac:	bf00      	nop
 8004bae:	3754      	adds	r7, #84	; 0x54
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb6:	4770      	bx	lr

08004bb8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	b084      	sub	sp, #16
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bc4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	2200      	movs	r2, #0
 8004bca:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004bd6:	68f8      	ldr	r0, [r7, #12]
 8004bd8:	f7ff fa74 	bl	80040c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004bdc:	bf00      	nop
 8004bde:	3710      	adds	r7, #16
 8004be0:	46bd      	mov	sp, r7
 8004be2:	bd80      	pop	{r7, pc}

08004be4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b088      	sub	sp, #32
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	e853 3f00 	ldrex	r3, [r3]
 8004bf8:	60bb      	str	r3, [r7, #8]
   return(result);
 8004bfa:	68bb      	ldr	r3, [r7, #8]
 8004bfc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004c00:	61fb      	str	r3, [r7, #28]
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	461a      	mov	r2, r3
 8004c08:	69fb      	ldr	r3, [r7, #28]
 8004c0a:	61bb      	str	r3, [r7, #24]
 8004c0c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c0e:	6979      	ldr	r1, [r7, #20]
 8004c10:	69ba      	ldr	r2, [r7, #24]
 8004c12:	e841 2300 	strex	r3, r2, [r1]
 8004c16:	613b      	str	r3, [r7, #16]
   return(result);
 8004c18:	693b      	ldr	r3, [r7, #16]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d1e6      	bne.n	8004bec <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2220      	movs	r2, #32
 8004c22:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2200      	movs	r2, #0
 8004c2a:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004c2c:	6878      	ldr	r0, [r7, #4]
 8004c2e:	f7ff fa3f 	bl	80040b0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004c32:	bf00      	nop
 8004c34:	3720      	adds	r7, #32
 8004c36:	46bd      	mov	sp, r7
 8004c38:	bd80      	pop	{r7, pc}
	...

08004c3c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b09c      	sub	sp, #112	; 0x70
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8004c4a:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004c54:	2b22      	cmp	r3, #34	; 0x22
 8004c56:	f040 80be 	bne.w	8004dd6 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c60:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004c64:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8004c68:	b2d9      	uxtb	r1, r3
 8004c6a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8004c6e:	b2da      	uxtb	r2, r3
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c74:	400a      	ands	r2, r1
 8004c76:	b2d2      	uxtb	r2, r2
 8004c78:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c7e:	1c5a      	adds	r2, r3, #1
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004c8a:	b29b      	uxth	r3, r3
 8004c8c:	3b01      	subs	r3, #1
 8004c8e:	b29a      	uxth	r2, r3
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004c9c:	b29b      	uxth	r3, r3
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	f040 80a1 	bne.w	8004de6 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004caa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004cac:	e853 3f00 	ldrex	r3, [r3]
 8004cb0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004cb2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004cb4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004cb8:	66bb      	str	r3, [r7, #104]	; 0x68
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	461a      	mov	r2, r3
 8004cc0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004cc2:	65bb      	str	r3, [r7, #88]	; 0x58
 8004cc4:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cc6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004cc8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004cca:	e841 2300 	strex	r3, r2, [r1]
 8004cce:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004cd0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d1e6      	bne.n	8004ca4 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	3308      	adds	r3, #8
 8004cdc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ce0:	e853 3f00 	ldrex	r3, [r3]
 8004ce4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004ce6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ce8:	f023 0301 	bic.w	r3, r3, #1
 8004cec:	667b      	str	r3, [r7, #100]	; 0x64
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	3308      	adds	r3, #8
 8004cf4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004cf6:	647a      	str	r2, [r7, #68]	; 0x44
 8004cf8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cfa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004cfc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004cfe:	e841 2300 	strex	r3, r2, [r1]
 8004d02:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004d04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d1e5      	bne.n	8004cd6 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	2220      	movs	r2, #32
 8004d0e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2200      	movs	r2, #0
 8004d16:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	671a      	str	r2, [r3, #112]	; 0x70

#if defined(LPUART1)
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	4a33      	ldr	r2, [pc, #204]	; (8004df0 <UART_RxISR_8BIT+0x1b4>)
 8004d24:	4293      	cmp	r3, r2
 8004d26:	d01f      	beq.n	8004d68 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	685b      	ldr	r3, [r3, #4]
 8004d2e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d018      	beq.n	8004d68 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d3e:	e853 3f00 	ldrex	r3, [r3]
 8004d42:	623b      	str	r3, [r7, #32]
   return(result);
 8004d44:	6a3b      	ldr	r3, [r7, #32]
 8004d46:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004d4a:	663b      	str	r3, [r7, #96]	; 0x60
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	461a      	mov	r2, r3
 8004d52:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004d54:	633b      	str	r3, [r7, #48]	; 0x30
 8004d56:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d58:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004d5a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004d5c:	e841 2300 	strex	r3, r2, [r1]
 8004d60:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004d62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d1e6      	bne.n	8004d36 <UART_RxISR_8BIT+0xfa>
      }
#endif /* LPUART1 */

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004d6c:	2b01      	cmp	r3, #1
 8004d6e:	d12e      	bne.n	8004dce <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2200      	movs	r2, #0
 8004d74:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d7c:	693b      	ldr	r3, [r7, #16]
 8004d7e:	e853 3f00 	ldrex	r3, [r3]
 8004d82:	60fb      	str	r3, [r7, #12]
   return(result);
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	f023 0310 	bic.w	r3, r3, #16
 8004d8a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	461a      	mov	r2, r3
 8004d92:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d94:	61fb      	str	r3, [r7, #28]
 8004d96:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d98:	69b9      	ldr	r1, [r7, #24]
 8004d9a:	69fa      	ldr	r2, [r7, #28]
 8004d9c:	e841 2300 	strex	r3, r2, [r1]
 8004da0:	617b      	str	r3, [r7, #20]
   return(result);
 8004da2:	697b      	ldr	r3, [r7, #20]
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d1e6      	bne.n	8004d76 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	69db      	ldr	r3, [r3, #28]
 8004dae:	f003 0310 	and.w	r3, r3, #16
 8004db2:	2b10      	cmp	r3, #16
 8004db4:	d103      	bne.n	8004dbe <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	2210      	movs	r2, #16
 8004dbc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004dc4:	4619      	mov	r1, r3
 8004dc6:	6878      	ldr	r0, [r7, #4]
 8004dc8:	f7ff f986 	bl	80040d8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004dcc:	e00b      	b.n	8004de6 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8004dce:	6878      	ldr	r0, [r7, #4]
 8004dd0:	f7fb fe9a 	bl	8000b08 <HAL_UART_RxCpltCallback>
}
 8004dd4:	e007      	b.n	8004de6 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	699a      	ldr	r2, [r3, #24]
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f042 0208 	orr.w	r2, r2, #8
 8004de4:	619a      	str	r2, [r3, #24]
}
 8004de6:	bf00      	nop
 8004de8:	3770      	adds	r7, #112	; 0x70
 8004dea:	46bd      	mov	sp, r7
 8004dec:	bd80      	pop	{r7, pc}
 8004dee:	bf00      	nop
 8004df0:	40008000 	.word	0x40008000

08004df4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b09c      	sub	sp, #112	; 0x70
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8004e02:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004e0c:	2b22      	cmp	r3, #34	; 0x22
 8004e0e:	f040 80be 	bne.w	8004f8e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e18:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e20:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8004e22:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 8004e26:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8004e2a:	4013      	ands	r3, r2
 8004e2c:	b29a      	uxth	r2, r3
 8004e2e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004e30:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e36:	1c9a      	adds	r2, r3, #2
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004e42:	b29b      	uxth	r3, r3
 8004e44:	3b01      	subs	r3, #1
 8004e46:	b29a      	uxth	r2, r3
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004e54:	b29b      	uxth	r3, r3
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	f040 80a1 	bne.w	8004f9e <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e62:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004e64:	e853 3f00 	ldrex	r3, [r3]
 8004e68:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8004e6a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004e6c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004e70:	667b      	str	r3, [r7, #100]	; 0x64
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	461a      	mov	r2, r3
 8004e78:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004e7a:	657b      	str	r3, [r7, #84]	; 0x54
 8004e7c:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e7e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004e80:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004e82:	e841 2300 	strex	r3, r2, [r1]
 8004e86:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004e88:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d1e6      	bne.n	8004e5c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	3308      	adds	r3, #8
 8004e94:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e98:	e853 3f00 	ldrex	r3, [r3]
 8004e9c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004e9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ea0:	f023 0301 	bic.w	r3, r3, #1
 8004ea4:	663b      	str	r3, [r7, #96]	; 0x60
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	3308      	adds	r3, #8
 8004eac:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004eae:	643a      	str	r2, [r7, #64]	; 0x40
 8004eb0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eb2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004eb4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004eb6:	e841 2300 	strex	r3, r2, [r1]
 8004eba:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004ebc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d1e5      	bne.n	8004e8e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2220      	movs	r2, #32
 8004ec6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2200      	movs	r2, #0
 8004ece:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	671a      	str	r2, [r3, #112]	; 0x70

#if defined(LPUART1)
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4a33      	ldr	r2, [pc, #204]	; (8004fa8 <UART_RxISR_16BIT+0x1b4>)
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d01f      	beq.n	8004f20 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	685b      	ldr	r3, [r3, #4]
 8004ee6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d018      	beq.n	8004f20 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ef4:	6a3b      	ldr	r3, [r7, #32]
 8004ef6:	e853 3f00 	ldrex	r3, [r3]
 8004efa:	61fb      	str	r3, [r7, #28]
   return(result);
 8004efc:	69fb      	ldr	r3, [r7, #28]
 8004efe:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004f02:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	461a      	mov	r2, r3
 8004f0a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004f0c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004f0e:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f10:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004f12:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004f14:	e841 2300 	strex	r3, r2, [r1]
 8004f18:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d1e6      	bne.n	8004eee <UART_RxISR_16BIT+0xfa>
      }
#endif /* LPUART1 */

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004f24:	2b01      	cmp	r3, #1
 8004f26:	d12e      	bne.n	8004f86 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	e853 3f00 	ldrex	r3, [r3]
 8004f3a:	60bb      	str	r3, [r7, #8]
   return(result);
 8004f3c:	68bb      	ldr	r3, [r7, #8]
 8004f3e:	f023 0310 	bic.w	r3, r3, #16
 8004f42:	65bb      	str	r3, [r7, #88]	; 0x58
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	461a      	mov	r2, r3
 8004f4a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004f4c:	61bb      	str	r3, [r7, #24]
 8004f4e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f50:	6979      	ldr	r1, [r7, #20]
 8004f52:	69ba      	ldr	r2, [r7, #24]
 8004f54:	e841 2300 	strex	r3, r2, [r1]
 8004f58:	613b      	str	r3, [r7, #16]
   return(result);
 8004f5a:	693b      	ldr	r3, [r7, #16]
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d1e6      	bne.n	8004f2e <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	69db      	ldr	r3, [r3, #28]
 8004f66:	f003 0310 	and.w	r3, r3, #16
 8004f6a:	2b10      	cmp	r3, #16
 8004f6c:	d103      	bne.n	8004f76 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	2210      	movs	r2, #16
 8004f74:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004f7c:	4619      	mov	r1, r3
 8004f7e:	6878      	ldr	r0, [r7, #4]
 8004f80:	f7ff f8aa 	bl	80040d8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004f84:	e00b      	b.n	8004f9e <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8004f86:	6878      	ldr	r0, [r7, #4]
 8004f88:	f7fb fdbe 	bl	8000b08 <HAL_UART_RxCpltCallback>
}
 8004f8c:	e007      	b.n	8004f9e <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	699a      	ldr	r2, [r3, #24]
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f042 0208 	orr.w	r2, r2, #8
 8004f9c:	619a      	str	r2, [r3, #24]
}
 8004f9e:	bf00      	nop
 8004fa0:	3770      	adds	r7, #112	; 0x70
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	bd80      	pop	{r7, pc}
 8004fa6:	bf00      	nop
 8004fa8:	40008000 	.word	0x40008000

08004fac <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b0ac      	sub	sp, #176	; 0xb0
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8004fba:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	69db      	ldr	r3, [r3, #28]
 8004fc4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	689b      	ldr	r3, [r3, #8]
 8004fd8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004fe2:	2b22      	cmp	r3, #34	; 0x22
 8004fe4:	f040 8182 	bne.w	80052ec <UART_RxISR_8BIT_FIFOEN+0x340>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8004fee:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004ff2:	e125      	b.n	8005240 <UART_RxISR_8BIT_FIFOEN+0x294>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ffa:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004ffe:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 8005002:	b2d9      	uxtb	r1, r3
 8005004:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8005008:	b2da      	uxtb	r2, r3
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800500e:	400a      	ands	r2, r1
 8005010:	b2d2      	uxtb	r2, r2
 8005012:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005018:	1c5a      	adds	r2, r3, #1
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005024:	b29b      	uxth	r3, r3
 8005026:	3b01      	subs	r3, #1
 8005028:	b29a      	uxth	r2, r3
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	69db      	ldr	r3, [r3, #28]
 8005036:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800503a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800503e:	f003 0307 	and.w	r3, r3, #7
 8005042:	2b00      	cmp	r3, #0
 8005044:	d053      	beq.n	80050ee <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005046:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800504a:	f003 0301 	and.w	r3, r3, #1
 800504e:	2b00      	cmp	r3, #0
 8005050:	d011      	beq.n	8005076 <UART_RxISR_8BIT_FIFOEN+0xca>
 8005052:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8005056:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800505a:	2b00      	cmp	r3, #0
 800505c:	d00b      	beq.n	8005076 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	2201      	movs	r2, #1
 8005064:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800506c:	f043 0201 	orr.w	r2, r3, #1
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005076:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800507a:	f003 0302 	and.w	r3, r3, #2
 800507e:	2b00      	cmp	r3, #0
 8005080:	d011      	beq.n	80050a6 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8005082:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005086:	f003 0301 	and.w	r3, r3, #1
 800508a:	2b00      	cmp	r3, #0
 800508c:	d00b      	beq.n	80050a6 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	2202      	movs	r2, #2
 8005094:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800509c:	f043 0204 	orr.w	r2, r3, #4
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80050a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80050aa:	f003 0304 	and.w	r3, r3, #4
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d011      	beq.n	80050d6 <UART_RxISR_8BIT_FIFOEN+0x12a>
 80050b2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80050b6:	f003 0301 	and.w	r3, r3, #1
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d00b      	beq.n	80050d6 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	2204      	movs	r2, #4
 80050c4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050cc:	f043 0202 	orr.w	r2, r3, #2
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d006      	beq.n	80050ee <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80050e0:	6878      	ldr	r0, [r7, #4]
 80050e2:	f7fe ffef 	bl	80040c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	2200      	movs	r2, #0
 80050ea:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80050f4:	b29b      	uxth	r3, r3
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	f040 80a2 	bne.w	8005240 <UART_RxISR_8BIT_FIFOEN+0x294>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005102:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005104:	e853 3f00 	ldrex	r3, [r3]
 8005108:	66fb      	str	r3, [r7, #108]	; 0x6c
   return(result);
 800510a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800510c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005110:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	461a      	mov	r2, r3
 800511a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800511e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8005120:	67ba      	str	r2, [r7, #120]	; 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005122:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8005124:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8005126:	e841 2300 	strex	r3, r2, [r1]
 800512a:	677b      	str	r3, [r7, #116]	; 0x74
   return(result);
 800512c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800512e:	2b00      	cmp	r3, #0
 8005130:	d1e4      	bne.n	80050fc <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	3308      	adds	r3, #8
 8005138:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800513a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800513c:	e853 3f00 	ldrex	r3, [r3]
 8005140:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 8005142:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005144:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005148:	f023 0301 	bic.w	r3, r3, #1
 800514c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	3308      	adds	r3, #8
 8005156:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800515a:	66ba      	str	r2, [r7, #104]	; 0x68
 800515c:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800515e:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8005160:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005162:	e841 2300 	strex	r3, r2, [r1]
 8005166:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8005168:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800516a:	2b00      	cmp	r3, #0
 800516c:	d1e1      	bne.n	8005132 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	2220      	movs	r2, #32
 8005172:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2200      	movs	r2, #0
 800517a:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2200      	movs	r2, #0
 8005180:	671a      	str	r2, [r3, #112]	; 0x70

#if defined(LPUART1)
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	4a5f      	ldr	r2, [pc, #380]	; (8005304 <UART_RxISR_8BIT_FIFOEN+0x358>)
 8005188:	4293      	cmp	r3, r2
 800518a:	d021      	beq.n	80051d0 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	685b      	ldr	r3, [r3, #4]
 8005192:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005196:	2b00      	cmp	r3, #0
 8005198:	d01a      	beq.n	80051d0 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051a0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80051a2:	e853 3f00 	ldrex	r3, [r3]
 80051a6:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80051a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80051aa:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80051ae:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	461a      	mov	r2, r3
 80051b8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80051bc:	657b      	str	r3, [r7, #84]	; 0x54
 80051be:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051c0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80051c2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80051c4:	e841 2300 	strex	r3, r2, [r1]
 80051c8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80051ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d1e4      	bne.n	800519a <UART_RxISR_8BIT_FIFOEN+0x1ee>
        }
#endif /* LPUART1 */

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80051d4:	2b01      	cmp	r3, #1
 80051d6:	d130      	bne.n	800523a <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2200      	movs	r2, #0
 80051dc:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80051e6:	e853 3f00 	ldrex	r3, [r3]
 80051ea:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80051ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051ee:	f023 0310 	bic.w	r3, r3, #16
 80051f2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	461a      	mov	r2, r3
 80051fc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005200:	643b      	str	r3, [r7, #64]	; 0x40
 8005202:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005204:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005206:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005208:	e841 2300 	strex	r3, r2, [r1]
 800520c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800520e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005210:	2b00      	cmp	r3, #0
 8005212:	d1e4      	bne.n	80051de <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	69db      	ldr	r3, [r3, #28]
 800521a:	f003 0310 	and.w	r3, r3, #16
 800521e:	2b10      	cmp	r3, #16
 8005220:	d103      	bne.n	800522a <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	2210      	movs	r2, #16
 8005228:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005230:	4619      	mov	r1, r3
 8005232:	6878      	ldr	r0, [r7, #4]
 8005234:	f7fe ff50 	bl	80040d8 <HAL_UARTEx_RxEventCallback>
 8005238:	e002      	b.n	8005240 <UART_RxISR_8BIT_FIFOEN+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800523a:	6878      	ldr	r0, [r7, #4]
 800523c:	f7fb fc64 	bl	8000b08 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8005240:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 8005244:	2b00      	cmp	r3, #0
 8005246:	d006      	beq.n	8005256 <UART_RxISR_8BIT_FIFOEN+0x2aa>
 8005248:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800524c:	f003 0320 	and.w	r3, r3, #32
 8005250:	2b00      	cmp	r3, #0
 8005252:	f47f aecf 	bne.w	8004ff4 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800525c:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8005260:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8005264:	2b00      	cmp	r3, #0
 8005266:	d049      	beq.n	80052fc <UART_RxISR_8BIT_FIFOEN+0x350>
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800526e:	f8b7 208a 	ldrh.w	r2, [r7, #138]	; 0x8a
 8005272:	429a      	cmp	r2, r3
 8005274:	d242      	bcs.n	80052fc <UART_RxISR_8BIT_FIFOEN+0x350>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	3308      	adds	r3, #8
 800527c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800527e:	6a3b      	ldr	r3, [r7, #32]
 8005280:	e853 3f00 	ldrex	r3, [r3]
 8005284:	61fb      	str	r3, [r7, #28]
   return(result);
 8005286:	69fb      	ldr	r3, [r7, #28]
 8005288:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800528c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	3308      	adds	r3, #8
 8005296:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800529a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800529c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800529e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80052a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80052a2:	e841 2300 	strex	r3, r2, [r1]
 80052a6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80052a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d1e3      	bne.n	8005276 <UART_RxISR_8BIT_FIFOEN+0x2ca>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	4a15      	ldr	r2, [pc, #84]	; (8005308 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 80052b2:	675a      	str	r2, [r3, #116]	; 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	e853 3f00 	ldrex	r3, [r3]
 80052c0:	60bb      	str	r3, [r7, #8]
   return(result);
 80052c2:	68bb      	ldr	r3, [r7, #8]
 80052c4:	f043 0320 	orr.w	r3, r3, #32
 80052c8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	461a      	mov	r2, r3
 80052d2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80052d6:	61bb      	str	r3, [r7, #24]
 80052d8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052da:	6979      	ldr	r1, [r7, #20]
 80052dc:	69ba      	ldr	r2, [r7, #24]
 80052de:	e841 2300 	strex	r3, r2, [r1]
 80052e2:	613b      	str	r3, [r7, #16]
   return(result);
 80052e4:	693b      	ldr	r3, [r7, #16]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d1e4      	bne.n	80052b4 <UART_RxISR_8BIT_FIFOEN+0x308>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80052ea:	e007      	b.n	80052fc <UART_RxISR_8BIT_FIFOEN+0x350>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	699a      	ldr	r2, [r3, #24]
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f042 0208 	orr.w	r2, r2, #8
 80052fa:	619a      	str	r2, [r3, #24]
}
 80052fc:	bf00      	nop
 80052fe:	37b0      	adds	r7, #176	; 0xb0
 8005300:	46bd      	mov	sp, r7
 8005302:	bd80      	pop	{r7, pc}
 8005304:	40008000 	.word	0x40008000
 8005308:	08004c3d 	.word	0x08004c3d

0800530c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	b0ae      	sub	sp, #184	; 0xb8
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800531a:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	69db      	ldr	r3, [r3, #28]
 8005324:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	689b      	ldr	r3, [r3, #8]
 8005338:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005342:	2b22      	cmp	r3, #34	; 0x22
 8005344:	f040 8186 	bne.w	8005654 <UART_RxISR_16BIT_FIFOEN+0x348>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800534e:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8005352:	e129      	b.n	80055a8 <UART_RxISR_16BIT_FIFOEN+0x29c>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800535a:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005362:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8005366:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	; 0xa4
 800536a:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 800536e:	4013      	ands	r3, r2
 8005370:	b29a      	uxth	r2, r3
 8005372:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005376:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800537c:	1c9a      	adds	r2, r3, #2
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005388:	b29b      	uxth	r3, r3
 800538a:	3b01      	subs	r3, #1
 800538c:	b29a      	uxth	r2, r3
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	69db      	ldr	r3, [r3, #28]
 800539a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800539e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80053a2:	f003 0307 	and.w	r3, r3, #7
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d053      	beq.n	8005452 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80053aa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80053ae:	f003 0301 	and.w	r3, r3, #1
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d011      	beq.n	80053da <UART_RxISR_16BIT_FIFOEN+0xce>
 80053b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80053ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d00b      	beq.n	80053da <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	2201      	movs	r2, #1
 80053c8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053d0:	f043 0201 	orr.w	r2, r3, #1
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80053da:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80053de:	f003 0302 	and.w	r3, r3, #2
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d011      	beq.n	800540a <UART_RxISR_16BIT_FIFOEN+0xfe>
 80053e6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80053ea:	f003 0301 	and.w	r3, r3, #1
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d00b      	beq.n	800540a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	2202      	movs	r2, #2
 80053f8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005400:	f043 0204 	orr.w	r2, r3, #4
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800540a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800540e:	f003 0304 	and.w	r3, r3, #4
 8005412:	2b00      	cmp	r3, #0
 8005414:	d011      	beq.n	800543a <UART_RxISR_16BIT_FIFOEN+0x12e>
 8005416:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800541a:	f003 0301 	and.w	r3, r3, #1
 800541e:	2b00      	cmp	r3, #0
 8005420:	d00b      	beq.n	800543a <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	2204      	movs	r2, #4
 8005428:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005430:	f043 0202 	orr.w	r2, r3, #2
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005440:	2b00      	cmp	r3, #0
 8005442:	d006      	beq.n	8005452 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005444:	6878      	ldr	r0, [r7, #4]
 8005446:	f7fe fe3d 	bl	80040c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	2200      	movs	r2, #0
 800544e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005458:	b29b      	uxth	r3, r3
 800545a:	2b00      	cmp	r3, #0
 800545c:	f040 80a4 	bne.w	80055a8 <UART_RxISR_16BIT_FIFOEN+0x29c>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005466:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005468:	e853 3f00 	ldrex	r3, [r3]
 800546c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800546e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005470:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005474:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	461a      	mov	r2, r3
 800547e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005482:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005486:	67fa      	str	r2, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005488:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800548a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800548e:	e841 2300 	strex	r3, r2, [r1]
 8005492:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005494:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005496:	2b00      	cmp	r3, #0
 8005498:	d1e2      	bne.n	8005460 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	3308      	adds	r3, #8
 80054a0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054a2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80054a4:	e853 3f00 	ldrex	r3, [r3]
 80054a8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80054aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80054ac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80054b0:	f023 0301 	bic.w	r3, r3, #1
 80054b4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	3308      	adds	r3, #8
 80054be:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80054c2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80054c4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054c6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80054c8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80054ca:	e841 2300 	strex	r3, r2, [r1]
 80054ce:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80054d0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d1e1      	bne.n	800549a <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	2220      	movs	r2, #32
 80054da:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2200      	movs	r2, #0
 80054e2:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2200      	movs	r2, #0
 80054e8:	671a      	str	r2, [r3, #112]	; 0x70

#if defined(LPUART1)
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	4a5f      	ldr	r2, [pc, #380]	; (800566c <UART_RxISR_16BIT_FIFOEN+0x360>)
 80054f0:	4293      	cmp	r3, r2
 80054f2:	d021      	beq.n	8005538 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	685b      	ldr	r3, [r3, #4]
 80054fa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d01a      	beq.n	8005538 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005508:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800550a:	e853 3f00 	ldrex	r3, [r3]
 800550e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005510:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005512:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005516:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	461a      	mov	r2, r3
 8005520:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8005524:	65bb      	str	r3, [r7, #88]	; 0x58
 8005526:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005528:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800552a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800552c:	e841 2300 	strex	r3, r2, [r1]
 8005530:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005532:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005534:	2b00      	cmp	r3, #0
 8005536:	d1e4      	bne.n	8005502 <UART_RxISR_16BIT_FIFOEN+0x1f6>
        }
#endif /* LPUART1 */

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800553c:	2b01      	cmp	r3, #1
 800553e:	d130      	bne.n	80055a2 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2200      	movs	r2, #0
 8005544:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800554c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800554e:	e853 3f00 	ldrex	r3, [r3]
 8005552:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005554:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005556:	f023 0310 	bic.w	r3, r3, #16
 800555a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	461a      	mov	r2, r3
 8005564:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005568:	647b      	str	r3, [r7, #68]	; 0x44
 800556a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800556c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800556e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005570:	e841 2300 	strex	r3, r2, [r1]
 8005574:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005576:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005578:	2b00      	cmp	r3, #0
 800557a:	d1e4      	bne.n	8005546 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	69db      	ldr	r3, [r3, #28]
 8005582:	f003 0310 	and.w	r3, r3, #16
 8005586:	2b10      	cmp	r3, #16
 8005588:	d103      	bne.n	8005592 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	2210      	movs	r2, #16
 8005590:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005598:	4619      	mov	r1, r3
 800559a:	6878      	ldr	r0, [r7, #4]
 800559c:	f7fe fd9c 	bl	80040d8 <HAL_UARTEx_RxEventCallback>
 80055a0:	e002      	b.n	80055a8 <UART_RxISR_16BIT_FIFOEN+0x29c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 80055a2:	6878      	ldr	r0, [r7, #4]
 80055a4:	f7fb fab0 	bl	8000b08 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80055a8:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d006      	beq.n	80055be <UART_RxISR_16BIT_FIFOEN+0x2b2>
 80055b0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80055b4:	f003 0320 	and.w	r3, r3, #32
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	f47f aecb 	bne.w	8005354 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80055c4:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80055c8:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d049      	beq.n	8005664 <UART_RxISR_16BIT_FIFOEN+0x358>
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80055d6:	f8b7 208e 	ldrh.w	r2, [r7, #142]	; 0x8e
 80055da:	429a      	cmp	r2, r3
 80055dc:	d242      	bcs.n	8005664 <UART_RxISR_16BIT_FIFOEN+0x358>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	3308      	adds	r3, #8
 80055e4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055e8:	e853 3f00 	ldrex	r3, [r3]
 80055ec:	623b      	str	r3, [r7, #32]
   return(result);
 80055ee:	6a3b      	ldr	r3, [r7, #32]
 80055f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80055f4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	3308      	adds	r3, #8
 80055fe:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8005602:	633a      	str	r2, [r7, #48]	; 0x30
 8005604:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005606:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005608:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800560a:	e841 2300 	strex	r3, r2, [r1]
 800560e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005610:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005612:	2b00      	cmp	r3, #0
 8005614:	d1e3      	bne.n	80055de <UART_RxISR_16BIT_FIFOEN+0x2d2>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	4a15      	ldr	r2, [pc, #84]	; (8005670 <UART_RxISR_16BIT_FIFOEN+0x364>)
 800561a:	675a      	str	r2, [r3, #116]	; 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005622:	693b      	ldr	r3, [r7, #16]
 8005624:	e853 3f00 	ldrex	r3, [r3]
 8005628:	60fb      	str	r3, [r7, #12]
   return(result);
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	f043 0320 	orr.w	r3, r3, #32
 8005630:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	461a      	mov	r2, r3
 800563a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800563e:	61fb      	str	r3, [r7, #28]
 8005640:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005642:	69b9      	ldr	r1, [r7, #24]
 8005644:	69fa      	ldr	r2, [r7, #28]
 8005646:	e841 2300 	strex	r3, r2, [r1]
 800564a:	617b      	str	r3, [r7, #20]
   return(result);
 800564c:	697b      	ldr	r3, [r7, #20]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d1e4      	bne.n	800561c <UART_RxISR_16BIT_FIFOEN+0x310>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005652:	e007      	b.n	8005664 <UART_RxISR_16BIT_FIFOEN+0x358>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	699a      	ldr	r2, [r3, #24]
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f042 0208 	orr.w	r2, r2, #8
 8005662:	619a      	str	r2, [r3, #24]
}
 8005664:	bf00      	nop
 8005666:	37b8      	adds	r7, #184	; 0xb8
 8005668:	46bd      	mov	sp, r7
 800566a:	bd80      	pop	{r7, pc}
 800566c:	40008000 	.word	0x40008000
 8005670:	08004df5 	.word	0x08004df5

08005674 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005674:	b480      	push	{r7}
 8005676:	b083      	sub	sp, #12
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800567c:	bf00      	nop
 800567e:	370c      	adds	r7, #12
 8005680:	46bd      	mov	sp, r7
 8005682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005686:	4770      	bx	lr

08005688 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8005688:	b480      	push	{r7}
 800568a:	b083      	sub	sp, #12
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8005690:	bf00      	nop
 8005692:	370c      	adds	r7, #12
 8005694:	46bd      	mov	sp, r7
 8005696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569a:	4770      	bx	lr

0800569c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800569c:	b480      	push	{r7}
 800569e:	b083      	sub	sp, #12
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80056a4:	bf00      	nop
 80056a6:	370c      	adds	r7, #12
 80056a8:	46bd      	mov	sp, r7
 80056aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ae:	4770      	bx	lr

080056b0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80056b0:	b480      	push	{r7}
 80056b2:	b085      	sub	sp, #20
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80056be:	2b01      	cmp	r3, #1
 80056c0:	d101      	bne.n	80056c6 <HAL_UARTEx_DisableFifoMode+0x16>
 80056c2:	2302      	movs	r3, #2
 80056c4:	e027      	b.n	8005716 <HAL_UARTEx_DisableFifoMode+0x66>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	2201      	movs	r2, #1
 80056ca:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	2224      	movs	r2, #36	; 0x24
 80056d2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	681a      	ldr	r2, [r3, #0]
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f022 0201 	bic.w	r2, r2, #1
 80056ec:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80056f4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	2200      	movs	r2, #0
 80056fa:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	68fa      	ldr	r2, [r7, #12]
 8005702:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2220      	movs	r2, #32
 8005708:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2200      	movs	r2, #0
 8005710:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005714:	2300      	movs	r3, #0
}
 8005716:	4618      	mov	r0, r3
 8005718:	3714      	adds	r7, #20
 800571a:	46bd      	mov	sp, r7
 800571c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005720:	4770      	bx	lr

08005722 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005722:	b580      	push	{r7, lr}
 8005724:	b084      	sub	sp, #16
 8005726:	af00      	add	r7, sp, #0
 8005728:	6078      	str	r0, [r7, #4]
 800572a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005732:	2b01      	cmp	r3, #1
 8005734:	d101      	bne.n	800573a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005736:	2302      	movs	r3, #2
 8005738:	e02d      	b.n	8005796 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	2201      	movs	r2, #1
 800573e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	2224      	movs	r2, #36	; 0x24
 8005746:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	681a      	ldr	r2, [r3, #0]
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f022 0201 	bic.w	r2, r2, #1
 8005760:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	689b      	ldr	r3, [r3, #8]
 8005768:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	683a      	ldr	r2, [r7, #0]
 8005772:	430a      	orrs	r2, r1
 8005774:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005776:	6878      	ldr	r0, [r7, #4]
 8005778:	f000 f850 	bl	800581c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	68fa      	ldr	r2, [r7, #12]
 8005782:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2220      	movs	r2, #32
 8005788:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2200      	movs	r2, #0
 8005790:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005794:	2300      	movs	r3, #0
}
 8005796:	4618      	mov	r0, r3
 8005798:	3710      	adds	r7, #16
 800579a:	46bd      	mov	sp, r7
 800579c:	bd80      	pop	{r7, pc}

0800579e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800579e:	b580      	push	{r7, lr}
 80057a0:	b084      	sub	sp, #16
 80057a2:	af00      	add	r7, sp, #0
 80057a4:	6078      	str	r0, [r7, #4]
 80057a6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80057ae:	2b01      	cmp	r3, #1
 80057b0:	d101      	bne.n	80057b6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80057b2:	2302      	movs	r3, #2
 80057b4:	e02d      	b.n	8005812 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	2201      	movs	r2, #1
 80057ba:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	2224      	movs	r2, #36	; 0x24
 80057c2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	681a      	ldr	r2, [r3, #0]
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f022 0201 	bic.w	r2, r2, #1
 80057dc:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	689b      	ldr	r3, [r3, #8]
 80057e4:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	683a      	ldr	r2, [r7, #0]
 80057ee:	430a      	orrs	r2, r1
 80057f0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80057f2:	6878      	ldr	r0, [r7, #4]
 80057f4:	f000 f812 	bl	800581c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	68fa      	ldr	r2, [r7, #12]
 80057fe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2220      	movs	r2, #32
 8005804:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2200      	movs	r2, #0
 800580c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005810:	2300      	movs	r3, #0
}
 8005812:	4618      	mov	r0, r3
 8005814:	3710      	adds	r7, #16
 8005816:	46bd      	mov	sp, r7
 8005818:	bd80      	pop	{r7, pc}
	...

0800581c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800581c:	b480      	push	{r7}
 800581e:	b085      	sub	sp, #20
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005828:	2b00      	cmp	r3, #0
 800582a:	d108      	bne.n	800583e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2201      	movs	r2, #1
 8005830:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2201      	movs	r2, #1
 8005838:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800583c:	e031      	b.n	80058a2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800583e:	2308      	movs	r3, #8
 8005840:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005842:	2308      	movs	r3, #8
 8005844:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	689b      	ldr	r3, [r3, #8]
 800584c:	0e5b      	lsrs	r3, r3, #25
 800584e:	b2db      	uxtb	r3, r3
 8005850:	f003 0307 	and.w	r3, r3, #7
 8005854:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	689b      	ldr	r3, [r3, #8]
 800585c:	0f5b      	lsrs	r3, r3, #29
 800585e:	b2db      	uxtb	r3, r3
 8005860:	f003 0307 	and.w	r3, r3, #7
 8005864:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005866:	7bbb      	ldrb	r3, [r7, #14]
 8005868:	7b3a      	ldrb	r2, [r7, #12]
 800586a:	4911      	ldr	r1, [pc, #68]	; (80058b0 <UARTEx_SetNbDataToProcess+0x94>)
 800586c:	5c8a      	ldrb	r2, [r1, r2]
 800586e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005872:	7b3a      	ldrb	r2, [r7, #12]
 8005874:	490f      	ldr	r1, [pc, #60]	; (80058b4 <UARTEx_SetNbDataToProcess+0x98>)
 8005876:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005878:	fb93 f3f2 	sdiv	r3, r3, r2
 800587c:	b29a      	uxth	r2, r3
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005884:	7bfb      	ldrb	r3, [r7, #15]
 8005886:	7b7a      	ldrb	r2, [r7, #13]
 8005888:	4909      	ldr	r1, [pc, #36]	; (80058b0 <UARTEx_SetNbDataToProcess+0x94>)
 800588a:	5c8a      	ldrb	r2, [r1, r2]
 800588c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005890:	7b7a      	ldrb	r2, [r7, #13]
 8005892:	4908      	ldr	r1, [pc, #32]	; (80058b4 <UARTEx_SetNbDataToProcess+0x98>)
 8005894:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005896:	fb93 f3f2 	sdiv	r3, r3, r2
 800589a:	b29a      	uxth	r2, r3
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80058a2:	bf00      	nop
 80058a4:	3714      	adds	r7, #20
 80058a6:	46bd      	mov	sp, r7
 80058a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ac:	4770      	bx	lr
 80058ae:	bf00      	nop
 80058b0:	08008ae8 	.word	0x08008ae8
 80058b4:	08008af0 	.word	0x08008af0

080058b8 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80058b8:	b480      	push	{r7}
 80058ba:	b083      	sub	sp, #12
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	f103 0208 	add.w	r2, r3, #8
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	f04f 32ff 	mov.w	r2, #4294967295
 80058d0:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	f103 0208 	add.w	r2, r3, #8
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	f103 0208 	add.w	r2, r3, #8
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	2200      	movs	r2, #0
 80058ea:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80058ec:	bf00      	nop
 80058ee:	370c      	adds	r7, #12
 80058f0:	46bd      	mov	sp, r7
 80058f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f6:	4770      	bx	lr

080058f8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80058f8:	b480      	push	{r7}
 80058fa:	b083      	sub	sp, #12
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2200      	movs	r2, #0
 8005904:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005906:	bf00      	nop
 8005908:	370c      	adds	r7, #12
 800590a:	46bd      	mov	sp, r7
 800590c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005910:	4770      	bx	lr

08005912 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8005912:	b480      	push	{r7}
 8005914:	b085      	sub	sp, #20
 8005916:	af00      	add	r7, sp, #0
 8005918:	6078      	str	r0, [r7, #4]
 800591a:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	685b      	ldr	r3, [r3, #4]
 8005920:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	68fa      	ldr	r2, [r7, #12]
 8005926:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	689a      	ldr	r2, [r3, #8]
 800592c:	683b      	ldr	r3, [r7, #0]
 800592e:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	689b      	ldr	r3, [r3, #8]
 8005934:	683a      	ldr	r2, [r7, #0]
 8005936:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	683a      	ldr	r2, [r7, #0]
 800593c:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 800593e:	683b      	ldr	r3, [r7, #0]
 8005940:	687a      	ldr	r2, [r7, #4]
 8005942:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	1c5a      	adds	r2, r3, #1
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	601a      	str	r2, [r3, #0]
}
 800594e:	bf00      	nop
 8005950:	3714      	adds	r7, #20
 8005952:	46bd      	mov	sp, r7
 8005954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005958:	4770      	bx	lr

0800595a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 800595a:	b480      	push	{r7}
 800595c:	b085      	sub	sp, #20
 800595e:	af00      	add	r7, sp, #0
 8005960:	6078      	str	r0, [r7, #4]
 8005962:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 800596a:	68bb      	ldr	r3, [r7, #8]
 800596c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005970:	d103      	bne.n	800597a <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	691b      	ldr	r3, [r3, #16]
 8005976:	60fb      	str	r3, [r7, #12]
 8005978:	e00c      	b.n	8005994 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	3308      	adds	r3, #8
 800597e:	60fb      	str	r3, [r7, #12]
 8005980:	e002      	b.n	8005988 <vListInsert+0x2e>
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	685b      	ldr	r3, [r3, #4]
 8005986:	60fb      	str	r3, [r7, #12]
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	685b      	ldr	r3, [r3, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	68ba      	ldr	r2, [r7, #8]
 8005990:	429a      	cmp	r2, r3
 8005992:	d2f6      	bcs.n	8005982 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	685a      	ldr	r2, [r3, #4]
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	685b      	ldr	r3, [r3, #4]
 80059a0:	683a      	ldr	r2, [r7, #0]
 80059a2:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	68fa      	ldr	r2, [r7, #12]
 80059a8:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	683a      	ldr	r2, [r7, #0]
 80059ae:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 80059b0:	683b      	ldr	r3, [r7, #0]
 80059b2:	687a      	ldr	r2, [r7, #4]
 80059b4:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	1c5a      	adds	r2, r3, #1
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	601a      	str	r2, [r3, #0]
}
 80059c0:	bf00      	nop
 80059c2:	3714      	adds	r7, #20
 80059c4:	46bd      	mov	sp, r7
 80059c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ca:	4770      	bx	lr

080059cc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80059cc:	b480      	push	{r7}
 80059ce:	b085      	sub	sp, #20
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	691b      	ldr	r3, [r3, #16]
 80059d8:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	685b      	ldr	r3, [r3, #4]
 80059de:	687a      	ldr	r2, [r7, #4]
 80059e0:	6892      	ldr	r2, [r2, #8]
 80059e2:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	689b      	ldr	r3, [r3, #8]
 80059e8:	687a      	ldr	r2, [r7, #4]
 80059ea:	6852      	ldr	r2, [r2, #4]
 80059ec:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	685b      	ldr	r3, [r3, #4]
 80059f2:	687a      	ldr	r2, [r7, #4]
 80059f4:	429a      	cmp	r2, r3
 80059f6:	d103      	bne.n	8005a00 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	689a      	ldr	r2, [r3, #8]
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2200      	movs	r2, #0
 8005a04:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	1e5a      	subs	r2, r3, #1
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	681b      	ldr	r3, [r3, #0]
}
 8005a14:	4618      	mov	r0, r3
 8005a16:	3714      	adds	r7, #20
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1e:	4770      	bx	lr

08005a20 <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8005a20:	b580      	push	{r7, lr}
 8005a22:	b084      	sub	sp, #16
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	6078      	str	r0, [r7, #4]
 8005a28:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d10a      	bne.n	8005a4a <xQueueGenericReset+0x2a>
        __asm volatile
 8005a34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a38:	f383 8811 	msr	BASEPRI, r3
 8005a3c:	f3bf 8f6f 	isb	sy
 8005a40:	f3bf 8f4f 	dsb	sy
 8005a44:	60bb      	str	r3, [r7, #8]
    }
 8005a46:	bf00      	nop
 8005a48:	e7fe      	b.n	8005a48 <xQueueGenericReset+0x28>

    taskENTER_CRITICAL();
 8005a4a:	f002 fb9b 	bl	8008184 <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	681a      	ldr	r2, [r3, #0]
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a56:	68f9      	ldr	r1, [r7, #12]
 8005a58:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005a5a:	fb01 f303 	mul.w	r3, r1, r3
 8005a5e:	441a      	add	r2, r3
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	2200      	movs	r2, #0
 8005a68:	639a      	str	r2, [r3, #56]	; 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	681a      	ldr	r2, [r3, #0]
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681a      	ldr	r2, [r3, #0]
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a7a:	3b01      	subs	r3, #1
 8005a7c:	68f9      	ldr	r1, [r7, #12]
 8005a7e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005a80:	fb01 f303 	mul.w	r3, r1, r3
 8005a84:	441a      	add	r2, r3
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	22ff      	movs	r2, #255	; 0xff
 8005a8e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	22ff      	movs	r2, #255	; 0xff
 8005a96:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        if( xNewQueue == pdFALSE )
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d114      	bne.n	8005aca <xQueueGenericReset+0xaa>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	691b      	ldr	r3, [r3, #16]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d01a      	beq.n	8005ade <xQueueGenericReset+0xbe>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	3310      	adds	r3, #16
 8005aac:	4618      	mov	r0, r3
 8005aae:	f001 f921 	bl	8006cf4 <xTaskRemoveFromEventList>
 8005ab2:	4603      	mov	r3, r0
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d012      	beq.n	8005ade <xQueueGenericReset+0xbe>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 8005ab8:	4b0c      	ldr	r3, [pc, #48]	; (8005aec <xQueueGenericReset+0xcc>)
 8005aba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005abe:	601a      	str	r2, [r3, #0]
 8005ac0:	f3bf 8f4f 	dsb	sy
 8005ac4:	f3bf 8f6f 	isb	sy
 8005ac8:	e009      	b.n	8005ade <xQueueGenericReset+0xbe>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	3310      	adds	r3, #16
 8005ace:	4618      	mov	r0, r3
 8005ad0:	f7ff fef2 	bl	80058b8 <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	3324      	adds	r3, #36	; 0x24
 8005ad8:	4618      	mov	r0, r3
 8005ada:	f7ff feed 	bl	80058b8 <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 8005ade:	f002 fb81 	bl	80081e4 <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 8005ae2:	2301      	movs	r3, #1
}
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	3710      	adds	r7, #16
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	bd80      	pop	{r7, pc}
 8005aec:	e000ed04 	.word	0xe000ed04

08005af0 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8005af0:	b580      	push	{r7, lr}
 8005af2:	b08c      	sub	sp, #48	; 0x30
 8005af4:	af02      	add	r7, sp, #8
 8005af6:	60f8      	str	r0, [r7, #12]
 8005af8:	60b9      	str	r1, [r7, #8]
 8005afa:	4613      	mov	r3, r2
 8005afc:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d10a      	bne.n	8005b1a <xQueueGenericCreate+0x2a>
        __asm volatile
 8005b04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b08:	f383 8811 	msr	BASEPRI, r3
 8005b0c:	f3bf 8f6f 	isb	sy
 8005b10:	f3bf 8f4f 	dsb	sy
 8005b14:	61bb      	str	r3, [r7, #24]
    }
 8005b16:	bf00      	nop
 8005b18:	e7fe      	b.n	8005b18 <xQueueGenericCreate+0x28>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	68ba      	ldr	r2, [r7, #8]
 8005b1e:	fb02 f303 	mul.w	r3, r2, r3
 8005b22:	627b      	str	r3, [r7, #36]	; 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 8005b24:	68bb      	ldr	r3, [r7, #8]
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d006      	beq.n	8005b38 <xQueueGenericCreate+0x48>
 8005b2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b2c:	68bb      	ldr	r3, [r7, #8]
 8005b2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b32:	68fa      	ldr	r2, [r7, #12]
 8005b34:	429a      	cmp	r2, r3
 8005b36:	d101      	bne.n	8005b3c <xQueueGenericCreate+0x4c>
 8005b38:	2301      	movs	r3, #1
 8005b3a:	e000      	b.n	8005b3e <xQueueGenericCreate+0x4e>
 8005b3c:	2300      	movs	r3, #0
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d10a      	bne.n	8005b58 <xQueueGenericCreate+0x68>
        __asm volatile
 8005b42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b46:	f383 8811 	msr	BASEPRI, r3
 8005b4a:	f3bf 8f6f 	isb	sy
 8005b4e:	f3bf 8f4f 	dsb	sy
 8005b52:	617b      	str	r3, [r7, #20]
    }
 8005b54:	bf00      	nop
 8005b56:	e7fe      	b.n	8005b56 <xQueueGenericCreate+0x66>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 8005b58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b5a:	f113 0f51 	cmn.w	r3, #81	; 0x51
 8005b5e:	d90a      	bls.n	8005b76 <xQueueGenericCreate+0x86>
        __asm volatile
 8005b60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b64:	f383 8811 	msr	BASEPRI, r3
 8005b68:	f3bf 8f6f 	isb	sy
 8005b6c:	f3bf 8f4f 	dsb	sy
 8005b70:	613b      	str	r3, [r7, #16]
    }
 8005b72:	bf00      	nop
 8005b74:	e7fe      	b.n	8005b74 <xQueueGenericCreate+0x84>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b78:	3350      	adds	r3, #80	; 0x50
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	f002 fc26 	bl	80083cc <pvPortMalloc>
 8005b80:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 8005b82:	6a3b      	ldr	r3, [r7, #32]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d00d      	beq.n	8005ba4 <xQueueGenericCreate+0xb4>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005b88:	6a3b      	ldr	r3, [r7, #32]
 8005b8a:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005b8c:	69fb      	ldr	r3, [r7, #28]
 8005b8e:	3350      	adds	r3, #80	; 0x50
 8005b90:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005b92:	79fa      	ldrb	r2, [r7, #7]
 8005b94:	6a3b      	ldr	r3, [r7, #32]
 8005b96:	9300      	str	r3, [sp, #0]
 8005b98:	4613      	mov	r3, r2
 8005b9a:	69fa      	ldr	r2, [r7, #28]
 8005b9c:	68b9      	ldr	r1, [r7, #8]
 8005b9e:	68f8      	ldr	r0, [r7, #12]
 8005ba0:	f000 f805 	bl	8005bae <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8005ba4:	6a3b      	ldr	r3, [r7, #32]
    }
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	3728      	adds	r7, #40	; 0x28
 8005baa:	46bd      	mov	sp, r7
 8005bac:	bd80      	pop	{r7, pc}

08005bae <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8005bae:	b580      	push	{r7, lr}
 8005bb0:	b084      	sub	sp, #16
 8005bb2:	af00      	add	r7, sp, #0
 8005bb4:	60f8      	str	r0, [r7, #12]
 8005bb6:	60b9      	str	r1, [r7, #8]
 8005bb8:	607a      	str	r2, [r7, #4]
 8005bba:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8005bbc:	68bb      	ldr	r3, [r7, #8]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d103      	bne.n	8005bca <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005bc2:	69bb      	ldr	r3, [r7, #24]
 8005bc4:	69ba      	ldr	r2, [r7, #24]
 8005bc6:	601a      	str	r2, [r3, #0]
 8005bc8:	e002      	b.n	8005bd0 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005bca:	69bb      	ldr	r3, [r7, #24]
 8005bcc:	687a      	ldr	r2, [r7, #4]
 8005bce:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8005bd0:	69bb      	ldr	r3, [r7, #24]
 8005bd2:	68fa      	ldr	r2, [r7, #12]
 8005bd4:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8005bd6:	69bb      	ldr	r3, [r7, #24]
 8005bd8:	68ba      	ldr	r2, [r7, #8]
 8005bda:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005bdc:	2101      	movs	r1, #1
 8005bde:	69b8      	ldr	r0, [r7, #24]
 8005be0:	f7ff ff1e 	bl	8005a20 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 8005be4:	69bb      	ldr	r3, [r7, #24]
 8005be6:	78fa      	ldrb	r2, [r7, #3]
 8005be8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8005bec:	bf00      	nop
 8005bee:	3710      	adds	r7, #16
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	bd80      	pop	{r7, pc}

08005bf4 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	b08e      	sub	sp, #56	; 0x38
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	60f8      	str	r0, [r7, #12]
 8005bfc:	60b9      	str	r1, [r7, #8]
 8005bfe:	607a      	str	r2, [r7, #4]
 8005c00:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005c02:	2300      	movs	r3, #0
 8005c04:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	633b      	str	r3, [r7, #48]	; 0x30

    configASSERT( pxQueue );
 8005c0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d10a      	bne.n	8005c26 <xQueueGenericSend+0x32>
        __asm volatile
 8005c10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c14:	f383 8811 	msr	BASEPRI, r3
 8005c18:	f3bf 8f6f 	isb	sy
 8005c1c:	f3bf 8f4f 	dsb	sy
 8005c20:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 8005c22:	bf00      	nop
 8005c24:	e7fe      	b.n	8005c24 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005c26:	68bb      	ldr	r3, [r7, #8]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d103      	bne.n	8005c34 <xQueueGenericSend+0x40>
 8005c2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d101      	bne.n	8005c38 <xQueueGenericSend+0x44>
 8005c34:	2301      	movs	r3, #1
 8005c36:	e000      	b.n	8005c3a <xQueueGenericSend+0x46>
 8005c38:	2300      	movs	r3, #0
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d10a      	bne.n	8005c54 <xQueueGenericSend+0x60>
        __asm volatile
 8005c3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c42:	f383 8811 	msr	BASEPRI, r3
 8005c46:	f3bf 8f6f 	isb	sy
 8005c4a:	f3bf 8f4f 	dsb	sy
 8005c4e:	627b      	str	r3, [r7, #36]	; 0x24
    }
 8005c50:	bf00      	nop
 8005c52:	e7fe      	b.n	8005c52 <xQueueGenericSend+0x5e>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005c54:	683b      	ldr	r3, [r7, #0]
 8005c56:	2b02      	cmp	r3, #2
 8005c58:	d103      	bne.n	8005c62 <xQueueGenericSend+0x6e>
 8005c5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c5e:	2b01      	cmp	r3, #1
 8005c60:	d101      	bne.n	8005c66 <xQueueGenericSend+0x72>
 8005c62:	2301      	movs	r3, #1
 8005c64:	e000      	b.n	8005c68 <xQueueGenericSend+0x74>
 8005c66:	2300      	movs	r3, #0
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d10a      	bne.n	8005c82 <xQueueGenericSend+0x8e>
        __asm volatile
 8005c6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c70:	f383 8811 	msr	BASEPRI, r3
 8005c74:	f3bf 8f6f 	isb	sy
 8005c78:	f3bf 8f4f 	dsb	sy
 8005c7c:	623b      	str	r3, [r7, #32]
    }
 8005c7e:	bf00      	nop
 8005c80:	e7fe      	b.n	8005c80 <xQueueGenericSend+0x8c>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005c82:	f001 f9d3 	bl	800702c <xTaskGetSchedulerState>
 8005c86:	4603      	mov	r3, r0
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d102      	bne.n	8005c92 <xQueueGenericSend+0x9e>
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d101      	bne.n	8005c96 <xQueueGenericSend+0xa2>
 8005c92:	2301      	movs	r3, #1
 8005c94:	e000      	b.n	8005c98 <xQueueGenericSend+0xa4>
 8005c96:	2300      	movs	r3, #0
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d10a      	bne.n	8005cb2 <xQueueGenericSend+0xbe>
        __asm volatile
 8005c9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ca0:	f383 8811 	msr	BASEPRI, r3
 8005ca4:	f3bf 8f6f 	isb	sy
 8005ca8:	f3bf 8f4f 	dsb	sy
 8005cac:	61fb      	str	r3, [r7, #28]
    }
 8005cae:	bf00      	nop
 8005cb0:	e7fe      	b.n	8005cb0 <xQueueGenericSend+0xbc>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8005cb2:	f002 fa67 	bl	8008184 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005cb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cb8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005cba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cbe:	429a      	cmp	r2, r3
 8005cc0:	d302      	bcc.n	8005cc8 <xQueueGenericSend+0xd4>
 8005cc2:	683b      	ldr	r3, [r7, #0]
 8005cc4:	2b02      	cmp	r3, #2
 8005cc6:	d129      	bne.n	8005d1c <xQueueGenericSend+0x128>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005cc8:	683a      	ldr	r2, [r7, #0]
 8005cca:	68b9      	ldr	r1, [r7, #8]
 8005ccc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005cce:	f000 fac6 	bl	800625e <prvCopyDataToQueue>
 8005cd2:	62f8      	str	r0, [r7, #44]	; 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005cd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d010      	beq.n	8005cfe <xQueueGenericSend+0x10a>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005cdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cde:	3324      	adds	r3, #36	; 0x24
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	f001 f807 	bl	8006cf4 <xTaskRemoveFromEventList>
 8005ce6:	4603      	mov	r3, r0
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d013      	beq.n	8005d14 <xQueueGenericSend+0x120>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 8005cec:	4b3f      	ldr	r3, [pc, #252]	; (8005dec <xQueueGenericSend+0x1f8>)
 8005cee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005cf2:	601a      	str	r2, [r3, #0]
 8005cf4:	f3bf 8f4f 	dsb	sy
 8005cf8:	f3bf 8f6f 	isb	sy
 8005cfc:	e00a      	b.n	8005d14 <xQueueGenericSend+0x120>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 8005cfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d007      	beq.n	8005d14 <xQueueGenericSend+0x120>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 8005d04:	4b39      	ldr	r3, [pc, #228]	; (8005dec <xQueueGenericSend+0x1f8>)
 8005d06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005d0a:	601a      	str	r2, [r3, #0]
 8005d0c:	f3bf 8f4f 	dsb	sy
 8005d10:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8005d14:	f002 fa66 	bl	80081e4 <vPortExitCritical>
                return pdPASS;
 8005d18:	2301      	movs	r3, #1
 8005d1a:	e063      	b.n	8005de4 <xQueueGenericSend+0x1f0>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d103      	bne.n	8005d2a <xQueueGenericSend+0x136>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8005d22:	f002 fa5f 	bl	80081e4 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 8005d26:	2300      	movs	r3, #0
 8005d28:	e05c      	b.n	8005de4 <xQueueGenericSend+0x1f0>
                }
                else if( xEntryTimeSet == pdFALSE )
 8005d2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d106      	bne.n	8005d3e <xQueueGenericSend+0x14a>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8005d30:	f107 0314 	add.w	r3, r7, #20
 8005d34:	4618      	mov	r0, r3
 8005d36:	f001 f83f 	bl	8006db8 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8005d3a:	2301      	movs	r3, #1
 8005d3c:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8005d3e:	f002 fa51 	bl	80081e4 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8005d42:	f000 fdb9 	bl	80068b8 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8005d46:	f002 fa1d 	bl	8008184 <vPortEnterCritical>
 8005d4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d4c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005d50:	b25b      	sxtb	r3, r3
 8005d52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d56:	d103      	bne.n	8005d60 <xQueueGenericSend+0x16c>
 8005d58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005d60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d62:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005d66:	b25b      	sxtb	r3, r3
 8005d68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d6c:	d103      	bne.n	8005d76 <xQueueGenericSend+0x182>
 8005d6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d70:	2200      	movs	r2, #0
 8005d72:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005d76:	f002 fa35 	bl	80081e4 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005d7a:	1d3a      	adds	r2, r7, #4
 8005d7c:	f107 0314 	add.w	r3, r7, #20
 8005d80:	4611      	mov	r1, r2
 8005d82:	4618      	mov	r0, r3
 8005d84:	f001 f82e 	bl	8006de4 <xTaskCheckForTimeOut>
 8005d88:	4603      	mov	r3, r0
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d124      	bne.n	8005dd8 <xQueueGenericSend+0x1e4>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005d8e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005d90:	f000 fb5d 	bl	800644e <prvIsQueueFull>
 8005d94:	4603      	mov	r3, r0
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d018      	beq.n	8005dcc <xQueueGenericSend+0x1d8>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005d9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d9c:	3310      	adds	r3, #16
 8005d9e:	687a      	ldr	r2, [r7, #4]
 8005da0:	4611      	mov	r1, r2
 8005da2:	4618      	mov	r0, r3
 8005da4:	f000 ff56 	bl	8006c54 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8005da8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005daa:	f000 fae8 	bl	800637e <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8005dae:	f000 fd91 	bl	80068d4 <xTaskResumeAll>
 8005db2:	4603      	mov	r3, r0
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	f47f af7c 	bne.w	8005cb2 <xQueueGenericSend+0xbe>
                {
                    portYIELD_WITHIN_API();
 8005dba:	4b0c      	ldr	r3, [pc, #48]	; (8005dec <xQueueGenericSend+0x1f8>)
 8005dbc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005dc0:	601a      	str	r2, [r3, #0]
 8005dc2:	f3bf 8f4f 	dsb	sy
 8005dc6:	f3bf 8f6f 	isb	sy
 8005dca:	e772      	b.n	8005cb2 <xQueueGenericSend+0xbe>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8005dcc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005dce:	f000 fad6 	bl	800637e <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8005dd2:	f000 fd7f 	bl	80068d4 <xTaskResumeAll>
 8005dd6:	e76c      	b.n	8005cb2 <xQueueGenericSend+0xbe>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8005dd8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005dda:	f000 fad0 	bl	800637e <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8005dde:	f000 fd79 	bl	80068d4 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 8005de2:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 8005de4:	4618      	mov	r0, r3
 8005de6:	3738      	adds	r7, #56	; 0x38
 8005de8:	46bd      	mov	sp, r7
 8005dea:	bd80      	pop	{r7, pc}
 8005dec:	e000ed04 	.word	0xe000ed04

08005df0 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 8005df0:	b580      	push	{r7, lr}
 8005df2:	b090      	sub	sp, #64	; 0x40
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	60f8      	str	r0, [r7, #12]
 8005df8:	60b9      	str	r1, [r7, #8]
 8005dfa:	607a      	str	r2, [r7, #4]
 8005dfc:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	63bb      	str	r3, [r7, #56]	; 0x38

    configASSERT( pxQueue );
 8005e02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d10a      	bne.n	8005e1e <xQueueGenericSendFromISR+0x2e>
        __asm volatile
 8005e08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e0c:	f383 8811 	msr	BASEPRI, r3
 8005e10:	f3bf 8f6f 	isb	sy
 8005e14:	f3bf 8f4f 	dsb	sy
 8005e18:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 8005e1a:	bf00      	nop
 8005e1c:	e7fe      	b.n	8005e1c <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005e1e:	68bb      	ldr	r3, [r7, #8]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d103      	bne.n	8005e2c <xQueueGenericSendFromISR+0x3c>
 8005e24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d101      	bne.n	8005e30 <xQueueGenericSendFromISR+0x40>
 8005e2c:	2301      	movs	r3, #1
 8005e2e:	e000      	b.n	8005e32 <xQueueGenericSendFromISR+0x42>
 8005e30:	2300      	movs	r3, #0
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d10a      	bne.n	8005e4c <xQueueGenericSendFromISR+0x5c>
        __asm volatile
 8005e36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e3a:	f383 8811 	msr	BASEPRI, r3
 8005e3e:	f3bf 8f6f 	isb	sy
 8005e42:	f3bf 8f4f 	dsb	sy
 8005e46:	627b      	str	r3, [r7, #36]	; 0x24
    }
 8005e48:	bf00      	nop
 8005e4a:	e7fe      	b.n	8005e4a <xQueueGenericSendFromISR+0x5a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005e4c:	683b      	ldr	r3, [r7, #0]
 8005e4e:	2b02      	cmp	r3, #2
 8005e50:	d103      	bne.n	8005e5a <xQueueGenericSendFromISR+0x6a>
 8005e52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e56:	2b01      	cmp	r3, #1
 8005e58:	d101      	bne.n	8005e5e <xQueueGenericSendFromISR+0x6e>
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	e000      	b.n	8005e60 <xQueueGenericSendFromISR+0x70>
 8005e5e:	2300      	movs	r3, #0
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d10a      	bne.n	8005e7a <xQueueGenericSendFromISR+0x8a>
        __asm volatile
 8005e64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e68:	f383 8811 	msr	BASEPRI, r3
 8005e6c:	f3bf 8f6f 	isb	sy
 8005e70:	f3bf 8f4f 	dsb	sy
 8005e74:	623b      	str	r3, [r7, #32]
    }
 8005e76:	bf00      	nop
 8005e78:	e7fe      	b.n	8005e78 <xQueueGenericSendFromISR+0x88>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005e7a:	f002 fa67 	bl	800834c <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 8005e7e:	f3ef 8211 	mrs	r2, BASEPRI
 8005e82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e86:	f383 8811 	msr	BASEPRI, r3
 8005e8a:	f3bf 8f6f 	isb	sy
 8005e8e:	f3bf 8f4f 	dsb	sy
 8005e92:	61fa      	str	r2, [r7, #28]
 8005e94:	61bb      	str	r3, [r7, #24]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 8005e96:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005e98:	637b      	str	r3, [r7, #52]	; 0x34
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005e9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e9c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005e9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ea0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ea2:	429a      	cmp	r2, r3
 8005ea4:	d302      	bcc.n	8005eac <xQueueGenericSendFromISR+0xbc>
 8005ea6:	683b      	ldr	r3, [r7, #0]
 8005ea8:	2b02      	cmp	r3, #2
 8005eaa:	d13e      	bne.n	8005f2a <xQueueGenericSendFromISR+0x13a>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8005eac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005eae:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005eb2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005eb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005eb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005eba:	62fb      	str	r3, [r7, #44]	; 0x2c
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005ebc:	683a      	ldr	r2, [r7, #0]
 8005ebe:	68b9      	ldr	r1, [r7, #8]
 8005ec0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8005ec2:	f000 f9cc 	bl	800625e <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8005ec6:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8005eca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ece:	d112      	bne.n	8005ef6 <xQueueGenericSendFromISR+0x106>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005ed0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ed2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d025      	beq.n	8005f24 <xQueueGenericSendFromISR+0x134>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005ed8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005eda:	3324      	adds	r3, #36	; 0x24
 8005edc:	4618      	mov	r0, r3
 8005ede:	f000 ff09 	bl	8006cf4 <xTaskRemoveFromEventList>
 8005ee2:	4603      	mov	r3, r0
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d01d      	beq.n	8005f24 <xQueueGenericSendFromISR+0x134>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d01a      	beq.n	8005f24 <xQueueGenericSendFromISR+0x134>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	2201      	movs	r2, #1
 8005ef2:	601a      	str	r2, [r3, #0]
 8005ef4:	e016      	b.n	8005f24 <xQueueGenericSendFromISR+0x134>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 8005ef6:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8005efa:	2b7f      	cmp	r3, #127	; 0x7f
 8005efc:	d10a      	bne.n	8005f14 <xQueueGenericSendFromISR+0x124>
        __asm volatile
 8005efe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f02:	f383 8811 	msr	BASEPRI, r3
 8005f06:	f3bf 8f6f 	isb	sy
 8005f0a:	f3bf 8f4f 	dsb	sy
 8005f0e:	617b      	str	r3, [r7, #20]
    }
 8005f10:	bf00      	nop
 8005f12:	e7fe      	b.n	8005f12 <xQueueGenericSendFromISR+0x122>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005f14:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005f18:	3301      	adds	r3, #1
 8005f1a:	b2db      	uxtb	r3, r3
 8005f1c:	b25a      	sxtb	r2, r3
 8005f1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f20:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 8005f24:	2301      	movs	r3, #1
 8005f26:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
 8005f28:	e001      	b.n	8005f2e <xQueueGenericSendFromISR+0x13e>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005f2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f30:	613b      	str	r3, [r7, #16]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8005f32:	693b      	ldr	r3, [r7, #16]
 8005f34:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8005f38:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8005f3a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8005f3c:	4618      	mov	r0, r3
 8005f3e:	3740      	adds	r7, #64	; 0x40
 8005f40:	46bd      	mov	sp, r7
 8005f42:	bd80      	pop	{r7, pc}

08005f44 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b08c      	sub	sp, #48	; 0x30
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	60f8      	str	r0, [r7, #12]
 8005f4c:	60b9      	str	r1, [r7, #8]
 8005f4e:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8005f50:	2300      	movs	r3, #0
 8005f52:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8005f58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d10a      	bne.n	8005f74 <xQueueReceive+0x30>
        __asm volatile
 8005f5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f62:	f383 8811 	msr	BASEPRI, r3
 8005f66:	f3bf 8f6f 	isb	sy
 8005f6a:	f3bf 8f4f 	dsb	sy
 8005f6e:	623b      	str	r3, [r7, #32]
    }
 8005f70:	bf00      	nop
 8005f72:	e7fe      	b.n	8005f72 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005f74:	68bb      	ldr	r3, [r7, #8]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d103      	bne.n	8005f82 <xQueueReceive+0x3e>
 8005f7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d101      	bne.n	8005f86 <xQueueReceive+0x42>
 8005f82:	2301      	movs	r3, #1
 8005f84:	e000      	b.n	8005f88 <xQueueReceive+0x44>
 8005f86:	2300      	movs	r3, #0
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d10a      	bne.n	8005fa2 <xQueueReceive+0x5e>
        __asm volatile
 8005f8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f90:	f383 8811 	msr	BASEPRI, r3
 8005f94:	f3bf 8f6f 	isb	sy
 8005f98:	f3bf 8f4f 	dsb	sy
 8005f9c:	61fb      	str	r3, [r7, #28]
    }
 8005f9e:	bf00      	nop
 8005fa0:	e7fe      	b.n	8005fa0 <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005fa2:	f001 f843 	bl	800702c <xTaskGetSchedulerState>
 8005fa6:	4603      	mov	r3, r0
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d102      	bne.n	8005fb2 <xQueueReceive+0x6e>
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d101      	bne.n	8005fb6 <xQueueReceive+0x72>
 8005fb2:	2301      	movs	r3, #1
 8005fb4:	e000      	b.n	8005fb8 <xQueueReceive+0x74>
 8005fb6:	2300      	movs	r3, #0
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d10a      	bne.n	8005fd2 <xQueueReceive+0x8e>
        __asm volatile
 8005fbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fc0:	f383 8811 	msr	BASEPRI, r3
 8005fc4:	f3bf 8f6f 	isb	sy
 8005fc8:	f3bf 8f4f 	dsb	sy
 8005fcc:	61bb      	str	r3, [r7, #24]
    }
 8005fce:	bf00      	nop
 8005fd0:	e7fe      	b.n	8005fd0 <xQueueReceive+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8005fd2:	f002 f8d7 	bl	8008184 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005fd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fda:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005fdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d01f      	beq.n	8006022 <xQueueReceive+0xde>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005fe2:	68b9      	ldr	r1, [r7, #8]
 8005fe4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005fe6:	f000 f9a4 	bl	8006332 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005fea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fec:	1e5a      	subs	r2, r3, #1
 8005fee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ff0:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005ff2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ff4:	691b      	ldr	r3, [r3, #16]
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d00f      	beq.n	800601a <xQueueReceive+0xd6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005ffa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ffc:	3310      	adds	r3, #16
 8005ffe:	4618      	mov	r0, r3
 8006000:	f000 fe78 	bl	8006cf4 <xTaskRemoveFromEventList>
 8006004:	4603      	mov	r3, r0
 8006006:	2b00      	cmp	r3, #0
 8006008:	d007      	beq.n	800601a <xQueueReceive+0xd6>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 800600a:	4b3d      	ldr	r3, [pc, #244]	; (8006100 <xQueueReceive+0x1bc>)
 800600c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006010:	601a      	str	r2, [r3, #0]
 8006012:	f3bf 8f4f 	dsb	sy
 8006016:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 800601a:	f002 f8e3 	bl	80081e4 <vPortExitCritical>
                return pdPASS;
 800601e:	2301      	movs	r3, #1
 8006020:	e069      	b.n	80060f6 <xQueueReceive+0x1b2>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	2b00      	cmp	r3, #0
 8006026:	d103      	bne.n	8006030 <xQueueReceive+0xec>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8006028:	f002 f8dc 	bl	80081e4 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 800602c:	2300      	movs	r3, #0
 800602e:	e062      	b.n	80060f6 <xQueueReceive+0x1b2>
                }
                else if( xEntryTimeSet == pdFALSE )
 8006030:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006032:	2b00      	cmp	r3, #0
 8006034:	d106      	bne.n	8006044 <xQueueReceive+0x100>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8006036:	f107 0310 	add.w	r3, r7, #16
 800603a:	4618      	mov	r0, r3
 800603c:	f000 febc 	bl	8006db8 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8006040:	2301      	movs	r3, #1
 8006042:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8006044:	f002 f8ce 	bl	80081e4 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8006048:	f000 fc36 	bl	80068b8 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800604c:	f002 f89a 	bl	8008184 <vPortEnterCritical>
 8006050:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006052:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006056:	b25b      	sxtb	r3, r3
 8006058:	f1b3 3fff 	cmp.w	r3, #4294967295
 800605c:	d103      	bne.n	8006066 <xQueueReceive+0x122>
 800605e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006060:	2200      	movs	r2, #0
 8006062:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006066:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006068:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800606c:	b25b      	sxtb	r3, r3
 800606e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006072:	d103      	bne.n	800607c <xQueueReceive+0x138>
 8006074:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006076:	2200      	movs	r2, #0
 8006078:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800607c:	f002 f8b2 	bl	80081e4 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006080:	1d3a      	adds	r2, r7, #4
 8006082:	f107 0310 	add.w	r3, r7, #16
 8006086:	4611      	mov	r1, r2
 8006088:	4618      	mov	r0, r3
 800608a:	f000 feab 	bl	8006de4 <xTaskCheckForTimeOut>
 800608e:	4603      	mov	r3, r0
 8006090:	2b00      	cmp	r3, #0
 8006092:	d123      	bne.n	80060dc <xQueueReceive+0x198>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006094:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006096:	f000 f9c4 	bl	8006422 <prvIsQueueEmpty>
 800609a:	4603      	mov	r3, r0
 800609c:	2b00      	cmp	r3, #0
 800609e:	d017      	beq.n	80060d0 <xQueueReceive+0x18c>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80060a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060a2:	3324      	adds	r3, #36	; 0x24
 80060a4:	687a      	ldr	r2, [r7, #4]
 80060a6:	4611      	mov	r1, r2
 80060a8:	4618      	mov	r0, r3
 80060aa:	f000 fdd3 	bl	8006c54 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 80060ae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80060b0:	f000 f965 	bl	800637e <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 80060b4:	f000 fc0e 	bl	80068d4 <xTaskResumeAll>
 80060b8:	4603      	mov	r3, r0
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d189      	bne.n	8005fd2 <xQueueReceive+0x8e>
                {
                    portYIELD_WITHIN_API();
 80060be:	4b10      	ldr	r3, [pc, #64]	; (8006100 <xQueueReceive+0x1bc>)
 80060c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80060c4:	601a      	str	r2, [r3, #0]
 80060c6:	f3bf 8f4f 	dsb	sy
 80060ca:	f3bf 8f6f 	isb	sy
 80060ce:	e780      	b.n	8005fd2 <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 80060d0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80060d2:	f000 f954 	bl	800637e <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80060d6:	f000 fbfd 	bl	80068d4 <xTaskResumeAll>
 80060da:	e77a      	b.n	8005fd2 <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 80060dc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80060de:	f000 f94e 	bl	800637e <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80060e2:	f000 fbf7 	bl	80068d4 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80060e6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80060e8:	f000 f99b 	bl	8006422 <prvIsQueueEmpty>
 80060ec:	4603      	mov	r3, r0
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	f43f af6f 	beq.w	8005fd2 <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 80060f4:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 80060f6:	4618      	mov	r0, r3
 80060f8:	3730      	adds	r7, #48	; 0x30
 80060fa:	46bd      	mov	sp, r7
 80060fc:	bd80      	pop	{r7, pc}
 80060fe:	bf00      	nop
 8006100:	e000ed04 	.word	0xe000ed04

08006104 <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue,
                                 void * const pvBuffer,
                                 BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b090      	sub	sp, #64	; 0x40
 8006108:	af00      	add	r7, sp, #0
 800610a:	60f8      	str	r0, [r7, #12]
 800610c:	60b9      	str	r1, [r7, #8]
 800610e:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	63bb      	str	r3, [r7, #56]	; 0x38

    configASSERT( pxQueue );
 8006114:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006116:	2b00      	cmp	r3, #0
 8006118:	d10a      	bne.n	8006130 <xQueueReceiveFromISR+0x2c>
        __asm volatile
 800611a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800611e:	f383 8811 	msr	BASEPRI, r3
 8006122:	f3bf 8f6f 	isb	sy
 8006126:	f3bf 8f4f 	dsb	sy
 800612a:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 800612c:	bf00      	nop
 800612e:	e7fe      	b.n	800612e <xQueueReceiveFromISR+0x2a>
    configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006130:	68bb      	ldr	r3, [r7, #8]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d103      	bne.n	800613e <xQueueReceiveFromISR+0x3a>
 8006136:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800613a:	2b00      	cmp	r3, #0
 800613c:	d101      	bne.n	8006142 <xQueueReceiveFromISR+0x3e>
 800613e:	2301      	movs	r3, #1
 8006140:	e000      	b.n	8006144 <xQueueReceiveFromISR+0x40>
 8006142:	2300      	movs	r3, #0
 8006144:	2b00      	cmp	r3, #0
 8006146:	d10a      	bne.n	800615e <xQueueReceiveFromISR+0x5a>
        __asm volatile
 8006148:	f04f 0350 	mov.w	r3, #80	; 0x50
 800614c:	f383 8811 	msr	BASEPRI, r3
 8006150:	f3bf 8f6f 	isb	sy
 8006154:	f3bf 8f4f 	dsb	sy
 8006158:	627b      	str	r3, [r7, #36]	; 0x24
    }
 800615a:	bf00      	nop
 800615c:	e7fe      	b.n	800615c <xQueueReceiveFromISR+0x58>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800615e:	f002 f8f5 	bl	800834c <vPortValidateInterruptPriority>
        __asm volatile
 8006162:	f3ef 8211 	mrs	r2, BASEPRI
 8006166:	f04f 0350 	mov.w	r3, #80	; 0x50
 800616a:	f383 8811 	msr	BASEPRI, r3
 800616e:	f3bf 8f6f 	isb	sy
 8006172:	f3bf 8f4f 	dsb	sy
 8006176:	623a      	str	r2, [r7, #32]
 8006178:	61fb      	str	r3, [r7, #28]
        return ulOriginalBASEPRI;
 800617a:	6a3b      	ldr	r3, [r7, #32]

    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800617c:	637b      	str	r3, [r7, #52]	; 0x34
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800617e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006180:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006182:	633b      	str	r3, [r7, #48]	; 0x30

        /* Cannot block in an ISR, so check there is data available. */
        if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006184:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006186:	2b00      	cmp	r3, #0
 8006188:	d03e      	beq.n	8006208 <xQueueReceiveFromISR+0x104>
        {
            const int8_t cRxLock = pxQueue->cRxLock;
 800618a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800618c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006190:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

            prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006194:	68b9      	ldr	r1, [r7, #8]
 8006196:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006198:	f000 f8cb 	bl	8006332 <prvCopyDataFromQueue>
            pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800619c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800619e:	1e5a      	subs	r2, r3, #1
 80061a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061a2:	639a      	str	r2, [r3, #56]	; 0x38

            /* If the queue is locked the event list will not be modified.
             * Instead update the lock count so the task that unlocks the queue
             * will know that an ISR has removed data while the queue was
             * locked. */
            if( cRxLock == queueUNLOCKED )
 80061a4:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80061a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061ac:	d112      	bne.n	80061d4 <xQueueReceiveFromISR+0xd0>
            {
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80061ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061b0:	691b      	ldr	r3, [r3, #16]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d025      	beq.n	8006202 <xQueueReceiveFromISR+0xfe>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80061b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061b8:	3310      	adds	r3, #16
 80061ba:	4618      	mov	r0, r3
 80061bc:	f000 fd9a 	bl	8006cf4 <xTaskRemoveFromEventList>
 80061c0:	4603      	mov	r3, r0
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d01d      	beq.n	8006202 <xQueueReceiveFromISR+0xfe>
                    {
                        /* The task waiting has a higher priority than us so
                         * force a context switch. */
                        if( pxHigherPriorityTaskWoken != NULL )
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d01a      	beq.n	8006202 <xQueueReceiveFromISR+0xfe>
                        {
                            *pxHigherPriorityTaskWoken = pdTRUE;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2201      	movs	r2, #1
 80061d0:	601a      	str	r2, [r3, #0]
 80061d2:	e016      	b.n	8006202 <xQueueReceiveFromISR+0xfe>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was removed while it was locked. */
                configASSERT( cRxLock != queueINT8_MAX );
 80061d4:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80061d8:	2b7f      	cmp	r3, #127	; 0x7f
 80061da:	d10a      	bne.n	80061f2 <xQueueReceiveFromISR+0xee>
        __asm volatile
 80061dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061e0:	f383 8811 	msr	BASEPRI, r3
 80061e4:	f3bf 8f6f 	isb	sy
 80061e8:	f3bf 8f4f 	dsb	sy
 80061ec:	61bb      	str	r3, [r7, #24]
    }
 80061ee:	bf00      	nop
 80061f0:	e7fe      	b.n	80061f0 <xQueueReceiveFromISR+0xec>

                pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80061f2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80061f6:	3301      	adds	r3, #1
 80061f8:	b2db      	uxtb	r3, r3
 80061fa:	b25a      	sxtb	r2, r3
 80061fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061fe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            }

            xReturn = pdPASS;
 8006202:	2301      	movs	r3, #1
 8006204:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006206:	e001      	b.n	800620c <xQueueReceiveFromISR+0x108>
        }
        else
        {
            xReturn = pdFAIL;
 8006208:	2300      	movs	r3, #0
 800620a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800620c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800620e:	617b      	str	r3, [r7, #20]
        __asm volatile
 8006210:	697b      	ldr	r3, [r7, #20]
 8006212:	f383 8811 	msr	BASEPRI, r3
    }
 8006216:	bf00      	nop
            traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8006218:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800621a:	4618      	mov	r0, r3
 800621c:	3740      	adds	r7, #64	; 0x40
 800621e:	46bd      	mov	sp, r7
 8006220:	bd80      	pop	{r7, pc}

08006222 <uxQueueMessagesWaiting>:
    return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8006222:	b580      	push	{r7, lr}
 8006224:	b084      	sub	sp, #16
 8006226:	af00      	add	r7, sp, #0
 8006228:	6078      	str	r0, [r7, #4]
    UBaseType_t uxReturn;

    configASSERT( xQueue );
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	2b00      	cmp	r3, #0
 800622e:	d10a      	bne.n	8006246 <uxQueueMessagesWaiting+0x24>
        __asm volatile
 8006230:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006234:	f383 8811 	msr	BASEPRI, r3
 8006238:	f3bf 8f6f 	isb	sy
 800623c:	f3bf 8f4f 	dsb	sy
 8006240:	60bb      	str	r3, [r7, #8]
    }
 8006242:	bf00      	nop
 8006244:	e7fe      	b.n	8006244 <uxQueueMessagesWaiting+0x22>

    taskENTER_CRITICAL();
 8006246:	f001 ff9d 	bl	8008184 <vPortEnterCritical>
    {
        uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800624e:	60fb      	str	r3, [r7, #12]
    }
    taskEXIT_CRITICAL();
 8006250:	f001 ffc8 	bl	80081e4 <vPortExitCritical>

    return uxReturn;
 8006254:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8006256:	4618      	mov	r0, r3
 8006258:	3710      	adds	r7, #16
 800625a:	46bd      	mov	sp, r7
 800625c:	bd80      	pop	{r7, pc}

0800625e <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 800625e:	b580      	push	{r7, lr}
 8006260:	b086      	sub	sp, #24
 8006262:	af00      	add	r7, sp, #0
 8006264:	60f8      	str	r0, [r7, #12]
 8006266:	60b9      	str	r1, [r7, #8]
 8006268:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 800626a:	2300      	movs	r3, #0
 800626c:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006272:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006278:	2b00      	cmp	r3, #0
 800627a:	d10d      	bne.n	8006298 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	2b00      	cmp	r3, #0
 8006282:	d14d      	bne.n	8006320 <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	689b      	ldr	r3, [r3, #8]
 8006288:	4618      	mov	r0, r3
 800628a:	f000 feed 	bl	8007068 <xTaskPriorityDisinherit>
 800628e:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	2200      	movs	r2, #0
 8006294:	609a      	str	r2, [r3, #8]
 8006296:	e043      	b.n	8006320 <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d119      	bne.n	80062d2 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	6858      	ldr	r0, [r3, #4]
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062a6:	461a      	mov	r2, r3
 80062a8:	68b9      	ldr	r1, [r7, #8]
 80062aa:	f002 fab1 	bl	8008810 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	685a      	ldr	r2, [r3, #4]
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062b6:	441a      	add	r2, r3
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	685a      	ldr	r2, [r3, #4]
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	689b      	ldr	r3, [r3, #8]
 80062c4:	429a      	cmp	r2, r3
 80062c6:	d32b      	bcc.n	8006320 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	681a      	ldr	r2, [r3, #0]
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	605a      	str	r2, [r3, #4]
 80062d0:	e026      	b.n	8006320 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	68d8      	ldr	r0, [r3, #12]
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062da:	461a      	mov	r2, r3
 80062dc:	68b9      	ldr	r1, [r7, #8]
 80062de:	f002 fa97 	bl	8008810 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	68da      	ldr	r2, [r3, #12]
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062ea:	425b      	negs	r3, r3
 80062ec:	441a      	add	r2, r3
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	68da      	ldr	r2, [r3, #12]
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	429a      	cmp	r2, r3
 80062fc:	d207      	bcs.n	800630e <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	689a      	ldr	r2, [r3, #8]
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006306:	425b      	negs	r3, r3
 8006308:	441a      	add	r2, r3
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	2b02      	cmp	r3, #2
 8006312:	d105      	bne.n	8006320 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006314:	693b      	ldr	r3, [r7, #16]
 8006316:	2b00      	cmp	r3, #0
 8006318:	d002      	beq.n	8006320 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 800631a:	693b      	ldr	r3, [r7, #16]
 800631c:	3b01      	subs	r3, #1
 800631e:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006320:	693b      	ldr	r3, [r7, #16]
 8006322:	1c5a      	adds	r2, r3, #1
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 8006328:	697b      	ldr	r3, [r7, #20]
}
 800632a:	4618      	mov	r0, r3
 800632c:	3718      	adds	r7, #24
 800632e:	46bd      	mov	sp, r7
 8006330:	bd80      	pop	{r7, pc}

08006332 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8006332:	b580      	push	{r7, lr}
 8006334:	b082      	sub	sp, #8
 8006336:	af00      	add	r7, sp, #0
 8006338:	6078      	str	r0, [r7, #4]
 800633a:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006340:	2b00      	cmp	r3, #0
 8006342:	d018      	beq.n	8006376 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	68da      	ldr	r2, [r3, #12]
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800634c:	441a      	add	r2, r3
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	68da      	ldr	r2, [r3, #12]
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	689b      	ldr	r3, [r3, #8]
 800635a:	429a      	cmp	r2, r3
 800635c:	d303      	bcc.n	8006366 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681a      	ldr	r2, [r3, #0]
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	68d9      	ldr	r1, [r3, #12]
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800636e:	461a      	mov	r2, r3
 8006370:	6838      	ldr	r0, [r7, #0]
 8006372:	f002 fa4d 	bl	8008810 <memcpy>
    }
}
 8006376:	bf00      	nop
 8006378:	3708      	adds	r7, #8
 800637a:	46bd      	mov	sp, r7
 800637c:	bd80      	pop	{r7, pc}

0800637e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800637e:	b580      	push	{r7, lr}
 8006380:	b084      	sub	sp, #16
 8006382:	af00      	add	r7, sp, #0
 8006384:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8006386:	f001 fefd 	bl	8008184 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006390:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8006392:	e011      	b.n	80063b8 <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006398:	2b00      	cmp	r3, #0
 800639a:	d012      	beq.n	80063c2 <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	3324      	adds	r3, #36	; 0x24
 80063a0:	4618      	mov	r0, r3
 80063a2:	f000 fca7 	bl	8006cf4 <xTaskRemoveFromEventList>
 80063a6:	4603      	mov	r3, r0
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d001      	beq.n	80063b0 <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 80063ac:	f000 fd80 	bl	8006eb0 <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 80063b0:	7bfb      	ldrb	r3, [r7, #15]
 80063b2:	3b01      	subs	r3, #1
 80063b4:	b2db      	uxtb	r3, r3
 80063b6:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80063b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80063bc:	2b00      	cmp	r3, #0
 80063be:	dce9      	bgt.n	8006394 <prvUnlockQueue+0x16>
 80063c0:	e000      	b.n	80063c4 <prvUnlockQueue+0x46>
                        break;
 80063c2:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	22ff      	movs	r2, #255	; 0xff
 80063c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 80063cc:	f001 ff0a 	bl	80081e4 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 80063d0:	f001 fed8 	bl	8008184 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80063da:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 80063dc:	e011      	b.n	8006402 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	691b      	ldr	r3, [r3, #16]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d012      	beq.n	800640c <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	3310      	adds	r3, #16
 80063ea:	4618      	mov	r0, r3
 80063ec:	f000 fc82 	bl	8006cf4 <xTaskRemoveFromEventList>
 80063f0:	4603      	mov	r3, r0
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d001      	beq.n	80063fa <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 80063f6:	f000 fd5b 	bl	8006eb0 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 80063fa:	7bbb      	ldrb	r3, [r7, #14]
 80063fc:	3b01      	subs	r3, #1
 80063fe:	b2db      	uxtb	r3, r3
 8006400:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8006402:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006406:	2b00      	cmp	r3, #0
 8006408:	dce9      	bgt.n	80063de <prvUnlockQueue+0x60>
 800640a:	e000      	b.n	800640e <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 800640c:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	22ff      	movs	r2, #255	; 0xff
 8006412:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8006416:	f001 fee5 	bl	80081e4 <vPortExitCritical>
}
 800641a:	bf00      	nop
 800641c:	3710      	adds	r7, #16
 800641e:	46bd      	mov	sp, r7
 8006420:	bd80      	pop	{r7, pc}

08006422 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8006422:	b580      	push	{r7, lr}
 8006424:	b084      	sub	sp, #16
 8006426:	af00      	add	r7, sp, #0
 8006428:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 800642a:	f001 feab 	bl	8008184 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006432:	2b00      	cmp	r3, #0
 8006434:	d102      	bne.n	800643c <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8006436:	2301      	movs	r3, #1
 8006438:	60fb      	str	r3, [r7, #12]
 800643a:	e001      	b.n	8006440 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 800643c:	2300      	movs	r3, #0
 800643e:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8006440:	f001 fed0 	bl	80081e4 <vPortExitCritical>

    return xReturn;
 8006444:	68fb      	ldr	r3, [r7, #12]
}
 8006446:	4618      	mov	r0, r3
 8006448:	3710      	adds	r7, #16
 800644a:	46bd      	mov	sp, r7
 800644c:	bd80      	pop	{r7, pc}

0800644e <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 800644e:	b580      	push	{r7, lr}
 8006450:	b084      	sub	sp, #16
 8006452:	af00      	add	r7, sp, #0
 8006454:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8006456:	f001 fe95 	bl	8008184 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006462:	429a      	cmp	r2, r3
 8006464:	d102      	bne.n	800646c <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8006466:	2301      	movs	r3, #1
 8006468:	60fb      	str	r3, [r7, #12]
 800646a:	e001      	b.n	8006470 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 800646c:	2300      	movs	r3, #0
 800646e:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8006470:	f001 feb8 	bl	80081e4 <vPortExitCritical>

    return xReturn;
 8006474:	68fb      	ldr	r3, [r7, #12]
}
 8006476:	4618      	mov	r0, r3
 8006478:	3710      	adds	r7, #16
 800647a:	46bd      	mov	sp, r7
 800647c:	bd80      	pop	{r7, pc}

0800647e <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
 800647e:	b480      	push	{r7}
 8006480:	b087      	sub	sp, #28
 8006482:	af00      	add	r7, sp, #0
 8006484:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;
    Queue_t * const pxQueue = xQueue;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 800648a:	693b      	ldr	r3, [r7, #16]
 800648c:	2b00      	cmp	r3, #0
 800648e:	d10a      	bne.n	80064a6 <xQueueIsQueueFullFromISR+0x28>
        __asm volatile
 8006490:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006494:	f383 8811 	msr	BASEPRI, r3
 8006498:	f3bf 8f6f 	isb	sy
 800649c:	f3bf 8f4f 	dsb	sy
 80064a0:	60fb      	str	r3, [r7, #12]
    }
 80064a2:	bf00      	nop
 80064a4:	e7fe      	b.n	80064a4 <xQueueIsQueueFullFromISR+0x26>

    if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80064a6:	693b      	ldr	r3, [r7, #16]
 80064a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80064aa:	693b      	ldr	r3, [r7, #16]
 80064ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80064ae:	429a      	cmp	r2, r3
 80064b0:	d102      	bne.n	80064b8 <xQueueIsQueueFullFromISR+0x3a>
    {
        xReturn = pdTRUE;
 80064b2:	2301      	movs	r3, #1
 80064b4:	617b      	str	r3, [r7, #20]
 80064b6:	e001      	b.n	80064bc <xQueueIsQueueFullFromISR+0x3e>
    }
    else
    {
        xReturn = pdFALSE;
 80064b8:	2300      	movs	r3, #0
 80064ba:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 80064bc:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80064be:	4618      	mov	r0, r3
 80064c0:	371c      	adds	r7, #28
 80064c2:	46bd      	mov	sp, r7
 80064c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c8:	4770      	bx	lr
	...

080064cc <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 80064cc:	b480      	push	{r7}
 80064ce:	b085      	sub	sp, #20
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
 80064d4:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        /* See if there is an empty space in the registry.  A NULL name denotes
         * a free slot. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80064d6:	2300      	movs	r3, #0
 80064d8:	60fb      	str	r3, [r7, #12]
 80064da:	e014      	b.n	8006506 <vQueueAddToRegistry+0x3a>
        {
            if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80064dc:	4a0f      	ldr	r2, [pc, #60]	; (800651c <vQueueAddToRegistry+0x50>)
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d10b      	bne.n	8006500 <vQueueAddToRegistry+0x34>
            {
                /* Store the information on this queue. */
                xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80064e8:	490c      	ldr	r1, [pc, #48]	; (800651c <vQueueAddToRegistry+0x50>)
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	683a      	ldr	r2, [r7, #0]
 80064ee:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
                xQueueRegistry[ ux ].xHandle = xQueue;
 80064f2:	4a0a      	ldr	r2, [pc, #40]	; (800651c <vQueueAddToRegistry+0x50>)
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	00db      	lsls	r3, r3, #3
 80064f8:	4413      	add	r3, r2
 80064fa:	687a      	ldr	r2, [r7, #4]
 80064fc:	605a      	str	r2, [r3, #4]

                traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
                break;
 80064fe:	e006      	b.n	800650e <vQueueAddToRegistry+0x42>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	3301      	adds	r3, #1
 8006504:	60fb      	str	r3, [r7, #12]
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	2b07      	cmp	r3, #7
 800650a:	d9e7      	bls.n	80064dc <vQueueAddToRegistry+0x10>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 800650c:	bf00      	nop
 800650e:	bf00      	nop
 8006510:	3714      	adds	r7, #20
 8006512:	46bd      	mov	sp, r7
 8006514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006518:	4770      	bx	lr
 800651a:	bf00      	nop
 800651c:	2000017c 	.word	0x2000017c

08006520 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8006520:	b580      	push	{r7, lr}
 8006522:	b086      	sub	sp, #24
 8006524:	af00      	add	r7, sp, #0
 8006526:	60f8      	str	r0, [r7, #12]
 8006528:	60b9      	str	r1, [r7, #8]
 800652a:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8006530:	f001 fe28 	bl	8008184 <vPortEnterCritical>
 8006534:	697b      	ldr	r3, [r7, #20]
 8006536:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800653a:	b25b      	sxtb	r3, r3
 800653c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006540:	d103      	bne.n	800654a <vQueueWaitForMessageRestricted+0x2a>
 8006542:	697b      	ldr	r3, [r7, #20]
 8006544:	2200      	movs	r2, #0
 8006546:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800654a:	697b      	ldr	r3, [r7, #20]
 800654c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006550:	b25b      	sxtb	r3, r3
 8006552:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006556:	d103      	bne.n	8006560 <vQueueWaitForMessageRestricted+0x40>
 8006558:	697b      	ldr	r3, [r7, #20]
 800655a:	2200      	movs	r2, #0
 800655c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006560:	f001 fe40 	bl	80081e4 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006564:	697b      	ldr	r3, [r7, #20]
 8006566:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006568:	2b00      	cmp	r3, #0
 800656a:	d106      	bne.n	800657a <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800656c:	697b      	ldr	r3, [r7, #20]
 800656e:	3324      	adds	r3, #36	; 0x24
 8006570:	687a      	ldr	r2, [r7, #4]
 8006572:	68b9      	ldr	r1, [r7, #8]
 8006574:	4618      	mov	r0, r3
 8006576:	f000 fb91 	bl	8006c9c <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 800657a:	6978      	ldr	r0, [r7, #20]
 800657c:	f7ff feff 	bl	800637e <prvUnlockQueue>
    }
 8006580:	bf00      	nop
 8006582:	3718      	adds	r7, #24
 8006584:	46bd      	mov	sp, r7
 8006586:	bd80      	pop	{r7, pc}

08006588 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8006588:	b580      	push	{r7, lr}
 800658a:	b08c      	sub	sp, #48	; 0x30
 800658c:	af04      	add	r7, sp, #16
 800658e:	60f8      	str	r0, [r7, #12]
 8006590:	60b9      	str	r1, [r7, #8]
 8006592:	603b      	str	r3, [r7, #0]
 8006594:	4613      	mov	r3, r2
 8006596:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006598:	88fb      	ldrh	r3, [r7, #6]
 800659a:	009b      	lsls	r3, r3, #2
 800659c:	4618      	mov	r0, r3
 800659e:	f001 ff15 	bl	80083cc <pvPortMalloc>
 80065a2:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 80065a4:	697b      	ldr	r3, [r7, #20]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d00e      	beq.n	80065c8 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80065aa:	205c      	movs	r0, #92	; 0x5c
 80065ac:	f001 ff0e 	bl	80083cc <pvPortMalloc>
 80065b0:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 80065b2:	69fb      	ldr	r3, [r7, #28]
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d003      	beq.n	80065c0 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 80065b8:	69fb      	ldr	r3, [r7, #28]
 80065ba:	697a      	ldr	r2, [r7, #20]
 80065bc:	631a      	str	r2, [r3, #48]	; 0x30
 80065be:	e005      	b.n	80065cc <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 80065c0:	6978      	ldr	r0, [r7, #20]
 80065c2:	f001 ffe3 	bl	800858c <vPortFree>
 80065c6:	e001      	b.n	80065cc <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 80065c8:	2300      	movs	r3, #0
 80065ca:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 80065cc:	69fb      	ldr	r3, [r7, #28]
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d013      	beq.n	80065fa <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80065d2:	88fa      	ldrh	r2, [r7, #6]
 80065d4:	2300      	movs	r3, #0
 80065d6:	9303      	str	r3, [sp, #12]
 80065d8:	69fb      	ldr	r3, [r7, #28]
 80065da:	9302      	str	r3, [sp, #8]
 80065dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065de:	9301      	str	r3, [sp, #4]
 80065e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065e2:	9300      	str	r3, [sp, #0]
 80065e4:	683b      	ldr	r3, [r7, #0]
 80065e6:	68b9      	ldr	r1, [r7, #8]
 80065e8:	68f8      	ldr	r0, [r7, #12]
 80065ea:	f000 f80e 	bl	800660a <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 80065ee:	69f8      	ldr	r0, [r7, #28]
 80065f0:	f000 f8a2 	bl	8006738 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 80065f4:	2301      	movs	r3, #1
 80065f6:	61bb      	str	r3, [r7, #24]
 80065f8:	e002      	b.n	8006600 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80065fa:	f04f 33ff 	mov.w	r3, #4294967295
 80065fe:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8006600:	69bb      	ldr	r3, [r7, #24]
    }
 8006602:	4618      	mov	r0, r3
 8006604:	3720      	adds	r7, #32
 8006606:	46bd      	mov	sp, r7
 8006608:	bd80      	pop	{r7, pc}

0800660a <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 800660a:	b580      	push	{r7, lr}
 800660c:	b088      	sub	sp, #32
 800660e:	af00      	add	r7, sp, #0
 8006610:	60f8      	str	r0, [r7, #12]
 8006612:	60b9      	str	r1, [r7, #8]
 8006614:	607a      	str	r2, [r7, #4]
 8006616:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006618:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800661a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	009b      	lsls	r3, r3, #2
 8006620:	461a      	mov	r2, r3
 8006622:	21a5      	movs	r1, #165	; 0xa5
 8006624:	f002 f902 	bl	800882c <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006628:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800662a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006632:	3b01      	subs	r3, #1
 8006634:	009b      	lsls	r3, r3, #2
 8006636:	4413      	add	r3, r2
 8006638:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800663a:	69bb      	ldr	r3, [r7, #24]
 800663c:	f023 0307 	bic.w	r3, r3, #7
 8006640:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006642:	69bb      	ldr	r3, [r7, #24]
 8006644:	f003 0307 	and.w	r3, r3, #7
 8006648:	2b00      	cmp	r3, #0
 800664a:	d00a      	beq.n	8006662 <prvInitialiseNewTask+0x58>
        __asm volatile
 800664c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006650:	f383 8811 	msr	BASEPRI, r3
 8006654:	f3bf 8f6f 	isb	sy
 8006658:	f3bf 8f4f 	dsb	sy
 800665c:	617b      	str	r3, [r7, #20]
    }
 800665e:	bf00      	nop
 8006660:	e7fe      	b.n	8006660 <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8006662:	68bb      	ldr	r3, [r7, #8]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d01f      	beq.n	80066a8 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006668:	2300      	movs	r3, #0
 800666a:	61fb      	str	r3, [r7, #28]
 800666c:	e012      	b.n	8006694 <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800666e:	68ba      	ldr	r2, [r7, #8]
 8006670:	69fb      	ldr	r3, [r7, #28]
 8006672:	4413      	add	r3, r2
 8006674:	7819      	ldrb	r1, [r3, #0]
 8006676:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006678:	69fb      	ldr	r3, [r7, #28]
 800667a:	4413      	add	r3, r2
 800667c:	3334      	adds	r3, #52	; 0x34
 800667e:	460a      	mov	r2, r1
 8006680:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8006682:	68ba      	ldr	r2, [r7, #8]
 8006684:	69fb      	ldr	r3, [r7, #28]
 8006686:	4413      	add	r3, r2
 8006688:	781b      	ldrb	r3, [r3, #0]
 800668a:	2b00      	cmp	r3, #0
 800668c:	d006      	beq.n	800669c <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800668e:	69fb      	ldr	r3, [r7, #28]
 8006690:	3301      	adds	r3, #1
 8006692:	61fb      	str	r3, [r7, #28]
 8006694:	69fb      	ldr	r3, [r7, #28]
 8006696:	2b0f      	cmp	r3, #15
 8006698:	d9e9      	bls.n	800666e <prvInitialiseNewTask+0x64>
 800669a:	e000      	b.n	800669e <prvInitialiseNewTask+0x94>
            {
                break;
 800669c:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800669e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066a0:	2200      	movs	r2, #0
 80066a2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80066a6:	e003      	b.n	80066b0 <prvInitialiseNewTask+0xa6>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80066a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066aa:	2200      	movs	r2, #0
 80066ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80066b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066b2:	2b04      	cmp	r3, #4
 80066b4:	d901      	bls.n	80066ba <prvInitialiseNewTask+0xb0>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80066b6:	2304      	movs	r3, #4
 80066b8:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 80066ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066bc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80066be:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 80066c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066c2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80066c4:	64da      	str	r2, [r3, #76]	; 0x4c
            pxNewTCB->uxMutexesHeld = 0;
 80066c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066c8:	2200      	movs	r2, #0
 80066ca:	651a      	str	r2, [r3, #80]	; 0x50
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80066cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066ce:	3304      	adds	r3, #4
 80066d0:	4618      	mov	r0, r3
 80066d2:	f7ff f911 	bl	80058f8 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80066d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066d8:	3318      	adds	r3, #24
 80066da:	4618      	mov	r0, r3
 80066dc:	f7ff f90c 	bl	80058f8 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80066e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066e2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80066e4:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80066e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066e8:	f1c3 0205 	rsb	r2, r3, #5
 80066ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066ee:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80066f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066f2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80066f4:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 80066f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066f8:	3354      	adds	r3, #84	; 0x54
 80066fa:	2204      	movs	r2, #4
 80066fc:	2100      	movs	r1, #0
 80066fe:	4618      	mov	r0, r3
 8006700:	f002 f894 	bl	800882c <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8006704:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006706:	3358      	adds	r3, #88	; 0x58
 8006708:	2201      	movs	r2, #1
 800670a:	2100      	movs	r1, #0
 800670c:	4618      	mov	r0, r3
 800670e:	f002 f88d 	bl	800882c <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006712:	683a      	ldr	r2, [r7, #0]
 8006714:	68f9      	ldr	r1, [r7, #12]
 8006716:	69b8      	ldr	r0, [r7, #24]
 8006718:	f001 fb8a 	bl	8007e30 <pxPortInitialiseStack>
 800671c:	4602      	mov	r2, r0
 800671e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006720:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8006722:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006724:	2b00      	cmp	r3, #0
 8006726:	d002      	beq.n	800672e <prvInitialiseNewTask+0x124>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006728:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800672a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800672c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800672e:	bf00      	nop
 8006730:	3720      	adds	r7, #32
 8006732:	46bd      	mov	sp, r7
 8006734:	bd80      	pop	{r7, pc}
	...

08006738 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8006738:	b580      	push	{r7, lr}
 800673a:	b082      	sub	sp, #8
 800673c:	af00      	add	r7, sp, #0
 800673e:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8006740:	f001 fd20 	bl	8008184 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8006744:	4b2c      	ldr	r3, [pc, #176]	; (80067f8 <prvAddNewTaskToReadyList+0xc0>)
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	3301      	adds	r3, #1
 800674a:	4a2b      	ldr	r2, [pc, #172]	; (80067f8 <prvAddNewTaskToReadyList+0xc0>)
 800674c:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 800674e:	4b2b      	ldr	r3, [pc, #172]	; (80067fc <prvAddNewTaskToReadyList+0xc4>)
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	2b00      	cmp	r3, #0
 8006754:	d109      	bne.n	800676a <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8006756:	4a29      	ldr	r2, [pc, #164]	; (80067fc <prvAddNewTaskToReadyList+0xc4>)
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800675c:	4b26      	ldr	r3, [pc, #152]	; (80067f8 <prvAddNewTaskToReadyList+0xc0>)
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	2b01      	cmp	r3, #1
 8006762:	d110      	bne.n	8006786 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8006764:	f000 fbc8 	bl	8006ef8 <prvInitialiseTaskLists>
 8006768:	e00d      	b.n	8006786 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 800676a:	4b25      	ldr	r3, [pc, #148]	; (8006800 <prvAddNewTaskToReadyList+0xc8>)
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	2b00      	cmp	r3, #0
 8006770:	d109      	bne.n	8006786 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006772:	4b22      	ldr	r3, [pc, #136]	; (80067fc <prvAddNewTaskToReadyList+0xc4>)
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800677c:	429a      	cmp	r2, r3
 800677e:	d802      	bhi.n	8006786 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8006780:	4a1e      	ldr	r2, [pc, #120]	; (80067fc <prvAddNewTaskToReadyList+0xc4>)
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8006786:	4b1f      	ldr	r3, [pc, #124]	; (8006804 <prvAddNewTaskToReadyList+0xcc>)
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	3301      	adds	r3, #1
 800678c:	4a1d      	ldr	r2, [pc, #116]	; (8006804 <prvAddNewTaskToReadyList+0xcc>)
 800678e:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006790:	4b1c      	ldr	r3, [pc, #112]	; (8006804 <prvAddNewTaskToReadyList+0xcc>)
 8006792:	681a      	ldr	r2, [r3, #0]
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	645a      	str	r2, [r3, #68]	; 0x44
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800679c:	2201      	movs	r2, #1
 800679e:	409a      	lsls	r2, r3
 80067a0:	4b19      	ldr	r3, [pc, #100]	; (8006808 <prvAddNewTaskToReadyList+0xd0>)
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	4313      	orrs	r3, r2
 80067a6:	4a18      	ldr	r2, [pc, #96]	; (8006808 <prvAddNewTaskToReadyList+0xd0>)
 80067a8:	6013      	str	r3, [r2, #0]
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80067ae:	4613      	mov	r3, r2
 80067b0:	009b      	lsls	r3, r3, #2
 80067b2:	4413      	add	r3, r2
 80067b4:	009b      	lsls	r3, r3, #2
 80067b6:	4a15      	ldr	r2, [pc, #84]	; (800680c <prvAddNewTaskToReadyList+0xd4>)
 80067b8:	441a      	add	r2, r3
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	3304      	adds	r3, #4
 80067be:	4619      	mov	r1, r3
 80067c0:	4610      	mov	r0, r2
 80067c2:	f7ff f8a6 	bl	8005912 <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 80067c6:	f001 fd0d 	bl	80081e4 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 80067ca:	4b0d      	ldr	r3, [pc, #52]	; (8006800 <prvAddNewTaskToReadyList+0xc8>)
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d00e      	beq.n	80067f0 <prvAddNewTaskToReadyList+0xb8>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80067d2:	4b0a      	ldr	r3, [pc, #40]	; (80067fc <prvAddNewTaskToReadyList+0xc4>)
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067dc:	429a      	cmp	r2, r3
 80067de:	d207      	bcs.n	80067f0 <prvAddNewTaskToReadyList+0xb8>
        {
            taskYIELD_IF_USING_PREEMPTION();
 80067e0:	4b0b      	ldr	r3, [pc, #44]	; (8006810 <prvAddNewTaskToReadyList+0xd8>)
 80067e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80067e6:	601a      	str	r2, [r3, #0]
 80067e8:	f3bf 8f4f 	dsb	sy
 80067ec:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80067f0:	bf00      	nop
 80067f2:	3708      	adds	r7, #8
 80067f4:	46bd      	mov	sp, r7
 80067f6:	bd80      	pop	{r7, pc}
 80067f8:	20000294 	.word	0x20000294
 80067fc:	200001bc 	.word	0x200001bc
 8006800:	200002a0 	.word	0x200002a0
 8006804:	200002b0 	.word	0x200002b0
 8006808:	2000029c 	.word	0x2000029c
 800680c:	200001c0 	.word	0x200001c0
 8006810:	e000ed04 	.word	0xe000ed04

08006814 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006814:	b580      	push	{r7, lr}
 8006816:	b086      	sub	sp, #24
 8006818:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 800681a:	4b20      	ldr	r3, [pc, #128]	; (800689c <vTaskStartScheduler+0x88>)
 800681c:	9301      	str	r3, [sp, #4]
 800681e:	2300      	movs	r3, #0
 8006820:	9300      	str	r3, [sp, #0]
 8006822:	2300      	movs	r3, #0
 8006824:	2280      	movs	r2, #128	; 0x80
 8006826:	491e      	ldr	r1, [pc, #120]	; (80068a0 <vTaskStartScheduler+0x8c>)
 8006828:	481e      	ldr	r0, [pc, #120]	; (80068a4 <vTaskStartScheduler+0x90>)
 800682a:	f7ff fead 	bl	8006588 <xTaskCreate>
 800682e:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	2b01      	cmp	r3, #1
 8006834:	d102      	bne.n	800683c <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 8006836:	f000 ff6d 	bl	8007714 <xTimerCreateTimerTask>
 800683a:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	2b01      	cmp	r3, #1
 8006840:	d116      	bne.n	8006870 <vTaskStartScheduler+0x5c>
        __asm volatile
 8006842:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006846:	f383 8811 	msr	BASEPRI, r3
 800684a:	f3bf 8f6f 	isb	sy
 800684e:	f3bf 8f4f 	dsb	sy
 8006852:	60bb      	str	r3, [r7, #8]
    }
 8006854:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8006856:	4b14      	ldr	r3, [pc, #80]	; (80068a8 <vTaskStartScheduler+0x94>)
 8006858:	f04f 32ff 	mov.w	r2, #4294967295
 800685c:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 800685e:	4b13      	ldr	r3, [pc, #76]	; (80068ac <vTaskStartScheduler+0x98>)
 8006860:	2201      	movs	r2, #1
 8006862:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006864:	4b12      	ldr	r3, [pc, #72]	; (80068b0 <vTaskStartScheduler+0x9c>)
 8006866:	2200      	movs	r2, #0
 8006868:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 800686a:	f001 fb6b 	bl	8007f44 <xPortStartScheduler>
 800686e:	e00e      	b.n	800688e <vTaskStartScheduler+0x7a>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006876:	d10a      	bne.n	800688e <vTaskStartScheduler+0x7a>
        __asm volatile
 8006878:	f04f 0350 	mov.w	r3, #80	; 0x50
 800687c:	f383 8811 	msr	BASEPRI, r3
 8006880:	f3bf 8f6f 	isb	sy
 8006884:	f3bf 8f4f 	dsb	sy
 8006888:	607b      	str	r3, [r7, #4]
    }
 800688a:	bf00      	nop
 800688c:	e7fe      	b.n	800688c <vTaskStartScheduler+0x78>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 800688e:	4b09      	ldr	r3, [pc, #36]	; (80068b4 <vTaskStartScheduler+0xa0>)
 8006890:	681b      	ldr	r3, [r3, #0]
}
 8006892:	bf00      	nop
 8006894:	3710      	adds	r7, #16
 8006896:	46bd      	mov	sp, r7
 8006898:	bd80      	pop	{r7, pc}
 800689a:	bf00      	nop
 800689c:	200002b8 	.word	0x200002b8
 80068a0:	08008a18 	.word	0x08008a18
 80068a4:	08006ec9 	.word	0x08006ec9
 80068a8:	200002b4 	.word	0x200002b4
 80068ac:	200002a0 	.word	0x200002a0
 80068b0:	20000298 	.word	0x20000298
 80068b4:	20000020 	.word	0x20000020

080068b8 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80068b8:	b480      	push	{r7}
 80068ba:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 80068bc:	4b04      	ldr	r3, [pc, #16]	; (80068d0 <vTaskSuspendAll+0x18>)
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	3301      	adds	r3, #1
 80068c2:	4a03      	ldr	r2, [pc, #12]	; (80068d0 <vTaskSuspendAll+0x18>)
 80068c4:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 80068c6:	bf00      	nop
 80068c8:	46bd      	mov	sp, r7
 80068ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ce:	4770      	bx	lr
 80068d0:	200002bc 	.word	0x200002bc

080068d4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80068d4:	b580      	push	{r7, lr}
 80068d6:	b084      	sub	sp, #16
 80068d8:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 80068da:	2300      	movs	r3, #0
 80068dc:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 80068de:	2300      	movs	r3, #0
 80068e0:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 80068e2:	4b41      	ldr	r3, [pc, #260]	; (80069e8 <xTaskResumeAll+0x114>)
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d10a      	bne.n	8006900 <xTaskResumeAll+0x2c>
        __asm volatile
 80068ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068ee:	f383 8811 	msr	BASEPRI, r3
 80068f2:	f3bf 8f6f 	isb	sy
 80068f6:	f3bf 8f4f 	dsb	sy
 80068fa:	603b      	str	r3, [r7, #0]
    }
 80068fc:	bf00      	nop
 80068fe:	e7fe      	b.n	80068fe <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8006900:	f001 fc40 	bl	8008184 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8006904:	4b38      	ldr	r3, [pc, #224]	; (80069e8 <xTaskResumeAll+0x114>)
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	3b01      	subs	r3, #1
 800690a:	4a37      	ldr	r2, [pc, #220]	; (80069e8 <xTaskResumeAll+0x114>)
 800690c:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800690e:	4b36      	ldr	r3, [pc, #216]	; (80069e8 <xTaskResumeAll+0x114>)
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	2b00      	cmp	r3, #0
 8006914:	d161      	bne.n	80069da <xTaskResumeAll+0x106>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006916:	4b35      	ldr	r3, [pc, #212]	; (80069ec <xTaskResumeAll+0x118>)
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	2b00      	cmp	r3, #0
 800691c:	d05d      	beq.n	80069da <xTaskResumeAll+0x106>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800691e:	e02e      	b.n	800697e <xTaskResumeAll+0xaa>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006920:	4b33      	ldr	r3, [pc, #204]	; (80069f0 <xTaskResumeAll+0x11c>)
 8006922:	68db      	ldr	r3, [r3, #12]
 8006924:	68db      	ldr	r3, [r3, #12]
 8006926:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	3318      	adds	r3, #24
 800692c:	4618      	mov	r0, r3
 800692e:	f7ff f84d 	bl	80059cc <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	3304      	adds	r3, #4
 8006936:	4618      	mov	r0, r3
 8006938:	f7ff f848 	bl	80059cc <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006940:	2201      	movs	r2, #1
 8006942:	409a      	lsls	r2, r3
 8006944:	4b2b      	ldr	r3, [pc, #172]	; (80069f4 <xTaskResumeAll+0x120>)
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	4313      	orrs	r3, r2
 800694a:	4a2a      	ldr	r2, [pc, #168]	; (80069f4 <xTaskResumeAll+0x120>)
 800694c:	6013      	str	r3, [r2, #0]
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006952:	4613      	mov	r3, r2
 8006954:	009b      	lsls	r3, r3, #2
 8006956:	4413      	add	r3, r2
 8006958:	009b      	lsls	r3, r3, #2
 800695a:	4a27      	ldr	r2, [pc, #156]	; (80069f8 <xTaskResumeAll+0x124>)
 800695c:	441a      	add	r2, r3
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	3304      	adds	r3, #4
 8006962:	4619      	mov	r1, r3
 8006964:	4610      	mov	r0, r2
 8006966:	f7fe ffd4 	bl	8005912 <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800696e:	4b23      	ldr	r3, [pc, #140]	; (80069fc <xTaskResumeAll+0x128>)
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006974:	429a      	cmp	r2, r3
 8006976:	d302      	bcc.n	800697e <xTaskResumeAll+0xaa>
                    {
                        xYieldPending = pdTRUE;
 8006978:	4b21      	ldr	r3, [pc, #132]	; (8006a00 <xTaskResumeAll+0x12c>)
 800697a:	2201      	movs	r2, #1
 800697c:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800697e:	4b1c      	ldr	r3, [pc, #112]	; (80069f0 <xTaskResumeAll+0x11c>)
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	2b00      	cmp	r3, #0
 8006984:	d1cc      	bne.n	8006920 <xTaskResumeAll+0x4c>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	2b00      	cmp	r3, #0
 800698a:	d001      	beq.n	8006990 <xTaskResumeAll+0xbc>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 800698c:	f000 fb32 	bl	8006ff4 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006990:	4b1c      	ldr	r3, [pc, #112]	; (8006a04 <xTaskResumeAll+0x130>)
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	2b00      	cmp	r3, #0
 800699a:	d010      	beq.n	80069be <xTaskResumeAll+0xea>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 800699c:	f000 f846 	bl	8006a2c <xTaskIncrementTick>
 80069a0:	4603      	mov	r3, r0
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d002      	beq.n	80069ac <xTaskResumeAll+0xd8>
                            {
                                xYieldPending = pdTRUE;
 80069a6:	4b16      	ldr	r3, [pc, #88]	; (8006a00 <xTaskResumeAll+0x12c>)
 80069a8:	2201      	movs	r2, #1
 80069aa:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	3b01      	subs	r3, #1
 80069b0:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d1f1      	bne.n	800699c <xTaskResumeAll+0xc8>

                        xPendedTicks = 0;
 80069b8:	4b12      	ldr	r3, [pc, #72]	; (8006a04 <xTaskResumeAll+0x130>)
 80069ba:	2200      	movs	r2, #0
 80069bc:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 80069be:	4b10      	ldr	r3, [pc, #64]	; (8006a00 <xTaskResumeAll+0x12c>)
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d009      	beq.n	80069da <xTaskResumeAll+0x106>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 80069c6:	2301      	movs	r3, #1
 80069c8:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 80069ca:	4b0f      	ldr	r3, [pc, #60]	; (8006a08 <xTaskResumeAll+0x134>)
 80069cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80069d0:	601a      	str	r2, [r3, #0]
 80069d2:	f3bf 8f4f 	dsb	sy
 80069d6:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 80069da:	f001 fc03 	bl	80081e4 <vPortExitCritical>

    return xAlreadyYielded;
 80069de:	68bb      	ldr	r3, [r7, #8]
}
 80069e0:	4618      	mov	r0, r3
 80069e2:	3710      	adds	r7, #16
 80069e4:	46bd      	mov	sp, r7
 80069e6:	bd80      	pop	{r7, pc}
 80069e8:	200002bc 	.word	0x200002bc
 80069ec:	20000294 	.word	0x20000294
 80069f0:	20000254 	.word	0x20000254
 80069f4:	2000029c 	.word	0x2000029c
 80069f8:	200001c0 	.word	0x200001c0
 80069fc:	200001bc 	.word	0x200001bc
 8006a00:	200002a8 	.word	0x200002a8
 8006a04:	200002a4 	.word	0x200002a4
 8006a08:	e000ed04 	.word	0xe000ed04

08006a0c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006a0c:	b480      	push	{r7}
 8006a0e:	b083      	sub	sp, #12
 8006a10:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8006a12:	4b05      	ldr	r3, [pc, #20]	; (8006a28 <xTaskGetTickCount+0x1c>)
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8006a18:	687b      	ldr	r3, [r7, #4]
}
 8006a1a:	4618      	mov	r0, r3
 8006a1c:	370c      	adds	r7, #12
 8006a1e:	46bd      	mov	sp, r7
 8006a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a24:	4770      	bx	lr
 8006a26:	bf00      	nop
 8006a28:	20000298 	.word	0x20000298

08006a2c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006a2c:	b580      	push	{r7, lr}
 8006a2e:	b086      	sub	sp, #24
 8006a30:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8006a32:	2300      	movs	r3, #0
 8006a34:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006a36:	4b4e      	ldr	r3, [pc, #312]	; (8006b70 <xTaskIncrementTick+0x144>)
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	f040 808e 	bne.w	8006b5c <xTaskIncrementTick+0x130>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006a40:	4b4c      	ldr	r3, [pc, #304]	; (8006b74 <xTaskIncrementTick+0x148>)
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	3301      	adds	r3, #1
 8006a46:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8006a48:	4a4a      	ldr	r2, [pc, #296]	; (8006b74 <xTaskIncrementTick+0x148>)
 8006a4a:	693b      	ldr	r3, [r7, #16]
 8006a4c:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006a4e:	693b      	ldr	r3, [r7, #16]
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d120      	bne.n	8006a96 <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 8006a54:	4b48      	ldr	r3, [pc, #288]	; (8006b78 <xTaskIncrementTick+0x14c>)
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d00a      	beq.n	8006a74 <xTaskIncrementTick+0x48>
        __asm volatile
 8006a5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a62:	f383 8811 	msr	BASEPRI, r3
 8006a66:	f3bf 8f6f 	isb	sy
 8006a6a:	f3bf 8f4f 	dsb	sy
 8006a6e:	603b      	str	r3, [r7, #0]
    }
 8006a70:	bf00      	nop
 8006a72:	e7fe      	b.n	8006a72 <xTaskIncrementTick+0x46>
 8006a74:	4b40      	ldr	r3, [pc, #256]	; (8006b78 <xTaskIncrementTick+0x14c>)
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	60fb      	str	r3, [r7, #12]
 8006a7a:	4b40      	ldr	r3, [pc, #256]	; (8006b7c <xTaskIncrementTick+0x150>)
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	4a3e      	ldr	r2, [pc, #248]	; (8006b78 <xTaskIncrementTick+0x14c>)
 8006a80:	6013      	str	r3, [r2, #0]
 8006a82:	4a3e      	ldr	r2, [pc, #248]	; (8006b7c <xTaskIncrementTick+0x150>)
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	6013      	str	r3, [r2, #0]
 8006a88:	4b3d      	ldr	r3, [pc, #244]	; (8006b80 <xTaskIncrementTick+0x154>)
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	3301      	adds	r3, #1
 8006a8e:	4a3c      	ldr	r2, [pc, #240]	; (8006b80 <xTaskIncrementTick+0x154>)
 8006a90:	6013      	str	r3, [r2, #0]
 8006a92:	f000 faaf 	bl	8006ff4 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8006a96:	4b3b      	ldr	r3, [pc, #236]	; (8006b84 <xTaskIncrementTick+0x158>)
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	693a      	ldr	r2, [r7, #16]
 8006a9c:	429a      	cmp	r2, r3
 8006a9e:	d348      	bcc.n	8006b32 <xTaskIncrementTick+0x106>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006aa0:	4b35      	ldr	r3, [pc, #212]	; (8006b78 <xTaskIncrementTick+0x14c>)
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d104      	bne.n	8006ab4 <xTaskIncrementTick+0x88>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006aaa:	4b36      	ldr	r3, [pc, #216]	; (8006b84 <xTaskIncrementTick+0x158>)
 8006aac:	f04f 32ff 	mov.w	r2, #4294967295
 8006ab0:	601a      	str	r2, [r3, #0]
                    break;
 8006ab2:	e03e      	b.n	8006b32 <xTaskIncrementTick+0x106>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ab4:	4b30      	ldr	r3, [pc, #192]	; (8006b78 <xTaskIncrementTick+0x14c>)
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	68db      	ldr	r3, [r3, #12]
 8006aba:	68db      	ldr	r3, [r3, #12]
 8006abc:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006abe:	68bb      	ldr	r3, [r7, #8]
 8006ac0:	685b      	ldr	r3, [r3, #4]
 8006ac2:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 8006ac4:	693a      	ldr	r2, [r7, #16]
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	429a      	cmp	r2, r3
 8006aca:	d203      	bcs.n	8006ad4 <xTaskIncrementTick+0xa8>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8006acc:	4a2d      	ldr	r2, [pc, #180]	; (8006b84 <xTaskIncrementTick+0x158>)
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006ad2:	e02e      	b.n	8006b32 <xTaskIncrementTick+0x106>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006ad4:	68bb      	ldr	r3, [r7, #8]
 8006ad6:	3304      	adds	r3, #4
 8006ad8:	4618      	mov	r0, r3
 8006ada:	f7fe ff77 	bl	80059cc <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006ade:	68bb      	ldr	r3, [r7, #8]
 8006ae0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d004      	beq.n	8006af0 <xTaskIncrementTick+0xc4>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006ae6:	68bb      	ldr	r3, [r7, #8]
 8006ae8:	3318      	adds	r3, #24
 8006aea:	4618      	mov	r0, r3
 8006aec:	f7fe ff6e 	bl	80059cc <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8006af0:	68bb      	ldr	r3, [r7, #8]
 8006af2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006af4:	2201      	movs	r2, #1
 8006af6:	409a      	lsls	r2, r3
 8006af8:	4b23      	ldr	r3, [pc, #140]	; (8006b88 <xTaskIncrementTick+0x15c>)
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	4313      	orrs	r3, r2
 8006afe:	4a22      	ldr	r2, [pc, #136]	; (8006b88 <xTaskIncrementTick+0x15c>)
 8006b00:	6013      	str	r3, [r2, #0]
 8006b02:	68bb      	ldr	r3, [r7, #8]
 8006b04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b06:	4613      	mov	r3, r2
 8006b08:	009b      	lsls	r3, r3, #2
 8006b0a:	4413      	add	r3, r2
 8006b0c:	009b      	lsls	r3, r3, #2
 8006b0e:	4a1f      	ldr	r2, [pc, #124]	; (8006b8c <xTaskIncrementTick+0x160>)
 8006b10:	441a      	add	r2, r3
 8006b12:	68bb      	ldr	r3, [r7, #8]
 8006b14:	3304      	adds	r3, #4
 8006b16:	4619      	mov	r1, r3
 8006b18:	4610      	mov	r0, r2
 8006b1a:	f7fe fefa 	bl	8005912 <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006b1e:	68bb      	ldr	r3, [r7, #8]
 8006b20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b22:	4b1b      	ldr	r3, [pc, #108]	; (8006b90 <xTaskIncrementTick+0x164>)
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b28:	429a      	cmp	r2, r3
 8006b2a:	d3b9      	bcc.n	8006aa0 <xTaskIncrementTick+0x74>
                            {
                                xSwitchRequired = pdTRUE;
 8006b2c:	2301      	movs	r3, #1
 8006b2e:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006b30:	e7b6      	b.n	8006aa0 <xTaskIncrementTick+0x74>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006b32:	4b17      	ldr	r3, [pc, #92]	; (8006b90 <xTaskIncrementTick+0x164>)
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b38:	4914      	ldr	r1, [pc, #80]	; (8006b8c <xTaskIncrementTick+0x160>)
 8006b3a:	4613      	mov	r3, r2
 8006b3c:	009b      	lsls	r3, r3, #2
 8006b3e:	4413      	add	r3, r2
 8006b40:	009b      	lsls	r3, r3, #2
 8006b42:	440b      	add	r3, r1
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	2b01      	cmp	r3, #1
 8006b48:	d901      	bls.n	8006b4e <xTaskIncrementTick+0x122>
                {
                    xSwitchRequired = pdTRUE;
 8006b4a:	2301      	movs	r3, #1
 8006b4c:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 8006b4e:	4b11      	ldr	r3, [pc, #68]	; (8006b94 <xTaskIncrementTick+0x168>)
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d007      	beq.n	8006b66 <xTaskIncrementTick+0x13a>
                {
                    xSwitchRequired = pdTRUE;
 8006b56:	2301      	movs	r3, #1
 8006b58:	617b      	str	r3, [r7, #20]
 8006b5a:	e004      	b.n	8006b66 <xTaskIncrementTick+0x13a>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8006b5c:	4b0e      	ldr	r3, [pc, #56]	; (8006b98 <xTaskIncrementTick+0x16c>)
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	3301      	adds	r3, #1
 8006b62:	4a0d      	ldr	r2, [pc, #52]	; (8006b98 <xTaskIncrementTick+0x16c>)
 8006b64:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8006b66:	697b      	ldr	r3, [r7, #20]
}
 8006b68:	4618      	mov	r0, r3
 8006b6a:	3718      	adds	r7, #24
 8006b6c:	46bd      	mov	sp, r7
 8006b6e:	bd80      	pop	{r7, pc}
 8006b70:	200002bc 	.word	0x200002bc
 8006b74:	20000298 	.word	0x20000298
 8006b78:	2000024c 	.word	0x2000024c
 8006b7c:	20000250 	.word	0x20000250
 8006b80:	200002ac 	.word	0x200002ac
 8006b84:	200002b4 	.word	0x200002b4
 8006b88:	2000029c 	.word	0x2000029c
 8006b8c:	200001c0 	.word	0x200001c0
 8006b90:	200001bc 	.word	0x200001bc
 8006b94:	200002a8 	.word	0x200002a8
 8006b98:	200002a4 	.word	0x200002a4

08006b9c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006b9c:	b480      	push	{r7}
 8006b9e:	b087      	sub	sp, #28
 8006ba0:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006ba2:	4b27      	ldr	r3, [pc, #156]	; (8006c40 <vTaskSwitchContext+0xa4>)
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d003      	beq.n	8006bb2 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8006baa:	4b26      	ldr	r3, [pc, #152]	; (8006c44 <vTaskSwitchContext+0xa8>)
 8006bac:	2201      	movs	r2, #1
 8006bae:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8006bb0:	e03f      	b.n	8006c32 <vTaskSwitchContext+0x96>
        xYieldPending = pdFALSE;
 8006bb2:	4b24      	ldr	r3, [pc, #144]	; (8006c44 <vTaskSwitchContext+0xa8>)
 8006bb4:	2200      	movs	r2, #0
 8006bb6:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006bb8:	4b23      	ldr	r3, [pc, #140]	; (8006c48 <vTaskSwitchContext+0xac>)
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	fab3 f383 	clz	r3, r3
 8006bc4:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8006bc6:	7afb      	ldrb	r3, [r7, #11]
 8006bc8:	f1c3 031f 	rsb	r3, r3, #31
 8006bcc:	617b      	str	r3, [r7, #20]
 8006bce:	491f      	ldr	r1, [pc, #124]	; (8006c4c <vTaskSwitchContext+0xb0>)
 8006bd0:	697a      	ldr	r2, [r7, #20]
 8006bd2:	4613      	mov	r3, r2
 8006bd4:	009b      	lsls	r3, r3, #2
 8006bd6:	4413      	add	r3, r2
 8006bd8:	009b      	lsls	r3, r3, #2
 8006bda:	440b      	add	r3, r1
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d10a      	bne.n	8006bf8 <vTaskSwitchContext+0x5c>
        __asm volatile
 8006be2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006be6:	f383 8811 	msr	BASEPRI, r3
 8006bea:	f3bf 8f6f 	isb	sy
 8006bee:	f3bf 8f4f 	dsb	sy
 8006bf2:	607b      	str	r3, [r7, #4]
    }
 8006bf4:	bf00      	nop
 8006bf6:	e7fe      	b.n	8006bf6 <vTaskSwitchContext+0x5a>
 8006bf8:	697a      	ldr	r2, [r7, #20]
 8006bfa:	4613      	mov	r3, r2
 8006bfc:	009b      	lsls	r3, r3, #2
 8006bfe:	4413      	add	r3, r2
 8006c00:	009b      	lsls	r3, r3, #2
 8006c02:	4a12      	ldr	r2, [pc, #72]	; (8006c4c <vTaskSwitchContext+0xb0>)
 8006c04:	4413      	add	r3, r2
 8006c06:	613b      	str	r3, [r7, #16]
 8006c08:	693b      	ldr	r3, [r7, #16]
 8006c0a:	685b      	ldr	r3, [r3, #4]
 8006c0c:	685a      	ldr	r2, [r3, #4]
 8006c0e:	693b      	ldr	r3, [r7, #16]
 8006c10:	605a      	str	r2, [r3, #4]
 8006c12:	693b      	ldr	r3, [r7, #16]
 8006c14:	685a      	ldr	r2, [r3, #4]
 8006c16:	693b      	ldr	r3, [r7, #16]
 8006c18:	3308      	adds	r3, #8
 8006c1a:	429a      	cmp	r2, r3
 8006c1c:	d104      	bne.n	8006c28 <vTaskSwitchContext+0x8c>
 8006c1e:	693b      	ldr	r3, [r7, #16]
 8006c20:	685b      	ldr	r3, [r3, #4]
 8006c22:	685a      	ldr	r2, [r3, #4]
 8006c24:	693b      	ldr	r3, [r7, #16]
 8006c26:	605a      	str	r2, [r3, #4]
 8006c28:	693b      	ldr	r3, [r7, #16]
 8006c2a:	685b      	ldr	r3, [r3, #4]
 8006c2c:	68db      	ldr	r3, [r3, #12]
 8006c2e:	4a08      	ldr	r2, [pc, #32]	; (8006c50 <vTaskSwitchContext+0xb4>)
 8006c30:	6013      	str	r3, [r2, #0]
}
 8006c32:	bf00      	nop
 8006c34:	371c      	adds	r7, #28
 8006c36:	46bd      	mov	sp, r7
 8006c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c3c:	4770      	bx	lr
 8006c3e:	bf00      	nop
 8006c40:	200002bc 	.word	0x200002bc
 8006c44:	200002a8 	.word	0x200002a8
 8006c48:	2000029c 	.word	0x2000029c
 8006c4c:	200001c0 	.word	0x200001c0
 8006c50:	200001bc 	.word	0x200001bc

08006c54 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8006c54:	b580      	push	{r7, lr}
 8006c56:	b084      	sub	sp, #16
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]
 8006c5c:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d10a      	bne.n	8006c7a <vTaskPlaceOnEventList+0x26>
        __asm volatile
 8006c64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c68:	f383 8811 	msr	BASEPRI, r3
 8006c6c:	f3bf 8f6f 	isb	sy
 8006c70:	f3bf 8f4f 	dsb	sy
 8006c74:	60fb      	str	r3, [r7, #12]
    }
 8006c76:	bf00      	nop
 8006c78:	e7fe      	b.n	8006c78 <vTaskPlaceOnEventList+0x24>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006c7a:	4b07      	ldr	r3, [pc, #28]	; (8006c98 <vTaskPlaceOnEventList+0x44>)
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	3318      	adds	r3, #24
 8006c80:	4619      	mov	r1, r3
 8006c82:	6878      	ldr	r0, [r7, #4]
 8006c84:	f7fe fe69 	bl	800595a <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006c88:	2101      	movs	r1, #1
 8006c8a:	6838      	ldr	r0, [r7, #0]
 8006c8c:	f000 fcdc 	bl	8007648 <prvAddCurrentTaskToDelayedList>
}
 8006c90:	bf00      	nop
 8006c92:	3710      	adds	r7, #16
 8006c94:	46bd      	mov	sp, r7
 8006c96:	bd80      	pop	{r7, pc}
 8006c98:	200001bc 	.word	0x200001bc

08006c9c <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8006c9c:	b580      	push	{r7, lr}
 8006c9e:	b086      	sub	sp, #24
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	60f8      	str	r0, [r7, #12]
 8006ca4:	60b9      	str	r1, [r7, #8]
 8006ca6:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d10a      	bne.n	8006cc4 <vTaskPlaceOnEventListRestricted+0x28>
        __asm volatile
 8006cae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cb2:	f383 8811 	msr	BASEPRI, r3
 8006cb6:	f3bf 8f6f 	isb	sy
 8006cba:	f3bf 8f4f 	dsb	sy
 8006cbe:	617b      	str	r3, [r7, #20]
    }
 8006cc0:	bf00      	nop
 8006cc2:	e7fe      	b.n	8006cc2 <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006cc4:	4b0a      	ldr	r3, [pc, #40]	; (8006cf0 <vTaskPlaceOnEventListRestricted+0x54>)
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	3318      	adds	r3, #24
 8006cca:	4619      	mov	r1, r3
 8006ccc:	68f8      	ldr	r0, [r7, #12]
 8006cce:	f7fe fe20 	bl	8005912 <vListInsertEnd>

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d002      	beq.n	8006cde <vTaskPlaceOnEventListRestricted+0x42>
        {
            xTicksToWait = portMAX_DELAY;
 8006cd8:	f04f 33ff 	mov.w	r3, #4294967295
 8006cdc:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006cde:	6879      	ldr	r1, [r7, #4]
 8006ce0:	68b8      	ldr	r0, [r7, #8]
 8006ce2:	f000 fcb1 	bl	8007648 <prvAddCurrentTaskToDelayedList>
    }
 8006ce6:	bf00      	nop
 8006ce8:	3718      	adds	r7, #24
 8006cea:	46bd      	mov	sp, r7
 8006cec:	bd80      	pop	{r7, pc}
 8006cee:	bf00      	nop
 8006cf0:	200001bc 	.word	0x200001bc

08006cf4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006cf4:	b580      	push	{r7, lr}
 8006cf6:	b086      	sub	sp, #24
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	68db      	ldr	r3, [r3, #12]
 8006d00:	68db      	ldr	r3, [r3, #12]
 8006d02:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 8006d04:	693b      	ldr	r3, [r7, #16]
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d10a      	bne.n	8006d20 <xTaskRemoveFromEventList+0x2c>
        __asm volatile
 8006d0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d0e:	f383 8811 	msr	BASEPRI, r3
 8006d12:	f3bf 8f6f 	isb	sy
 8006d16:	f3bf 8f4f 	dsb	sy
 8006d1a:	60fb      	str	r3, [r7, #12]
    }
 8006d1c:	bf00      	nop
 8006d1e:	e7fe      	b.n	8006d1e <xTaskRemoveFromEventList+0x2a>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006d20:	693b      	ldr	r3, [r7, #16]
 8006d22:	3318      	adds	r3, #24
 8006d24:	4618      	mov	r0, r3
 8006d26:	f7fe fe51 	bl	80059cc <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006d2a:	4b1d      	ldr	r3, [pc, #116]	; (8006da0 <xTaskRemoveFromEventList+0xac>)
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d11c      	bne.n	8006d6c <xTaskRemoveFromEventList+0x78>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006d32:	693b      	ldr	r3, [r7, #16]
 8006d34:	3304      	adds	r3, #4
 8006d36:	4618      	mov	r0, r3
 8006d38:	f7fe fe48 	bl	80059cc <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 8006d3c:	693b      	ldr	r3, [r7, #16]
 8006d3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d40:	2201      	movs	r2, #1
 8006d42:	409a      	lsls	r2, r3
 8006d44:	4b17      	ldr	r3, [pc, #92]	; (8006da4 <xTaskRemoveFromEventList+0xb0>)
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	4313      	orrs	r3, r2
 8006d4a:	4a16      	ldr	r2, [pc, #88]	; (8006da4 <xTaskRemoveFromEventList+0xb0>)
 8006d4c:	6013      	str	r3, [r2, #0]
 8006d4e:	693b      	ldr	r3, [r7, #16]
 8006d50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d52:	4613      	mov	r3, r2
 8006d54:	009b      	lsls	r3, r3, #2
 8006d56:	4413      	add	r3, r2
 8006d58:	009b      	lsls	r3, r3, #2
 8006d5a:	4a13      	ldr	r2, [pc, #76]	; (8006da8 <xTaskRemoveFromEventList+0xb4>)
 8006d5c:	441a      	add	r2, r3
 8006d5e:	693b      	ldr	r3, [r7, #16]
 8006d60:	3304      	adds	r3, #4
 8006d62:	4619      	mov	r1, r3
 8006d64:	4610      	mov	r0, r2
 8006d66:	f7fe fdd4 	bl	8005912 <vListInsertEnd>
 8006d6a:	e005      	b.n	8006d78 <xTaskRemoveFromEventList+0x84>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006d6c:	693b      	ldr	r3, [r7, #16]
 8006d6e:	3318      	adds	r3, #24
 8006d70:	4619      	mov	r1, r3
 8006d72:	480e      	ldr	r0, [pc, #56]	; (8006dac <xTaskRemoveFromEventList+0xb8>)
 8006d74:	f7fe fdcd 	bl	8005912 <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006d78:	693b      	ldr	r3, [r7, #16]
 8006d7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d7c:	4b0c      	ldr	r3, [pc, #48]	; (8006db0 <xTaskRemoveFromEventList+0xbc>)
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d82:	429a      	cmp	r2, r3
 8006d84:	d905      	bls.n	8006d92 <xTaskRemoveFromEventList+0x9e>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8006d86:	2301      	movs	r3, #1
 8006d88:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8006d8a:	4b0a      	ldr	r3, [pc, #40]	; (8006db4 <xTaskRemoveFromEventList+0xc0>)
 8006d8c:	2201      	movs	r2, #1
 8006d8e:	601a      	str	r2, [r3, #0]
 8006d90:	e001      	b.n	8006d96 <xTaskRemoveFromEventList+0xa2>
    }
    else
    {
        xReturn = pdFALSE;
 8006d92:	2300      	movs	r3, #0
 8006d94:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 8006d96:	697b      	ldr	r3, [r7, #20]
}
 8006d98:	4618      	mov	r0, r3
 8006d9a:	3718      	adds	r7, #24
 8006d9c:	46bd      	mov	sp, r7
 8006d9e:	bd80      	pop	{r7, pc}
 8006da0:	200002bc 	.word	0x200002bc
 8006da4:	2000029c 	.word	0x2000029c
 8006da8:	200001c0 	.word	0x200001c0
 8006dac:	20000254 	.word	0x20000254
 8006db0:	200001bc 	.word	0x200001bc
 8006db4:	200002a8 	.word	0x200002a8

08006db8 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006db8:	b480      	push	{r7}
 8006dba:	b083      	sub	sp, #12
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006dc0:	4b06      	ldr	r3, [pc, #24]	; (8006ddc <vTaskInternalSetTimeOutState+0x24>)
 8006dc2:	681a      	ldr	r2, [r3, #0]
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8006dc8:	4b05      	ldr	r3, [pc, #20]	; (8006de0 <vTaskInternalSetTimeOutState+0x28>)
 8006dca:	681a      	ldr	r2, [r3, #0]
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	605a      	str	r2, [r3, #4]
}
 8006dd0:	bf00      	nop
 8006dd2:	370c      	adds	r7, #12
 8006dd4:	46bd      	mov	sp, r7
 8006dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dda:	4770      	bx	lr
 8006ddc:	200002ac 	.word	0x200002ac
 8006de0:	20000298 	.word	0x20000298

08006de4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8006de4:	b580      	push	{r7, lr}
 8006de6:	b088      	sub	sp, #32
 8006de8:	af00      	add	r7, sp, #0
 8006dea:	6078      	str	r0, [r7, #4]
 8006dec:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d10a      	bne.n	8006e0a <xTaskCheckForTimeOut+0x26>
        __asm volatile
 8006df4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006df8:	f383 8811 	msr	BASEPRI, r3
 8006dfc:	f3bf 8f6f 	isb	sy
 8006e00:	f3bf 8f4f 	dsb	sy
 8006e04:	613b      	str	r3, [r7, #16]
    }
 8006e06:	bf00      	nop
 8006e08:	e7fe      	b.n	8006e08 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8006e0a:	683b      	ldr	r3, [r7, #0]
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d10a      	bne.n	8006e26 <xTaskCheckForTimeOut+0x42>
        __asm volatile
 8006e10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e14:	f383 8811 	msr	BASEPRI, r3
 8006e18:	f3bf 8f6f 	isb	sy
 8006e1c:	f3bf 8f4f 	dsb	sy
 8006e20:	60fb      	str	r3, [r7, #12]
    }
 8006e22:	bf00      	nop
 8006e24:	e7fe      	b.n	8006e24 <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 8006e26:	f001 f9ad 	bl	8008184 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8006e2a:	4b1f      	ldr	r3, [pc, #124]	; (8006ea8 <xTaskCheckForTimeOut+0xc4>)
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	685b      	ldr	r3, [r3, #4]
 8006e34:	69ba      	ldr	r2, [r7, #24]
 8006e36:	1ad3      	subs	r3, r2, r3
 8006e38:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8006e3a:	683b      	ldr	r3, [r7, #0]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e42:	d102      	bne.n	8006e4a <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8006e44:	2300      	movs	r3, #0
 8006e46:	61fb      	str	r3, [r7, #28]
 8006e48:	e026      	b.n	8006e98 <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681a      	ldr	r2, [r3, #0]
 8006e4e:	4b17      	ldr	r3, [pc, #92]	; (8006eac <xTaskCheckForTimeOut+0xc8>)
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	429a      	cmp	r2, r3
 8006e54:	d00a      	beq.n	8006e6c <xTaskCheckForTimeOut+0x88>
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	685b      	ldr	r3, [r3, #4]
 8006e5a:	69ba      	ldr	r2, [r7, #24]
 8006e5c:	429a      	cmp	r2, r3
 8006e5e:	d305      	bcc.n	8006e6c <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8006e60:	2301      	movs	r3, #1
 8006e62:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8006e64:	683b      	ldr	r3, [r7, #0]
 8006e66:	2200      	movs	r2, #0
 8006e68:	601a      	str	r2, [r3, #0]
 8006e6a:	e015      	b.n	8006e98 <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006e6c:	683b      	ldr	r3, [r7, #0]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	697a      	ldr	r2, [r7, #20]
 8006e72:	429a      	cmp	r2, r3
 8006e74:	d20b      	bcs.n	8006e8e <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8006e76:	683b      	ldr	r3, [r7, #0]
 8006e78:	681a      	ldr	r2, [r3, #0]
 8006e7a:	697b      	ldr	r3, [r7, #20]
 8006e7c:	1ad2      	subs	r2, r2, r3
 8006e7e:	683b      	ldr	r3, [r7, #0]
 8006e80:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8006e82:	6878      	ldr	r0, [r7, #4]
 8006e84:	f7ff ff98 	bl	8006db8 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8006e88:	2300      	movs	r3, #0
 8006e8a:	61fb      	str	r3, [r7, #28]
 8006e8c:	e004      	b.n	8006e98 <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8006e8e:	683b      	ldr	r3, [r7, #0]
 8006e90:	2200      	movs	r2, #0
 8006e92:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8006e94:	2301      	movs	r3, #1
 8006e96:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8006e98:	f001 f9a4 	bl	80081e4 <vPortExitCritical>

    return xReturn;
 8006e9c:	69fb      	ldr	r3, [r7, #28]
}
 8006e9e:	4618      	mov	r0, r3
 8006ea0:	3720      	adds	r7, #32
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	bd80      	pop	{r7, pc}
 8006ea6:	bf00      	nop
 8006ea8:	20000298 	.word	0x20000298
 8006eac:	200002ac 	.word	0x200002ac

08006eb0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006eb0:	b480      	push	{r7}
 8006eb2:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8006eb4:	4b03      	ldr	r3, [pc, #12]	; (8006ec4 <vTaskMissedYield+0x14>)
 8006eb6:	2201      	movs	r2, #1
 8006eb8:	601a      	str	r2, [r3, #0]
}
 8006eba:	bf00      	nop
 8006ebc:	46bd      	mov	sp, r7
 8006ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec2:	4770      	bx	lr
 8006ec4:	200002a8 	.word	0x200002a8

08006ec8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006ec8:	b580      	push	{r7, lr}
 8006eca:	b082      	sub	sp, #8
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8006ed0:	f000 f852 	bl	8006f78 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006ed4:	4b06      	ldr	r3, [pc, #24]	; (8006ef0 <prvIdleTask+0x28>)
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	2b01      	cmp	r3, #1
 8006eda:	d9f9      	bls.n	8006ed0 <prvIdleTask+0x8>
                {
                    taskYIELD();
 8006edc:	4b05      	ldr	r3, [pc, #20]	; (8006ef4 <prvIdleTask+0x2c>)
 8006ede:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006ee2:	601a      	str	r2, [r3, #0]
 8006ee4:	f3bf 8f4f 	dsb	sy
 8006ee8:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8006eec:	e7f0      	b.n	8006ed0 <prvIdleTask+0x8>
 8006eee:	bf00      	nop
 8006ef0:	200001c0 	.word	0x200001c0
 8006ef4:	e000ed04 	.word	0xe000ed04

08006ef8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006ef8:	b580      	push	{r7, lr}
 8006efa:	b082      	sub	sp, #8
 8006efc:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006efe:	2300      	movs	r3, #0
 8006f00:	607b      	str	r3, [r7, #4]
 8006f02:	e00c      	b.n	8006f1e <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006f04:	687a      	ldr	r2, [r7, #4]
 8006f06:	4613      	mov	r3, r2
 8006f08:	009b      	lsls	r3, r3, #2
 8006f0a:	4413      	add	r3, r2
 8006f0c:	009b      	lsls	r3, r3, #2
 8006f0e:	4a12      	ldr	r2, [pc, #72]	; (8006f58 <prvInitialiseTaskLists+0x60>)
 8006f10:	4413      	add	r3, r2
 8006f12:	4618      	mov	r0, r3
 8006f14:	f7fe fcd0 	bl	80058b8 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	3301      	adds	r3, #1
 8006f1c:	607b      	str	r3, [r7, #4]
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	2b04      	cmp	r3, #4
 8006f22:	d9ef      	bls.n	8006f04 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8006f24:	480d      	ldr	r0, [pc, #52]	; (8006f5c <prvInitialiseTaskLists+0x64>)
 8006f26:	f7fe fcc7 	bl	80058b8 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8006f2a:	480d      	ldr	r0, [pc, #52]	; (8006f60 <prvInitialiseTaskLists+0x68>)
 8006f2c:	f7fe fcc4 	bl	80058b8 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8006f30:	480c      	ldr	r0, [pc, #48]	; (8006f64 <prvInitialiseTaskLists+0x6c>)
 8006f32:	f7fe fcc1 	bl	80058b8 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8006f36:	480c      	ldr	r0, [pc, #48]	; (8006f68 <prvInitialiseTaskLists+0x70>)
 8006f38:	f7fe fcbe 	bl	80058b8 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8006f3c:	480b      	ldr	r0, [pc, #44]	; (8006f6c <prvInitialiseTaskLists+0x74>)
 8006f3e:	f7fe fcbb 	bl	80058b8 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8006f42:	4b0b      	ldr	r3, [pc, #44]	; (8006f70 <prvInitialiseTaskLists+0x78>)
 8006f44:	4a05      	ldr	r2, [pc, #20]	; (8006f5c <prvInitialiseTaskLists+0x64>)
 8006f46:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006f48:	4b0a      	ldr	r3, [pc, #40]	; (8006f74 <prvInitialiseTaskLists+0x7c>)
 8006f4a:	4a05      	ldr	r2, [pc, #20]	; (8006f60 <prvInitialiseTaskLists+0x68>)
 8006f4c:	601a      	str	r2, [r3, #0]
}
 8006f4e:	bf00      	nop
 8006f50:	3708      	adds	r7, #8
 8006f52:	46bd      	mov	sp, r7
 8006f54:	bd80      	pop	{r7, pc}
 8006f56:	bf00      	nop
 8006f58:	200001c0 	.word	0x200001c0
 8006f5c:	20000224 	.word	0x20000224
 8006f60:	20000238 	.word	0x20000238
 8006f64:	20000254 	.word	0x20000254
 8006f68:	20000268 	.word	0x20000268
 8006f6c:	20000280 	.word	0x20000280
 8006f70:	2000024c 	.word	0x2000024c
 8006f74:	20000250 	.word	0x20000250

08006f78 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006f78:	b580      	push	{r7, lr}
 8006f7a:	b082      	sub	sp, #8
 8006f7c:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006f7e:	e019      	b.n	8006fb4 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8006f80:	f001 f900 	bl	8008184 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006f84:	4b10      	ldr	r3, [pc, #64]	; (8006fc8 <prvCheckTasksWaitingTermination+0x50>)
 8006f86:	68db      	ldr	r3, [r3, #12]
 8006f88:	68db      	ldr	r3, [r3, #12]
 8006f8a:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	3304      	adds	r3, #4
 8006f90:	4618      	mov	r0, r3
 8006f92:	f7fe fd1b 	bl	80059cc <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8006f96:	4b0d      	ldr	r3, [pc, #52]	; (8006fcc <prvCheckTasksWaitingTermination+0x54>)
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	3b01      	subs	r3, #1
 8006f9c:	4a0b      	ldr	r2, [pc, #44]	; (8006fcc <prvCheckTasksWaitingTermination+0x54>)
 8006f9e:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8006fa0:	4b0b      	ldr	r3, [pc, #44]	; (8006fd0 <prvCheckTasksWaitingTermination+0x58>)
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	3b01      	subs	r3, #1
 8006fa6:	4a0a      	ldr	r2, [pc, #40]	; (8006fd0 <prvCheckTasksWaitingTermination+0x58>)
 8006fa8:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8006faa:	f001 f91b 	bl	80081e4 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8006fae:	6878      	ldr	r0, [r7, #4]
 8006fb0:	f000 f810 	bl	8006fd4 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006fb4:	4b06      	ldr	r3, [pc, #24]	; (8006fd0 <prvCheckTasksWaitingTermination+0x58>)
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d1e1      	bne.n	8006f80 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8006fbc:	bf00      	nop
 8006fbe:	bf00      	nop
 8006fc0:	3708      	adds	r7, #8
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	bd80      	pop	{r7, pc}
 8006fc6:	bf00      	nop
 8006fc8:	20000268 	.word	0x20000268
 8006fcc:	20000294 	.word	0x20000294
 8006fd0:	2000027c 	.word	0x2000027c

08006fd4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8006fd4:	b580      	push	{r7, lr}
 8006fd6:	b082      	sub	sp, #8
 8006fd8:	af00      	add	r7, sp, #0
 8006fda:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	f001 fad3 	bl	800858c <vPortFree>
                vPortFree( pxTCB );
 8006fe6:	6878      	ldr	r0, [r7, #4]
 8006fe8:	f001 fad0 	bl	800858c <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8006fec:	bf00      	nop
 8006fee:	3708      	adds	r7, #8
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	bd80      	pop	{r7, pc}

08006ff4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006ff4:	b480      	push	{r7}
 8006ff6:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006ff8:	4b0a      	ldr	r3, [pc, #40]	; (8007024 <prvResetNextTaskUnblockTime+0x30>)
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d104      	bne.n	800700c <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8007002:	4b09      	ldr	r3, [pc, #36]	; (8007028 <prvResetNextTaskUnblockTime+0x34>)
 8007004:	f04f 32ff 	mov.w	r2, #4294967295
 8007008:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 800700a:	e005      	b.n	8007018 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 800700c:	4b05      	ldr	r3, [pc, #20]	; (8007024 <prvResetNextTaskUnblockTime+0x30>)
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	68db      	ldr	r3, [r3, #12]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	4a04      	ldr	r2, [pc, #16]	; (8007028 <prvResetNextTaskUnblockTime+0x34>)
 8007016:	6013      	str	r3, [r2, #0]
}
 8007018:	bf00      	nop
 800701a:	46bd      	mov	sp, r7
 800701c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007020:	4770      	bx	lr
 8007022:	bf00      	nop
 8007024:	2000024c 	.word	0x2000024c
 8007028:	200002b4 	.word	0x200002b4

0800702c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 800702c:	b480      	push	{r7}
 800702e:	b083      	sub	sp, #12
 8007030:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8007032:	4b0b      	ldr	r3, [pc, #44]	; (8007060 <xTaskGetSchedulerState+0x34>)
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	2b00      	cmp	r3, #0
 8007038:	d102      	bne.n	8007040 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 800703a:	2301      	movs	r3, #1
 800703c:	607b      	str	r3, [r7, #4]
 800703e:	e008      	b.n	8007052 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007040:	4b08      	ldr	r3, [pc, #32]	; (8007064 <xTaskGetSchedulerState+0x38>)
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	2b00      	cmp	r3, #0
 8007046:	d102      	bne.n	800704e <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8007048:	2302      	movs	r3, #2
 800704a:	607b      	str	r3, [r7, #4]
 800704c:	e001      	b.n	8007052 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 800704e:	2300      	movs	r3, #0
 8007050:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8007052:	687b      	ldr	r3, [r7, #4]
    }
 8007054:	4618      	mov	r0, r3
 8007056:	370c      	adds	r7, #12
 8007058:	46bd      	mov	sp, r7
 800705a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800705e:	4770      	bx	lr
 8007060:	200002a0 	.word	0x200002a0
 8007064:	200002bc 	.word	0x200002bc

08007068 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8007068:	b580      	push	{r7, lr}
 800706a:	b086      	sub	sp, #24
 800706c:	af00      	add	r7, sp, #0
 800706e:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8007074:	2300      	movs	r3, #0
 8007076:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2b00      	cmp	r3, #0
 800707c:	d063      	beq.n	8007146 <xTaskPriorityDisinherit+0xde>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 800707e:	4b34      	ldr	r3, [pc, #208]	; (8007150 <xTaskPriorityDisinherit+0xe8>)
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	693a      	ldr	r2, [r7, #16]
 8007084:	429a      	cmp	r2, r3
 8007086:	d00a      	beq.n	800709e <xTaskPriorityDisinherit+0x36>
        __asm volatile
 8007088:	f04f 0350 	mov.w	r3, #80	; 0x50
 800708c:	f383 8811 	msr	BASEPRI, r3
 8007090:	f3bf 8f6f 	isb	sy
 8007094:	f3bf 8f4f 	dsb	sy
 8007098:	60fb      	str	r3, [r7, #12]
    }
 800709a:	bf00      	nop
 800709c:	e7fe      	b.n	800709c <xTaskPriorityDisinherit+0x34>
            configASSERT( pxTCB->uxMutexesHeld );
 800709e:	693b      	ldr	r3, [r7, #16]
 80070a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d10a      	bne.n	80070bc <xTaskPriorityDisinherit+0x54>
        __asm volatile
 80070a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070aa:	f383 8811 	msr	BASEPRI, r3
 80070ae:	f3bf 8f6f 	isb	sy
 80070b2:	f3bf 8f4f 	dsb	sy
 80070b6:	60bb      	str	r3, [r7, #8]
    }
 80070b8:	bf00      	nop
 80070ba:	e7fe      	b.n	80070ba <xTaskPriorityDisinherit+0x52>
            ( pxTCB->uxMutexesHeld )--;
 80070bc:	693b      	ldr	r3, [r7, #16]
 80070be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80070c0:	1e5a      	subs	r2, r3, #1
 80070c2:	693b      	ldr	r3, [r7, #16]
 80070c4:	651a      	str	r2, [r3, #80]	; 0x50

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80070c6:	693b      	ldr	r3, [r7, #16]
 80070c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070ca:	693b      	ldr	r3, [r7, #16]
 80070cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80070ce:	429a      	cmp	r2, r3
 80070d0:	d039      	beq.n	8007146 <xTaskPriorityDisinherit+0xde>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80070d2:	693b      	ldr	r3, [r7, #16]
 80070d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d135      	bne.n	8007146 <xTaskPriorityDisinherit+0xde>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80070da:	693b      	ldr	r3, [r7, #16]
 80070dc:	3304      	adds	r3, #4
 80070de:	4618      	mov	r0, r3
 80070e0:	f7fe fc74 	bl	80059cc <uxListRemove>
 80070e4:	4603      	mov	r3, r0
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d10a      	bne.n	8007100 <xTaskPriorityDisinherit+0x98>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80070ea:	693b      	ldr	r3, [r7, #16]
 80070ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070ee:	2201      	movs	r2, #1
 80070f0:	fa02 f303 	lsl.w	r3, r2, r3
 80070f4:	43da      	mvns	r2, r3
 80070f6:	4b17      	ldr	r3, [pc, #92]	; (8007154 <xTaskPriorityDisinherit+0xec>)
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	4013      	ands	r3, r2
 80070fc:	4a15      	ldr	r2, [pc, #84]	; (8007154 <xTaskPriorityDisinherit+0xec>)
 80070fe:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007100:	693b      	ldr	r3, [r7, #16]
 8007102:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007104:	693b      	ldr	r3, [r7, #16]
 8007106:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007108:	693b      	ldr	r3, [r7, #16]
 800710a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800710c:	f1c3 0205 	rsb	r2, r3, #5
 8007110:	693b      	ldr	r3, [r7, #16]
 8007112:	619a      	str	r2, [r3, #24]
                    prvReaddTaskToReadyList( pxTCB );
 8007114:	693b      	ldr	r3, [r7, #16]
 8007116:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007118:	2201      	movs	r2, #1
 800711a:	409a      	lsls	r2, r3
 800711c:	4b0d      	ldr	r3, [pc, #52]	; (8007154 <xTaskPriorityDisinherit+0xec>)
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	4313      	orrs	r3, r2
 8007122:	4a0c      	ldr	r2, [pc, #48]	; (8007154 <xTaskPriorityDisinherit+0xec>)
 8007124:	6013      	str	r3, [r2, #0]
 8007126:	693b      	ldr	r3, [r7, #16]
 8007128:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800712a:	4613      	mov	r3, r2
 800712c:	009b      	lsls	r3, r3, #2
 800712e:	4413      	add	r3, r2
 8007130:	009b      	lsls	r3, r3, #2
 8007132:	4a09      	ldr	r2, [pc, #36]	; (8007158 <xTaskPriorityDisinherit+0xf0>)
 8007134:	441a      	add	r2, r3
 8007136:	693b      	ldr	r3, [r7, #16]
 8007138:	3304      	adds	r3, #4
 800713a:	4619      	mov	r1, r3
 800713c:	4610      	mov	r0, r2
 800713e:	f7fe fbe8 	bl	8005912 <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8007142:	2301      	movs	r3, #1
 8007144:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8007146:	697b      	ldr	r3, [r7, #20]
    }
 8007148:	4618      	mov	r0, r3
 800714a:	3718      	adds	r7, #24
 800714c:	46bd      	mov	sp, r7
 800714e:	bd80      	pop	{r7, pc}
 8007150:	200001bc 	.word	0x200001bc
 8007154:	2000029c 	.word	0x2000029c
 8007158:	200001c0 	.word	0x200001c0

0800715c <xTaskGenericNotifyWait>:
    BaseType_t xTaskGenericNotifyWait( UBaseType_t uxIndexToWait,
                                       uint32_t ulBitsToClearOnEntry,
                                       uint32_t ulBitsToClearOnExit,
                                       uint32_t * pulNotificationValue,
                                       TickType_t xTicksToWait )
    {
 800715c:	b580      	push	{r7, lr}
 800715e:	b086      	sub	sp, #24
 8007160:	af00      	add	r7, sp, #0
 8007162:	60f8      	str	r0, [r7, #12]
 8007164:	60b9      	str	r1, [r7, #8]
 8007166:	607a      	str	r2, [r7, #4]
 8007168:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn;

        configASSERT( uxIndexToWait < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	2b00      	cmp	r3, #0
 800716e:	d00a      	beq.n	8007186 <xTaskGenericNotifyWait+0x2a>
        __asm volatile
 8007170:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007174:	f383 8811 	msr	BASEPRI, r3
 8007178:	f3bf 8f6f 	isb	sy
 800717c:	f3bf 8f4f 	dsb	sy
 8007180:	613b      	str	r3, [r7, #16]
    }
 8007182:	bf00      	nop
 8007184:	e7fe      	b.n	8007184 <xTaskGenericNotifyWait+0x28>

        taskENTER_CRITICAL();
 8007186:	f000 fffd 	bl	8008184 <vPortEnterCritical>
        {
            /* Only block if a notification is not already pending. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 800718a:	4b34      	ldr	r3, [pc, #208]	; (800725c <xTaskGenericNotifyWait+0x100>)
 800718c:	681a      	ldr	r2, [r3, #0]
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	4413      	add	r3, r2
 8007192:	3358      	adds	r3, #88	; 0x58
 8007194:	781b      	ldrb	r3, [r3, #0]
 8007196:	b2db      	uxtb	r3, r3
 8007198:	2b02      	cmp	r3, #2
 800719a:	d024      	beq.n	80071e6 <xTaskGenericNotifyWait+0x8a>
            {
                /* Clear bits in the task's notification value as bits may get
                 * set  by the notifying task or interrupt.  This can be used to
                 * clear the value to zero. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnEntry;
 800719c:	4b2f      	ldr	r3, [pc, #188]	; (800725c <xTaskGenericNotifyWait+0x100>)
 800719e:	681a      	ldr	r2, [r3, #0]
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	3314      	adds	r3, #20
 80071a4:	009b      	lsls	r3, r3, #2
 80071a6:	4413      	add	r3, r2
 80071a8:	6859      	ldr	r1, [r3, #4]
 80071aa:	68bb      	ldr	r3, [r7, #8]
 80071ac:	43db      	mvns	r3, r3
 80071ae:	4019      	ands	r1, r3
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	3314      	adds	r3, #20
 80071b4:	009b      	lsls	r3, r3, #2
 80071b6:	4413      	add	r3, r2
 80071b8:	6059      	str	r1, [r3, #4]

                /* Mark this task as waiting for a notification. */
                pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskWAITING_NOTIFICATION;
 80071ba:	4b28      	ldr	r3, [pc, #160]	; (800725c <xTaskGenericNotifyWait+0x100>)
 80071bc:	681a      	ldr	r2, [r3, #0]
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	4413      	add	r3, r2
 80071c2:	3358      	adds	r3, #88	; 0x58
 80071c4:	2201      	movs	r2, #1
 80071c6:	701a      	strb	r2, [r3, #0]

                if( xTicksToWait > ( TickType_t ) 0 )
 80071c8:	6a3b      	ldr	r3, [r7, #32]
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d00b      	beq.n	80071e6 <xTaskGenericNotifyWait+0x8a>
                {
                    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80071ce:	2101      	movs	r1, #1
 80071d0:	6a38      	ldr	r0, [r7, #32]
 80071d2:	f000 fa39 	bl	8007648 <prvAddCurrentTaskToDelayedList>

                    /* All ports are written to allow a yield in a critical
                     * section (some will yield immediately, others wait until the
                     * critical section exits) - but it is not something that
                     * application code should ever do. */
                    portYIELD_WITHIN_API();
 80071d6:	4b22      	ldr	r3, [pc, #136]	; (8007260 <xTaskGenericNotifyWait+0x104>)
 80071d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80071dc:	601a      	str	r2, [r3, #0]
 80071de:	f3bf 8f4f 	dsb	sy
 80071e2:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80071e6:	f000 fffd 	bl	80081e4 <vPortExitCritical>

        taskENTER_CRITICAL();
 80071ea:	f000 ffcb 	bl	8008184 <vPortEnterCritical>
        {
            traceTASK_NOTIFY_WAIT(  );

            if( pulNotificationValue != NULL )
 80071ee:	683b      	ldr	r3, [r7, #0]
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d008      	beq.n	8007206 <xTaskGenericNotifyWait+0xaa>
            {
                /* Output the current notification value, which may or may not
                 * have changed. */
                *pulNotificationValue = pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ];
 80071f4:	4b19      	ldr	r3, [pc, #100]	; (800725c <xTaskGenericNotifyWait+0x100>)
 80071f6:	681a      	ldr	r2, [r3, #0]
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	3314      	adds	r3, #20
 80071fc:	009b      	lsls	r3, r3, #2
 80071fe:	4413      	add	r3, r2
 8007200:	685a      	ldr	r2, [r3, #4]
 8007202:	683b      	ldr	r3, [r7, #0]
 8007204:	601a      	str	r2, [r3, #0]

            /* If ucNotifyValue is set then either the task never entered the
             * blocked state (because a notification was already pending) or the
             * task unblocked because of a notification.  Otherwise the task
             * unblocked because of a timeout. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 8007206:	4b15      	ldr	r3, [pc, #84]	; (800725c <xTaskGenericNotifyWait+0x100>)
 8007208:	681a      	ldr	r2, [r3, #0]
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	4413      	add	r3, r2
 800720e:	3358      	adds	r3, #88	; 0x58
 8007210:	781b      	ldrb	r3, [r3, #0]
 8007212:	b2db      	uxtb	r3, r3
 8007214:	2b02      	cmp	r3, #2
 8007216:	d002      	beq.n	800721e <xTaskGenericNotifyWait+0xc2>
            {
                /* A notification was not received. */
                xReturn = pdFALSE;
 8007218:	2300      	movs	r3, #0
 800721a:	617b      	str	r3, [r7, #20]
 800721c:	e010      	b.n	8007240 <xTaskGenericNotifyWait+0xe4>
            }
            else
            {
                /* A notification was already pending or a notification was
                 * received while the task was waiting. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnExit;
 800721e:	4b0f      	ldr	r3, [pc, #60]	; (800725c <xTaskGenericNotifyWait+0x100>)
 8007220:	681a      	ldr	r2, [r3, #0]
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	3314      	adds	r3, #20
 8007226:	009b      	lsls	r3, r3, #2
 8007228:	4413      	add	r3, r2
 800722a:	6859      	ldr	r1, [r3, #4]
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	43db      	mvns	r3, r3
 8007230:	4019      	ands	r1, r3
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	3314      	adds	r3, #20
 8007236:	009b      	lsls	r3, r3, #2
 8007238:	4413      	add	r3, r2
 800723a:	6059      	str	r1, [r3, #4]
                xReturn = pdTRUE;
 800723c:	2301      	movs	r3, #1
 800723e:	617b      	str	r3, [r7, #20]
            }

            pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskNOT_WAITING_NOTIFICATION;
 8007240:	4b06      	ldr	r3, [pc, #24]	; (800725c <xTaskGenericNotifyWait+0x100>)
 8007242:	681a      	ldr	r2, [r3, #0]
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	4413      	add	r3, r2
 8007248:	3358      	adds	r3, #88	; 0x58
 800724a:	2200      	movs	r2, #0
 800724c:	701a      	strb	r2, [r3, #0]
        }
        taskEXIT_CRITICAL();
 800724e:	f000 ffc9 	bl	80081e4 <vPortExitCritical>

        return xReturn;
 8007252:	697b      	ldr	r3, [r7, #20]
    }
 8007254:	4618      	mov	r0, r3
 8007256:	3718      	adds	r7, #24
 8007258:	46bd      	mov	sp, r7
 800725a:	bd80      	pop	{r7, pc}
 800725c:	200001bc 	.word	0x200001bc
 8007260:	e000ed04 	.word	0xe000ed04

08007264 <xTaskGenericNotify>:
    BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify,
                                   UBaseType_t uxIndexToNotify,
                                   uint32_t ulValue,
                                   eNotifyAction eAction,
                                   uint32_t * pulPreviousNotificationValue )
    {
 8007264:	b580      	push	{r7, lr}
 8007266:	b08c      	sub	sp, #48	; 0x30
 8007268:	af00      	add	r7, sp, #0
 800726a:	60f8      	str	r0, [r7, #12]
 800726c:	60b9      	str	r1, [r7, #8]
 800726e:	607a      	str	r2, [r7, #4]
 8007270:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        BaseType_t xReturn = pdPASS;
 8007272:	2301      	movs	r3, #1
 8007274:	62fb      	str	r3, [r7, #44]	; 0x2c
        uint8_t ucOriginalNotifyState;

        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8007276:	68bb      	ldr	r3, [r7, #8]
 8007278:	2b00      	cmp	r3, #0
 800727a:	d00a      	beq.n	8007292 <xTaskGenericNotify+0x2e>
        __asm volatile
 800727c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007280:	f383 8811 	msr	BASEPRI, r3
 8007284:	f3bf 8f6f 	isb	sy
 8007288:	f3bf 8f4f 	dsb	sy
 800728c:	623b      	str	r3, [r7, #32]
    }
 800728e:	bf00      	nop
 8007290:	e7fe      	b.n	8007290 <xTaskGenericNotify+0x2c>
        configASSERT( xTaskToNotify );
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	2b00      	cmp	r3, #0
 8007296:	d10a      	bne.n	80072ae <xTaskGenericNotify+0x4a>
        __asm volatile
 8007298:	f04f 0350 	mov.w	r3, #80	; 0x50
 800729c:	f383 8811 	msr	BASEPRI, r3
 80072a0:	f3bf 8f6f 	isb	sy
 80072a4:	f3bf 8f4f 	dsb	sy
 80072a8:	61fb      	str	r3, [r7, #28]
    }
 80072aa:	bf00      	nop
 80072ac:	e7fe      	b.n	80072ac <xTaskGenericNotify+0x48>
        pxTCB = xTaskToNotify;
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	62bb      	str	r3, [r7, #40]	; 0x28

        taskENTER_CRITICAL();
 80072b2:	f000 ff67 	bl	8008184 <vPortEnterCritical>
        {
            if( pulPreviousNotificationValue != NULL )
 80072b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d007      	beq.n	80072cc <xTaskGenericNotify+0x68>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 80072bc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80072be:	68bb      	ldr	r3, [r7, #8]
 80072c0:	3314      	adds	r3, #20
 80072c2:	009b      	lsls	r3, r3, #2
 80072c4:	4413      	add	r3, r2
 80072c6:	685a      	ldr	r2, [r3, #4]
 80072c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072ca:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 80072cc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80072ce:	68bb      	ldr	r3, [r7, #8]
 80072d0:	4413      	add	r3, r2
 80072d2:	3358      	adds	r3, #88	; 0x58
 80072d4:	781b      	ldrb	r3, [r3, #0]
 80072d6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 80072da:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80072dc:	68bb      	ldr	r3, [r7, #8]
 80072de:	4413      	add	r3, r2
 80072e0:	3358      	adds	r3, #88	; 0x58
 80072e2:	2202      	movs	r2, #2
 80072e4:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 80072e6:	78fb      	ldrb	r3, [r7, #3]
 80072e8:	2b04      	cmp	r3, #4
 80072ea:	d841      	bhi.n	8007370 <xTaskGenericNotify+0x10c>
 80072ec:	a201      	add	r2, pc, #4	; (adr r2, 80072f4 <xTaskGenericNotify+0x90>)
 80072ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072f2:	bf00      	nop
 80072f4:	0800738f 	.word	0x0800738f
 80072f8:	08007309 	.word	0x08007309
 80072fc:	08007327 	.word	0x08007327
 8007300:	08007343 	.word	0x08007343
 8007304:	08007353 	.word	0x08007353
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 8007308:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800730a:	68bb      	ldr	r3, [r7, #8]
 800730c:	3314      	adds	r3, #20
 800730e:	009b      	lsls	r3, r3, #2
 8007310:	4413      	add	r3, r2
 8007312:	685a      	ldr	r2, [r3, #4]
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	431a      	orrs	r2, r3
 8007318:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800731a:	68bb      	ldr	r3, [r7, #8]
 800731c:	3314      	adds	r3, #20
 800731e:	009b      	lsls	r3, r3, #2
 8007320:	440b      	add	r3, r1
 8007322:	605a      	str	r2, [r3, #4]
                    break;
 8007324:	e036      	b.n	8007394 <xTaskGenericNotify+0x130>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 8007326:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007328:	68bb      	ldr	r3, [r7, #8]
 800732a:	3314      	adds	r3, #20
 800732c:	009b      	lsls	r3, r3, #2
 800732e:	4413      	add	r3, r2
 8007330:	685b      	ldr	r3, [r3, #4]
 8007332:	1c5a      	adds	r2, r3, #1
 8007334:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007336:	68bb      	ldr	r3, [r7, #8]
 8007338:	3314      	adds	r3, #20
 800733a:	009b      	lsls	r3, r3, #2
 800733c:	440b      	add	r3, r1
 800733e:	605a      	str	r2, [r3, #4]
                    break;
 8007340:	e028      	b.n	8007394 <xTaskGenericNotify+0x130>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 8007342:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007344:	68bb      	ldr	r3, [r7, #8]
 8007346:	3314      	adds	r3, #20
 8007348:	009b      	lsls	r3, r3, #2
 800734a:	4413      	add	r3, r2
 800734c:	687a      	ldr	r2, [r7, #4]
 800734e:	605a      	str	r2, [r3, #4]
                    break;
 8007350:	e020      	b.n	8007394 <xTaskGenericNotify+0x130>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8007352:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007356:	2b02      	cmp	r3, #2
 8007358:	d007      	beq.n	800736a <xTaskGenericNotify+0x106>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 800735a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800735c:	68bb      	ldr	r3, [r7, #8]
 800735e:	3314      	adds	r3, #20
 8007360:	009b      	lsls	r3, r3, #2
 8007362:	4413      	add	r3, r2
 8007364:	687a      	ldr	r2, [r7, #4]
 8007366:	605a      	str	r2, [r3, #4]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 8007368:	e014      	b.n	8007394 <xTaskGenericNotify+0x130>
                        xReturn = pdFAIL;
 800736a:	2300      	movs	r3, #0
 800736c:	62fb      	str	r3, [r7, #44]	; 0x2c
                    break;
 800736e:	e011      	b.n	8007394 <xTaskGenericNotify+0x130>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 8007370:	4b2b      	ldr	r3, [pc, #172]	; (8007420 <xTaskGenericNotify+0x1bc>)
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	2b00      	cmp	r3, #0
 8007376:	d00c      	beq.n	8007392 <xTaskGenericNotify+0x12e>
        __asm volatile
 8007378:	f04f 0350 	mov.w	r3, #80	; 0x50
 800737c:	f383 8811 	msr	BASEPRI, r3
 8007380:	f3bf 8f6f 	isb	sy
 8007384:	f3bf 8f4f 	dsb	sy
 8007388:	61bb      	str	r3, [r7, #24]
    }
 800738a:	bf00      	nop
 800738c:	e7fe      	b.n	800738c <xTaskGenericNotify+0x128>
                    break;
 800738e:	bf00      	nop
 8007390:	e000      	b.n	8007394 <xTaskGenericNotify+0x130>

                    break;
 8007392:	bf00      	nop

            traceTASK_NOTIFY(  );

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8007394:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007398:	2b01      	cmp	r3, #1
 800739a:	d139      	bne.n	8007410 <xTaskGenericNotify+0x1ac>
            {
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800739c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800739e:	3304      	adds	r3, #4
 80073a0:	4618      	mov	r0, r3
 80073a2:	f7fe fb13 	bl	80059cc <uxListRemove>
                prvAddTaskToReadyList( pxTCB );
 80073a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073aa:	2201      	movs	r2, #1
 80073ac:	409a      	lsls	r2, r3
 80073ae:	4b1d      	ldr	r3, [pc, #116]	; (8007424 <xTaskGenericNotify+0x1c0>)
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	4313      	orrs	r3, r2
 80073b4:	4a1b      	ldr	r2, [pc, #108]	; (8007424 <xTaskGenericNotify+0x1c0>)
 80073b6:	6013      	str	r3, [r2, #0]
 80073b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80073bc:	4613      	mov	r3, r2
 80073be:	009b      	lsls	r3, r3, #2
 80073c0:	4413      	add	r3, r2
 80073c2:	009b      	lsls	r3, r3, #2
 80073c4:	4a18      	ldr	r2, [pc, #96]	; (8007428 <xTaskGenericNotify+0x1c4>)
 80073c6:	441a      	add	r2, r3
 80073c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073ca:	3304      	adds	r3, #4
 80073cc:	4619      	mov	r1, r3
 80073ce:	4610      	mov	r0, r2
 80073d0:	f7fe fa9f 	bl	8005912 <vListInsertEnd>

                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80073d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d00a      	beq.n	80073f2 <xTaskGenericNotify+0x18e>
        __asm volatile
 80073dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073e0:	f383 8811 	msr	BASEPRI, r3
 80073e4:	f3bf 8f6f 	isb	sy
 80073e8:	f3bf 8f4f 	dsb	sy
 80073ec:	617b      	str	r3, [r7, #20]
    }
 80073ee:	bf00      	nop
 80073f0:	e7fe      	b.n	80073f0 <xTaskGenericNotify+0x18c>
                         * earliest possible time. */
                        prvResetNextTaskUnblockTime();
                    }
                #endif

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80073f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80073f6:	4b0d      	ldr	r3, [pc, #52]	; (800742c <xTaskGenericNotify+0x1c8>)
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073fc:	429a      	cmp	r2, r3
 80073fe:	d907      	bls.n	8007410 <xTaskGenericNotify+0x1ac>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    taskYIELD_IF_USING_PREEMPTION();
 8007400:	4b0b      	ldr	r3, [pc, #44]	; (8007430 <xTaskGenericNotify+0x1cc>)
 8007402:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007406:	601a      	str	r2, [r3, #0]
 8007408:	f3bf 8f4f 	dsb	sy
 800740c:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8007410:	f000 fee8 	bl	80081e4 <vPortExitCritical>

        return xReturn;
 8007414:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
 8007416:	4618      	mov	r0, r3
 8007418:	3730      	adds	r7, #48	; 0x30
 800741a:	46bd      	mov	sp, r7
 800741c:	bd80      	pop	{r7, pc}
 800741e:	bf00      	nop
 8007420:	20000298 	.word	0x20000298
 8007424:	2000029c 	.word	0x2000029c
 8007428:	200001c0 	.word	0x200001c0
 800742c:	200001bc 	.word	0x200001bc
 8007430:	e000ed04 	.word	0xe000ed04

08007434 <xTaskGenericNotifyFromISR>:
                                          UBaseType_t uxIndexToNotify,
                                          uint32_t ulValue,
                                          eNotifyAction eAction,
                                          uint32_t * pulPreviousNotificationValue,
                                          BaseType_t * pxHigherPriorityTaskWoken )
    {
 8007434:	b580      	push	{r7, lr}
 8007436:	b090      	sub	sp, #64	; 0x40
 8007438:	af00      	add	r7, sp, #0
 800743a:	60f8      	str	r0, [r7, #12]
 800743c:	60b9      	str	r1, [r7, #8]
 800743e:	607a      	str	r2, [r7, #4]
 8007440:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        uint8_t ucOriginalNotifyState;
        BaseType_t xReturn = pdPASS;
 8007442:	2301      	movs	r3, #1
 8007444:	63fb      	str	r3, [r7, #60]	; 0x3c
        UBaseType_t uxSavedInterruptStatus;

        configASSERT( xTaskToNotify );
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	2b00      	cmp	r3, #0
 800744a:	d10a      	bne.n	8007462 <xTaskGenericNotifyFromISR+0x2e>
        __asm volatile
 800744c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007450:	f383 8811 	msr	BASEPRI, r3
 8007454:	f3bf 8f6f 	isb	sy
 8007458:	f3bf 8f4f 	dsb	sy
 800745c:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
 800745e:	bf00      	nop
 8007460:	e7fe      	b.n	8007460 <xTaskGenericNotifyFromISR+0x2c>
        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8007462:	68bb      	ldr	r3, [r7, #8]
 8007464:	2b00      	cmp	r3, #0
 8007466:	d00a      	beq.n	800747e <xTaskGenericNotifyFromISR+0x4a>
        __asm volatile
 8007468:	f04f 0350 	mov.w	r3, #80	; 0x50
 800746c:	f383 8811 	msr	BASEPRI, r3
 8007470:	f3bf 8f6f 	isb	sy
 8007474:	f3bf 8f4f 	dsb	sy
 8007478:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 800747a:	bf00      	nop
 800747c:	e7fe      	b.n	800747c <xTaskGenericNotifyFromISR+0x48>
         * below the maximum system call interrupt priority.  FreeRTOS maintains a
         * separate interrupt safe API to ensure interrupt entry is as fast and as
         * simple as possible.  More information (albeit Cortex-M specific) is
         * provided on the following link:
         * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800747e:	f000 ff65 	bl	800834c <vPortValidateInterruptPriority>

        pxTCB = xTaskToNotify;
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	63bb      	str	r3, [r7, #56]	; 0x38
        __asm volatile
 8007486:	f3ef 8211 	mrs	r2, BASEPRI
 800748a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800748e:	f383 8811 	msr	BASEPRI, r3
 8007492:	f3bf 8f6f 	isb	sy
 8007496:	f3bf 8f4f 	dsb	sy
 800749a:	627a      	str	r2, [r7, #36]	; 0x24
 800749c:	623b      	str	r3, [r7, #32]
        return ulOriginalBASEPRI;
 800749e:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80074a0:	637b      	str	r3, [r7, #52]	; 0x34
        {
            if( pulPreviousNotificationValue != NULL )
 80074a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d007      	beq.n	80074b8 <xTaskGenericNotifyFromISR+0x84>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 80074a8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80074aa:	68bb      	ldr	r3, [r7, #8]
 80074ac:	3314      	adds	r3, #20
 80074ae:	009b      	lsls	r3, r3, #2
 80074b0:	4413      	add	r3, r2
 80074b2:	685a      	ldr	r2, [r3, #4]
 80074b4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80074b6:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 80074b8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80074ba:	68bb      	ldr	r3, [r7, #8]
 80074bc:	4413      	add	r3, r2
 80074be:	3358      	adds	r3, #88	; 0x58
 80074c0:	781b      	ldrb	r3, [r3, #0]
 80074c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 80074c6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80074c8:	68bb      	ldr	r3, [r7, #8]
 80074ca:	4413      	add	r3, r2
 80074cc:	3358      	adds	r3, #88	; 0x58
 80074ce:	2202      	movs	r2, #2
 80074d0:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 80074d2:	78fb      	ldrb	r3, [r7, #3]
 80074d4:	2b04      	cmp	r3, #4
 80074d6:	d841      	bhi.n	800755c <xTaskGenericNotifyFromISR+0x128>
 80074d8:	a201      	add	r2, pc, #4	; (adr r2, 80074e0 <xTaskGenericNotifyFromISR+0xac>)
 80074da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074de:	bf00      	nop
 80074e0:	0800757b 	.word	0x0800757b
 80074e4:	080074f5 	.word	0x080074f5
 80074e8:	08007513 	.word	0x08007513
 80074ec:	0800752f 	.word	0x0800752f
 80074f0:	0800753f 	.word	0x0800753f
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 80074f4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80074f6:	68bb      	ldr	r3, [r7, #8]
 80074f8:	3314      	adds	r3, #20
 80074fa:	009b      	lsls	r3, r3, #2
 80074fc:	4413      	add	r3, r2
 80074fe:	685a      	ldr	r2, [r3, #4]
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	431a      	orrs	r2, r3
 8007504:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007506:	68bb      	ldr	r3, [r7, #8]
 8007508:	3314      	adds	r3, #20
 800750a:	009b      	lsls	r3, r3, #2
 800750c:	440b      	add	r3, r1
 800750e:	605a      	str	r2, [r3, #4]
                    break;
 8007510:	e036      	b.n	8007580 <xTaskGenericNotifyFromISR+0x14c>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 8007512:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007514:	68bb      	ldr	r3, [r7, #8]
 8007516:	3314      	adds	r3, #20
 8007518:	009b      	lsls	r3, r3, #2
 800751a:	4413      	add	r3, r2
 800751c:	685b      	ldr	r3, [r3, #4]
 800751e:	1c5a      	adds	r2, r3, #1
 8007520:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007522:	68bb      	ldr	r3, [r7, #8]
 8007524:	3314      	adds	r3, #20
 8007526:	009b      	lsls	r3, r3, #2
 8007528:	440b      	add	r3, r1
 800752a:	605a      	str	r2, [r3, #4]
                    break;
 800752c:	e028      	b.n	8007580 <xTaskGenericNotifyFromISR+0x14c>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 800752e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007530:	68bb      	ldr	r3, [r7, #8]
 8007532:	3314      	adds	r3, #20
 8007534:	009b      	lsls	r3, r3, #2
 8007536:	4413      	add	r3, r2
 8007538:	687a      	ldr	r2, [r7, #4]
 800753a:	605a      	str	r2, [r3, #4]
                    break;
 800753c:	e020      	b.n	8007580 <xTaskGenericNotifyFromISR+0x14c>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800753e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8007542:	2b02      	cmp	r3, #2
 8007544:	d007      	beq.n	8007556 <xTaskGenericNotifyFromISR+0x122>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 8007546:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007548:	68bb      	ldr	r3, [r7, #8]
 800754a:	3314      	adds	r3, #20
 800754c:	009b      	lsls	r3, r3, #2
 800754e:	4413      	add	r3, r2
 8007550:	687a      	ldr	r2, [r7, #4]
 8007552:	605a      	str	r2, [r3, #4]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 8007554:	e014      	b.n	8007580 <xTaskGenericNotifyFromISR+0x14c>
                        xReturn = pdFAIL;
 8007556:	2300      	movs	r3, #0
 8007558:	63fb      	str	r3, [r7, #60]	; 0x3c
                    break;
 800755a:	e011      	b.n	8007580 <xTaskGenericNotifyFromISR+0x14c>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 800755c:	4b33      	ldr	r3, [pc, #204]	; (800762c <xTaskGenericNotifyFromISR+0x1f8>)
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	2b00      	cmp	r3, #0
 8007562:	d00c      	beq.n	800757e <xTaskGenericNotifyFromISR+0x14a>
        __asm volatile
 8007564:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007568:	f383 8811 	msr	BASEPRI, r3
 800756c:	f3bf 8f6f 	isb	sy
 8007570:	f3bf 8f4f 	dsb	sy
 8007574:	61fb      	str	r3, [r7, #28]
    }
 8007576:	bf00      	nop
 8007578:	e7fe      	b.n	8007578 <xTaskGenericNotifyFromISR+0x144>
                    break;
 800757a:	bf00      	nop
 800757c:	e000      	b.n	8007580 <xTaskGenericNotifyFromISR+0x14c>
                    break;
 800757e:	bf00      	nop

            traceTASK_NOTIFY_FROM_ISR(  );

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8007580:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8007584:	2b01      	cmp	r3, #1
 8007586:	d145      	bne.n	8007614 <xTaskGenericNotifyFromISR+0x1e0>
            {
                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8007588:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800758a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800758c:	2b00      	cmp	r3, #0
 800758e:	d00a      	beq.n	80075a6 <xTaskGenericNotifyFromISR+0x172>
        __asm volatile
 8007590:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007594:	f383 8811 	msr	BASEPRI, r3
 8007598:	f3bf 8f6f 	isb	sy
 800759c:	f3bf 8f4f 	dsb	sy
 80075a0:	61bb      	str	r3, [r7, #24]
    }
 80075a2:	bf00      	nop
 80075a4:	e7fe      	b.n	80075a4 <xTaskGenericNotifyFromISR+0x170>

                if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80075a6:	4b22      	ldr	r3, [pc, #136]	; (8007630 <xTaskGenericNotifyFromISR+0x1fc>)
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d11c      	bne.n	80075e8 <xTaskGenericNotifyFromISR+0x1b4>
                {
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80075ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075b0:	3304      	adds	r3, #4
 80075b2:	4618      	mov	r0, r3
 80075b4:	f7fe fa0a 	bl	80059cc <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 80075b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075bc:	2201      	movs	r2, #1
 80075be:	409a      	lsls	r2, r3
 80075c0:	4b1c      	ldr	r3, [pc, #112]	; (8007634 <xTaskGenericNotifyFromISR+0x200>)
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	4313      	orrs	r3, r2
 80075c6:	4a1b      	ldr	r2, [pc, #108]	; (8007634 <xTaskGenericNotifyFromISR+0x200>)
 80075c8:	6013      	str	r3, [r2, #0]
 80075ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075ce:	4613      	mov	r3, r2
 80075d0:	009b      	lsls	r3, r3, #2
 80075d2:	4413      	add	r3, r2
 80075d4:	009b      	lsls	r3, r3, #2
 80075d6:	4a18      	ldr	r2, [pc, #96]	; (8007638 <xTaskGenericNotifyFromISR+0x204>)
 80075d8:	441a      	add	r2, r3
 80075da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075dc:	3304      	adds	r3, #4
 80075de:	4619      	mov	r1, r3
 80075e0:	4610      	mov	r0, r2
 80075e2:	f7fe f996 	bl	8005912 <vListInsertEnd>
 80075e6:	e005      	b.n	80075f4 <xTaskGenericNotifyFromISR+0x1c0>
                }
                else
                {
                    /* The delayed and ready lists cannot be accessed, so hold
                     * this task pending until the scheduler is resumed. */
                    vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80075e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075ea:	3318      	adds	r3, #24
 80075ec:	4619      	mov	r1, r3
 80075ee:	4813      	ldr	r0, [pc, #76]	; (800763c <xTaskGenericNotifyFromISR+0x208>)
 80075f0:	f7fe f98f 	bl	8005912 <vListInsertEnd>
                }

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80075f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075f8:	4b11      	ldr	r3, [pc, #68]	; (8007640 <xTaskGenericNotifyFromISR+0x20c>)
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075fe:	429a      	cmp	r2, r3
 8007600:	d908      	bls.n	8007614 <xTaskGenericNotifyFromISR+0x1e0>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    if( pxHigherPriorityTaskWoken != NULL )
 8007602:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007604:	2b00      	cmp	r3, #0
 8007606:	d002      	beq.n	800760e <xTaskGenericNotifyFromISR+0x1da>
                    {
                        *pxHigherPriorityTaskWoken = pdTRUE;
 8007608:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800760a:	2201      	movs	r2, #1
 800760c:	601a      	str	r2, [r3, #0]
                    }

                    /* Mark that a yield is pending in case the user is not
                     * using the "xHigherPriorityTaskWoken" parameter to an ISR
                     * safe FreeRTOS function. */
                    xYieldPending = pdTRUE;
 800760e:	4b0d      	ldr	r3, [pc, #52]	; (8007644 <xTaskGenericNotifyFromISR+0x210>)
 8007610:	2201      	movs	r2, #1
 8007612:	601a      	str	r2, [r3, #0]
 8007614:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007616:	617b      	str	r3, [r7, #20]
        __asm volatile
 8007618:	697b      	ldr	r3, [r7, #20]
 800761a:	f383 8811 	msr	BASEPRI, r3
    }
 800761e:	bf00      	nop
                }
            }
        }
        portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

        return xReturn;
 8007620:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    }
 8007622:	4618      	mov	r0, r3
 8007624:	3740      	adds	r7, #64	; 0x40
 8007626:	46bd      	mov	sp, r7
 8007628:	bd80      	pop	{r7, pc}
 800762a:	bf00      	nop
 800762c:	20000298 	.word	0x20000298
 8007630:	200002bc 	.word	0x200002bc
 8007634:	2000029c 	.word	0x2000029c
 8007638:	200001c0 	.word	0x200001c0
 800763c:	20000254 	.word	0x20000254
 8007640:	200001bc 	.word	0x200001bc
 8007644:	200002a8 	.word	0x200002a8

08007648 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8007648:	b580      	push	{r7, lr}
 800764a:	b084      	sub	sp, #16
 800764c:	af00      	add	r7, sp, #0
 800764e:	6078      	str	r0, [r7, #4]
 8007650:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8007652:	4b29      	ldr	r3, [pc, #164]	; (80076f8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007658:	4b28      	ldr	r3, [pc, #160]	; (80076fc <prvAddCurrentTaskToDelayedList+0xb4>)
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	3304      	adds	r3, #4
 800765e:	4618      	mov	r0, r3
 8007660:	f7fe f9b4 	bl	80059cc <uxListRemove>
 8007664:	4603      	mov	r3, r0
 8007666:	2b00      	cmp	r3, #0
 8007668:	d10b      	bne.n	8007682 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800766a:	4b24      	ldr	r3, [pc, #144]	; (80076fc <prvAddCurrentTaskToDelayedList+0xb4>)
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007670:	2201      	movs	r2, #1
 8007672:	fa02 f303 	lsl.w	r3, r2, r3
 8007676:	43da      	mvns	r2, r3
 8007678:	4b21      	ldr	r3, [pc, #132]	; (8007700 <prvAddCurrentTaskToDelayedList+0xb8>)
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	4013      	ands	r3, r2
 800767e:	4a20      	ldr	r2, [pc, #128]	; (8007700 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007680:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007688:	d10a      	bne.n	80076a0 <prvAddCurrentTaskToDelayedList+0x58>
 800768a:	683b      	ldr	r3, [r7, #0]
 800768c:	2b00      	cmp	r3, #0
 800768e:	d007      	beq.n	80076a0 <prvAddCurrentTaskToDelayedList+0x58>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
				traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007690:	4b1a      	ldr	r3, [pc, #104]	; (80076fc <prvAddCurrentTaskToDelayedList+0xb4>)
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	3304      	adds	r3, #4
 8007696:	4619      	mov	r1, r3
 8007698:	481a      	ldr	r0, [pc, #104]	; (8007704 <prvAddCurrentTaskToDelayedList+0xbc>)
 800769a:	f7fe f93a 	bl	8005912 <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 800769e:	e026      	b.n	80076ee <prvAddCurrentTaskToDelayedList+0xa6>
                xTimeToWake = xConstTickCount + xTicksToWait;
 80076a0:	68fa      	ldr	r2, [r7, #12]
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	4413      	add	r3, r2
 80076a6:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80076a8:	4b14      	ldr	r3, [pc, #80]	; (80076fc <prvAddCurrentTaskToDelayedList+0xb4>)
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	68ba      	ldr	r2, [r7, #8]
 80076ae:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 80076b0:	68ba      	ldr	r2, [r7, #8]
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	429a      	cmp	r2, r3
 80076b6:	d209      	bcs.n	80076cc <prvAddCurrentTaskToDelayedList+0x84>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80076b8:	4b13      	ldr	r3, [pc, #76]	; (8007708 <prvAddCurrentTaskToDelayedList+0xc0>)
 80076ba:	681a      	ldr	r2, [r3, #0]
 80076bc:	4b0f      	ldr	r3, [pc, #60]	; (80076fc <prvAddCurrentTaskToDelayedList+0xb4>)
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	3304      	adds	r3, #4
 80076c2:	4619      	mov	r1, r3
 80076c4:	4610      	mov	r0, r2
 80076c6:	f7fe f948 	bl	800595a <vListInsert>
}
 80076ca:	e010      	b.n	80076ee <prvAddCurrentTaskToDelayedList+0xa6>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80076cc:	4b0f      	ldr	r3, [pc, #60]	; (800770c <prvAddCurrentTaskToDelayedList+0xc4>)
 80076ce:	681a      	ldr	r2, [r3, #0]
 80076d0:	4b0a      	ldr	r3, [pc, #40]	; (80076fc <prvAddCurrentTaskToDelayedList+0xb4>)
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	3304      	adds	r3, #4
 80076d6:	4619      	mov	r1, r3
 80076d8:	4610      	mov	r0, r2
 80076da:	f7fe f93e 	bl	800595a <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 80076de:	4b0c      	ldr	r3, [pc, #48]	; (8007710 <prvAddCurrentTaskToDelayedList+0xc8>)
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	68ba      	ldr	r2, [r7, #8]
 80076e4:	429a      	cmp	r2, r3
 80076e6:	d202      	bcs.n	80076ee <prvAddCurrentTaskToDelayedList+0xa6>
                        xNextTaskUnblockTime = xTimeToWake;
 80076e8:	4a09      	ldr	r2, [pc, #36]	; (8007710 <prvAddCurrentTaskToDelayedList+0xc8>)
 80076ea:	68bb      	ldr	r3, [r7, #8]
 80076ec:	6013      	str	r3, [r2, #0]
}
 80076ee:	bf00      	nop
 80076f0:	3710      	adds	r7, #16
 80076f2:	46bd      	mov	sp, r7
 80076f4:	bd80      	pop	{r7, pc}
 80076f6:	bf00      	nop
 80076f8:	20000298 	.word	0x20000298
 80076fc:	200001bc 	.word	0x200001bc
 8007700:	2000029c 	.word	0x2000029c
 8007704:	20000280 	.word	0x20000280
 8007708:	20000250 	.word	0x20000250
 800770c:	2000024c 	.word	0x2000024c
 8007710:	200002b4 	.word	0x200002b4

08007714 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8007714:	b580      	push	{r7, lr}
 8007716:	b084      	sub	sp, #16
 8007718:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 800771a:	2300      	movs	r3, #0
 800771c:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 800771e:	f000 fb31 	bl	8007d84 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8007722:	4b11      	ldr	r3, [pc, #68]	; (8007768 <xTimerCreateTimerTask+0x54>)
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	2b00      	cmp	r3, #0
 8007728:	d00b      	beq.n	8007742 <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 800772a:	4b10      	ldr	r3, [pc, #64]	; (800776c <xTimerCreateTimerTask+0x58>)
 800772c:	9301      	str	r3, [sp, #4]
 800772e:	2302      	movs	r3, #2
 8007730:	9300      	str	r3, [sp, #0]
 8007732:	2300      	movs	r3, #0
 8007734:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007738:	490d      	ldr	r1, [pc, #52]	; (8007770 <xTimerCreateTimerTask+0x5c>)
 800773a:	480e      	ldr	r0, [pc, #56]	; (8007774 <xTimerCreateTimerTask+0x60>)
 800773c:	f7fe ff24 	bl	8006588 <xTaskCreate>
 8007740:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	2b00      	cmp	r3, #0
 8007746:	d10a      	bne.n	800775e <xTimerCreateTimerTask+0x4a>
        __asm volatile
 8007748:	f04f 0350 	mov.w	r3, #80	; 0x50
 800774c:	f383 8811 	msr	BASEPRI, r3
 8007750:	f3bf 8f6f 	isb	sy
 8007754:	f3bf 8f4f 	dsb	sy
 8007758:	603b      	str	r3, [r7, #0]
    }
 800775a:	bf00      	nop
 800775c:	e7fe      	b.n	800775c <xTimerCreateTimerTask+0x48>
        return xReturn;
 800775e:	687b      	ldr	r3, [r7, #4]
    }
 8007760:	4618      	mov	r0, r3
 8007762:	3708      	adds	r7, #8
 8007764:	46bd      	mov	sp, r7
 8007766:	bd80      	pop	{r7, pc}
 8007768:	200002f0 	.word	0x200002f0
 800776c:	200002f4 	.word	0x200002f4
 8007770:	08008a20 	.word	0x08008a20
 8007774:	08007965 	.word	0x08007965

08007778 <xTimerCreate>:
        TimerHandle_t xTimerCreate( const char * const pcTimerName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                                    const TickType_t xTimerPeriodInTicks,
                                    const UBaseType_t uxAutoReload,
                                    void * const pvTimerID,
                                    TimerCallbackFunction_t pxCallbackFunction )
        {
 8007778:	b580      	push	{r7, lr}
 800777a:	b088      	sub	sp, #32
 800777c:	af02      	add	r7, sp, #8
 800777e:	60f8      	str	r0, [r7, #12]
 8007780:	60b9      	str	r1, [r7, #8]
 8007782:	607a      	str	r2, [r7, #4]
 8007784:	603b      	str	r3, [r7, #0]
            Timer_t * pxNewTimer;

            pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8007786:	202c      	movs	r0, #44	; 0x2c
 8007788:	f000 fe20 	bl	80083cc <pvPortMalloc>
 800778c:	6178      	str	r0, [r7, #20]

            if( pxNewTimer != NULL )
 800778e:	697b      	ldr	r3, [r7, #20]
 8007790:	2b00      	cmp	r3, #0
 8007792:	d00d      	beq.n	80077b0 <xTimerCreate+0x38>
            {
                /* Status is thus far zero as the timer is not created statically
                 * and has not been started.  The auto-reload bit may get set in
                 * prvInitialiseNewTimer. */
                pxNewTimer->ucStatus = 0x00;
 8007794:	697b      	ldr	r3, [r7, #20]
 8007796:	2200      	movs	r2, #0
 8007798:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800779c:	697b      	ldr	r3, [r7, #20]
 800779e:	9301      	str	r3, [sp, #4]
 80077a0:	6a3b      	ldr	r3, [r7, #32]
 80077a2:	9300      	str	r3, [sp, #0]
 80077a4:	683b      	ldr	r3, [r7, #0]
 80077a6:	687a      	ldr	r2, [r7, #4]
 80077a8:	68b9      	ldr	r1, [r7, #8]
 80077aa:	68f8      	ldr	r0, [r7, #12]
 80077ac:	f000 f805 	bl	80077ba <prvInitialiseNewTimer>
            }

            return pxNewTimer;
 80077b0:	697b      	ldr	r3, [r7, #20]
        }
 80077b2:	4618      	mov	r0, r3
 80077b4:	3718      	adds	r7, #24
 80077b6:	46bd      	mov	sp, r7
 80077b8:	bd80      	pop	{r7, pc}

080077ba <prvInitialiseNewTimer>:
                                       const TickType_t xTimerPeriodInTicks,
                                       const UBaseType_t uxAutoReload,
                                       void * const pvTimerID,
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer )
    {
 80077ba:	b580      	push	{r7, lr}
 80077bc:	b086      	sub	sp, #24
 80077be:	af00      	add	r7, sp, #0
 80077c0:	60f8      	str	r0, [r7, #12]
 80077c2:	60b9      	str	r1, [r7, #8]
 80077c4:	607a      	str	r2, [r7, #4]
 80077c6:	603b      	str	r3, [r7, #0]
        /* 0 is not a valid value for xTimerPeriodInTicks. */
        configASSERT( ( xTimerPeriodInTicks > 0 ) );
 80077c8:	68bb      	ldr	r3, [r7, #8]
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d10a      	bne.n	80077e4 <prvInitialiseNewTimer+0x2a>
        __asm volatile
 80077ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077d2:	f383 8811 	msr	BASEPRI, r3
 80077d6:	f3bf 8f6f 	isb	sy
 80077da:	f3bf 8f4f 	dsb	sy
 80077de:	617b      	str	r3, [r7, #20]
    }
 80077e0:	bf00      	nop
 80077e2:	e7fe      	b.n	80077e2 <prvInitialiseNewTimer+0x28>

        if( pxNewTimer != NULL )
 80077e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d01e      	beq.n	8007828 <prvInitialiseNewTimer+0x6e>
        {
            /* Ensure the infrastructure used by the timer service task has been
             * created/initialised. */
            prvCheckForValidListAndQueue();
 80077ea:	f000 facb 	bl	8007d84 <prvCheckForValidListAndQueue>

            /* Initialise the timer structure members using the function
             * parameters. */
            pxNewTimer->pcTimerName = pcTimerName;
 80077ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077f0:	68fa      	ldr	r2, [r7, #12]
 80077f2:	601a      	str	r2, [r3, #0]
            pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 80077f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077f6:	68ba      	ldr	r2, [r7, #8]
 80077f8:	619a      	str	r2, [r3, #24]
            pxNewTimer->pvTimerID = pvTimerID;
 80077fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077fc:	683a      	ldr	r2, [r7, #0]
 80077fe:	61da      	str	r2, [r3, #28]
            pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8007800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007802:	6a3a      	ldr	r2, [r7, #32]
 8007804:	621a      	str	r2, [r3, #32]
            vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8007806:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007808:	3304      	adds	r3, #4
 800780a:	4618      	mov	r0, r3
 800780c:	f7fe f874 	bl	80058f8 <vListInitialiseItem>

            if( uxAutoReload != pdFALSE )
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	2b00      	cmp	r3, #0
 8007814:	d008      	beq.n	8007828 <prvInitialiseNewTimer+0x6e>
            {
                pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8007816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007818:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800781c:	f043 0304 	orr.w	r3, r3, #4
 8007820:	b2da      	uxtb	r2, r3
 8007822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007824:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            }

            traceTIMER_CREATE( pxNewTimer );
        }
    }
 8007828:	bf00      	nop
 800782a:	3718      	adds	r7, #24
 800782c:	46bd      	mov	sp, r7
 800782e:	bd80      	pop	{r7, pc}

08007830 <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 8007830:	b580      	push	{r7, lr}
 8007832:	b08a      	sub	sp, #40	; 0x28
 8007834:	af00      	add	r7, sp, #0
 8007836:	60f8      	str	r0, [r7, #12]
 8007838:	60b9      	str	r1, [r7, #8]
 800783a:	607a      	str	r2, [r7, #4]
 800783c:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 800783e:	2300      	movs	r3, #0
 8007840:	627b      	str	r3, [r7, #36]	; 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	2b00      	cmp	r3, #0
 8007846:	d10a      	bne.n	800785e <xTimerGenericCommand+0x2e>
        __asm volatile
 8007848:	f04f 0350 	mov.w	r3, #80	; 0x50
 800784c:	f383 8811 	msr	BASEPRI, r3
 8007850:	f3bf 8f6f 	isb	sy
 8007854:	f3bf 8f4f 	dsb	sy
 8007858:	623b      	str	r3, [r7, #32]
    }
 800785a:	bf00      	nop
 800785c:	e7fe      	b.n	800785c <xTimerGenericCommand+0x2c>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 800785e:	4b1a      	ldr	r3, [pc, #104]	; (80078c8 <xTimerGenericCommand+0x98>)
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	2b00      	cmp	r3, #0
 8007864:	d02a      	beq.n	80078bc <xTimerGenericCommand+0x8c>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 8007866:	68bb      	ldr	r3, [r7, #8]
 8007868:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007872:	68bb      	ldr	r3, [r7, #8]
 8007874:	2b05      	cmp	r3, #5
 8007876:	dc18      	bgt.n	80078aa <xTimerGenericCommand+0x7a>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007878:	f7ff fbd8 	bl	800702c <xTaskGetSchedulerState>
 800787c:	4603      	mov	r3, r0
 800787e:	2b02      	cmp	r3, #2
 8007880:	d109      	bne.n	8007896 <xTimerGenericCommand+0x66>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007882:	4b11      	ldr	r3, [pc, #68]	; (80078c8 <xTimerGenericCommand+0x98>)
 8007884:	6818      	ldr	r0, [r3, #0]
 8007886:	f107 0114 	add.w	r1, r7, #20
 800788a:	2300      	movs	r3, #0
 800788c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800788e:	f7fe f9b1 	bl	8005bf4 <xQueueGenericSend>
 8007892:	6278      	str	r0, [r7, #36]	; 0x24
 8007894:	e012      	b.n	80078bc <xTimerGenericCommand+0x8c>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007896:	4b0c      	ldr	r3, [pc, #48]	; (80078c8 <xTimerGenericCommand+0x98>)
 8007898:	6818      	ldr	r0, [r3, #0]
 800789a:	f107 0114 	add.w	r1, r7, #20
 800789e:	2300      	movs	r3, #0
 80078a0:	2200      	movs	r2, #0
 80078a2:	f7fe f9a7 	bl	8005bf4 <xQueueGenericSend>
 80078a6:	6278      	str	r0, [r7, #36]	; 0x24
 80078a8:	e008      	b.n	80078bc <xTimerGenericCommand+0x8c>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80078aa:	4b07      	ldr	r3, [pc, #28]	; (80078c8 <xTimerGenericCommand+0x98>)
 80078ac:	6818      	ldr	r0, [r3, #0]
 80078ae:	f107 0114 	add.w	r1, r7, #20
 80078b2:	2300      	movs	r3, #0
 80078b4:	683a      	ldr	r2, [r7, #0]
 80078b6:	f7fe fa9b 	bl	8005df0 <xQueueGenericSendFromISR>
 80078ba:	6278      	str	r0, [r7, #36]	; 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 80078bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 80078be:	4618      	mov	r0, r3
 80078c0:	3728      	adds	r7, #40	; 0x28
 80078c2:	46bd      	mov	sp, r7
 80078c4:	bd80      	pop	{r7, pc}
 80078c6:	bf00      	nop
 80078c8:	200002f0 	.word	0x200002f0

080078cc <prvProcessExpiredTimer>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 80078cc:	b580      	push	{r7, lr}
 80078ce:	b088      	sub	sp, #32
 80078d0:	af02      	add	r7, sp, #8
 80078d2:	6078      	str	r0, [r7, #4]
 80078d4:	6039      	str	r1, [r7, #0]
        BaseType_t xResult;
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80078d6:	4b22      	ldr	r3, [pc, #136]	; (8007960 <prvProcessExpiredTimer+0x94>)
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	68db      	ldr	r3, [r3, #12]
 80078dc:	68db      	ldr	r3, [r3, #12]
 80078de:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80078e0:	697b      	ldr	r3, [r7, #20]
 80078e2:	3304      	adds	r3, #4
 80078e4:	4618      	mov	r0, r3
 80078e6:	f7fe f871 	bl	80059cc <uxListRemove>
        traceTIMER_EXPIRED( pxTimer );

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80078ea:	697b      	ldr	r3, [r7, #20]
 80078ec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80078f0:	f003 0304 	and.w	r3, r3, #4
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d022      	beq.n	800793e <prvProcessExpiredTimer+0x72>
        {
            /* The timer is inserted into a list using a time relative to anything
             * other than the current time.  It will therefore be inserted into the
             * correct list relative to the time this task thinks it is now. */
            if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80078f8:	697b      	ldr	r3, [r7, #20]
 80078fa:	699a      	ldr	r2, [r3, #24]
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	18d1      	adds	r1, r2, r3
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	683a      	ldr	r2, [r7, #0]
 8007904:	6978      	ldr	r0, [r7, #20]
 8007906:	f000 f8d1 	bl	8007aac <prvInsertTimerInActiveList>
 800790a:	4603      	mov	r3, r0
 800790c:	2b00      	cmp	r3, #0
 800790e:	d01f      	beq.n	8007950 <prvProcessExpiredTimer+0x84>
            {
                /* The timer expired before it was added to the active timer
                 * list.  Reload it now.  */
                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007910:	2300      	movs	r3, #0
 8007912:	9300      	str	r3, [sp, #0]
 8007914:	2300      	movs	r3, #0
 8007916:	687a      	ldr	r2, [r7, #4]
 8007918:	2100      	movs	r1, #0
 800791a:	6978      	ldr	r0, [r7, #20]
 800791c:	f7ff ff88 	bl	8007830 <xTimerGenericCommand>
 8007920:	6138      	str	r0, [r7, #16]
                configASSERT( xResult );
 8007922:	693b      	ldr	r3, [r7, #16]
 8007924:	2b00      	cmp	r3, #0
 8007926:	d113      	bne.n	8007950 <prvProcessExpiredTimer+0x84>
        __asm volatile
 8007928:	f04f 0350 	mov.w	r3, #80	; 0x50
 800792c:	f383 8811 	msr	BASEPRI, r3
 8007930:	f3bf 8f6f 	isb	sy
 8007934:	f3bf 8f4f 	dsb	sy
 8007938:	60fb      	str	r3, [r7, #12]
    }
 800793a:	bf00      	nop
 800793c:	e7fe      	b.n	800793c <prvProcessExpiredTimer+0x70>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800793e:	697b      	ldr	r3, [r7, #20]
 8007940:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007944:	f023 0301 	bic.w	r3, r3, #1
 8007948:	b2da      	uxtb	r2, r3
 800794a:	697b      	ldr	r3, [r7, #20]
 800794c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            mtCOVERAGE_TEST_MARKER();
        }

        /* Call the timer callback. */
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007950:	697b      	ldr	r3, [r7, #20]
 8007952:	6a1b      	ldr	r3, [r3, #32]
 8007954:	6978      	ldr	r0, [r7, #20]
 8007956:	4798      	blx	r3
    }
 8007958:	bf00      	nop
 800795a:	3718      	adds	r7, #24
 800795c:	46bd      	mov	sp, r7
 800795e:	bd80      	pop	{r7, pc}
 8007960:	200002e8 	.word	0x200002e8

08007964 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8007964:	b580      	push	{r7, lr}
 8007966:	b084      	sub	sp, #16
 8007968:	af00      	add	r7, sp, #0
 800796a:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800796c:	f107 0308 	add.w	r3, r7, #8
 8007970:	4618      	mov	r0, r3
 8007972:	f000 f857 	bl	8007a24 <prvGetNextExpireTime>
 8007976:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007978:	68bb      	ldr	r3, [r7, #8]
 800797a:	4619      	mov	r1, r3
 800797c:	68f8      	ldr	r0, [r7, #12]
 800797e:	f000 f803 	bl	8007988 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8007982:	f000 f8d5 	bl	8007b30 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007986:	e7f1      	b.n	800796c <prvTimerTask+0x8>

08007988 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8007988:	b580      	push	{r7, lr}
 800798a:	b084      	sub	sp, #16
 800798c:	af00      	add	r7, sp, #0
 800798e:	6078      	str	r0, [r7, #4]
 8007990:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8007992:	f7fe ff91 	bl	80068b8 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007996:	f107 0308 	add.w	r3, r7, #8
 800799a:	4618      	mov	r0, r3
 800799c:	f000 f866 	bl	8007a6c <prvSampleTimeNow>
 80079a0:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 80079a2:	68bb      	ldr	r3, [r7, #8]
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d130      	bne.n	8007a0a <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80079a8:	683b      	ldr	r3, [r7, #0]
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d10a      	bne.n	80079c4 <prvProcessTimerOrBlockTask+0x3c>
 80079ae:	687a      	ldr	r2, [r7, #4]
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	429a      	cmp	r2, r3
 80079b4:	d806      	bhi.n	80079c4 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 80079b6:	f7fe ff8d 	bl	80068d4 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80079ba:	68f9      	ldr	r1, [r7, #12]
 80079bc:	6878      	ldr	r0, [r7, #4]
 80079be:	f7ff ff85 	bl	80078cc <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 80079c2:	e024      	b.n	8007a0e <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 80079c4:	683b      	ldr	r3, [r7, #0]
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d008      	beq.n	80079dc <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80079ca:	4b13      	ldr	r3, [pc, #76]	; (8007a18 <prvProcessTimerOrBlockTask+0x90>)
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d101      	bne.n	80079d8 <prvProcessTimerOrBlockTask+0x50>
 80079d4:	2301      	movs	r3, #1
 80079d6:	e000      	b.n	80079da <prvProcessTimerOrBlockTask+0x52>
 80079d8:	2300      	movs	r3, #0
 80079da:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80079dc:	4b0f      	ldr	r3, [pc, #60]	; (8007a1c <prvProcessTimerOrBlockTask+0x94>)
 80079de:	6818      	ldr	r0, [r3, #0]
 80079e0:	687a      	ldr	r2, [r7, #4]
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	1ad3      	subs	r3, r2, r3
 80079e6:	683a      	ldr	r2, [r7, #0]
 80079e8:	4619      	mov	r1, r3
 80079ea:	f7fe fd99 	bl	8006520 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 80079ee:	f7fe ff71 	bl	80068d4 <xTaskResumeAll>
 80079f2:	4603      	mov	r3, r0
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d10a      	bne.n	8007a0e <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 80079f8:	4b09      	ldr	r3, [pc, #36]	; (8007a20 <prvProcessTimerOrBlockTask+0x98>)
 80079fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80079fe:	601a      	str	r2, [r3, #0]
 8007a00:	f3bf 8f4f 	dsb	sy
 8007a04:	f3bf 8f6f 	isb	sy
    }
 8007a08:	e001      	b.n	8007a0e <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8007a0a:	f7fe ff63 	bl	80068d4 <xTaskResumeAll>
    }
 8007a0e:	bf00      	nop
 8007a10:	3710      	adds	r7, #16
 8007a12:	46bd      	mov	sp, r7
 8007a14:	bd80      	pop	{r7, pc}
 8007a16:	bf00      	nop
 8007a18:	200002ec 	.word	0x200002ec
 8007a1c:	200002f0 	.word	0x200002f0
 8007a20:	e000ed04 	.word	0xe000ed04

08007a24 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8007a24:	b480      	push	{r7}
 8007a26:	b085      	sub	sp, #20
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007a2c:	4b0e      	ldr	r3, [pc, #56]	; (8007a68 <prvGetNextExpireTime+0x44>)
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d101      	bne.n	8007a3a <prvGetNextExpireTime+0x16>
 8007a36:	2201      	movs	r2, #1
 8007a38:	e000      	b.n	8007a3c <prvGetNextExpireTime+0x18>
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d105      	bne.n	8007a54 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007a48:	4b07      	ldr	r3, [pc, #28]	; (8007a68 <prvGetNextExpireTime+0x44>)
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	68db      	ldr	r3, [r3, #12]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	60fb      	str	r3, [r7, #12]
 8007a52:	e001      	b.n	8007a58 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8007a54:	2300      	movs	r3, #0
 8007a56:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8007a58:	68fb      	ldr	r3, [r7, #12]
    }
 8007a5a:	4618      	mov	r0, r3
 8007a5c:	3714      	adds	r7, #20
 8007a5e:	46bd      	mov	sp, r7
 8007a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a64:	4770      	bx	lr
 8007a66:	bf00      	nop
 8007a68:	200002e8 	.word	0x200002e8

08007a6c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8007a6c:	b580      	push	{r7, lr}
 8007a6e:	b084      	sub	sp, #16
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8007a74:	f7fe ffca 	bl	8006a0c <xTaskGetTickCount>
 8007a78:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8007a7a:	4b0b      	ldr	r3, [pc, #44]	; (8007aa8 <prvSampleTimeNow+0x3c>)
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	68fa      	ldr	r2, [r7, #12]
 8007a80:	429a      	cmp	r2, r3
 8007a82:	d205      	bcs.n	8007a90 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8007a84:	f000 f91a 	bl	8007cbc <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	2201      	movs	r2, #1
 8007a8c:	601a      	str	r2, [r3, #0]
 8007a8e:	e002      	b.n	8007a96 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	2200      	movs	r2, #0
 8007a94:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8007a96:	4a04      	ldr	r2, [pc, #16]	; (8007aa8 <prvSampleTimeNow+0x3c>)
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8007a9c:	68fb      	ldr	r3, [r7, #12]
    }
 8007a9e:	4618      	mov	r0, r3
 8007aa0:	3710      	adds	r7, #16
 8007aa2:	46bd      	mov	sp, r7
 8007aa4:	bd80      	pop	{r7, pc}
 8007aa6:	bf00      	nop
 8007aa8:	200002f8 	.word	0x200002f8

08007aac <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8007aac:	b580      	push	{r7, lr}
 8007aae:	b086      	sub	sp, #24
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	60f8      	str	r0, [r7, #12]
 8007ab4:	60b9      	str	r1, [r7, #8]
 8007ab6:	607a      	str	r2, [r7, #4]
 8007ab8:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8007aba:	2300      	movs	r3, #0
 8007abc:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	68ba      	ldr	r2, [r7, #8]
 8007ac2:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	68fa      	ldr	r2, [r7, #12]
 8007ac8:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8007aca:	68ba      	ldr	r2, [r7, #8]
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	429a      	cmp	r2, r3
 8007ad0:	d812      	bhi.n	8007af8 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007ad2:	687a      	ldr	r2, [r7, #4]
 8007ad4:	683b      	ldr	r3, [r7, #0]
 8007ad6:	1ad2      	subs	r2, r2, r3
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	699b      	ldr	r3, [r3, #24]
 8007adc:	429a      	cmp	r2, r3
 8007ade:	d302      	bcc.n	8007ae6 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8007ae0:	2301      	movs	r3, #1
 8007ae2:	617b      	str	r3, [r7, #20]
 8007ae4:	e01b      	b.n	8007b1e <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007ae6:	4b10      	ldr	r3, [pc, #64]	; (8007b28 <prvInsertTimerInActiveList+0x7c>)
 8007ae8:	681a      	ldr	r2, [r3, #0]
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	3304      	adds	r3, #4
 8007aee:	4619      	mov	r1, r3
 8007af0:	4610      	mov	r0, r2
 8007af2:	f7fd ff32 	bl	800595a <vListInsert>
 8007af6:	e012      	b.n	8007b1e <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007af8:	687a      	ldr	r2, [r7, #4]
 8007afa:	683b      	ldr	r3, [r7, #0]
 8007afc:	429a      	cmp	r2, r3
 8007afe:	d206      	bcs.n	8007b0e <prvInsertTimerInActiveList+0x62>
 8007b00:	68ba      	ldr	r2, [r7, #8]
 8007b02:	683b      	ldr	r3, [r7, #0]
 8007b04:	429a      	cmp	r2, r3
 8007b06:	d302      	bcc.n	8007b0e <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8007b08:	2301      	movs	r3, #1
 8007b0a:	617b      	str	r3, [r7, #20]
 8007b0c:	e007      	b.n	8007b1e <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007b0e:	4b07      	ldr	r3, [pc, #28]	; (8007b2c <prvInsertTimerInActiveList+0x80>)
 8007b10:	681a      	ldr	r2, [r3, #0]
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	3304      	adds	r3, #4
 8007b16:	4619      	mov	r1, r3
 8007b18:	4610      	mov	r0, r2
 8007b1a:	f7fd ff1e 	bl	800595a <vListInsert>
            }
        }

        return xProcessTimerNow;
 8007b1e:	697b      	ldr	r3, [r7, #20]
    }
 8007b20:	4618      	mov	r0, r3
 8007b22:	3718      	adds	r7, #24
 8007b24:	46bd      	mov	sp, r7
 8007b26:	bd80      	pop	{r7, pc}
 8007b28:	200002ec 	.word	0x200002ec
 8007b2c:	200002e8 	.word	0x200002e8

08007b30 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8007b30:	b580      	push	{r7, lr}
 8007b32:	b08c      	sub	sp, #48	; 0x30
 8007b34:	af02      	add	r7, sp, #8
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched, xResult;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007b36:	e0ae      	b.n	8007c96 <prvProcessReceivedCommands+0x166>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007b38:	68bb      	ldr	r3, [r7, #8]
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	f2c0 80aa 	blt.w	8007c94 <prvProcessReceivedCommands+0x164>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007b40:	693b      	ldr	r3, [r7, #16]
 8007b42:	627b      	str	r3, [r7, #36]	; 0x24

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b46:	695b      	ldr	r3, [r3, #20]
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d004      	beq.n	8007b56 <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007b4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b4e:	3304      	adds	r3, #4
 8007b50:	4618      	mov	r0, r3
 8007b52:	f7fd ff3b 	bl	80059cc <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007b56:	1d3b      	adds	r3, r7, #4
 8007b58:	4618      	mov	r0, r3
 8007b5a:	f7ff ff87 	bl	8007a6c <prvSampleTimeNow>
 8007b5e:	6238      	str	r0, [r7, #32]

                switch( xMessage.xMessageID )
 8007b60:	68bb      	ldr	r3, [r7, #8]
 8007b62:	2b09      	cmp	r3, #9
 8007b64:	f200 8097 	bhi.w	8007c96 <prvProcessReceivedCommands+0x166>
 8007b68:	a201      	add	r2, pc, #4	; (adr r2, 8007b70 <prvProcessReceivedCommands+0x40>)
 8007b6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b6e:	bf00      	nop
 8007b70:	08007b99 	.word	0x08007b99
 8007b74:	08007b99 	.word	0x08007b99
 8007b78:	08007b99 	.word	0x08007b99
 8007b7c:	08007c0d 	.word	0x08007c0d
 8007b80:	08007c21 	.word	0x08007c21
 8007b84:	08007c6b 	.word	0x08007c6b
 8007b88:	08007b99 	.word	0x08007b99
 8007b8c:	08007b99 	.word	0x08007b99
 8007b90:	08007c0d 	.word	0x08007c0d
 8007b94:	08007c21 	.word	0x08007c21
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                    case tmrCOMMAND_START_DONT_TRACE:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b9a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007b9e:	f043 0301 	orr.w	r3, r3, #1
 8007ba2:	b2da      	uxtb	r2, r3
 8007ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ba6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007baa:	68fa      	ldr	r2, [r7, #12]
 8007bac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bae:	699b      	ldr	r3, [r3, #24]
 8007bb0:	18d1      	adds	r1, r2, r3
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	6a3a      	ldr	r2, [r7, #32]
 8007bb6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007bb8:	f7ff ff78 	bl	8007aac <prvInsertTimerInActiveList>
 8007bbc:	4603      	mov	r3, r0
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d069      	beq.n	8007c96 <prvProcessReceivedCommands+0x166>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007bc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bc4:	6a1b      	ldr	r3, [r3, #32]
 8007bc6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007bc8:	4798      	blx	r3
                            traceTIMER_EXPIRED( pxTimer );

                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bcc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007bd0:	f003 0304 	and.w	r3, r3, #4
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d05e      	beq.n	8007c96 <prvProcessReceivedCommands+0x166>
                            {
                                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007bd8:	68fa      	ldr	r2, [r7, #12]
 8007bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bdc:	699b      	ldr	r3, [r3, #24]
 8007bde:	441a      	add	r2, r3
 8007be0:	2300      	movs	r3, #0
 8007be2:	9300      	str	r3, [sp, #0]
 8007be4:	2300      	movs	r3, #0
 8007be6:	2100      	movs	r1, #0
 8007be8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007bea:	f7ff fe21 	bl	8007830 <xTimerGenericCommand>
 8007bee:	61f8      	str	r0, [r7, #28]
                                configASSERT( xResult );
 8007bf0:	69fb      	ldr	r3, [r7, #28]
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d14f      	bne.n	8007c96 <prvProcessReceivedCommands+0x166>
        __asm volatile
 8007bf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bfa:	f383 8811 	msr	BASEPRI, r3
 8007bfe:	f3bf 8f6f 	isb	sy
 8007c02:	f3bf 8f4f 	dsb	sy
 8007c06:	61bb      	str	r3, [r7, #24]
    }
 8007c08:	bf00      	nop
 8007c0a:	e7fe      	b.n	8007c0a <prvProcessReceivedCommands+0xda>
                        break;

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007c0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c0e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007c12:	f023 0301 	bic.w	r3, r3, #1
 8007c16:	b2da      	uxtb	r2, r3
 8007c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c1a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 8007c1e:	e03a      	b.n	8007c96 <prvProcessReceivedCommands+0x166>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c22:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007c26:	f043 0301 	orr.w	r3, r3, #1
 8007c2a:	b2da      	uxtb	r2, r3
 8007c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c2e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007c32:	68fa      	ldr	r2, [r7, #12]
 8007c34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c36:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c3a:	699b      	ldr	r3, [r3, #24]
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d10a      	bne.n	8007c56 <prvProcessReceivedCommands+0x126>
        __asm volatile
 8007c40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c44:	f383 8811 	msr	BASEPRI, r3
 8007c48:	f3bf 8f6f 	isb	sy
 8007c4c:	f3bf 8f4f 	dsb	sy
 8007c50:	617b      	str	r3, [r7, #20]
    }
 8007c52:	bf00      	nop
 8007c54:	e7fe      	b.n	8007c54 <prvProcessReceivedCommands+0x124>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007c56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c58:	699a      	ldr	r2, [r3, #24]
 8007c5a:	6a3b      	ldr	r3, [r7, #32]
 8007c5c:	18d1      	adds	r1, r2, r3
 8007c5e:	6a3b      	ldr	r3, [r7, #32]
 8007c60:	6a3a      	ldr	r2, [r7, #32]
 8007c62:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007c64:	f7ff ff22 	bl	8007aac <prvInsertTimerInActiveList>
                        break;
 8007c68:	e015      	b.n	8007c96 <prvProcessReceivedCommands+0x166>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c6c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007c70:	f003 0302 	and.w	r3, r3, #2
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d103      	bne.n	8007c80 <prvProcessReceivedCommands+0x150>
                                {
                                    vPortFree( pxTimer );
 8007c78:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007c7a:	f000 fc87 	bl	800858c <vPortFree>
 8007c7e:	e00a      	b.n	8007c96 <prvProcessReceivedCommands+0x166>
                                }
                                else
                                {
                                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c82:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007c86:	f023 0301 	bic.w	r3, r3, #1
 8007c8a:	b2da      	uxtb	r2, r3
 8007c8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c8e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8007c92:	e000      	b.n	8007c96 <prvProcessReceivedCommands+0x166>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 8007c94:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007c96:	4b08      	ldr	r3, [pc, #32]	; (8007cb8 <prvProcessReceivedCommands+0x188>)
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	f107 0108 	add.w	r1, r7, #8
 8007c9e:	2200      	movs	r2, #0
 8007ca0:	4618      	mov	r0, r3
 8007ca2:	f7fe f94f 	bl	8005f44 <xQueueReceive>
 8007ca6:	4603      	mov	r3, r0
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	f47f af45 	bne.w	8007b38 <prvProcessReceivedCommands+0x8>
        }
    }
 8007cae:	bf00      	nop
 8007cb0:	bf00      	nop
 8007cb2:	3728      	adds	r7, #40	; 0x28
 8007cb4:	46bd      	mov	sp, r7
 8007cb6:	bd80      	pop	{r7, pc}
 8007cb8:	200002f0 	.word	0x200002f0

08007cbc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8007cbc:	b580      	push	{r7, lr}
 8007cbe:	b088      	sub	sp, #32
 8007cc0:	af02      	add	r7, sp, #8

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007cc2:	e048      	b.n	8007d56 <prvSwitchTimerLists+0x9a>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007cc4:	4b2d      	ldr	r3, [pc, #180]	; (8007d7c <prvSwitchTimerLists+0xc0>)
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	68db      	ldr	r3, [r3, #12]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	613b      	str	r3, [r7, #16]

            /* Remove the timer from the list. */
            pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007cce:	4b2b      	ldr	r3, [pc, #172]	; (8007d7c <prvSwitchTimerLists+0xc0>)
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	68db      	ldr	r3, [r3, #12]
 8007cd4:	68db      	ldr	r3, [r3, #12]
 8007cd6:	60fb      	str	r3, [r7, #12]
            ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	3304      	adds	r3, #4
 8007cdc:	4618      	mov	r0, r3
 8007cde:	f7fd fe75 	bl	80059cc <uxListRemove>
            traceTIMER_EXPIRED( pxTimer );

            /* Execute its callback, then send a command to restart the timer if
             * it is an auto-reload timer.  It cannot be restarted here as the lists
             * have not yet been switched. */
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	6a1b      	ldr	r3, [r3, #32]
 8007ce6:	68f8      	ldr	r0, [r7, #12]
 8007ce8:	4798      	blx	r3

            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007cf0:	f003 0304 	and.w	r3, r3, #4
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d02e      	beq.n	8007d56 <prvSwitchTimerLists+0x9a>
                 * the timer going into the same timer list then it has already expired
                 * and the timer should be re-inserted into the current list so it is
                 * processed again within this loop.  Otherwise a command should be sent
                 * to restart the timer to ensure it is only inserted into a list after
                 * the lists have been swapped. */
                xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	699b      	ldr	r3, [r3, #24]
 8007cfc:	693a      	ldr	r2, [r7, #16]
 8007cfe:	4413      	add	r3, r2
 8007d00:	60bb      	str	r3, [r7, #8]

                if( xReloadTime > xNextExpireTime )
 8007d02:	68ba      	ldr	r2, [r7, #8]
 8007d04:	693b      	ldr	r3, [r7, #16]
 8007d06:	429a      	cmp	r2, r3
 8007d08:	d90e      	bls.n	8007d28 <prvSwitchTimerLists+0x6c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	68ba      	ldr	r2, [r7, #8]
 8007d0e:	605a      	str	r2, [r3, #4]
                    listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	68fa      	ldr	r2, [r7, #12]
 8007d14:	611a      	str	r2, [r3, #16]
                    vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007d16:	4b19      	ldr	r3, [pc, #100]	; (8007d7c <prvSwitchTimerLists+0xc0>)
 8007d18:	681a      	ldr	r2, [r3, #0]
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	3304      	adds	r3, #4
 8007d1e:	4619      	mov	r1, r3
 8007d20:	4610      	mov	r0, r2
 8007d22:	f7fd fe1a 	bl	800595a <vListInsert>
 8007d26:	e016      	b.n	8007d56 <prvSwitchTimerLists+0x9a>
                }
                else
                {
                    xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007d28:	2300      	movs	r3, #0
 8007d2a:	9300      	str	r3, [sp, #0]
 8007d2c:	2300      	movs	r3, #0
 8007d2e:	693a      	ldr	r2, [r7, #16]
 8007d30:	2100      	movs	r1, #0
 8007d32:	68f8      	ldr	r0, [r7, #12]
 8007d34:	f7ff fd7c 	bl	8007830 <xTimerGenericCommand>
 8007d38:	6078      	str	r0, [r7, #4]
                    configASSERT( xResult );
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d10a      	bne.n	8007d56 <prvSwitchTimerLists+0x9a>
        __asm volatile
 8007d40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d44:	f383 8811 	msr	BASEPRI, r3
 8007d48:	f3bf 8f6f 	isb	sy
 8007d4c:	f3bf 8f4f 	dsb	sy
 8007d50:	603b      	str	r3, [r7, #0]
    }
 8007d52:	bf00      	nop
 8007d54:	e7fe      	b.n	8007d54 <prvSwitchTimerLists+0x98>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007d56:	4b09      	ldr	r3, [pc, #36]	; (8007d7c <prvSwitchTimerLists+0xc0>)
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d1b1      	bne.n	8007cc4 <prvSwitchTimerLists+0x8>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        pxTemp = pxCurrentTimerList;
 8007d60:	4b06      	ldr	r3, [pc, #24]	; (8007d7c <prvSwitchTimerLists+0xc0>)
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	617b      	str	r3, [r7, #20]
        pxCurrentTimerList = pxOverflowTimerList;
 8007d66:	4b06      	ldr	r3, [pc, #24]	; (8007d80 <prvSwitchTimerLists+0xc4>)
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	4a04      	ldr	r2, [pc, #16]	; (8007d7c <prvSwitchTimerLists+0xc0>)
 8007d6c:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8007d6e:	4a04      	ldr	r2, [pc, #16]	; (8007d80 <prvSwitchTimerLists+0xc4>)
 8007d70:	697b      	ldr	r3, [r7, #20]
 8007d72:	6013      	str	r3, [r2, #0]
    }
 8007d74:	bf00      	nop
 8007d76:	3718      	adds	r7, #24
 8007d78:	46bd      	mov	sp, r7
 8007d7a:	bd80      	pop	{r7, pc}
 8007d7c:	200002e8 	.word	0x200002e8
 8007d80:	200002ec 	.word	0x200002ec

08007d84 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8007d84:	b580      	push	{r7, lr}
 8007d86:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8007d88:	f000 f9fc 	bl	8008184 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8007d8c:	4b12      	ldr	r3, [pc, #72]	; (8007dd8 <prvCheckForValidListAndQueue+0x54>)
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d11d      	bne.n	8007dd0 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8007d94:	4811      	ldr	r0, [pc, #68]	; (8007ddc <prvCheckForValidListAndQueue+0x58>)
 8007d96:	f7fd fd8f 	bl	80058b8 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8007d9a:	4811      	ldr	r0, [pc, #68]	; (8007de0 <prvCheckForValidListAndQueue+0x5c>)
 8007d9c:	f7fd fd8c 	bl	80058b8 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8007da0:	4b10      	ldr	r3, [pc, #64]	; (8007de4 <prvCheckForValidListAndQueue+0x60>)
 8007da2:	4a0e      	ldr	r2, [pc, #56]	; (8007ddc <prvCheckForValidListAndQueue+0x58>)
 8007da4:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8007da6:	4b10      	ldr	r3, [pc, #64]	; (8007de8 <prvCheckForValidListAndQueue+0x64>)
 8007da8:	4a0d      	ldr	r2, [pc, #52]	; (8007de0 <prvCheckForValidListAndQueue+0x5c>)
 8007daa:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8007dac:	2200      	movs	r2, #0
 8007dae:	210c      	movs	r1, #12
 8007db0:	200a      	movs	r0, #10
 8007db2:	f7fd fe9d 	bl	8005af0 <xQueueGenericCreate>
 8007db6:	4603      	mov	r3, r0
 8007db8:	4a07      	ldr	r2, [pc, #28]	; (8007dd8 <prvCheckForValidListAndQueue+0x54>)
 8007dba:	6013      	str	r3, [r2, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 8007dbc:	4b06      	ldr	r3, [pc, #24]	; (8007dd8 <prvCheckForValidListAndQueue+0x54>)
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d005      	beq.n	8007dd0 <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007dc4:	4b04      	ldr	r3, [pc, #16]	; (8007dd8 <prvCheckForValidListAndQueue+0x54>)
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	4908      	ldr	r1, [pc, #32]	; (8007dec <prvCheckForValidListAndQueue+0x68>)
 8007dca:	4618      	mov	r0, r3
 8007dcc:	f7fe fb7e 	bl	80064cc <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8007dd0:	f000 fa08 	bl	80081e4 <vPortExitCritical>
    }
 8007dd4:	bf00      	nop
 8007dd6:	bd80      	pop	{r7, pc}
 8007dd8:	200002f0 	.word	0x200002f0
 8007ddc:	200002c0 	.word	0x200002c0
 8007de0:	200002d4 	.word	0x200002d4
 8007de4:	200002e8 	.word	0x200002e8
 8007de8:	200002ec 	.word	0x200002ec
 8007dec:	08008a28 	.word	0x08008a28

08007df0 <pvTimerGetTimerID>:
        return xReturn;
    } /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

    void * pvTimerGetTimerID( const TimerHandle_t xTimer )
    {
 8007df0:	b580      	push	{r7, lr}
 8007df2:	b086      	sub	sp, #24
 8007df4:	af00      	add	r7, sp, #0
 8007df6:	6078      	str	r0, [r7, #4]
        Timer_t * const pxTimer = xTimer;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	617b      	str	r3, [r7, #20]
        void * pvReturn;

        configASSERT( xTimer );
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d10a      	bne.n	8007e18 <pvTimerGetTimerID+0x28>
        __asm volatile
 8007e02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e06:	f383 8811 	msr	BASEPRI, r3
 8007e0a:	f3bf 8f6f 	isb	sy
 8007e0e:	f3bf 8f4f 	dsb	sy
 8007e12:	60fb      	str	r3, [r7, #12]
    }
 8007e14:	bf00      	nop
 8007e16:	e7fe      	b.n	8007e16 <pvTimerGetTimerID+0x26>

        taskENTER_CRITICAL();
 8007e18:	f000 f9b4 	bl	8008184 <vPortEnterCritical>
        {
            pvReturn = pxTimer->pvTimerID;
 8007e1c:	697b      	ldr	r3, [r7, #20]
 8007e1e:	69db      	ldr	r3, [r3, #28]
 8007e20:	613b      	str	r3, [r7, #16]
        }
        taskEXIT_CRITICAL();
 8007e22:	f000 f9df 	bl	80081e4 <vPortExitCritical>

        return pvReturn;
 8007e26:	693b      	ldr	r3, [r7, #16]
    }
 8007e28:	4618      	mov	r0, r3
 8007e2a:	3718      	adds	r7, #24
 8007e2c:	46bd      	mov	sp, r7
 8007e2e:	bd80      	pop	{r7, pc}

08007e30 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8007e30:	b480      	push	{r7}
 8007e32:	b085      	sub	sp, #20
 8007e34:	af00      	add	r7, sp, #0
 8007e36:	60f8      	str	r0, [r7, #12]
 8007e38:	60b9      	str	r1, [r7, #8]
 8007e3a:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	3b04      	subs	r3, #4
 8007e40:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007e48:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	3b04      	subs	r3, #4
 8007e4e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8007e50:	68bb      	ldr	r3, [r7, #8]
 8007e52:	f023 0201 	bic.w	r2, r3, #1
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	3b04      	subs	r3, #4
 8007e5e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8007e60:	4a0c      	ldr	r2, [pc, #48]	; (8007e94 <pxPortInitialiseStack+0x64>)
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	3b14      	subs	r3, #20
 8007e6a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8007e6c:	687a      	ldr	r2, [r7, #4]
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	3b04      	subs	r3, #4
 8007e76:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	f06f 0202 	mvn.w	r2, #2
 8007e7e:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	3b20      	subs	r3, #32
 8007e84:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8007e86:	68fb      	ldr	r3, [r7, #12]
}
 8007e88:	4618      	mov	r0, r3
 8007e8a:	3714      	adds	r7, #20
 8007e8c:	46bd      	mov	sp, r7
 8007e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e92:	4770      	bx	lr
 8007e94:	08007e99 	.word	0x08007e99

08007e98 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007e98:	b480      	push	{r7}
 8007e9a:	b085      	sub	sp, #20
 8007e9c:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8007e9e:	2300      	movs	r3, #0
 8007ea0:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8007ea2:	4b12      	ldr	r3, [pc, #72]	; (8007eec <prvTaskExitError+0x54>)
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007eaa:	d00a      	beq.n	8007ec2 <prvTaskExitError+0x2a>
        __asm volatile
 8007eac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007eb0:	f383 8811 	msr	BASEPRI, r3
 8007eb4:	f3bf 8f6f 	isb	sy
 8007eb8:	f3bf 8f4f 	dsb	sy
 8007ebc:	60fb      	str	r3, [r7, #12]
    }
 8007ebe:	bf00      	nop
 8007ec0:	e7fe      	b.n	8007ec0 <prvTaskExitError+0x28>
        __asm volatile
 8007ec2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ec6:	f383 8811 	msr	BASEPRI, r3
 8007eca:	f3bf 8f6f 	isb	sy
 8007ece:	f3bf 8f4f 	dsb	sy
 8007ed2:	60bb      	str	r3, [r7, #8]
    }
 8007ed4:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8007ed6:	bf00      	nop
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d0fc      	beq.n	8007ed8 <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8007ede:	bf00      	nop
 8007ee0:	bf00      	nop
 8007ee2:	3714      	adds	r7, #20
 8007ee4:	46bd      	mov	sp, r7
 8007ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eea:	4770      	bx	lr
 8007eec:	20000024 	.word	0x20000024

08007ef0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8007ef0:	4b07      	ldr	r3, [pc, #28]	; (8007f10 <pxCurrentTCBConst2>)
 8007ef2:	6819      	ldr	r1, [r3, #0]
 8007ef4:	6808      	ldr	r0, [r1, #0]
 8007ef6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007efa:	f380 8809 	msr	PSP, r0
 8007efe:	f3bf 8f6f 	isb	sy
 8007f02:	f04f 0000 	mov.w	r0, #0
 8007f06:	f380 8811 	msr	BASEPRI, r0
 8007f0a:	4770      	bx	lr
 8007f0c:	f3af 8000 	nop.w

08007f10 <pxCurrentTCBConst2>:
 8007f10:	200001bc 	.word	0x200001bc
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8007f14:	bf00      	nop
 8007f16:	bf00      	nop

08007f18 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8007f18:	4808      	ldr	r0, [pc, #32]	; (8007f3c <prvPortStartFirstTask+0x24>)
 8007f1a:	6800      	ldr	r0, [r0, #0]
 8007f1c:	6800      	ldr	r0, [r0, #0]
 8007f1e:	f380 8808 	msr	MSP, r0
 8007f22:	f04f 0000 	mov.w	r0, #0
 8007f26:	f380 8814 	msr	CONTROL, r0
 8007f2a:	b662      	cpsie	i
 8007f2c:	b661      	cpsie	f
 8007f2e:	f3bf 8f4f 	dsb	sy
 8007f32:	f3bf 8f6f 	isb	sy
 8007f36:	df00      	svc	0
 8007f38:	bf00      	nop
 8007f3a:	0000      	.short	0x0000
 8007f3c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8007f40:	bf00      	nop
 8007f42:	bf00      	nop

08007f44 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007f44:	b580      	push	{r7, lr}
 8007f46:	b086      	sub	sp, #24
 8007f48:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007f4a:	4b46      	ldr	r3, [pc, #280]	; (8008064 <xPortStartScheduler+0x120>)
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	4a46      	ldr	r2, [pc, #280]	; (8008068 <xPortStartScheduler+0x124>)
 8007f50:	4293      	cmp	r3, r2
 8007f52:	d10a      	bne.n	8007f6a <xPortStartScheduler+0x26>
        __asm volatile
 8007f54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f58:	f383 8811 	msr	BASEPRI, r3
 8007f5c:	f3bf 8f6f 	isb	sy
 8007f60:	f3bf 8f4f 	dsb	sy
 8007f64:	613b      	str	r3, [r7, #16]
    }
 8007f66:	bf00      	nop
 8007f68:	e7fe      	b.n	8007f68 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007f6a:	4b3e      	ldr	r3, [pc, #248]	; (8008064 <xPortStartScheduler+0x120>)
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	4a3f      	ldr	r2, [pc, #252]	; (800806c <xPortStartScheduler+0x128>)
 8007f70:	4293      	cmp	r3, r2
 8007f72:	d10a      	bne.n	8007f8a <xPortStartScheduler+0x46>
        __asm volatile
 8007f74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f78:	f383 8811 	msr	BASEPRI, r3
 8007f7c:	f3bf 8f6f 	isb	sy
 8007f80:	f3bf 8f4f 	dsb	sy
 8007f84:	60fb      	str	r3, [r7, #12]
    }
 8007f86:	bf00      	nop
 8007f88:	e7fe      	b.n	8007f88 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007f8a:	4b39      	ldr	r3, [pc, #228]	; (8008070 <xPortStartScheduler+0x12c>)
 8007f8c:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007f8e:	697b      	ldr	r3, [r7, #20]
 8007f90:	781b      	ldrb	r3, [r3, #0]
 8007f92:	b2db      	uxtb	r3, r3
 8007f94:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007f96:	697b      	ldr	r3, [r7, #20]
 8007f98:	22ff      	movs	r2, #255	; 0xff
 8007f9a:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007f9c:	697b      	ldr	r3, [r7, #20]
 8007f9e:	781b      	ldrb	r3, [r3, #0]
 8007fa0:	b2db      	uxtb	r3, r3
 8007fa2:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007fa4:	78fb      	ldrb	r3, [r7, #3]
 8007fa6:	b2db      	uxtb	r3, r3
 8007fa8:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007fac:	b2da      	uxtb	r2, r3
 8007fae:	4b31      	ldr	r3, [pc, #196]	; (8008074 <xPortStartScheduler+0x130>)
 8007fb0:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007fb2:	4b31      	ldr	r3, [pc, #196]	; (8008078 <xPortStartScheduler+0x134>)
 8007fb4:	2207      	movs	r2, #7
 8007fb6:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007fb8:	e009      	b.n	8007fce <xPortStartScheduler+0x8a>
            {
                ulMaxPRIGROUPValue--;
 8007fba:	4b2f      	ldr	r3, [pc, #188]	; (8008078 <xPortStartScheduler+0x134>)
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	3b01      	subs	r3, #1
 8007fc0:	4a2d      	ldr	r2, [pc, #180]	; (8008078 <xPortStartScheduler+0x134>)
 8007fc2:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007fc4:	78fb      	ldrb	r3, [r7, #3]
 8007fc6:	b2db      	uxtb	r3, r3
 8007fc8:	005b      	lsls	r3, r3, #1
 8007fca:	b2db      	uxtb	r3, r3
 8007fcc:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007fce:	78fb      	ldrb	r3, [r7, #3]
 8007fd0:	b2db      	uxtb	r3, r3
 8007fd2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007fd6:	2b80      	cmp	r3, #128	; 0x80
 8007fd8:	d0ef      	beq.n	8007fba <xPortStartScheduler+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007fda:	4b27      	ldr	r3, [pc, #156]	; (8008078 <xPortStartScheduler+0x134>)
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	f1c3 0307 	rsb	r3, r3, #7
 8007fe2:	2b04      	cmp	r3, #4
 8007fe4:	d00a      	beq.n	8007ffc <xPortStartScheduler+0xb8>
        __asm volatile
 8007fe6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fea:	f383 8811 	msr	BASEPRI, r3
 8007fee:	f3bf 8f6f 	isb	sy
 8007ff2:	f3bf 8f4f 	dsb	sy
 8007ff6:	60bb      	str	r3, [r7, #8]
    }
 8007ff8:	bf00      	nop
 8007ffa:	e7fe      	b.n	8007ffa <xPortStartScheduler+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007ffc:	4b1e      	ldr	r3, [pc, #120]	; (8008078 <xPortStartScheduler+0x134>)
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	021b      	lsls	r3, r3, #8
 8008002:	4a1d      	ldr	r2, [pc, #116]	; (8008078 <xPortStartScheduler+0x134>)
 8008004:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008006:	4b1c      	ldr	r3, [pc, #112]	; (8008078 <xPortStartScheduler+0x134>)
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800800e:	4a1a      	ldr	r2, [pc, #104]	; (8008078 <xPortStartScheduler+0x134>)
 8008010:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	b2da      	uxtb	r2, r3
 8008016:	697b      	ldr	r3, [r7, #20]
 8008018:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 800801a:	4b18      	ldr	r3, [pc, #96]	; (800807c <xPortStartScheduler+0x138>)
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	4a17      	ldr	r2, [pc, #92]	; (800807c <xPortStartScheduler+0x138>)
 8008020:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008024:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8008026:	4b15      	ldr	r3, [pc, #84]	; (800807c <xPortStartScheduler+0x138>)
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	4a14      	ldr	r2, [pc, #80]	; (800807c <xPortStartScheduler+0x138>)
 800802c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8008030:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8008032:	f000 f95b 	bl	80082ec <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8008036:	4b12      	ldr	r3, [pc, #72]	; (8008080 <xPortStartScheduler+0x13c>)
 8008038:	2200      	movs	r2, #0
 800803a:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 800803c:	f000 f97a 	bl	8008334 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008040:	4b10      	ldr	r3, [pc, #64]	; (8008084 <xPortStartScheduler+0x140>)
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	4a0f      	ldr	r2, [pc, #60]	; (8008084 <xPortStartScheduler+0x140>)
 8008046:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800804a:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 800804c:	f7ff ff64 	bl	8007f18 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8008050:	f7fe fda4 	bl	8006b9c <vTaskSwitchContext>
    prvTaskExitError();
 8008054:	f7ff ff20 	bl	8007e98 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8008058:	2300      	movs	r3, #0
}
 800805a:	4618      	mov	r0, r3
 800805c:	3718      	adds	r7, #24
 800805e:	46bd      	mov	sp, r7
 8008060:	bd80      	pop	{r7, pc}
 8008062:	bf00      	nop
 8008064:	e000ed00 	.word	0xe000ed00
 8008068:	410fc271 	.word	0x410fc271
 800806c:	410fc270 	.word	0x410fc270
 8008070:	e000e400 	.word	0xe000e400
 8008074:	200002fc 	.word	0x200002fc
 8008078:	20000300 	.word	0x20000300
 800807c:	e000ed20 	.word	0xe000ed20
 8008080:	20000024 	.word	0x20000024
 8008084:	e000ef34 	.word	0xe000ef34

08008088 <vInitPrioGroupValue>:
/*-----------------------------------------------------------*/


void vInitPrioGroupValue(void)
{
 8008088:	b480      	push	{r7}
 800808a:	b087      	sub	sp, #28
 800808c:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800808e:	4b37      	ldr	r3, [pc, #220]	; (800816c <vInitPrioGroupValue+0xe4>)
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	4a37      	ldr	r2, [pc, #220]	; (8008170 <vInitPrioGroupValue+0xe8>)
 8008094:	4293      	cmp	r3, r2
 8008096:	d10a      	bne.n	80080ae <vInitPrioGroupValue+0x26>
        __asm volatile
 8008098:	f04f 0350 	mov.w	r3, #80	; 0x50
 800809c:	f383 8811 	msr	BASEPRI, r3
 80080a0:	f3bf 8f6f 	isb	sy
 80080a4:	f3bf 8f4f 	dsb	sy
 80080a8:	613b      	str	r3, [r7, #16]
    }
 80080aa:	bf00      	nop
 80080ac:	e7fe      	b.n	80080ac <vInitPrioGroupValue+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80080ae:	4b2f      	ldr	r3, [pc, #188]	; (800816c <vInitPrioGroupValue+0xe4>)
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	4a30      	ldr	r2, [pc, #192]	; (8008174 <vInitPrioGroupValue+0xec>)
 80080b4:	4293      	cmp	r3, r2
 80080b6:	d10a      	bne.n	80080ce <vInitPrioGroupValue+0x46>
        __asm volatile
 80080b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080bc:	f383 8811 	msr	BASEPRI, r3
 80080c0:	f3bf 8f6f 	isb	sy
 80080c4:	f3bf 8f4f 	dsb	sy
 80080c8:	60fb      	str	r3, [r7, #12]
    }
 80080ca:	bf00      	nop
 80080cc:	e7fe      	b.n	80080cc <vInitPrioGroupValue+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80080ce:	4b2a      	ldr	r3, [pc, #168]	; (8008178 <vInitPrioGroupValue+0xf0>)
 80080d0:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 80080d2:	697b      	ldr	r3, [r7, #20]
 80080d4:	781b      	ldrb	r3, [r3, #0]
 80080d6:	b2db      	uxtb	r3, r3
 80080d8:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80080da:	697b      	ldr	r3, [r7, #20]
 80080dc:	22ff      	movs	r2, #255	; 0xff
 80080de:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80080e0:	697b      	ldr	r3, [r7, #20]
 80080e2:	781b      	ldrb	r3, [r3, #0]
 80080e4:	b2db      	uxtb	r3, r3
 80080e6:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80080e8:	78fb      	ldrb	r3, [r7, #3]
 80080ea:	b2db      	uxtb	r3, r3
 80080ec:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80080f0:	b2da      	uxtb	r2, r3
 80080f2:	4b22      	ldr	r3, [pc, #136]	; (800817c <vInitPrioGroupValue+0xf4>)
 80080f4:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80080f6:	4b22      	ldr	r3, [pc, #136]	; (8008180 <vInitPrioGroupValue+0xf8>)
 80080f8:	2207      	movs	r2, #7
 80080fa:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80080fc:	e009      	b.n	8008112 <vInitPrioGroupValue+0x8a>
            {
                ulMaxPRIGROUPValue--;
 80080fe:	4b20      	ldr	r3, [pc, #128]	; (8008180 <vInitPrioGroupValue+0xf8>)
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	3b01      	subs	r3, #1
 8008104:	4a1e      	ldr	r2, [pc, #120]	; (8008180 <vInitPrioGroupValue+0xf8>)
 8008106:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008108:	78fb      	ldrb	r3, [r7, #3]
 800810a:	b2db      	uxtb	r3, r3
 800810c:	005b      	lsls	r3, r3, #1
 800810e:	b2db      	uxtb	r3, r3
 8008110:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008112:	78fb      	ldrb	r3, [r7, #3]
 8008114:	b2db      	uxtb	r3, r3
 8008116:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800811a:	2b80      	cmp	r3, #128	; 0x80
 800811c:	d0ef      	beq.n	80080fe <vInitPrioGroupValue+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800811e:	4b18      	ldr	r3, [pc, #96]	; (8008180 <vInitPrioGroupValue+0xf8>)
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	f1c3 0307 	rsb	r3, r3, #7
 8008126:	2b04      	cmp	r3, #4
 8008128:	d00a      	beq.n	8008140 <vInitPrioGroupValue+0xb8>
        __asm volatile
 800812a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800812e:	f383 8811 	msr	BASEPRI, r3
 8008132:	f3bf 8f6f 	isb	sy
 8008136:	f3bf 8f4f 	dsb	sy
 800813a:	60bb      	str	r3, [r7, #8]
    }
 800813c:	bf00      	nop
 800813e:	e7fe      	b.n	800813e <vInitPrioGroupValue+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008140:	4b0f      	ldr	r3, [pc, #60]	; (8008180 <vInitPrioGroupValue+0xf8>)
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	021b      	lsls	r3, r3, #8
 8008146:	4a0e      	ldr	r2, [pc, #56]	; (8008180 <vInitPrioGroupValue+0xf8>)
 8008148:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800814a:	4b0d      	ldr	r3, [pc, #52]	; (8008180 <vInitPrioGroupValue+0xf8>)
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008152:	4a0b      	ldr	r2, [pc, #44]	; (8008180 <vInitPrioGroupValue+0xf8>)
 8008154:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	b2da      	uxtb	r2, r3
 800815a:	697b      	ldr	r3, [r7, #20]
 800815c:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */
}
 800815e:	bf00      	nop
 8008160:	371c      	adds	r7, #28
 8008162:	46bd      	mov	sp, r7
 8008164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008168:	4770      	bx	lr
 800816a:	bf00      	nop
 800816c:	e000ed00 	.word	0xe000ed00
 8008170:	410fc271 	.word	0x410fc271
 8008174:	410fc270 	.word	0x410fc270
 8008178:	e000e400 	.word	0xe000e400
 800817c:	200002fc 	.word	0x200002fc
 8008180:	20000300 	.word	0x20000300

08008184 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008184:	b480      	push	{r7}
 8008186:	b083      	sub	sp, #12
 8008188:	af00      	add	r7, sp, #0
        __asm volatile
 800818a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800818e:	f383 8811 	msr	BASEPRI, r3
 8008192:	f3bf 8f6f 	isb	sy
 8008196:	f3bf 8f4f 	dsb	sy
 800819a:	607b      	str	r3, [r7, #4]
    }
 800819c:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 800819e:	4b0f      	ldr	r3, [pc, #60]	; (80081dc <vPortEnterCritical+0x58>)
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	3301      	adds	r3, #1
 80081a4:	4a0d      	ldr	r2, [pc, #52]	; (80081dc <vPortEnterCritical+0x58>)
 80081a6:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 80081a8:	4b0c      	ldr	r3, [pc, #48]	; (80081dc <vPortEnterCritical+0x58>)
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	2b01      	cmp	r3, #1
 80081ae:	d10f      	bne.n	80081d0 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80081b0:	4b0b      	ldr	r3, [pc, #44]	; (80081e0 <vPortEnterCritical+0x5c>)
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	b2db      	uxtb	r3, r3
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d00a      	beq.n	80081d0 <vPortEnterCritical+0x4c>
        __asm volatile
 80081ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081be:	f383 8811 	msr	BASEPRI, r3
 80081c2:	f3bf 8f6f 	isb	sy
 80081c6:	f3bf 8f4f 	dsb	sy
 80081ca:	603b      	str	r3, [r7, #0]
    }
 80081cc:	bf00      	nop
 80081ce:	e7fe      	b.n	80081ce <vPortEnterCritical+0x4a>
    }
}
 80081d0:	bf00      	nop
 80081d2:	370c      	adds	r7, #12
 80081d4:	46bd      	mov	sp, r7
 80081d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081da:	4770      	bx	lr
 80081dc:	20000024 	.word	0x20000024
 80081e0:	e000ed04 	.word	0xe000ed04

080081e4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80081e4:	b480      	push	{r7}
 80081e6:	b083      	sub	sp, #12
 80081e8:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 80081ea:	4b12      	ldr	r3, [pc, #72]	; (8008234 <vPortExitCritical+0x50>)
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d10a      	bne.n	8008208 <vPortExitCritical+0x24>
        __asm volatile
 80081f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081f6:	f383 8811 	msr	BASEPRI, r3
 80081fa:	f3bf 8f6f 	isb	sy
 80081fe:	f3bf 8f4f 	dsb	sy
 8008202:	607b      	str	r3, [r7, #4]
    }
 8008204:	bf00      	nop
 8008206:	e7fe      	b.n	8008206 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8008208:	4b0a      	ldr	r3, [pc, #40]	; (8008234 <vPortExitCritical+0x50>)
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	3b01      	subs	r3, #1
 800820e:	4a09      	ldr	r2, [pc, #36]	; (8008234 <vPortExitCritical+0x50>)
 8008210:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8008212:	4b08      	ldr	r3, [pc, #32]	; (8008234 <vPortExitCritical+0x50>)
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	2b00      	cmp	r3, #0
 8008218:	d105      	bne.n	8008226 <vPortExitCritical+0x42>
 800821a:	2300      	movs	r3, #0
 800821c:	603b      	str	r3, [r7, #0]
        __asm volatile
 800821e:	683b      	ldr	r3, [r7, #0]
 8008220:	f383 8811 	msr	BASEPRI, r3
    }
 8008224:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8008226:	bf00      	nop
 8008228:	370c      	adds	r7, #12
 800822a:	46bd      	mov	sp, r7
 800822c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008230:	4770      	bx	lr
 8008232:	bf00      	nop
 8008234:	20000024 	.word	0x20000024
	...

08008240 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8008240:	f3ef 8009 	mrs	r0, PSP
 8008244:	f3bf 8f6f 	isb	sy
 8008248:	4b15      	ldr	r3, [pc, #84]	; (80082a0 <pxCurrentTCBConst>)
 800824a:	681a      	ldr	r2, [r3, #0]
 800824c:	f01e 0f10 	tst.w	lr, #16
 8008250:	bf08      	it	eq
 8008252:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008256:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800825a:	6010      	str	r0, [r2, #0]
 800825c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008260:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008264:	f380 8811 	msr	BASEPRI, r0
 8008268:	f3bf 8f4f 	dsb	sy
 800826c:	f3bf 8f6f 	isb	sy
 8008270:	f7fe fc94 	bl	8006b9c <vTaskSwitchContext>
 8008274:	f04f 0000 	mov.w	r0, #0
 8008278:	f380 8811 	msr	BASEPRI, r0
 800827c:	bc09      	pop	{r0, r3}
 800827e:	6819      	ldr	r1, [r3, #0]
 8008280:	6808      	ldr	r0, [r1, #0]
 8008282:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008286:	f01e 0f10 	tst.w	lr, #16
 800828a:	bf08      	it	eq
 800828c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008290:	f380 8809 	msr	PSP, r0
 8008294:	f3bf 8f6f 	isb	sy
 8008298:	4770      	bx	lr
 800829a:	bf00      	nop
 800829c:	f3af 8000 	nop.w

080082a0 <pxCurrentTCBConst>:
 80082a0:	200001bc 	.word	0x200001bc
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 80082a4:	bf00      	nop
 80082a6:	bf00      	nop

080082a8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80082a8:	b580      	push	{r7, lr}
 80082aa:	b082      	sub	sp, #8
 80082ac:	af00      	add	r7, sp, #0
        __asm volatile
 80082ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082b2:	f383 8811 	msr	BASEPRI, r3
 80082b6:	f3bf 8f6f 	isb	sy
 80082ba:	f3bf 8f4f 	dsb	sy
 80082be:	607b      	str	r3, [r7, #4]
    }
 80082c0:	bf00      	nop
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 80082c2:	f7fe fbb3 	bl	8006a2c <xTaskIncrementTick>
 80082c6:	4603      	mov	r3, r0
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d003      	beq.n	80082d4 <SysTick_Handler+0x2c>
        {
			traceISR_EXIT_TO_SCHEDULER();
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80082cc:	4b06      	ldr	r3, [pc, #24]	; (80082e8 <SysTick_Handler+0x40>)
 80082ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80082d2:	601a      	str	r2, [r3, #0]
 80082d4:	2300      	movs	r3, #0
 80082d6:	603b      	str	r3, [r7, #0]
        __asm volatile
 80082d8:	683b      	ldr	r3, [r7, #0]
 80082da:	f383 8811 	msr	BASEPRI, r3
    }
 80082de:	bf00      	nop
		{
			traceISR_EXIT();
		}
    }
    portENABLE_INTERRUPTS();
}
 80082e0:	bf00      	nop
 80082e2:	3708      	adds	r7, #8
 80082e4:	46bd      	mov	sp, r7
 80082e6:	bd80      	pop	{r7, pc}
 80082e8:	e000ed04 	.word	0xe000ed04

080082ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 80082ec:	b480      	push	{r7}
 80082ee:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 80082f0:	4b0b      	ldr	r3, [pc, #44]	; (8008320 <vPortSetupTimerInterrupt+0x34>)
 80082f2:	2200      	movs	r2, #0
 80082f4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80082f6:	4b0b      	ldr	r3, [pc, #44]	; (8008324 <vPortSetupTimerInterrupt+0x38>)
 80082f8:	2200      	movs	r2, #0
 80082fa:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80082fc:	4b0a      	ldr	r3, [pc, #40]	; (8008328 <vPortSetupTimerInterrupt+0x3c>)
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	4a0a      	ldr	r2, [pc, #40]	; (800832c <vPortSetupTimerInterrupt+0x40>)
 8008302:	fba2 2303 	umull	r2, r3, r2, r3
 8008306:	099b      	lsrs	r3, r3, #6
 8008308:	4a09      	ldr	r2, [pc, #36]	; (8008330 <vPortSetupTimerInterrupt+0x44>)
 800830a:	3b01      	subs	r3, #1
 800830c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800830e:	4b04      	ldr	r3, [pc, #16]	; (8008320 <vPortSetupTimerInterrupt+0x34>)
 8008310:	2207      	movs	r2, #7
 8008312:	601a      	str	r2, [r3, #0]
}
 8008314:	bf00      	nop
 8008316:	46bd      	mov	sp, r7
 8008318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831c:	4770      	bx	lr
 800831e:	bf00      	nop
 8008320:	e000e010 	.word	0xe000e010
 8008324:	e000e018 	.word	0xe000e018
 8008328:	20000010 	.word	0x20000010
 800832c:	10624dd3 	.word	0x10624dd3
 8008330:	e000e014 	.word	0xe000e014

08008334 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8008334:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008344 <vPortEnableVFP+0x10>
 8008338:	6801      	ldr	r1, [r0, #0]
 800833a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800833e:	6001      	str	r1, [r0, #0]
 8008340:	4770      	bx	lr
 8008342:	0000      	.short	0x0000
 8008344:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8008348:	bf00      	nop
 800834a:	bf00      	nop

0800834c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800834c:	b480      	push	{r7}
 800834e:	b085      	sub	sp, #20
 8008350:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8008352:	f3ef 8305 	mrs	r3, IPSR
 8008356:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	2b0f      	cmp	r3, #15
 800835c:	d914      	bls.n	8008388 <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800835e:	4a17      	ldr	r2, [pc, #92]	; (80083bc <vPortValidateInterruptPriority+0x70>)
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	4413      	add	r3, r2
 8008364:	781b      	ldrb	r3, [r3, #0]
 8008366:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008368:	4b15      	ldr	r3, [pc, #84]	; (80083c0 <vPortValidateInterruptPriority+0x74>)
 800836a:	781b      	ldrb	r3, [r3, #0]
 800836c:	7afa      	ldrb	r2, [r7, #11]
 800836e:	429a      	cmp	r2, r3
 8008370:	d20a      	bcs.n	8008388 <vPortValidateInterruptPriority+0x3c>
        __asm volatile
 8008372:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008376:	f383 8811 	msr	BASEPRI, r3
 800837a:	f3bf 8f6f 	isb	sy
 800837e:	f3bf 8f4f 	dsb	sy
 8008382:	607b      	str	r3, [r7, #4]
    }
 8008384:	bf00      	nop
 8008386:	e7fe      	b.n	8008386 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008388:	4b0e      	ldr	r3, [pc, #56]	; (80083c4 <vPortValidateInterruptPriority+0x78>)
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008390:	4b0d      	ldr	r3, [pc, #52]	; (80083c8 <vPortValidateInterruptPriority+0x7c>)
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	429a      	cmp	r2, r3
 8008396:	d90a      	bls.n	80083ae <vPortValidateInterruptPriority+0x62>
        __asm volatile
 8008398:	f04f 0350 	mov.w	r3, #80	; 0x50
 800839c:	f383 8811 	msr	BASEPRI, r3
 80083a0:	f3bf 8f6f 	isb	sy
 80083a4:	f3bf 8f4f 	dsb	sy
 80083a8:	603b      	str	r3, [r7, #0]
    }
 80083aa:	bf00      	nop
 80083ac:	e7fe      	b.n	80083ac <vPortValidateInterruptPriority+0x60>
    }
 80083ae:	bf00      	nop
 80083b0:	3714      	adds	r7, #20
 80083b2:	46bd      	mov	sp, r7
 80083b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b8:	4770      	bx	lr
 80083ba:	bf00      	nop
 80083bc:	e000e3f0 	.word	0xe000e3f0
 80083c0:	200002fc 	.word	0x200002fc
 80083c4:	e000ed0c 	.word	0xe000ed0c
 80083c8:	20000300 	.word	0x20000300

080083cc <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80083cc:	b580      	push	{r7, lr}
 80083ce:	b08a      	sub	sp, #40	; 0x28
 80083d0:	af00      	add	r7, sp, #0
 80083d2:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 80083d4:	2300      	movs	r3, #0
 80083d6:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 80083d8:	f7fe fa6e 	bl	80068b8 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80083dc:	4b65      	ldr	r3, [pc, #404]	; (8008574 <pvPortMalloc+0x1a8>)
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d101      	bne.n	80083e8 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 80083e4:	f000 f934 	bl	8008650 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80083e8:	4b63      	ldr	r3, [pc, #396]	; (8008578 <pvPortMalloc+0x1ac>)
 80083ea:	681a      	ldr	r2, [r3, #0]
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	4013      	ands	r3, r2
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	f040 80a7 	bne.w	8008544 <pvPortMalloc+0x178>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d02d      	beq.n	8008458 <pvPortMalloc+0x8c>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 80083fc:	2208      	movs	r2, #8
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 8008402:	687a      	ldr	r2, [r7, #4]
 8008404:	429a      	cmp	r2, r3
 8008406:	d227      	bcs.n	8008458 <pvPortMalloc+0x8c>
            {
                xWantedSize += xHeapStructSize;
 8008408:	2208      	movs	r2, #8
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	4413      	add	r3, r2
 800840e:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	f003 0307 	and.w	r3, r3, #7
 8008416:	2b00      	cmp	r3, #0
 8008418:	d021      	beq.n	800845e <pvPortMalloc+0x92>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	f023 0307 	bic.w	r3, r3, #7
 8008420:	3308      	adds	r3, #8
 8008422:	687a      	ldr	r2, [r7, #4]
 8008424:	429a      	cmp	r2, r3
 8008426:	d214      	bcs.n	8008452 <pvPortMalloc+0x86>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	f023 0307 	bic.w	r3, r3, #7
 800842e:	3308      	adds	r3, #8
 8008430:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	f003 0307 	and.w	r3, r3, #7
 8008438:	2b00      	cmp	r3, #0
 800843a:	d010      	beq.n	800845e <pvPortMalloc+0x92>
        __asm volatile
 800843c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008440:	f383 8811 	msr	BASEPRI, r3
 8008444:	f3bf 8f6f 	isb	sy
 8008448:	f3bf 8f4f 	dsb	sy
 800844c:	617b      	str	r3, [r7, #20]
    }
 800844e:	bf00      	nop
 8008450:	e7fe      	b.n	8008450 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8008452:	2300      	movs	r3, #0
 8008454:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008456:	e002      	b.n	800845e <pvPortMalloc+0x92>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 8008458:	2300      	movs	r3, #0
 800845a:	607b      	str	r3, [r7, #4]
 800845c:	e000      	b.n	8008460 <pvPortMalloc+0x94>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800845e:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	2b00      	cmp	r3, #0
 8008464:	d06e      	beq.n	8008544 <pvPortMalloc+0x178>
 8008466:	4b45      	ldr	r3, [pc, #276]	; (800857c <pvPortMalloc+0x1b0>)
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	687a      	ldr	r2, [r7, #4]
 800846c:	429a      	cmp	r2, r3
 800846e:	d869      	bhi.n	8008544 <pvPortMalloc+0x178>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8008470:	4b43      	ldr	r3, [pc, #268]	; (8008580 <pvPortMalloc+0x1b4>)
 8008472:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8008474:	4b42      	ldr	r3, [pc, #264]	; (8008580 <pvPortMalloc+0x1b4>)
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800847a:	e004      	b.n	8008486 <pvPortMalloc+0xba>
                {
                    pxPreviousBlock = pxBlock;
 800847c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800847e:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8008480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008488:	685b      	ldr	r3, [r3, #4]
 800848a:	687a      	ldr	r2, [r7, #4]
 800848c:	429a      	cmp	r2, r3
 800848e:	d903      	bls.n	8008498 <pvPortMalloc+0xcc>
 8008490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	2b00      	cmp	r3, #0
 8008496:	d1f1      	bne.n	800847c <pvPortMalloc+0xb0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8008498:	4b36      	ldr	r3, [pc, #216]	; (8008574 <pvPortMalloc+0x1a8>)
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800849e:	429a      	cmp	r2, r3
 80084a0:	d050      	beq.n	8008544 <pvPortMalloc+0x178>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80084a2:	6a3b      	ldr	r3, [r7, #32]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	2208      	movs	r2, #8
 80084a8:	4413      	add	r3, r2
 80084aa:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80084ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084ae:	681a      	ldr	r2, [r3, #0]
 80084b0:	6a3b      	ldr	r3, [r7, #32]
 80084b2:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80084b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084b6:	685a      	ldr	r2, [r3, #4]
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	1ad2      	subs	r2, r2, r3
 80084bc:	2308      	movs	r3, #8
 80084be:	005b      	lsls	r3, r3, #1
 80084c0:	429a      	cmp	r2, r3
 80084c2:	d91f      	bls.n	8008504 <pvPortMalloc+0x138>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80084c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	4413      	add	r3, r2
 80084ca:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80084cc:	69bb      	ldr	r3, [r7, #24]
 80084ce:	f003 0307 	and.w	r3, r3, #7
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d00a      	beq.n	80084ec <pvPortMalloc+0x120>
        __asm volatile
 80084d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084da:	f383 8811 	msr	BASEPRI, r3
 80084de:	f3bf 8f6f 	isb	sy
 80084e2:	f3bf 8f4f 	dsb	sy
 80084e6:	613b      	str	r3, [r7, #16]
    }
 80084e8:	bf00      	nop
 80084ea:	e7fe      	b.n	80084ea <pvPortMalloc+0x11e>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80084ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084ee:	685a      	ldr	r2, [r3, #4]
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	1ad2      	subs	r2, r2, r3
 80084f4:	69bb      	ldr	r3, [r7, #24]
 80084f6:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 80084f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084fa:	687a      	ldr	r2, [r7, #4]
 80084fc:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 80084fe:	69b8      	ldr	r0, [r7, #24]
 8008500:	f000 f908 	bl	8008714 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008504:	4b1d      	ldr	r3, [pc, #116]	; (800857c <pvPortMalloc+0x1b0>)
 8008506:	681a      	ldr	r2, [r3, #0]
 8008508:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800850a:	685b      	ldr	r3, [r3, #4]
 800850c:	1ad3      	subs	r3, r2, r3
 800850e:	4a1b      	ldr	r2, [pc, #108]	; (800857c <pvPortMalloc+0x1b0>)
 8008510:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008512:	4b1a      	ldr	r3, [pc, #104]	; (800857c <pvPortMalloc+0x1b0>)
 8008514:	681a      	ldr	r2, [r3, #0]
 8008516:	4b1b      	ldr	r3, [pc, #108]	; (8008584 <pvPortMalloc+0x1b8>)
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	429a      	cmp	r2, r3
 800851c:	d203      	bcs.n	8008526 <pvPortMalloc+0x15a>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800851e:	4b17      	ldr	r3, [pc, #92]	; (800857c <pvPortMalloc+0x1b0>)
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	4a18      	ldr	r2, [pc, #96]	; (8008584 <pvPortMalloc+0x1b8>)
 8008524:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008528:	685a      	ldr	r2, [r3, #4]
 800852a:	4b13      	ldr	r3, [pc, #76]	; (8008578 <pvPortMalloc+0x1ac>)
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	431a      	orrs	r2, r3
 8008530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008532:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8008534:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008536:	2200      	movs	r2, #0
 8008538:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800853a:	4b13      	ldr	r3, [pc, #76]	; (8008588 <pvPortMalloc+0x1bc>)
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	3301      	adds	r3, #1
 8008540:	4a11      	ldr	r2, [pc, #68]	; (8008588 <pvPortMalloc+0x1bc>)
 8008542:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8008544:	f7fe f9c6 	bl	80068d4 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008548:	69fb      	ldr	r3, [r7, #28]
 800854a:	f003 0307 	and.w	r3, r3, #7
 800854e:	2b00      	cmp	r3, #0
 8008550:	d00a      	beq.n	8008568 <pvPortMalloc+0x19c>
        __asm volatile
 8008552:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008556:	f383 8811 	msr	BASEPRI, r3
 800855a:	f3bf 8f6f 	isb	sy
 800855e:	f3bf 8f4f 	dsb	sy
 8008562:	60fb      	str	r3, [r7, #12]
    }
 8008564:	bf00      	nop
 8008566:	e7fe      	b.n	8008566 <pvPortMalloc+0x19a>
    return pvReturn;
 8008568:	69fb      	ldr	r3, [r7, #28]
}
 800856a:	4618      	mov	r0, r3
 800856c:	3728      	adds	r7, #40	; 0x28
 800856e:	46bd      	mov	sp, r7
 8008570:	bd80      	pop	{r7, pc}
 8008572:	bf00      	nop
 8008574:	2000230c 	.word	0x2000230c
 8008578:	20002320 	.word	0x20002320
 800857c:	20002310 	.word	0x20002310
 8008580:	20002304 	.word	0x20002304
 8008584:	20002314 	.word	0x20002314
 8008588:	20002318 	.word	0x20002318

0800858c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 800858c:	b580      	push	{r7, lr}
 800858e:	b086      	sub	sp, #24
 8008590:	af00      	add	r7, sp, #0
 8008592:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	2b00      	cmp	r3, #0
 800859c:	d04d      	beq.n	800863a <vPortFree+0xae>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 800859e:	2308      	movs	r3, #8
 80085a0:	425b      	negs	r3, r3
 80085a2:	697a      	ldr	r2, [r7, #20]
 80085a4:	4413      	add	r3, r2
 80085a6:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 80085a8:	697b      	ldr	r3, [r7, #20]
 80085aa:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80085ac:	693b      	ldr	r3, [r7, #16]
 80085ae:	685a      	ldr	r2, [r3, #4]
 80085b0:	4b24      	ldr	r3, [pc, #144]	; (8008644 <vPortFree+0xb8>)
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	4013      	ands	r3, r2
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d10a      	bne.n	80085d0 <vPortFree+0x44>
        __asm volatile
 80085ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085be:	f383 8811 	msr	BASEPRI, r3
 80085c2:	f3bf 8f6f 	isb	sy
 80085c6:	f3bf 8f4f 	dsb	sy
 80085ca:	60fb      	str	r3, [r7, #12]
    }
 80085cc:	bf00      	nop
 80085ce:	e7fe      	b.n	80085ce <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 80085d0:	693b      	ldr	r3, [r7, #16]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d00a      	beq.n	80085ee <vPortFree+0x62>
        __asm volatile
 80085d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085dc:	f383 8811 	msr	BASEPRI, r3
 80085e0:	f3bf 8f6f 	isb	sy
 80085e4:	f3bf 8f4f 	dsb	sy
 80085e8:	60bb      	str	r3, [r7, #8]
    }
 80085ea:	bf00      	nop
 80085ec:	e7fe      	b.n	80085ec <vPortFree+0x60>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80085ee:	693b      	ldr	r3, [r7, #16]
 80085f0:	685a      	ldr	r2, [r3, #4]
 80085f2:	4b14      	ldr	r3, [pc, #80]	; (8008644 <vPortFree+0xb8>)
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	4013      	ands	r3, r2
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d01e      	beq.n	800863a <vPortFree+0xae>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 80085fc:	693b      	ldr	r3, [r7, #16]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	2b00      	cmp	r3, #0
 8008602:	d11a      	bne.n	800863a <vPortFree+0xae>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008604:	693b      	ldr	r3, [r7, #16]
 8008606:	685a      	ldr	r2, [r3, #4]
 8008608:	4b0e      	ldr	r3, [pc, #56]	; (8008644 <vPortFree+0xb8>)
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	43db      	mvns	r3, r3
 800860e:	401a      	ands	r2, r3
 8008610:	693b      	ldr	r3, [r7, #16]
 8008612:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8008614:	f7fe f950 	bl	80068b8 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8008618:	693b      	ldr	r3, [r7, #16]
 800861a:	685a      	ldr	r2, [r3, #4]
 800861c:	4b0a      	ldr	r3, [pc, #40]	; (8008648 <vPortFree+0xbc>)
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	4413      	add	r3, r2
 8008622:	4a09      	ldr	r2, [pc, #36]	; (8008648 <vPortFree+0xbc>)
 8008624:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008626:	6938      	ldr	r0, [r7, #16]
 8008628:	f000 f874 	bl	8008714 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 800862c:	4b07      	ldr	r3, [pc, #28]	; (800864c <vPortFree+0xc0>)
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	3301      	adds	r3, #1
 8008632:	4a06      	ldr	r2, [pc, #24]	; (800864c <vPortFree+0xc0>)
 8008634:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8008636:	f7fe f94d 	bl	80068d4 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 800863a:	bf00      	nop
 800863c:	3718      	adds	r7, #24
 800863e:	46bd      	mov	sp, r7
 8008640:	bd80      	pop	{r7, pc}
 8008642:	bf00      	nop
 8008644:	20002320 	.word	0x20002320
 8008648:	20002310 	.word	0x20002310
 800864c:	2000231c 	.word	0x2000231c

08008650 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8008650:	b480      	push	{r7}
 8008652:	b085      	sub	sp, #20
 8008654:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008656:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800865a:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 800865c:	4b27      	ldr	r3, [pc, #156]	; (80086fc <prvHeapInit+0xac>)
 800865e:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	f003 0307 	and.w	r3, r3, #7
 8008666:	2b00      	cmp	r3, #0
 8008668:	d00c      	beq.n	8008684 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	3307      	adds	r3, #7
 800866e:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	f023 0307 	bic.w	r3, r3, #7
 8008676:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008678:	68ba      	ldr	r2, [r7, #8]
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	1ad3      	subs	r3, r2, r3
 800867e:	4a1f      	ldr	r2, [pc, #124]	; (80086fc <prvHeapInit+0xac>)
 8008680:	4413      	add	r3, r2
 8008682:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008688:	4a1d      	ldr	r2, [pc, #116]	; (8008700 <prvHeapInit+0xb0>)
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800868e:	4b1c      	ldr	r3, [pc, #112]	; (8008700 <prvHeapInit+0xb0>)
 8008690:	2200      	movs	r2, #0
 8008692:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	68ba      	ldr	r2, [r7, #8]
 8008698:	4413      	add	r3, r2
 800869a:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 800869c:	2208      	movs	r2, #8
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	1a9b      	subs	r3, r3, r2
 80086a2:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	f023 0307 	bic.w	r3, r3, #7
 80086aa:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	4a15      	ldr	r2, [pc, #84]	; (8008704 <prvHeapInit+0xb4>)
 80086b0:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 80086b2:	4b14      	ldr	r3, [pc, #80]	; (8008704 <prvHeapInit+0xb4>)
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	2200      	movs	r2, #0
 80086b8:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 80086ba:	4b12      	ldr	r3, [pc, #72]	; (8008704 <prvHeapInit+0xb4>)
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	2200      	movs	r2, #0
 80086c0:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80086c6:	683b      	ldr	r3, [r7, #0]
 80086c8:	68fa      	ldr	r2, [r7, #12]
 80086ca:	1ad2      	subs	r2, r2, r3
 80086cc:	683b      	ldr	r3, [r7, #0]
 80086ce:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80086d0:	4b0c      	ldr	r3, [pc, #48]	; (8008704 <prvHeapInit+0xb4>)
 80086d2:	681a      	ldr	r2, [r3, #0]
 80086d4:	683b      	ldr	r3, [r7, #0]
 80086d6:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80086d8:	683b      	ldr	r3, [r7, #0]
 80086da:	685b      	ldr	r3, [r3, #4]
 80086dc:	4a0a      	ldr	r2, [pc, #40]	; (8008708 <prvHeapInit+0xb8>)
 80086de:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80086e0:	683b      	ldr	r3, [r7, #0]
 80086e2:	685b      	ldr	r3, [r3, #4]
 80086e4:	4a09      	ldr	r2, [pc, #36]	; (800870c <prvHeapInit+0xbc>)
 80086e6:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80086e8:	4b09      	ldr	r3, [pc, #36]	; (8008710 <prvHeapInit+0xc0>)
 80086ea:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80086ee:	601a      	str	r2, [r3, #0]
}
 80086f0:	bf00      	nop
 80086f2:	3714      	adds	r7, #20
 80086f4:	46bd      	mov	sp, r7
 80086f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086fa:	4770      	bx	lr
 80086fc:	20000304 	.word	0x20000304
 8008700:	20002304 	.word	0x20002304
 8008704:	2000230c 	.word	0x2000230c
 8008708:	20002314 	.word	0x20002314
 800870c:	20002310 	.word	0x20002310
 8008710:	20002320 	.word	0x20002320

08008714 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8008714:	b480      	push	{r7}
 8008716:	b085      	sub	sp, #20
 8008718:	af00      	add	r7, sp, #0
 800871a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800871c:	4b28      	ldr	r3, [pc, #160]	; (80087c0 <prvInsertBlockIntoFreeList+0xac>)
 800871e:	60fb      	str	r3, [r7, #12]
 8008720:	e002      	b.n	8008728 <prvInsertBlockIntoFreeList+0x14>
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	60fb      	str	r3, [r7, #12]
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	687a      	ldr	r2, [r7, #4]
 800872e:	429a      	cmp	r2, r3
 8008730:	d8f7      	bhi.n	8008722 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	685b      	ldr	r3, [r3, #4]
 800873a:	68ba      	ldr	r2, [r7, #8]
 800873c:	4413      	add	r3, r2
 800873e:	687a      	ldr	r2, [r7, #4]
 8008740:	429a      	cmp	r2, r3
 8008742:	d108      	bne.n	8008756 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	685a      	ldr	r2, [r3, #4]
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	685b      	ldr	r3, [r3, #4]
 800874c:	441a      	add	r2, r3
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	685b      	ldr	r3, [r3, #4]
 800875e:	68ba      	ldr	r2, [r7, #8]
 8008760:	441a      	add	r2, r3
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	429a      	cmp	r2, r3
 8008768:	d118      	bne.n	800879c <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	681a      	ldr	r2, [r3, #0]
 800876e:	4b15      	ldr	r3, [pc, #84]	; (80087c4 <prvInsertBlockIntoFreeList+0xb0>)
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	429a      	cmp	r2, r3
 8008774:	d00d      	beq.n	8008792 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	685a      	ldr	r2, [r3, #4]
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	685b      	ldr	r3, [r3, #4]
 8008780:	441a      	add	r2, r3
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	681a      	ldr	r2, [r3, #0]
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	601a      	str	r2, [r3, #0]
 8008790:	e008      	b.n	80087a4 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008792:	4b0c      	ldr	r3, [pc, #48]	; (80087c4 <prvInsertBlockIntoFreeList+0xb0>)
 8008794:	681a      	ldr	r2, [r3, #0]
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	601a      	str	r2, [r3, #0]
 800879a:	e003      	b.n	80087a4 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	681a      	ldr	r2, [r3, #0]
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80087a4:	68fa      	ldr	r2, [r7, #12]
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	429a      	cmp	r2, r3
 80087aa:	d002      	beq.n	80087b2 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	687a      	ldr	r2, [r7, #4]
 80087b0:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80087b2:	bf00      	nop
 80087b4:	3714      	adds	r7, #20
 80087b6:	46bd      	mov	sp, r7
 80087b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087bc:	4770      	bx	lr
 80087be:	bf00      	nop
 80087c0:	20002304 	.word	0x20002304
 80087c4:	2000230c 	.word	0x2000230c

080087c8 <__libc_init_array>:
 80087c8:	b570      	push	{r4, r5, r6, lr}
 80087ca:	4d0d      	ldr	r5, [pc, #52]	; (8008800 <__libc_init_array+0x38>)
 80087cc:	4c0d      	ldr	r4, [pc, #52]	; (8008804 <__libc_init_array+0x3c>)
 80087ce:	1b64      	subs	r4, r4, r5
 80087d0:	10a4      	asrs	r4, r4, #2
 80087d2:	2600      	movs	r6, #0
 80087d4:	42a6      	cmp	r6, r4
 80087d6:	d109      	bne.n	80087ec <__libc_init_array+0x24>
 80087d8:	4d0b      	ldr	r5, [pc, #44]	; (8008808 <__libc_init_array+0x40>)
 80087da:	4c0c      	ldr	r4, [pc, #48]	; (800880c <__libc_init_array+0x44>)
 80087dc:	f000 f842 	bl	8008864 <_init>
 80087e0:	1b64      	subs	r4, r4, r5
 80087e2:	10a4      	asrs	r4, r4, #2
 80087e4:	2600      	movs	r6, #0
 80087e6:	42a6      	cmp	r6, r4
 80087e8:	d105      	bne.n	80087f6 <__libc_init_array+0x2e>
 80087ea:	bd70      	pop	{r4, r5, r6, pc}
 80087ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80087f0:	4798      	blx	r3
 80087f2:	3601      	adds	r6, #1
 80087f4:	e7ee      	b.n	80087d4 <__libc_init_array+0xc>
 80087f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80087fa:	4798      	blx	r3
 80087fc:	3601      	adds	r6, #1
 80087fe:	e7f2      	b.n	80087e6 <__libc_init_array+0x1e>
 8008800:	08008b00 	.word	0x08008b00
 8008804:	08008b00 	.word	0x08008b00
 8008808:	08008b00 	.word	0x08008b00
 800880c:	08008b04 	.word	0x08008b04

08008810 <memcpy>:
 8008810:	440a      	add	r2, r1
 8008812:	4291      	cmp	r1, r2
 8008814:	f100 33ff 	add.w	r3, r0, #4294967295
 8008818:	d100      	bne.n	800881c <memcpy+0xc>
 800881a:	4770      	bx	lr
 800881c:	b510      	push	{r4, lr}
 800881e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008822:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008826:	4291      	cmp	r1, r2
 8008828:	d1f9      	bne.n	800881e <memcpy+0xe>
 800882a:	bd10      	pop	{r4, pc}

0800882c <memset>:
 800882c:	4402      	add	r2, r0
 800882e:	4603      	mov	r3, r0
 8008830:	4293      	cmp	r3, r2
 8008832:	d100      	bne.n	8008836 <memset+0xa>
 8008834:	4770      	bx	lr
 8008836:	f803 1b01 	strb.w	r1, [r3], #1
 800883a:	e7f9      	b.n	8008830 <memset+0x4>

0800883c <strncmp>:
 800883c:	b510      	push	{r4, lr}
 800883e:	b17a      	cbz	r2, 8008860 <strncmp+0x24>
 8008840:	4603      	mov	r3, r0
 8008842:	3901      	subs	r1, #1
 8008844:	1884      	adds	r4, r0, r2
 8008846:	f813 0b01 	ldrb.w	r0, [r3], #1
 800884a:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800884e:	4290      	cmp	r0, r2
 8008850:	d101      	bne.n	8008856 <strncmp+0x1a>
 8008852:	42a3      	cmp	r3, r4
 8008854:	d101      	bne.n	800885a <strncmp+0x1e>
 8008856:	1a80      	subs	r0, r0, r2
 8008858:	bd10      	pop	{r4, pc}
 800885a:	2800      	cmp	r0, #0
 800885c:	d1f3      	bne.n	8008846 <strncmp+0xa>
 800885e:	e7fa      	b.n	8008856 <strncmp+0x1a>
 8008860:	4610      	mov	r0, r2
 8008862:	e7f9      	b.n	8008858 <strncmp+0x1c>

08008864 <_init>:
 8008864:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008866:	bf00      	nop
 8008868:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800886a:	bc08      	pop	{r3}
 800886c:	469e      	mov	lr, r3
 800886e:	4770      	bx	lr

08008870 <_fini>:
 8008870:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008872:	bf00      	nop
 8008874:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008876:	bc08      	pop	{r3}
 8008878:	469e      	mov	lr, r3
 800887a:	4770      	bx	lr
