#! /home/free/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-372-g9a0ce046c)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/free/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/free/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/free/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/free/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/free/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x555555d5c4e0 .scope module, "femtoPLL" "femtoPLL" 2 8;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "pclk";
    .port_info 1 /OUTPUT 1 "clk";
P_0x555555ccf200 .param/l "freq" 0 2 9, +C4<00000000000000000000000000101000>;
v0x555555d7bd30_0 .net "clk", 0 0, L_0x555555d5ddd0;  1 drivers
o0x7fca147dc168 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555d7bdf0_0 .net "pclk", 0 0, o0x7fca147dc168;  0 drivers
S_0x555555d32eb0 .scope generate, "genblk1" "genblk1" 2 23, 2 23 0, S_0x555555d5c4e0;
 .timescale -9 -12;
S_0x555555d3cac0 .scope module, "pll" "SB_PLL40_CORE" 2 14, 3 15 0, S_0x555555d5c4e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "REFERENCECLK";
    .port_info 1 /OUTPUT 1 "PLLOUTCORE";
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBAL";
    .port_info 3 /INPUT 1 "EXTFEEDBACK";
    .port_info 4 /INPUT 1 "DYNAMICDELAY";
    .port_info 5 /OUTPUT 1 "LOCK";
    .port_info 6 /INPUT 1 "BYPASS";
    .port_info 7 /INPUT 1 "RESETB";
    .port_info 8 /INPUT 1 "LATCHINPUTVALUE";
    .port_info 9 /INPUT 1 "SDI";
    .port_info 10 /INPUT 1 "SCLK";
    .port_info 11 /INPUT 1 "SHIFTREG_O";
P_0x555555d3d6b0 .param/l "DIVF" 0 3 32, C4<0000000>;
P_0x555555d3d6f0 .param/l "DIVQ" 0 3 33, C4<000>;
P_0x555555d3d730 .param/l "DIVR" 0 3 31, C4<0000>;
P_0x555555d3d770 .param/str "FEEDBACK_PATH" 0 3 29, "SIMPLE";
P_0x555555d3d7b0 .param/l "FILTER_RANGE" 0 3 34, C4<000>;
P_0x555555d3d7f0 .param/str "PLLOUT_SELECT" 0 3 30, "GENCLK";
L_0x555555d5ddd0 .functor BUFZ 1, o0x7fca147dc168, C4<0>, C4<0>, C4<0>;
L_0x555555d68a10 .functor BUFZ 1, o0x7fca147dc168, C4<0>, C4<0>, C4<0>;
L_0x7fca14793060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555d12d20_0 .net "BYPASS", 0 0, L_0x7fca14793060;  1 drivers
o0x7fca147dc048 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555d067f0_0 .net "DYNAMICDELAY", 0 0, o0x7fca147dc048;  0 drivers
o0x7fca147dc078 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555cc9a00_0 .net "EXTFEEDBACK", 0 0, o0x7fca147dc078;  0 drivers
o0x7fca147dc0a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555d69340_0 .net "LATCHINPUTVALUE", 0 0, o0x7fca147dc0a8;  0 drivers
L_0x7fca14793018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555555d62dc0_0 .net "LOCK", 0 0, L_0x7fca14793018;  1 drivers
v0x555555d5dea0_0 .net "PLLOUTCORE", 0 0, L_0x555555d5ddd0;  alias, 1 drivers
v0x555555d68b20_0 .net "PLLOUTGLOBAL", 0 0, L_0x555555d68a10;  1 drivers
v0x555555d7b7f0_0 .net "REFERENCECLK", 0 0, o0x7fca147dc168;  alias, 0 drivers
L_0x7fca147930a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555555d7b8b0_0 .net "RESETB", 0 0, L_0x7fca147930a8;  1 drivers
o0x7fca147dc1c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555d7b970_0 .net "SCLK", 0 0, o0x7fca147dc1c8;  0 drivers
o0x7fca147dc1f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555d7ba30_0 .net "SDI", 0 0, o0x7fca147dc1f8;  0 drivers
o0x7fca147dc228 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555d7baf0_0 .net "SHIFTREG_O", 0 0, o0x7fca147dc228;  0 drivers
S_0x555555d23010 .scope module, "testbench" "testbench" 4 3;
 .timescale -9 -12;
v0x555555d8ee80_0 .net "LEDS", 3 0, L_0x555555db5a00;  1 drivers
v0x555555d8efb0_0 .var "RESET", 0 0;
v0x555555d8f0c0_0 .var "RXD", 0 0;
v0x555555d8f160_0 .net "TXD", 0 0, L_0x555555db4c20;  1 drivers
S_0x555555d217f0 .scope module, "uut" "SOC" 4 13, 5 313 0, S_0x555555d23010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "RESET";
    .port_info 1 /OUTPUT 4 "LEDS";
    .port_info 2 /INPUT 1 "RXD";
    .port_info 3 /OUTPUT 1 "TXD";
P_0x555555d7beb0 .param/l "IO_GPIO_bit" 1 5 358, +C4<00000000000000000000000000000000>;
P_0x555555d7bef0 .param/l "IO_UART_CNTL_bit" 1 5 360, +C4<00000000000000000000000000000010>;
P_0x555555d7bf30 .param/l "IO_UART_DAT_bit" 1 5 359, +C4<00000000000000000000000000000001>;
L_0x555555db4250 .functor AND 1, L_0x555555db3890, L_0x555555db31e0, C4<1>, C4<1>;
L_0x555555db43f0 .functor AND 4, L_0x555555db42c0, L_0x555555db2590, C4<1111>, C4<1111>;
L_0x555555db4540 .functor AND 1, L_0x555555db37f0, L_0x555555db3930, C4<1>, C4<1>;
L_0x555555db4650 .functor AND 1, L_0x555555db4540, L_0x555555db45b0, C4<1>, C4<1>;
L_0x555555db4850 .functor AND 1, L_0x555555db37f0, L_0x555555db47b0, C4<1>, C4<1>;
v0x555555d8d280_0 .net "IO_rdata", 31 0, L_0x555555db5590;  1 drivers
v0x555555d8d360_0 .net "LEDS", 3 0, L_0x555555db5a00;  alias, 1 drivers
v0x555555d8d450_0 .net "RAM_rdata", 31 0, v0x555555d8b840_0;  1 drivers
v0x555555d8d550_0 .net "RESET", 0 0, v0x555555d8efb0_0;  1 drivers
v0x555555d8d620_0 .net "RXD", 0 0, v0x555555d8f0c0_0;  1 drivers
v0x555555d8d710_0 .net "TXD", 0 0, L_0x555555db4c20;  alias, 1 drivers
v0x555555d8d7b0_0 .net *"_ivl_10", 3 0, L_0x555555db42c0;  1 drivers
v0x555555d8d850_0 .net *"_ivl_14", 0 0, L_0x555555db4540;  1 drivers
v0x555555d8d910_0 .net *"_ivl_17", 0 0, L_0x555555db45b0;  1 drivers
v0x555555d8da80_0 .net *"_ivl_21", 0 0, L_0x555555db47b0;  1 drivers
v0x555555d8db60_0 .net *"_ivl_29", 0 0, L_0x555555db4f50;  1 drivers
L_0x7fca14793d08 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555d8dc40_0 .net/2u *"_ivl_30", 21 0, L_0x7fca14793d08;  1 drivers
v0x555555d8dd20_0 .net *"_ivl_33", 0 0, L_0x555555db50e0;  1 drivers
L_0x7fca14793d50 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x555555d8dde0_0 .net/2u *"_ivl_34", 8 0, L_0x7fca14793d50;  1 drivers
v0x555555d8dec0_0 .net *"_ivl_36", 31 0, L_0x555555db5180;  1 drivers
v0x555555d8dfa0_0 .net *"_ivl_39", 0 0, L_0x555555db52e0;  1 drivers
L_0x7fca14793d98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555d8e080_0 .net/2u *"_ivl_40", 31 0, L_0x7fca14793d98;  1 drivers
v0x555555d8e160_0 .net *"_ivl_42", 31 0, L_0x555555db5380;  1 drivers
v0x555555d8e240_0 .net "clk", 0 0, L_0x555555db5270;  1 drivers
v0x555555d8e2e0_0 .net "clk_int", 0 0, v0x555555d8cfd0_0;  1 drivers
v0x555555d8e380_0 .net "gpio_rdata", 31 0, L_0x555555db5990;  1 drivers
v0x555555d8e440_0 .net "gpio_sel", 0 0, L_0x555555db4850;  1 drivers
v0x555555d8e510_0 .net "isIO", 0 0, L_0x555555db37f0;  1 drivers
v0x555555d8e5b0_0 .net "isRAM", 0 0, L_0x555555db3890;  1 drivers
v0x555555d8e650_0 .net "mem_addr", 31 0, L_0x555555db2b70;  1 drivers
v0x555555d8e760_0 .net "mem_rdata", 31 0, L_0x555555db5720;  1 drivers
v0x555555d8e820_0 .net "mem_rstrb", 0 0, L_0x555555db31e0;  1 drivers
v0x555555d8e8f0_0 .net "mem_wdata", 31 0, L_0x555555db00f0;  1 drivers
v0x555555d8e990_0 .net "mem_wmask", 3 0, L_0x555555db2590;  1 drivers
v0x555555d8ea60_0 .net "mem_wordaddr", 29 0, L_0x555555db36c0;  1 drivers
v0x555555d8eb20_0 .net "mem_wstrb", 0 0, L_0x555555db3930;  1 drivers
v0x555555d8ebf0_0 .net "resetn", 0 0, L_0x555555db58f0;  1 drivers
v0x555555d8ec90_0 .net "uart_ready", 0 0, v0x555555d8cb30_0;  1 drivers
v0x555555d8ed60_0 .net "uart_valid", 0 0, L_0x555555db4650;  1 drivers
L_0x555555db36c0 .part L_0x555555db2b70, 2, 30;
L_0x555555db37f0 .part L_0x555555db2b70, 22, 1;
L_0x555555db3890 .reduce/nor L_0x555555db37f0;
L_0x555555db3930 .reduce/or L_0x555555db2590;
L_0x555555db42c0 .concat [ 1 1 1 1], L_0x555555db3890, L_0x555555db3890, L_0x555555db3890, L_0x555555db3890;
L_0x555555db45b0 .part L_0x555555db36c0, 1, 1;
L_0x555555db47b0 .part L_0x555555db36c0, 0, 1;
L_0x555555db4d30 .reduce/nor L_0x555555db58f0;
L_0x555555db4eb0 .part L_0x555555db00f0, 0, 8;
L_0x555555db4f50 .part L_0x555555db36c0, 2, 1;
L_0x555555db50e0 .reduce/nor v0x555555d8cb30_0;
L_0x555555db5180 .concat [ 9 1 22 0], L_0x7fca14793d50, L_0x555555db50e0, L_0x7fca14793d08;
L_0x555555db52e0 .part L_0x555555db36c0, 0, 1;
L_0x555555db5380 .functor MUXZ 32, L_0x7fca14793d98, L_0x555555db5990, L_0x555555db52e0, C4<>;
L_0x555555db5590 .functor MUXZ 32, L_0x555555db5380, L_0x555555db5180, L_0x555555db4f50, C4<>;
L_0x555555db5720 .functor MUXZ 32, L_0x555555db5590, v0x555555d8b840_0, L_0x555555db3890, C4<>;
S_0x555555d22400 .scope module, "CPU" "Processor" 5 331, 5 38 0, S_0x555555d217f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /OUTPUT 32 "mem_addr";
    .port_info 3 /INPUT 32 "mem_rdata";
    .port_info 4 /OUTPUT 1 "mem_rstrb";
    .port_info 5 /OUTPUT 32 "mem_wdata";
    .port_info 6 /OUTPUT 4 "mem_wmask";
P_0x555555c79310 .param/l "EXECUTE" 1 5 249, +C4<00000000000000000000000000000011>;
P_0x555555c79350 .param/l "FETCH_INSTR" 1 5 246, +C4<00000000000000000000000000000000>;
P_0x555555c79390 .param/l "FETCH_REGS" 1 5 248, +C4<00000000000000000000000000000010>;
P_0x555555c793d0 .param/l "LOAD" 1 5 250, +C4<00000000000000000000000000000100>;
P_0x555555c79410 .param/l "STORE" 1 5 252, +C4<00000000000000000000000000000110>;
P_0x555555c79450 .param/l "WAIT_DATA" 1 5 251, +C4<00000000000000000000000000000101>;
P_0x555555c79490 .param/l "WAIT_INSTR" 1 5 247, +C4<00000000000000000000000000000001>;
L_0x555555d125f0 .functor BUFZ 32, v0x555555d89440_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555555da3e80 .functor OR 1, L_0x555555d8f450, L_0x555555d8f910, C4<0>, C4<0>;
L_0x555555da47c0 .functor NOT 32, L_0x555555da3fc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555555da4f30 .functor XOR 1, L_0x555555da5390, L_0x555555da5430, C4<0>, C4<0>;
L_0x555555da6ba0 .functor AND 1, L_0x555555da6820, L_0x555555da6b00, C4<1>, C4<1>;
L_0x555555da8310 .functor OR 1, L_0x555555d8fd10, L_0x555555d8fb30, C4<0>, C4<0>;
L_0x555555da9350 .functor AND 1, L_0x555555d8f910, v0x555555d89b40_0, C4<1>, C4<1>;
L_0x555555da93c0 .functor OR 1, L_0x555555da9350, L_0x555555d8fd10, C4<0>, C4<0>;
L_0x555555daa0c0 .functor AND 1, L_0x555555dac390, L_0x555555dacd70, C4<1>, C4<1>;
L_0x555555db2000 .functor AND 1, L_0x555555db1e20, L_0x555555db1f60, C4<1>, C4<1>;
L_0x555555db21c0 .functor AND 1, L_0x555555db2000, L_0x555555db2120, C4<1>, C4<1>;
L_0x555555db2480 .functor OR 1, L_0x555555db21c0, L_0x555555db2920, C4<0>, C4<0>;
L_0x555555db2a60 .functor OR 1, L_0x555555db26f0, L_0x555555db2fb0, C4<0>, C4<0>;
L_0x555555db31e0 .functor OR 1, L_0x555555db2d50, L_0x555555db30a0, C4<0>, C4<0>;
L_0x555555db2590 .functor AND 4, L_0x555555db3bc0, L_0x555555db1c40, C4<1111>, C4<1111>;
v0x555555d7ca90_0 .net "Bimm", 31 0, L_0x555555da2c20;  1 drivers
v0x555555d7cb90_0 .net "EQ", 0 0, L_0x555555da5f90;  1 drivers
v0x555555d7cc50_0 .net "Iimm", 31 0, L_0x555555da1680;  1 drivers
v0x555555d7cd40_0 .net "Jimm", 31 0, L_0x555555da34a0;  1 drivers
v0x555555d7ce20_0 .net "LOAD_byte", 7 0, L_0x555555dabe10;  1 drivers
v0x555555d7cf50_0 .net "LOAD_data", 31 0, L_0x555555dae450;  1 drivers
v0x555555d7d030_0 .net "LOAD_halfword", 15 0, L_0x555555dab3e0;  1 drivers
v0x555555d7d110_0 .net "LOAD_sign", 0 0, L_0x555555daa0c0;  1 drivers
v0x555555d7d1d0_0 .net "LT", 0 0, L_0x555555da5ab0;  1 drivers
v0x555555d7d290_0 .net "LTU", 0 0, L_0x555555da5c40;  1 drivers
v0x555555d7d350_0 .var "PC", 31 0;
v0x555555d7d430_0 .net "PCplus4", 31 0, L_0x555555da83d0;  1 drivers
v0x555555d7d510_0 .net "PCplusImm", 31 0, L_0x555555da8270;  1 drivers
v0x555555d7d5f0 .array "RegisterBank", 31 0, 31 0;
v0x555555d7d6b0_0 .net "STORE_wmask", 3 0, L_0x555555db1c40;  1 drivers
v0x555555d7d790_0 .net "Simm", 31 0, L_0x555555da2140;  1 drivers
v0x555555d7d870_0 .net "Uimm", 31 0, L_0x555555da0d90;  1 drivers
v0x555555d7d950_0 .net *"_ivl_1", 6 0, L_0x555555d8f320;  1 drivers
v0x555555d7da30_0 .net *"_ivl_101", 0 0, L_0x555555da29f0;  1 drivers
v0x555555d7db10_0 .net *"_ivl_102", 11 0, L_0x555555da2f70;  1 drivers
v0x555555d7dbf0_0 .net *"_ivl_105", 7 0, L_0x555555da3160;  1 drivers
v0x555555d7dcd0_0 .net *"_ivl_107", 0 0, L_0x555555da3200;  1 drivers
v0x555555d7ddb0_0 .net *"_ivl_109", 9 0, L_0x555555da3400;  1 drivers
L_0x7fca14793450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555d7de90_0 .net/2u *"_ivl_110", 0 0, L_0x7fca14793450;  1 drivers
v0x555555d7df70_0 .net *"_ivl_126", 0 0, L_0x555555da3e80;  1 drivers
v0x555555d7e050_0 .net *"_ivl_13", 6 0, L_0x555555d8f870;  1 drivers
v0x555555d7e130_0 .net *"_ivl_131", 4 0, L_0x555555da42a0;  1 drivers
v0x555555d7e210_0 .net *"_ivl_133", 4 0, L_0x555555da4390;  1 drivers
L_0x7fca14793498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555555d7e2f0_0 .net/2u *"_ivl_138", 0 0, L_0x7fca14793498;  1 drivers
L_0x7fca14793180 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x555555d7e3d0_0 .net/2u *"_ivl_14", 6 0, L_0x7fca14793180;  1 drivers
v0x555555d7e4b0_0 .net *"_ivl_140", 31 0, L_0x555555da47c0;  1 drivers
v0x555555d7e590_0 .net *"_ivl_142", 32 0, L_0x555555da4a90;  1 drivers
L_0x7fca147934e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555d7e670_0 .net/2u *"_ivl_144", 0 0, L_0x7fca147934e0;  1 drivers
v0x555555d7e960_0 .net *"_ivl_146", 32 0, L_0x555555da4bd0;  1 drivers
v0x555555d7ea40_0 .net *"_ivl_148", 32 0, L_0x555555da4e90;  1 drivers
L_0x7fca14793528 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555555d7eb20_0 .net/2u *"_ivl_150", 32 0, L_0x7fca14793528;  1 drivers
v0x555555d7ec00_0 .net *"_ivl_155", 0 0, L_0x555555da5390;  1 drivers
v0x555555d7ece0_0 .net *"_ivl_157", 0 0, L_0x555555da5430;  1 drivers
v0x555555d7edc0_0 .net *"_ivl_158", 0 0, L_0x555555da4f30;  1 drivers
v0x555555d7eea0_0 .net *"_ivl_161", 0 0, L_0x555555da5720;  1 drivers
v0x555555d7ef80_0 .net *"_ivl_163", 0 0, L_0x555555da57c0;  1 drivers
v0x555555d7f060_0 .net *"_ivl_169", 31 0, L_0x555555da5ef0;  1 drivers
L_0x7fca14793570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555d7f140_0 .net/2u *"_ivl_170", 31 0, L_0x7fca14793570;  1 drivers
L_0x7fca147935b8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x555555d7f220_0 .net/2u *"_ivl_174", 2 0, L_0x7fca147935b8;  1 drivers
v0x555555d7f300_0 .net *"_ivl_176", 0 0, L_0x555555da62d0;  1 drivers
v0x555555d7f3c0_0 .net *"_ivl_179", 31 0, L_0x555555da6410;  1 drivers
v0x555555d7f4a0_0 .net *"_ivl_183", 0 0, L_0x555555da6820;  1 drivers
v0x555555d7f580_0 .net *"_ivl_185", 0 0, L_0x555555da6b00;  1 drivers
v0x555555d7f660_0 .net *"_ivl_186", 0 0, L_0x555555da6ba0;  1 drivers
v0x555555d7f740_0 .net *"_ivl_188", 32 0, L_0x555555da6ce0;  1 drivers
v0x555555d7f820_0 .net *"_ivl_19", 6 0, L_0x555555d8fa90;  1 drivers
v0x555555d7f900_0 .net *"_ivl_191", 4 0, L_0x555555da7070;  1 drivers
v0x555555d7f9e0_0 .net *"_ivl_192", 32 0, L_0x555555da7110;  1 drivers
v0x555555d7fac0_0 .net *"_ivl_199", 0 0, L_0x555555da7900;  1 drivers
L_0x7fca147930f0 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x555555d7fba0_0 .net/2u *"_ivl_2", 6 0, L_0x7fca147930f0;  1 drivers
L_0x7fca147931c8 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x555555d7fc80_0 .net/2u *"_ivl_20", 6 0, L_0x7fca147931c8;  1 drivers
v0x555555d7fd60_0 .net *"_ivl_201", 0 0, L_0x555555da79a0;  1 drivers
v0x555555d7fe40_0 .net *"_ivl_202", 31 0, L_0x555555da7cc0;  1 drivers
v0x555555d7ff20_0 .net *"_ivl_204", 31 0, L_0x555555da7e50;  1 drivers
L_0x7fca14793600 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x555555d80000_0 .net/2u *"_ivl_208", 31 0, L_0x7fca14793600;  1 drivers
v0x555555d800e0_0 .net *"_ivl_213", 0 0, L_0x555555da8310;  1 drivers
v0x555555d801a0_0 .net *"_ivl_214", 31 0, L_0x555555da8890;  1 drivers
v0x555555d80280_0 .net *"_ivl_216", 31 0, L_0x555555da8980;  1 drivers
v0x555555d80360_0 .net *"_ivl_218", 31 0, L_0x555555da8dc0;  1 drivers
v0x555555d80440_0 .net *"_ivl_223", 0 0, L_0x555555da9350;  1 drivers
v0x555555d80910_0 .net *"_ivl_225", 0 0, L_0x555555da93c0;  1 drivers
v0x555555d809d0_0 .net *"_ivl_227", 30 0, L_0x555555da94d0;  1 drivers
L_0x7fca14793648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555d80ab0_0 .net/2u *"_ivl_228", 0 0, L_0x7fca14793648;  1 drivers
v0x555555d80b90_0 .net *"_ivl_230", 31 0, L_0x555555da95c0;  1 drivers
v0x555555d80c70_0 .net *"_ivl_232", 31 0, L_0x555555da99d0;  1 drivers
v0x555555d80d50_0 .net *"_ivl_236", 31 0, L_0x555555da9ee0;  1 drivers
v0x555555d80e30_0 .net *"_ivl_241", 1 0, L_0x555555daa4c0;  1 drivers
L_0x7fca14793690 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555555d80f10_0 .net/2u *"_ivl_242", 1 0, L_0x7fca14793690;  1 drivers
v0x555555d80ff0_0 .net *"_ivl_247", 1 0, L_0x555555daa9a0;  1 drivers
L_0x7fca147936d8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x555555d810d0_0 .net/2u *"_ivl_248", 1 0, L_0x7fca147936d8;  1 drivers
v0x555555d811b0_0 .net *"_ivl_25", 6 0, L_0x555555d8fc70;  1 drivers
v0x555555d81290_0 .net *"_ivl_253", 0 0, L_0x555555daae40;  1 drivers
v0x555555d81370_0 .net *"_ivl_255", 15 0, L_0x555555daaf30;  1 drivers
v0x555555d81450_0 .net *"_ivl_257", 15 0, L_0x555555dab340;  1 drivers
L_0x7fca14793210 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x555555d81530_0 .net/2u *"_ivl_26", 6 0, L_0x7fca14793210;  1 drivers
v0x555555d81610_0 .net *"_ivl_261", 0 0, L_0x555555dab8a0;  1 drivers
v0x555555d816f0_0 .net *"_ivl_263", 7 0, L_0x555555dab940;  1 drivers
v0x555555d817d0_0 .net *"_ivl_265", 7 0, L_0x555555dabd70;  1 drivers
v0x555555d818b0_0 .net *"_ivl_269", 0 0, L_0x555555dac2f0;  1 drivers
v0x555555d81990_0 .net *"_ivl_271", 0 0, L_0x555555dac390;  1 drivers
v0x555555d81a50_0 .net *"_ivl_273", 0 0, L_0x555555dac7e0;  1 drivers
v0x555555d81b30_0 .net *"_ivl_275", 0 0, L_0x555555dac8d0;  1 drivers
v0x555555d81c10_0 .net *"_ivl_276", 0 0, L_0x555555dacd70;  1 drivers
v0x555555d81cf0_0 .net *"_ivl_280", 23 0, L_0x555555dacf50;  1 drivers
v0x555555d81dd0_0 .net *"_ivl_282", 31 0, L_0x555555dad560;  1 drivers
v0x555555d81eb0_0 .net *"_ivl_284", 15 0, L_0x555555dad600;  1 drivers
v0x555555d81f90_0 .net *"_ivl_286", 31 0, L_0x555555dade40;  1 drivers
v0x555555d82070_0 .net *"_ivl_288", 31 0, L_0x555555dadf30;  1 drivers
v0x555555d82150_0 .net *"_ivl_295", 7 0, L_0x555555dae5e0;  1 drivers
v0x555555d82230_0 .net *"_ivl_299", 0 0, L_0x555555daea30;  1 drivers
v0x555555d82310_0 .net *"_ivl_301", 7 0, L_0x555555daeb60;  1 drivers
v0x555555d823f0_0 .net *"_ivl_303", 7 0, L_0x555555daf050;  1 drivers
v0x555555d824d0_0 .net *"_ivl_304", 7 0, L_0x555555daf0f0;  1 drivers
v0x555555d825b0_0 .net *"_ivl_309", 0 0, L_0x555555daf5b0;  1 drivers
v0x555555d82690_0 .net *"_ivl_31", 6 0, L_0x555555d8fee0;  1 drivers
v0x555555d82770_0 .net *"_ivl_311", 7 0, L_0x555555daf650;  1 drivers
v0x555555d82850_0 .net *"_ivl_313", 7 0, L_0x555555dafad0;  1 drivers
v0x555555d82930_0 .net *"_ivl_314", 7 0, L_0x555555dafb70;  1 drivers
L_0x7fca14793258 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x555555d82a10_0 .net/2u *"_ivl_32", 6 0, L_0x7fca14793258;  1 drivers
v0x555555d82af0_0 .net *"_ivl_320", 0 0, L_0x555555db02c0;  1 drivers
v0x555555d82bd0_0 .net *"_ivl_322", 7 0, L_0x555555db0760;  1 drivers
v0x555555d82cb0_0 .net *"_ivl_324", 0 0, L_0x555555db0800;  1 drivers
v0x555555d82d90_0 .net *"_ivl_326", 7 0, L_0x555555db0cb0;  1 drivers
v0x555555d82e70_0 .net *"_ivl_328", 7 0, L_0x555555db0d50;  1 drivers
v0x555555d82f50_0 .net *"_ivl_329", 7 0, L_0x555555db1210;  1 drivers
v0x555555d83030_0 .net *"_ivl_331", 7 0, L_0x555555db13a0;  1 drivers
v0x555555d83110_0 .net *"_ivl_334", 0 0, L_0x555555db0f30;  1 drivers
v0x555555d831f0_0 .net *"_ivl_336", 0 0, L_0x555555db10e0;  1 drivers
L_0x7fca14793720 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x555555d832d0_0 .net/2u *"_ivl_337", 3 0, L_0x7fca14793720;  1 drivers
L_0x7fca14793768 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x555555d833b0_0 .net/2u *"_ivl_339", 3 0, L_0x7fca14793768;  1 drivers
v0x555555d83490_0 .net *"_ivl_341", 3 0, L_0x555555db1880;  1 drivers
v0x555555d83570_0 .net *"_ivl_344", 0 0, L_0x555555db19c0;  1 drivers
L_0x7fca147937b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x555555d83650_0 .net/2u *"_ivl_345", 3 0, L_0x7fca147937b0;  1 drivers
L_0x7fca147937f8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x555555d83730_0 .net/2u *"_ivl_347", 3 0, L_0x7fca147937f8;  1 drivers
v0x555555d83810_0 .net *"_ivl_349", 3 0, L_0x555555db1440;  1 drivers
v0x555555d838f0_0 .net *"_ivl_351", 3 0, L_0x555555db15d0;  1 drivers
v0x555555d839d0_0 .net *"_ivl_354", 0 0, L_0x555555db1760;  1 drivers
L_0x7fca14793840 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x555555d83ab0_0 .net/2u *"_ivl_355", 3 0, L_0x7fca14793840;  1 drivers
L_0x7fca14793888 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x555555d83b90_0 .net/2u *"_ivl_357", 3 0, L_0x7fca14793888;  1 drivers
v0x555555d83c70_0 .net *"_ivl_359", 3 0, L_0x555555db1ec0;  1 drivers
L_0x7fca147938d0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x555555d83d50_0 .net/2u *"_ivl_361", 3 0, L_0x7fca147938d0;  1 drivers
v0x555555d83e30_0 .net *"_ivl_363", 3 0, L_0x555555db1b00;  1 drivers
v0x555555d83f10_0 .net *"_ivl_367", 31 0, L_0x555555db1d30;  1 drivers
v0x555555d83ff0_0 .net *"_ivl_37", 6 0, L_0x555555d90150;  1 drivers
L_0x7fca14793918 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555d848e0_0 .net *"_ivl_370", 28 0, L_0x7fca14793918;  1 drivers
L_0x7fca14793960 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x555555d849c0_0 .net/2u *"_ivl_371", 31 0, L_0x7fca14793960;  1 drivers
v0x555555d84aa0_0 .net *"_ivl_373", 0 0, L_0x555555db1e20;  1 drivers
v0x555555d84b60_0 .net *"_ivl_376", 0 0, L_0x555555db1f60;  1 drivers
v0x555555d84c20_0 .net *"_ivl_378", 0 0, L_0x555555db2000;  1 drivers
L_0x7fca147932a0 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x555555d84ce0_0 .net/2u *"_ivl_38", 6 0, L_0x7fca147932a0;  1 drivers
v0x555555d84dc0_0 .net *"_ivl_380", 0 0, L_0x555555db2120;  1 drivers
v0x555555d84e80_0 .net *"_ivl_382", 0 0, L_0x555555db21c0;  1 drivers
v0x555555d84f40_0 .net *"_ivl_383", 31 0, L_0x555555db2280;  1 drivers
L_0x7fca147939a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555d85020_0 .net *"_ivl_386", 28 0, L_0x7fca147939a8;  1 drivers
L_0x7fca147939f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x555555d85100_0 .net/2u *"_ivl_387", 31 0, L_0x7fca147939f0;  1 drivers
v0x555555d851e0_0 .net *"_ivl_389", 0 0, L_0x555555db2920;  1 drivers
v0x555555d852a0_0 .net *"_ivl_393", 31 0, L_0x555555db2600;  1 drivers
L_0x7fca14793a38 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555d85380_0 .net *"_ivl_396", 28 0, L_0x7fca14793a38;  1 drivers
L_0x7fca14793a80 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555555d85460_0 .net/2u *"_ivl_397", 31 0, L_0x7fca14793a80;  1 drivers
v0x555555d85540_0 .net *"_ivl_399", 0 0, L_0x555555db26f0;  1 drivers
v0x555555d85600_0 .net *"_ivl_401", 31 0, L_0x555555db2830;  1 drivers
L_0x7fca14793ac8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555d856e0_0 .net *"_ivl_404", 28 0, L_0x7fca14793ac8;  1 drivers
L_0x7fca14793b10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555d857c0_0 .net/2u *"_ivl_405", 31 0, L_0x7fca14793b10;  1 drivers
v0x555555d858a0_0 .net *"_ivl_407", 0 0, L_0x555555db2fb0;  1 drivers
v0x555555d85960_0 .net *"_ivl_410", 0 0, L_0x555555db2a60;  1 drivers
v0x555555d85a20_0 .net *"_ivl_413", 31 0, L_0x555555db2c60;  1 drivers
L_0x7fca14793b58 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555d85b00_0 .net *"_ivl_416", 28 0, L_0x7fca14793b58;  1 drivers
L_0x7fca14793ba0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555d85be0_0 .net/2u *"_ivl_417", 31 0, L_0x7fca14793ba0;  1 drivers
v0x555555d85cc0_0 .net *"_ivl_419", 0 0, L_0x555555db2d50;  1 drivers
v0x555555d85d80_0 .net *"_ivl_421", 31 0, L_0x555555db3580;  1 drivers
L_0x7fca14793be8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555d85e60_0 .net *"_ivl_424", 28 0, L_0x7fca14793be8;  1 drivers
L_0x7fca14793c30 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x555555d85f40_0 .net/2u *"_ivl_425", 31 0, L_0x7fca14793c30;  1 drivers
v0x555555d86020_0 .net *"_ivl_427", 0 0, L_0x555555db30a0;  1 drivers
v0x555555d860e0_0 .net *"_ivl_43", 6 0, L_0x555555d903e0;  1 drivers
v0x555555d861c0_0 .net *"_ivl_431", 31 0, L_0x555555db33c0;  1 drivers
L_0x7fca14793c78 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555d862a0_0 .net *"_ivl_434", 28 0, L_0x7fca14793c78;  1 drivers
L_0x7fca14793cc0 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x555555d86380_0 .net/2u *"_ivl_435", 31 0, L_0x7fca14793cc0;  1 drivers
v0x555555d86460_0 .net *"_ivl_437", 0 0, L_0x555555db34b0;  1 drivers
v0x555555d86520_0 .net *"_ivl_439", 3 0, L_0x555555db3bc0;  1 drivers
L_0x7fca147932e8 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x555555d86600_0 .net/2u *"_ivl_44", 6 0, L_0x7fca147932e8;  1 drivers
v0x555555d866e0_0 .net *"_ivl_49", 6 0, L_0x555555d90680;  1 drivers
L_0x7fca14793330 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x555555d867c0_0 .net/2u *"_ivl_50", 6 0, L_0x7fca14793330;  1 drivers
v0x555555d868a0_0 .net *"_ivl_55", 6 0, L_0x555555d90930;  1 drivers
L_0x7fca14793378 .functor BUFT 1, C4<1110011>, C4<0>, C4<0>, C4<0>;
v0x555555d86980_0 .net/2u *"_ivl_56", 6 0, L_0x7fca14793378;  1 drivers
v0x555555d86a60_0 .net *"_ivl_61", 0 0, L_0x555555d90890;  1 drivers
v0x555555d86b40_0 .net *"_ivl_63", 18 0, L_0x555555d90bf0;  1 drivers
L_0x7fca147933c0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555d86c20_0 .net/2u *"_ivl_64", 11 0, L_0x7fca147933c0;  1 drivers
v0x555555d86d00_0 .net *"_ivl_69", 0 0, L_0x555555da0f80;  1 drivers
v0x555555d86de0_0 .net *"_ivl_7", 6 0, L_0x555555d8f5c0;  1 drivers
v0x555555d86ec0_0 .net *"_ivl_70", 20 0, L_0x555555da10f0;  1 drivers
v0x555555d86fa0_0 .net *"_ivl_73", 10 0, L_0x555555da1500;  1 drivers
v0x555555d87080_0 .net *"_ivl_77", 0 0, L_0x555555da1770;  1 drivers
v0x555555d87160_0 .net *"_ivl_78", 20 0, L_0x555555da1900;  1 drivers
L_0x7fca14793138 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x555555d87240_0 .net/2u *"_ivl_8", 6 0, L_0x7fca14793138;  1 drivers
v0x555555d87320_0 .net *"_ivl_81", 5 0, L_0x555555da1cc0;  1 drivers
v0x555555d87400_0 .net *"_ivl_83", 4 0, L_0x555555da2070;  1 drivers
v0x555555d874e0_0 .net *"_ivl_87", 0 0, L_0x555555da23f0;  1 drivers
v0x555555d875c0_0 .net *"_ivl_88", 19 0, L_0x555555da2490;  1 drivers
v0x555555d876a0_0 .net *"_ivl_91", 0 0, L_0x555555da28b0;  1 drivers
v0x555555d87780_0 .net *"_ivl_93", 5 0, L_0x555555da2950;  1 drivers
v0x555555d87860_0 .net *"_ivl_95", 3 0, L_0x555555da2b20;  1 drivers
L_0x7fca14793408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555d87940_0 .net/2u *"_ivl_96", 0 0, L_0x7fca14793408;  1 drivers
v0x555555d87a20_0 .net "aluIn1", 31 0, L_0x555555d125f0;  1 drivers
v0x555555d87b00_0 .net "aluIn2", 31 0, L_0x555555da3fc0;  1 drivers
v0x555555d87be0_0 .net "aluMinus", 32 0, L_0x555555da5070;  1 drivers
v0x555555d87cc0_0 .var "aluOut", 31 0;
v0x555555d87da0_0 .net "aluPlus", 31 0, L_0x555555da4720;  1 drivers
v0x555555d87e80_0 .net "clk", 0 0, L_0x555555db5270;  alias, 1 drivers
v0x555555d87f40_0 .net "funct3", 2 0, L_0x555555da3b50;  1 drivers
v0x555555d88020_0 .net "funct7", 6 0, L_0x555555da3d80;  1 drivers
v0x555555d88100_0 .var/i "i", 31 0;
v0x555555d881e0_0 .var "instr", 31 0;
v0x555555d882c0_0 .net "isALUimm", 0 0, L_0x555555d8f700;  1 drivers
v0x555555d88380_0 .net "isALUreg", 0 0, L_0x555555d8f450;  1 drivers
v0x555555d88440_0 .net "isAUIPC", 0 0, L_0x555555d90010;  1 drivers
v0x555555d88500_0 .net "isBranch", 0 0, L_0x555555d8f910;  1 drivers
v0x555555d885c0_0 .net "isJAL", 0 0, L_0x555555d8fd10;  1 drivers
v0x555555d88680_0 .net "isJALR", 0 0, L_0x555555d8fb30;  1 drivers
v0x555555d88740_0 .net "isLUI", 0 0, L_0x555555d901f0;  1 drivers
v0x555555d88800_0 .net "isLoad", 0 0, L_0x555555d90480;  1 drivers
v0x555555d888c0_0 .net "isSYSTEM", 0 0, L_0x555555d909d0;  1 drivers
v0x555555d88980_0 .net "isStore", 0 0, L_0x555555d90720;  1 drivers
v0x555555d88a40_0 .net "leftshift", 31 0, L_0x555555da75a0;  1 drivers
v0x555555d88b20_0 .net "loadstore_addr", 31 0, L_0x555555daa020;  1 drivers
v0x555555d88c00_0 .net "mem_addr", 31 0, L_0x555555db2b70;  alias, 1 drivers
v0x555555d88ce0_0 .net "mem_byteAccess", 0 0, L_0x555555daa560;  1 drivers
v0x555555d88da0_0 .net "mem_halfwordAccess", 0 0, L_0x555555daaa40;  1 drivers
v0x555555d88e60_0 .net "mem_rdata", 31 0, L_0x555555db5720;  alias, 1 drivers
v0x555555d88f40_0 .net "mem_rstrb", 0 0, L_0x555555db31e0;  alias, 1 drivers
v0x555555d89000_0 .net "mem_wdata", 31 0, L_0x555555db00f0;  alias, 1 drivers
v0x555555d890e0_0 .net "mem_wmask", 3 0, L_0x555555db2590;  alias, 1 drivers
v0x555555d891c0_0 .net "nextPC", 31 0, L_0x555555da9ac0;  1 drivers
v0x555555d892a0_0 .net "rdId", 4 0, L_0x555555da3ab0;  1 drivers
v0x555555d89380_0 .net "resetn", 0 0, L_0x555555db58f0;  alias, 1 drivers
v0x555555d89440_0 .var "rs1", 31 0;
v0x555555d89520_0 .net "rs1Id", 4 0, L_0x555555da37f0;  1 drivers
v0x555555d89600_0 .var "rs2", 31 0;
v0x555555d896e0_0 .net "rs2Id", 4 0, L_0x555555da3890;  1 drivers
v0x555555d897c0_0 .net "shamt", 4 0, L_0x555555da45e0;  1 drivers
v0x555555d898a0_0 .net "shifter", 31 0, L_0x555555da74b0;  1 drivers
v0x555555d89980_0 .net "shifter_in", 31 0, L_0x555555da66e0;  1 drivers
v0x555555d89a60_0 .var "state", 2 0;
v0x555555d89b40_0 .var "takeBranch", 0 0;
v0x555555d89c00_0 .net "writeBackData", 31 0, L_0x555555da8f00;  1 drivers
v0x555555d89ce0_0 .net "writeBackEn", 0 0, L_0x555555db2480;  1 drivers
E_0x555555c9a800 .event posedge, v0x555555d87e80_0;
E_0x555555d699e0 .event anyedge, v0x555555d87f40_0, v0x555555d7cb90_0, v0x555555d7d1d0_0, v0x555555d7d290_0;
E_0x555555d69d10/0 .event anyedge, v0x555555d87f40_0, v0x555555d88020_0, v0x555555d881e0_0, v0x555555d87be0_0;
E_0x555555d69d10/1 .event anyedge, v0x555555d87da0_0, v0x555555d88a40_0, v0x555555d7d1d0_0, v0x555555d7d290_0;
E_0x555555d69d10/2 .event anyedge, v0x555555d87a20_0, v0x555555d87b00_0, v0x555555d898a0_0;
E_0x555555d69d10 .event/or E_0x555555d69d10/0, E_0x555555d69d10/1, E_0x555555d69d10/2;
L_0x555555d8f320 .part v0x555555d881e0_0, 0, 7;
L_0x555555d8f450 .cmp/eq 7, L_0x555555d8f320, L_0x7fca147930f0;
L_0x555555d8f5c0 .part v0x555555d881e0_0, 0, 7;
L_0x555555d8f700 .cmp/eq 7, L_0x555555d8f5c0, L_0x7fca14793138;
L_0x555555d8f870 .part v0x555555d881e0_0, 0, 7;
L_0x555555d8f910 .cmp/eq 7, L_0x555555d8f870, L_0x7fca14793180;
L_0x555555d8fa90 .part v0x555555d881e0_0, 0, 7;
L_0x555555d8fb30 .cmp/eq 7, L_0x555555d8fa90, L_0x7fca147931c8;
L_0x555555d8fc70 .part v0x555555d881e0_0, 0, 7;
L_0x555555d8fd10 .cmp/eq 7, L_0x555555d8fc70, L_0x7fca14793210;
L_0x555555d8fee0 .part v0x555555d881e0_0, 0, 7;
L_0x555555d90010 .cmp/eq 7, L_0x555555d8fee0, L_0x7fca14793258;
L_0x555555d90150 .part v0x555555d881e0_0, 0, 7;
L_0x555555d901f0 .cmp/eq 7, L_0x555555d90150, L_0x7fca147932a0;
L_0x555555d903e0 .part v0x555555d881e0_0, 0, 7;
L_0x555555d90480 .cmp/eq 7, L_0x555555d903e0, L_0x7fca147932e8;
L_0x555555d90680 .part v0x555555d881e0_0, 0, 7;
L_0x555555d90720 .cmp/eq 7, L_0x555555d90680, L_0x7fca14793330;
L_0x555555d90930 .part v0x555555d881e0_0, 0, 7;
L_0x555555d909d0 .cmp/eq 7, L_0x555555d90930, L_0x7fca14793378;
L_0x555555d90890 .part v0x555555d881e0_0, 31, 1;
L_0x555555d90bf0 .part v0x555555d881e0_0, 12, 19;
L_0x555555da0d90 .concat [ 12 19 1 0], L_0x7fca147933c0, L_0x555555d90bf0, L_0x555555d90890;
L_0x555555da0f80 .part v0x555555d881e0_0, 31, 1;
LS_0x555555da10f0_0_0 .concat [ 1 1 1 1], L_0x555555da0f80, L_0x555555da0f80, L_0x555555da0f80, L_0x555555da0f80;
LS_0x555555da10f0_0_4 .concat [ 1 1 1 1], L_0x555555da0f80, L_0x555555da0f80, L_0x555555da0f80, L_0x555555da0f80;
LS_0x555555da10f0_0_8 .concat [ 1 1 1 1], L_0x555555da0f80, L_0x555555da0f80, L_0x555555da0f80, L_0x555555da0f80;
LS_0x555555da10f0_0_12 .concat [ 1 1 1 1], L_0x555555da0f80, L_0x555555da0f80, L_0x555555da0f80, L_0x555555da0f80;
LS_0x555555da10f0_0_16 .concat [ 1 1 1 1], L_0x555555da0f80, L_0x555555da0f80, L_0x555555da0f80, L_0x555555da0f80;
LS_0x555555da10f0_0_20 .concat [ 1 0 0 0], L_0x555555da0f80;
LS_0x555555da10f0_1_0 .concat [ 4 4 4 4], LS_0x555555da10f0_0_0, LS_0x555555da10f0_0_4, LS_0x555555da10f0_0_8, LS_0x555555da10f0_0_12;
LS_0x555555da10f0_1_4 .concat [ 4 1 0 0], LS_0x555555da10f0_0_16, LS_0x555555da10f0_0_20;
L_0x555555da10f0 .concat [ 16 5 0 0], LS_0x555555da10f0_1_0, LS_0x555555da10f0_1_4;
L_0x555555da1500 .part v0x555555d881e0_0, 20, 11;
L_0x555555da1680 .concat [ 11 21 0 0], L_0x555555da1500, L_0x555555da10f0;
L_0x555555da1770 .part v0x555555d881e0_0, 31, 1;
LS_0x555555da1900_0_0 .concat [ 1 1 1 1], L_0x555555da1770, L_0x555555da1770, L_0x555555da1770, L_0x555555da1770;
LS_0x555555da1900_0_4 .concat [ 1 1 1 1], L_0x555555da1770, L_0x555555da1770, L_0x555555da1770, L_0x555555da1770;
LS_0x555555da1900_0_8 .concat [ 1 1 1 1], L_0x555555da1770, L_0x555555da1770, L_0x555555da1770, L_0x555555da1770;
LS_0x555555da1900_0_12 .concat [ 1 1 1 1], L_0x555555da1770, L_0x555555da1770, L_0x555555da1770, L_0x555555da1770;
LS_0x555555da1900_0_16 .concat [ 1 1 1 1], L_0x555555da1770, L_0x555555da1770, L_0x555555da1770, L_0x555555da1770;
LS_0x555555da1900_0_20 .concat [ 1 0 0 0], L_0x555555da1770;
LS_0x555555da1900_1_0 .concat [ 4 4 4 4], LS_0x555555da1900_0_0, LS_0x555555da1900_0_4, LS_0x555555da1900_0_8, LS_0x555555da1900_0_12;
LS_0x555555da1900_1_4 .concat [ 4 1 0 0], LS_0x555555da1900_0_16, LS_0x555555da1900_0_20;
L_0x555555da1900 .concat [ 16 5 0 0], LS_0x555555da1900_1_0, LS_0x555555da1900_1_4;
L_0x555555da1cc0 .part v0x555555d881e0_0, 25, 6;
L_0x555555da2070 .part v0x555555d881e0_0, 7, 5;
L_0x555555da2140 .concat [ 5 6 21 0], L_0x555555da2070, L_0x555555da1cc0, L_0x555555da1900;
L_0x555555da23f0 .part v0x555555d881e0_0, 31, 1;
LS_0x555555da2490_0_0 .concat [ 1 1 1 1], L_0x555555da23f0, L_0x555555da23f0, L_0x555555da23f0, L_0x555555da23f0;
LS_0x555555da2490_0_4 .concat [ 1 1 1 1], L_0x555555da23f0, L_0x555555da23f0, L_0x555555da23f0, L_0x555555da23f0;
LS_0x555555da2490_0_8 .concat [ 1 1 1 1], L_0x555555da23f0, L_0x555555da23f0, L_0x555555da23f0, L_0x555555da23f0;
LS_0x555555da2490_0_12 .concat [ 1 1 1 1], L_0x555555da23f0, L_0x555555da23f0, L_0x555555da23f0, L_0x555555da23f0;
LS_0x555555da2490_0_16 .concat [ 1 1 1 1], L_0x555555da23f0, L_0x555555da23f0, L_0x555555da23f0, L_0x555555da23f0;
LS_0x555555da2490_1_0 .concat [ 4 4 4 4], LS_0x555555da2490_0_0, LS_0x555555da2490_0_4, LS_0x555555da2490_0_8, LS_0x555555da2490_0_12;
LS_0x555555da2490_1_4 .concat [ 4 0 0 0], LS_0x555555da2490_0_16;
L_0x555555da2490 .concat [ 16 4 0 0], LS_0x555555da2490_1_0, LS_0x555555da2490_1_4;
L_0x555555da28b0 .part v0x555555d881e0_0, 7, 1;
L_0x555555da2950 .part v0x555555d881e0_0, 25, 6;
L_0x555555da2b20 .part v0x555555d881e0_0, 8, 4;
LS_0x555555da2c20_0_0 .concat [ 1 4 6 1], L_0x7fca14793408, L_0x555555da2b20, L_0x555555da2950, L_0x555555da28b0;
LS_0x555555da2c20_0_4 .concat [ 20 0 0 0], L_0x555555da2490;
L_0x555555da2c20 .concat [ 12 20 0 0], LS_0x555555da2c20_0_0, LS_0x555555da2c20_0_4;
L_0x555555da29f0 .part v0x555555d881e0_0, 31, 1;
LS_0x555555da2f70_0_0 .concat [ 1 1 1 1], L_0x555555da29f0, L_0x555555da29f0, L_0x555555da29f0, L_0x555555da29f0;
LS_0x555555da2f70_0_4 .concat [ 1 1 1 1], L_0x555555da29f0, L_0x555555da29f0, L_0x555555da29f0, L_0x555555da29f0;
LS_0x555555da2f70_0_8 .concat [ 1 1 1 1], L_0x555555da29f0, L_0x555555da29f0, L_0x555555da29f0, L_0x555555da29f0;
L_0x555555da2f70 .concat [ 4 4 4 0], LS_0x555555da2f70_0_0, LS_0x555555da2f70_0_4, LS_0x555555da2f70_0_8;
L_0x555555da3160 .part v0x555555d881e0_0, 12, 8;
L_0x555555da3200 .part v0x555555d881e0_0, 20, 1;
L_0x555555da3400 .part v0x555555d881e0_0, 21, 10;
LS_0x555555da34a0_0_0 .concat [ 1 10 1 8], L_0x7fca14793450, L_0x555555da3400, L_0x555555da3200, L_0x555555da3160;
LS_0x555555da34a0_0_4 .concat [ 12 0 0 0], L_0x555555da2f70;
L_0x555555da34a0 .concat [ 20 12 0 0], LS_0x555555da34a0_0_0, LS_0x555555da34a0_0_4;
L_0x555555da37f0 .part v0x555555d881e0_0, 15, 5;
L_0x555555da3890 .part v0x555555d881e0_0, 20, 5;
L_0x555555da3ab0 .part v0x555555d881e0_0, 7, 5;
L_0x555555da3b50 .part v0x555555d881e0_0, 12, 3;
L_0x555555da3d80 .part v0x555555d881e0_0, 25, 7;
L_0x555555da3fc0 .functor MUXZ 32, L_0x555555da1680, v0x555555d89600_0, L_0x555555da3e80, C4<>;
L_0x555555da42a0 .part v0x555555d89600_0, 0, 5;
L_0x555555da4390 .part v0x555555d881e0_0, 20, 5;
L_0x555555da45e0 .functor MUXZ 5, L_0x555555da4390, L_0x555555da42a0, L_0x555555d8f450, C4<>;
L_0x555555da4720 .arith/sum 32, L_0x555555d125f0, L_0x555555da3fc0;
L_0x555555da4a90 .concat [ 32 1 0 0], L_0x555555da47c0, L_0x7fca14793498;
L_0x555555da4bd0 .concat [ 32 1 0 0], L_0x555555d125f0, L_0x7fca147934e0;
L_0x555555da4e90 .arith/sum 33, L_0x555555da4a90, L_0x555555da4bd0;
L_0x555555da5070 .arith/sum 33, L_0x555555da4e90, L_0x7fca14793528;
L_0x555555da5390 .part L_0x555555d125f0, 31, 1;
L_0x555555da5430 .part L_0x555555da3fc0, 31, 1;
L_0x555555da5720 .part L_0x555555d125f0, 31, 1;
L_0x555555da57c0 .part L_0x555555da5070, 32, 1;
L_0x555555da5ab0 .functor MUXZ 1, L_0x555555da57c0, L_0x555555da5720, L_0x555555da4f30, C4<>;
L_0x555555da5c40 .part L_0x555555da5070, 32, 1;
L_0x555555da5ef0 .part L_0x555555da5070, 0, 32;
L_0x555555da5f90 .cmp/eq 32, L_0x555555da5ef0, L_0x7fca14793570;
L_0x555555da62d0 .cmp/eq 3, L_0x555555da3b50, L_0x7fca147935b8;
L_0x555555da6410 .ufunc/vec4 TD_testbench.uut.CPU.flip32, 32, L_0x555555d125f0 (v0x555555d7c9b0_0) S_0x555555d7c6b0;
L_0x555555da66e0 .functor MUXZ 32, L_0x555555d125f0, L_0x555555da6410, L_0x555555da62d0, C4<>;
L_0x555555da6820 .part v0x555555d881e0_0, 30, 1;
L_0x555555da6b00 .part L_0x555555d125f0, 31, 1;
L_0x555555da6ce0 .concat [ 32 1 0 0], L_0x555555da66e0, L_0x555555da6ba0;
L_0x555555da7070 .part L_0x555555da3fc0, 0, 5;
L_0x555555da7110 .shift/rs 33, L_0x555555da6ce0, L_0x555555da7070;
L_0x555555da74b0 .part L_0x555555da7110, 0, 32;
L_0x555555da75a0 .ufunc/vec4 TD_testbench.uut.CPU.flip32, 32, L_0x555555da74b0 (v0x555555d7c9b0_0) S_0x555555d7c6b0;
L_0x555555da7900 .part v0x555555d881e0_0, 3, 1;
L_0x555555da79a0 .part v0x555555d881e0_0, 4, 1;
L_0x555555da7cc0 .functor MUXZ 32, L_0x555555da2c20, L_0x555555da0d90, L_0x555555da79a0, C4<>;
L_0x555555da7e50 .functor MUXZ 32, L_0x555555da7cc0, L_0x555555da34a0, L_0x555555da7900, C4<>;
L_0x555555da8270 .arith/sum 32, v0x555555d7d350_0, L_0x555555da7e50;
L_0x555555da83d0 .arith/sum 32, v0x555555d7d350_0, L_0x7fca14793600;
L_0x555555da8890 .functor MUXZ 32, v0x555555d87cc0_0, L_0x555555dae450, L_0x555555d90480, C4<>;
L_0x555555da8980 .functor MUXZ 32, L_0x555555da8890, L_0x555555da8270, L_0x555555d90010, C4<>;
L_0x555555da8dc0 .functor MUXZ 32, L_0x555555da8980, L_0x555555da0d90, L_0x555555d901f0, C4<>;
L_0x555555da8f00 .functor MUXZ 32, L_0x555555da8dc0, L_0x555555da83d0, L_0x555555da8310, C4<>;
L_0x555555da94d0 .part L_0x555555da4720, 1, 31;
L_0x555555da95c0 .concat [ 1 31 0 0], L_0x7fca14793648, L_0x555555da94d0;
L_0x555555da99d0 .functor MUXZ 32, L_0x555555da83d0, L_0x555555da95c0, L_0x555555d8fb30, C4<>;
L_0x555555da9ac0 .functor MUXZ 32, L_0x555555da99d0, L_0x555555da8270, L_0x555555da93c0, C4<>;
L_0x555555da9ee0 .functor MUXZ 32, L_0x555555da1680, L_0x555555da2140, L_0x555555d90720, C4<>;
L_0x555555daa020 .arith/sum 32, v0x555555d89440_0, L_0x555555da9ee0;
L_0x555555daa4c0 .part L_0x555555da3b50, 0, 2;
L_0x555555daa560 .cmp/eq 2, L_0x555555daa4c0, L_0x7fca14793690;
L_0x555555daa9a0 .part L_0x555555da3b50, 0, 2;
L_0x555555daaa40 .cmp/eq 2, L_0x555555daa9a0, L_0x7fca147936d8;
L_0x555555daae40 .part L_0x555555daa020, 1, 1;
L_0x555555daaf30 .part L_0x555555db5720, 16, 16;
L_0x555555dab340 .part L_0x555555db5720, 0, 16;
L_0x555555dab3e0 .functor MUXZ 16, L_0x555555dab340, L_0x555555daaf30, L_0x555555daae40, C4<>;
L_0x555555dab8a0 .part L_0x555555daa020, 0, 1;
L_0x555555dab940 .part L_0x555555dab3e0, 8, 8;
L_0x555555dabd70 .part L_0x555555dab3e0, 0, 8;
L_0x555555dabe10 .functor MUXZ 8, L_0x555555dabd70, L_0x555555dab940, L_0x555555dab8a0, C4<>;
L_0x555555dac2f0 .part L_0x555555da3b50, 2, 1;
L_0x555555dac390 .reduce/nor L_0x555555dac2f0;
L_0x555555dac7e0 .part L_0x555555dabe10, 7, 1;
L_0x555555dac8d0 .part L_0x555555dab3e0, 15, 1;
L_0x555555dacd70 .functor MUXZ 1, L_0x555555dac8d0, L_0x555555dac7e0, L_0x555555daa560, C4<>;
LS_0x555555dacf50_0_0 .concat [ 1 1 1 1], L_0x555555daa0c0, L_0x555555daa0c0, L_0x555555daa0c0, L_0x555555daa0c0;
LS_0x555555dacf50_0_4 .concat [ 1 1 1 1], L_0x555555daa0c0, L_0x555555daa0c0, L_0x555555daa0c0, L_0x555555daa0c0;
LS_0x555555dacf50_0_8 .concat [ 1 1 1 1], L_0x555555daa0c0, L_0x555555daa0c0, L_0x555555daa0c0, L_0x555555daa0c0;
LS_0x555555dacf50_0_12 .concat [ 1 1 1 1], L_0x555555daa0c0, L_0x555555daa0c0, L_0x555555daa0c0, L_0x555555daa0c0;
LS_0x555555dacf50_0_16 .concat [ 1 1 1 1], L_0x555555daa0c0, L_0x555555daa0c0, L_0x555555daa0c0, L_0x555555daa0c0;
LS_0x555555dacf50_0_20 .concat [ 1 1 1 1], L_0x555555daa0c0, L_0x555555daa0c0, L_0x555555daa0c0, L_0x555555daa0c0;
LS_0x555555dacf50_1_0 .concat [ 4 4 4 4], LS_0x555555dacf50_0_0, LS_0x555555dacf50_0_4, LS_0x555555dacf50_0_8, LS_0x555555dacf50_0_12;
LS_0x555555dacf50_1_4 .concat [ 4 4 0 0], LS_0x555555dacf50_0_16, LS_0x555555dacf50_0_20;
L_0x555555dacf50 .concat [ 16 8 0 0], LS_0x555555dacf50_1_0, LS_0x555555dacf50_1_4;
L_0x555555dad560 .concat [ 8 24 0 0], L_0x555555dabe10, L_0x555555dacf50;
LS_0x555555dad600_0_0 .concat [ 1 1 1 1], L_0x555555daa0c0, L_0x555555daa0c0, L_0x555555daa0c0, L_0x555555daa0c0;
LS_0x555555dad600_0_4 .concat [ 1 1 1 1], L_0x555555daa0c0, L_0x555555daa0c0, L_0x555555daa0c0, L_0x555555daa0c0;
LS_0x555555dad600_0_8 .concat [ 1 1 1 1], L_0x555555daa0c0, L_0x555555daa0c0, L_0x555555daa0c0, L_0x555555daa0c0;
LS_0x555555dad600_0_12 .concat [ 1 1 1 1], L_0x555555daa0c0, L_0x555555daa0c0, L_0x555555daa0c0, L_0x555555daa0c0;
L_0x555555dad600 .concat [ 4 4 4 4], LS_0x555555dad600_0_0, LS_0x555555dad600_0_4, LS_0x555555dad600_0_8, LS_0x555555dad600_0_12;
L_0x555555dade40 .concat [ 16 16 0 0], L_0x555555dab3e0, L_0x555555dad600;
L_0x555555dadf30 .functor MUXZ 32, L_0x555555db5720, L_0x555555dade40, L_0x555555daaa40, C4<>;
L_0x555555dae450 .functor MUXZ 32, L_0x555555dadf30, L_0x555555dad560, L_0x555555daa560, C4<>;
L_0x555555dae5e0 .part v0x555555d89600_0, 0, 8;
L_0x555555daea30 .part L_0x555555daa020, 0, 1;
L_0x555555daeb60 .part v0x555555d89600_0, 0, 8;
L_0x555555daf050 .part v0x555555d89600_0, 8, 8;
L_0x555555daf0f0 .functor MUXZ 8, L_0x555555daf050, L_0x555555daeb60, L_0x555555daea30, C4<>;
L_0x555555daf5b0 .part L_0x555555daa020, 1, 1;
L_0x555555daf650 .part v0x555555d89600_0, 0, 8;
L_0x555555dafad0 .part v0x555555d89600_0, 16, 8;
L_0x555555dafb70 .functor MUXZ 8, L_0x555555dafad0, L_0x555555daf650, L_0x555555daf5b0, C4<>;
L_0x555555db00f0 .concat8 [ 8 8 8 8], L_0x555555dae5e0, L_0x555555daf0f0, L_0x555555dafb70, L_0x555555db13a0;
L_0x555555db02c0 .part L_0x555555daa020, 0, 1;
L_0x555555db0760 .part v0x555555d89600_0, 0, 8;
L_0x555555db0800 .part L_0x555555daa020, 1, 1;
L_0x555555db0cb0 .part v0x555555d89600_0, 8, 8;
L_0x555555db0d50 .part v0x555555d89600_0, 24, 8;
L_0x555555db1210 .functor MUXZ 8, L_0x555555db0d50, L_0x555555db0cb0, L_0x555555db0800, C4<>;
L_0x555555db13a0 .functor MUXZ 8, L_0x555555db1210, L_0x555555db0760, L_0x555555db02c0, C4<>;
L_0x555555db0f30 .part L_0x555555daa020, 1, 1;
L_0x555555db10e0 .part L_0x555555daa020, 0, 1;
L_0x555555db1880 .functor MUXZ 4, L_0x7fca14793768, L_0x7fca14793720, L_0x555555db10e0, C4<>;
L_0x555555db19c0 .part L_0x555555daa020, 0, 1;
L_0x555555db1440 .functor MUXZ 4, L_0x7fca147937f8, L_0x7fca147937b0, L_0x555555db19c0, C4<>;
L_0x555555db15d0 .functor MUXZ 4, L_0x555555db1440, L_0x555555db1880, L_0x555555db0f30, C4<>;
L_0x555555db1760 .part L_0x555555daa020, 1, 1;
L_0x555555db1ec0 .functor MUXZ 4, L_0x7fca14793888, L_0x7fca14793840, L_0x555555db1760, C4<>;
L_0x555555db1b00 .functor MUXZ 4, L_0x7fca147938d0, L_0x555555db1ec0, L_0x555555daaa40, C4<>;
L_0x555555db1c40 .functor MUXZ 4, L_0x555555db1b00, L_0x555555db15d0, L_0x555555daa560, C4<>;
L_0x555555db1d30 .concat [ 3 29 0 0], v0x555555d89a60_0, L_0x7fca14793918;
L_0x555555db1e20 .cmp/eq 32, L_0x555555db1d30, L_0x7fca14793960;
L_0x555555db1f60 .reduce/nor L_0x555555d8f910;
L_0x555555db2120 .reduce/nor L_0x555555d90720;
L_0x555555db2280 .concat [ 3 29 0 0], v0x555555d89a60_0, L_0x7fca147939a8;
L_0x555555db2920 .cmp/eq 32, L_0x555555db2280, L_0x7fca147939f0;
L_0x555555db2600 .concat [ 3 29 0 0], v0x555555d89a60_0, L_0x7fca14793a38;
L_0x555555db26f0 .cmp/eq 32, L_0x555555db2600, L_0x7fca14793a80;
L_0x555555db2830 .concat [ 3 29 0 0], v0x555555d89a60_0, L_0x7fca14793ac8;
L_0x555555db2fb0 .cmp/eq 32, L_0x555555db2830, L_0x7fca14793b10;
L_0x555555db2b70 .functor MUXZ 32, L_0x555555daa020, v0x555555d7d350_0, L_0x555555db2a60, C4<>;
L_0x555555db2c60 .concat [ 3 29 0 0], v0x555555d89a60_0, L_0x7fca14793b58;
L_0x555555db2d50 .cmp/eq 32, L_0x555555db2c60, L_0x7fca14793ba0;
L_0x555555db3580 .concat [ 3 29 0 0], v0x555555d89a60_0, L_0x7fca14793be8;
L_0x555555db30a0 .cmp/eq 32, L_0x555555db3580, L_0x7fca14793c30;
L_0x555555db33c0 .concat [ 3 29 0 0], v0x555555d89a60_0, L_0x7fca14793c78;
L_0x555555db34b0 .cmp/eq 32, L_0x555555db33c0, L_0x7fca14793cc0;
L_0x555555db3bc0 .concat [ 1 1 1 1], L_0x555555db34b0, L_0x555555db34b0, L_0x555555db34b0, L_0x555555db34b0;
S_0x555555d7c6b0 .scope function.vec4.s32, "flip32" "flip32" 5 115, 5 115 0, S_0x555555d22400;
 .timescale -9 -12;
; Variable flip32 is vec4 return value of scope S_0x555555d7c6b0
v0x555555d7c9b0_0 .var "x", 31 0;
TD_testbench.uut.CPU.flip32 ;
    %load/vec4 v0x555555d7c9b0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555555d7c9b0_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555d7c9b0_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555d7c9b0_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555d7c9b0_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555d7c9b0_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555d7c9b0_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555d7c9b0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555d7c9b0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555d7c9b0_0;
    %parti/s 1, 9, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555d7c9b0_0;
    %parti/s 1, 10, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555d7c9b0_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555d7c9b0_0;
    %parti/s 1, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555d7c9b0_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555d7c9b0_0;
    %parti/s 1, 14, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555d7c9b0_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555d7c9b0_0;
    %parti/s 1, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555d7c9b0_0;
    %parti/s 1, 17, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555d7c9b0_0;
    %parti/s 1, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555d7c9b0_0;
    %parti/s 1, 19, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555d7c9b0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555d7c9b0_0;
    %parti/s 1, 21, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555d7c9b0_0;
    %parti/s 1, 22, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555d7c9b0_0;
    %parti/s 1, 23, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555d7c9b0_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555d7c9b0_0;
    %parti/s 1, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555d7c9b0_0;
    %parti/s 1, 26, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555d7c9b0_0;
    %parti/s 1, 27, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555d7c9b0_0;
    %parti/s 1, 28, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555d7c9b0_0;
    %parti/s 1, 29, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555d7c9b0_0;
    %parti/s 1, 30, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555d7c9b0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to flip32 (store_vec4_to_lval)
    %end;
S_0x555555d89ec0 .scope module, "CW" "Clockworks" 5 417, 6 33 0, S_0x555555d217f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /OUTPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "resetn";
P_0x555555d8a070 .param/l "SLOW" 0 6 41, +C4<00000000000000000000000000000000>;
v0x555555d8a460_0 .net "CLK", 0 0, v0x555555d8cfd0_0;  alias, 1 drivers
v0x555555d8a540_0 .net "RESET", 0 0, v0x555555d8efb0_0;  alias, 1 drivers
v0x555555d8a600_0 .net "clk", 0 0, L_0x555555db5270;  alias, 1 drivers
v0x555555d8a700_0 .net "resetn", 0 0, L_0x555555db58f0;  alias, 1 drivers
S_0x555555d8a140 .scope generate, "genblk1" "genblk1" 6 52, 6 52 0, S_0x555555d89ec0;
 .timescale -9 -12;
L_0x555555db5270 .functor BUFZ 1, v0x555555d8cfd0_0, C4<0>, C4<0>, C4<0>;
v0x555555d8a360_0 .var "reset_cnt", 2 0;
E_0x555555cc4f50 .event posedge, v0x555555d8a540_0, v0x555555d87e80_0;
L_0x555555db58f0 .reduce/and v0x555555d8a360_0;
S_0x555555d8a820 .scope module, "MyGPIO" "gpio_ip" 5 425, 7 1 0, S_0x555555d217f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "i_sel";
    .port_info 3 /INPUT 1 "i_we";
    .port_info 4 /INPUT 32 "i_wdata";
    .port_info 5 /OUTPUT 32 "o_rdata";
    .port_info 6 /OUTPUT 4 "o_gpio";
L_0x555555db5990 .functor BUFZ 32, v0x555555d8b150_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555555d8ab30_0 .net "clk", 0 0, L_0x555555db5270;  alias, 1 drivers
v0x555555d8ac20_0 .net "i_sel", 0 0, L_0x555555db4850;  alias, 1 drivers
v0x555555d8ace0_0 .net "i_wdata", 31 0, L_0x555555db00f0;  alias, 1 drivers
v0x555555d8adb0_0 .net "i_we", 0 0, L_0x555555db3930;  alias, 1 drivers
v0x555555d8ae50_0 .net "o_gpio", 3 0, L_0x555555db5a00;  alias, 1 drivers
v0x555555d8af80_0 .net "o_rdata", 31 0, L_0x555555db5990;  alias, 1 drivers
v0x555555d8b060_0 .net "resetn", 0 0, L_0x555555db58f0;  alias, 1 drivers
v0x555555d8b150_0 .var "storage", 31 0;
L_0x555555db5a00 .part v0x555555d8b150_0, 0, 4;
S_0x555555d8b350 .scope module, "RAM" "Memory" 5 347, 5 10 0, S_0x555555d217f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "mem_addr";
    .port_info 2 /OUTPUT 32 "mem_rdata";
    .port_info 3 /INPUT 1 "mem_rstrb";
    .port_info 4 /INPUT 32 "mem_wdata";
    .port_info 5 /INPUT 4 "mem_wmask";
v0x555555d8b600 .array "MEM", 1535 0, 31 0;
v0x555555d8b6e0_0 .net "clk", 0 0, L_0x555555db5270;  alias, 1 drivers
v0x555555d8b7a0_0 .net "mem_addr", 31 0, L_0x555555db2b70;  alias, 1 drivers
v0x555555d8b840_0 .var "mem_rdata", 31 0;
v0x555555d8b8e0_0 .net "mem_rstrb", 0 0, L_0x555555db4250;  1 drivers
v0x555555d8b9f0_0 .net "mem_wdata", 31 0, L_0x555555db00f0;  alias, 1 drivers
v0x555555d8bb00_0 .net "mem_wmask", 3 0, L_0x555555db43f0;  1 drivers
v0x555555d8bbe0_0 .net "word_addr", 29 0, L_0x555555db3a20;  1 drivers
L_0x555555db3a20 .part L_0x555555db2b70, 2, 30;
S_0x555555d8bdc0 .scope module, "UART" "corescore_emitter_uart" 5 377, 8 1 0, S_0x555555d217f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst";
    .port_info 2 /INPUT 8 "i_data";
    .port_info 3 /INPUT 1 "i_valid";
    .port_info 4 /OUTPUT 1 "o_ready";
    .port_info 5 /OUTPUT 1 "o_uart_tx";
P_0x555555d65f00 .param/l "START_VALUE" 1 8 14, +C4<0000000000000000000000000000000000000000000000000000010011100010>;
P_0x555555d65f40 .param/l "WIDTH" 1 8 16, +C4<00000000000000000000000000001011>;
P_0x555555d65f80 .param/l "baud_rate" 0 8 4, +C4<00000000000000000010010110000000>;
P_0x555555d65fc0 .param/l "clk_freq_hz" 0 8 3, +C4<0000000000000000000000000000000000000000101101110001101100000000>;
L_0x555555db4c20 .functor OR 1, L_0x555555db49a0, L_0x555555db4b30, C4<0>, C4<0>;
v0x555555d8c330_0 .net *"_ivl_1", 0 0, L_0x555555db49a0;  1 drivers
v0x555555d8c430_0 .net *"_ivl_3", 0 0, L_0x555555db4a40;  1 drivers
v0x555555d8c4f0_0 .net *"_ivl_5", 0 0, L_0x555555db4b30;  1 drivers
v0x555555d8c590_0 .var "cnt", 11 0;
v0x555555d8c670_0 .var "data", 9 0;
v0x555555d8c7a0_0 .net "i_clk", 0 0, L_0x555555db5270;  alias, 1 drivers
v0x555555d8c840_0 .net "i_data", 7 0, L_0x555555db4eb0;  1 drivers
v0x555555d8c920_0 .net "i_rst", 0 0, L_0x555555db4d30;  1 drivers
v0x555555d8c9e0_0 .net "i_valid", 0 0, L_0x555555db4650;  alias, 1 drivers
v0x555555d8cb30_0 .var "o_ready", 0 0;
v0x555555d8cbf0_0 .net "o_uart_tx", 0 0, L_0x555555db4c20;  alias, 1 drivers
L_0x555555db49a0 .part v0x555555d8c670_0, 0, 1;
L_0x555555db4a40 .reduce/or v0x555555d8c670_0;
L_0x555555db4b30 .reduce/nor L_0x555555db4a40;
S_0x555555d8cdb0 .scope module, "hfosc" "SB_HFOSC" 5 408, 3 4 0, S_0x555555d217f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLKHFEN";
    .port_info 1 /INPUT 1 "CLKHFPU";
    .port_info 2 /OUTPUT 1 "CLKHF";
P_0x555555d8abd0 .param/str "CLKHF_DIV" 0 3 9, "0b10";
v0x555555d8cfd0_0 .var "CLKHF", 0 0;
L_0x7fca14793de0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555555d8d090_0 .net "CLKHFEN", 0 0, L_0x7fca14793de0;  1 drivers
L_0x7fca14793e28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555555d8d130_0 .net "CLKHFPU", 0 0, L_0x7fca14793e28;  1 drivers
    .scope S_0x555555d22400;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555d7d350_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555d89a60_0, 0, 3;
    %end;
    .thread T_1;
    .scope S_0x555555d22400;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555d88100_0, 0, 32;
T_2.0 ; Top of for-loop 
    %load/vec4 v0x555555d88100_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x555555d88100_0;
    %store/vec4a v0x555555d7d5f0, 4, 0;
T_2.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x555555d88100_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x555555d88100_0, 0, 32;
    %jmp T_2.0;
T_2.1 ; for-loop exit label
    %end;
    .thread T_2;
    .scope S_0x555555d22400;
T_3 ;
    %wait E_0x555555d69d10;
    %load/vec4 v0x555555d87f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.0 ;
    %load/vec4 v0x555555d88020_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x555555d881e0_0;
    %parti/s 1, 5, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_3.9, 8;
    %load/vec4 v0x555555d87be0_0;
    %parti/s 32, 0, 2;
    %jmp/1 T_3.10, 8;
T_3.9 ; End of true expr.
    %load/vec4 v0x555555d87da0_0;
    %jmp/0 T_3.10, 8;
 ; End of false expr.
    %blend;
T_3.10;
    %store/vec4 v0x555555d87cc0_0, 0, 32;
    %jmp T_3.8;
T_3.1 ;
    %load/vec4 v0x555555d88a40_0;
    %store/vec4 v0x555555d87cc0_0, 0, 32;
    %jmp T_3.8;
T_3.2 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x555555d7d1d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555555d87cc0_0, 0, 32;
    %jmp T_3.8;
T_3.3 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x555555d7d290_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555555d87cc0_0, 0, 32;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v0x555555d87a20_0;
    %load/vec4 v0x555555d87b00_0;
    %xor;
    %store/vec4 v0x555555d87cc0_0, 0, 32;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v0x555555d898a0_0;
    %store/vec4 v0x555555d87cc0_0, 0, 32;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v0x555555d87a20_0;
    %load/vec4 v0x555555d87b00_0;
    %or;
    %store/vec4 v0x555555d87cc0_0, 0, 32;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v0x555555d87a20_0;
    %load/vec4 v0x555555d87b00_0;
    %and;
    %store/vec4 v0x555555d87cc0_0, 0, 32;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x555555d22400;
T_4 ;
    %wait E_0x555555d699e0;
    %load/vec4 v0x555555d87f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555d89b40_0, 0, 1;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v0x555555d7cb90_0;
    %store/vec4 v0x555555d89b40_0, 0, 1;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v0x555555d7cb90_0;
    %nor/r;
    %store/vec4 v0x555555d89b40_0, 0, 1;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0x555555d7d1d0_0;
    %store/vec4 v0x555555d89b40_0, 0, 1;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0x555555d7d1d0_0;
    %nor/r;
    %store/vec4 v0x555555d89b40_0, 0, 1;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x555555d7d290_0;
    %store/vec4 v0x555555d89b40_0, 0, 1;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x555555d7d290_0;
    %nor/r;
    %store/vec4 v0x555555d89b40_0, 0, 1;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x555555d22400;
T_5 ;
    %wait E_0x555555c9a800;
    %load/vec4 v0x555555d89380_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555555d7d350_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555555d89a60_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x555555d89ce0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.4, 9;
    %load/vec4 v0x555555d892a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x555555d89c00_0;
    %load/vec4 v0x555555d892a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d7d5f0, 0, 4;
T_5.2 ;
    %load/vec4 v0x555555d89a60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %jmp T_5.12;
T_5.5 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555555d89a60_0, 0;
    %jmp T_5.12;
T_5.6 ;
    %load/vec4 v0x555555d88e60_0;
    %assign/vec4 v0x555555d881e0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x555555d89a60_0, 0;
    %jmp T_5.12;
T_5.7 ;
    %load/vec4 v0x555555d89520_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x555555d7d5f0, 4;
    %assign/vec4 v0x555555d89440_0, 0;
    %load/vec4 v0x555555d896e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x555555d7d5f0, 4;
    %assign/vec4 v0x555555d89600_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x555555d89a60_0, 0;
    %jmp T_5.12;
T_5.8 ;
    %load/vec4 v0x555555d888c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %load/vec4 v0x555555d891c0_0;
    %assign/vec4 v0x555555d7d350_0, 0;
T_5.13 ;
    %load/vec4 v0x555555d88800_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.15, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_5.16, 8;
T_5.15 ; End of true expr.
    %load/vec4 v0x555555d88980_0;
    %flag_set/vec4 9;
    %jmp/0 T_5.17, 9;
    %pushi/vec4 6, 0, 32;
    %jmp/1 T_5.18, 9;
T_5.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.18, 9;
 ; End of false expr.
    %blend;
T_5.18;
    %jmp/0 T_5.16, 8;
 ; End of false expr.
    %blend;
T_5.16;
    %pad/s 3;
    %assign/vec4 v0x555555d89a60_0, 0;
    %load/vec4 v0x555555d888c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.19, 8;
    %vpi_call 5 286 "$finish" {0 0 0};
T_5.19 ;
    %jmp T_5.12;
T_5.9 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x555555d89a60_0, 0;
    %jmp T_5.12;
T_5.10 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555555d89a60_0, 0;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555555d89a60_0, 0;
    %jmp T_5.12;
T_5.12 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x555555d8b350;
T_6 ;
    %vpi_call 5 22 "$readmemh", "firmware.hex", v0x555555d8b600 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x555555d8b350;
T_7 ;
    %wait E_0x555555c9a800;
    %load/vec4 v0x555555d8b8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %ix/getv 4, v0x555555d8bbe0_0;
    %load/vec4a v0x555555d8b600, 4;
    %assign/vec4 v0x555555d8b840_0, 0;
T_7.0 ;
    %load/vec4 v0x555555d8bb00_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x555555d8b9f0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x555555d8bbe0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d8b600, 0, 4;
T_7.2 ;
    %load/vec4 v0x555555d8bb00_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x555555d8b9f0_0;
    %parti/s 8, 8, 5;
    %ix/getv 3, v0x555555d8bbe0_0;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d8b600, 4, 5;
T_7.4 ;
    %load/vec4 v0x555555d8bb00_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v0x555555d8b9f0_0;
    %parti/s 8, 16, 6;
    %ix/getv 3, v0x555555d8bbe0_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d8b600, 4, 5;
T_7.6 ;
    %load/vec4 v0x555555d8bb00_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %load/vec4 v0x555555d8b9f0_0;
    %parti/s 8, 24, 6;
    %ix/getv 3, v0x555555d8bbe0_0;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d8b600, 4, 5;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x555555d8bdc0;
T_8 ;
    %wait E_0x555555c9a800;
    %load/vec4 v0x555555d8c920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x555555d8c590_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x555555d8c670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555d8cb30_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x555555d8c590_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0x555555d8c670_0;
    %or/r;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555d8cb30_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x555555d8c9e0_0;
    %load/vec4 v0x555555d8cb30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555d8cb30_0, 0;
T_8.4 ;
T_8.3 ;
    %load/vec4 v0x555555d8cb30_0;
    %load/vec4 v0x555555d8c590_0;
    %parti/s 1, 11, 5;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 1250, 0, 12;
    %assign/vec4 v0x555555d8c590_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x555555d8c590_0;
    %subi 1, 0, 12;
    %assign/vec4 v0x555555d8c590_0, 0;
T_8.7 ;
    %load/vec4 v0x555555d8c590_0;
    %parti/s 1, 11, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x555555d8c670_0;
    %parti/s 9, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555d8c670_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x555555d8c9e0_0;
    %load/vec4 v0x555555d8cb30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x555555d8c840_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x555555d8c670_0, 0;
T_8.10 ;
T_8.9 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x555555d8cdb0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555d8cfd0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x555555d8cdb0;
T_10 ;
    %delay 41666, 0;
    %load/vec4 v0x555555d8cfd0_0;
    %inv;
    %store/vec4 v0x555555d8cfd0_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x555555d8a140;
T_11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555d8a360_0, 0, 3;
    %end;
    .thread T_11;
    .scope S_0x555555d8a140;
T_12 ;
    %wait E_0x555555cc4f50;
    %load/vec4 v0x555555d8a540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555555d8a360_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x555555d8a360_0;
    %load/vec4 v0x555555d8a700_0;
    %nor/r;
    %pad/u 3;
    %add;
    %assign/vec4 v0x555555d8a360_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x555555d8a820;
T_13 ;
    %wait E_0x555555c9a800;
    %load/vec4 v0x555555d8b060_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555555d8b150_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x555555d8ac20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.4, 9;
    %load/vec4 v0x555555d8adb0_0;
    %and;
T_13.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x555555d8ace0_0;
    %assign/vec4 v0x555555d8b150_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x555555d217f0;
T_14 ;
    %wait E_0x555555c9a800;
    %load/vec4 v0x555555d8ed60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %vpi_call 5 398 "$write", "%c", &PV<v0x555555d8e8f0_0, 0, 8> {0 0 0};
    %vpi_call 5 399 "$fflush", 32'b10000000000000000000000000000001 {0 0 0};
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x555555d23010;
T_15 ;
    %vpi_call 4 21 "$dumpfile", "gpio_test.vcd" {0 0 0};
    %vpi_call 4 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555555d23010 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555d8f0c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555d8efb0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555d8efb0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555d8efb0_0, 0, 1;
    %delay 600000000, 0;
    %vpi_call 4 35 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "./femtopll.v";
    "sim_cells.v";
    "tb.v";
    "riscv.v";
    "./clockworks.v";
    "gpio_ip.v";
    "./emitter_uart.v";
