
SmartHome.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a704  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000046c  0800a8b8  0800a8b8  0001a8b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ad24  0800ad24  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800ad24  0800ad24  0001ad24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ad2c  0800ad2c  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ad2c  0800ad2c  0001ad2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ad30  0800ad30  0001ad30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800ad34  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e4  2**0
                  CONTENTS
 10 .bss          000043e4  200001e4  200001e4  000201e4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200045c8  200045c8  000201e4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY
 14 .debug_info   00015f26  00000000  00000000  00020257  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000033a7  00000000  00000000  0003617d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001388  00000000  00000000  00039528  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000f38  00000000  00000000  0003a8b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000273df  00000000  00000000  0003b7e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00017116  00000000  00000000  00062bc7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000ef00c  00000000  00000000  00079cdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00006144  00000000  00000000  00168cec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004b  00000000  00000000  0016ee30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800a89c 	.word	0x0800a89c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001e8 	.word	0x200001e8
 80001ec:	0800a89c 	.word	0x0800a89c

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b970 	b.w	8000fa0 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f806 	bl	8000cd8 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__udivmoddi4>:
 8000cd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cdc:	9e08      	ldr	r6, [sp, #32]
 8000cde:	460d      	mov	r5, r1
 8000ce0:	4604      	mov	r4, r0
 8000ce2:	460f      	mov	r7, r1
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d14a      	bne.n	8000d7e <__udivmoddi4+0xa6>
 8000ce8:	428a      	cmp	r2, r1
 8000cea:	4694      	mov	ip, r2
 8000cec:	d965      	bls.n	8000dba <__udivmoddi4+0xe2>
 8000cee:	fab2 f382 	clz	r3, r2
 8000cf2:	b143      	cbz	r3, 8000d06 <__udivmoddi4+0x2e>
 8000cf4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000cf8:	f1c3 0220 	rsb	r2, r3, #32
 8000cfc:	409f      	lsls	r7, r3
 8000cfe:	fa20 f202 	lsr.w	r2, r0, r2
 8000d02:	4317      	orrs	r7, r2
 8000d04:	409c      	lsls	r4, r3
 8000d06:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d0a:	fa1f f58c 	uxth.w	r5, ip
 8000d0e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d12:	0c22      	lsrs	r2, r4, #16
 8000d14:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d18:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d1c:	fb01 f005 	mul.w	r0, r1, r5
 8000d20:	4290      	cmp	r0, r2
 8000d22:	d90a      	bls.n	8000d3a <__udivmoddi4+0x62>
 8000d24:	eb1c 0202 	adds.w	r2, ip, r2
 8000d28:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d2c:	f080 811c 	bcs.w	8000f68 <__udivmoddi4+0x290>
 8000d30:	4290      	cmp	r0, r2
 8000d32:	f240 8119 	bls.w	8000f68 <__udivmoddi4+0x290>
 8000d36:	3902      	subs	r1, #2
 8000d38:	4462      	add	r2, ip
 8000d3a:	1a12      	subs	r2, r2, r0
 8000d3c:	b2a4      	uxth	r4, r4
 8000d3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d46:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d4a:	fb00 f505 	mul.w	r5, r0, r5
 8000d4e:	42a5      	cmp	r5, r4
 8000d50:	d90a      	bls.n	8000d68 <__udivmoddi4+0x90>
 8000d52:	eb1c 0404 	adds.w	r4, ip, r4
 8000d56:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d5a:	f080 8107 	bcs.w	8000f6c <__udivmoddi4+0x294>
 8000d5e:	42a5      	cmp	r5, r4
 8000d60:	f240 8104 	bls.w	8000f6c <__udivmoddi4+0x294>
 8000d64:	4464      	add	r4, ip
 8000d66:	3802      	subs	r0, #2
 8000d68:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d6c:	1b64      	subs	r4, r4, r5
 8000d6e:	2100      	movs	r1, #0
 8000d70:	b11e      	cbz	r6, 8000d7a <__udivmoddi4+0xa2>
 8000d72:	40dc      	lsrs	r4, r3
 8000d74:	2300      	movs	r3, #0
 8000d76:	e9c6 4300 	strd	r4, r3, [r6]
 8000d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d908      	bls.n	8000d94 <__udivmoddi4+0xbc>
 8000d82:	2e00      	cmp	r6, #0
 8000d84:	f000 80ed 	beq.w	8000f62 <__udivmoddi4+0x28a>
 8000d88:	2100      	movs	r1, #0
 8000d8a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d8e:	4608      	mov	r0, r1
 8000d90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d94:	fab3 f183 	clz	r1, r3
 8000d98:	2900      	cmp	r1, #0
 8000d9a:	d149      	bne.n	8000e30 <__udivmoddi4+0x158>
 8000d9c:	42ab      	cmp	r3, r5
 8000d9e:	d302      	bcc.n	8000da6 <__udivmoddi4+0xce>
 8000da0:	4282      	cmp	r2, r0
 8000da2:	f200 80f8 	bhi.w	8000f96 <__udivmoddi4+0x2be>
 8000da6:	1a84      	subs	r4, r0, r2
 8000da8:	eb65 0203 	sbc.w	r2, r5, r3
 8000dac:	2001      	movs	r0, #1
 8000dae:	4617      	mov	r7, r2
 8000db0:	2e00      	cmp	r6, #0
 8000db2:	d0e2      	beq.n	8000d7a <__udivmoddi4+0xa2>
 8000db4:	e9c6 4700 	strd	r4, r7, [r6]
 8000db8:	e7df      	b.n	8000d7a <__udivmoddi4+0xa2>
 8000dba:	b902      	cbnz	r2, 8000dbe <__udivmoddi4+0xe6>
 8000dbc:	deff      	udf	#255	; 0xff
 8000dbe:	fab2 f382 	clz	r3, r2
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	f040 8090 	bne.w	8000ee8 <__udivmoddi4+0x210>
 8000dc8:	1a8a      	subs	r2, r1, r2
 8000dca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dce:	fa1f fe8c 	uxth.w	lr, ip
 8000dd2:	2101      	movs	r1, #1
 8000dd4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000dd8:	fb07 2015 	mls	r0, r7, r5, r2
 8000ddc:	0c22      	lsrs	r2, r4, #16
 8000dde:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000de2:	fb0e f005 	mul.w	r0, lr, r5
 8000de6:	4290      	cmp	r0, r2
 8000de8:	d908      	bls.n	8000dfc <__udivmoddi4+0x124>
 8000dea:	eb1c 0202 	adds.w	r2, ip, r2
 8000dee:	f105 38ff 	add.w	r8, r5, #4294967295
 8000df2:	d202      	bcs.n	8000dfa <__udivmoddi4+0x122>
 8000df4:	4290      	cmp	r0, r2
 8000df6:	f200 80cb 	bhi.w	8000f90 <__udivmoddi4+0x2b8>
 8000dfa:	4645      	mov	r5, r8
 8000dfc:	1a12      	subs	r2, r2, r0
 8000dfe:	b2a4      	uxth	r4, r4
 8000e00:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e04:	fb07 2210 	mls	r2, r7, r0, r2
 8000e08:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e0c:	fb0e fe00 	mul.w	lr, lr, r0
 8000e10:	45a6      	cmp	lr, r4
 8000e12:	d908      	bls.n	8000e26 <__udivmoddi4+0x14e>
 8000e14:	eb1c 0404 	adds.w	r4, ip, r4
 8000e18:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e1c:	d202      	bcs.n	8000e24 <__udivmoddi4+0x14c>
 8000e1e:	45a6      	cmp	lr, r4
 8000e20:	f200 80bb 	bhi.w	8000f9a <__udivmoddi4+0x2c2>
 8000e24:	4610      	mov	r0, r2
 8000e26:	eba4 040e 	sub.w	r4, r4, lr
 8000e2a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e2e:	e79f      	b.n	8000d70 <__udivmoddi4+0x98>
 8000e30:	f1c1 0720 	rsb	r7, r1, #32
 8000e34:	408b      	lsls	r3, r1
 8000e36:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e3a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e3e:	fa05 f401 	lsl.w	r4, r5, r1
 8000e42:	fa20 f307 	lsr.w	r3, r0, r7
 8000e46:	40fd      	lsrs	r5, r7
 8000e48:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e4c:	4323      	orrs	r3, r4
 8000e4e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e52:	fa1f fe8c 	uxth.w	lr, ip
 8000e56:	fb09 5518 	mls	r5, r9, r8, r5
 8000e5a:	0c1c      	lsrs	r4, r3, #16
 8000e5c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e60:	fb08 f50e 	mul.w	r5, r8, lr
 8000e64:	42a5      	cmp	r5, r4
 8000e66:	fa02 f201 	lsl.w	r2, r2, r1
 8000e6a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e6e:	d90b      	bls.n	8000e88 <__udivmoddi4+0x1b0>
 8000e70:	eb1c 0404 	adds.w	r4, ip, r4
 8000e74:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e78:	f080 8088 	bcs.w	8000f8c <__udivmoddi4+0x2b4>
 8000e7c:	42a5      	cmp	r5, r4
 8000e7e:	f240 8085 	bls.w	8000f8c <__udivmoddi4+0x2b4>
 8000e82:	f1a8 0802 	sub.w	r8, r8, #2
 8000e86:	4464      	add	r4, ip
 8000e88:	1b64      	subs	r4, r4, r5
 8000e8a:	b29d      	uxth	r5, r3
 8000e8c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e90:	fb09 4413 	mls	r4, r9, r3, r4
 8000e94:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e98:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e9c:	45a6      	cmp	lr, r4
 8000e9e:	d908      	bls.n	8000eb2 <__udivmoddi4+0x1da>
 8000ea0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ea4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ea8:	d26c      	bcs.n	8000f84 <__udivmoddi4+0x2ac>
 8000eaa:	45a6      	cmp	lr, r4
 8000eac:	d96a      	bls.n	8000f84 <__udivmoddi4+0x2ac>
 8000eae:	3b02      	subs	r3, #2
 8000eb0:	4464      	add	r4, ip
 8000eb2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000eb6:	fba3 9502 	umull	r9, r5, r3, r2
 8000eba:	eba4 040e 	sub.w	r4, r4, lr
 8000ebe:	42ac      	cmp	r4, r5
 8000ec0:	46c8      	mov	r8, r9
 8000ec2:	46ae      	mov	lr, r5
 8000ec4:	d356      	bcc.n	8000f74 <__udivmoddi4+0x29c>
 8000ec6:	d053      	beq.n	8000f70 <__udivmoddi4+0x298>
 8000ec8:	b156      	cbz	r6, 8000ee0 <__udivmoddi4+0x208>
 8000eca:	ebb0 0208 	subs.w	r2, r0, r8
 8000ece:	eb64 040e 	sbc.w	r4, r4, lr
 8000ed2:	fa04 f707 	lsl.w	r7, r4, r7
 8000ed6:	40ca      	lsrs	r2, r1
 8000ed8:	40cc      	lsrs	r4, r1
 8000eda:	4317      	orrs	r7, r2
 8000edc:	e9c6 7400 	strd	r7, r4, [r6]
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	2100      	movs	r1, #0
 8000ee4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ee8:	f1c3 0120 	rsb	r1, r3, #32
 8000eec:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ef0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ef4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ef8:	409d      	lsls	r5, r3
 8000efa:	432a      	orrs	r2, r5
 8000efc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f00:	fa1f fe8c 	uxth.w	lr, ip
 8000f04:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f08:	fb07 1510 	mls	r5, r7, r0, r1
 8000f0c:	0c11      	lsrs	r1, r2, #16
 8000f0e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f12:	fb00 f50e 	mul.w	r5, r0, lr
 8000f16:	428d      	cmp	r5, r1
 8000f18:	fa04 f403 	lsl.w	r4, r4, r3
 8000f1c:	d908      	bls.n	8000f30 <__udivmoddi4+0x258>
 8000f1e:	eb1c 0101 	adds.w	r1, ip, r1
 8000f22:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f26:	d22f      	bcs.n	8000f88 <__udivmoddi4+0x2b0>
 8000f28:	428d      	cmp	r5, r1
 8000f2a:	d92d      	bls.n	8000f88 <__udivmoddi4+0x2b0>
 8000f2c:	3802      	subs	r0, #2
 8000f2e:	4461      	add	r1, ip
 8000f30:	1b49      	subs	r1, r1, r5
 8000f32:	b292      	uxth	r2, r2
 8000f34:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f38:	fb07 1115 	mls	r1, r7, r5, r1
 8000f3c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f40:	fb05 f10e 	mul.w	r1, r5, lr
 8000f44:	4291      	cmp	r1, r2
 8000f46:	d908      	bls.n	8000f5a <__udivmoddi4+0x282>
 8000f48:	eb1c 0202 	adds.w	r2, ip, r2
 8000f4c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f50:	d216      	bcs.n	8000f80 <__udivmoddi4+0x2a8>
 8000f52:	4291      	cmp	r1, r2
 8000f54:	d914      	bls.n	8000f80 <__udivmoddi4+0x2a8>
 8000f56:	3d02      	subs	r5, #2
 8000f58:	4462      	add	r2, ip
 8000f5a:	1a52      	subs	r2, r2, r1
 8000f5c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f60:	e738      	b.n	8000dd4 <__udivmoddi4+0xfc>
 8000f62:	4631      	mov	r1, r6
 8000f64:	4630      	mov	r0, r6
 8000f66:	e708      	b.n	8000d7a <__udivmoddi4+0xa2>
 8000f68:	4639      	mov	r1, r7
 8000f6a:	e6e6      	b.n	8000d3a <__udivmoddi4+0x62>
 8000f6c:	4610      	mov	r0, r2
 8000f6e:	e6fb      	b.n	8000d68 <__udivmoddi4+0x90>
 8000f70:	4548      	cmp	r0, r9
 8000f72:	d2a9      	bcs.n	8000ec8 <__udivmoddi4+0x1f0>
 8000f74:	ebb9 0802 	subs.w	r8, r9, r2
 8000f78:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f7c:	3b01      	subs	r3, #1
 8000f7e:	e7a3      	b.n	8000ec8 <__udivmoddi4+0x1f0>
 8000f80:	4645      	mov	r5, r8
 8000f82:	e7ea      	b.n	8000f5a <__udivmoddi4+0x282>
 8000f84:	462b      	mov	r3, r5
 8000f86:	e794      	b.n	8000eb2 <__udivmoddi4+0x1da>
 8000f88:	4640      	mov	r0, r8
 8000f8a:	e7d1      	b.n	8000f30 <__udivmoddi4+0x258>
 8000f8c:	46d0      	mov	r8, sl
 8000f8e:	e77b      	b.n	8000e88 <__udivmoddi4+0x1b0>
 8000f90:	3d02      	subs	r5, #2
 8000f92:	4462      	add	r2, ip
 8000f94:	e732      	b.n	8000dfc <__udivmoddi4+0x124>
 8000f96:	4608      	mov	r0, r1
 8000f98:	e70a      	b.n	8000db0 <__udivmoddi4+0xd8>
 8000f9a:	4464      	add	r4, ip
 8000f9c:	3802      	subs	r0, #2
 8000f9e:	e742      	b.n	8000e26 <__udivmoddi4+0x14e>

08000fa0 <__aeabi_idiv0>:
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop

08000fa4 <PID_Calc>:
uint32_t timerPID_pres = 0;
float last_error_pres = 0;
float integrated_error_pres = 0;
//extern UART_HandleTypeDef huart6;

int16_t PID_Calc(PidParameter PID, float current, float setPoint) {
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b08e      	sub	sp, #56	; 0x38
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	eef0 6a40 	vmov.f32	s13, s0
 8000fae:	eeb0 7a60 	vmov.f32	s14, s1
 8000fb2:	eef0 7a41 	vmov.f32	s15, s2
 8000fb6:	edc7 1a02 	vstr	s3, [r7, #8]
 8000fba:	ed87 2a01 	vstr	s4, [r7, #4]
 8000fbe:	edc7 6a03 	vstr	s13, [r7, #12]
 8000fc2:	ed87 7a04 	vstr	s14, [r7, #16]
 8000fc6:	edc7 7a05 	vstr	s15, [r7, #20]
	int16_t pidOut = 0;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	86fb      	strh	r3, [r7, #54]	; 0x36
	float pTerm = 0, iTerm = 0, dTerm = 0, dt = 10;
 8000fce:	f04f 0300 	mov.w	r3, #0
 8000fd2:	62bb      	str	r3, [r7, #40]	; 0x28
 8000fd4:	f04f 0300 	mov.w	r3, #0
 8000fd8:	627b      	str	r3, [r7, #36]	; 0x24
 8000fda:	f04f 0300 	mov.w	r3, #0
 8000fde:	633b      	str	r3, [r7, #48]	; 0x30
 8000fe0:	4b44      	ldr	r3, [pc, #272]	; (80010f4 <PID_Calc+0x150>)
 8000fe2:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t now = HAL_GetTick();
 8000fe4:	f001 fbe8 	bl	80027b8 <HAL_GetTick>
 8000fe8:	6238      	str	r0, [r7, #32]
	if (now > timerPID_pres)
 8000fea:	4b43      	ldr	r3, [pc, #268]	; (80010f8 <PID_Calc+0x154>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	6a3a      	ldr	r2, [r7, #32]
 8000ff0:	429a      	cmp	r2, r3
 8000ff2:	d90b      	bls.n	800100c <PID_Calc+0x68>
		dt = (float) (HAL_GetTick() - timerPID_pres);
 8000ff4:	f001 fbe0 	bl	80027b8 <HAL_GetTick>
 8000ff8:	4602      	mov	r2, r0
 8000ffa:	4b3f      	ldr	r3, [pc, #252]	; (80010f8 <PID_Calc+0x154>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	1ad3      	subs	r3, r2, r3
 8001000:	ee07 3a90 	vmov	s15, r3
 8001004:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001008:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	timerPID_pres = HAL_GetTick();
 800100c:	f001 fbd4 	bl	80027b8 <HAL_GetTick>
 8001010:	4603      	mov	r3, r0
 8001012:	4a39      	ldr	r2, [pc, #228]	; (80010f8 <PID_Calc+0x154>)
 8001014:	6013      	str	r3, [r2, #0]
	float error = setPoint - current;
 8001016:	ed97 7a01 	vldr	s14, [r7, #4]
 800101a:	edd7 7a02 	vldr	s15, [r7, #8]
 800101e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001022:	edc7 7a07 	vstr	s15, [r7, #28]

	pTerm = PID.Kp * error;
 8001026:	edd7 7a03 	vldr	s15, [r7, #12]
 800102a:	ed97 7a07 	vldr	s14, [r7, #28]
 800102e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001032:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

	integrated_error_pres += error * dt;
 8001036:	ed97 7a07 	vldr	s14, [r7, #28]
 800103a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800103e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001042:	4b2e      	ldr	r3, [pc, #184]	; (80010fc <PID_Calc+0x158>)
 8001044:	edd3 7a00 	vldr	s15, [r3]
 8001048:	ee77 7a27 	vadd.f32	s15, s14, s15
 800104c:	4b2b      	ldr	r3, [pc, #172]	; (80010fc <PID_Calc+0x158>)
 800104e:	edc3 7a00 	vstr	s15, [r3]
	iTerm = PID.Ki * integrated_error_pres / 1000.0;
 8001052:	ed97 7a04 	vldr	s14, [r7, #16]
 8001056:	4b29      	ldr	r3, [pc, #164]	; (80010fc <PID_Calc+0x158>)
 8001058:	edd3 7a00 	vldr	s15, [r3]
 800105c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001060:	eddf 6a27 	vldr	s13, [pc, #156]	; 8001100 <PID_Calc+0x15c>
 8001064:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001068:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
//	if(iTerm>PWM_MAX/2) iTerm=PWM_MAX/2;
//	else if(iTerm<-PWM_MAX/2) iTerm=-PWM_MAX/2;

	if (dt != 0) {
 800106c:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001070:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001074:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001078:	d014      	beq.n	80010a4 <PID_Calc+0x100>
		dTerm = 1000 * PID.Kd * (error - last_error_pres) / dt;
 800107a:	edd7 7a05 	vldr	s15, [r7, #20]
 800107e:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8001100 <PID_Calc+0x15c>
 8001082:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001086:	4b1f      	ldr	r3, [pc, #124]	; (8001104 <PID_Calc+0x160>)
 8001088:	edd3 7a00 	vldr	s15, [r3]
 800108c:	edd7 6a07 	vldr	s13, [r7, #28]
 8001090:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001094:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001098:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800109c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80010a0:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	}

	pidOut = (int16_t) (pTerm + iTerm + dTerm);
 80010a4:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 80010a8:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80010ac:	ee37 7a27 	vadd.f32	s14, s14, s15
 80010b0:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80010b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010b8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80010bc:	ee17 3a90 	vmov	r3, s15
 80010c0:	86fb      	strh	r3, [r7, #54]	; 0x36

	last_error_pres = error;
 80010c2:	4a10      	ldr	r2, [pc, #64]	; (8001104 <PID_Calc+0x160>)
 80010c4:	69fb      	ldr	r3, [r7, #28]
 80010c6:	6013      	str	r3, [r2, #0]

	if (pidOut > PWM_MAX)
 80010c8:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 80010cc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80010d0:	db03      	blt.n	80010da <PID_Calc+0x136>
		pidOut = PWM_MAX;
 80010d2:	f240 33e7 	movw	r3, #999	; 0x3e7
 80010d6:	86fb      	strh	r3, [r7, #54]	; 0x36
 80010d8:	e005      	b.n	80010e6 <PID_Calc+0x142>
	else if (pidOut < PWM_MIN)
 80010da:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 80010de:	2b00      	cmp	r3, #0
 80010e0:	da01      	bge.n	80010e6 <PID_Calc+0x142>
		pidOut = PWM_MIN;
 80010e2:	2300      	movs	r3, #0
 80010e4:	86fb      	strh	r3, [r7, #54]	; 0x36
	return pidOut;
 80010e6:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	3738      	adds	r7, #56	; 0x38
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	41200000 	.word	0x41200000
 80010f8:	20000200 	.word	0x20000200
 80010fc:	20000208 	.word	0x20000208
 8001100:	447a0000 	.word	0x447a0000
 8001104:	20000204 	.word	0x20000204

08001108 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory(StaticTask_t **ppxIdleTaskTCBBuffer,
		StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8001108:	b480      	push	{r7}
 800110a:	b085      	sub	sp, #20
 800110c:	af00      	add	r7, sp, #0
 800110e:	60f8      	str	r0, [r7, #12]
 8001110:	60b9      	str	r1, [r7, #8]
 8001112:	607a      	str	r2, [r7, #4]
	*ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	4a07      	ldr	r2, [pc, #28]	; (8001134 <vApplicationGetIdleTaskMemory+0x2c>)
 8001118:	601a      	str	r2, [r3, #0]
	*ppxIdleTaskStackBuffer = &xIdleStack[0];
 800111a:	68bb      	ldr	r3, [r7, #8]
 800111c:	4a06      	ldr	r2, [pc, #24]	; (8001138 <vApplicationGetIdleTaskMemory+0x30>)
 800111e:	601a      	str	r2, [r3, #0]
	*pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	2280      	movs	r2, #128	; 0x80
 8001124:	601a      	str	r2, [r3, #0]
	/* place for user code */
}
 8001126:	bf00      	nop
 8001128:	3714      	adds	r7, #20
 800112a:	46bd      	mov	sp, r7
 800112c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001130:	4770      	bx	lr
 8001132:	bf00      	nop
 8001134:	2000020c 	.word	0x2000020c
 8001138:	200002ac 	.word	0x200002ac

0800113c <HAL_GPIO_EXTI_Callback>:
//		sum += adc_buffer;
//		count++;
//	}
////	flag_adc = 1;
//}
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 800113c:	b480      	push	{r7}
 800113e:	b083      	sub	sp, #12
 8001140:	af00      	add	r7, sp, #0
 8001142:	4603      	mov	r3, r0
 8001144:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == Thermostat_Pin) {
 8001146:	88fb      	ldrh	r3, [r7, #6]
 8001148:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800114c:	d112      	bne.n	8001174 <HAL_GPIO_EXTI_Callback+0x38>
//		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, 0);
//		HAL_GPIO_WritePin(Heater_Ctrl_GPIO_Port, Heater_Ctrl_Pin, 0);
		if (State_Machine == WORKING)
 800114e:	4b13      	ldr	r3, [pc, #76]	; (800119c <HAL_GPIO_EXTI_Callback+0x60>)
 8001150:	781b      	ldrb	r3, [r3, #0]
 8001152:	2b04      	cmp	r3, #4
 8001154:	d103      	bne.n	800115e <HAL_GPIO_EXTI_Callback+0x22>
			State_Machine = HEATER_BLOWING;
 8001156:	4b11      	ldr	r3, [pc, #68]	; (800119c <HAL_GPIO_EXTI_Callback+0x60>)
 8001158:	2205      	movs	r2, #5
 800115a:	701a      	strb	r2, [r3, #0]
 800115c:	e00a      	b.n	8001174 <HAL_GPIO_EXTI_Callback+0x38>
		else if (State_Machine == FAN_IDLE || State_Machine == FAN_ON)
 800115e:	4b0f      	ldr	r3, [pc, #60]	; (800119c <HAL_GPIO_EXTI_Callback+0x60>)
 8001160:	781b      	ldrb	r3, [r3, #0]
 8001162:	2b01      	cmp	r3, #1
 8001164:	d003      	beq.n	800116e <HAL_GPIO_EXTI_Callback+0x32>
 8001166:	4b0d      	ldr	r3, [pc, #52]	; (800119c <HAL_GPIO_EXTI_Callback+0x60>)
 8001168:	781b      	ldrb	r3, [r3, #0]
 800116a:	2b02      	cmp	r3, #2
 800116c:	d102      	bne.n	8001174 <HAL_GPIO_EXTI_Callback+0x38>
			State_Machine = BLOCK;
 800116e:	4b0b      	ldr	r3, [pc, #44]	; (800119c <HAL_GPIO_EXTI_Callback+0x60>)
 8001170:	2203      	movs	r2, #3
 8001172:	701a      	strb	r2, [r3, #0]
	}
	if (GPIO_Pin == Relay_Pin) {
 8001174:	88fb      	ldrh	r3, [r7, #6]
 8001176:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800117a:	d102      	bne.n	8001182 <HAL_GPIO_EXTI_Callback+0x46>
//		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, 0);
//		HAL_GPIO_WritePin(Fan_Ctrl_GPIO_Port, Fan_Ctrl_Pin, 0);
		State_Machine = BLOCK;
 800117c:	4b07      	ldr	r3, [pc, #28]	; (800119c <HAL_GPIO_EXTI_Callback+0x60>)
 800117e:	2203      	movs	r2, #3
 8001180:	701a      	strb	r2, [r3, #0]
	}
	if (GPIO_Pin == FC_Failure_Pin) {
 8001182:	88fb      	ldrh	r3, [r7, #6]
 8001184:	2b10      	cmp	r3, #16
 8001186:	d102      	bne.n	800118e <HAL_GPIO_EXTI_Callback+0x52>
//		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, 0);
//		HAL_GPIO_WritePin(FC_Ctrl_GPIO_Port, FC_Ctrl_Pin, 0);
		State_Machine = BLOCK;
 8001188:	4b04      	ldr	r3, [pc, #16]	; (800119c <HAL_GPIO_EXTI_Callback+0x60>)
 800118a:	2203      	movs	r2, #3
 800118c:	701a      	strb	r2, [r3, #0]
	}
}
 800118e:	bf00      	nop
 8001190:	370c      	adds	r7, #12
 8001192:	46bd      	mov	sp, r7
 8001194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001198:	4770      	bx	lr
 800119a:	bf00      	nop
 800119c:	2000071c 	.word	0x2000071c

080011a0 <calculate_crc8>:
//		HAL_UART_Receive_IT(&huart6, rx_buffer, 7);
////		HAL_UART_Transmit(&huart6, rx_buffer, 7, HAL_MAX_DELAY);
//	}
//}

uint8_t calculate_crc8(uint8_t *pcBlock, uint8_t len) {
 80011a0:	b480      	push	{r7}
 80011a2:	b085      	sub	sp, #20
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
 80011a8:	460b      	mov	r3, r1
 80011aa:	70fb      	strb	r3, [r7, #3]
	uint8_t crc = 0xFF;
 80011ac:	23ff      	movs	r3, #255	; 0xff
 80011ae:	73fb      	strb	r3, [r7, #15]
	uint8_t i;

	while (len--) {
 80011b0:	e01f      	b.n	80011f2 <calculate_crc8+0x52>
		crc ^= *pcBlock++;
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	1c5a      	adds	r2, r3, #1
 80011b6:	607a      	str	r2, [r7, #4]
 80011b8:	781a      	ldrb	r2, [r3, #0]
 80011ba:	7bfb      	ldrb	r3, [r7, #15]
 80011bc:	4053      	eors	r3, r2
 80011be:	73fb      	strb	r3, [r7, #15]

		for (i = 0; i < 8; i++)
 80011c0:	2300      	movs	r3, #0
 80011c2:	73bb      	strb	r3, [r7, #14]
 80011c4:	e012      	b.n	80011ec <calculate_crc8+0x4c>
			crc = crc & 0x80 ? (crc << 1) ^ CRC8_POLYNOMIAL : crc << 1;
 80011c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	da07      	bge.n	80011de <calculate_crc8+0x3e>
 80011ce:	7bfb      	ldrb	r3, [r7, #15]
 80011d0:	005b      	lsls	r3, r3, #1
 80011d2:	b25b      	sxtb	r3, r3
 80011d4:	f083 0331 	eor.w	r3, r3, #49	; 0x31
 80011d8:	b25b      	sxtb	r3, r3
 80011da:	b2db      	uxtb	r3, r3
 80011dc:	e002      	b.n	80011e4 <calculate_crc8+0x44>
 80011de:	7bfb      	ldrb	r3, [r7, #15]
 80011e0:	005b      	lsls	r3, r3, #1
 80011e2:	b2db      	uxtb	r3, r3
 80011e4:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < 8; i++)
 80011e6:	7bbb      	ldrb	r3, [r7, #14]
 80011e8:	3301      	adds	r3, #1
 80011ea:	73bb      	strb	r3, [r7, #14]
 80011ec:	7bbb      	ldrb	r3, [r7, #14]
 80011ee:	2b07      	cmp	r3, #7
 80011f0:	d9e9      	bls.n	80011c6 <calculate_crc8+0x26>
	while (len--) {
 80011f2:	78fb      	ldrb	r3, [r7, #3]
 80011f4:	1e5a      	subs	r2, r3, #1
 80011f6:	70fa      	strb	r2, [r7, #3]
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d1da      	bne.n	80011b2 <calculate_crc8+0x12>
	}

	return crc;
 80011fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80011fe:	4618      	mov	r0, r3
 8001200:	3714      	adds	r7, #20
 8001202:	46bd      	mov	sp, r7
 8001204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001208:	4770      	bx	lr
	...

0800120c <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 800120c:	b580      	push	{r7, lr}
 800120e:	b082      	sub	sp, #8
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
 8001214:	460b      	mov	r3, r1
 8001216:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART6) {
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	4a15      	ldr	r2, [pc, #84]	; (8001274 <HAL_UARTEx_RxEventCallback+0x68>)
 800121e:	4293      	cmp	r3, r2
 8001220:	d123      	bne.n	800126a <HAL_UARTEx_RxEventCallback+0x5e>
		memcpy((uint8_t*) rx_buffer, RxBufDMA, Size);
 8001222:	887b      	ldrh	r3, [r7, #2]
 8001224:	461a      	mov	r2, r3
 8001226:	4914      	ldr	r1, [pc, #80]	; (8001278 <HAL_UARTEx_RxEventCallback+0x6c>)
 8001228:	4814      	ldr	r0, [pc, #80]	; (800127c <HAL_UARTEx_RxEventCallback+0x70>)
 800122a:	f007 fc65 	bl	8008af8 <memcpy>
		memset((uint8_t*) rx_buffer + Size, 0, RxBuf_SIZE - Size);
 800122e:	887b      	ldrh	r3, [r7, #2]
 8001230:	4a12      	ldr	r2, [pc, #72]	; (800127c <HAL_UARTEx_RxEventCallback+0x70>)
 8001232:	1898      	adds	r0, r3, r2
 8001234:	887b      	ldrh	r3, [r7, #2]
 8001236:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800123a:	461a      	mov	r2, r3
 800123c:	2100      	movs	r1, #0
 800123e:	f007 fb86 	bl	800894e <memset>
		rx_length = Size;
 8001242:	887b      	ldrh	r3, [r7, #2]
 8001244:	b2da      	uxtb	r2, r3
 8001246:	4b0e      	ldr	r3, [pc, #56]	; (8001280 <HAL_UARTEx_RxEventCallback+0x74>)
 8001248:	701a      	strb	r2, [r3, #0]
		flag_receive = 1;
 800124a:	4b0e      	ldr	r3, [pc, #56]	; (8001284 <HAL_UARTEx_RxEventCallback+0x78>)
 800124c:	2201      	movs	r2, #1
 800124e:	701a      	strb	r2, [r3, #0]

		/* start the DMA again */
		HAL_UARTEx_ReceiveToIdle_DMA(&huart6, (uint8_t*) RxBufDMA, RxBuf_SIZE);
 8001250:	2240      	movs	r2, #64	; 0x40
 8001252:	4909      	ldr	r1, [pc, #36]	; (8001278 <HAL_UARTEx_RxEventCallback+0x6c>)
 8001254:	480c      	ldr	r0, [pc, #48]	; (8001288 <HAL_UARTEx_RxEventCallback+0x7c>)
 8001256:	f004 fa34 	bl	80056c2 <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(&hdma_usart6_rx, DMA_IT_HT);
 800125a:	4b0c      	ldr	r3, [pc, #48]	; (800128c <HAL_UARTEx_RxEventCallback+0x80>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	681a      	ldr	r2, [r3, #0]
 8001260:	4b0a      	ldr	r3, [pc, #40]	; (800128c <HAL_UARTEx_RxEventCallback+0x80>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	f022 0208 	bic.w	r2, r2, #8
 8001268:	601a      	str	r2, [r3, #0]

	}

}
 800126a:	bf00      	nop
 800126c:	3708      	adds	r7, #8
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	40011400 	.word	0x40011400
 8001278:	200006d4 	.word	0x200006d4
 800127c:	20000650 	.word	0x20000650
 8001280:	200006d0 	.word	0x200006d0
 8001284:	200005f4 	.word	0x200005f4
 8001288:	2000053c 	.word	0x2000053c
 800128c:	20000580 	.word	0x20000580

08001290 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001290:	b5b0      	push	{r4, r5, r7, lr}
 8001292:	b0a4      	sub	sp, #144	; 0x90
 8001294:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001296:	f001 fa29 	bl	80026ec <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800129a:	f000 f89b 	bl	80013d4 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800129e:	f000 fa51 	bl	8001744 <MX_GPIO_Init>
	MX_DMA_Init();
 80012a2:	f000 fa2f 	bl	8001704 <MX_DMA_Init>
	MX_ADC1_Init();
 80012a6:	f000 f905 	bl	80014b4 <MX_ADC1_Init>
	MX_TIM1_Init();
 80012aa:	f000 f955 	bl	8001558 <MX_TIM1_Init>
	MX_USART6_UART_Init();
 80012ae:	f000 f9ff 	bl	80016b0 <MX_USART6_UART_Init>
	/* USER CODE BEGIN 2 */
//	HAL_ADC_Start_DMA(&hadc1, &adc_buffer, 1);
//	HAL_UART_Receive_IT(&huart6, rx_buffer, 7);
	HAL_UARTEx_ReceiveToIdle_DMA(&huart6, RxBufDMA, RxBuf_SIZE);
 80012b2:	2240      	movs	r2, #64	; 0x40
 80012b4:	4939      	ldr	r1, [pc, #228]	; (800139c <main+0x10c>)
 80012b6:	483a      	ldr	r0, [pc, #232]	; (80013a0 <main+0x110>)
 80012b8:	f004 fa03 	bl	80056c2 <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart6_rx, DMA_IT_HT);
 80012bc:	4b39      	ldr	r3, [pc, #228]	; (80013a4 <main+0x114>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	681a      	ldr	r2, [r3, #0]
 80012c2:	4b38      	ldr	r3, [pc, #224]	; (80013a4 <main+0x114>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	f022 0208 	bic.w	r2, r2, #8
 80012ca:	601a      	str	r2, [r3, #0]

	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80012cc:	2108      	movs	r1, #8
 80012ce:	4836      	ldr	r0, [pc, #216]	; (80013a8 <main+0x118>)
 80012d0:	f003 fae8 	bl	80048a4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 80012d4:	210c      	movs	r1, #12
 80012d6:	4834      	ldr	r0, [pc, #208]	; (80013a8 <main+0x118>)
 80012d8:	f003 fae4 	bl	80048a4 <HAL_TIM_PWM_Start>
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* definition and creation of TaskReceiveData */
	osThreadDef(TaskReceiveData, StartTaskReceiveData, osPriorityNormal, 0,
 80012dc:	4b33      	ldr	r3, [pc, #204]	; (80013ac <main+0x11c>)
 80012de:	f107 0474 	add.w	r4, r7, #116	; 0x74
 80012e2:	461d      	mov	r5, r3
 80012e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012e8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80012ec:	e884 0007 	stmia.w	r4, {r0, r1, r2}
			128);
	TaskReceiveDataHandle = osThreadCreate(osThread(TaskReceiveData), NULL);
 80012f0:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80012f4:	2100      	movs	r1, #0
 80012f6:	4618      	mov	r0, r3
 80012f8:	f005 fb57 	bl	80069aa <osThreadCreate>
 80012fc:	4603      	mov	r3, r0
 80012fe:	4a2c      	ldr	r2, [pc, #176]	; (80013b0 <main+0x120>)
 8001300:	6013      	str	r3, [r2, #0]

	/* definition and creation of TaskHeater */
	osThreadDef(TaskHeater, StartTaskHeater, osPriorityNormal, 0, 128);
 8001302:	4b2c      	ldr	r3, [pc, #176]	; (80013b4 <main+0x124>)
 8001304:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8001308:	461d      	mov	r5, r3
 800130a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800130c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800130e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001312:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	TaskHeaterHandle = osThreadCreate(osThread(TaskHeater), NULL);
 8001316:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800131a:	2100      	movs	r1, #0
 800131c:	4618      	mov	r0, r3
 800131e:	f005 fb44 	bl	80069aa <osThreadCreate>
 8001322:	4603      	mov	r3, r0
 8001324:	4a24      	ldr	r2, [pc, #144]	; (80013b8 <main+0x128>)
 8001326:	6013      	str	r3, [r2, #0]

	/* definition and creation of TaskFan */
	osThreadDef(TaskFan, StartTaskFan, osPriorityNormal, 0, 128);
 8001328:	4b24      	ldr	r3, [pc, #144]	; (80013bc <main+0x12c>)
 800132a:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 800132e:	461d      	mov	r5, r3
 8001330:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001332:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001334:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001338:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	TaskFanHandle = osThreadCreate(osThread(TaskFan), NULL);
 800133c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001340:	2100      	movs	r1, #0
 8001342:	4618      	mov	r0, r3
 8001344:	f005 fb31 	bl	80069aa <osThreadCreate>
 8001348:	4603      	mov	r3, r0
 800134a:	4a1d      	ldr	r2, [pc, #116]	; (80013c0 <main+0x130>)
 800134c:	6013      	str	r3, [r2, #0]

	/* definition and creation of TaskSendData */
	osThreadDef(TaskSendData, StartTaskSendData, osPriorityNormal, 0, 128);
 800134e:	4b1d      	ldr	r3, [pc, #116]	; (80013c4 <main+0x134>)
 8001350:	f107 0420 	add.w	r4, r7, #32
 8001354:	461d      	mov	r5, r3
 8001356:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001358:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800135a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800135e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	TaskSendDataHandle = osThreadCreate(osThread(TaskSendData), NULL);
 8001362:	f107 0320 	add.w	r3, r7, #32
 8001366:	2100      	movs	r1, #0
 8001368:	4618      	mov	r0, r3
 800136a:	f005 fb1e 	bl	80069aa <osThreadCreate>
 800136e:	4603      	mov	r3, r0
 8001370:	4a15      	ldr	r2, [pc, #84]	; (80013c8 <main+0x138>)
 8001372:	6013      	str	r3, [r2, #0]

	/* definition and creation of TaskReadTemp */
	osThreadDef(TaskReadTemp, StartTaskReadTemp, osPriorityNormal, 0, 128);
 8001374:	4b15      	ldr	r3, [pc, #84]	; (80013cc <main+0x13c>)
 8001376:	1d3c      	adds	r4, r7, #4
 8001378:	461d      	mov	r5, r3
 800137a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800137c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800137e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001382:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	TaskReadTempHandle = osThreadCreate(osThread(TaskReadTemp), NULL);
 8001386:	1d3b      	adds	r3, r7, #4
 8001388:	2100      	movs	r1, #0
 800138a:	4618      	mov	r0, r3
 800138c:	f005 fb0d 	bl	80069aa <osThreadCreate>
 8001390:	4603      	mov	r3, r0
 8001392:	4a0f      	ldr	r2, [pc, #60]	; (80013d0 <main+0x140>)
 8001394:	6013      	str	r3, [r2, #0]
	/* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
	/* USER CODE END RTOS_THREADS */

	/* Start scheduler */
	osKernelStart();
 8001396:	f005 fb01 	bl	800699c <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 800139a:	e7fe      	b.n	800139a <main+0x10a>
 800139c:	200006d4 	.word	0x200006d4
 80013a0:	2000053c 	.word	0x2000053c
 80013a4:	20000580 	.word	0x20000580
 80013a8:	200004f4 	.word	0x200004f4
 80013ac:	0800a8c8 	.word	0x0800a8c8
 80013b0:	200005e0 	.word	0x200005e0
 80013b4:	0800a8f0 	.word	0x0800a8f0
 80013b8:	200005e4 	.word	0x200005e4
 80013bc:	0800a914 	.word	0x0800a914
 80013c0:	200005e8 	.word	0x200005e8
 80013c4:	0800a940 	.word	0x0800a940
 80013c8:	200005ec 	.word	0x200005ec
 80013cc:	0800a96c 	.word	0x0800a96c
 80013d0:	200005f0 	.word	0x200005f0

080013d4 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b094      	sub	sp, #80	; 0x50
 80013d8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80013da:	f107 0320 	add.w	r3, r7, #32
 80013de:	2230      	movs	r2, #48	; 0x30
 80013e0:	2100      	movs	r1, #0
 80013e2:	4618      	mov	r0, r3
 80013e4:	f007 fab3 	bl	800894e <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80013e8:	f107 030c 	add.w	r3, r7, #12
 80013ec:	2200      	movs	r2, #0
 80013ee:	601a      	str	r2, [r3, #0]
 80013f0:	605a      	str	r2, [r3, #4]
 80013f2:	609a      	str	r2, [r3, #8]
 80013f4:	60da      	str	r2, [r3, #12]
 80013f6:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80013f8:	2300      	movs	r3, #0
 80013fa:	60bb      	str	r3, [r7, #8]
 80013fc:	4b2b      	ldr	r3, [pc, #172]	; (80014ac <SystemClock_Config+0xd8>)
 80013fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001400:	4a2a      	ldr	r2, [pc, #168]	; (80014ac <SystemClock_Config+0xd8>)
 8001402:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001406:	6413      	str	r3, [r2, #64]	; 0x40
 8001408:	4b28      	ldr	r3, [pc, #160]	; (80014ac <SystemClock_Config+0xd8>)
 800140a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800140c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001410:	60bb      	str	r3, [r7, #8]
 8001412:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001414:	2300      	movs	r3, #0
 8001416:	607b      	str	r3, [r7, #4]
 8001418:	4b25      	ldr	r3, [pc, #148]	; (80014b0 <SystemClock_Config+0xdc>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	4a24      	ldr	r2, [pc, #144]	; (80014b0 <SystemClock_Config+0xdc>)
 800141e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001422:	6013      	str	r3, [r2, #0]
 8001424:	4b22      	ldr	r3, [pc, #136]	; (80014b0 <SystemClock_Config+0xdc>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800142c:	607b      	str	r3, [r7, #4]
 800142e:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001430:	2301      	movs	r3, #1
 8001432:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001434:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001438:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800143a:	2302      	movs	r3, #2
 800143c:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800143e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001442:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 15;
 8001444:	230f      	movs	r3, #15
 8001446:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 216;
 8001448:	23d8      	movs	r3, #216	; 0xd8
 800144a:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800144c:	2302      	movs	r3, #2
 800144e:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8001450:	2304      	movs	r3, #4
 8001452:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001454:	f107 0320 	add.w	r3, r7, #32
 8001458:	4618      	mov	r0, r3
 800145a:	f002 fd23 	bl	8003ea4 <HAL_RCC_OscConfig>
 800145e:	4603      	mov	r3, r0
 8001460:	2b00      	cmp	r3, #0
 8001462:	d001      	beq.n	8001468 <SystemClock_Config+0x94>
		Error_Handler();
 8001464:	f000 fea6 	bl	80021b4 <Error_Handler>
	}

	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK) {
 8001468:	f002 fccc 	bl	8003e04 <HAL_PWREx_EnableOverDrive>
 800146c:	4603      	mov	r3, r0
 800146e:	2b00      	cmp	r3, #0
 8001470:	d001      	beq.n	8001476 <SystemClock_Config+0xa2>
		Error_Handler();
 8001472:	f000 fe9f 	bl	80021b4 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001476:	230f      	movs	r3, #15
 8001478:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800147a:	2302      	movs	r3, #2
 800147c:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800147e:	2300      	movs	r3, #0
 8001480:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001482:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001486:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001488:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800148c:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 800148e:	f107 030c 	add.w	r3, r7, #12
 8001492:	2105      	movs	r1, #5
 8001494:	4618      	mov	r0, r3
 8001496:	f002 ff7d 	bl	8004394 <HAL_RCC_ClockConfig>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d001      	beq.n	80014a4 <SystemClock_Config+0xd0>
		Error_Handler();
 80014a0:	f000 fe88 	bl	80021b4 <Error_Handler>
	}
}
 80014a4:	bf00      	nop
 80014a6:	3750      	adds	r7, #80	; 0x50
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	40023800 	.word	0x40023800
 80014b0:	40007000 	.word	0x40007000

080014b4 <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b084      	sub	sp, #16
 80014b8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 80014ba:	463b      	mov	r3, r7
 80014bc:	2200      	movs	r2, #0
 80014be:	601a      	str	r2, [r3, #0]
 80014c0:	605a      	str	r2, [r3, #4]
 80014c2:	609a      	str	r2, [r3, #8]
 80014c4:	60da      	str	r2, [r3, #12]

	/* USER CODE END ADC1_Init 1 */

	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 80014c6:	4b21      	ldr	r3, [pc, #132]	; (800154c <MX_ADC1_Init+0x98>)
 80014c8:	4a21      	ldr	r2, [pc, #132]	; (8001550 <MX_ADC1_Init+0x9c>)
 80014ca:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80014cc:	4b1f      	ldr	r3, [pc, #124]	; (800154c <MX_ADC1_Init+0x98>)
 80014ce:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80014d2:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80014d4:	4b1d      	ldr	r3, [pc, #116]	; (800154c <MX_ADC1_Init+0x98>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = DISABLE;
 80014da:	4b1c      	ldr	r3, [pc, #112]	; (800154c <MX_ADC1_Init+0x98>)
 80014dc:	2200      	movs	r2, #0
 80014de:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = ENABLE;
 80014e0:	4b1a      	ldr	r3, [pc, #104]	; (800154c <MX_ADC1_Init+0x98>)
 80014e2:	2201      	movs	r2, #1
 80014e4:	761a      	strb	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 80014e6:	4b19      	ldr	r3, [pc, #100]	; (800154c <MX_ADC1_Init+0x98>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80014ee:	4b17      	ldr	r3, [pc, #92]	; (800154c <MX_ADC1_Init+0x98>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80014f4:	4b15      	ldr	r3, [pc, #84]	; (800154c <MX_ADC1_Init+0x98>)
 80014f6:	4a17      	ldr	r2, [pc, #92]	; (8001554 <MX_ADC1_Init+0xa0>)
 80014f8:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80014fa:	4b14      	ldr	r3, [pc, #80]	; (800154c <MX_ADC1_Init+0x98>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 1;
 8001500:	4b12      	ldr	r3, [pc, #72]	; (800154c <MX_ADC1_Init+0x98>)
 8001502:	2201      	movs	r2, #1
 8001504:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 8001506:	4b11      	ldr	r3, [pc, #68]	; (800154c <MX_ADC1_Init+0x98>)
 8001508:	2200      	movs	r2, #0
 800150a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800150e:	4b0f      	ldr	r3, [pc, #60]	; (800154c <MX_ADC1_Init+0x98>)
 8001510:	2201      	movs	r2, #1
 8001512:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8001514:	480d      	ldr	r0, [pc, #52]	; (800154c <MX_ADC1_Init+0x98>)
 8001516:	f001 f95b 	bl	80027d0 <HAL_ADC_Init>
 800151a:	4603      	mov	r3, r0
 800151c:	2b00      	cmp	r3, #0
 800151e:	d001      	beq.n	8001524 <MX_ADC1_Init+0x70>
		Error_Handler();
 8001520:	f000 fe48 	bl	80021b4 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_5;
 8001524:	2305      	movs	r3, #5
 8001526:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 8001528:	2301      	movs	r3, #1
 800152a:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 800152c:	2307      	movs	r3, #7
 800152e:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8001530:	463b      	mov	r3, r7
 8001532:	4619      	mov	r1, r3
 8001534:	4805      	ldr	r0, [pc, #20]	; (800154c <MX_ADC1_Init+0x98>)
 8001536:	f001 fb2d 	bl	8002b94 <HAL_ADC_ConfigChannel>
 800153a:	4603      	mov	r3, r0
 800153c:	2b00      	cmp	r3, #0
 800153e:	d001      	beq.n	8001544 <MX_ADC1_Init+0x90>
		Error_Handler();
 8001540:	f000 fe38 	bl	80021b4 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8001544:	bf00      	nop
 8001546:	3710      	adds	r7, #16
 8001548:	46bd      	mov	sp, r7
 800154a:	bd80      	pop	{r7, pc}
 800154c:	200004ac 	.word	0x200004ac
 8001550:	40012000 	.word	0x40012000
 8001554:	0f000001 	.word	0x0f000001

08001558 <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 8001558:	b580      	push	{r7, lr}
 800155a:	b096      	sub	sp, #88	; 0x58
 800155c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 800155e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001562:	2200      	movs	r2, #0
 8001564:	601a      	str	r2, [r3, #0]
 8001566:	605a      	str	r2, [r3, #4]
 8001568:	609a      	str	r2, [r3, #8]
 800156a:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 800156c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001570:	2200      	movs	r2, #0
 8001572:	601a      	str	r2, [r3, #0]
 8001574:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001576:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800157a:	2200      	movs	r2, #0
 800157c:	601a      	str	r2, [r3, #0]
 800157e:	605a      	str	r2, [r3, #4]
 8001580:	609a      	str	r2, [r3, #8]
 8001582:	60da      	str	r2, [r3, #12]
 8001584:	611a      	str	r2, [r3, #16]
 8001586:	615a      	str	r2, [r3, #20]
 8001588:	619a      	str	r2, [r3, #24]
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = { 0 };
 800158a:	1d3b      	adds	r3, r7, #4
 800158c:	2220      	movs	r2, #32
 800158e:	2100      	movs	r1, #0
 8001590:	4618      	mov	r0, r3
 8001592:	f007 f9dc 	bl	800894e <memset>

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8001596:	4b44      	ldr	r3, [pc, #272]	; (80016a8 <MX_TIM1_Init+0x150>)
 8001598:	4a44      	ldr	r2, [pc, #272]	; (80016ac <MX_TIM1_Init+0x154>)
 800159a:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 9 - 1;
 800159c:	4b42      	ldr	r3, [pc, #264]	; (80016a8 <MX_TIM1_Init+0x150>)
 800159e:	2208      	movs	r2, #8
 80015a0:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015a2:	4b41      	ldr	r3, [pc, #260]	; (80016a8 <MX_TIM1_Init+0x150>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 1000 - 1;
 80015a8:	4b3f      	ldr	r3, [pc, #252]	; (80016a8 <MX_TIM1_Init+0x150>)
 80015aa:	f240 32e7 	movw	r2, #999	; 0x3e7
 80015ae:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015b0:	4b3d      	ldr	r3, [pc, #244]	; (80016a8 <MX_TIM1_Init+0x150>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 80015b6:	4b3c      	ldr	r3, [pc, #240]	; (80016a8 <MX_TIM1_Init+0x150>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015bc:	4b3a      	ldr	r3, [pc, #232]	; (80016a8 <MX_TIM1_Init+0x150>)
 80015be:	2200      	movs	r2, #0
 80015c0:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 80015c2:	4839      	ldr	r0, [pc, #228]	; (80016a8 <MX_TIM1_Init+0x150>)
 80015c4:	f003 f8c6 	bl	8004754 <HAL_TIM_Base_Init>
 80015c8:	4603      	mov	r3, r0
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d001      	beq.n	80015d2 <MX_TIM1_Init+0x7a>
		Error_Handler();
 80015ce:	f000 fdf1 	bl	80021b4 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015d6:	64bb      	str	r3, [r7, #72]	; 0x48
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 80015d8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80015dc:	4619      	mov	r1, r3
 80015de:	4832      	ldr	r0, [pc, #200]	; (80016a8 <MX_TIM1_Init+0x150>)
 80015e0:	f003 faea 	bl	8004bb8 <HAL_TIM_ConfigClockSource>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d001      	beq.n	80015ee <MX_TIM1_Init+0x96>
		Error_Handler();
 80015ea:	f000 fde3 	bl	80021b4 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK) {
 80015ee:	482e      	ldr	r0, [pc, #184]	; (80016a8 <MX_TIM1_Init+0x150>)
 80015f0:	f003 f8ff 	bl	80047f2 <HAL_TIM_PWM_Init>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d001      	beq.n	80015fe <MX_TIM1_Init+0xa6>
		Error_Handler();
 80015fa:	f000 fddb 	bl	80021b4 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015fe:	2300      	movs	r3, #0
 8001600:	643b      	str	r3, [r7, #64]	; 0x40
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001602:	2300      	movs	r3, #0
 8001604:	647b      	str	r3, [r7, #68]	; 0x44
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 8001606:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800160a:	4619      	mov	r1, r3
 800160c:	4826      	ldr	r0, [pc, #152]	; (80016a8 <MX_TIM1_Init+0x150>)
 800160e:	f003 feab 	bl	8005368 <HAL_TIMEx_MasterConfigSynchronization>
 8001612:	4603      	mov	r3, r0
 8001614:	2b00      	cmp	r3, #0
 8001616:	d001      	beq.n	800161c <MX_TIM1_Init+0xc4>
			!= HAL_OK) {
		Error_Handler();
 8001618:	f000 fdcc 	bl	80021b4 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800161c:	2360      	movs	r3, #96	; 0x60
 800161e:	627b      	str	r3, [r7, #36]	; 0x24
	sConfigOC.Pulse = 0;
 8001620:	2300      	movs	r3, #0
 8001622:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001624:	2300      	movs	r3, #0
 8001626:	62fb      	str	r3, [r7, #44]	; 0x2c
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001628:	2300      	movs	r3, #0
 800162a:	633b      	str	r3, [r7, #48]	; 0x30
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800162c:	2300      	movs	r3, #0
 800162e:	637b      	str	r3, [r7, #52]	; 0x34
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001630:	2300      	movs	r3, #0
 8001632:	63bb      	str	r3, [r7, #56]	; 0x38
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001634:	2300      	movs	r3, #0
 8001636:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3)
 8001638:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800163c:	2208      	movs	r2, #8
 800163e:	4619      	mov	r1, r3
 8001640:	4819      	ldr	r0, [pc, #100]	; (80016a8 <MX_TIM1_Init+0x150>)
 8001642:	f003 f9f7 	bl	8004a34 <HAL_TIM_PWM_ConfigChannel>
 8001646:	4603      	mov	r3, r0
 8001648:	2b00      	cmp	r3, #0
 800164a:	d001      	beq.n	8001650 <MX_TIM1_Init+0xf8>
			!= HAL_OK) {
		Error_Handler();
 800164c:	f000 fdb2 	bl	80021b4 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4)
 8001650:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001654:	220c      	movs	r2, #12
 8001656:	4619      	mov	r1, r3
 8001658:	4813      	ldr	r0, [pc, #76]	; (80016a8 <MX_TIM1_Init+0x150>)
 800165a:	f003 f9eb 	bl	8004a34 <HAL_TIM_PWM_ConfigChannel>
 800165e:	4603      	mov	r3, r0
 8001660:	2b00      	cmp	r3, #0
 8001662:	d001      	beq.n	8001668 <MX_TIM1_Init+0x110>
			!= HAL_OK) {
		Error_Handler();
 8001664:	f000 fda6 	bl	80021b4 <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001668:	2300      	movs	r3, #0
 800166a:	607b      	str	r3, [r7, #4]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800166c:	2300      	movs	r3, #0
 800166e:	60bb      	str	r3, [r7, #8]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001670:	2300      	movs	r3, #0
 8001672:	60fb      	str	r3, [r7, #12]
	sBreakDeadTimeConfig.DeadTime = 0;
 8001674:	2300      	movs	r3, #0
 8001676:	613b      	str	r3, [r7, #16]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001678:	2300      	movs	r3, #0
 800167a:	617b      	str	r3, [r7, #20]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800167c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001680:	61bb      	str	r3, [r7, #24]
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001682:	2300      	movs	r3, #0
 8001684:	623b      	str	r3, [r7, #32]
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig)
 8001686:	1d3b      	adds	r3, r7, #4
 8001688:	4619      	mov	r1, r3
 800168a:	4807      	ldr	r0, [pc, #28]	; (80016a8 <MX_TIM1_Init+0x150>)
 800168c:	f003 fee8 	bl	8005460 <HAL_TIMEx_ConfigBreakDeadTime>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d001      	beq.n	800169a <MX_TIM1_Init+0x142>
			!= HAL_OK) {
		Error_Handler();
 8001696:	f000 fd8d 	bl	80021b4 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */
	HAL_TIM_MspPostInit(&htim1);
 800169a:	4803      	ldr	r0, [pc, #12]	; (80016a8 <MX_TIM1_Init+0x150>)
 800169c:	f000 fe22 	bl	80022e4 <HAL_TIM_MspPostInit>

}
 80016a0:	bf00      	nop
 80016a2:	3758      	adds	r7, #88	; 0x58
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	200004f4 	.word	0x200004f4
 80016ac:	40010000 	.word	0x40010000

080016b0 <MX_USART6_UART_Init>:
/**
 * @brief USART6 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART6_UART_Init(void) {
 80016b0:	b580      	push	{r7, lr}
 80016b2:	af00      	add	r7, sp, #0
	/* USER CODE END USART6_Init 0 */

	/* USER CODE BEGIN USART6_Init 1 */

	/* USER CODE END USART6_Init 1 */
	huart6.Instance = USART6;
 80016b4:	4b11      	ldr	r3, [pc, #68]	; (80016fc <MX_USART6_UART_Init+0x4c>)
 80016b6:	4a12      	ldr	r2, [pc, #72]	; (8001700 <MX_USART6_UART_Init+0x50>)
 80016b8:	601a      	str	r2, [r3, #0]
	huart6.Init.BaudRate = 115200;
 80016ba:	4b10      	ldr	r3, [pc, #64]	; (80016fc <MX_USART6_UART_Init+0x4c>)
 80016bc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80016c0:	605a      	str	r2, [r3, #4]
	huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80016c2:	4b0e      	ldr	r3, [pc, #56]	; (80016fc <MX_USART6_UART_Init+0x4c>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	609a      	str	r2, [r3, #8]
	huart6.Init.StopBits = UART_STOPBITS_1;
 80016c8:	4b0c      	ldr	r3, [pc, #48]	; (80016fc <MX_USART6_UART_Init+0x4c>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	60da      	str	r2, [r3, #12]
	huart6.Init.Parity = UART_PARITY_NONE;
 80016ce:	4b0b      	ldr	r3, [pc, #44]	; (80016fc <MX_USART6_UART_Init+0x4c>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	611a      	str	r2, [r3, #16]
	huart6.Init.Mode = UART_MODE_TX_RX;
 80016d4:	4b09      	ldr	r3, [pc, #36]	; (80016fc <MX_USART6_UART_Init+0x4c>)
 80016d6:	220c      	movs	r2, #12
 80016d8:	615a      	str	r2, [r3, #20]
	huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016da:	4b08      	ldr	r3, [pc, #32]	; (80016fc <MX_USART6_UART_Init+0x4c>)
 80016dc:	2200      	movs	r2, #0
 80016de:	619a      	str	r2, [r3, #24]
	huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80016e0:	4b06      	ldr	r3, [pc, #24]	; (80016fc <MX_USART6_UART_Init+0x4c>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart6) != HAL_OK) {
 80016e6:	4805      	ldr	r0, [pc, #20]	; (80016fc <MX_USART6_UART_Init+0x4c>)
 80016e8:	f003 ff0c 	bl	8005504 <HAL_UART_Init>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d001      	beq.n	80016f6 <MX_USART6_UART_Init+0x46>
		Error_Handler();
 80016f2:	f000 fd5f 	bl	80021b4 <Error_Handler>
	}
	/* USER CODE BEGIN USART6_Init 2 */

	/* USER CODE END USART6_Init 2 */

}
 80016f6:	bf00      	nop
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	2000053c 	.word	0x2000053c
 8001700:	40011400 	.word	0x40011400

08001704 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8001704:	b580      	push	{r7, lr}
 8001706:	b082      	sub	sp, #8
 8001708:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE();
 800170a:	2300      	movs	r3, #0
 800170c:	607b      	str	r3, [r7, #4]
 800170e:	4b0c      	ldr	r3, [pc, #48]	; (8001740 <MX_DMA_Init+0x3c>)
 8001710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001712:	4a0b      	ldr	r2, [pc, #44]	; (8001740 <MX_DMA_Init+0x3c>)
 8001714:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001718:	6313      	str	r3, [r2, #48]	; 0x30
 800171a:	4b09      	ldr	r3, [pc, #36]	; (8001740 <MX_DMA_Init+0x3c>)
 800171c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800171e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001722:	607b      	str	r3, [r7, #4]
 8001724:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA2_Stream1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 8001726:	2200      	movs	r2, #0
 8001728:	2105      	movs	r1, #5
 800172a:	2039      	movs	r0, #57	; 0x39
 800172c:	f001 fd3b 	bl	80031a6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001730:	2039      	movs	r0, #57	; 0x39
 8001732:	f001 fd54 	bl	80031de <HAL_NVIC_EnableIRQ>

}
 8001736:	bf00      	nop
 8001738:	3708      	adds	r7, #8
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	40023800 	.word	0x40023800

08001744 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001744:	b580      	push	{r7, lr}
 8001746:	b08a      	sub	sp, #40	; 0x28
 8001748:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800174a:	f107 0314 	add.w	r3, r7, #20
 800174e:	2200      	movs	r2, #0
 8001750:	601a      	str	r2, [r3, #0]
 8001752:	605a      	str	r2, [r3, #4]
 8001754:	609a      	str	r2, [r3, #8]
 8001756:	60da      	str	r2, [r3, #12]
 8001758:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800175a:	2300      	movs	r3, #0
 800175c:	613b      	str	r3, [r7, #16]
 800175e:	4b4e      	ldr	r3, [pc, #312]	; (8001898 <MX_GPIO_Init+0x154>)
 8001760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001762:	4a4d      	ldr	r2, [pc, #308]	; (8001898 <MX_GPIO_Init+0x154>)
 8001764:	f043 0304 	orr.w	r3, r3, #4
 8001768:	6313      	str	r3, [r2, #48]	; 0x30
 800176a:	4b4b      	ldr	r3, [pc, #300]	; (8001898 <MX_GPIO_Init+0x154>)
 800176c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800176e:	f003 0304 	and.w	r3, r3, #4
 8001772:	613b      	str	r3, [r7, #16]
 8001774:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001776:	2300      	movs	r3, #0
 8001778:	60fb      	str	r3, [r7, #12]
 800177a:	4b47      	ldr	r3, [pc, #284]	; (8001898 <MX_GPIO_Init+0x154>)
 800177c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800177e:	4a46      	ldr	r2, [pc, #280]	; (8001898 <MX_GPIO_Init+0x154>)
 8001780:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001784:	6313      	str	r3, [r2, #48]	; 0x30
 8001786:	4b44      	ldr	r3, [pc, #272]	; (8001898 <MX_GPIO_Init+0x154>)
 8001788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800178a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800178e:	60fb      	str	r3, [r7, #12]
 8001790:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001792:	2300      	movs	r3, #0
 8001794:	60bb      	str	r3, [r7, #8]
 8001796:	4b40      	ldr	r3, [pc, #256]	; (8001898 <MX_GPIO_Init+0x154>)
 8001798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800179a:	4a3f      	ldr	r2, [pc, #252]	; (8001898 <MX_GPIO_Init+0x154>)
 800179c:	f043 0301 	orr.w	r3, r3, #1
 80017a0:	6313      	str	r3, [r2, #48]	; 0x30
 80017a2:	4b3d      	ldr	r3, [pc, #244]	; (8001898 <MX_GPIO_Init+0x154>)
 80017a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017a6:	f003 0301 	and.w	r3, r3, #1
 80017aa:	60bb      	str	r3, [r7, #8]
 80017ac:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80017ae:	2300      	movs	r3, #0
 80017b0:	607b      	str	r3, [r7, #4]
 80017b2:	4b39      	ldr	r3, [pc, #228]	; (8001898 <MX_GPIO_Init+0x154>)
 80017b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017b6:	4a38      	ldr	r2, [pc, #224]	; (8001898 <MX_GPIO_Init+0x154>)
 80017b8:	f043 0310 	orr.w	r3, r3, #16
 80017bc:	6313      	str	r3, [r2, #48]	; 0x30
 80017be:	4b36      	ldr	r3, [pc, #216]	; (8001898 <MX_GPIO_Init+0x154>)
 80017c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017c2:	f003 0310 	and.w	r3, r3, #16
 80017c6:	607b      	str	r3, [r7, #4]
 80017c8:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80017ca:	2300      	movs	r3, #0
 80017cc:	603b      	str	r3, [r7, #0]
 80017ce:	4b32      	ldr	r3, [pc, #200]	; (8001898 <MX_GPIO_Init+0x154>)
 80017d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017d2:	4a31      	ldr	r2, [pc, #196]	; (8001898 <MX_GPIO_Init+0x154>)
 80017d4:	f043 0308 	orr.w	r3, r3, #8
 80017d8:	6313      	str	r3, [r2, #48]	; 0x30
 80017da:	4b2f      	ldr	r3, [pc, #188]	; (8001898 <MX_GPIO_Init+0x154>)
 80017dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017de:	f003 0308 	and.w	r3, r3, #8
 80017e2:	603b      	str	r3, [r7, #0]
 80017e4:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(Heater_Ctrl_GPIO_Port, Heater_Ctrl_Pin, GPIO_PIN_RESET);
 80017e6:	2200      	movs	r2, #0
 80017e8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80017ec:	482b      	ldr	r0, [pc, #172]	; (800189c <MX_GPIO_Init+0x158>)
 80017ee:	f002 fad7 	bl	8003da0 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD,
 80017f2:	2200      	movs	r2, #0
 80017f4:	f24e 010a 	movw	r1, #57354	; 0xe00a
 80017f8:	4829      	ldr	r0, [pc, #164]	; (80018a0 <MX_GPIO_Init+0x15c>)
 80017fa:	f002 fad1 	bl	8003da0 <HAL_GPIO_WritePin>
	GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15 | FC_Ctrl_Pin | Fan_Ctrl_Pin,
			GPIO_PIN_RESET);

	/*Configure GPIO pins : Thermostat_Pin Relay_Pin */
	GPIO_InitStruct.Pin = Thermostat_Pin | Relay_Pin;
 80017fe:	f44f 6310 	mov.w	r3, #2304	; 0x900
 8001802:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001804:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001808:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800180a:	2302      	movs	r3, #2
 800180c:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800180e:	f107 0314 	add.w	r3, r7, #20
 8001812:	4619      	mov	r1, r3
 8001814:	4821      	ldr	r0, [pc, #132]	; (800189c <MX_GPIO_Init+0x158>)
 8001816:	f002 f8ff 	bl	8003a18 <HAL_GPIO_Init>

	/*Configure GPIO pin : Heater_Ctrl_Pin */
	GPIO_InitStruct.Pin = Heater_Ctrl_Pin;
 800181a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800181e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001820:	2301      	movs	r3, #1
 8001822:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001824:	2300      	movs	r3, #0
 8001826:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001828:	2300      	movs	r3, #0
 800182a:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(Heater_Ctrl_GPIO_Port, &GPIO_InitStruct);
 800182c:	f107 0314 	add.w	r3, r7, #20
 8001830:	4619      	mov	r1, r3
 8001832:	481a      	ldr	r0, [pc, #104]	; (800189c <MX_GPIO_Init+0x158>)
 8001834:	f002 f8f0 	bl	8003a18 <HAL_GPIO_Init>

	/*Configure GPIO pins : PD13 PD14 PD15 FC_Ctrl_Pin
	 Fan_Ctrl_Pin */
	GPIO_InitStruct.Pin = GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15 | FC_Ctrl_Pin
 8001838:	f24e 030a 	movw	r3, #57354	; 0xe00a
 800183c:	617b      	str	r3, [r7, #20]
			| Fan_Ctrl_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800183e:	2301      	movs	r3, #1
 8001840:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001842:	2300      	movs	r3, #0
 8001844:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001846:	2300      	movs	r3, #0
 8001848:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800184a:	f107 0314 	add.w	r3, r7, #20
 800184e:	4619      	mov	r1, r3
 8001850:	4813      	ldr	r0, [pc, #76]	; (80018a0 <MX_GPIO_Init+0x15c>)
 8001852:	f002 f8e1 	bl	8003a18 <HAL_GPIO_Init>

	/*Configure GPIO pin : FC_Failure_Pin */
	GPIO_InitStruct.Pin = FC_Failure_Pin;
 8001856:	2310      	movs	r3, #16
 8001858:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800185a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800185e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001860:	2302      	movs	r3, #2
 8001862:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(FC_Failure_GPIO_Port, &GPIO_InitStruct);
 8001864:	f107 0314 	add.w	r3, r7, #20
 8001868:	4619      	mov	r1, r3
 800186a:	480d      	ldr	r0, [pc, #52]	; (80018a0 <MX_GPIO_Init+0x15c>)
 800186c:	f002 f8d4 	bl	8003a18 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8001870:	2200      	movs	r2, #0
 8001872:	2105      	movs	r1, #5
 8001874:	200a      	movs	r0, #10
 8001876:	f001 fc96 	bl	80031a6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 800187a:	200a      	movs	r0, #10
 800187c:	f001 fcaf 	bl	80031de <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8001880:	2200      	movs	r2, #0
 8001882:	2105      	movs	r1, #5
 8001884:	2017      	movs	r0, #23
 8001886:	f001 fc8e 	bl	80031a6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800188a:	2017      	movs	r0, #23
 800188c:	f001 fca7 	bl	80031de <HAL_NVIC_EnableIRQ>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8001890:	bf00      	nop
 8001892:	3728      	adds	r7, #40	; 0x28
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}
 8001898:	40023800 	.word	0x40023800
 800189c:	40021000 	.word	0x40021000
 80018a0:	40020c00 	.word	0x40020c00
 80018a4:	00000000 	.word	0x00000000

080018a8 <readTemp>:

/* USER CODE BEGIN 4 */
float readTemp(uint32_t timeout) {
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b084      	sub	sp, #16
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start(&hadc1);
 80018b0:	481d      	ldr	r0, [pc, #116]	; (8001928 <readTemp+0x80>)
 80018b2:	f000 ffd1 	bl	8002858 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, timeout);
 80018b6:	6879      	ldr	r1, [r7, #4]
 80018b8:	481b      	ldr	r0, [pc, #108]	; (8001928 <readTemp+0x80>)
 80018ba:	f001 f8d2 	bl	8002a62 <HAL_ADC_PollForConversion>
	float Temp = (float) HAL_ADC_GetValue(&hadc1) / 4095 * 3.3 * coeff_temp;
 80018be:	481a      	ldr	r0, [pc, #104]	; (8001928 <readTemp+0x80>)
 80018c0:	f001 f95a 	bl	8002b78 <HAL_ADC_GetValue>
 80018c4:	ee07 0a90 	vmov	s15, r0
 80018c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80018cc:	ed9f 7a17 	vldr	s14, [pc, #92]	; 800192c <readTemp+0x84>
 80018d0:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80018d4:	ee16 0a90 	vmov	r0, s13
 80018d8:	f7fe fe46 	bl	8000568 <__aeabi_f2d>
 80018dc:	a310      	add	r3, pc, #64	; (adr r3, 8001920 <readTemp+0x78>)
 80018de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018e2:	f7fe fe99 	bl	8000618 <__aeabi_dmul>
 80018e6:	4602      	mov	r2, r0
 80018e8:	460b      	mov	r3, r1
 80018ea:	4610      	mov	r0, r2
 80018ec:	4619      	mov	r1, r3
 80018ee:	f04f 0200 	mov.w	r2, #0
 80018f2:	4b0f      	ldr	r3, [pc, #60]	; (8001930 <readTemp+0x88>)
 80018f4:	f7fe fe90 	bl	8000618 <__aeabi_dmul>
 80018f8:	4602      	mov	r2, r0
 80018fa:	460b      	mov	r3, r1
 80018fc:	4610      	mov	r0, r2
 80018fe:	4619      	mov	r1, r3
 8001900:	f7ff f982 	bl	8000c08 <__aeabi_d2f>
 8001904:	4603      	mov	r3, r0
 8001906:	60fb      	str	r3, [r7, #12]
	HAL_ADC_Stop(&hadc1);
 8001908:	4807      	ldr	r0, [pc, #28]	; (8001928 <readTemp+0x80>)
 800190a:	f001 f877 	bl	80029fc <HAL_ADC_Stop>
	return Temp;
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	ee07 3a90 	vmov	s15, r3
}
 8001914:	eeb0 0a67 	vmov.f32	s0, s15
 8001918:	3710      	adds	r7, #16
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	66666666 	.word	0x66666666
 8001924:	400a6666 	.word	0x400a6666
 8001928:	200004ac 	.word	0x200004ac
 800192c:	457ff000 	.word	0x457ff000
 8001930:	40140000 	.word	0x40140000

08001934 <Parse>:

void Parse(uint8_t *buf, int len) {
 8001934:	b580      	push	{r7, lr}
 8001936:	b084      	sub	sp, #16
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
 800193c:	6039      	str	r1, [r7, #0]
	for (int i = 0; i < len; i++) {
 800193e:	2300      	movs	r3, #0
 8001940:	60fb      	str	r3, [r7, #12]
 8001942:	e06c      	b.n	8001a1e <Parse+0xea>
		if (buf[i] == StartBf) {
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	687a      	ldr	r2, [r7, #4]
 8001948:	4413      	add	r3, r2
 800194a:	781b      	ldrb	r3, [r3, #0]
 800194c:	2baa      	cmp	r3, #170	; 0xaa
 800194e:	d109      	bne.n	8001964 <Parse+0x30>
			receiverCount = 0;
 8001950:	4b37      	ldr	r3, [pc, #220]	; (8001a30 <Parse+0xfc>)
 8001952:	2200      	movs	r2, #0
 8001954:	701a      	strb	r2, [r3, #0]
			active = 1;
 8001956:	4b37      	ldr	r3, [pc, #220]	; (8001a34 <Parse+0x100>)
 8001958:	2201      	movs	r2, #1
 800195a:	701a      	strb	r2, [r3, #0]
			escaped = 0;
 800195c:	4b36      	ldr	r3, [pc, #216]	; (8001a38 <Parse+0x104>)
 800195e:	2200      	movs	r2, #0
 8001960:	701a      	strb	r2, [r3, #0]
			continue;
 8001962:	e059      	b.n	8001a18 <Parse+0xe4>
		}

		if (buf[i] == StopBf) {
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	687a      	ldr	r2, [r7, #4]
 8001968:	4413      	add	r3, r2
 800196a:	781b      	ldrb	r3, [r3, #0]
 800196c:	2bff      	cmp	r3, #255	; 0xff
 800196e:	d125      	bne.n	80019bc <Parse+0x88>
			active = 0;
 8001970:	4b30      	ldr	r3, [pc, #192]	; (8001a34 <Parse+0x100>)
 8001972:	2200      	movs	r2, #0
 8001974:	701a      	strb	r2, [r3, #0]
			escaped = 0;
 8001976:	4b30      	ldr	r3, [pc, #192]	; (8001a38 <Parse+0x104>)
 8001978:	2200      	movs	r2, #0
 800197a:	701a      	strb	r2, [r3, #0]

			if (receiverCount < 2)
 800197c:	4b2c      	ldr	r3, [pc, #176]	; (8001a30 <Parse+0xfc>)
 800197e:	781b      	ldrb	r3, [r3, #0]
 8001980:	2b01      	cmp	r3, #1
 8001982:	d946      	bls.n	8001a12 <Parse+0xde>
				continue; // we must have at least 1 byte of data and 1 byte of crc

			uint8_t crc = calculate_crc8(receiverData, (receiverCount - 1)); // there is 1 byte of crc in data
 8001984:	4b2a      	ldr	r3, [pc, #168]	; (8001a30 <Parse+0xfc>)
 8001986:	781b      	ldrb	r3, [r3, #0]
 8001988:	3b01      	subs	r3, #1
 800198a:	b2db      	uxtb	r3, r3
 800198c:	4619      	mov	r1, r3
 800198e:	482b      	ldr	r0, [pc, #172]	; (8001a3c <Parse+0x108>)
 8001990:	f7ff fc06 	bl	80011a0 <calculate_crc8>
 8001994:	4603      	mov	r3, r0
 8001996:	72fb      	strb	r3, [r7, #11]
			if (crc != receiverData[receiverCount - 1])
 8001998:	4b25      	ldr	r3, [pc, #148]	; (8001a30 <Parse+0xfc>)
 800199a:	781b      	ldrb	r3, [r3, #0]
 800199c:	3b01      	subs	r3, #1
 800199e:	4a27      	ldr	r2, [pc, #156]	; (8001a3c <Parse+0x108>)
 80019a0:	5cd3      	ldrb	r3, [r2, r3]
 80019a2:	7afa      	ldrb	r2, [r7, #11]
 80019a4:	429a      	cmp	r2, r3
 80019a6:	d136      	bne.n	8001a16 <Parse+0xe2>
			{
				continue; // crc check failed. Discarding data
				flag_crc = 0;
			}
			else{
				flag_crc = 1;
 80019a8:	4b25      	ldr	r3, [pc, #148]	; (8001a40 <Parse+0x10c>)
 80019aa:	2201      	movs	r2, #1
 80019ac:	701a      	strb	r2, [r3, #0]
			}



			receiverData[receiverCount - 1] = '\0'; // -1 cuz of crc
 80019ae:	4b20      	ldr	r3, [pc, #128]	; (8001a30 <Parse+0xfc>)
 80019b0:	781b      	ldrb	r3, [r3, #0]
 80019b2:	3b01      	subs	r3, #1
 80019b4:	4a21      	ldr	r2, [pc, #132]	; (8001a3c <Parse+0x108>)
 80019b6:	2100      	movs	r1, #0
 80019b8:	54d1      	strb	r1, [r2, r3]

			continue;
 80019ba:	e02d      	b.n	8001a18 <Parse+0xe4>
		}

		if (buf[i] == EscapeBf) {
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	687a      	ldr	r2, [r7, #4]
 80019c0:	4413      	add	r3, r2
 80019c2:	781b      	ldrb	r3, [r3, #0]
 80019c4:	2b55      	cmp	r3, #85	; 0x55
 80019c6:	d103      	bne.n	80019d0 <Parse+0x9c>
			escaped = 1;
 80019c8:	4b1b      	ldr	r3, [pc, #108]	; (8001a38 <Parse+0x104>)
 80019ca:	2201      	movs	r2, #1
 80019cc:	701a      	strb	r2, [r3, #0]
			continue;
 80019ce:	e023      	b.n	8001a18 <Parse+0xe4>
		// Protect against buffer overflow
		if (receiverCount >= bufferSize) {
			active = 1;
		}

		if (active) {
 80019d0:	4b18      	ldr	r3, [pc, #96]	; (8001a34 <Parse+0x100>)
 80019d2:	781b      	ldrb	r3, [r3, #0]
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d01f      	beq.n	8001a18 <Parse+0xe4>
			receiverData[receiverCount++] = (
					escaped ? (uint8_t) (buf[i] ^ 0x20) : buf[i]);
 80019d8:	4b17      	ldr	r3, [pc, #92]	; (8001a38 <Parse+0x104>)
 80019da:	781b      	ldrb	r3, [r3, #0]
			receiverData[receiverCount++] = (
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d007      	beq.n	80019f0 <Parse+0xbc>
					escaped ? (uint8_t) (buf[i] ^ 0x20) : buf[i]);
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	687a      	ldr	r2, [r7, #4]
 80019e4:	4413      	add	r3, r2
 80019e6:	781b      	ldrb	r3, [r3, #0]
			receiverData[receiverCount++] = (
 80019e8:	f083 0320 	eor.w	r3, r3, #32
 80019ec:	b2db      	uxtb	r3, r3
 80019ee:	e003      	b.n	80019f8 <Parse+0xc4>
					escaped ? (uint8_t) (buf[i] ^ 0x20) : buf[i]);
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	687a      	ldr	r2, [r7, #4]
 80019f4:	4413      	add	r3, r2
			receiverData[receiverCount++] = (
 80019f6:	781b      	ldrb	r3, [r3, #0]
 80019f8:	4a0d      	ldr	r2, [pc, #52]	; (8001a30 <Parse+0xfc>)
 80019fa:	7812      	ldrb	r2, [r2, #0]
 80019fc:	1c51      	adds	r1, r2, #1
 80019fe:	b2c8      	uxtb	r0, r1
 8001a00:	490b      	ldr	r1, [pc, #44]	; (8001a30 <Parse+0xfc>)
 8001a02:	7008      	strb	r0, [r1, #0]
 8001a04:	4611      	mov	r1, r2
 8001a06:	4a0d      	ldr	r2, [pc, #52]	; (8001a3c <Parse+0x108>)
 8001a08:	5453      	strb	r3, [r2, r1]
			escaped = 0;
 8001a0a:	4b0b      	ldr	r3, [pc, #44]	; (8001a38 <Parse+0x104>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	701a      	strb	r2, [r3, #0]
 8001a10:	e002      	b.n	8001a18 <Parse+0xe4>
				continue; // we must have at least 1 byte of data and 1 byte of crc
 8001a12:	bf00      	nop
 8001a14:	e000      	b.n	8001a18 <Parse+0xe4>
				continue; // crc check failed. Discarding data
 8001a16:	bf00      	nop
	for (int i = 0; i < len; i++) {
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	3301      	adds	r3, #1
 8001a1c:	60fb      	str	r3, [r7, #12]
 8001a1e:	68fa      	ldr	r2, [r7, #12]
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	429a      	cmp	r2, r3
 8001a24:	db8e      	blt.n	8001944 <Parse+0x10>
		}
	}
}
 8001a26:	bf00      	nop
 8001a28:	bf00      	nop
 8001a2a:	3710      	adds	r7, #16
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	20000714 	.word	0x20000714
 8001a34:	20000716 	.word	0x20000716
 8001a38:	20000715 	.word	0x20000715
 8001a3c:	20000690 	.word	0x20000690
 8001a40:	200006d1 	.word	0x200006d1

08001a44 <PrepareData>:

void PrepareData(uint8_t* data, int len)
{
 8001a44:	b590      	push	{r4, r7, lr}
 8001a46:	b085      	sub	sp, #20
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
 8001a4c:	6039      	str	r1, [r7, #0]
	txSize = 1;
 8001a4e:	4b34      	ldr	r3, [pc, #208]	; (8001b20 <PrepareData+0xdc>)
 8001a50:	2201      	movs	r2, #1
 8001a52:	801a      	strh	r2, [r3, #0]
	tx_buffer[0] = StartBf;
 8001a54:	4b33      	ldr	r3, [pc, #204]	; (8001b24 <PrepareData+0xe0>)
 8001a56:	22aa      	movs	r2, #170	; 0xaa
 8001a58:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < len; i++)
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	60fb      	str	r3, [r7, #12]
 8001a5e:	e03c      	b.n	8001ada <PrepareData+0x96>
	{
//		if (sendSize >= bufferSize - 5) // 2 for data byte and possible escape, 2 for crc and possible escape, 1 for stop
//		throw new Exception("Data was to large");

		if (data[i] == StartBf || data[i] == StopBf || data[i] == EscapeBf)
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	687a      	ldr	r2, [r7, #4]
 8001a64:	4413      	add	r3, r2
 8001a66:	781b      	ldrb	r3, [r3, #0]
 8001a68:	2baa      	cmp	r3, #170	; 0xaa
 8001a6a:	d00b      	beq.n	8001a84 <PrepareData+0x40>
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	687a      	ldr	r2, [r7, #4]
 8001a70:	4413      	add	r3, r2
 8001a72:	781b      	ldrb	r3, [r3, #0]
 8001a74:	2bff      	cmp	r3, #255	; 0xff
 8001a76:	d005      	beq.n	8001a84 <PrepareData+0x40>
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	687a      	ldr	r2, [r7, #4]
 8001a7c:	4413      	add	r3, r2
 8001a7e:	781b      	ldrb	r3, [r3, #0]
 8001a80:	2b55      	cmp	r3, #85	; 0x55
 8001a82:	d11a      	bne.n	8001aba <PrepareData+0x76>
		{
			tx_buffer[txSize++] = (uint8_t)EscapeBf;
 8001a84:	4b26      	ldr	r3, [pc, #152]	; (8001b20 <PrepareData+0xdc>)
 8001a86:	881b      	ldrh	r3, [r3, #0]
 8001a88:	1c5a      	adds	r2, r3, #1
 8001a8a:	b291      	uxth	r1, r2
 8001a8c:	4a24      	ldr	r2, [pc, #144]	; (8001b20 <PrepareData+0xdc>)
 8001a8e:	8011      	strh	r1, [r2, #0]
 8001a90:	461a      	mov	r2, r3
 8001a92:	4b24      	ldr	r3, [pc, #144]	; (8001b24 <PrepareData+0xe0>)
 8001a94:	2155      	movs	r1, #85	; 0x55
 8001a96:	5499      	strb	r1, [r3, r2]
			tx_buffer[txSize++] = (uint8_t)(data[i] ^ 0x20);
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	687a      	ldr	r2, [r7, #4]
 8001a9c:	4413      	add	r3, r2
 8001a9e:	781a      	ldrb	r2, [r3, #0]
 8001aa0:	4b1f      	ldr	r3, [pc, #124]	; (8001b20 <PrepareData+0xdc>)
 8001aa2:	881b      	ldrh	r3, [r3, #0]
 8001aa4:	1c59      	adds	r1, r3, #1
 8001aa6:	b288      	uxth	r0, r1
 8001aa8:	491d      	ldr	r1, [pc, #116]	; (8001b20 <PrepareData+0xdc>)
 8001aaa:	8008      	strh	r0, [r1, #0]
 8001aac:	4619      	mov	r1, r3
 8001aae:	f082 0320 	eor.w	r3, r2, #32
 8001ab2:	b2da      	uxtb	r2, r3
 8001ab4:	4b1b      	ldr	r3, [pc, #108]	; (8001b24 <PrepareData+0xe0>)
 8001ab6:	545a      	strb	r2, [r3, r1]
 8001ab8:	e00c      	b.n	8001ad4 <PrepareData+0x90>
		}
		else
		{
			tx_buffer[txSize++] = data[i];
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	687a      	ldr	r2, [r7, #4]
 8001abe:	441a      	add	r2, r3
 8001ac0:	4b17      	ldr	r3, [pc, #92]	; (8001b20 <PrepareData+0xdc>)
 8001ac2:	881b      	ldrh	r3, [r3, #0]
 8001ac4:	1c59      	adds	r1, r3, #1
 8001ac6:	b288      	uxth	r0, r1
 8001ac8:	4915      	ldr	r1, [pc, #84]	; (8001b20 <PrepareData+0xdc>)
 8001aca:	8008      	strh	r0, [r1, #0]
 8001acc:	4619      	mov	r1, r3
 8001ace:	7812      	ldrb	r2, [r2, #0]
 8001ad0:	4b14      	ldr	r3, [pc, #80]	; (8001b24 <PrepareData+0xe0>)
 8001ad2:	545a      	strb	r2, [r3, r1]
	for (int i = 0; i < len; i++)
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	3301      	adds	r3, #1
 8001ad8:	60fb      	str	r3, [r7, #12]
 8001ada:	68fa      	ldr	r2, [r7, #12]
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	429a      	cmp	r2, r3
 8001ae0:	dbbe      	blt.n	8001a60 <PrepareData+0x1c>
		}
	}
	tx_buffer[txSize++] = calculate_crc8(data, len);
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	b2da      	uxtb	r2, r3
 8001ae6:	4b0e      	ldr	r3, [pc, #56]	; (8001b20 <PrepareData+0xdc>)
 8001ae8:	881b      	ldrh	r3, [r3, #0]
 8001aea:	1c59      	adds	r1, r3, #1
 8001aec:	b288      	uxth	r0, r1
 8001aee:	490c      	ldr	r1, [pc, #48]	; (8001b20 <PrepareData+0xdc>)
 8001af0:	8008      	strh	r0, [r1, #0]
 8001af2:	461c      	mov	r4, r3
 8001af4:	4611      	mov	r1, r2
 8001af6:	6878      	ldr	r0, [r7, #4]
 8001af8:	f7ff fb52 	bl	80011a0 <calculate_crc8>
 8001afc:	4603      	mov	r3, r0
 8001afe:	461a      	mov	r2, r3
 8001b00:	4b08      	ldr	r3, [pc, #32]	; (8001b24 <PrepareData+0xe0>)
 8001b02:	551a      	strb	r2, [r3, r4]
	tx_buffer[txSize++] = (uint8_t)StopBf;
 8001b04:	4b06      	ldr	r3, [pc, #24]	; (8001b20 <PrepareData+0xdc>)
 8001b06:	881b      	ldrh	r3, [r3, #0]
 8001b08:	1c5a      	adds	r2, r3, #1
 8001b0a:	b291      	uxth	r1, r2
 8001b0c:	4a04      	ldr	r2, [pc, #16]	; (8001b20 <PrepareData+0xdc>)
 8001b0e:	8011      	strh	r1, [r2, #0]
 8001b10:	461a      	mov	r2, r3
 8001b12:	4b04      	ldr	r3, [pc, #16]	; (8001b24 <PrepareData+0xe0>)
 8001b14:	21ff      	movs	r1, #255	; 0xff
 8001b16:	5499      	strb	r1, [r3, r2]
}
 8001b18:	bf00      	nop
 8001b1a:	3714      	adds	r7, #20
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd90      	pop	{r4, r7, pc}
 8001b20:	2000064c 	.word	0x2000064c
 8001b24:	2000060c 	.word	0x2000060c

08001b28 <StartTaskReceiveData>:
 * @brief  Function implementing the TaskReceiveData thread.
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTaskReceiveData */
void StartTaskReceiveData(void const *argument) {
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b084      	sub	sp, #16
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN 5 */
	/* Infinite loop */
	for (;;) {
		if (flag_receive) {
 8001b30:	4b94      	ldr	r3, [pc, #592]	; (8001d84 <StartTaskReceiveData+0x25c>)
 8001b32:	781b      	ldrb	r3, [r3, #0]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	f000 8120 	beq.w	8001d7a <StartTaskReceiveData+0x252>

			crc8 = calculate_crc8(rx_buffer, rx_length - 1);
 8001b3a:	4b93      	ldr	r3, [pc, #588]	; (8001d88 <StartTaskReceiveData+0x260>)
 8001b3c:	781b      	ldrb	r3, [r3, #0]
 8001b3e:	3b01      	subs	r3, #1
 8001b40:	b2db      	uxtb	r3, r3
 8001b42:	4619      	mov	r1, r3
 8001b44:	4891      	ldr	r0, [pc, #580]	; (8001d8c <StartTaskReceiveData+0x264>)
 8001b46:	f7ff fb2b 	bl	80011a0 <calculate_crc8>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	461a      	mov	r2, r3
 8001b4e:	4b90      	ldr	r3, [pc, #576]	; (8001d90 <StartTaskReceiveData+0x268>)
 8001b50:	701a      	strb	r2, [r3, #0]
			Parse(rx_buffer, rx_length);
 8001b52:	4b8d      	ldr	r3, [pc, #564]	; (8001d88 <StartTaskReceiveData+0x260>)
 8001b54:	781b      	ldrb	r3, [r3, #0]
 8001b56:	4619      	mov	r1, r3
 8001b58:	488c      	ldr	r0, [pc, #560]	; (8001d8c <StartTaskReceiveData+0x264>)
 8001b5a:	f7ff feeb 	bl	8001934 <Parse>

			if (flag_crc) {
 8001b5e:	4b8d      	ldr	r3, [pc, #564]	; (8001d94 <StartTaskReceiveData+0x26c>)
 8001b60:	781b      	ldrb	r3, [r3, #0]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	f000 80f6 	beq.w	8001d54 <StartTaskReceiveData+0x22c>
				//Send ack to server
				uint8_t datatx[2] = {'a',1};
 8001b68:	f240 1361 	movw	r3, #353	; 0x161
 8001b6c:	81bb      	strh	r3, [r7, #12]
				PrepareData(datatx, 2);
 8001b6e:	f107 030c 	add.w	r3, r7, #12
 8001b72:	2102      	movs	r1, #2
 8001b74:	4618      	mov	r0, r3
 8001b76:	f7ff ff65 	bl	8001a44 <PrepareData>

				HAL_UART_Transmit(&huart6, tx_buffer, txSize, HAL_MAX_DELAY);
 8001b7a:	4b87      	ldr	r3, [pc, #540]	; (8001d98 <StartTaskReceiveData+0x270>)
 8001b7c:	881a      	ldrh	r2, [r3, #0]
 8001b7e:	f04f 33ff 	mov.w	r3, #4294967295
 8001b82:	4986      	ldr	r1, [pc, #536]	; (8001d9c <StartTaskReceiveData+0x274>)
 8001b84:	4886      	ldr	r0, [pc, #536]	; (8001da0 <StartTaskReceiveData+0x278>)
 8001b86:	f003 fd0a 	bl	800559e <HAL_UART_Transmit>

				// Processing data
				for (i = 0; i < 4; i++) {
 8001b8a:	4b86      	ldr	r3, [pc, #536]	; (8001da4 <StartTaskReceiveData+0x27c>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	701a      	strb	r2, [r3, #0]
 8001b90:	e00f      	b.n	8001bb2 <StartTaskReceiveData+0x8a>
					data32.cValue[i] = rx_buffer[2 + i];
 8001b92:	4b84      	ldr	r3, [pc, #528]	; (8001da4 <StartTaskReceiveData+0x27c>)
 8001b94:	781b      	ldrb	r3, [r3, #0]
 8001b96:	3302      	adds	r3, #2
 8001b98:	4a82      	ldr	r2, [pc, #520]	; (8001da4 <StartTaskReceiveData+0x27c>)
 8001b9a:	7812      	ldrb	r2, [r2, #0]
 8001b9c:	4611      	mov	r1, r2
 8001b9e:	4a7b      	ldr	r2, [pc, #492]	; (8001d8c <StartTaskReceiveData+0x264>)
 8001ba0:	5cd2      	ldrb	r2, [r2, r3]
 8001ba2:	4b81      	ldr	r3, [pc, #516]	; (8001da8 <StartTaskReceiveData+0x280>)
 8001ba4:	545a      	strb	r2, [r3, r1]
				for (i = 0; i < 4; i++) {
 8001ba6:	4b7f      	ldr	r3, [pc, #508]	; (8001da4 <StartTaskReceiveData+0x27c>)
 8001ba8:	781b      	ldrb	r3, [r3, #0]
 8001baa:	3301      	adds	r3, #1
 8001bac:	b2da      	uxtb	r2, r3
 8001bae:	4b7d      	ldr	r3, [pc, #500]	; (8001da4 <StartTaskReceiveData+0x27c>)
 8001bb0:	701a      	strb	r2, [r3, #0]
 8001bb2:	4b7c      	ldr	r3, [pc, #496]	; (8001da4 <StartTaskReceiveData+0x27c>)
 8001bb4:	781b      	ldrb	r3, [r3, #0]
 8001bb6:	2b03      	cmp	r3, #3
 8001bb8:	d9eb      	bls.n	8001b92 <StartTaskReceiveData+0x6a>
				}

				switch (rx_buffer[1]) {
 8001bba:	4b74      	ldr	r3, [pc, #464]	; (8001d8c <StartTaskReceiveData+0x264>)
 8001bbc:	785b      	ldrb	r3, [r3, #1]
 8001bbe:	3b63      	subs	r3, #99	; 0x63
 8001bc0:	2b13      	cmp	r3, #19
 8001bc2:	f200 80d7 	bhi.w	8001d74 <StartTaskReceiveData+0x24c>
 8001bc6:	a201      	add	r2, pc, #4	; (adr r2, 8001bcc <StartTaskReceiveData+0xa4>)
 8001bc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bcc:	08001ceb 	.word	0x08001ceb
 8001bd0:	08001d43 	.word	0x08001d43
 8001bd4:	08001d75 	.word	0x08001d75
 8001bd8:	08001d0d 	.word	0x08001d0d
 8001bdc:	08001d75 	.word	0x08001d75
 8001be0:	08001cc7 	.word	0x08001cc7
 8001be4:	08001d39 	.word	0x08001d39
 8001be8:	08001d75 	.word	0x08001d75
 8001bec:	08001d75 	.word	0x08001d75
 8001bf0:	08001d75 	.word	0x08001d75
 8001bf4:	08001d75 	.word	0x08001d75
 8001bf8:	08001d75 	.word	0x08001d75
 8001bfc:	08001d75 	.word	0x08001d75
 8001c00:	08001d2f 	.word	0x08001d2f
 8001c04:	08001d75 	.word	0x08001d75
 8001c08:	08001d4d 	.word	0x08001d4d
 8001c0c:	08001c51 	.word	0x08001c51
 8001c10:	08001c1d 	.word	0x08001c1d
 8001c14:	08001d75 	.word	0x08001d75
 8001c18:	08001c41 	.word	0x08001c41
				// Auto
				case 't': { //Temperature
					temp_set = data32.fValue;
 8001c1c:	4b62      	ldr	r3, [pc, #392]	; (8001da8 <StartTaskReceiveData+0x280>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	4a62      	ldr	r2, [pc, #392]	; (8001dac <StartTaskReceiveData+0x284>)
 8001c22:	6013      	str	r3, [r2, #0]
					last_error_pres = 0;
 8001c24:	4b62      	ldr	r3, [pc, #392]	; (8001db0 <StartTaskReceiveData+0x288>)
 8001c26:	f04f 0200 	mov.w	r2, #0
 8001c2a:	601a      	str	r2, [r3, #0]
					integrated_error_pres = 0;
 8001c2c:	4b61      	ldr	r3, [pc, #388]	; (8001db4 <StartTaskReceiveData+0x28c>)
 8001c2e:	f04f 0200 	mov.w	r2, #0
 8001c32:	601a      	str	r2, [r3, #0]
					timerPID_pres = HAL_GetTick();
 8001c34:	f000 fdc0 	bl	80027b8 <HAL_GetTick>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	4a5f      	ldr	r2, [pc, #380]	; (8001db8 <StartTaskReceiveData+0x290>)
 8001c3c:	6013      	str	r3, [r2, #0]
					break;
 8001c3e:	e099      	b.n	8001d74 <StartTaskReceiveData+0x24c>
				}
				case 'v': { // Fan speed
					flag_speed = 1;
 8001c40:	4b5e      	ldr	r3, [pc, #376]	; (8001dbc <StartTaskReceiveData+0x294>)
 8001c42:	2201      	movs	r2, #1
 8001c44:	701a      	strb	r2, [r3, #0]
					speed_set = data32.fValue;
 8001c46:	4b58      	ldr	r3, [pc, #352]	; (8001da8 <StartTaskReceiveData+0x280>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	4a5d      	ldr	r2, [pc, #372]	; (8001dc0 <StartTaskReceiveData+0x298>)
 8001c4c:	6013      	str	r3, [r2, #0]
					break;
 8001c4e:	e091      	b.n	8001d74 <StartTaskReceiveData+0x24c>
				}
				case 's': { //start/stop system
					if (data32.iValue) //start
 8001c50:	4b55      	ldr	r3, [pc, #340]	; (8001da8 <StartTaskReceiveData+0x280>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d017      	beq.n	8001c88 <StartTaskReceiveData+0x160>
					{
						HAL_GPIO_WritePin(FC_Ctrl_GPIO_Port, FC_Ctrl_Pin, 1);
 8001c58:	2201      	movs	r2, #1
 8001c5a:	2102      	movs	r1, #2
 8001c5c:	4859      	ldr	r0, [pc, #356]	; (8001dc4 <StartTaskReceiveData+0x29c>)
 8001c5e:	f002 f89f 	bl	8003da0 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(Fan_Ctrl_GPIO_Port, Fan_Ctrl_Pin, 1);
 8001c62:	2201      	movs	r2, #1
 8001c64:	2108      	movs	r1, #8
 8001c66:	4857      	ldr	r0, [pc, #348]	; (8001dc4 <StartTaskReceiveData+0x29c>)
 8001c68:	f002 f89a 	bl	8003da0 <HAL_GPIO_WritePin>
						if (State_Machine == STOP) {
 8001c6c:	4b56      	ldr	r3, [pc, #344]	; (8001dc8 <StartTaskReceiveData+0x2a0>)
 8001c6e:	781b      	ldrb	r3, [r3, #0]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d128      	bne.n	8001cc6 <StartTaskReceiveData+0x19e>
							flag_speed = 1;
 8001c74:	4b51      	ldr	r3, [pc, #324]	; (8001dbc <StartTaskReceiveData+0x294>)
 8001c76:	2201      	movs	r2, #1
 8001c78:	701a      	strb	r2, [r3, #0]
							speed_set = 1500;
 8001c7a:	4b51      	ldr	r3, [pc, #324]	; (8001dc0 <StartTaskReceiveData+0x298>)
 8001c7c:	4a53      	ldr	r2, [pc, #332]	; (8001dcc <StartTaskReceiveData+0x2a4>)
 8001c7e:	601a      	str	r2, [r3, #0]
							State_Machine = FAN_IDLE;
 8001c80:	4b51      	ldr	r3, [pc, #324]	; (8001dc8 <StartTaskReceiveData+0x2a0>)
 8001c82:	2201      	movs	r2, #1
 8001c84:	701a      	strb	r2, [r3, #0]
 8001c86:	e01e      	b.n	8001cc6 <StartTaskReceiveData+0x19e>
						}
					} else //stop
					{
						HAL_GPIO_WritePin(Heater_Ctrl_GPIO_Port,
 8001c88:	2200      	movs	r2, #0
 8001c8a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c8e:	4850      	ldr	r0, [pc, #320]	; (8001dd0 <StartTaskReceiveData+0x2a8>)
 8001c90:	f002 f886 	bl	8003da0 <HAL_GPIO_WritePin>
						Heater_Ctrl_Pin, 0);
						if (State_Machine == WORKING)
 8001c94:	4b4c      	ldr	r3, [pc, #304]	; (8001dc8 <StartTaskReceiveData+0x2a0>)
 8001c96:	781b      	ldrb	r3, [r3, #0]
 8001c98:	2b04      	cmp	r3, #4
 8001c9a:	d103      	bne.n	8001ca4 <StartTaskReceiveData+0x17c>
							State_Machine = HEATER_BLOWING;
 8001c9c:	4b4a      	ldr	r3, [pc, #296]	; (8001dc8 <StartTaskReceiveData+0x2a0>)
 8001c9e:	2205      	movs	r2, #5
 8001ca0:	701a      	strb	r2, [r3, #0]
 8001ca2:	e010      	b.n	8001cc6 <StartTaskReceiveData+0x19e>
						else if (State_Machine == BLOCK) {
 8001ca4:	4b48      	ldr	r3, [pc, #288]	; (8001dc8 <StartTaskReceiveData+0x2a0>)
 8001ca6:	781b      	ldrb	r3, [r3, #0]
 8001ca8:	2b03      	cmp	r3, #3
 8001caa:	d10c      	bne.n	8001cc6 <StartTaskReceiveData+0x19e>
							HAL_GPIO_WritePin(FC_Ctrl_GPIO_Port, FC_Ctrl_Pin,
 8001cac:	2200      	movs	r2, #0
 8001cae:	2102      	movs	r1, #2
 8001cb0:	4844      	ldr	r0, [pc, #272]	; (8001dc4 <StartTaskReceiveData+0x29c>)
 8001cb2:	f002 f875 	bl	8003da0 <HAL_GPIO_WritePin>
									0);
							HAL_GPIO_WritePin(Fan_Ctrl_GPIO_Port, Fan_Ctrl_Pin,
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	2108      	movs	r1, #8
 8001cba:	4842      	ldr	r0, [pc, #264]	; (8001dc4 <StartTaskReceiveData+0x29c>)
 8001cbc:	f002 f870 	bl	8003da0 <HAL_GPIO_WritePin>
									0);
							State_Machine = STOP;
 8001cc0:	4b41      	ldr	r3, [pc, #260]	; (8001dc8 <StartTaskReceiveData+0x2a0>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	701a      	strb	r2, [r3, #0]
					}
				}
					// Manual
				case 'h': //heater control
				{
					HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, data32.iValue); //green
 8001cc6:	4b38      	ldr	r3, [pc, #224]	; (8001da8 <StartTaskReceiveData+0x280>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	b2db      	uxtb	r3, r3
 8001ccc:	461a      	mov	r2, r3
 8001cce:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001cd2:	483c      	ldr	r0, [pc, #240]	; (8001dc4 <StartTaskReceiveData+0x29c>)
 8001cd4:	f002 f864 	bl	8003da0 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Heater_Ctrl_GPIO_Port, Heater_Ctrl_Pin,
							data32.iValue);
 8001cd8:	4b33      	ldr	r3, [pc, #204]	; (8001da8 <StartTaskReceiveData+0x280>)
 8001cda:	681b      	ldr	r3, [r3, #0]
					HAL_GPIO_WritePin(Heater_Ctrl_GPIO_Port, Heater_Ctrl_Pin,
 8001cdc:	b2db      	uxtb	r3, r3
 8001cde:	461a      	mov	r2, r3
 8001ce0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ce4:	483a      	ldr	r0, [pc, #232]	; (8001dd0 <StartTaskReceiveData+0x2a8>)
 8001ce6:	f002 f85b 	bl	8003da0 <HAL_GPIO_WritePin>
				}
				case 'c': //frequency converter control
				{
					HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, data32.iValue); //yellow
 8001cea:	4b2f      	ldr	r3, [pc, #188]	; (8001da8 <StartTaskReceiveData+0x280>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	b2db      	uxtb	r3, r3
 8001cf0:	461a      	mov	r2, r3
 8001cf2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001cf6:	4833      	ldr	r0, [pc, #204]	; (8001dc4 <StartTaskReceiveData+0x29c>)
 8001cf8:	f002 f852 	bl	8003da0 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(FC_Ctrl_GPIO_Port, FC_Ctrl_Pin,
							data32.iValue);
 8001cfc:	4b2a      	ldr	r3, [pc, #168]	; (8001da8 <StartTaskReceiveData+0x280>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
					HAL_GPIO_WritePin(FC_Ctrl_GPIO_Port, FC_Ctrl_Pin,
 8001d00:	b2db      	uxtb	r3, r3
 8001d02:	461a      	mov	r2, r3
 8001d04:	2102      	movs	r1, #2
 8001d06:	482f      	ldr	r0, [pc, #188]	; (8001dc4 <StartTaskReceiveData+0x29c>)
 8001d08:	f002 f84a 	bl	8003da0 <HAL_GPIO_WritePin>
				}
				case 'f': //fan control
				{
					HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, data32.iValue); //red
 8001d0c:	4b26      	ldr	r3, [pc, #152]	; (8001da8 <StartTaskReceiveData+0x280>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	b2db      	uxtb	r3, r3
 8001d12:	461a      	mov	r2, r3
 8001d14:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001d18:	482a      	ldr	r0, [pc, #168]	; (8001dc4 <StartTaskReceiveData+0x29c>)
 8001d1a:	f002 f841 	bl	8003da0 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(Fan_Ctrl_GPIO_Port, Fan_Ctrl_Pin,
							data32.iValue);
 8001d1e:	4b22      	ldr	r3, [pc, #136]	; (8001da8 <StartTaskReceiveData+0x280>)
 8001d20:	681b      	ldr	r3, [r3, #0]
					HAL_GPIO_WritePin(Fan_Ctrl_GPIO_Port, Fan_Ctrl_Pin,
 8001d22:	b2db      	uxtb	r3, r3
 8001d24:	461a      	mov	r2, r3
 8001d26:	2108      	movs	r1, #8
 8001d28:	4826      	ldr	r0, [pc, #152]	; (8001dc4 <StartTaskReceiveData+0x29c>)
 8001d2a:	f002 f839 	bl	8003da0 <HAL_GPIO_WritePin>
				}
				case 'p': {
					PID_TEMP.Kp = data32.fValue;
 8001d2e:	4b1e      	ldr	r3, [pc, #120]	; (8001da8 <StartTaskReceiveData+0x280>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	4a28      	ldr	r2, [pc, #160]	; (8001dd4 <StartTaskReceiveData+0x2ac>)
 8001d34:	6013      	str	r3, [r2, #0]
					break;
 8001d36:	e01d      	b.n	8001d74 <StartTaskReceiveData+0x24c>
				}
				case 'i': //
				{
					PID_TEMP.Ki = data32.fValue;
 8001d38:	4b1b      	ldr	r3, [pc, #108]	; (8001da8 <StartTaskReceiveData+0x280>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4a25      	ldr	r2, [pc, #148]	; (8001dd4 <StartTaskReceiveData+0x2ac>)
 8001d3e:	6053      	str	r3, [r2, #4]
					break;
 8001d40:	e018      	b.n	8001d74 <StartTaskReceiveData+0x24c>
				}
				case 'd': //
				{
					PID_TEMP.Kd = data32.fValue;
 8001d42:	4b19      	ldr	r3, [pc, #100]	; (8001da8 <StartTaskReceiveData+0x280>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	4a23      	ldr	r2, [pc, #140]	; (8001dd4 <StartTaskReceiveData+0x2ac>)
 8001d48:	6093      	str	r3, [r2, #8]
					break;
 8001d4a:	e013      	b.n	8001d74 <StartTaskReceiveData+0x24c>
				}
				case 'r': {
					request = 1;
 8001d4c:	4b22      	ldr	r3, [pc, #136]	; (8001dd8 <StartTaskReceiveData+0x2b0>)
 8001d4e:	2201      	movs	r2, #1
 8001d50:	701a      	strb	r2, [r3, #0]
 8001d52:	e00f      	b.n	8001d74 <StartTaskReceiveData+0x24c>
				}
				}
			} else {
				uint8_t datatx[2] = {'a',0};
 8001d54:	2361      	movs	r3, #97	; 0x61
 8001d56:	813b      	strh	r3, [r7, #8]
				PrepareData(datatx, 2);
 8001d58:	f107 0308 	add.w	r3, r7, #8
 8001d5c:	2102      	movs	r1, #2
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f7ff fe70 	bl	8001a44 <PrepareData>

				HAL_UART_Transmit(&huart6, tx_buffer, txSize, HAL_MAX_DELAY);
 8001d64:	4b0c      	ldr	r3, [pc, #48]	; (8001d98 <StartTaskReceiveData+0x270>)
 8001d66:	881a      	ldrh	r2, [r3, #0]
 8001d68:	f04f 33ff 	mov.w	r3, #4294967295
 8001d6c:	490b      	ldr	r1, [pc, #44]	; (8001d9c <StartTaskReceiveData+0x274>)
 8001d6e:	480c      	ldr	r0, [pc, #48]	; (8001da0 <StartTaskReceiveData+0x278>)
 8001d70:	f003 fc15 	bl	800559e <HAL_UART_Transmit>
			}
			flag_receive = 0;
 8001d74:	4b03      	ldr	r3, [pc, #12]	; (8001d84 <StartTaskReceiveData+0x25c>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	701a      	strb	r2, [r3, #0]
		}

		osDelay(500);
 8001d7a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001d7e:	f004 fe60 	bl	8006a42 <osDelay>
		if (flag_receive) {
 8001d82:	e6d5      	b.n	8001b30 <StartTaskReceiveData+0x8>
 8001d84:	200005f4 	.word	0x200005f4
 8001d88:	200006d0 	.word	0x200006d0
 8001d8c:	20000650 	.word	0x20000650
 8001d90:	200005f8 	.word	0x200005f8
 8001d94:	200006d1 	.word	0x200006d1
 8001d98:	2000064c 	.word	0x2000064c
 8001d9c:	2000060c 	.word	0x2000060c
 8001da0:	2000053c 	.word	0x2000053c
 8001da4:	200005f7 	.word	0x200005f7
 8001da8:	20000718 	.word	0x20000718
 8001dac:	20000600 	.word	0x20000600
 8001db0:	20000204 	.word	0x20000204
 8001db4:	20000208 	.word	0x20000208
 8001db8:	20000200 	.word	0x20000200
 8001dbc:	200005f5 	.word	0x200005f5
 8001dc0:	20000604 	.word	0x20000604
 8001dc4:	40020c00 	.word	0x40020c00
 8001dc8:	2000071c 	.word	0x2000071c
 8001dcc:	44bb8000 	.word	0x44bb8000
 8001dd0:	40021000 	.word	0x40021000
 8001dd4:	20000000 	.word	0x20000000
 8001dd8:	200005f6 	.word	0x200005f6

08001ddc <StartTaskHeater>:
 * @brief Function implementing the TaskHeater thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTaskHeater */
void StartTaskHeater(void const *argument) {
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b082      	sub	sp, #8
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartTaskHeater */
	/* Infinite loop */
	for (;;) {
		if (State_Machine == FAN_ON) {
 8001de4:	4b26      	ldr	r3, [pc, #152]	; (8001e80 <StartTaskHeater+0xa4>)
 8001de6:	781b      	ldrb	r3, [r3, #0]
 8001de8:	2b02      	cmp	r3, #2
 8001dea:	d108      	bne.n	8001dfe <StartTaskHeater+0x22>
			HAL_GPIO_WritePin(Heater_Ctrl_GPIO_Port, Heater_Ctrl_Pin, 1);
 8001dec:	2201      	movs	r2, #1
 8001dee:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001df2:	4824      	ldr	r0, [pc, #144]	; (8001e84 <StartTaskHeater+0xa8>)
 8001df4:	f001 ffd4 	bl	8003da0 <HAL_GPIO_WritePin>
			State_Machine = WORKING;
 8001df8:	4b21      	ldr	r3, [pc, #132]	; (8001e80 <StartTaskHeater+0xa4>)
 8001dfa:	2204      	movs	r2, #4
 8001dfc:	701a      	strb	r2, [r3, #0]
		}
		if (State_Machine == WORKING) {
 8001dfe:	4b20      	ldr	r3, [pc, #128]	; (8001e80 <StartTaskHeater+0xa4>)
 8001e00:	781b      	ldrb	r3, [r3, #0]
 8001e02:	2b04      	cmp	r3, #4
 8001e04:	d137      	bne.n	8001e76 <StartTaskHeater+0x9a>
			if (abs(temp - temp_set) > 1) {
 8001e06:	4b20      	ldr	r3, [pc, #128]	; (8001e88 <StartTaskHeater+0xac>)
 8001e08:	ed93 7a00 	vldr	s14, [r3]
 8001e0c:	4b1f      	ldr	r3, [pc, #124]	; (8001e8c <StartTaskHeater+0xb0>)
 8001e0e:	edd3 7a00 	vldr	s15, [r3]
 8001e12:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e16:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001e1a:	ee17 3a90 	vmov	r3, s15
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	bfb8      	it	lt
 8001e22:	425b      	neglt	r3, r3
 8001e24:	2b01      	cmp	r3, #1
 8001e26:	dd22      	ble.n	8001e6e <StartTaskHeater+0x92>
				pwm_temp = PID_Calc(PID_TEMP, temp, temp_set);
 8001e28:	4b17      	ldr	r3, [pc, #92]	; (8001e88 <StartTaskHeater+0xac>)
 8001e2a:	ed93 6a00 	vldr	s12, [r3]
 8001e2e:	4b17      	ldr	r3, [pc, #92]	; (8001e8c <StartTaskHeater+0xb0>)
 8001e30:	edd3 5a00 	vldr	s11, [r3]
 8001e34:	4b16      	ldr	r3, [pc, #88]	; (8001e90 <StartTaskHeater+0xb4>)
 8001e36:	edd3 6a00 	vldr	s13, [r3]
 8001e3a:	ed93 7a01 	vldr	s14, [r3, #4]
 8001e3e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001e42:	eeb0 2a65 	vmov.f32	s4, s11
 8001e46:	eef0 1a46 	vmov.f32	s3, s12
 8001e4a:	eeb0 0a66 	vmov.f32	s0, s13
 8001e4e:	eef0 0a47 	vmov.f32	s1, s14
 8001e52:	eeb0 1a67 	vmov.f32	s2, s15
 8001e56:	f7ff f8a5 	bl	8000fa4 <PID_Calc>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	b29a      	uxth	r2, r3
 8001e5e:	4b0d      	ldr	r3, [pc, #52]	; (8001e94 <StartTaskHeater+0xb8>)
 8001e60:	801a      	strh	r2, [r3, #0]
				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, pwm_temp);
 8001e62:	4b0c      	ldr	r3, [pc, #48]	; (8001e94 <StartTaskHeater+0xb8>)
 8001e64:	881a      	ldrh	r2, [r3, #0]
 8001e66:	4b0c      	ldr	r3, [pc, #48]	; (8001e98 <StartTaskHeater+0xbc>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	63da      	str	r2, [r3, #60]	; 0x3c
 8001e6c:	e003      	b.n	8001e76 <StartTaskHeater+0x9a>
			} else {
				osDelay(30000);
 8001e6e:	f247 5030 	movw	r0, #30000	; 0x7530
 8001e72:	f004 fde6 	bl	8006a42 <osDelay>
			}
		}
		osDelay(500);
 8001e76:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001e7a:	f004 fde2 	bl	8006a42 <osDelay>
		if (State_Machine == FAN_ON) {
 8001e7e:	e7b1      	b.n	8001de4 <StartTaskHeater+0x8>
 8001e80:	2000071c 	.word	0x2000071c
 8001e84:	40021000 	.word	0x40021000
 8001e88:	200005fc 	.word	0x200005fc
 8001e8c:	20000600 	.word	0x20000600
 8001e90:	20000000 	.word	0x20000000
 8001e94:	20000608 	.word	0x20000608
 8001e98:	200004f4 	.word	0x200004f4
 8001e9c:	00000000 	.word	0x00000000

08001ea0 <StartTaskFan>:
 * @brief Function implementing the TaskFan thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTaskFan */
void StartTaskFan(void const *argument) {
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b082      	sub	sp, #8
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartTaskFan */
	/* Infinite loop */
	for (;;) {
		if (State_Machine == FAN_IDLE || State_Machine == WORKING) {
 8001ea8:	4b2d      	ldr	r3, [pc, #180]	; (8001f60 <StartTaskFan+0xc0>)
 8001eaa:	781b      	ldrb	r3, [r3, #0]
 8001eac:	2b01      	cmp	r3, #1
 8001eae:	d003      	beq.n	8001eb8 <StartTaskFan+0x18>
 8001eb0:	4b2b      	ldr	r3, [pc, #172]	; (8001f60 <StartTaskFan+0xc0>)
 8001eb2:	781b      	ldrb	r3, [r3, #0]
 8001eb4:	2b04      	cmp	r3, #4
 8001eb6:	d135      	bne.n	8001f24 <StartTaskFan+0x84>
			if (flag_speed) {
 8001eb8:	4b2a      	ldr	r3, [pc, #168]	; (8001f64 <StartTaskFan+0xc4>)
 8001eba:	781b      	ldrb	r3, [r3, #0]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d046      	beq.n	8001f4e <StartTaskFan+0xae>
				pwm_speed = (uint32_t) (speed_set * coeff_speed);
 8001ec0:	4b29      	ldr	r3, [pc, #164]	; (8001f68 <StartTaskFan+0xc8>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f7fe fb4f 	bl	8000568 <__aeabi_f2d>
 8001eca:	a323      	add	r3, pc, #140	; (adr r3, 8001f58 <StartTaskFan+0xb8>)
 8001ecc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ed0:	f7fe fba2 	bl	8000618 <__aeabi_dmul>
 8001ed4:	4602      	mov	r2, r0
 8001ed6:	460b      	mov	r3, r1
 8001ed8:	4610      	mov	r0, r2
 8001eda:	4619      	mov	r1, r3
 8001edc:	f7fe fe74 	bl	8000bc8 <__aeabi_d2uiz>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	b29a      	uxth	r2, r3
 8001ee4:	4b21      	ldr	r3, [pc, #132]	; (8001f6c <StartTaskFan+0xcc>)
 8001ee6:	801a      	strh	r2, [r3, #0]
				__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, pwm_speed);
 8001ee8:	4b20      	ldr	r3, [pc, #128]	; (8001f6c <StartTaskFan+0xcc>)
 8001eea:	881a      	ldrh	r2, [r3, #0]
 8001eec:	4b20      	ldr	r3, [pc, #128]	; (8001f70 <StartTaskFan+0xd0>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	641a      	str	r2, [r3, #64]	; 0x40

				if (State_Machine == FAN_IDLE && speed_set > 0) {
 8001ef2:	4b1b      	ldr	r3, [pc, #108]	; (8001f60 <StartTaskFan+0xc0>)
 8001ef4:	781b      	ldrb	r3, [r3, #0]
 8001ef6:	2b01      	cmp	r3, #1
 8001ef8:	d110      	bne.n	8001f1c <StartTaskFan+0x7c>
 8001efa:	4b1b      	ldr	r3, [pc, #108]	; (8001f68 <StartTaskFan+0xc8>)
 8001efc:	edd3 7a00 	vldr	s15, [r3]
 8001f00:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001f04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f08:	dd08      	ble.n	8001f1c <StartTaskFan+0x7c>
					HAL_GPIO_WritePin(Heater_Ctrl_GPIO_Port, Heater_Ctrl_Pin,
 8001f0a:	2201      	movs	r2, #1
 8001f0c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f10:	4818      	ldr	r0, [pc, #96]	; (8001f74 <StartTaskFan+0xd4>)
 8001f12:	f001 ff45 	bl	8003da0 <HAL_GPIO_WritePin>
							1);
					State_Machine = FAN_ON;
 8001f16:	4b12      	ldr	r3, [pc, #72]	; (8001f60 <StartTaskFan+0xc0>)
 8001f18:	2202      	movs	r2, #2
 8001f1a:	701a      	strb	r2, [r3, #0]
				}
				flag_speed = 0;
 8001f1c:	4b11      	ldr	r3, [pc, #68]	; (8001f64 <StartTaskFan+0xc4>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	701a      	strb	r2, [r3, #0]
			if (flag_speed) {
 8001f22:	e014      	b.n	8001f4e <StartTaskFan+0xae>
			}
		} else if (State_Machine == HEATER_BLOWING) {
 8001f24:	4b0e      	ldr	r3, [pc, #56]	; (8001f60 <StartTaskFan+0xc0>)
 8001f26:	781b      	ldrb	r3, [r3, #0]
 8001f28:	2b05      	cmp	r3, #5
 8001f2a:	d110      	bne.n	8001f4e <StartTaskFan+0xae>
			osDelay(30000);
 8001f2c:	f247 5030 	movw	r0, #30000	; 0x7530
 8001f30:	f004 fd87 	bl	8006a42 <osDelay>
			State_Machine = STOP;
 8001f34:	4b0a      	ldr	r3, [pc, #40]	; (8001f60 <StartTaskFan+0xc0>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(Fan_Ctrl_GPIO_Port, Fan_Ctrl_Pin, 0);
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	2108      	movs	r1, #8
 8001f3e:	480e      	ldr	r0, [pc, #56]	; (8001f78 <StartTaskFan+0xd8>)
 8001f40:	f001 ff2e 	bl	8003da0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(FC_Ctrl_GPIO_Port, FC_Ctrl_Pin, 0);
 8001f44:	2200      	movs	r2, #0
 8001f46:	2102      	movs	r1, #2
 8001f48:	480b      	ldr	r0, [pc, #44]	; (8001f78 <StartTaskFan+0xd8>)
 8001f4a:	f001 ff29 	bl	8003da0 <HAL_GPIO_WritePin>
		}

		osDelay(5000);
 8001f4e:	f241 3088 	movw	r0, #5000	; 0x1388
 8001f52:	f004 fd76 	bl	8006a42 <osDelay>
		if (State_Machine == FAN_IDLE || State_Machine == WORKING) {
 8001f56:	e7a7      	b.n	8001ea8 <StartTaskFan+0x8>
 8001f58:	9999999a 	.word	0x9999999a
 8001f5c:	3fc99999 	.word	0x3fc99999
 8001f60:	2000071c 	.word	0x2000071c
 8001f64:	200005f5 	.word	0x200005f5
 8001f68:	20000604 	.word	0x20000604
 8001f6c:	2000060a 	.word	0x2000060a
 8001f70:	200004f4 	.word	0x200004f4
 8001f74:	40021000 	.word	0x40021000
 8001f78:	40020c00 	.word	0x40020c00

08001f7c <StartTaskSendData>:
 * @brief Function implementing the TaskSendData thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTaskSendData */
void StartTaskSendData(void const *argument) {
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b088      	sub	sp, #32
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartTaskSendData */
	/* Infinite loop */
	for (;;) {
		if (request) {
 8001f84:	4b68      	ldr	r3, [pc, #416]	; (8002128 <StartTaskSendData+0x1ac>)
 8001f86:	781b      	ldrb	r3, [r3, #0]
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	f000 80c8 	beq.w	800211e <StartTaskSendData+0x1a2>
			uint8_t state_heater = HAL_GPIO_ReadPin(Thermostat_GPIO_Port,
 8001f8e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f92:	4866      	ldr	r0, [pc, #408]	; (800212c <StartTaskSendData+0x1b0>)
 8001f94:	f001 feec 	bl	8003d70 <HAL_GPIO_ReadPin>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	76bb      	strb	r3, [r7, #26]
			Thermostat_Pin);
			uint8_t state_fan = HAL_GPIO_ReadPin(Relay_GPIO_Port, Relay_Pin);
 8001f9c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001fa0:	4862      	ldr	r0, [pc, #392]	; (800212c <StartTaskSendData+0x1b0>)
 8001fa2:	f001 fee5 	bl	8003d70 <HAL_GPIO_ReadPin>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	767b      	strb	r3, [r7, #25]
			uint8_t state_fc = HAL_GPIO_ReadPin(FC_Failure_GPIO_Port,
 8001faa:	2110      	movs	r1, #16
 8001fac:	4860      	ldr	r0, [pc, #384]	; (8002130 <StartTaskSendData+0x1b4>)
 8001fae:	f001 fedf 	bl	8003d70 <HAL_GPIO_ReadPin>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	763b      	strb	r3, [r7, #24]
			FC_Failure_Pin);

			float sum = 0;
 8001fb6:	f04f 0300 	mov.w	r3, #0
 8001fba:	61fb      	str	r3, [r7, #28]
			for (uint8_t i = 0; i < 10; i++) {
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	76fb      	strb	r3, [r7, #27]
 8001fc0:	e00e      	b.n	8001fe0 <StartTaskSendData+0x64>
				sum += readTemp(1000);
 8001fc2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001fc6:	f7ff fc6f 	bl	80018a8 <readTemp>
 8001fca:	eeb0 7a40 	vmov.f32	s14, s0
 8001fce:	edd7 7a07 	vldr	s15, [r7, #28]
 8001fd2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001fd6:	edc7 7a07 	vstr	s15, [r7, #28]
			for (uint8_t i = 0; i < 10; i++) {
 8001fda:	7efb      	ldrb	r3, [r7, #27]
 8001fdc:	3301      	adds	r3, #1
 8001fde:	76fb      	strb	r3, [r7, #27]
 8001fe0:	7efb      	ldrb	r3, [r7, #27]
 8001fe2:	2b09      	cmp	r3, #9
 8001fe4:	d9ed      	bls.n	8001fc2 <StartTaskSendData+0x46>
			}
			temp = sum / 10;
 8001fe6:	ed97 7a07 	vldr	s14, [r7, #28]
 8001fea:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8001fee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ff2:	4b50      	ldr	r3, [pc, #320]	; (8002134 <StartTaskSendData+0x1b8>)
 8001ff4:	edc3 7a00 	vstr	s15, [r3]
//			temp = readTemp(1000);

//			memset(tx_buffer,0,14);

			uint8_t datatx[14];
			datatx[0] = 'd';
 8001ff8:	2364      	movs	r3, #100	; 0x64
 8001ffa:	723b      	strb	r3, [r7, #8]

			data32.fValue = temp_set;
 8001ffc:	4b4e      	ldr	r3, [pc, #312]	; (8002138 <StartTaskSendData+0x1bc>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a4e      	ldr	r2, [pc, #312]	; (800213c <StartTaskSendData+0x1c0>)
 8002002:	6013      	str	r3, [r2, #0]
			for (i = 0; i < 4; i++) {
 8002004:	4b4e      	ldr	r3, [pc, #312]	; (8002140 <StartTaskSendData+0x1c4>)
 8002006:	2200      	movs	r2, #0
 8002008:	701a      	strb	r2, [r3, #0]
 800200a:	e011      	b.n	8002030 <StartTaskSendData+0xb4>
				datatx[i + 1] = data32.cValue[i];
 800200c:	4b4c      	ldr	r3, [pc, #304]	; (8002140 <StartTaskSendData+0x1c4>)
 800200e:	781b      	ldrb	r3, [r3, #0]
 8002010:	4619      	mov	r1, r3
 8002012:	4b4b      	ldr	r3, [pc, #300]	; (8002140 <StartTaskSendData+0x1c4>)
 8002014:	781b      	ldrb	r3, [r3, #0]
 8002016:	3301      	adds	r3, #1
 8002018:	4a48      	ldr	r2, [pc, #288]	; (800213c <StartTaskSendData+0x1c0>)
 800201a:	5c52      	ldrb	r2, [r2, r1]
 800201c:	3320      	adds	r3, #32
 800201e:	443b      	add	r3, r7
 8002020:	f803 2c18 	strb.w	r2, [r3, #-24]
			for (i = 0; i < 4; i++) {
 8002024:	4b46      	ldr	r3, [pc, #280]	; (8002140 <StartTaskSendData+0x1c4>)
 8002026:	781b      	ldrb	r3, [r3, #0]
 8002028:	3301      	adds	r3, #1
 800202a:	b2da      	uxtb	r2, r3
 800202c:	4b44      	ldr	r3, [pc, #272]	; (8002140 <StartTaskSendData+0x1c4>)
 800202e:	701a      	strb	r2, [r3, #0]
 8002030:	4b43      	ldr	r3, [pc, #268]	; (8002140 <StartTaskSendData+0x1c4>)
 8002032:	781b      	ldrb	r3, [r3, #0]
 8002034:	2b03      	cmp	r3, #3
 8002036:	d9e9      	bls.n	800200c <StartTaskSendData+0x90>
			}

			data32.fValue = temp;
 8002038:	4b3e      	ldr	r3, [pc, #248]	; (8002134 <StartTaskSendData+0x1b8>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a3f      	ldr	r2, [pc, #252]	; (800213c <StartTaskSendData+0x1c0>)
 800203e:	6013      	str	r3, [r2, #0]
			for (i = 0; i < 4; i++) {
 8002040:	4b3f      	ldr	r3, [pc, #252]	; (8002140 <StartTaskSendData+0x1c4>)
 8002042:	2200      	movs	r2, #0
 8002044:	701a      	strb	r2, [r3, #0]
 8002046:	e011      	b.n	800206c <StartTaskSendData+0xf0>
				datatx[i + 5] = data32.cValue[i];
 8002048:	4b3d      	ldr	r3, [pc, #244]	; (8002140 <StartTaskSendData+0x1c4>)
 800204a:	781b      	ldrb	r3, [r3, #0]
 800204c:	4619      	mov	r1, r3
 800204e:	4b3c      	ldr	r3, [pc, #240]	; (8002140 <StartTaskSendData+0x1c4>)
 8002050:	781b      	ldrb	r3, [r3, #0]
 8002052:	3305      	adds	r3, #5
 8002054:	4a39      	ldr	r2, [pc, #228]	; (800213c <StartTaskSendData+0x1c0>)
 8002056:	5c52      	ldrb	r2, [r2, r1]
 8002058:	3320      	adds	r3, #32
 800205a:	443b      	add	r3, r7
 800205c:	f803 2c18 	strb.w	r2, [r3, #-24]
			for (i = 0; i < 4; i++) {
 8002060:	4b37      	ldr	r3, [pc, #220]	; (8002140 <StartTaskSendData+0x1c4>)
 8002062:	781b      	ldrb	r3, [r3, #0]
 8002064:	3301      	adds	r3, #1
 8002066:	b2da      	uxtb	r2, r3
 8002068:	4b35      	ldr	r3, [pc, #212]	; (8002140 <StartTaskSendData+0x1c4>)
 800206a:	701a      	strb	r2, [r3, #0]
 800206c:	4b34      	ldr	r3, [pc, #208]	; (8002140 <StartTaskSendData+0x1c4>)
 800206e:	781b      	ldrb	r3, [r3, #0]
 8002070:	2b03      	cmp	r3, #3
 8002072:	d9e9      	bls.n	8002048 <StartTaskSendData+0xcc>
			}

			data32.fValue = pwm_temp / PWM_MAX * MAX_CAP;
 8002074:	4b33      	ldr	r3, [pc, #204]	; (8002144 <StartTaskSendData+0x1c8>)
 8002076:	881a      	ldrh	r2, [r3, #0]
 8002078:	4b33      	ldr	r3, [pc, #204]	; (8002148 <StartTaskSendData+0x1cc>)
 800207a:	fba3 1302 	umull	r1, r3, r3, r2
 800207e:	1ad2      	subs	r2, r2, r3
 8002080:	0852      	lsrs	r2, r2, #1
 8002082:	4413      	add	r3, r2
 8002084:	0a5b      	lsrs	r3, r3, #9
 8002086:	b29b      	uxth	r3, r3
 8002088:	461a      	mov	r2, r3
 800208a:	f241 3388 	movw	r3, #5000	; 0x1388
 800208e:	fb02 f303 	mul.w	r3, r2, r3
 8002092:	ee07 3a90 	vmov	s15, r3
 8002096:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800209a:	4b28      	ldr	r3, [pc, #160]	; (800213c <StartTaskSendData+0x1c0>)
 800209c:	edc3 7a00 	vstr	s15, [r3]
			for (i = 0; i < 4; i++) {
 80020a0:	4b27      	ldr	r3, [pc, #156]	; (8002140 <StartTaskSendData+0x1c4>)
 80020a2:	2200      	movs	r2, #0
 80020a4:	701a      	strb	r2, [r3, #0]
 80020a6:	e011      	b.n	80020cc <StartTaskSendData+0x150>
				datatx[i + 11] = data32.cValue[i];
 80020a8:	4b25      	ldr	r3, [pc, #148]	; (8002140 <StartTaskSendData+0x1c4>)
 80020aa:	781b      	ldrb	r3, [r3, #0]
 80020ac:	4619      	mov	r1, r3
 80020ae:	4b24      	ldr	r3, [pc, #144]	; (8002140 <StartTaskSendData+0x1c4>)
 80020b0:	781b      	ldrb	r3, [r3, #0]
 80020b2:	330b      	adds	r3, #11
 80020b4:	4a21      	ldr	r2, [pc, #132]	; (800213c <StartTaskSendData+0x1c0>)
 80020b6:	5c52      	ldrb	r2, [r2, r1]
 80020b8:	3320      	adds	r3, #32
 80020ba:	443b      	add	r3, r7
 80020bc:	f803 2c18 	strb.w	r2, [r3, #-24]
			for (i = 0; i < 4; i++) {
 80020c0:	4b1f      	ldr	r3, [pc, #124]	; (8002140 <StartTaskSendData+0x1c4>)
 80020c2:	781b      	ldrb	r3, [r3, #0]
 80020c4:	3301      	adds	r3, #1
 80020c6:	b2da      	uxtb	r2, r3
 80020c8:	4b1d      	ldr	r3, [pc, #116]	; (8002140 <StartTaskSendData+0x1c4>)
 80020ca:	701a      	strb	r2, [r3, #0]
 80020cc:	4b1c      	ldr	r3, [pc, #112]	; (8002140 <StartTaskSendData+0x1c4>)
 80020ce:	781b      	ldrb	r3, [r3, #0]
 80020d0:	2b03      	cmp	r3, #3
 80020d2:	d9e9      	bls.n	80020a8 <StartTaskSendData+0x12c>
			}

			datatx[13] = State_Machine << 3 | state_heater << 2
 80020d4:	4b1d      	ldr	r3, [pc, #116]	; (800214c <StartTaskSendData+0x1d0>)
 80020d6:	781b      	ldrb	r3, [r3, #0]
 80020d8:	00db      	lsls	r3, r3, #3
 80020da:	b25a      	sxtb	r2, r3
 80020dc:	7ebb      	ldrb	r3, [r7, #26]
 80020de:	009b      	lsls	r3, r3, #2
 80020e0:	b25b      	sxtb	r3, r3
 80020e2:	4313      	orrs	r3, r2
 80020e4:	b25a      	sxtb	r2, r3
					| state_fan << 1 | state_fc;
 80020e6:	7e7b      	ldrb	r3, [r7, #25]
 80020e8:	005b      	lsls	r3, r3, #1
 80020ea:	b25b      	sxtb	r3, r3
 80020ec:	4313      	orrs	r3, r2
 80020ee:	b25a      	sxtb	r2, r3
 80020f0:	f997 3018 	ldrsb.w	r3, [r7, #24]
 80020f4:	4313      	orrs	r3, r2
 80020f6:	b25b      	sxtb	r3, r3
 80020f8:	b2db      	uxtb	r3, r3
			datatx[13] = State_Machine << 3 | state_heater << 2
 80020fa:	757b      	strb	r3, [r7, #21]

			PrepareData(datatx, 14);
 80020fc:	f107 0308 	add.w	r3, r7, #8
 8002100:	210e      	movs	r1, #14
 8002102:	4618      	mov	r0, r3
 8002104:	f7ff fc9e 	bl	8001a44 <PrepareData>

			HAL_UART_Transmit(&huart6, (uint8_t*) tx_buffer, txSize, HAL_MAX_DELAY);
 8002108:	4b11      	ldr	r3, [pc, #68]	; (8002150 <StartTaskSendData+0x1d4>)
 800210a:	881a      	ldrh	r2, [r3, #0]
 800210c:	f04f 33ff 	mov.w	r3, #4294967295
 8002110:	4910      	ldr	r1, [pc, #64]	; (8002154 <StartTaskSendData+0x1d8>)
 8002112:	4811      	ldr	r0, [pc, #68]	; (8002158 <StartTaskSendData+0x1dc>)
 8002114:	f003 fa43 	bl	800559e <HAL_UART_Transmit>

			request = 0;
 8002118:	4b03      	ldr	r3, [pc, #12]	; (8002128 <StartTaskSendData+0x1ac>)
 800211a:	2200      	movs	r2, #0
 800211c:	701a      	strb	r2, [r3, #0]
		}
		osDelay(1000);
 800211e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002122:	f004 fc8e 	bl	8006a42 <osDelay>
		if (request) {
 8002126:	e72d      	b.n	8001f84 <StartTaskSendData+0x8>
 8002128:	200005f6 	.word	0x200005f6
 800212c:	40021000 	.word	0x40021000
 8002130:	40020c00 	.word	0x40020c00
 8002134:	200005fc 	.word	0x200005fc
 8002138:	20000600 	.word	0x20000600
 800213c:	20000718 	.word	0x20000718
 8002140:	200005f7 	.word	0x200005f7
 8002144:	20000608 	.word	0x20000608
 8002148:	06680a41 	.word	0x06680a41
 800214c:	2000071c 	.word	0x2000071c
 8002150:	2000064c 	.word	0x2000064c
 8002154:	2000060c 	.word	0x2000060c
 8002158:	2000053c 	.word	0x2000053c

0800215c <StartTaskReadTemp>:
 * @brief Function implementing the TaskReadTemp thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTaskReadTemp */
void StartTaskReadTemp(void const *argument) {
 800215c:	b580      	push	{r7, lr}
 800215e:	b084      	sub	sp, #16
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartTaskReadTemp */
	/* Infinite loop */
	for (;;) {
		float sum = 0;
 8002164:	f04f 0300 	mov.w	r3, #0
 8002168:	60fb      	str	r3, [r7, #12]
		for (uint8_t i = 0; i < 10; i++) {
 800216a:	2300      	movs	r3, #0
 800216c:	72fb      	strb	r3, [r7, #11]
 800216e:	e00e      	b.n	800218e <StartTaskReadTemp+0x32>
			sum += readTemp(1000);
 8002170:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002174:	f7ff fb98 	bl	80018a8 <readTemp>
 8002178:	eeb0 7a40 	vmov.f32	s14, s0
 800217c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002180:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002184:	edc7 7a03 	vstr	s15, [r7, #12]
		for (uint8_t i = 0; i < 10; i++) {
 8002188:	7afb      	ldrb	r3, [r7, #11]
 800218a:	3301      	adds	r3, #1
 800218c:	72fb      	strb	r3, [r7, #11]
 800218e:	7afb      	ldrb	r3, [r7, #11]
 8002190:	2b09      	cmp	r3, #9
 8002192:	d9ed      	bls.n	8002170 <StartTaskReadTemp+0x14>
		}
		temp = sum / 10;
 8002194:	ed97 7a03 	vldr	s14, [r7, #12]
 8002198:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 800219c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80021a0:	4b03      	ldr	r3, [pc, #12]	; (80021b0 <StartTaskReadTemp+0x54>)
 80021a2:	edc3 7a00 	vstr	s15, [r3]
		osDelay(1000);
 80021a6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80021aa:	f004 fc4a 	bl	8006a42 <osDelay>
	for (;;) {
 80021ae:	e7d9      	b.n	8002164 <StartTaskReadTemp+0x8>
 80021b0:	200005fc 	.word	0x200005fc

080021b4 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80021b4:	b480      	push	{r7}
 80021b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80021b8:	b672      	cpsid	i
}
 80021ba:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80021bc:	e7fe      	b.n	80021bc <Error_Handler+0x8>
	...

080021c0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b082      	sub	sp, #8
 80021c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021c6:	2300      	movs	r3, #0
 80021c8:	607b      	str	r3, [r7, #4]
 80021ca:	4b12      	ldr	r3, [pc, #72]	; (8002214 <HAL_MspInit+0x54>)
 80021cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021ce:	4a11      	ldr	r2, [pc, #68]	; (8002214 <HAL_MspInit+0x54>)
 80021d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021d4:	6453      	str	r3, [r2, #68]	; 0x44
 80021d6:	4b0f      	ldr	r3, [pc, #60]	; (8002214 <HAL_MspInit+0x54>)
 80021d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021de:	607b      	str	r3, [r7, #4]
 80021e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80021e2:	2300      	movs	r3, #0
 80021e4:	603b      	str	r3, [r7, #0]
 80021e6:	4b0b      	ldr	r3, [pc, #44]	; (8002214 <HAL_MspInit+0x54>)
 80021e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ea:	4a0a      	ldr	r2, [pc, #40]	; (8002214 <HAL_MspInit+0x54>)
 80021ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021f0:	6413      	str	r3, [r2, #64]	; 0x40
 80021f2:	4b08      	ldr	r3, [pc, #32]	; (8002214 <HAL_MspInit+0x54>)
 80021f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021fa:	603b      	str	r3, [r7, #0]
 80021fc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80021fe:	2200      	movs	r2, #0
 8002200:	210f      	movs	r1, #15
 8002202:	f06f 0001 	mvn.w	r0, #1
 8002206:	f000 ffce 	bl	80031a6 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800220a:	bf00      	nop
 800220c:	3708      	adds	r7, #8
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}
 8002212:	bf00      	nop
 8002214:	40023800 	.word	0x40023800

08002218 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b08a      	sub	sp, #40	; 0x28
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002220:	f107 0314 	add.w	r3, r7, #20
 8002224:	2200      	movs	r2, #0
 8002226:	601a      	str	r2, [r3, #0]
 8002228:	605a      	str	r2, [r3, #4]
 800222a:	609a      	str	r2, [r3, #8]
 800222c:	60da      	str	r2, [r3, #12]
 800222e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4a17      	ldr	r2, [pc, #92]	; (8002294 <HAL_ADC_MspInit+0x7c>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d127      	bne.n	800228a <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800223a:	2300      	movs	r3, #0
 800223c:	613b      	str	r3, [r7, #16]
 800223e:	4b16      	ldr	r3, [pc, #88]	; (8002298 <HAL_ADC_MspInit+0x80>)
 8002240:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002242:	4a15      	ldr	r2, [pc, #84]	; (8002298 <HAL_ADC_MspInit+0x80>)
 8002244:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002248:	6453      	str	r3, [r2, #68]	; 0x44
 800224a:	4b13      	ldr	r3, [pc, #76]	; (8002298 <HAL_ADC_MspInit+0x80>)
 800224c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800224e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002252:	613b      	str	r3, [r7, #16]
 8002254:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002256:	2300      	movs	r3, #0
 8002258:	60fb      	str	r3, [r7, #12]
 800225a:	4b0f      	ldr	r3, [pc, #60]	; (8002298 <HAL_ADC_MspInit+0x80>)
 800225c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800225e:	4a0e      	ldr	r2, [pc, #56]	; (8002298 <HAL_ADC_MspInit+0x80>)
 8002260:	f043 0301 	orr.w	r3, r3, #1
 8002264:	6313      	str	r3, [r2, #48]	; 0x30
 8002266:	4b0c      	ldr	r3, [pc, #48]	; (8002298 <HAL_ADC_MspInit+0x80>)
 8002268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800226a:	f003 0301 	and.w	r3, r3, #1
 800226e:	60fb      	str	r3, [r7, #12]
 8002270:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = ADC_Temp_Pin;
 8002272:	2320      	movs	r3, #32
 8002274:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002276:	2303      	movs	r3, #3
 8002278:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800227a:	2300      	movs	r3, #0
 800227c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC_Temp_GPIO_Port, &GPIO_InitStruct);
 800227e:	f107 0314 	add.w	r3, r7, #20
 8002282:	4619      	mov	r1, r3
 8002284:	4805      	ldr	r0, [pc, #20]	; (800229c <HAL_ADC_MspInit+0x84>)
 8002286:	f001 fbc7 	bl	8003a18 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800228a:	bf00      	nop
 800228c:	3728      	adds	r7, #40	; 0x28
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}
 8002292:	bf00      	nop
 8002294:	40012000 	.word	0x40012000
 8002298:	40023800 	.word	0x40023800
 800229c:	40020000 	.word	0x40020000

080022a0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b085      	sub	sp, #20
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a0b      	ldr	r2, [pc, #44]	; (80022dc <HAL_TIM_Base_MspInit+0x3c>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d10d      	bne.n	80022ce <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80022b2:	2300      	movs	r3, #0
 80022b4:	60fb      	str	r3, [r7, #12]
 80022b6:	4b0a      	ldr	r3, [pc, #40]	; (80022e0 <HAL_TIM_Base_MspInit+0x40>)
 80022b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022ba:	4a09      	ldr	r2, [pc, #36]	; (80022e0 <HAL_TIM_Base_MspInit+0x40>)
 80022bc:	f043 0301 	orr.w	r3, r3, #1
 80022c0:	6453      	str	r3, [r2, #68]	; 0x44
 80022c2:	4b07      	ldr	r3, [pc, #28]	; (80022e0 <HAL_TIM_Base_MspInit+0x40>)
 80022c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022c6:	f003 0301 	and.w	r3, r3, #1
 80022ca:	60fb      	str	r3, [r7, #12]
 80022cc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80022ce:	bf00      	nop
 80022d0:	3714      	adds	r7, #20
 80022d2:	46bd      	mov	sp, r7
 80022d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d8:	4770      	bx	lr
 80022da:	bf00      	nop
 80022dc:	40010000 	.word	0x40010000
 80022e0:	40023800 	.word	0x40023800

080022e4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b088      	sub	sp, #32
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022ec:	f107 030c 	add.w	r3, r7, #12
 80022f0:	2200      	movs	r2, #0
 80022f2:	601a      	str	r2, [r3, #0]
 80022f4:	605a      	str	r2, [r3, #4]
 80022f6:	609a      	str	r2, [r3, #8]
 80022f8:	60da      	str	r2, [r3, #12]
 80022fa:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4a12      	ldr	r2, [pc, #72]	; (800234c <HAL_TIM_MspPostInit+0x68>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d11e      	bne.n	8002344 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002306:	2300      	movs	r3, #0
 8002308:	60bb      	str	r3, [r7, #8]
 800230a:	4b11      	ldr	r3, [pc, #68]	; (8002350 <HAL_TIM_MspPostInit+0x6c>)
 800230c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800230e:	4a10      	ldr	r2, [pc, #64]	; (8002350 <HAL_TIM_MspPostInit+0x6c>)
 8002310:	f043 0310 	orr.w	r3, r3, #16
 8002314:	6313      	str	r3, [r2, #48]	; 0x30
 8002316:	4b0e      	ldr	r3, [pc, #56]	; (8002350 <HAL_TIM_MspPostInit+0x6c>)
 8002318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800231a:	f003 0310 	and.w	r3, r3, #16
 800231e:	60bb      	str	r3, [r7, #8]
 8002320:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = PWM_Heater_Pin|PWM_Fan_Pin;
 8002322:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8002326:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002328:	2302      	movs	r3, #2
 800232a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800232c:	2300      	movs	r3, #0
 800232e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002330:	2300      	movs	r3, #0
 8002332:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002334:	2301      	movs	r3, #1
 8002336:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002338:	f107 030c 	add.w	r3, r7, #12
 800233c:	4619      	mov	r1, r3
 800233e:	4805      	ldr	r0, [pc, #20]	; (8002354 <HAL_TIM_MspPostInit+0x70>)
 8002340:	f001 fb6a 	bl	8003a18 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002344:	bf00      	nop
 8002346:	3720      	adds	r7, #32
 8002348:	46bd      	mov	sp, r7
 800234a:	bd80      	pop	{r7, pc}
 800234c:	40010000 	.word	0x40010000
 8002350:	40023800 	.word	0x40023800
 8002354:	40021000 	.word	0x40021000

08002358 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b08a      	sub	sp, #40	; 0x28
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002360:	f107 0314 	add.w	r3, r7, #20
 8002364:	2200      	movs	r2, #0
 8002366:	601a      	str	r2, [r3, #0]
 8002368:	605a      	str	r2, [r3, #4]
 800236a:	609a      	str	r2, [r3, #8]
 800236c:	60da      	str	r2, [r3, #12]
 800236e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4a34      	ldr	r2, [pc, #208]	; (8002448 <HAL_UART_MspInit+0xf0>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d162      	bne.n	8002440 <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 800237a:	2300      	movs	r3, #0
 800237c:	613b      	str	r3, [r7, #16]
 800237e:	4b33      	ldr	r3, [pc, #204]	; (800244c <HAL_UART_MspInit+0xf4>)
 8002380:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002382:	4a32      	ldr	r2, [pc, #200]	; (800244c <HAL_UART_MspInit+0xf4>)
 8002384:	f043 0320 	orr.w	r3, r3, #32
 8002388:	6453      	str	r3, [r2, #68]	; 0x44
 800238a:	4b30      	ldr	r3, [pc, #192]	; (800244c <HAL_UART_MspInit+0xf4>)
 800238c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800238e:	f003 0320 	and.w	r3, r3, #32
 8002392:	613b      	str	r3, [r7, #16]
 8002394:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002396:	2300      	movs	r3, #0
 8002398:	60fb      	str	r3, [r7, #12]
 800239a:	4b2c      	ldr	r3, [pc, #176]	; (800244c <HAL_UART_MspInit+0xf4>)
 800239c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800239e:	4a2b      	ldr	r2, [pc, #172]	; (800244c <HAL_UART_MspInit+0xf4>)
 80023a0:	f043 0304 	orr.w	r3, r3, #4
 80023a4:	6313      	str	r3, [r2, #48]	; 0x30
 80023a6:	4b29      	ldr	r3, [pc, #164]	; (800244c <HAL_UART_MspInit+0xf4>)
 80023a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023aa:	f003 0304 	and.w	r3, r3, #4
 80023ae:	60fb      	str	r3, [r7, #12]
 80023b0:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80023b2:	23c0      	movs	r3, #192	; 0xc0
 80023b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023b6:	2302      	movs	r3, #2
 80023b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ba:	2300      	movs	r3, #0
 80023bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023be:	2303      	movs	r3, #3
 80023c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80023c2:	2308      	movs	r3, #8
 80023c4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023c6:	f107 0314 	add.w	r3, r7, #20
 80023ca:	4619      	mov	r1, r3
 80023cc:	4820      	ldr	r0, [pc, #128]	; (8002450 <HAL_UART_MspInit+0xf8>)
 80023ce:	f001 fb23 	bl	8003a18 <HAL_GPIO_Init>

    /* USART6 DMA Init */
    /* USART6_RX Init */
    hdma_usart6_rx.Instance = DMA2_Stream1;
 80023d2:	4b20      	ldr	r3, [pc, #128]	; (8002454 <HAL_UART_MspInit+0xfc>)
 80023d4:	4a20      	ldr	r2, [pc, #128]	; (8002458 <HAL_UART_MspInit+0x100>)
 80023d6:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 80023d8:	4b1e      	ldr	r3, [pc, #120]	; (8002454 <HAL_UART_MspInit+0xfc>)
 80023da:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 80023de:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80023e0:	4b1c      	ldr	r3, [pc, #112]	; (8002454 <HAL_UART_MspInit+0xfc>)
 80023e2:	2200      	movs	r2, #0
 80023e4:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80023e6:	4b1b      	ldr	r3, [pc, #108]	; (8002454 <HAL_UART_MspInit+0xfc>)
 80023e8:	2200      	movs	r2, #0
 80023ea:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 80023ec:	4b19      	ldr	r3, [pc, #100]	; (8002454 <HAL_UART_MspInit+0xfc>)
 80023ee:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80023f2:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80023f4:	4b17      	ldr	r3, [pc, #92]	; (8002454 <HAL_UART_MspInit+0xfc>)
 80023f6:	2200      	movs	r2, #0
 80023f8:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80023fa:	4b16      	ldr	r3, [pc, #88]	; (8002454 <HAL_UART_MspInit+0xfc>)
 80023fc:	2200      	movs	r2, #0
 80023fe:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 8002400:	4b14      	ldr	r3, [pc, #80]	; (8002454 <HAL_UART_MspInit+0xfc>)
 8002402:	2200      	movs	r2, #0
 8002404:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002406:	4b13      	ldr	r3, [pc, #76]	; (8002454 <HAL_UART_MspInit+0xfc>)
 8002408:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800240c:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800240e:	4b11      	ldr	r3, [pc, #68]	; (8002454 <HAL_UART_MspInit+0xfc>)
 8002410:	2200      	movs	r2, #0
 8002412:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8002414:	480f      	ldr	r0, [pc, #60]	; (8002454 <HAL_UART_MspInit+0xfc>)
 8002416:	f000 fefd 	bl	8003214 <HAL_DMA_Init>
 800241a:	4603      	mov	r3, r0
 800241c:	2b00      	cmp	r3, #0
 800241e:	d001      	beq.n	8002424 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8002420:	f7ff fec8 	bl	80021b4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	4a0b      	ldr	r2, [pc, #44]	; (8002454 <HAL_UART_MspInit+0xfc>)
 8002428:	639a      	str	r2, [r3, #56]	; 0x38
 800242a:	4a0a      	ldr	r2, [pc, #40]	; (8002454 <HAL_UART_MspInit+0xfc>)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 8002430:	2200      	movs	r2, #0
 8002432:	2105      	movs	r1, #5
 8002434:	2047      	movs	r0, #71	; 0x47
 8002436:	f000 feb6 	bl	80031a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 800243a:	2047      	movs	r0, #71	; 0x47
 800243c:	f000 fecf 	bl	80031de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8002440:	bf00      	nop
 8002442:	3728      	adds	r7, #40	; 0x28
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}
 8002448:	40011400 	.word	0x40011400
 800244c:	40023800 	.word	0x40023800
 8002450:	40020800 	.word	0x40020800
 8002454:	20000580 	.word	0x20000580
 8002458:	40026428 	.word	0x40026428

0800245c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800245c:	b480      	push	{r7}
 800245e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8002460:	e7fe      	b.n	8002460 <NMI_Handler+0x4>

08002462 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002462:	b480      	push	{r7}
 8002464:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002466:	e7fe      	b.n	8002466 <HardFault_Handler+0x4>

08002468 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002468:	b480      	push	{r7}
 800246a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800246c:	e7fe      	b.n	800246c <MemManage_Handler+0x4>

0800246e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800246e:	b480      	push	{r7}
 8002470:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002472:	e7fe      	b.n	8002472 <BusFault_Handler+0x4>

08002474 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002474:	b480      	push	{r7}
 8002476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002478:	e7fe      	b.n	8002478 <UsageFault_Handler+0x4>

0800247a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800247a:	b480      	push	{r7}
 800247c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800247e:	bf00      	nop
 8002480:	46bd      	mov	sp, r7
 8002482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002486:	4770      	bx	lr

08002488 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800248c:	f000 f980 	bl	8002790 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8002490:	f005 f886 	bl	80075a0 <xTaskGetSchedulerState>
 8002494:	4603      	mov	r3, r0
 8002496:	2b01      	cmp	r3, #1
 8002498:	d001      	beq.n	800249e <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800249a:	f005 fac5 	bl	8007a28 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800249e:	bf00      	nop
 80024a0:	bd80      	pop	{r7, pc}

080024a2 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80024a2:	b580      	push	{r7, lr}
 80024a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(FC_Failure_Pin);
 80024a6:	2010      	movs	r0, #16
 80024a8:	f001 fc94 	bl	8003dd4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80024ac:	bf00      	nop
 80024ae:	bd80      	pop	{r7, pc}

080024b0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Thermostat_Pin);
 80024b4:	f44f 7080 	mov.w	r0, #256	; 0x100
 80024b8:	f001 fc8c 	bl	8003dd4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80024bc:	bf00      	nop
 80024be:	bd80      	pop	{r7, pc}

080024c0 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 80024c4:	4802      	ldr	r0, [pc, #8]	; (80024d0 <DMA2_Stream1_IRQHandler+0x10>)
 80024c6:	f001 f83d 	bl	8003544 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 80024ca:	bf00      	nop
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	bf00      	nop
 80024d0:	20000580 	.word	0x20000580

080024d4 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80024d8:	4802      	ldr	r0, [pc, #8]	; (80024e4 <USART6_IRQHandler+0x10>)
 80024da:	f003 f957 	bl	800578c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80024de:	bf00      	nop
 80024e0:	bd80      	pop	{r7, pc}
 80024e2:	bf00      	nop
 80024e4:	2000053c 	.word	0x2000053c

080024e8 <_getpid>:

/* Functions */
void initialise_monitor_handles() {
}

int _getpid(void) {
 80024e8:	b480      	push	{r7}
 80024ea:	af00      	add	r7, sp, #0
	return 1;
 80024ec:	2301      	movs	r3, #1
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	46bd      	mov	sp, r7
 80024f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f6:	4770      	bx	lr

080024f8 <_kill>:

int _kill(int pid, int sig) {
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b082      	sub	sp, #8
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
 8002500:	6039      	str	r1, [r7, #0]
	(void) pid;
	(void) sig;
	errno = EINVAL;
 8002502:	f006 facd 	bl	8008aa0 <__errno>
 8002506:	4603      	mov	r3, r0
 8002508:	2216      	movs	r2, #22
 800250a:	601a      	str	r2, [r3, #0]
	return -1;
 800250c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002510:	4618      	mov	r0, r3
 8002512:	3708      	adds	r7, #8
 8002514:	46bd      	mov	sp, r7
 8002516:	bd80      	pop	{r7, pc}

08002518 <_exit>:

void _exit(int status) {
 8002518:	b580      	push	{r7, lr}
 800251a:	b082      	sub	sp, #8
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002520:	f04f 31ff 	mov.w	r1, #4294967295
 8002524:	6878      	ldr	r0, [r7, #4]
 8002526:	f7ff ffe7 	bl	80024f8 <_kill>
	while (1) {
 800252a:	e7fe      	b.n	800252a <_exit+0x12>

0800252c <_read>:
	} /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len) {
 800252c:	b580      	push	{r7, lr}
 800252e:	b086      	sub	sp, #24
 8002530:	af00      	add	r7, sp, #0
 8002532:	60f8      	str	r0, [r7, #12]
 8002534:	60b9      	str	r1, [r7, #8]
 8002536:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8002538:	2300      	movs	r3, #0
 800253a:	617b      	str	r3, [r7, #20]
 800253c:	e00a      	b.n	8002554 <_read+0x28>
		*ptr++ = __io_getchar();
 800253e:	f3af 8000 	nop.w
 8002542:	4601      	mov	r1, r0
 8002544:	68bb      	ldr	r3, [r7, #8]
 8002546:	1c5a      	adds	r2, r3, #1
 8002548:	60ba      	str	r2, [r7, #8]
 800254a:	b2ca      	uxtb	r2, r1
 800254c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 800254e:	697b      	ldr	r3, [r7, #20]
 8002550:	3301      	adds	r3, #1
 8002552:	617b      	str	r3, [r7, #20]
 8002554:	697a      	ldr	r2, [r7, #20]
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	429a      	cmp	r2, r3
 800255a:	dbf0      	blt.n	800253e <_read+0x12>
	}

	return len;
 800255c:	687b      	ldr	r3, [r7, #4]
}
 800255e:	4618      	mov	r0, r3
 8002560:	3718      	adds	r7, #24
 8002562:	46bd      	mov	sp, r7
 8002564:	bd80      	pop	{r7, pc}

08002566 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len) {
 8002566:	b580      	push	{r7, lr}
 8002568:	b086      	sub	sp, #24
 800256a:	af00      	add	r7, sp, #0
 800256c:	60f8      	str	r0, [r7, #12]
 800256e:	60b9      	str	r1, [r7, #8]
 8002570:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8002572:	2300      	movs	r3, #0
 8002574:	617b      	str	r3, [r7, #20]
 8002576:	e009      	b.n	800258c <_write+0x26>
		__io_putchar(*ptr++);
 8002578:	68bb      	ldr	r3, [r7, #8]
 800257a:	1c5a      	adds	r2, r3, #1
 800257c:	60ba      	str	r2, [r7, #8]
 800257e:	781b      	ldrb	r3, [r3, #0]
 8002580:	4618      	mov	r0, r3
 8002582:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8002586:	697b      	ldr	r3, [r7, #20]
 8002588:	3301      	adds	r3, #1
 800258a:	617b      	str	r3, [r7, #20]
 800258c:	697a      	ldr	r2, [r7, #20]
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	429a      	cmp	r2, r3
 8002592:	dbf1      	blt.n	8002578 <_write+0x12>
	}
	return len;
 8002594:	687b      	ldr	r3, [r7, #4]
}
 8002596:	4618      	mov	r0, r3
 8002598:	3718      	adds	r7, #24
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}

0800259e <_close>:

int _close(int file) {
 800259e:	b480      	push	{r7}
 80025a0:	b083      	sub	sp, #12
 80025a2:	af00      	add	r7, sp, #0
 80025a4:	6078      	str	r0, [r7, #4]
	(void) file;
	return -1;
 80025a6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025aa:	4618      	mov	r0, r3
 80025ac:	370c      	adds	r7, #12
 80025ae:	46bd      	mov	sp, r7
 80025b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b4:	4770      	bx	lr

080025b6 <_fstat>:

int _fstat(int file, struct stat *st) {
 80025b6:	b480      	push	{r7}
 80025b8:	b083      	sub	sp, #12
 80025ba:	af00      	add	r7, sp, #0
 80025bc:	6078      	str	r0, [r7, #4]
 80025be:	6039      	str	r1, [r7, #0]
	(void) file;
	st->st_mode = S_IFCHR;
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80025c6:	605a      	str	r2, [r3, #4]
	return 0;
 80025c8:	2300      	movs	r3, #0
}
 80025ca:	4618      	mov	r0, r3
 80025cc:	370c      	adds	r7, #12
 80025ce:	46bd      	mov	sp, r7
 80025d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d4:	4770      	bx	lr

080025d6 <_isatty>:

int _isatty(int file) {
 80025d6:	b480      	push	{r7}
 80025d8:	b083      	sub	sp, #12
 80025da:	af00      	add	r7, sp, #0
 80025dc:	6078      	str	r0, [r7, #4]
	(void) file;
	return 1;
 80025de:	2301      	movs	r3, #1
}
 80025e0:	4618      	mov	r0, r3
 80025e2:	370c      	adds	r7, #12
 80025e4:	46bd      	mov	sp, r7
 80025e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ea:	4770      	bx	lr

080025ec <_lseek>:

int _lseek(int file, int ptr, int dir) {
 80025ec:	b480      	push	{r7}
 80025ee:	b085      	sub	sp, #20
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	60f8      	str	r0, [r7, #12]
 80025f4:	60b9      	str	r1, [r7, #8]
 80025f6:	607a      	str	r2, [r7, #4]
	(void) file;
	(void) ptr;
	(void) dir;
	return 0;
 80025f8:	2300      	movs	r3, #0
}
 80025fa:	4618      	mov	r0, r3
 80025fc:	3714      	adds	r7, #20
 80025fe:	46bd      	mov	sp, r7
 8002600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002604:	4770      	bx	lr
	...

08002608 <_sbrk>:
 * reserved size, please increase the '_Min_Stack_Size'.
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void* _sbrk(ptrdiff_t incr) {
 8002608:	b580      	push	{r7, lr}
 800260a:	b086      	sub	sp, #24
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
	extern uint8_t _end; /* Symbol defined in the linker script */
	extern uint8_t _estack; /* Symbol defined in the linker script */
	extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
	const uint32_t stack_limit = (uint32_t) &_estack
 8002610:	4a14      	ldr	r2, [pc, #80]	; (8002664 <_sbrk+0x5c>)
			- (uint32_t) &_Min_Stack_Size;
 8002612:	4b15      	ldr	r3, [pc, #84]	; (8002668 <_sbrk+0x60>)
	const uint32_t stack_limit = (uint32_t) &_estack
 8002614:	1ad3      	subs	r3, r2, r3
 8002616:	617b      	str	r3, [r7, #20]
	const uint8_t *max_heap = (uint8_t*) stack_limit;
 8002618:	697b      	ldr	r3, [r7, #20]
 800261a:	613b      	str	r3, [r7, #16]
	uint8_t *prev_heap_end;

	/* Initialize heap end at first call */
	if (NULL == __sbrk_heap_end) {
 800261c:	4b13      	ldr	r3, [pc, #76]	; (800266c <_sbrk+0x64>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	2b00      	cmp	r3, #0
 8002622:	d102      	bne.n	800262a <_sbrk+0x22>
		__sbrk_heap_end = &_end;
 8002624:	4b11      	ldr	r3, [pc, #68]	; (800266c <_sbrk+0x64>)
 8002626:	4a12      	ldr	r2, [pc, #72]	; (8002670 <_sbrk+0x68>)
 8002628:	601a      	str	r2, [r3, #0]
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap) {
 800262a:	4b10      	ldr	r3, [pc, #64]	; (800266c <_sbrk+0x64>)
 800262c:	681a      	ldr	r2, [r3, #0]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	4413      	add	r3, r2
 8002632:	693a      	ldr	r2, [r7, #16]
 8002634:	429a      	cmp	r2, r3
 8002636:	d207      	bcs.n	8002648 <_sbrk+0x40>
		errno = ENOMEM;
 8002638:	f006 fa32 	bl	8008aa0 <__errno>
 800263c:	4603      	mov	r3, r0
 800263e:	220c      	movs	r2, #12
 8002640:	601a      	str	r2, [r3, #0]
		return (void*) -1;
 8002642:	f04f 33ff 	mov.w	r3, #4294967295
 8002646:	e009      	b.n	800265c <_sbrk+0x54>
	}

	prev_heap_end = __sbrk_heap_end;
 8002648:	4b08      	ldr	r3, [pc, #32]	; (800266c <_sbrk+0x64>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	60fb      	str	r3, [r7, #12]
	__sbrk_heap_end += incr;
 800264e:	4b07      	ldr	r3, [pc, #28]	; (800266c <_sbrk+0x64>)
 8002650:	681a      	ldr	r2, [r3, #0]
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	4413      	add	r3, r2
 8002656:	4a05      	ldr	r2, [pc, #20]	; (800266c <_sbrk+0x64>)
 8002658:	6013      	str	r3, [r2, #0]

	return (void*) prev_heap_end;
 800265a:	68fb      	ldr	r3, [r7, #12]
}
 800265c:	4618      	mov	r0, r3
 800265e:	3718      	adds	r7, #24
 8002660:	46bd      	mov	sp, r7
 8002662:	bd80      	pop	{r7, pc}
 8002664:	20030000 	.word	0x20030000
 8002668:	00000400 	.word	0x00000400
 800266c:	20000720 	.word	0x20000720
 8002670:	200045c8 	.word	0x200045c8

08002674 <SystemInit>:
 *         Initialize the FPU setting, vector table location and External memory 
 *         configuration.
 * @param  None
 * @retval None
 */
void SystemInit(void) {
 8002674:	b480      	push	{r7}
 8002676:	af00      	add	r7, sp, #0
	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10 * 2) | (3UL << 11 * 2)); /* set CP10 and CP11 Full Access */
 8002678:	4b06      	ldr	r3, [pc, #24]	; (8002694 <SystemInit+0x20>)
 800267a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800267e:	4a05      	ldr	r2, [pc, #20]	; (8002694 <SystemInit+0x20>)
 8002680:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002684:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

	/* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002688:	bf00      	nop
 800268a:	46bd      	mov	sp, r7
 800268c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002690:	4770      	bx	lr
 8002692:	bf00      	nop
 8002694:	e000ed00 	.word	0xe000ed00

08002698 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002698:	f8df d034 	ldr.w	sp, [pc, #52]	; 80026d0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800269c:	480d      	ldr	r0, [pc, #52]	; (80026d4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800269e:	490e      	ldr	r1, [pc, #56]	; (80026d8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80026a0:	4a0e      	ldr	r2, [pc, #56]	; (80026dc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80026a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80026a4:	e002      	b.n	80026ac <LoopCopyDataInit>

080026a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80026a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80026a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80026aa:	3304      	adds	r3, #4

080026ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80026ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80026ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80026b0:	d3f9      	bcc.n	80026a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80026b2:	4a0b      	ldr	r2, [pc, #44]	; (80026e0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80026b4:	4c0b      	ldr	r4, [pc, #44]	; (80026e4 <LoopFillZerobss+0x26>)
  movs r3, #0
 80026b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80026b8:	e001      	b.n	80026be <LoopFillZerobss>

080026ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80026ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026bc:	3204      	adds	r2, #4

080026be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026c0:	d3fb      	bcc.n	80026ba <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80026c2:	f7ff ffd7 	bl	8002674 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80026c6:	f006 f9f1 	bl	8008aac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80026ca:	f7fe fde1 	bl	8001290 <main>
  bx  lr    
 80026ce:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80026d0:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80026d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80026d8:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 80026dc:	0800ad34 	.word	0x0800ad34
  ldr r2, =_sbss
 80026e0:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 80026e4:	200045c8 	.word	0x200045c8

080026e8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80026e8:	e7fe      	b.n	80026e8 <ADC_IRQHandler>
	...

080026ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80026f0:	4b0e      	ldr	r3, [pc, #56]	; (800272c <HAL_Init+0x40>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a0d      	ldr	r2, [pc, #52]	; (800272c <HAL_Init+0x40>)
 80026f6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80026fa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80026fc:	4b0b      	ldr	r3, [pc, #44]	; (800272c <HAL_Init+0x40>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4a0a      	ldr	r2, [pc, #40]	; (800272c <HAL_Init+0x40>)
 8002702:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002706:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002708:	4b08      	ldr	r3, [pc, #32]	; (800272c <HAL_Init+0x40>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a07      	ldr	r2, [pc, #28]	; (800272c <HAL_Init+0x40>)
 800270e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002712:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002714:	2003      	movs	r0, #3
 8002716:	f000 fd3b 	bl	8003190 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800271a:	200f      	movs	r0, #15
 800271c:	f000 f808 	bl	8002730 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002720:	f7ff fd4e 	bl	80021c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002724:	2300      	movs	r3, #0
}
 8002726:	4618      	mov	r0, r3
 8002728:	bd80      	pop	{r7, pc}
 800272a:	bf00      	nop
 800272c:	40023c00 	.word	0x40023c00

08002730 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b082      	sub	sp, #8
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002738:	4b12      	ldr	r3, [pc, #72]	; (8002784 <HAL_InitTick+0x54>)
 800273a:	681a      	ldr	r2, [r3, #0]
 800273c:	4b12      	ldr	r3, [pc, #72]	; (8002788 <HAL_InitTick+0x58>)
 800273e:	781b      	ldrb	r3, [r3, #0]
 8002740:	4619      	mov	r1, r3
 8002742:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002746:	fbb3 f3f1 	udiv	r3, r3, r1
 800274a:	fbb2 f3f3 	udiv	r3, r2, r3
 800274e:	4618      	mov	r0, r3
 8002750:	f000 fd53 	bl	80031fa <HAL_SYSTICK_Config>
 8002754:	4603      	mov	r3, r0
 8002756:	2b00      	cmp	r3, #0
 8002758:	d001      	beq.n	800275e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800275a:	2301      	movs	r3, #1
 800275c:	e00e      	b.n	800277c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2b0f      	cmp	r3, #15
 8002762:	d80a      	bhi.n	800277a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002764:	2200      	movs	r2, #0
 8002766:	6879      	ldr	r1, [r7, #4]
 8002768:	f04f 30ff 	mov.w	r0, #4294967295
 800276c:	f000 fd1b 	bl	80031a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002770:	4a06      	ldr	r2, [pc, #24]	; (800278c <HAL_InitTick+0x5c>)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002776:	2300      	movs	r3, #0
 8002778:	e000      	b.n	800277c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800277a:	2301      	movs	r3, #1
}
 800277c:	4618      	mov	r0, r3
 800277e:	3708      	adds	r7, #8
 8002780:	46bd      	mov	sp, r7
 8002782:	bd80      	pop	{r7, pc}
 8002784:	2000000c 	.word	0x2000000c
 8002788:	20000014 	.word	0x20000014
 800278c:	20000010 	.word	0x20000010

08002790 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002790:	b480      	push	{r7}
 8002792:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002794:	4b06      	ldr	r3, [pc, #24]	; (80027b0 <HAL_IncTick+0x20>)
 8002796:	781b      	ldrb	r3, [r3, #0]
 8002798:	461a      	mov	r2, r3
 800279a:	4b06      	ldr	r3, [pc, #24]	; (80027b4 <HAL_IncTick+0x24>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	4413      	add	r3, r2
 80027a0:	4a04      	ldr	r2, [pc, #16]	; (80027b4 <HAL_IncTick+0x24>)
 80027a2:	6013      	str	r3, [r2, #0]
}
 80027a4:	bf00      	nop
 80027a6:	46bd      	mov	sp, r7
 80027a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ac:	4770      	bx	lr
 80027ae:	bf00      	nop
 80027b0:	20000014 	.word	0x20000014
 80027b4:	20000724 	.word	0x20000724

080027b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027b8:	b480      	push	{r7}
 80027ba:	af00      	add	r7, sp, #0
  return uwTick;
 80027bc:	4b03      	ldr	r3, [pc, #12]	; (80027cc <HAL_GetTick+0x14>)
 80027be:	681b      	ldr	r3, [r3, #0]
}
 80027c0:	4618      	mov	r0, r3
 80027c2:	46bd      	mov	sp, r7
 80027c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c8:	4770      	bx	lr
 80027ca:	bf00      	nop
 80027cc:	20000724 	.word	0x20000724

080027d0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b084      	sub	sp, #16
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027d8:	2300      	movs	r3, #0
 80027da:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d101      	bne.n	80027e6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80027e2:	2301      	movs	r3, #1
 80027e4:	e033      	b.n	800284e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d109      	bne.n	8002802 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80027ee:	6878      	ldr	r0, [r7, #4]
 80027f0:	f7ff fd12 	bl	8002218 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2200      	movs	r2, #0
 80027f8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2200      	movs	r2, #0
 80027fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002806:	f003 0310 	and.w	r3, r3, #16
 800280a:	2b00      	cmp	r3, #0
 800280c:	d118      	bne.n	8002840 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002812:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002816:	f023 0302 	bic.w	r3, r3, #2
 800281a:	f043 0202 	orr.w	r2, r3, #2
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002822:	6878      	ldr	r0, [r7, #4]
 8002824:	f000 fae8 	bl	8002df8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2200      	movs	r2, #0
 800282c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002832:	f023 0303 	bic.w	r3, r3, #3
 8002836:	f043 0201 	orr.w	r2, r3, #1
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	641a      	str	r2, [r3, #64]	; 0x40
 800283e:	e001      	b.n	8002844 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002840:	2301      	movs	r3, #1
 8002842:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2200      	movs	r2, #0
 8002848:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800284c:	7bfb      	ldrb	r3, [r7, #15]
}
 800284e:	4618      	mov	r0, r3
 8002850:	3710      	adds	r7, #16
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}
	...

08002858 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002858:	b480      	push	{r7}
 800285a:	b085      	sub	sp, #20
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002860:	2300      	movs	r3, #0
 8002862:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800286a:	2b01      	cmp	r3, #1
 800286c:	d101      	bne.n	8002872 <HAL_ADC_Start+0x1a>
 800286e:	2302      	movs	r3, #2
 8002870:	e0b2      	b.n	80029d8 <HAL_ADC_Start+0x180>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	2201      	movs	r2, #1
 8002876:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	689b      	ldr	r3, [r3, #8]
 8002880:	f003 0301 	and.w	r3, r3, #1
 8002884:	2b01      	cmp	r3, #1
 8002886:	d018      	beq.n	80028ba <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	689a      	ldr	r2, [r3, #8]
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f042 0201 	orr.w	r2, r2, #1
 8002896:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002898:	4b52      	ldr	r3, [pc, #328]	; (80029e4 <HAL_ADC_Start+0x18c>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a52      	ldr	r2, [pc, #328]	; (80029e8 <HAL_ADC_Start+0x190>)
 800289e:	fba2 2303 	umull	r2, r3, r2, r3
 80028a2:	0c9a      	lsrs	r2, r3, #18
 80028a4:	4613      	mov	r3, r2
 80028a6:	005b      	lsls	r3, r3, #1
 80028a8:	4413      	add	r3, r2
 80028aa:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80028ac:	e002      	b.n	80028b4 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80028ae:	68bb      	ldr	r3, [r7, #8]
 80028b0:	3b01      	subs	r3, #1
 80028b2:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80028b4:	68bb      	ldr	r3, [r7, #8]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d1f9      	bne.n	80028ae <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	689b      	ldr	r3, [r3, #8]
 80028c0:	f003 0301 	and.w	r3, r3, #1
 80028c4:	2b01      	cmp	r3, #1
 80028c6:	d17a      	bne.n	80029be <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028cc:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80028d0:	f023 0301 	bic.w	r3, r3, #1
 80028d4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d007      	beq.n	80028fa <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ee:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80028f2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028fe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002902:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002906:	d106      	bne.n	8002916 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800290c:	f023 0206 	bic.w	r2, r3, #6
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	645a      	str	r2, [r3, #68]	; 0x44
 8002914:	e002      	b.n	800291c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2200      	movs	r2, #0
 800291a:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2200      	movs	r2, #0
 8002920:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002924:	4b31      	ldr	r3, [pc, #196]	; (80029ec <HAL_ADC_Start+0x194>)
 8002926:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002930:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	685b      	ldr	r3, [r3, #4]
 8002936:	f003 031f 	and.w	r3, r3, #31
 800293a:	2b00      	cmp	r3, #0
 800293c:	d12a      	bne.n	8002994 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4a2b      	ldr	r2, [pc, #172]	; (80029f0 <HAL_ADC_Start+0x198>)
 8002944:	4293      	cmp	r3, r2
 8002946:	d015      	beq.n	8002974 <HAL_ADC_Start+0x11c>
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4a29      	ldr	r2, [pc, #164]	; (80029f4 <HAL_ADC_Start+0x19c>)
 800294e:	4293      	cmp	r3, r2
 8002950:	d105      	bne.n	800295e <HAL_ADC_Start+0x106>
 8002952:	4b26      	ldr	r3, [pc, #152]	; (80029ec <HAL_ADC_Start+0x194>)
 8002954:	685b      	ldr	r3, [r3, #4]
 8002956:	f003 031f 	and.w	r3, r3, #31
 800295a:	2b00      	cmp	r3, #0
 800295c:	d00a      	beq.n	8002974 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a25      	ldr	r2, [pc, #148]	; (80029f8 <HAL_ADC_Start+0x1a0>)
 8002964:	4293      	cmp	r3, r2
 8002966:	d136      	bne.n	80029d6 <HAL_ADC_Start+0x17e>
 8002968:	4b20      	ldr	r3, [pc, #128]	; (80029ec <HAL_ADC_Start+0x194>)
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	f003 0310 	and.w	r3, r3, #16
 8002970:	2b00      	cmp	r3, #0
 8002972:	d130      	bne.n	80029d6 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	689b      	ldr	r3, [r3, #8]
 800297a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800297e:	2b00      	cmp	r3, #0
 8002980:	d129      	bne.n	80029d6 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	689a      	ldr	r2, [r3, #8]
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002990:	609a      	str	r2, [r3, #8]
 8002992:	e020      	b.n	80029d6 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4a15      	ldr	r2, [pc, #84]	; (80029f0 <HAL_ADC_Start+0x198>)
 800299a:	4293      	cmp	r3, r2
 800299c:	d11b      	bne.n	80029d6 <HAL_ADC_Start+0x17e>
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	689b      	ldr	r3, [r3, #8]
 80029a4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d114      	bne.n	80029d6 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	689a      	ldr	r2, [r3, #8]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80029ba:	609a      	str	r2, [r3, #8]
 80029bc:	e00b      	b.n	80029d6 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029c2:	f043 0210 	orr.w	r2, r3, #16
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029ce:	f043 0201 	orr.w	r2, r3, #1
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80029d6:	2300      	movs	r3, #0
}
 80029d8:	4618      	mov	r0, r3
 80029da:	3714      	adds	r7, #20
 80029dc:	46bd      	mov	sp, r7
 80029de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e2:	4770      	bx	lr
 80029e4:	2000000c 	.word	0x2000000c
 80029e8:	431bde83 	.word	0x431bde83
 80029ec:	40012300 	.word	0x40012300
 80029f0:	40012000 	.word	0x40012000
 80029f4:	40012100 	.word	0x40012100
 80029f8:	40012200 	.word	0x40012200

080029fc <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80029fc:	b480      	push	{r7}
 80029fe:	b083      	sub	sp, #12
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a0a:	2b01      	cmp	r3, #1
 8002a0c:	d101      	bne.n	8002a12 <HAL_ADC_Stop+0x16>
 8002a0e:	2302      	movs	r3, #2
 8002a10:	e021      	b.n	8002a56 <HAL_ADC_Stop+0x5a>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2201      	movs	r2, #1
 8002a16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	689a      	ldr	r2, [r3, #8]
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f022 0201 	bic.w	r2, r2, #1
 8002a28:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	f003 0301 	and.w	r3, r3, #1
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d109      	bne.n	8002a4c <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a3c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002a40:	f023 0301 	bic.w	r3, r3, #1
 8002a44:	f043 0201 	orr.w	r2, r3, #1
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2200      	movs	r2, #0
 8002a50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002a54:	2300      	movs	r3, #0
}
 8002a56:	4618      	mov	r0, r3
 8002a58:	370c      	adds	r7, #12
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a60:	4770      	bx	lr

08002a62 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002a62:	b580      	push	{r7, lr}
 8002a64:	b084      	sub	sp, #16
 8002a66:	af00      	add	r7, sp, #0
 8002a68:	6078      	str	r0, [r7, #4]
 8002a6a:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	689b      	ldr	r3, [r3, #8]
 8002a76:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a7a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a7e:	d113      	bne.n	8002aa8 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	689b      	ldr	r3, [r3, #8]
 8002a86:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002a8a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a8e:	d10b      	bne.n	8002aa8 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a94:	f043 0220 	orr.w	r2, r3, #32
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	e063      	b.n	8002b70 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8002aa8:	f7ff fe86 	bl	80027b8 <HAL_GetTick>
 8002aac:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002aae:	e021      	b.n	8002af4 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ab6:	d01d      	beq.n	8002af4 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d007      	beq.n	8002ace <HAL_ADC_PollForConversion+0x6c>
 8002abe:	f7ff fe7b 	bl	80027b8 <HAL_GetTick>
 8002ac2:	4602      	mov	r2, r0
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	1ad3      	subs	r3, r2, r3
 8002ac8:	683a      	ldr	r2, [r7, #0]
 8002aca:	429a      	cmp	r2, r3
 8002acc:	d212      	bcs.n	8002af4 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f003 0302 	and.w	r3, r3, #2
 8002ad8:	2b02      	cmp	r3, #2
 8002ada:	d00b      	beq.n	8002af4 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae0:	f043 0204 	orr.w	r2, r3, #4
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2200      	movs	r2, #0
 8002aec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8002af0:	2303      	movs	r3, #3
 8002af2:	e03d      	b.n	8002b70 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f003 0302 	and.w	r3, r3, #2
 8002afe:	2b02      	cmp	r3, #2
 8002b00:	d1d6      	bne.n	8002ab0 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f06f 0212 	mvn.w	r2, #18
 8002b0a:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b10:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	689b      	ldr	r3, [r3, #8]
 8002b1e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d123      	bne.n	8002b6e <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d11f      	bne.n	8002b6e <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b34:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d006      	beq.n	8002b4a <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	689b      	ldr	r3, [r3, #8]
 8002b42:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d111      	bne.n	8002b6e <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b4e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b5a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d105      	bne.n	8002b6e <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b66:	f043 0201 	orr.w	r2, r3, #1
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002b6e:	2300      	movs	r3, #0
}
 8002b70:	4618      	mov	r0, r3
 8002b72:	3710      	adds	r7, #16
 8002b74:	46bd      	mov	sp, r7
 8002b76:	bd80      	pop	{r7, pc}

08002b78 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002b78:	b480      	push	{r7}
 8002b7a:	b083      	sub	sp, #12
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002b86:	4618      	mov	r0, r3
 8002b88:	370c      	adds	r7, #12
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b90:	4770      	bx	lr
	...

08002b94 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002b94:	b480      	push	{r7}
 8002b96:	b085      	sub	sp, #20
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
 8002b9c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ba8:	2b01      	cmp	r3, #1
 8002baa:	d101      	bne.n	8002bb0 <HAL_ADC_ConfigChannel+0x1c>
 8002bac:	2302      	movs	r3, #2
 8002bae:	e113      	b.n	8002dd8 <HAL_ADC_ConfigChannel+0x244>
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2201      	movs	r2, #1
 8002bb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	2b09      	cmp	r3, #9
 8002bbe:	d925      	bls.n	8002c0c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	68d9      	ldr	r1, [r3, #12]
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	b29b      	uxth	r3, r3
 8002bcc:	461a      	mov	r2, r3
 8002bce:	4613      	mov	r3, r2
 8002bd0:	005b      	lsls	r3, r3, #1
 8002bd2:	4413      	add	r3, r2
 8002bd4:	3b1e      	subs	r3, #30
 8002bd6:	2207      	movs	r2, #7
 8002bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bdc:	43da      	mvns	r2, r3
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	400a      	ands	r2, r1
 8002be4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	68d9      	ldr	r1, [r3, #12]
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	689a      	ldr	r2, [r3, #8]
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	b29b      	uxth	r3, r3
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	005b      	lsls	r3, r3, #1
 8002bfc:	4403      	add	r3, r0
 8002bfe:	3b1e      	subs	r3, #30
 8002c00:	409a      	lsls	r2, r3
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	430a      	orrs	r2, r1
 8002c08:	60da      	str	r2, [r3, #12]
 8002c0a:	e022      	b.n	8002c52 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	6919      	ldr	r1, [r3, #16]
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	b29b      	uxth	r3, r3
 8002c18:	461a      	mov	r2, r3
 8002c1a:	4613      	mov	r3, r2
 8002c1c:	005b      	lsls	r3, r3, #1
 8002c1e:	4413      	add	r3, r2
 8002c20:	2207      	movs	r2, #7
 8002c22:	fa02 f303 	lsl.w	r3, r2, r3
 8002c26:	43da      	mvns	r2, r3
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	400a      	ands	r2, r1
 8002c2e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	6919      	ldr	r1, [r3, #16]
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	689a      	ldr	r2, [r3, #8]
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	b29b      	uxth	r3, r3
 8002c40:	4618      	mov	r0, r3
 8002c42:	4603      	mov	r3, r0
 8002c44:	005b      	lsls	r3, r3, #1
 8002c46:	4403      	add	r3, r0
 8002c48:	409a      	lsls	r2, r3
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	430a      	orrs	r2, r1
 8002c50:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	2b06      	cmp	r3, #6
 8002c58:	d824      	bhi.n	8002ca4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	685a      	ldr	r2, [r3, #4]
 8002c64:	4613      	mov	r3, r2
 8002c66:	009b      	lsls	r3, r3, #2
 8002c68:	4413      	add	r3, r2
 8002c6a:	3b05      	subs	r3, #5
 8002c6c:	221f      	movs	r2, #31
 8002c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c72:	43da      	mvns	r2, r3
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	400a      	ands	r2, r1
 8002c7a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	b29b      	uxth	r3, r3
 8002c88:	4618      	mov	r0, r3
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	685a      	ldr	r2, [r3, #4]
 8002c8e:	4613      	mov	r3, r2
 8002c90:	009b      	lsls	r3, r3, #2
 8002c92:	4413      	add	r3, r2
 8002c94:	3b05      	subs	r3, #5
 8002c96:	fa00 f203 	lsl.w	r2, r0, r3
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	430a      	orrs	r2, r1
 8002ca0:	635a      	str	r2, [r3, #52]	; 0x34
 8002ca2:	e04c      	b.n	8002d3e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	2b0c      	cmp	r3, #12
 8002caa:	d824      	bhi.n	8002cf6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	685a      	ldr	r2, [r3, #4]
 8002cb6:	4613      	mov	r3, r2
 8002cb8:	009b      	lsls	r3, r3, #2
 8002cba:	4413      	add	r3, r2
 8002cbc:	3b23      	subs	r3, #35	; 0x23
 8002cbe:	221f      	movs	r2, #31
 8002cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc4:	43da      	mvns	r2, r3
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	400a      	ands	r2, r1
 8002ccc:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	b29b      	uxth	r3, r3
 8002cda:	4618      	mov	r0, r3
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	685a      	ldr	r2, [r3, #4]
 8002ce0:	4613      	mov	r3, r2
 8002ce2:	009b      	lsls	r3, r3, #2
 8002ce4:	4413      	add	r3, r2
 8002ce6:	3b23      	subs	r3, #35	; 0x23
 8002ce8:	fa00 f203 	lsl.w	r2, r0, r3
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	430a      	orrs	r2, r1
 8002cf2:	631a      	str	r2, [r3, #48]	; 0x30
 8002cf4:	e023      	b.n	8002d3e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	685a      	ldr	r2, [r3, #4]
 8002d00:	4613      	mov	r3, r2
 8002d02:	009b      	lsls	r3, r3, #2
 8002d04:	4413      	add	r3, r2
 8002d06:	3b41      	subs	r3, #65	; 0x41
 8002d08:	221f      	movs	r2, #31
 8002d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d0e:	43da      	mvns	r2, r3
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	400a      	ands	r2, r1
 8002d16:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	b29b      	uxth	r3, r3
 8002d24:	4618      	mov	r0, r3
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	685a      	ldr	r2, [r3, #4]
 8002d2a:	4613      	mov	r3, r2
 8002d2c:	009b      	lsls	r3, r3, #2
 8002d2e:	4413      	add	r3, r2
 8002d30:	3b41      	subs	r3, #65	; 0x41
 8002d32:	fa00 f203 	lsl.w	r2, r0, r3
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	430a      	orrs	r2, r1
 8002d3c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002d3e:	4b29      	ldr	r3, [pc, #164]	; (8002de4 <HAL_ADC_ConfigChannel+0x250>)
 8002d40:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4a28      	ldr	r2, [pc, #160]	; (8002de8 <HAL_ADC_ConfigChannel+0x254>)
 8002d48:	4293      	cmp	r3, r2
 8002d4a:	d10f      	bne.n	8002d6c <HAL_ADC_ConfigChannel+0x1d8>
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	2b12      	cmp	r3, #18
 8002d52:	d10b      	bne.n	8002d6c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	4a1d      	ldr	r2, [pc, #116]	; (8002de8 <HAL_ADC_ConfigChannel+0x254>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d12b      	bne.n	8002dce <HAL_ADC_ConfigChannel+0x23a>
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	4a1c      	ldr	r2, [pc, #112]	; (8002dec <HAL_ADC_ConfigChannel+0x258>)
 8002d7c:	4293      	cmp	r3, r2
 8002d7e:	d003      	beq.n	8002d88 <HAL_ADC_ConfigChannel+0x1f4>
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	2b11      	cmp	r3, #17
 8002d86:	d122      	bne.n	8002dce <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a11      	ldr	r2, [pc, #68]	; (8002dec <HAL_ADC_ConfigChannel+0x258>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d111      	bne.n	8002dce <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002daa:	4b11      	ldr	r3, [pc, #68]	; (8002df0 <HAL_ADC_ConfigChannel+0x25c>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	4a11      	ldr	r2, [pc, #68]	; (8002df4 <HAL_ADC_ConfigChannel+0x260>)
 8002db0:	fba2 2303 	umull	r2, r3, r2, r3
 8002db4:	0c9a      	lsrs	r2, r3, #18
 8002db6:	4613      	mov	r3, r2
 8002db8:	009b      	lsls	r3, r3, #2
 8002dba:	4413      	add	r3, r2
 8002dbc:	005b      	lsls	r3, r3, #1
 8002dbe:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002dc0:	e002      	b.n	8002dc8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002dc2:	68bb      	ldr	r3, [r7, #8]
 8002dc4:	3b01      	subs	r3, #1
 8002dc6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d1f9      	bne.n	8002dc2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002dd6:	2300      	movs	r3, #0
}
 8002dd8:	4618      	mov	r0, r3
 8002dda:	3714      	adds	r7, #20
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de2:	4770      	bx	lr
 8002de4:	40012300 	.word	0x40012300
 8002de8:	40012000 	.word	0x40012000
 8002dec:	10000012 	.word	0x10000012
 8002df0:	2000000c 	.word	0x2000000c
 8002df4:	431bde83 	.word	0x431bde83

08002df8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	b085      	sub	sp, #20
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002e00:	4b79      	ldr	r3, [pc, #484]	; (8002fe8 <ADC_Init+0x1f0>)
 8002e02:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	685a      	ldr	r2, [r3, #4]
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	685b      	ldr	r3, [r3, #4]
 8002e18:	431a      	orrs	r2, r3
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	685a      	ldr	r2, [r3, #4]
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002e2c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	6859      	ldr	r1, [r3, #4]
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	691b      	ldr	r3, [r3, #16]
 8002e38:	021a      	lsls	r2, r3, #8
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	430a      	orrs	r2, r1
 8002e40:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	685a      	ldr	r2, [r3, #4]
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002e50:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	6859      	ldr	r1, [r3, #4]
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	689a      	ldr	r2, [r3, #8]
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	430a      	orrs	r2, r1
 8002e62:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	689a      	ldr	r2, [r3, #8]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002e72:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	6899      	ldr	r1, [r3, #8]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	68da      	ldr	r2, [r3, #12]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	430a      	orrs	r2, r1
 8002e84:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e8a:	4a58      	ldr	r2, [pc, #352]	; (8002fec <ADC_Init+0x1f4>)
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	d022      	beq.n	8002ed6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	689a      	ldr	r2, [r3, #8]
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002e9e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	6899      	ldr	r1, [r3, #8]
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	430a      	orrs	r2, r1
 8002eb0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	689a      	ldr	r2, [r3, #8]
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002ec0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	6899      	ldr	r1, [r3, #8]
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	430a      	orrs	r2, r1
 8002ed2:	609a      	str	r2, [r3, #8]
 8002ed4:	e00f      	b.n	8002ef6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	689a      	ldr	r2, [r3, #8]
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002ee4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	689a      	ldr	r2, [r3, #8]
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002ef4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	689a      	ldr	r2, [r3, #8]
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f022 0202 	bic.w	r2, r2, #2
 8002f04:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	6899      	ldr	r1, [r3, #8]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	7e1b      	ldrb	r3, [r3, #24]
 8002f10:	005a      	lsls	r2, r3, #1
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	430a      	orrs	r2, r1
 8002f18:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d01b      	beq.n	8002f5c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	685a      	ldr	r2, [r3, #4]
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002f32:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	685a      	ldr	r2, [r3, #4]
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002f42:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	6859      	ldr	r1, [r3, #4]
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f4e:	3b01      	subs	r3, #1
 8002f50:	035a      	lsls	r2, r3, #13
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	430a      	orrs	r2, r1
 8002f58:	605a      	str	r2, [r3, #4]
 8002f5a:	e007      	b.n	8002f6c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	685a      	ldr	r2, [r3, #4]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002f6a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002f7a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	69db      	ldr	r3, [r3, #28]
 8002f86:	3b01      	subs	r3, #1
 8002f88:	051a      	lsls	r2, r3, #20
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	430a      	orrs	r2, r1
 8002f90:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	689a      	ldr	r2, [r3, #8]
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002fa0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	6899      	ldr	r1, [r3, #8]
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002fae:	025a      	lsls	r2, r3, #9
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	430a      	orrs	r2, r1
 8002fb6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	689a      	ldr	r2, [r3, #8]
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002fc6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	6899      	ldr	r1, [r3, #8]
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	695b      	ldr	r3, [r3, #20]
 8002fd2:	029a      	lsls	r2, r3, #10
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	430a      	orrs	r2, r1
 8002fda:	609a      	str	r2, [r3, #8]
}
 8002fdc:	bf00      	nop
 8002fde:	3714      	adds	r7, #20
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe6:	4770      	bx	lr
 8002fe8:	40012300 	.word	0x40012300
 8002fec:	0f000001 	.word	0x0f000001

08002ff0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	b085      	sub	sp, #20
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	f003 0307 	and.w	r3, r3, #7
 8002ffe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003000:	4b0c      	ldr	r3, [pc, #48]	; (8003034 <__NVIC_SetPriorityGrouping+0x44>)
 8003002:	68db      	ldr	r3, [r3, #12]
 8003004:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003006:	68ba      	ldr	r2, [r7, #8]
 8003008:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800300c:	4013      	ands	r3, r2
 800300e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003014:	68bb      	ldr	r3, [r7, #8]
 8003016:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003018:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800301c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003020:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003022:	4a04      	ldr	r2, [pc, #16]	; (8003034 <__NVIC_SetPriorityGrouping+0x44>)
 8003024:	68bb      	ldr	r3, [r7, #8]
 8003026:	60d3      	str	r3, [r2, #12]
}
 8003028:	bf00      	nop
 800302a:	3714      	adds	r7, #20
 800302c:	46bd      	mov	sp, r7
 800302e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003032:	4770      	bx	lr
 8003034:	e000ed00 	.word	0xe000ed00

08003038 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003038:	b480      	push	{r7}
 800303a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800303c:	4b04      	ldr	r3, [pc, #16]	; (8003050 <__NVIC_GetPriorityGrouping+0x18>)
 800303e:	68db      	ldr	r3, [r3, #12]
 8003040:	0a1b      	lsrs	r3, r3, #8
 8003042:	f003 0307 	and.w	r3, r3, #7
}
 8003046:	4618      	mov	r0, r3
 8003048:	46bd      	mov	sp, r7
 800304a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304e:	4770      	bx	lr
 8003050:	e000ed00 	.word	0xe000ed00

08003054 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003054:	b480      	push	{r7}
 8003056:	b083      	sub	sp, #12
 8003058:	af00      	add	r7, sp, #0
 800305a:	4603      	mov	r3, r0
 800305c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800305e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003062:	2b00      	cmp	r3, #0
 8003064:	db0b      	blt.n	800307e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003066:	79fb      	ldrb	r3, [r7, #7]
 8003068:	f003 021f 	and.w	r2, r3, #31
 800306c:	4907      	ldr	r1, [pc, #28]	; (800308c <__NVIC_EnableIRQ+0x38>)
 800306e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003072:	095b      	lsrs	r3, r3, #5
 8003074:	2001      	movs	r0, #1
 8003076:	fa00 f202 	lsl.w	r2, r0, r2
 800307a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800307e:	bf00      	nop
 8003080:	370c      	adds	r7, #12
 8003082:	46bd      	mov	sp, r7
 8003084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003088:	4770      	bx	lr
 800308a:	bf00      	nop
 800308c:	e000e100 	.word	0xe000e100

08003090 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003090:	b480      	push	{r7}
 8003092:	b083      	sub	sp, #12
 8003094:	af00      	add	r7, sp, #0
 8003096:	4603      	mov	r3, r0
 8003098:	6039      	str	r1, [r7, #0]
 800309a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800309c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	db0a      	blt.n	80030ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	b2da      	uxtb	r2, r3
 80030a8:	490c      	ldr	r1, [pc, #48]	; (80030dc <__NVIC_SetPriority+0x4c>)
 80030aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030ae:	0112      	lsls	r2, r2, #4
 80030b0:	b2d2      	uxtb	r2, r2
 80030b2:	440b      	add	r3, r1
 80030b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80030b8:	e00a      	b.n	80030d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	b2da      	uxtb	r2, r3
 80030be:	4908      	ldr	r1, [pc, #32]	; (80030e0 <__NVIC_SetPriority+0x50>)
 80030c0:	79fb      	ldrb	r3, [r7, #7]
 80030c2:	f003 030f 	and.w	r3, r3, #15
 80030c6:	3b04      	subs	r3, #4
 80030c8:	0112      	lsls	r2, r2, #4
 80030ca:	b2d2      	uxtb	r2, r2
 80030cc:	440b      	add	r3, r1
 80030ce:	761a      	strb	r2, [r3, #24]
}
 80030d0:	bf00      	nop
 80030d2:	370c      	adds	r7, #12
 80030d4:	46bd      	mov	sp, r7
 80030d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030da:	4770      	bx	lr
 80030dc:	e000e100 	.word	0xe000e100
 80030e0:	e000ed00 	.word	0xe000ed00

080030e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030e4:	b480      	push	{r7}
 80030e6:	b089      	sub	sp, #36	; 0x24
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	60f8      	str	r0, [r7, #12]
 80030ec:	60b9      	str	r1, [r7, #8]
 80030ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	f003 0307 	and.w	r3, r3, #7
 80030f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030f8:	69fb      	ldr	r3, [r7, #28]
 80030fa:	f1c3 0307 	rsb	r3, r3, #7
 80030fe:	2b04      	cmp	r3, #4
 8003100:	bf28      	it	cs
 8003102:	2304      	movcs	r3, #4
 8003104:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003106:	69fb      	ldr	r3, [r7, #28]
 8003108:	3304      	adds	r3, #4
 800310a:	2b06      	cmp	r3, #6
 800310c:	d902      	bls.n	8003114 <NVIC_EncodePriority+0x30>
 800310e:	69fb      	ldr	r3, [r7, #28]
 8003110:	3b03      	subs	r3, #3
 8003112:	e000      	b.n	8003116 <NVIC_EncodePriority+0x32>
 8003114:	2300      	movs	r3, #0
 8003116:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003118:	f04f 32ff 	mov.w	r2, #4294967295
 800311c:	69bb      	ldr	r3, [r7, #24]
 800311e:	fa02 f303 	lsl.w	r3, r2, r3
 8003122:	43da      	mvns	r2, r3
 8003124:	68bb      	ldr	r3, [r7, #8]
 8003126:	401a      	ands	r2, r3
 8003128:	697b      	ldr	r3, [r7, #20]
 800312a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800312c:	f04f 31ff 	mov.w	r1, #4294967295
 8003130:	697b      	ldr	r3, [r7, #20]
 8003132:	fa01 f303 	lsl.w	r3, r1, r3
 8003136:	43d9      	mvns	r1, r3
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800313c:	4313      	orrs	r3, r2
         );
}
 800313e:	4618      	mov	r0, r3
 8003140:	3724      	adds	r7, #36	; 0x24
 8003142:	46bd      	mov	sp, r7
 8003144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003148:	4770      	bx	lr
	...

0800314c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b082      	sub	sp, #8
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	3b01      	subs	r3, #1
 8003158:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800315c:	d301      	bcc.n	8003162 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800315e:	2301      	movs	r3, #1
 8003160:	e00f      	b.n	8003182 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003162:	4a0a      	ldr	r2, [pc, #40]	; (800318c <SysTick_Config+0x40>)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	3b01      	subs	r3, #1
 8003168:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800316a:	210f      	movs	r1, #15
 800316c:	f04f 30ff 	mov.w	r0, #4294967295
 8003170:	f7ff ff8e 	bl	8003090 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003174:	4b05      	ldr	r3, [pc, #20]	; (800318c <SysTick_Config+0x40>)
 8003176:	2200      	movs	r2, #0
 8003178:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800317a:	4b04      	ldr	r3, [pc, #16]	; (800318c <SysTick_Config+0x40>)
 800317c:	2207      	movs	r2, #7
 800317e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003180:	2300      	movs	r3, #0
}
 8003182:	4618      	mov	r0, r3
 8003184:	3708      	adds	r7, #8
 8003186:	46bd      	mov	sp, r7
 8003188:	bd80      	pop	{r7, pc}
 800318a:	bf00      	nop
 800318c:	e000e010 	.word	0xe000e010

08003190 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b082      	sub	sp, #8
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003198:	6878      	ldr	r0, [r7, #4]
 800319a:	f7ff ff29 	bl	8002ff0 <__NVIC_SetPriorityGrouping>
}
 800319e:	bf00      	nop
 80031a0:	3708      	adds	r7, #8
 80031a2:	46bd      	mov	sp, r7
 80031a4:	bd80      	pop	{r7, pc}

080031a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80031a6:	b580      	push	{r7, lr}
 80031a8:	b086      	sub	sp, #24
 80031aa:	af00      	add	r7, sp, #0
 80031ac:	4603      	mov	r3, r0
 80031ae:	60b9      	str	r1, [r7, #8]
 80031b0:	607a      	str	r2, [r7, #4]
 80031b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80031b4:	2300      	movs	r3, #0
 80031b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80031b8:	f7ff ff3e 	bl	8003038 <__NVIC_GetPriorityGrouping>
 80031bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80031be:	687a      	ldr	r2, [r7, #4]
 80031c0:	68b9      	ldr	r1, [r7, #8]
 80031c2:	6978      	ldr	r0, [r7, #20]
 80031c4:	f7ff ff8e 	bl	80030e4 <NVIC_EncodePriority>
 80031c8:	4602      	mov	r2, r0
 80031ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80031ce:	4611      	mov	r1, r2
 80031d0:	4618      	mov	r0, r3
 80031d2:	f7ff ff5d 	bl	8003090 <__NVIC_SetPriority>
}
 80031d6:	bf00      	nop
 80031d8:	3718      	adds	r7, #24
 80031da:	46bd      	mov	sp, r7
 80031dc:	bd80      	pop	{r7, pc}

080031de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031de:	b580      	push	{r7, lr}
 80031e0:	b082      	sub	sp, #8
 80031e2:	af00      	add	r7, sp, #0
 80031e4:	4603      	mov	r3, r0
 80031e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80031e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031ec:	4618      	mov	r0, r3
 80031ee:	f7ff ff31 	bl	8003054 <__NVIC_EnableIRQ>
}
 80031f2:	bf00      	nop
 80031f4:	3708      	adds	r7, #8
 80031f6:	46bd      	mov	sp, r7
 80031f8:	bd80      	pop	{r7, pc}

080031fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80031fa:	b580      	push	{r7, lr}
 80031fc:	b082      	sub	sp, #8
 80031fe:	af00      	add	r7, sp, #0
 8003200:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003202:	6878      	ldr	r0, [r7, #4]
 8003204:	f7ff ffa2 	bl	800314c <SysTick_Config>
 8003208:	4603      	mov	r3, r0
}
 800320a:	4618      	mov	r0, r3
 800320c:	3708      	adds	r7, #8
 800320e:	46bd      	mov	sp, r7
 8003210:	bd80      	pop	{r7, pc}
	...

08003214 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	b086      	sub	sp, #24
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800321c:	2300      	movs	r3, #0
 800321e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003220:	f7ff faca 	bl	80027b8 <HAL_GetTick>
 8003224:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d101      	bne.n	8003230 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800322c:	2301      	movs	r3, #1
 800322e:	e099      	b.n	8003364 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2202      	movs	r2, #2
 8003234:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2200      	movs	r2, #0
 800323c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	681a      	ldr	r2, [r3, #0]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f022 0201 	bic.w	r2, r2, #1
 800324e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003250:	e00f      	b.n	8003272 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003252:	f7ff fab1 	bl	80027b8 <HAL_GetTick>
 8003256:	4602      	mov	r2, r0
 8003258:	693b      	ldr	r3, [r7, #16]
 800325a:	1ad3      	subs	r3, r2, r3
 800325c:	2b05      	cmp	r3, #5
 800325e:	d908      	bls.n	8003272 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2220      	movs	r2, #32
 8003264:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2203      	movs	r2, #3
 800326a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800326e:	2303      	movs	r3, #3
 8003270:	e078      	b.n	8003364 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f003 0301 	and.w	r3, r3, #1
 800327c:	2b00      	cmp	r3, #0
 800327e:	d1e8      	bne.n	8003252 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003288:	697a      	ldr	r2, [r7, #20]
 800328a:	4b38      	ldr	r3, [pc, #224]	; (800336c <HAL_DMA_Init+0x158>)
 800328c:	4013      	ands	r3, r2
 800328e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	685a      	ldr	r2, [r3, #4]
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	689b      	ldr	r3, [r3, #8]
 8003298:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800329e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	691b      	ldr	r3, [r3, #16]
 80032a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	699b      	ldr	r3, [r3, #24]
 80032b0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032b6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6a1b      	ldr	r3, [r3, #32]
 80032bc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80032be:	697a      	ldr	r2, [r7, #20]
 80032c0:	4313      	orrs	r3, r2
 80032c2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032c8:	2b04      	cmp	r3, #4
 80032ca:	d107      	bne.n	80032dc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032d4:	4313      	orrs	r3, r2
 80032d6:	697a      	ldr	r2, [r7, #20]
 80032d8:	4313      	orrs	r3, r2
 80032da:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	697a      	ldr	r2, [r7, #20]
 80032e2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	695b      	ldr	r3, [r3, #20]
 80032ea:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80032ec:	697b      	ldr	r3, [r7, #20]
 80032ee:	f023 0307 	bic.w	r3, r3, #7
 80032f2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032f8:	697a      	ldr	r2, [r7, #20]
 80032fa:	4313      	orrs	r3, r2
 80032fc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003302:	2b04      	cmp	r3, #4
 8003304:	d117      	bne.n	8003336 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800330a:	697a      	ldr	r2, [r7, #20]
 800330c:	4313      	orrs	r3, r2
 800330e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003314:	2b00      	cmp	r3, #0
 8003316:	d00e      	beq.n	8003336 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003318:	6878      	ldr	r0, [r7, #4]
 800331a:	f000 fb01 	bl	8003920 <DMA_CheckFifoParam>
 800331e:	4603      	mov	r3, r0
 8003320:	2b00      	cmp	r3, #0
 8003322:	d008      	beq.n	8003336 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2240      	movs	r2, #64	; 0x40
 8003328:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2201      	movs	r2, #1
 800332e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003332:	2301      	movs	r3, #1
 8003334:	e016      	b.n	8003364 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	697a      	ldr	r2, [r7, #20]
 800333c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800333e:	6878      	ldr	r0, [r7, #4]
 8003340:	f000 fab8 	bl	80038b4 <DMA_CalcBaseAndBitshift>
 8003344:	4603      	mov	r3, r0
 8003346:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800334c:	223f      	movs	r2, #63	; 0x3f
 800334e:	409a      	lsls	r2, r3
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	2200      	movs	r2, #0
 8003358:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2201      	movs	r2, #1
 800335e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003362:	2300      	movs	r3, #0
}
 8003364:	4618      	mov	r0, r3
 8003366:	3718      	adds	r7, #24
 8003368:	46bd      	mov	sp, r7
 800336a:	bd80      	pop	{r7, pc}
 800336c:	f010803f 	.word	0xf010803f

08003370 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003370:	b580      	push	{r7, lr}
 8003372:	b086      	sub	sp, #24
 8003374:	af00      	add	r7, sp, #0
 8003376:	60f8      	str	r0, [r7, #12]
 8003378:	60b9      	str	r1, [r7, #8]
 800337a:	607a      	str	r2, [r7, #4]
 800337c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800337e:	2300      	movs	r3, #0
 8003380:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003386:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800338e:	2b01      	cmp	r3, #1
 8003390:	d101      	bne.n	8003396 <HAL_DMA_Start_IT+0x26>
 8003392:	2302      	movs	r3, #2
 8003394:	e040      	b.n	8003418 <HAL_DMA_Start_IT+0xa8>
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	2201      	movs	r2, #1
 800339a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80033a4:	b2db      	uxtb	r3, r3
 80033a6:	2b01      	cmp	r3, #1
 80033a8:	d12f      	bne.n	800340a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	2202      	movs	r2, #2
 80033ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	2200      	movs	r2, #0
 80033b6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	687a      	ldr	r2, [r7, #4]
 80033bc:	68b9      	ldr	r1, [r7, #8]
 80033be:	68f8      	ldr	r0, [r7, #12]
 80033c0:	f000 fa4a 	bl	8003858 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033c8:	223f      	movs	r2, #63	; 0x3f
 80033ca:	409a      	lsls	r2, r3
 80033cc:	693b      	ldr	r3, [r7, #16]
 80033ce:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	681a      	ldr	r2, [r3, #0]
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f042 0216 	orr.w	r2, r2, #22
 80033de:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d007      	beq.n	80033f8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	681a      	ldr	r2, [r3, #0]
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f042 0208 	orr.w	r2, r2, #8
 80033f6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	681a      	ldr	r2, [r3, #0]
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f042 0201 	orr.w	r2, r2, #1
 8003406:	601a      	str	r2, [r3, #0]
 8003408:	e005      	b.n	8003416 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	2200      	movs	r2, #0
 800340e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003412:	2302      	movs	r3, #2
 8003414:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003416:	7dfb      	ldrb	r3, [r7, #23]
}
 8003418:	4618      	mov	r0, r3
 800341a:	3718      	adds	r7, #24
 800341c:	46bd      	mov	sp, r7
 800341e:	bd80      	pop	{r7, pc}

08003420 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b084      	sub	sp, #16
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800342c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800342e:	f7ff f9c3 	bl	80027b8 <HAL_GetTick>
 8003432:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800343a:	b2db      	uxtb	r3, r3
 800343c:	2b02      	cmp	r3, #2
 800343e:	d008      	beq.n	8003452 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2280      	movs	r2, #128	; 0x80
 8003444:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2200      	movs	r2, #0
 800344a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800344e:	2301      	movs	r3, #1
 8003450:	e052      	b.n	80034f8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	681a      	ldr	r2, [r3, #0]
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f022 0216 	bic.w	r2, r2, #22
 8003460:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	695a      	ldr	r2, [r3, #20]
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003470:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003476:	2b00      	cmp	r3, #0
 8003478:	d103      	bne.n	8003482 <HAL_DMA_Abort+0x62>
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800347e:	2b00      	cmp	r3, #0
 8003480:	d007      	beq.n	8003492 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	681a      	ldr	r2, [r3, #0]
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f022 0208 	bic.w	r2, r2, #8
 8003490:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	681a      	ldr	r2, [r3, #0]
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f022 0201 	bic.w	r2, r2, #1
 80034a0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80034a2:	e013      	b.n	80034cc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80034a4:	f7ff f988 	bl	80027b8 <HAL_GetTick>
 80034a8:	4602      	mov	r2, r0
 80034aa:	68bb      	ldr	r3, [r7, #8]
 80034ac:	1ad3      	subs	r3, r2, r3
 80034ae:	2b05      	cmp	r3, #5
 80034b0:	d90c      	bls.n	80034cc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	2220      	movs	r2, #32
 80034b6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2203      	movs	r2, #3
 80034bc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2200      	movs	r2, #0
 80034c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80034c8:	2303      	movs	r3, #3
 80034ca:	e015      	b.n	80034f8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f003 0301 	and.w	r3, r3, #1
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d1e4      	bne.n	80034a4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034de:	223f      	movs	r2, #63	; 0x3f
 80034e0:	409a      	lsls	r2, r3
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2201      	movs	r2, #1
 80034ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2200      	movs	r2, #0
 80034f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80034f6:	2300      	movs	r3, #0
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	3710      	adds	r7, #16
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bd80      	pop	{r7, pc}

08003500 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003500:	b480      	push	{r7}
 8003502:	b083      	sub	sp, #12
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800350e:	b2db      	uxtb	r3, r3
 8003510:	2b02      	cmp	r3, #2
 8003512:	d004      	beq.n	800351e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2280      	movs	r2, #128	; 0x80
 8003518:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800351a:	2301      	movs	r3, #1
 800351c:	e00c      	b.n	8003538 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2205      	movs	r2, #5
 8003522:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	681a      	ldr	r2, [r3, #0]
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f022 0201 	bic.w	r2, r2, #1
 8003534:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003536:	2300      	movs	r3, #0
}
 8003538:	4618      	mov	r0, r3
 800353a:	370c      	adds	r7, #12
 800353c:	46bd      	mov	sp, r7
 800353e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003542:	4770      	bx	lr

08003544 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b086      	sub	sp, #24
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800354c:	2300      	movs	r3, #0
 800354e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003550:	4b8e      	ldr	r3, [pc, #568]	; (800378c <HAL_DMA_IRQHandler+0x248>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	4a8e      	ldr	r2, [pc, #568]	; (8003790 <HAL_DMA_IRQHandler+0x24c>)
 8003556:	fba2 2303 	umull	r2, r3, r2, r3
 800355a:	0a9b      	lsrs	r3, r3, #10
 800355c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003562:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003564:	693b      	ldr	r3, [r7, #16]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800356e:	2208      	movs	r2, #8
 8003570:	409a      	lsls	r2, r3
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	4013      	ands	r3, r2
 8003576:	2b00      	cmp	r3, #0
 8003578:	d01a      	beq.n	80035b0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f003 0304 	and.w	r3, r3, #4
 8003584:	2b00      	cmp	r3, #0
 8003586:	d013      	beq.n	80035b0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	681a      	ldr	r2, [r3, #0]
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f022 0204 	bic.w	r2, r2, #4
 8003596:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800359c:	2208      	movs	r2, #8
 800359e:	409a      	lsls	r2, r3
 80035a0:	693b      	ldr	r3, [r7, #16]
 80035a2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035a8:	f043 0201 	orr.w	r2, r3, #1
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035b4:	2201      	movs	r2, #1
 80035b6:	409a      	lsls	r2, r3
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	4013      	ands	r3, r2
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d012      	beq.n	80035e6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	695b      	ldr	r3, [r3, #20]
 80035c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d00b      	beq.n	80035e6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035d2:	2201      	movs	r2, #1
 80035d4:	409a      	lsls	r2, r3
 80035d6:	693b      	ldr	r3, [r7, #16]
 80035d8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035de:	f043 0202 	orr.w	r2, r3, #2
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035ea:	2204      	movs	r2, #4
 80035ec:	409a      	lsls	r2, r3
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	4013      	ands	r3, r2
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d012      	beq.n	800361c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f003 0302 	and.w	r3, r3, #2
 8003600:	2b00      	cmp	r3, #0
 8003602:	d00b      	beq.n	800361c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003608:	2204      	movs	r2, #4
 800360a:	409a      	lsls	r2, r3
 800360c:	693b      	ldr	r3, [r7, #16]
 800360e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003614:	f043 0204 	orr.w	r2, r3, #4
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003620:	2210      	movs	r2, #16
 8003622:	409a      	lsls	r2, r3
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	4013      	ands	r3, r2
 8003628:	2b00      	cmp	r3, #0
 800362a:	d043      	beq.n	80036b4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f003 0308 	and.w	r3, r3, #8
 8003636:	2b00      	cmp	r3, #0
 8003638:	d03c      	beq.n	80036b4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800363e:	2210      	movs	r2, #16
 8003640:	409a      	lsls	r2, r3
 8003642:	693b      	ldr	r3, [r7, #16]
 8003644:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003650:	2b00      	cmp	r3, #0
 8003652:	d018      	beq.n	8003686 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800365e:	2b00      	cmp	r3, #0
 8003660:	d108      	bne.n	8003674 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003666:	2b00      	cmp	r3, #0
 8003668:	d024      	beq.n	80036b4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800366e:	6878      	ldr	r0, [r7, #4]
 8003670:	4798      	blx	r3
 8003672:	e01f      	b.n	80036b4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003678:	2b00      	cmp	r3, #0
 800367a:	d01b      	beq.n	80036b4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003680:	6878      	ldr	r0, [r7, #4]
 8003682:	4798      	blx	r3
 8003684:	e016      	b.n	80036b4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003690:	2b00      	cmp	r3, #0
 8003692:	d107      	bne.n	80036a4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	681a      	ldr	r2, [r3, #0]
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f022 0208 	bic.w	r2, r2, #8
 80036a2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d003      	beq.n	80036b4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036b0:	6878      	ldr	r0, [r7, #4]
 80036b2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036b8:	2220      	movs	r2, #32
 80036ba:	409a      	lsls	r2, r3
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	4013      	ands	r3, r2
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	f000 808f 	beq.w	80037e4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f003 0310 	and.w	r3, r3, #16
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	f000 8087 	beq.w	80037e4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036da:	2220      	movs	r2, #32
 80036dc:	409a      	lsls	r2, r3
 80036de:	693b      	ldr	r3, [r7, #16]
 80036e0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80036e8:	b2db      	uxtb	r3, r3
 80036ea:	2b05      	cmp	r3, #5
 80036ec:	d136      	bne.n	800375c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	681a      	ldr	r2, [r3, #0]
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f022 0216 	bic.w	r2, r2, #22
 80036fc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	695a      	ldr	r2, [r3, #20]
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800370c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003712:	2b00      	cmp	r3, #0
 8003714:	d103      	bne.n	800371e <HAL_DMA_IRQHandler+0x1da>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800371a:	2b00      	cmp	r3, #0
 800371c:	d007      	beq.n	800372e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	681a      	ldr	r2, [r3, #0]
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f022 0208 	bic.w	r2, r2, #8
 800372c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003732:	223f      	movs	r2, #63	; 0x3f
 8003734:	409a      	lsls	r2, r3
 8003736:	693b      	ldr	r3, [r7, #16]
 8003738:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2201      	movs	r2, #1
 800373e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	2200      	movs	r2, #0
 8003746:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800374e:	2b00      	cmp	r3, #0
 8003750:	d07e      	beq.n	8003850 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003756:	6878      	ldr	r0, [r7, #4]
 8003758:	4798      	blx	r3
        }
        return;
 800375a:	e079      	b.n	8003850 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003766:	2b00      	cmp	r3, #0
 8003768:	d01d      	beq.n	80037a6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003774:	2b00      	cmp	r3, #0
 8003776:	d10d      	bne.n	8003794 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800377c:	2b00      	cmp	r3, #0
 800377e:	d031      	beq.n	80037e4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003784:	6878      	ldr	r0, [r7, #4]
 8003786:	4798      	blx	r3
 8003788:	e02c      	b.n	80037e4 <HAL_DMA_IRQHandler+0x2a0>
 800378a:	bf00      	nop
 800378c:	2000000c 	.word	0x2000000c
 8003790:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003798:	2b00      	cmp	r3, #0
 800379a:	d023      	beq.n	80037e4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037a0:	6878      	ldr	r0, [r7, #4]
 80037a2:	4798      	blx	r3
 80037a4:	e01e      	b.n	80037e4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d10f      	bne.n	80037d4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	681a      	ldr	r2, [r3, #0]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f022 0210 	bic.w	r2, r2, #16
 80037c2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2201      	movs	r2, #1
 80037c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2200      	movs	r2, #0
 80037d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d003      	beq.n	80037e4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037e0:	6878      	ldr	r0, [r7, #4]
 80037e2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d032      	beq.n	8003852 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037f0:	f003 0301 	and.w	r3, r3, #1
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d022      	beq.n	800383e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2205      	movs	r2, #5
 80037fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	681a      	ldr	r2, [r3, #0]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f022 0201 	bic.w	r2, r2, #1
 800380e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003810:	68bb      	ldr	r3, [r7, #8]
 8003812:	3301      	adds	r3, #1
 8003814:	60bb      	str	r3, [r7, #8]
 8003816:	697a      	ldr	r2, [r7, #20]
 8003818:	429a      	cmp	r2, r3
 800381a:	d307      	bcc.n	800382c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f003 0301 	and.w	r3, r3, #1
 8003826:	2b00      	cmp	r3, #0
 8003828:	d1f2      	bne.n	8003810 <HAL_DMA_IRQHandler+0x2cc>
 800382a:	e000      	b.n	800382e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800382c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2201      	movs	r2, #1
 8003832:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2200      	movs	r2, #0
 800383a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003842:	2b00      	cmp	r3, #0
 8003844:	d005      	beq.n	8003852 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800384a:	6878      	ldr	r0, [r7, #4]
 800384c:	4798      	blx	r3
 800384e:	e000      	b.n	8003852 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003850:	bf00      	nop
    }
  }
}
 8003852:	3718      	adds	r7, #24
 8003854:	46bd      	mov	sp, r7
 8003856:	bd80      	pop	{r7, pc}

08003858 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003858:	b480      	push	{r7}
 800385a:	b085      	sub	sp, #20
 800385c:	af00      	add	r7, sp, #0
 800385e:	60f8      	str	r0, [r7, #12]
 8003860:	60b9      	str	r1, [r7, #8]
 8003862:	607a      	str	r2, [r7, #4]
 8003864:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	681a      	ldr	r2, [r3, #0]
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003874:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	683a      	ldr	r2, [r7, #0]
 800387c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	689b      	ldr	r3, [r3, #8]
 8003882:	2b40      	cmp	r3, #64	; 0x40
 8003884:	d108      	bne.n	8003898 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	687a      	ldr	r2, [r7, #4]
 800388c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	68ba      	ldr	r2, [r7, #8]
 8003894:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003896:	e007      	b.n	80038a8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	68ba      	ldr	r2, [r7, #8]
 800389e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	687a      	ldr	r2, [r7, #4]
 80038a6:	60da      	str	r2, [r3, #12]
}
 80038a8:	bf00      	nop
 80038aa:	3714      	adds	r7, #20
 80038ac:	46bd      	mov	sp, r7
 80038ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b2:	4770      	bx	lr

080038b4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80038b4:	b480      	push	{r7}
 80038b6:	b085      	sub	sp, #20
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	b2db      	uxtb	r3, r3
 80038c2:	3b10      	subs	r3, #16
 80038c4:	4a14      	ldr	r2, [pc, #80]	; (8003918 <DMA_CalcBaseAndBitshift+0x64>)
 80038c6:	fba2 2303 	umull	r2, r3, r2, r3
 80038ca:	091b      	lsrs	r3, r3, #4
 80038cc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80038ce:	4a13      	ldr	r2, [pc, #76]	; (800391c <DMA_CalcBaseAndBitshift+0x68>)
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	4413      	add	r3, r2
 80038d4:	781b      	ldrb	r3, [r3, #0]
 80038d6:	461a      	mov	r2, r3
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	2b03      	cmp	r3, #3
 80038e0:	d909      	bls.n	80038f6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80038ea:	f023 0303 	bic.w	r3, r3, #3
 80038ee:	1d1a      	adds	r2, r3, #4
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	659a      	str	r2, [r3, #88]	; 0x58
 80038f4:	e007      	b.n	8003906 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80038fe:	f023 0303 	bic.w	r3, r3, #3
 8003902:	687a      	ldr	r2, [r7, #4]
 8003904:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800390a:	4618      	mov	r0, r3
 800390c:	3714      	adds	r7, #20
 800390e:	46bd      	mov	sp, r7
 8003910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003914:	4770      	bx	lr
 8003916:	bf00      	nop
 8003918:	aaaaaaab 	.word	0xaaaaaaab
 800391c:	0800a9a8 	.word	0x0800a9a8

08003920 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003920:	b480      	push	{r7}
 8003922:	b085      	sub	sp, #20
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003928:	2300      	movs	r3, #0
 800392a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003930:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	699b      	ldr	r3, [r3, #24]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d11f      	bne.n	800397a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800393a:	68bb      	ldr	r3, [r7, #8]
 800393c:	2b03      	cmp	r3, #3
 800393e:	d856      	bhi.n	80039ee <DMA_CheckFifoParam+0xce>
 8003940:	a201      	add	r2, pc, #4	; (adr r2, 8003948 <DMA_CheckFifoParam+0x28>)
 8003942:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003946:	bf00      	nop
 8003948:	08003959 	.word	0x08003959
 800394c:	0800396b 	.word	0x0800396b
 8003950:	08003959 	.word	0x08003959
 8003954:	080039ef 	.word	0x080039ef
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800395c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003960:	2b00      	cmp	r3, #0
 8003962:	d046      	beq.n	80039f2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003964:	2301      	movs	r3, #1
 8003966:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003968:	e043      	b.n	80039f2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800396e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003972:	d140      	bne.n	80039f6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003974:	2301      	movs	r3, #1
 8003976:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003978:	e03d      	b.n	80039f6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	699b      	ldr	r3, [r3, #24]
 800397e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003982:	d121      	bne.n	80039c8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003984:	68bb      	ldr	r3, [r7, #8]
 8003986:	2b03      	cmp	r3, #3
 8003988:	d837      	bhi.n	80039fa <DMA_CheckFifoParam+0xda>
 800398a:	a201      	add	r2, pc, #4	; (adr r2, 8003990 <DMA_CheckFifoParam+0x70>)
 800398c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003990:	080039a1 	.word	0x080039a1
 8003994:	080039a7 	.word	0x080039a7
 8003998:	080039a1 	.word	0x080039a1
 800399c:	080039b9 	.word	0x080039b9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80039a0:	2301      	movs	r3, #1
 80039a2:	73fb      	strb	r3, [r7, #15]
      break;
 80039a4:	e030      	b.n	8003a08 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039aa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d025      	beq.n	80039fe <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80039b2:	2301      	movs	r3, #1
 80039b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039b6:	e022      	b.n	80039fe <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039bc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80039c0:	d11f      	bne.n	8003a02 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80039c2:	2301      	movs	r3, #1
 80039c4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80039c6:	e01c      	b.n	8003a02 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80039c8:	68bb      	ldr	r3, [r7, #8]
 80039ca:	2b02      	cmp	r3, #2
 80039cc:	d903      	bls.n	80039d6 <DMA_CheckFifoParam+0xb6>
 80039ce:	68bb      	ldr	r3, [r7, #8]
 80039d0:	2b03      	cmp	r3, #3
 80039d2:	d003      	beq.n	80039dc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80039d4:	e018      	b.n	8003a08 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80039d6:	2301      	movs	r3, #1
 80039d8:	73fb      	strb	r3, [r7, #15]
      break;
 80039da:	e015      	b.n	8003a08 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039e0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d00e      	beq.n	8003a06 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80039e8:	2301      	movs	r3, #1
 80039ea:	73fb      	strb	r3, [r7, #15]
      break;
 80039ec:	e00b      	b.n	8003a06 <DMA_CheckFifoParam+0xe6>
      break;
 80039ee:	bf00      	nop
 80039f0:	e00a      	b.n	8003a08 <DMA_CheckFifoParam+0xe8>
      break;
 80039f2:	bf00      	nop
 80039f4:	e008      	b.n	8003a08 <DMA_CheckFifoParam+0xe8>
      break;
 80039f6:	bf00      	nop
 80039f8:	e006      	b.n	8003a08 <DMA_CheckFifoParam+0xe8>
      break;
 80039fa:	bf00      	nop
 80039fc:	e004      	b.n	8003a08 <DMA_CheckFifoParam+0xe8>
      break;
 80039fe:	bf00      	nop
 8003a00:	e002      	b.n	8003a08 <DMA_CheckFifoParam+0xe8>
      break;   
 8003a02:	bf00      	nop
 8003a04:	e000      	b.n	8003a08 <DMA_CheckFifoParam+0xe8>
      break;
 8003a06:	bf00      	nop
    }
  } 
  
  return status; 
 8003a08:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	3714      	adds	r7, #20
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a14:	4770      	bx	lr
 8003a16:	bf00      	nop

08003a18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a18:	b480      	push	{r7}
 8003a1a:	b089      	sub	sp, #36	; 0x24
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
 8003a20:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003a22:	2300      	movs	r3, #0
 8003a24:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003a26:	2300      	movs	r3, #0
 8003a28:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a2e:	2300      	movs	r3, #0
 8003a30:	61fb      	str	r3, [r7, #28]
 8003a32:	e177      	b.n	8003d24 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003a34:	2201      	movs	r2, #1
 8003a36:	69fb      	ldr	r3, [r7, #28]
 8003a38:	fa02 f303 	lsl.w	r3, r2, r3
 8003a3c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	697a      	ldr	r2, [r7, #20]
 8003a44:	4013      	ands	r3, r2
 8003a46:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003a48:	693a      	ldr	r2, [r7, #16]
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	429a      	cmp	r2, r3
 8003a4e:	f040 8166 	bne.w	8003d1e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003a52:	683b      	ldr	r3, [r7, #0]
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	f003 0303 	and.w	r3, r3, #3
 8003a5a:	2b01      	cmp	r3, #1
 8003a5c:	d005      	beq.n	8003a6a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003a66:	2b02      	cmp	r3, #2
 8003a68:	d130      	bne.n	8003acc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	689b      	ldr	r3, [r3, #8]
 8003a6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003a70:	69fb      	ldr	r3, [r7, #28]
 8003a72:	005b      	lsls	r3, r3, #1
 8003a74:	2203      	movs	r2, #3
 8003a76:	fa02 f303 	lsl.w	r3, r2, r3
 8003a7a:	43db      	mvns	r3, r3
 8003a7c:	69ba      	ldr	r2, [r7, #24]
 8003a7e:	4013      	ands	r3, r2
 8003a80:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	68da      	ldr	r2, [r3, #12]
 8003a86:	69fb      	ldr	r3, [r7, #28]
 8003a88:	005b      	lsls	r3, r3, #1
 8003a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a8e:	69ba      	ldr	r2, [r7, #24]
 8003a90:	4313      	orrs	r3, r2
 8003a92:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	69ba      	ldr	r2, [r7, #24]
 8003a98:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	685b      	ldr	r3, [r3, #4]
 8003a9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003aa0:	2201      	movs	r2, #1
 8003aa2:	69fb      	ldr	r3, [r7, #28]
 8003aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8003aa8:	43db      	mvns	r3, r3
 8003aaa:	69ba      	ldr	r2, [r7, #24]
 8003aac:	4013      	ands	r3, r2
 8003aae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	091b      	lsrs	r3, r3, #4
 8003ab6:	f003 0201 	and.w	r2, r3, #1
 8003aba:	69fb      	ldr	r3, [r7, #28]
 8003abc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac0:	69ba      	ldr	r2, [r7, #24]
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	69ba      	ldr	r2, [r7, #24]
 8003aca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	685b      	ldr	r3, [r3, #4]
 8003ad0:	f003 0303 	and.w	r3, r3, #3
 8003ad4:	2b03      	cmp	r3, #3
 8003ad6:	d017      	beq.n	8003b08 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	68db      	ldr	r3, [r3, #12]
 8003adc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003ade:	69fb      	ldr	r3, [r7, #28]
 8003ae0:	005b      	lsls	r3, r3, #1
 8003ae2:	2203      	movs	r2, #3
 8003ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ae8:	43db      	mvns	r3, r3
 8003aea:	69ba      	ldr	r2, [r7, #24]
 8003aec:	4013      	ands	r3, r2
 8003aee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	689a      	ldr	r2, [r3, #8]
 8003af4:	69fb      	ldr	r3, [r7, #28]
 8003af6:	005b      	lsls	r3, r3, #1
 8003af8:	fa02 f303 	lsl.w	r3, r2, r3
 8003afc:	69ba      	ldr	r2, [r7, #24]
 8003afe:	4313      	orrs	r3, r2
 8003b00:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	69ba      	ldr	r2, [r7, #24]
 8003b06:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	f003 0303 	and.w	r3, r3, #3
 8003b10:	2b02      	cmp	r3, #2
 8003b12:	d123      	bne.n	8003b5c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003b14:	69fb      	ldr	r3, [r7, #28]
 8003b16:	08da      	lsrs	r2, r3, #3
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	3208      	adds	r2, #8
 8003b1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b20:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003b22:	69fb      	ldr	r3, [r7, #28]
 8003b24:	f003 0307 	and.w	r3, r3, #7
 8003b28:	009b      	lsls	r3, r3, #2
 8003b2a:	220f      	movs	r2, #15
 8003b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b30:	43db      	mvns	r3, r3
 8003b32:	69ba      	ldr	r2, [r7, #24]
 8003b34:	4013      	ands	r3, r2
 8003b36:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	691a      	ldr	r2, [r3, #16]
 8003b3c:	69fb      	ldr	r3, [r7, #28]
 8003b3e:	f003 0307 	and.w	r3, r3, #7
 8003b42:	009b      	lsls	r3, r3, #2
 8003b44:	fa02 f303 	lsl.w	r3, r2, r3
 8003b48:	69ba      	ldr	r2, [r7, #24]
 8003b4a:	4313      	orrs	r3, r2
 8003b4c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003b4e:	69fb      	ldr	r3, [r7, #28]
 8003b50:	08da      	lsrs	r2, r3, #3
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	3208      	adds	r2, #8
 8003b56:	69b9      	ldr	r1, [r7, #24]
 8003b58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003b62:	69fb      	ldr	r3, [r7, #28]
 8003b64:	005b      	lsls	r3, r3, #1
 8003b66:	2203      	movs	r2, #3
 8003b68:	fa02 f303 	lsl.w	r3, r2, r3
 8003b6c:	43db      	mvns	r3, r3
 8003b6e:	69ba      	ldr	r2, [r7, #24]
 8003b70:	4013      	ands	r3, r2
 8003b72:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	f003 0203 	and.w	r2, r3, #3
 8003b7c:	69fb      	ldr	r3, [r7, #28]
 8003b7e:	005b      	lsls	r3, r3, #1
 8003b80:	fa02 f303 	lsl.w	r3, r2, r3
 8003b84:	69ba      	ldr	r2, [r7, #24]
 8003b86:	4313      	orrs	r3, r2
 8003b88:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	69ba      	ldr	r2, [r7, #24]
 8003b8e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	f000 80c0 	beq.w	8003d1e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	60fb      	str	r3, [r7, #12]
 8003ba2:	4b66      	ldr	r3, [pc, #408]	; (8003d3c <HAL_GPIO_Init+0x324>)
 8003ba4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ba6:	4a65      	ldr	r2, [pc, #404]	; (8003d3c <HAL_GPIO_Init+0x324>)
 8003ba8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003bac:	6453      	str	r3, [r2, #68]	; 0x44
 8003bae:	4b63      	ldr	r3, [pc, #396]	; (8003d3c <HAL_GPIO_Init+0x324>)
 8003bb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bb2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003bb6:	60fb      	str	r3, [r7, #12]
 8003bb8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003bba:	4a61      	ldr	r2, [pc, #388]	; (8003d40 <HAL_GPIO_Init+0x328>)
 8003bbc:	69fb      	ldr	r3, [r7, #28]
 8003bbe:	089b      	lsrs	r3, r3, #2
 8003bc0:	3302      	adds	r3, #2
 8003bc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003bc8:	69fb      	ldr	r3, [r7, #28]
 8003bca:	f003 0303 	and.w	r3, r3, #3
 8003bce:	009b      	lsls	r3, r3, #2
 8003bd0:	220f      	movs	r2, #15
 8003bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd6:	43db      	mvns	r3, r3
 8003bd8:	69ba      	ldr	r2, [r7, #24]
 8003bda:	4013      	ands	r3, r2
 8003bdc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	4a58      	ldr	r2, [pc, #352]	; (8003d44 <HAL_GPIO_Init+0x32c>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d037      	beq.n	8003c56 <HAL_GPIO_Init+0x23e>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	4a57      	ldr	r2, [pc, #348]	; (8003d48 <HAL_GPIO_Init+0x330>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d031      	beq.n	8003c52 <HAL_GPIO_Init+0x23a>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	4a56      	ldr	r2, [pc, #344]	; (8003d4c <HAL_GPIO_Init+0x334>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d02b      	beq.n	8003c4e <HAL_GPIO_Init+0x236>
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	4a55      	ldr	r2, [pc, #340]	; (8003d50 <HAL_GPIO_Init+0x338>)
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d025      	beq.n	8003c4a <HAL_GPIO_Init+0x232>
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	4a54      	ldr	r2, [pc, #336]	; (8003d54 <HAL_GPIO_Init+0x33c>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d01f      	beq.n	8003c46 <HAL_GPIO_Init+0x22e>
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	4a53      	ldr	r2, [pc, #332]	; (8003d58 <HAL_GPIO_Init+0x340>)
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d019      	beq.n	8003c42 <HAL_GPIO_Init+0x22a>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	4a52      	ldr	r2, [pc, #328]	; (8003d5c <HAL_GPIO_Init+0x344>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d013      	beq.n	8003c3e <HAL_GPIO_Init+0x226>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	4a51      	ldr	r2, [pc, #324]	; (8003d60 <HAL_GPIO_Init+0x348>)
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	d00d      	beq.n	8003c3a <HAL_GPIO_Init+0x222>
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	4a50      	ldr	r2, [pc, #320]	; (8003d64 <HAL_GPIO_Init+0x34c>)
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d007      	beq.n	8003c36 <HAL_GPIO_Init+0x21e>
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	4a4f      	ldr	r2, [pc, #316]	; (8003d68 <HAL_GPIO_Init+0x350>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d101      	bne.n	8003c32 <HAL_GPIO_Init+0x21a>
 8003c2e:	2309      	movs	r3, #9
 8003c30:	e012      	b.n	8003c58 <HAL_GPIO_Init+0x240>
 8003c32:	230a      	movs	r3, #10
 8003c34:	e010      	b.n	8003c58 <HAL_GPIO_Init+0x240>
 8003c36:	2308      	movs	r3, #8
 8003c38:	e00e      	b.n	8003c58 <HAL_GPIO_Init+0x240>
 8003c3a:	2307      	movs	r3, #7
 8003c3c:	e00c      	b.n	8003c58 <HAL_GPIO_Init+0x240>
 8003c3e:	2306      	movs	r3, #6
 8003c40:	e00a      	b.n	8003c58 <HAL_GPIO_Init+0x240>
 8003c42:	2305      	movs	r3, #5
 8003c44:	e008      	b.n	8003c58 <HAL_GPIO_Init+0x240>
 8003c46:	2304      	movs	r3, #4
 8003c48:	e006      	b.n	8003c58 <HAL_GPIO_Init+0x240>
 8003c4a:	2303      	movs	r3, #3
 8003c4c:	e004      	b.n	8003c58 <HAL_GPIO_Init+0x240>
 8003c4e:	2302      	movs	r3, #2
 8003c50:	e002      	b.n	8003c58 <HAL_GPIO_Init+0x240>
 8003c52:	2301      	movs	r3, #1
 8003c54:	e000      	b.n	8003c58 <HAL_GPIO_Init+0x240>
 8003c56:	2300      	movs	r3, #0
 8003c58:	69fa      	ldr	r2, [r7, #28]
 8003c5a:	f002 0203 	and.w	r2, r2, #3
 8003c5e:	0092      	lsls	r2, r2, #2
 8003c60:	4093      	lsls	r3, r2
 8003c62:	69ba      	ldr	r2, [r7, #24]
 8003c64:	4313      	orrs	r3, r2
 8003c66:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003c68:	4935      	ldr	r1, [pc, #212]	; (8003d40 <HAL_GPIO_Init+0x328>)
 8003c6a:	69fb      	ldr	r3, [r7, #28]
 8003c6c:	089b      	lsrs	r3, r3, #2
 8003c6e:	3302      	adds	r3, #2
 8003c70:	69ba      	ldr	r2, [r7, #24]
 8003c72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003c76:	4b3d      	ldr	r3, [pc, #244]	; (8003d6c <HAL_GPIO_Init+0x354>)
 8003c78:	689b      	ldr	r3, [r3, #8]
 8003c7a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c7c:	693b      	ldr	r3, [r7, #16]
 8003c7e:	43db      	mvns	r3, r3
 8003c80:	69ba      	ldr	r2, [r7, #24]
 8003c82:	4013      	ands	r3, r2
 8003c84:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003c86:	683b      	ldr	r3, [r7, #0]
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d003      	beq.n	8003c9a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003c92:	69ba      	ldr	r2, [r7, #24]
 8003c94:	693b      	ldr	r3, [r7, #16]
 8003c96:	4313      	orrs	r3, r2
 8003c98:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003c9a:	4a34      	ldr	r2, [pc, #208]	; (8003d6c <HAL_GPIO_Init+0x354>)
 8003c9c:	69bb      	ldr	r3, [r7, #24]
 8003c9e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003ca0:	4b32      	ldr	r3, [pc, #200]	; (8003d6c <HAL_GPIO_Init+0x354>)
 8003ca2:	68db      	ldr	r3, [r3, #12]
 8003ca4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ca6:	693b      	ldr	r3, [r7, #16]
 8003ca8:	43db      	mvns	r3, r3
 8003caa:	69ba      	ldr	r2, [r7, #24]
 8003cac:	4013      	ands	r3, r2
 8003cae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d003      	beq.n	8003cc4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003cbc:	69ba      	ldr	r2, [r7, #24]
 8003cbe:	693b      	ldr	r3, [r7, #16]
 8003cc0:	4313      	orrs	r3, r2
 8003cc2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003cc4:	4a29      	ldr	r2, [pc, #164]	; (8003d6c <HAL_GPIO_Init+0x354>)
 8003cc6:	69bb      	ldr	r3, [r7, #24]
 8003cc8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003cca:	4b28      	ldr	r3, [pc, #160]	; (8003d6c <HAL_GPIO_Init+0x354>)
 8003ccc:	685b      	ldr	r3, [r3, #4]
 8003cce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003cd0:	693b      	ldr	r3, [r7, #16]
 8003cd2:	43db      	mvns	r3, r3
 8003cd4:	69ba      	ldr	r2, [r7, #24]
 8003cd6:	4013      	ands	r3, r2
 8003cd8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d003      	beq.n	8003cee <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003ce6:	69ba      	ldr	r2, [r7, #24]
 8003ce8:	693b      	ldr	r3, [r7, #16]
 8003cea:	4313      	orrs	r3, r2
 8003cec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003cee:	4a1f      	ldr	r2, [pc, #124]	; (8003d6c <HAL_GPIO_Init+0x354>)
 8003cf0:	69bb      	ldr	r3, [r7, #24]
 8003cf2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003cf4:	4b1d      	ldr	r3, [pc, #116]	; (8003d6c <HAL_GPIO_Init+0x354>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003cfa:	693b      	ldr	r3, [r7, #16]
 8003cfc:	43db      	mvns	r3, r3
 8003cfe:	69ba      	ldr	r2, [r7, #24]
 8003d00:	4013      	ands	r3, r2
 8003d02:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d003      	beq.n	8003d18 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003d10:	69ba      	ldr	r2, [r7, #24]
 8003d12:	693b      	ldr	r3, [r7, #16]
 8003d14:	4313      	orrs	r3, r2
 8003d16:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003d18:	4a14      	ldr	r2, [pc, #80]	; (8003d6c <HAL_GPIO_Init+0x354>)
 8003d1a:	69bb      	ldr	r3, [r7, #24]
 8003d1c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d1e:	69fb      	ldr	r3, [r7, #28]
 8003d20:	3301      	adds	r3, #1
 8003d22:	61fb      	str	r3, [r7, #28]
 8003d24:	69fb      	ldr	r3, [r7, #28]
 8003d26:	2b0f      	cmp	r3, #15
 8003d28:	f67f ae84 	bls.w	8003a34 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003d2c:	bf00      	nop
 8003d2e:	bf00      	nop
 8003d30:	3724      	adds	r7, #36	; 0x24
 8003d32:	46bd      	mov	sp, r7
 8003d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d38:	4770      	bx	lr
 8003d3a:	bf00      	nop
 8003d3c:	40023800 	.word	0x40023800
 8003d40:	40013800 	.word	0x40013800
 8003d44:	40020000 	.word	0x40020000
 8003d48:	40020400 	.word	0x40020400
 8003d4c:	40020800 	.word	0x40020800
 8003d50:	40020c00 	.word	0x40020c00
 8003d54:	40021000 	.word	0x40021000
 8003d58:	40021400 	.word	0x40021400
 8003d5c:	40021800 	.word	0x40021800
 8003d60:	40021c00 	.word	0x40021c00
 8003d64:	40022000 	.word	0x40022000
 8003d68:	40022400 	.word	0x40022400
 8003d6c:	40013c00 	.word	0x40013c00

08003d70 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003d70:	b480      	push	{r7}
 8003d72:	b085      	sub	sp, #20
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
 8003d78:	460b      	mov	r3, r1
 8003d7a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	691a      	ldr	r2, [r3, #16]
 8003d80:	887b      	ldrh	r3, [r7, #2]
 8003d82:	4013      	ands	r3, r2
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d002      	beq.n	8003d8e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	73fb      	strb	r3, [r7, #15]
 8003d8c:	e001      	b.n	8003d92 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003d8e:	2300      	movs	r3, #0
 8003d90:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003d92:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d94:	4618      	mov	r0, r3
 8003d96:	3714      	adds	r7, #20
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9e:	4770      	bx	lr

08003da0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003da0:	b480      	push	{r7}
 8003da2:	b083      	sub	sp, #12
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
 8003da8:	460b      	mov	r3, r1
 8003daa:	807b      	strh	r3, [r7, #2]
 8003dac:	4613      	mov	r3, r2
 8003dae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003db0:	787b      	ldrb	r3, [r7, #1]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d003      	beq.n	8003dbe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003db6:	887a      	ldrh	r2, [r7, #2]
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003dbc:	e003      	b.n	8003dc6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003dbe:	887b      	ldrh	r3, [r7, #2]
 8003dc0:	041a      	lsls	r2, r3, #16
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	619a      	str	r2, [r3, #24]
}
 8003dc6:	bf00      	nop
 8003dc8:	370c      	adds	r7, #12
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd0:	4770      	bx	lr
	...

08003dd4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b082      	sub	sp, #8
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	4603      	mov	r3, r0
 8003ddc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003dde:	4b08      	ldr	r3, [pc, #32]	; (8003e00 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003de0:	695a      	ldr	r2, [r3, #20]
 8003de2:	88fb      	ldrh	r3, [r7, #6]
 8003de4:	4013      	ands	r3, r2
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d006      	beq.n	8003df8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003dea:	4a05      	ldr	r2, [pc, #20]	; (8003e00 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003dec:	88fb      	ldrh	r3, [r7, #6]
 8003dee:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003df0:	88fb      	ldrh	r3, [r7, #6]
 8003df2:	4618      	mov	r0, r3
 8003df4:	f7fd f9a2 	bl	800113c <HAL_GPIO_EXTI_Callback>
  }
}
 8003df8:	bf00      	nop
 8003dfa:	3708      	adds	r7, #8
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	bd80      	pop	{r7, pc}
 8003e00:	40013c00 	.word	0x40013c00

08003e04 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b082      	sub	sp, #8
 8003e08:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003e0e:	2300      	movs	r3, #0
 8003e10:	603b      	str	r3, [r7, #0]
 8003e12:	4b20      	ldr	r3, [pc, #128]	; (8003e94 <HAL_PWREx_EnableOverDrive+0x90>)
 8003e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e16:	4a1f      	ldr	r2, [pc, #124]	; (8003e94 <HAL_PWREx_EnableOverDrive+0x90>)
 8003e18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e1c:	6413      	str	r3, [r2, #64]	; 0x40
 8003e1e:	4b1d      	ldr	r3, [pc, #116]	; (8003e94 <HAL_PWREx_EnableOverDrive+0x90>)
 8003e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e26:	603b      	str	r3, [r7, #0]
 8003e28:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003e2a:	4b1b      	ldr	r3, [pc, #108]	; (8003e98 <HAL_PWREx_EnableOverDrive+0x94>)
 8003e2c:	2201      	movs	r2, #1
 8003e2e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003e30:	f7fe fcc2 	bl	80027b8 <HAL_GetTick>
 8003e34:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003e36:	e009      	b.n	8003e4c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003e38:	f7fe fcbe 	bl	80027b8 <HAL_GetTick>
 8003e3c:	4602      	mov	r2, r0
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	1ad3      	subs	r3, r2, r3
 8003e42:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003e46:	d901      	bls.n	8003e4c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8003e48:	2303      	movs	r3, #3
 8003e4a:	e01f      	b.n	8003e8c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003e4c:	4b13      	ldr	r3, [pc, #76]	; (8003e9c <HAL_PWREx_EnableOverDrive+0x98>)
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e58:	d1ee      	bne.n	8003e38 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003e5a:	4b11      	ldr	r3, [pc, #68]	; (8003ea0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003e5c:	2201      	movs	r2, #1
 8003e5e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003e60:	f7fe fcaa 	bl	80027b8 <HAL_GetTick>
 8003e64:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003e66:	e009      	b.n	8003e7c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003e68:	f7fe fca6 	bl	80027b8 <HAL_GetTick>
 8003e6c:	4602      	mov	r2, r0
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	1ad3      	subs	r3, r2, r3
 8003e72:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003e76:	d901      	bls.n	8003e7c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8003e78:	2303      	movs	r3, #3
 8003e7a:	e007      	b.n	8003e8c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003e7c:	4b07      	ldr	r3, [pc, #28]	; (8003e9c <HAL_PWREx_EnableOverDrive+0x98>)
 8003e7e:	685b      	ldr	r3, [r3, #4]
 8003e80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e84:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003e88:	d1ee      	bne.n	8003e68 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8003e8a:	2300      	movs	r3, #0
}
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	3708      	adds	r7, #8
 8003e90:	46bd      	mov	sp, r7
 8003e92:	bd80      	pop	{r7, pc}
 8003e94:	40023800 	.word	0x40023800
 8003e98:	420e0040 	.word	0x420e0040
 8003e9c:	40007000 	.word	0x40007000
 8003ea0:	420e0044 	.word	0x420e0044

08003ea4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b086      	sub	sp, #24
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d101      	bne.n	8003eb6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003eb2:	2301      	movs	r3, #1
 8003eb4:	e267      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f003 0301 	and.w	r3, r3, #1
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d075      	beq.n	8003fae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003ec2:	4b88      	ldr	r3, [pc, #544]	; (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003ec4:	689b      	ldr	r3, [r3, #8]
 8003ec6:	f003 030c 	and.w	r3, r3, #12
 8003eca:	2b04      	cmp	r3, #4
 8003ecc:	d00c      	beq.n	8003ee8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003ece:	4b85      	ldr	r3, [pc, #532]	; (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003ed0:	689b      	ldr	r3, [r3, #8]
 8003ed2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003ed6:	2b08      	cmp	r3, #8
 8003ed8:	d112      	bne.n	8003f00 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003eda:	4b82      	ldr	r3, [pc, #520]	; (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ee2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003ee6:	d10b      	bne.n	8003f00 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ee8:	4b7e      	ldr	r3, [pc, #504]	; (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d05b      	beq.n	8003fac <HAL_RCC_OscConfig+0x108>
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	685b      	ldr	r3, [r3, #4]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d157      	bne.n	8003fac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003efc:	2301      	movs	r3, #1
 8003efe:	e242      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f08:	d106      	bne.n	8003f18 <HAL_RCC_OscConfig+0x74>
 8003f0a:	4b76      	ldr	r3, [pc, #472]	; (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	4a75      	ldr	r2, [pc, #468]	; (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003f10:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f14:	6013      	str	r3, [r2, #0]
 8003f16:	e01d      	b.n	8003f54 <HAL_RCC_OscConfig+0xb0>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	685b      	ldr	r3, [r3, #4]
 8003f1c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003f20:	d10c      	bne.n	8003f3c <HAL_RCC_OscConfig+0x98>
 8003f22:	4b70      	ldr	r3, [pc, #448]	; (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	4a6f      	ldr	r2, [pc, #444]	; (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003f28:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003f2c:	6013      	str	r3, [r2, #0]
 8003f2e:	4b6d      	ldr	r3, [pc, #436]	; (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	4a6c      	ldr	r2, [pc, #432]	; (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003f34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f38:	6013      	str	r3, [r2, #0]
 8003f3a:	e00b      	b.n	8003f54 <HAL_RCC_OscConfig+0xb0>
 8003f3c:	4b69      	ldr	r3, [pc, #420]	; (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	4a68      	ldr	r2, [pc, #416]	; (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003f42:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f46:	6013      	str	r3, [r2, #0]
 8003f48:	4b66      	ldr	r3, [pc, #408]	; (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4a65      	ldr	r2, [pc, #404]	; (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003f4e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f52:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d013      	beq.n	8003f84 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f5c:	f7fe fc2c 	bl	80027b8 <HAL_GetTick>
 8003f60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f62:	e008      	b.n	8003f76 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f64:	f7fe fc28 	bl	80027b8 <HAL_GetTick>
 8003f68:	4602      	mov	r2, r0
 8003f6a:	693b      	ldr	r3, [r7, #16]
 8003f6c:	1ad3      	subs	r3, r2, r3
 8003f6e:	2b64      	cmp	r3, #100	; 0x64
 8003f70:	d901      	bls.n	8003f76 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003f72:	2303      	movs	r3, #3
 8003f74:	e207      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f76:	4b5b      	ldr	r3, [pc, #364]	; (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d0f0      	beq.n	8003f64 <HAL_RCC_OscConfig+0xc0>
 8003f82:	e014      	b.n	8003fae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f84:	f7fe fc18 	bl	80027b8 <HAL_GetTick>
 8003f88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f8a:	e008      	b.n	8003f9e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f8c:	f7fe fc14 	bl	80027b8 <HAL_GetTick>
 8003f90:	4602      	mov	r2, r0
 8003f92:	693b      	ldr	r3, [r7, #16]
 8003f94:	1ad3      	subs	r3, r2, r3
 8003f96:	2b64      	cmp	r3, #100	; 0x64
 8003f98:	d901      	bls.n	8003f9e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003f9a:	2303      	movs	r3, #3
 8003f9c:	e1f3      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f9e:	4b51      	ldr	r3, [pc, #324]	; (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d1f0      	bne.n	8003f8c <HAL_RCC_OscConfig+0xe8>
 8003faa:	e000      	b.n	8003fae <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f003 0302 	and.w	r3, r3, #2
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d063      	beq.n	8004082 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003fba:	4b4a      	ldr	r3, [pc, #296]	; (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003fbc:	689b      	ldr	r3, [r3, #8]
 8003fbe:	f003 030c 	and.w	r3, r3, #12
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d00b      	beq.n	8003fde <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003fc6:	4b47      	ldr	r3, [pc, #284]	; (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003fc8:	689b      	ldr	r3, [r3, #8]
 8003fca:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003fce:	2b08      	cmp	r3, #8
 8003fd0:	d11c      	bne.n	800400c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003fd2:	4b44      	ldr	r3, [pc, #272]	; (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d116      	bne.n	800400c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003fde:	4b41      	ldr	r3, [pc, #260]	; (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f003 0302 	and.w	r3, r3, #2
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d005      	beq.n	8003ff6 <HAL_RCC_OscConfig+0x152>
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	68db      	ldr	r3, [r3, #12]
 8003fee:	2b01      	cmp	r3, #1
 8003ff0:	d001      	beq.n	8003ff6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	e1c7      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ff6:	4b3b      	ldr	r3, [pc, #236]	; (80040e4 <HAL_RCC_OscConfig+0x240>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	691b      	ldr	r3, [r3, #16]
 8004002:	00db      	lsls	r3, r3, #3
 8004004:	4937      	ldr	r1, [pc, #220]	; (80040e4 <HAL_RCC_OscConfig+0x240>)
 8004006:	4313      	orrs	r3, r2
 8004008:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800400a:	e03a      	b.n	8004082 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	68db      	ldr	r3, [r3, #12]
 8004010:	2b00      	cmp	r3, #0
 8004012:	d020      	beq.n	8004056 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004014:	4b34      	ldr	r3, [pc, #208]	; (80040e8 <HAL_RCC_OscConfig+0x244>)
 8004016:	2201      	movs	r2, #1
 8004018:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800401a:	f7fe fbcd 	bl	80027b8 <HAL_GetTick>
 800401e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004020:	e008      	b.n	8004034 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004022:	f7fe fbc9 	bl	80027b8 <HAL_GetTick>
 8004026:	4602      	mov	r2, r0
 8004028:	693b      	ldr	r3, [r7, #16]
 800402a:	1ad3      	subs	r3, r2, r3
 800402c:	2b02      	cmp	r3, #2
 800402e:	d901      	bls.n	8004034 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004030:	2303      	movs	r3, #3
 8004032:	e1a8      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004034:	4b2b      	ldr	r3, [pc, #172]	; (80040e4 <HAL_RCC_OscConfig+0x240>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f003 0302 	and.w	r3, r3, #2
 800403c:	2b00      	cmp	r3, #0
 800403e:	d0f0      	beq.n	8004022 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004040:	4b28      	ldr	r3, [pc, #160]	; (80040e4 <HAL_RCC_OscConfig+0x240>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	691b      	ldr	r3, [r3, #16]
 800404c:	00db      	lsls	r3, r3, #3
 800404e:	4925      	ldr	r1, [pc, #148]	; (80040e4 <HAL_RCC_OscConfig+0x240>)
 8004050:	4313      	orrs	r3, r2
 8004052:	600b      	str	r3, [r1, #0]
 8004054:	e015      	b.n	8004082 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004056:	4b24      	ldr	r3, [pc, #144]	; (80040e8 <HAL_RCC_OscConfig+0x244>)
 8004058:	2200      	movs	r2, #0
 800405a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800405c:	f7fe fbac 	bl	80027b8 <HAL_GetTick>
 8004060:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004062:	e008      	b.n	8004076 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004064:	f7fe fba8 	bl	80027b8 <HAL_GetTick>
 8004068:	4602      	mov	r2, r0
 800406a:	693b      	ldr	r3, [r7, #16]
 800406c:	1ad3      	subs	r3, r2, r3
 800406e:	2b02      	cmp	r3, #2
 8004070:	d901      	bls.n	8004076 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004072:	2303      	movs	r3, #3
 8004074:	e187      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004076:	4b1b      	ldr	r3, [pc, #108]	; (80040e4 <HAL_RCC_OscConfig+0x240>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f003 0302 	and.w	r3, r3, #2
 800407e:	2b00      	cmp	r3, #0
 8004080:	d1f0      	bne.n	8004064 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f003 0308 	and.w	r3, r3, #8
 800408a:	2b00      	cmp	r3, #0
 800408c:	d036      	beq.n	80040fc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	695b      	ldr	r3, [r3, #20]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d016      	beq.n	80040c4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004096:	4b15      	ldr	r3, [pc, #84]	; (80040ec <HAL_RCC_OscConfig+0x248>)
 8004098:	2201      	movs	r2, #1
 800409a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800409c:	f7fe fb8c 	bl	80027b8 <HAL_GetTick>
 80040a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040a2:	e008      	b.n	80040b6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80040a4:	f7fe fb88 	bl	80027b8 <HAL_GetTick>
 80040a8:	4602      	mov	r2, r0
 80040aa:	693b      	ldr	r3, [r7, #16]
 80040ac:	1ad3      	subs	r3, r2, r3
 80040ae:	2b02      	cmp	r3, #2
 80040b0:	d901      	bls.n	80040b6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80040b2:	2303      	movs	r3, #3
 80040b4:	e167      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040b6:	4b0b      	ldr	r3, [pc, #44]	; (80040e4 <HAL_RCC_OscConfig+0x240>)
 80040b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80040ba:	f003 0302 	and.w	r3, r3, #2
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d0f0      	beq.n	80040a4 <HAL_RCC_OscConfig+0x200>
 80040c2:	e01b      	b.n	80040fc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80040c4:	4b09      	ldr	r3, [pc, #36]	; (80040ec <HAL_RCC_OscConfig+0x248>)
 80040c6:	2200      	movs	r2, #0
 80040c8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040ca:	f7fe fb75 	bl	80027b8 <HAL_GetTick>
 80040ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80040d0:	e00e      	b.n	80040f0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80040d2:	f7fe fb71 	bl	80027b8 <HAL_GetTick>
 80040d6:	4602      	mov	r2, r0
 80040d8:	693b      	ldr	r3, [r7, #16]
 80040da:	1ad3      	subs	r3, r2, r3
 80040dc:	2b02      	cmp	r3, #2
 80040de:	d907      	bls.n	80040f0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80040e0:	2303      	movs	r3, #3
 80040e2:	e150      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
 80040e4:	40023800 	.word	0x40023800
 80040e8:	42470000 	.word	0x42470000
 80040ec:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80040f0:	4b88      	ldr	r3, [pc, #544]	; (8004314 <HAL_RCC_OscConfig+0x470>)
 80040f2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80040f4:	f003 0302 	and.w	r3, r3, #2
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d1ea      	bne.n	80040d2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f003 0304 	and.w	r3, r3, #4
 8004104:	2b00      	cmp	r3, #0
 8004106:	f000 8097 	beq.w	8004238 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800410a:	2300      	movs	r3, #0
 800410c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800410e:	4b81      	ldr	r3, [pc, #516]	; (8004314 <HAL_RCC_OscConfig+0x470>)
 8004110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004112:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004116:	2b00      	cmp	r3, #0
 8004118:	d10f      	bne.n	800413a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800411a:	2300      	movs	r3, #0
 800411c:	60bb      	str	r3, [r7, #8]
 800411e:	4b7d      	ldr	r3, [pc, #500]	; (8004314 <HAL_RCC_OscConfig+0x470>)
 8004120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004122:	4a7c      	ldr	r2, [pc, #496]	; (8004314 <HAL_RCC_OscConfig+0x470>)
 8004124:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004128:	6413      	str	r3, [r2, #64]	; 0x40
 800412a:	4b7a      	ldr	r3, [pc, #488]	; (8004314 <HAL_RCC_OscConfig+0x470>)
 800412c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800412e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004132:	60bb      	str	r3, [r7, #8]
 8004134:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004136:	2301      	movs	r3, #1
 8004138:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800413a:	4b77      	ldr	r3, [pc, #476]	; (8004318 <HAL_RCC_OscConfig+0x474>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004142:	2b00      	cmp	r3, #0
 8004144:	d118      	bne.n	8004178 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004146:	4b74      	ldr	r3, [pc, #464]	; (8004318 <HAL_RCC_OscConfig+0x474>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	4a73      	ldr	r2, [pc, #460]	; (8004318 <HAL_RCC_OscConfig+0x474>)
 800414c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004150:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004152:	f7fe fb31 	bl	80027b8 <HAL_GetTick>
 8004156:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004158:	e008      	b.n	800416c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800415a:	f7fe fb2d 	bl	80027b8 <HAL_GetTick>
 800415e:	4602      	mov	r2, r0
 8004160:	693b      	ldr	r3, [r7, #16]
 8004162:	1ad3      	subs	r3, r2, r3
 8004164:	2b02      	cmp	r3, #2
 8004166:	d901      	bls.n	800416c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004168:	2303      	movs	r3, #3
 800416a:	e10c      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800416c:	4b6a      	ldr	r3, [pc, #424]	; (8004318 <HAL_RCC_OscConfig+0x474>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004174:	2b00      	cmp	r3, #0
 8004176:	d0f0      	beq.n	800415a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	689b      	ldr	r3, [r3, #8]
 800417c:	2b01      	cmp	r3, #1
 800417e:	d106      	bne.n	800418e <HAL_RCC_OscConfig+0x2ea>
 8004180:	4b64      	ldr	r3, [pc, #400]	; (8004314 <HAL_RCC_OscConfig+0x470>)
 8004182:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004184:	4a63      	ldr	r2, [pc, #396]	; (8004314 <HAL_RCC_OscConfig+0x470>)
 8004186:	f043 0301 	orr.w	r3, r3, #1
 800418a:	6713      	str	r3, [r2, #112]	; 0x70
 800418c:	e01c      	b.n	80041c8 <HAL_RCC_OscConfig+0x324>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	689b      	ldr	r3, [r3, #8]
 8004192:	2b05      	cmp	r3, #5
 8004194:	d10c      	bne.n	80041b0 <HAL_RCC_OscConfig+0x30c>
 8004196:	4b5f      	ldr	r3, [pc, #380]	; (8004314 <HAL_RCC_OscConfig+0x470>)
 8004198:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800419a:	4a5e      	ldr	r2, [pc, #376]	; (8004314 <HAL_RCC_OscConfig+0x470>)
 800419c:	f043 0304 	orr.w	r3, r3, #4
 80041a0:	6713      	str	r3, [r2, #112]	; 0x70
 80041a2:	4b5c      	ldr	r3, [pc, #368]	; (8004314 <HAL_RCC_OscConfig+0x470>)
 80041a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041a6:	4a5b      	ldr	r2, [pc, #364]	; (8004314 <HAL_RCC_OscConfig+0x470>)
 80041a8:	f043 0301 	orr.w	r3, r3, #1
 80041ac:	6713      	str	r3, [r2, #112]	; 0x70
 80041ae:	e00b      	b.n	80041c8 <HAL_RCC_OscConfig+0x324>
 80041b0:	4b58      	ldr	r3, [pc, #352]	; (8004314 <HAL_RCC_OscConfig+0x470>)
 80041b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041b4:	4a57      	ldr	r2, [pc, #348]	; (8004314 <HAL_RCC_OscConfig+0x470>)
 80041b6:	f023 0301 	bic.w	r3, r3, #1
 80041ba:	6713      	str	r3, [r2, #112]	; 0x70
 80041bc:	4b55      	ldr	r3, [pc, #340]	; (8004314 <HAL_RCC_OscConfig+0x470>)
 80041be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041c0:	4a54      	ldr	r2, [pc, #336]	; (8004314 <HAL_RCC_OscConfig+0x470>)
 80041c2:	f023 0304 	bic.w	r3, r3, #4
 80041c6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	689b      	ldr	r3, [r3, #8]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d015      	beq.n	80041fc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041d0:	f7fe faf2 	bl	80027b8 <HAL_GetTick>
 80041d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041d6:	e00a      	b.n	80041ee <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80041d8:	f7fe faee 	bl	80027b8 <HAL_GetTick>
 80041dc:	4602      	mov	r2, r0
 80041de:	693b      	ldr	r3, [r7, #16]
 80041e0:	1ad3      	subs	r3, r2, r3
 80041e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d901      	bls.n	80041ee <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80041ea:	2303      	movs	r3, #3
 80041ec:	e0cb      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041ee:	4b49      	ldr	r3, [pc, #292]	; (8004314 <HAL_RCC_OscConfig+0x470>)
 80041f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041f2:	f003 0302 	and.w	r3, r3, #2
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d0ee      	beq.n	80041d8 <HAL_RCC_OscConfig+0x334>
 80041fa:	e014      	b.n	8004226 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041fc:	f7fe fadc 	bl	80027b8 <HAL_GetTick>
 8004200:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004202:	e00a      	b.n	800421a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004204:	f7fe fad8 	bl	80027b8 <HAL_GetTick>
 8004208:	4602      	mov	r2, r0
 800420a:	693b      	ldr	r3, [r7, #16]
 800420c:	1ad3      	subs	r3, r2, r3
 800420e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004212:	4293      	cmp	r3, r2
 8004214:	d901      	bls.n	800421a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004216:	2303      	movs	r3, #3
 8004218:	e0b5      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800421a:	4b3e      	ldr	r3, [pc, #248]	; (8004314 <HAL_RCC_OscConfig+0x470>)
 800421c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800421e:	f003 0302 	and.w	r3, r3, #2
 8004222:	2b00      	cmp	r3, #0
 8004224:	d1ee      	bne.n	8004204 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004226:	7dfb      	ldrb	r3, [r7, #23]
 8004228:	2b01      	cmp	r3, #1
 800422a:	d105      	bne.n	8004238 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800422c:	4b39      	ldr	r3, [pc, #228]	; (8004314 <HAL_RCC_OscConfig+0x470>)
 800422e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004230:	4a38      	ldr	r2, [pc, #224]	; (8004314 <HAL_RCC_OscConfig+0x470>)
 8004232:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004236:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	699b      	ldr	r3, [r3, #24]
 800423c:	2b00      	cmp	r3, #0
 800423e:	f000 80a1 	beq.w	8004384 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004242:	4b34      	ldr	r3, [pc, #208]	; (8004314 <HAL_RCC_OscConfig+0x470>)
 8004244:	689b      	ldr	r3, [r3, #8]
 8004246:	f003 030c 	and.w	r3, r3, #12
 800424a:	2b08      	cmp	r3, #8
 800424c:	d05c      	beq.n	8004308 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	699b      	ldr	r3, [r3, #24]
 8004252:	2b02      	cmp	r3, #2
 8004254:	d141      	bne.n	80042da <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004256:	4b31      	ldr	r3, [pc, #196]	; (800431c <HAL_RCC_OscConfig+0x478>)
 8004258:	2200      	movs	r2, #0
 800425a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800425c:	f7fe faac 	bl	80027b8 <HAL_GetTick>
 8004260:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004262:	e008      	b.n	8004276 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004264:	f7fe faa8 	bl	80027b8 <HAL_GetTick>
 8004268:	4602      	mov	r2, r0
 800426a:	693b      	ldr	r3, [r7, #16]
 800426c:	1ad3      	subs	r3, r2, r3
 800426e:	2b02      	cmp	r3, #2
 8004270:	d901      	bls.n	8004276 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004272:	2303      	movs	r3, #3
 8004274:	e087      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004276:	4b27      	ldr	r3, [pc, #156]	; (8004314 <HAL_RCC_OscConfig+0x470>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800427e:	2b00      	cmp	r3, #0
 8004280:	d1f0      	bne.n	8004264 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	69da      	ldr	r2, [r3, #28]
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6a1b      	ldr	r3, [r3, #32]
 800428a:	431a      	orrs	r2, r3
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004290:	019b      	lsls	r3, r3, #6
 8004292:	431a      	orrs	r2, r3
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004298:	085b      	lsrs	r3, r3, #1
 800429a:	3b01      	subs	r3, #1
 800429c:	041b      	lsls	r3, r3, #16
 800429e:	431a      	orrs	r2, r3
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042a4:	061b      	lsls	r3, r3, #24
 80042a6:	491b      	ldr	r1, [pc, #108]	; (8004314 <HAL_RCC_OscConfig+0x470>)
 80042a8:	4313      	orrs	r3, r2
 80042aa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80042ac:	4b1b      	ldr	r3, [pc, #108]	; (800431c <HAL_RCC_OscConfig+0x478>)
 80042ae:	2201      	movs	r2, #1
 80042b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042b2:	f7fe fa81 	bl	80027b8 <HAL_GetTick>
 80042b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042b8:	e008      	b.n	80042cc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80042ba:	f7fe fa7d 	bl	80027b8 <HAL_GetTick>
 80042be:	4602      	mov	r2, r0
 80042c0:	693b      	ldr	r3, [r7, #16]
 80042c2:	1ad3      	subs	r3, r2, r3
 80042c4:	2b02      	cmp	r3, #2
 80042c6:	d901      	bls.n	80042cc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80042c8:	2303      	movs	r3, #3
 80042ca:	e05c      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042cc:	4b11      	ldr	r3, [pc, #68]	; (8004314 <HAL_RCC_OscConfig+0x470>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d0f0      	beq.n	80042ba <HAL_RCC_OscConfig+0x416>
 80042d8:	e054      	b.n	8004384 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042da:	4b10      	ldr	r3, [pc, #64]	; (800431c <HAL_RCC_OscConfig+0x478>)
 80042dc:	2200      	movs	r2, #0
 80042de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042e0:	f7fe fa6a 	bl	80027b8 <HAL_GetTick>
 80042e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042e6:	e008      	b.n	80042fa <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80042e8:	f7fe fa66 	bl	80027b8 <HAL_GetTick>
 80042ec:	4602      	mov	r2, r0
 80042ee:	693b      	ldr	r3, [r7, #16]
 80042f0:	1ad3      	subs	r3, r2, r3
 80042f2:	2b02      	cmp	r3, #2
 80042f4:	d901      	bls.n	80042fa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80042f6:	2303      	movs	r3, #3
 80042f8:	e045      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042fa:	4b06      	ldr	r3, [pc, #24]	; (8004314 <HAL_RCC_OscConfig+0x470>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004302:	2b00      	cmp	r3, #0
 8004304:	d1f0      	bne.n	80042e8 <HAL_RCC_OscConfig+0x444>
 8004306:	e03d      	b.n	8004384 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	699b      	ldr	r3, [r3, #24]
 800430c:	2b01      	cmp	r3, #1
 800430e:	d107      	bne.n	8004320 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004310:	2301      	movs	r3, #1
 8004312:	e038      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
 8004314:	40023800 	.word	0x40023800
 8004318:	40007000 	.word	0x40007000
 800431c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004320:	4b1b      	ldr	r3, [pc, #108]	; (8004390 <HAL_RCC_OscConfig+0x4ec>)
 8004322:	685b      	ldr	r3, [r3, #4]
 8004324:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	699b      	ldr	r3, [r3, #24]
 800432a:	2b01      	cmp	r3, #1
 800432c:	d028      	beq.n	8004380 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004338:	429a      	cmp	r2, r3
 800433a:	d121      	bne.n	8004380 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004346:	429a      	cmp	r2, r3
 8004348:	d11a      	bne.n	8004380 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800434a:	68fa      	ldr	r2, [r7, #12]
 800434c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004350:	4013      	ands	r3, r2
 8004352:	687a      	ldr	r2, [r7, #4]
 8004354:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004356:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004358:	4293      	cmp	r3, r2
 800435a:	d111      	bne.n	8004380 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004366:	085b      	lsrs	r3, r3, #1
 8004368:	3b01      	subs	r3, #1
 800436a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800436c:	429a      	cmp	r2, r3
 800436e:	d107      	bne.n	8004380 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800437a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800437c:	429a      	cmp	r2, r3
 800437e:	d001      	beq.n	8004384 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004380:	2301      	movs	r3, #1
 8004382:	e000      	b.n	8004386 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004384:	2300      	movs	r3, #0
}
 8004386:	4618      	mov	r0, r3
 8004388:	3718      	adds	r7, #24
 800438a:	46bd      	mov	sp, r7
 800438c:	bd80      	pop	{r7, pc}
 800438e:	bf00      	nop
 8004390:	40023800 	.word	0x40023800

08004394 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b084      	sub	sp, #16
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
 800439c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d101      	bne.n	80043a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80043a4:	2301      	movs	r3, #1
 80043a6:	e0cc      	b.n	8004542 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80043a8:	4b68      	ldr	r3, [pc, #416]	; (800454c <HAL_RCC_ClockConfig+0x1b8>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f003 030f 	and.w	r3, r3, #15
 80043b0:	683a      	ldr	r2, [r7, #0]
 80043b2:	429a      	cmp	r2, r3
 80043b4:	d90c      	bls.n	80043d0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043b6:	4b65      	ldr	r3, [pc, #404]	; (800454c <HAL_RCC_ClockConfig+0x1b8>)
 80043b8:	683a      	ldr	r2, [r7, #0]
 80043ba:	b2d2      	uxtb	r2, r2
 80043bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80043be:	4b63      	ldr	r3, [pc, #396]	; (800454c <HAL_RCC_ClockConfig+0x1b8>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f003 030f 	and.w	r3, r3, #15
 80043c6:	683a      	ldr	r2, [r7, #0]
 80043c8:	429a      	cmp	r2, r3
 80043ca:	d001      	beq.n	80043d0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80043cc:	2301      	movs	r3, #1
 80043ce:	e0b8      	b.n	8004542 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f003 0302 	and.w	r3, r3, #2
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d020      	beq.n	800441e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f003 0304 	and.w	r3, r3, #4
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d005      	beq.n	80043f4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80043e8:	4b59      	ldr	r3, [pc, #356]	; (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 80043ea:	689b      	ldr	r3, [r3, #8]
 80043ec:	4a58      	ldr	r2, [pc, #352]	; (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 80043ee:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80043f2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f003 0308 	and.w	r3, r3, #8
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d005      	beq.n	800440c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004400:	4b53      	ldr	r3, [pc, #332]	; (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 8004402:	689b      	ldr	r3, [r3, #8]
 8004404:	4a52      	ldr	r2, [pc, #328]	; (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 8004406:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800440a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800440c:	4b50      	ldr	r3, [pc, #320]	; (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 800440e:	689b      	ldr	r3, [r3, #8]
 8004410:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	689b      	ldr	r3, [r3, #8]
 8004418:	494d      	ldr	r1, [pc, #308]	; (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 800441a:	4313      	orrs	r3, r2
 800441c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f003 0301 	and.w	r3, r3, #1
 8004426:	2b00      	cmp	r3, #0
 8004428:	d044      	beq.n	80044b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	685b      	ldr	r3, [r3, #4]
 800442e:	2b01      	cmp	r3, #1
 8004430:	d107      	bne.n	8004442 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004432:	4b47      	ldr	r3, [pc, #284]	; (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800443a:	2b00      	cmp	r3, #0
 800443c:	d119      	bne.n	8004472 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800443e:	2301      	movs	r3, #1
 8004440:	e07f      	b.n	8004542 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	685b      	ldr	r3, [r3, #4]
 8004446:	2b02      	cmp	r3, #2
 8004448:	d003      	beq.n	8004452 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800444e:	2b03      	cmp	r3, #3
 8004450:	d107      	bne.n	8004462 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004452:	4b3f      	ldr	r3, [pc, #252]	; (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800445a:	2b00      	cmp	r3, #0
 800445c:	d109      	bne.n	8004472 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800445e:	2301      	movs	r3, #1
 8004460:	e06f      	b.n	8004542 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004462:	4b3b      	ldr	r3, [pc, #236]	; (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f003 0302 	and.w	r3, r3, #2
 800446a:	2b00      	cmp	r3, #0
 800446c:	d101      	bne.n	8004472 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800446e:	2301      	movs	r3, #1
 8004470:	e067      	b.n	8004542 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004472:	4b37      	ldr	r3, [pc, #220]	; (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 8004474:	689b      	ldr	r3, [r3, #8]
 8004476:	f023 0203 	bic.w	r2, r3, #3
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	685b      	ldr	r3, [r3, #4]
 800447e:	4934      	ldr	r1, [pc, #208]	; (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 8004480:	4313      	orrs	r3, r2
 8004482:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004484:	f7fe f998 	bl	80027b8 <HAL_GetTick>
 8004488:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800448a:	e00a      	b.n	80044a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800448c:	f7fe f994 	bl	80027b8 <HAL_GetTick>
 8004490:	4602      	mov	r2, r0
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	1ad3      	subs	r3, r2, r3
 8004496:	f241 3288 	movw	r2, #5000	; 0x1388
 800449a:	4293      	cmp	r3, r2
 800449c:	d901      	bls.n	80044a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800449e:	2303      	movs	r3, #3
 80044a0:	e04f      	b.n	8004542 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044a2:	4b2b      	ldr	r3, [pc, #172]	; (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 80044a4:	689b      	ldr	r3, [r3, #8]
 80044a6:	f003 020c 	and.w	r2, r3, #12
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	685b      	ldr	r3, [r3, #4]
 80044ae:	009b      	lsls	r3, r3, #2
 80044b0:	429a      	cmp	r2, r3
 80044b2:	d1eb      	bne.n	800448c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80044b4:	4b25      	ldr	r3, [pc, #148]	; (800454c <HAL_RCC_ClockConfig+0x1b8>)
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f003 030f 	and.w	r3, r3, #15
 80044bc:	683a      	ldr	r2, [r7, #0]
 80044be:	429a      	cmp	r2, r3
 80044c0:	d20c      	bcs.n	80044dc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044c2:	4b22      	ldr	r3, [pc, #136]	; (800454c <HAL_RCC_ClockConfig+0x1b8>)
 80044c4:	683a      	ldr	r2, [r7, #0]
 80044c6:	b2d2      	uxtb	r2, r2
 80044c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80044ca:	4b20      	ldr	r3, [pc, #128]	; (800454c <HAL_RCC_ClockConfig+0x1b8>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f003 030f 	and.w	r3, r3, #15
 80044d2:	683a      	ldr	r2, [r7, #0]
 80044d4:	429a      	cmp	r2, r3
 80044d6:	d001      	beq.n	80044dc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80044d8:	2301      	movs	r3, #1
 80044da:	e032      	b.n	8004542 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f003 0304 	and.w	r3, r3, #4
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d008      	beq.n	80044fa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80044e8:	4b19      	ldr	r3, [pc, #100]	; (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 80044ea:	689b      	ldr	r3, [r3, #8]
 80044ec:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	68db      	ldr	r3, [r3, #12]
 80044f4:	4916      	ldr	r1, [pc, #88]	; (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 80044f6:	4313      	orrs	r3, r2
 80044f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f003 0308 	and.w	r3, r3, #8
 8004502:	2b00      	cmp	r3, #0
 8004504:	d009      	beq.n	800451a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004506:	4b12      	ldr	r3, [pc, #72]	; (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 8004508:	689b      	ldr	r3, [r3, #8]
 800450a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	691b      	ldr	r3, [r3, #16]
 8004512:	00db      	lsls	r3, r3, #3
 8004514:	490e      	ldr	r1, [pc, #56]	; (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 8004516:	4313      	orrs	r3, r2
 8004518:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800451a:	f000 f821 	bl	8004560 <HAL_RCC_GetSysClockFreq>
 800451e:	4602      	mov	r2, r0
 8004520:	4b0b      	ldr	r3, [pc, #44]	; (8004550 <HAL_RCC_ClockConfig+0x1bc>)
 8004522:	689b      	ldr	r3, [r3, #8]
 8004524:	091b      	lsrs	r3, r3, #4
 8004526:	f003 030f 	and.w	r3, r3, #15
 800452a:	490a      	ldr	r1, [pc, #40]	; (8004554 <HAL_RCC_ClockConfig+0x1c0>)
 800452c:	5ccb      	ldrb	r3, [r1, r3]
 800452e:	fa22 f303 	lsr.w	r3, r2, r3
 8004532:	4a09      	ldr	r2, [pc, #36]	; (8004558 <HAL_RCC_ClockConfig+0x1c4>)
 8004534:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004536:	4b09      	ldr	r3, [pc, #36]	; (800455c <HAL_RCC_ClockConfig+0x1c8>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	4618      	mov	r0, r3
 800453c:	f7fe f8f8 	bl	8002730 <HAL_InitTick>

  return HAL_OK;
 8004540:	2300      	movs	r3, #0
}
 8004542:	4618      	mov	r0, r3
 8004544:	3710      	adds	r7, #16
 8004546:	46bd      	mov	sp, r7
 8004548:	bd80      	pop	{r7, pc}
 800454a:	bf00      	nop
 800454c:	40023c00 	.word	0x40023c00
 8004550:	40023800 	.word	0x40023800
 8004554:	0800a990 	.word	0x0800a990
 8004558:	2000000c 	.word	0x2000000c
 800455c:	20000010 	.word	0x20000010

08004560 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004560:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004564:	b090      	sub	sp, #64	; 0x40
 8004566:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004568:	2300      	movs	r3, #0
 800456a:	637b      	str	r3, [r7, #52]	; 0x34
 800456c:	2300      	movs	r3, #0
 800456e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004570:	2300      	movs	r3, #0
 8004572:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8004574:	2300      	movs	r3, #0
 8004576:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004578:	4b59      	ldr	r3, [pc, #356]	; (80046e0 <HAL_RCC_GetSysClockFreq+0x180>)
 800457a:	689b      	ldr	r3, [r3, #8]
 800457c:	f003 030c 	and.w	r3, r3, #12
 8004580:	2b08      	cmp	r3, #8
 8004582:	d00d      	beq.n	80045a0 <HAL_RCC_GetSysClockFreq+0x40>
 8004584:	2b08      	cmp	r3, #8
 8004586:	f200 80a1 	bhi.w	80046cc <HAL_RCC_GetSysClockFreq+0x16c>
 800458a:	2b00      	cmp	r3, #0
 800458c:	d002      	beq.n	8004594 <HAL_RCC_GetSysClockFreq+0x34>
 800458e:	2b04      	cmp	r3, #4
 8004590:	d003      	beq.n	800459a <HAL_RCC_GetSysClockFreq+0x3a>
 8004592:	e09b      	b.n	80046cc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004594:	4b53      	ldr	r3, [pc, #332]	; (80046e4 <HAL_RCC_GetSysClockFreq+0x184>)
 8004596:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8004598:	e09b      	b.n	80046d2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800459a:	4b53      	ldr	r3, [pc, #332]	; (80046e8 <HAL_RCC_GetSysClockFreq+0x188>)
 800459c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800459e:	e098      	b.n	80046d2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80045a0:	4b4f      	ldr	r3, [pc, #316]	; (80046e0 <HAL_RCC_GetSysClockFreq+0x180>)
 80045a2:	685b      	ldr	r3, [r3, #4]
 80045a4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80045a8:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80045aa:	4b4d      	ldr	r3, [pc, #308]	; (80046e0 <HAL_RCC_GetSysClockFreq+0x180>)
 80045ac:	685b      	ldr	r3, [r3, #4]
 80045ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d028      	beq.n	8004608 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80045b6:	4b4a      	ldr	r3, [pc, #296]	; (80046e0 <HAL_RCC_GetSysClockFreq+0x180>)
 80045b8:	685b      	ldr	r3, [r3, #4]
 80045ba:	099b      	lsrs	r3, r3, #6
 80045bc:	2200      	movs	r2, #0
 80045be:	623b      	str	r3, [r7, #32]
 80045c0:	627a      	str	r2, [r7, #36]	; 0x24
 80045c2:	6a3b      	ldr	r3, [r7, #32]
 80045c4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80045c8:	2100      	movs	r1, #0
 80045ca:	4b47      	ldr	r3, [pc, #284]	; (80046e8 <HAL_RCC_GetSysClockFreq+0x188>)
 80045cc:	fb03 f201 	mul.w	r2, r3, r1
 80045d0:	2300      	movs	r3, #0
 80045d2:	fb00 f303 	mul.w	r3, r0, r3
 80045d6:	4413      	add	r3, r2
 80045d8:	4a43      	ldr	r2, [pc, #268]	; (80046e8 <HAL_RCC_GetSysClockFreq+0x188>)
 80045da:	fba0 1202 	umull	r1, r2, r0, r2
 80045de:	62fa      	str	r2, [r7, #44]	; 0x2c
 80045e0:	460a      	mov	r2, r1
 80045e2:	62ba      	str	r2, [r7, #40]	; 0x28
 80045e4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80045e6:	4413      	add	r3, r2
 80045e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80045ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045ec:	2200      	movs	r2, #0
 80045ee:	61bb      	str	r3, [r7, #24]
 80045f0:	61fa      	str	r2, [r7, #28]
 80045f2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80045f6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80045fa:	f7fc fb55 	bl	8000ca8 <__aeabi_uldivmod>
 80045fe:	4602      	mov	r2, r0
 8004600:	460b      	mov	r3, r1
 8004602:	4613      	mov	r3, r2
 8004604:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004606:	e053      	b.n	80046b0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004608:	4b35      	ldr	r3, [pc, #212]	; (80046e0 <HAL_RCC_GetSysClockFreq+0x180>)
 800460a:	685b      	ldr	r3, [r3, #4]
 800460c:	099b      	lsrs	r3, r3, #6
 800460e:	2200      	movs	r2, #0
 8004610:	613b      	str	r3, [r7, #16]
 8004612:	617a      	str	r2, [r7, #20]
 8004614:	693b      	ldr	r3, [r7, #16]
 8004616:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800461a:	f04f 0b00 	mov.w	fp, #0
 800461e:	4652      	mov	r2, sl
 8004620:	465b      	mov	r3, fp
 8004622:	f04f 0000 	mov.w	r0, #0
 8004626:	f04f 0100 	mov.w	r1, #0
 800462a:	0159      	lsls	r1, r3, #5
 800462c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004630:	0150      	lsls	r0, r2, #5
 8004632:	4602      	mov	r2, r0
 8004634:	460b      	mov	r3, r1
 8004636:	ebb2 080a 	subs.w	r8, r2, sl
 800463a:	eb63 090b 	sbc.w	r9, r3, fp
 800463e:	f04f 0200 	mov.w	r2, #0
 8004642:	f04f 0300 	mov.w	r3, #0
 8004646:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800464a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800464e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004652:	ebb2 0408 	subs.w	r4, r2, r8
 8004656:	eb63 0509 	sbc.w	r5, r3, r9
 800465a:	f04f 0200 	mov.w	r2, #0
 800465e:	f04f 0300 	mov.w	r3, #0
 8004662:	00eb      	lsls	r3, r5, #3
 8004664:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004668:	00e2      	lsls	r2, r4, #3
 800466a:	4614      	mov	r4, r2
 800466c:	461d      	mov	r5, r3
 800466e:	eb14 030a 	adds.w	r3, r4, sl
 8004672:	603b      	str	r3, [r7, #0]
 8004674:	eb45 030b 	adc.w	r3, r5, fp
 8004678:	607b      	str	r3, [r7, #4]
 800467a:	f04f 0200 	mov.w	r2, #0
 800467e:	f04f 0300 	mov.w	r3, #0
 8004682:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004686:	4629      	mov	r1, r5
 8004688:	028b      	lsls	r3, r1, #10
 800468a:	4621      	mov	r1, r4
 800468c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004690:	4621      	mov	r1, r4
 8004692:	028a      	lsls	r2, r1, #10
 8004694:	4610      	mov	r0, r2
 8004696:	4619      	mov	r1, r3
 8004698:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800469a:	2200      	movs	r2, #0
 800469c:	60bb      	str	r3, [r7, #8]
 800469e:	60fa      	str	r2, [r7, #12]
 80046a0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80046a4:	f7fc fb00 	bl	8000ca8 <__aeabi_uldivmod>
 80046a8:	4602      	mov	r2, r0
 80046aa:	460b      	mov	r3, r1
 80046ac:	4613      	mov	r3, r2
 80046ae:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80046b0:	4b0b      	ldr	r3, [pc, #44]	; (80046e0 <HAL_RCC_GetSysClockFreq+0x180>)
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	0c1b      	lsrs	r3, r3, #16
 80046b6:	f003 0303 	and.w	r3, r3, #3
 80046ba:	3301      	adds	r3, #1
 80046bc:	005b      	lsls	r3, r3, #1
 80046be:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80046c0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80046c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80046c8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80046ca:	e002      	b.n	80046d2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80046cc:	4b05      	ldr	r3, [pc, #20]	; (80046e4 <HAL_RCC_GetSysClockFreq+0x184>)
 80046ce:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80046d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80046d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80046d4:	4618      	mov	r0, r3
 80046d6:	3740      	adds	r7, #64	; 0x40
 80046d8:	46bd      	mov	sp, r7
 80046da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80046de:	bf00      	nop
 80046e0:	40023800 	.word	0x40023800
 80046e4:	00f42400 	.word	0x00f42400
 80046e8:	017d7840 	.word	0x017d7840

080046ec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80046ec:	b480      	push	{r7}
 80046ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80046f0:	4b03      	ldr	r3, [pc, #12]	; (8004700 <HAL_RCC_GetHCLKFreq+0x14>)
 80046f2:	681b      	ldr	r3, [r3, #0]
}
 80046f4:	4618      	mov	r0, r3
 80046f6:	46bd      	mov	sp, r7
 80046f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fc:	4770      	bx	lr
 80046fe:	bf00      	nop
 8004700:	2000000c 	.word	0x2000000c

08004704 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004704:	b580      	push	{r7, lr}
 8004706:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004708:	f7ff fff0 	bl	80046ec <HAL_RCC_GetHCLKFreq>
 800470c:	4602      	mov	r2, r0
 800470e:	4b05      	ldr	r3, [pc, #20]	; (8004724 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004710:	689b      	ldr	r3, [r3, #8]
 8004712:	0a9b      	lsrs	r3, r3, #10
 8004714:	f003 0307 	and.w	r3, r3, #7
 8004718:	4903      	ldr	r1, [pc, #12]	; (8004728 <HAL_RCC_GetPCLK1Freq+0x24>)
 800471a:	5ccb      	ldrb	r3, [r1, r3]
 800471c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004720:	4618      	mov	r0, r3
 8004722:	bd80      	pop	{r7, pc}
 8004724:	40023800 	.word	0x40023800
 8004728:	0800a9a0 	.word	0x0800a9a0

0800472c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800472c:	b580      	push	{r7, lr}
 800472e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004730:	f7ff ffdc 	bl	80046ec <HAL_RCC_GetHCLKFreq>
 8004734:	4602      	mov	r2, r0
 8004736:	4b05      	ldr	r3, [pc, #20]	; (800474c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004738:	689b      	ldr	r3, [r3, #8]
 800473a:	0b5b      	lsrs	r3, r3, #13
 800473c:	f003 0307 	and.w	r3, r3, #7
 8004740:	4903      	ldr	r1, [pc, #12]	; (8004750 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004742:	5ccb      	ldrb	r3, [r1, r3]
 8004744:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004748:	4618      	mov	r0, r3
 800474a:	bd80      	pop	{r7, pc}
 800474c:	40023800 	.word	0x40023800
 8004750:	0800a9a0 	.word	0x0800a9a0

08004754 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004754:	b580      	push	{r7, lr}
 8004756:	b082      	sub	sp, #8
 8004758:	af00      	add	r7, sp, #0
 800475a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2b00      	cmp	r3, #0
 8004760:	d101      	bne.n	8004766 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004762:	2301      	movs	r3, #1
 8004764:	e041      	b.n	80047ea <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800476c:	b2db      	uxtb	r3, r3
 800476e:	2b00      	cmp	r3, #0
 8004770:	d106      	bne.n	8004780 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2200      	movs	r2, #0
 8004776:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800477a:	6878      	ldr	r0, [r7, #4]
 800477c:	f7fd fd90 	bl	80022a0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2202      	movs	r2, #2
 8004784:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681a      	ldr	r2, [r3, #0]
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	3304      	adds	r3, #4
 8004790:	4619      	mov	r1, r3
 8004792:	4610      	mov	r0, r2
 8004794:	f000 fad8 	bl	8004d48 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2201      	movs	r2, #1
 800479c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2201      	movs	r2, #1
 80047a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2201      	movs	r2, #1
 80047ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2201      	movs	r2, #1
 80047b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2201      	movs	r2, #1
 80047bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2201      	movs	r2, #1
 80047c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2201      	movs	r2, #1
 80047cc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2201      	movs	r2, #1
 80047d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2201      	movs	r2, #1
 80047dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2201      	movs	r2, #1
 80047e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80047e8:	2300      	movs	r3, #0
}
 80047ea:	4618      	mov	r0, r3
 80047ec:	3708      	adds	r7, #8
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bd80      	pop	{r7, pc}

080047f2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80047f2:	b580      	push	{r7, lr}
 80047f4:	b082      	sub	sp, #8
 80047f6:	af00      	add	r7, sp, #0
 80047f8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d101      	bne.n	8004804 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004800:	2301      	movs	r3, #1
 8004802:	e041      	b.n	8004888 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800480a:	b2db      	uxtb	r3, r3
 800480c:	2b00      	cmp	r3, #0
 800480e:	d106      	bne.n	800481e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2200      	movs	r2, #0
 8004814:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004818:	6878      	ldr	r0, [r7, #4]
 800481a:	f000 f839 	bl	8004890 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	2202      	movs	r2, #2
 8004822:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681a      	ldr	r2, [r3, #0]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	3304      	adds	r3, #4
 800482e:	4619      	mov	r1, r3
 8004830:	4610      	mov	r0, r2
 8004832:	f000 fa89 	bl	8004d48 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	2201      	movs	r2, #1
 800483a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2201      	movs	r2, #1
 8004842:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2201      	movs	r2, #1
 800484a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2201      	movs	r2, #1
 8004852:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2201      	movs	r2, #1
 800485a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2201      	movs	r2, #1
 8004862:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2201      	movs	r2, #1
 800486a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2201      	movs	r2, #1
 8004872:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	2201      	movs	r2, #1
 800487a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	2201      	movs	r2, #1
 8004882:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004886:	2300      	movs	r3, #0
}
 8004888:	4618      	mov	r0, r3
 800488a:	3708      	adds	r7, #8
 800488c:	46bd      	mov	sp, r7
 800488e:	bd80      	pop	{r7, pc}

08004890 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004890:	b480      	push	{r7}
 8004892:	b083      	sub	sp, #12
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004898:	bf00      	nop
 800489a:	370c      	adds	r7, #12
 800489c:	46bd      	mov	sp, r7
 800489e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a2:	4770      	bx	lr

080048a4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80048a4:	b580      	push	{r7, lr}
 80048a6:	b084      	sub	sp, #16
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]
 80048ac:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d109      	bne.n	80048c8 <HAL_TIM_PWM_Start+0x24>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80048ba:	b2db      	uxtb	r3, r3
 80048bc:	2b01      	cmp	r3, #1
 80048be:	bf14      	ite	ne
 80048c0:	2301      	movne	r3, #1
 80048c2:	2300      	moveq	r3, #0
 80048c4:	b2db      	uxtb	r3, r3
 80048c6:	e022      	b.n	800490e <HAL_TIM_PWM_Start+0x6a>
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	2b04      	cmp	r3, #4
 80048cc:	d109      	bne.n	80048e2 <HAL_TIM_PWM_Start+0x3e>
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80048d4:	b2db      	uxtb	r3, r3
 80048d6:	2b01      	cmp	r3, #1
 80048d8:	bf14      	ite	ne
 80048da:	2301      	movne	r3, #1
 80048dc:	2300      	moveq	r3, #0
 80048de:	b2db      	uxtb	r3, r3
 80048e0:	e015      	b.n	800490e <HAL_TIM_PWM_Start+0x6a>
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	2b08      	cmp	r3, #8
 80048e6:	d109      	bne.n	80048fc <HAL_TIM_PWM_Start+0x58>
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80048ee:	b2db      	uxtb	r3, r3
 80048f0:	2b01      	cmp	r3, #1
 80048f2:	bf14      	ite	ne
 80048f4:	2301      	movne	r3, #1
 80048f6:	2300      	moveq	r3, #0
 80048f8:	b2db      	uxtb	r3, r3
 80048fa:	e008      	b.n	800490e <HAL_TIM_PWM_Start+0x6a>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004902:	b2db      	uxtb	r3, r3
 8004904:	2b01      	cmp	r3, #1
 8004906:	bf14      	ite	ne
 8004908:	2301      	movne	r3, #1
 800490a:	2300      	moveq	r3, #0
 800490c:	b2db      	uxtb	r3, r3
 800490e:	2b00      	cmp	r3, #0
 8004910:	d001      	beq.n	8004916 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004912:	2301      	movs	r3, #1
 8004914:	e07c      	b.n	8004a10 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	2b00      	cmp	r3, #0
 800491a:	d104      	bne.n	8004926 <HAL_TIM_PWM_Start+0x82>
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2202      	movs	r2, #2
 8004920:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004924:	e013      	b.n	800494e <HAL_TIM_PWM_Start+0xaa>
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	2b04      	cmp	r3, #4
 800492a:	d104      	bne.n	8004936 <HAL_TIM_PWM_Start+0x92>
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2202      	movs	r2, #2
 8004930:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004934:	e00b      	b.n	800494e <HAL_TIM_PWM_Start+0xaa>
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	2b08      	cmp	r3, #8
 800493a:	d104      	bne.n	8004946 <HAL_TIM_PWM_Start+0xa2>
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2202      	movs	r2, #2
 8004940:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004944:	e003      	b.n	800494e <HAL_TIM_PWM_Start+0xaa>
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2202      	movs	r2, #2
 800494a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	2201      	movs	r2, #1
 8004954:	6839      	ldr	r1, [r7, #0]
 8004956:	4618      	mov	r0, r3
 8004958:	f000 fce0 	bl	800531c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	4a2d      	ldr	r2, [pc, #180]	; (8004a18 <HAL_TIM_PWM_Start+0x174>)
 8004962:	4293      	cmp	r3, r2
 8004964:	d004      	beq.n	8004970 <HAL_TIM_PWM_Start+0xcc>
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	4a2c      	ldr	r2, [pc, #176]	; (8004a1c <HAL_TIM_PWM_Start+0x178>)
 800496c:	4293      	cmp	r3, r2
 800496e:	d101      	bne.n	8004974 <HAL_TIM_PWM_Start+0xd0>
 8004970:	2301      	movs	r3, #1
 8004972:	e000      	b.n	8004976 <HAL_TIM_PWM_Start+0xd2>
 8004974:	2300      	movs	r3, #0
 8004976:	2b00      	cmp	r3, #0
 8004978:	d007      	beq.n	800498a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004988:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	4a22      	ldr	r2, [pc, #136]	; (8004a18 <HAL_TIM_PWM_Start+0x174>)
 8004990:	4293      	cmp	r3, r2
 8004992:	d022      	beq.n	80049da <HAL_TIM_PWM_Start+0x136>
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800499c:	d01d      	beq.n	80049da <HAL_TIM_PWM_Start+0x136>
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	4a1f      	ldr	r2, [pc, #124]	; (8004a20 <HAL_TIM_PWM_Start+0x17c>)
 80049a4:	4293      	cmp	r3, r2
 80049a6:	d018      	beq.n	80049da <HAL_TIM_PWM_Start+0x136>
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	4a1d      	ldr	r2, [pc, #116]	; (8004a24 <HAL_TIM_PWM_Start+0x180>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d013      	beq.n	80049da <HAL_TIM_PWM_Start+0x136>
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	4a1c      	ldr	r2, [pc, #112]	; (8004a28 <HAL_TIM_PWM_Start+0x184>)
 80049b8:	4293      	cmp	r3, r2
 80049ba:	d00e      	beq.n	80049da <HAL_TIM_PWM_Start+0x136>
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	4a16      	ldr	r2, [pc, #88]	; (8004a1c <HAL_TIM_PWM_Start+0x178>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d009      	beq.n	80049da <HAL_TIM_PWM_Start+0x136>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	4a18      	ldr	r2, [pc, #96]	; (8004a2c <HAL_TIM_PWM_Start+0x188>)
 80049cc:	4293      	cmp	r3, r2
 80049ce:	d004      	beq.n	80049da <HAL_TIM_PWM_Start+0x136>
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	4a16      	ldr	r2, [pc, #88]	; (8004a30 <HAL_TIM_PWM_Start+0x18c>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d111      	bne.n	80049fe <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	689b      	ldr	r3, [r3, #8]
 80049e0:	f003 0307 	and.w	r3, r3, #7
 80049e4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	2b06      	cmp	r3, #6
 80049ea:	d010      	beq.n	8004a0e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	681a      	ldr	r2, [r3, #0]
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f042 0201 	orr.w	r2, r2, #1
 80049fa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049fc:	e007      	b.n	8004a0e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	681a      	ldr	r2, [r3, #0]
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f042 0201 	orr.w	r2, r2, #1
 8004a0c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004a0e:	2300      	movs	r3, #0
}
 8004a10:	4618      	mov	r0, r3
 8004a12:	3710      	adds	r7, #16
 8004a14:	46bd      	mov	sp, r7
 8004a16:	bd80      	pop	{r7, pc}
 8004a18:	40010000 	.word	0x40010000
 8004a1c:	40010400 	.word	0x40010400
 8004a20:	40000400 	.word	0x40000400
 8004a24:	40000800 	.word	0x40000800
 8004a28:	40000c00 	.word	0x40000c00
 8004a2c:	40014000 	.word	0x40014000
 8004a30:	40001800 	.word	0x40001800

08004a34 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b086      	sub	sp, #24
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	60f8      	str	r0, [r7, #12]
 8004a3c:	60b9      	str	r1, [r7, #8]
 8004a3e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004a40:	2300      	movs	r3, #0
 8004a42:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a4a:	2b01      	cmp	r3, #1
 8004a4c:	d101      	bne.n	8004a52 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004a4e:	2302      	movs	r3, #2
 8004a50:	e0ae      	b.n	8004bb0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	2201      	movs	r2, #1
 8004a56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2b0c      	cmp	r3, #12
 8004a5e:	f200 809f 	bhi.w	8004ba0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004a62:	a201      	add	r2, pc, #4	; (adr r2, 8004a68 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004a64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a68:	08004a9d 	.word	0x08004a9d
 8004a6c:	08004ba1 	.word	0x08004ba1
 8004a70:	08004ba1 	.word	0x08004ba1
 8004a74:	08004ba1 	.word	0x08004ba1
 8004a78:	08004add 	.word	0x08004add
 8004a7c:	08004ba1 	.word	0x08004ba1
 8004a80:	08004ba1 	.word	0x08004ba1
 8004a84:	08004ba1 	.word	0x08004ba1
 8004a88:	08004b1f 	.word	0x08004b1f
 8004a8c:	08004ba1 	.word	0x08004ba1
 8004a90:	08004ba1 	.word	0x08004ba1
 8004a94:	08004ba1 	.word	0x08004ba1
 8004a98:	08004b5f 	.word	0x08004b5f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	68b9      	ldr	r1, [r7, #8]
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	f000 f9f0 	bl	8004e88 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	699a      	ldr	r2, [r3, #24]
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f042 0208 	orr.w	r2, r2, #8
 8004ab6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	699a      	ldr	r2, [r3, #24]
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f022 0204 	bic.w	r2, r2, #4
 8004ac6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	6999      	ldr	r1, [r3, #24]
 8004ace:	68bb      	ldr	r3, [r7, #8]
 8004ad0:	691a      	ldr	r2, [r3, #16]
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	430a      	orrs	r2, r1
 8004ad8:	619a      	str	r2, [r3, #24]
      break;
 8004ada:	e064      	b.n	8004ba6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	68b9      	ldr	r1, [r7, #8]
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	f000 fa40 	bl	8004f68 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	699a      	ldr	r2, [r3, #24]
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004af6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	699a      	ldr	r2, [r3, #24]
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b06:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	6999      	ldr	r1, [r3, #24]
 8004b0e:	68bb      	ldr	r3, [r7, #8]
 8004b10:	691b      	ldr	r3, [r3, #16]
 8004b12:	021a      	lsls	r2, r3, #8
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	430a      	orrs	r2, r1
 8004b1a:	619a      	str	r2, [r3, #24]
      break;
 8004b1c:	e043      	b.n	8004ba6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	68b9      	ldr	r1, [r7, #8]
 8004b24:	4618      	mov	r0, r3
 8004b26:	f000 fa95 	bl	8005054 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	69da      	ldr	r2, [r3, #28]
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f042 0208 	orr.w	r2, r2, #8
 8004b38:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	69da      	ldr	r2, [r3, #28]
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f022 0204 	bic.w	r2, r2, #4
 8004b48:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	69d9      	ldr	r1, [r3, #28]
 8004b50:	68bb      	ldr	r3, [r7, #8]
 8004b52:	691a      	ldr	r2, [r3, #16]
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	430a      	orrs	r2, r1
 8004b5a:	61da      	str	r2, [r3, #28]
      break;
 8004b5c:	e023      	b.n	8004ba6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	68b9      	ldr	r1, [r7, #8]
 8004b64:	4618      	mov	r0, r3
 8004b66:	f000 fae9 	bl	800513c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	69da      	ldr	r2, [r3, #28]
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004b78:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	69da      	ldr	r2, [r3, #28]
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b88:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	69d9      	ldr	r1, [r3, #28]
 8004b90:	68bb      	ldr	r3, [r7, #8]
 8004b92:	691b      	ldr	r3, [r3, #16]
 8004b94:	021a      	lsls	r2, r3, #8
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	430a      	orrs	r2, r1
 8004b9c:	61da      	str	r2, [r3, #28]
      break;
 8004b9e:	e002      	b.n	8004ba6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004ba0:	2301      	movs	r3, #1
 8004ba2:	75fb      	strb	r3, [r7, #23]
      break;
 8004ba4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	2200      	movs	r2, #0
 8004baa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004bae:	7dfb      	ldrb	r3, [r7, #23]
}
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	3718      	adds	r7, #24
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	bd80      	pop	{r7, pc}

08004bb8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	b084      	sub	sp, #16
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
 8004bc0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004bc2:	2300      	movs	r3, #0
 8004bc4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004bcc:	2b01      	cmp	r3, #1
 8004bce:	d101      	bne.n	8004bd4 <HAL_TIM_ConfigClockSource+0x1c>
 8004bd0:	2302      	movs	r3, #2
 8004bd2:	e0b4      	b.n	8004d3e <HAL_TIM_ConfigClockSource+0x186>
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2201      	movs	r2, #1
 8004bd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2202      	movs	r2, #2
 8004be0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	689b      	ldr	r3, [r3, #8]
 8004bea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004bf2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004bf4:	68bb      	ldr	r3, [r7, #8]
 8004bf6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004bfa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	68ba      	ldr	r2, [r7, #8]
 8004c02:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c0c:	d03e      	beq.n	8004c8c <HAL_TIM_ConfigClockSource+0xd4>
 8004c0e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c12:	f200 8087 	bhi.w	8004d24 <HAL_TIM_ConfigClockSource+0x16c>
 8004c16:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c1a:	f000 8086 	beq.w	8004d2a <HAL_TIM_ConfigClockSource+0x172>
 8004c1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c22:	d87f      	bhi.n	8004d24 <HAL_TIM_ConfigClockSource+0x16c>
 8004c24:	2b70      	cmp	r3, #112	; 0x70
 8004c26:	d01a      	beq.n	8004c5e <HAL_TIM_ConfigClockSource+0xa6>
 8004c28:	2b70      	cmp	r3, #112	; 0x70
 8004c2a:	d87b      	bhi.n	8004d24 <HAL_TIM_ConfigClockSource+0x16c>
 8004c2c:	2b60      	cmp	r3, #96	; 0x60
 8004c2e:	d050      	beq.n	8004cd2 <HAL_TIM_ConfigClockSource+0x11a>
 8004c30:	2b60      	cmp	r3, #96	; 0x60
 8004c32:	d877      	bhi.n	8004d24 <HAL_TIM_ConfigClockSource+0x16c>
 8004c34:	2b50      	cmp	r3, #80	; 0x50
 8004c36:	d03c      	beq.n	8004cb2 <HAL_TIM_ConfigClockSource+0xfa>
 8004c38:	2b50      	cmp	r3, #80	; 0x50
 8004c3a:	d873      	bhi.n	8004d24 <HAL_TIM_ConfigClockSource+0x16c>
 8004c3c:	2b40      	cmp	r3, #64	; 0x40
 8004c3e:	d058      	beq.n	8004cf2 <HAL_TIM_ConfigClockSource+0x13a>
 8004c40:	2b40      	cmp	r3, #64	; 0x40
 8004c42:	d86f      	bhi.n	8004d24 <HAL_TIM_ConfigClockSource+0x16c>
 8004c44:	2b30      	cmp	r3, #48	; 0x30
 8004c46:	d064      	beq.n	8004d12 <HAL_TIM_ConfigClockSource+0x15a>
 8004c48:	2b30      	cmp	r3, #48	; 0x30
 8004c4a:	d86b      	bhi.n	8004d24 <HAL_TIM_ConfigClockSource+0x16c>
 8004c4c:	2b20      	cmp	r3, #32
 8004c4e:	d060      	beq.n	8004d12 <HAL_TIM_ConfigClockSource+0x15a>
 8004c50:	2b20      	cmp	r3, #32
 8004c52:	d867      	bhi.n	8004d24 <HAL_TIM_ConfigClockSource+0x16c>
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d05c      	beq.n	8004d12 <HAL_TIM_ConfigClockSource+0x15a>
 8004c58:	2b10      	cmp	r3, #16
 8004c5a:	d05a      	beq.n	8004d12 <HAL_TIM_ConfigClockSource+0x15a>
 8004c5c:	e062      	b.n	8004d24 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6818      	ldr	r0, [r3, #0]
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	6899      	ldr	r1, [r3, #8]
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	685a      	ldr	r2, [r3, #4]
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	68db      	ldr	r3, [r3, #12]
 8004c6e:	f000 fb35 	bl	80052dc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	689b      	ldr	r3, [r3, #8]
 8004c78:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004c7a:	68bb      	ldr	r3, [r7, #8]
 8004c7c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004c80:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	68ba      	ldr	r2, [r7, #8]
 8004c88:	609a      	str	r2, [r3, #8]
      break;
 8004c8a:	e04f      	b.n	8004d2c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	6818      	ldr	r0, [r3, #0]
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	6899      	ldr	r1, [r3, #8]
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	685a      	ldr	r2, [r3, #4]
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	68db      	ldr	r3, [r3, #12]
 8004c9c:	f000 fb1e 	bl	80052dc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	689a      	ldr	r2, [r3, #8]
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004cae:	609a      	str	r2, [r3, #8]
      break;
 8004cb0:	e03c      	b.n	8004d2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6818      	ldr	r0, [r3, #0]
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	6859      	ldr	r1, [r3, #4]
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	68db      	ldr	r3, [r3, #12]
 8004cbe:	461a      	mov	r2, r3
 8004cc0:	f000 fa92 	bl	80051e8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	2150      	movs	r1, #80	; 0x50
 8004cca:	4618      	mov	r0, r3
 8004ccc:	f000 faeb 	bl	80052a6 <TIM_ITRx_SetConfig>
      break;
 8004cd0:	e02c      	b.n	8004d2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	6818      	ldr	r0, [r3, #0]
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	6859      	ldr	r1, [r3, #4]
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	68db      	ldr	r3, [r3, #12]
 8004cde:	461a      	mov	r2, r3
 8004ce0:	f000 fab1 	bl	8005246 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	2160      	movs	r1, #96	; 0x60
 8004cea:	4618      	mov	r0, r3
 8004cec:	f000 fadb 	bl	80052a6 <TIM_ITRx_SetConfig>
      break;
 8004cf0:	e01c      	b.n	8004d2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6818      	ldr	r0, [r3, #0]
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	6859      	ldr	r1, [r3, #4]
 8004cfa:	683b      	ldr	r3, [r7, #0]
 8004cfc:	68db      	ldr	r3, [r3, #12]
 8004cfe:	461a      	mov	r2, r3
 8004d00:	f000 fa72 	bl	80051e8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	2140      	movs	r1, #64	; 0x40
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	f000 facb 	bl	80052a6 <TIM_ITRx_SetConfig>
      break;
 8004d10:	e00c      	b.n	8004d2c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681a      	ldr	r2, [r3, #0]
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	4619      	mov	r1, r3
 8004d1c:	4610      	mov	r0, r2
 8004d1e:	f000 fac2 	bl	80052a6 <TIM_ITRx_SetConfig>
      break;
 8004d22:	e003      	b.n	8004d2c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004d24:	2301      	movs	r3, #1
 8004d26:	73fb      	strb	r3, [r7, #15]
      break;
 8004d28:	e000      	b.n	8004d2c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004d2a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2201      	movs	r2, #1
 8004d30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2200      	movs	r2, #0
 8004d38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004d3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d3e:	4618      	mov	r0, r3
 8004d40:	3710      	adds	r7, #16
 8004d42:	46bd      	mov	sp, r7
 8004d44:	bd80      	pop	{r7, pc}
	...

08004d48 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004d48:	b480      	push	{r7}
 8004d4a:	b085      	sub	sp, #20
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]
 8004d50:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	4a40      	ldr	r2, [pc, #256]	; (8004e5c <TIM_Base_SetConfig+0x114>)
 8004d5c:	4293      	cmp	r3, r2
 8004d5e:	d013      	beq.n	8004d88 <TIM_Base_SetConfig+0x40>
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d66:	d00f      	beq.n	8004d88 <TIM_Base_SetConfig+0x40>
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	4a3d      	ldr	r2, [pc, #244]	; (8004e60 <TIM_Base_SetConfig+0x118>)
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d00b      	beq.n	8004d88 <TIM_Base_SetConfig+0x40>
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	4a3c      	ldr	r2, [pc, #240]	; (8004e64 <TIM_Base_SetConfig+0x11c>)
 8004d74:	4293      	cmp	r3, r2
 8004d76:	d007      	beq.n	8004d88 <TIM_Base_SetConfig+0x40>
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	4a3b      	ldr	r2, [pc, #236]	; (8004e68 <TIM_Base_SetConfig+0x120>)
 8004d7c:	4293      	cmp	r3, r2
 8004d7e:	d003      	beq.n	8004d88 <TIM_Base_SetConfig+0x40>
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	4a3a      	ldr	r2, [pc, #232]	; (8004e6c <TIM_Base_SetConfig+0x124>)
 8004d84:	4293      	cmp	r3, r2
 8004d86:	d108      	bne.n	8004d9a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d8e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	685b      	ldr	r3, [r3, #4]
 8004d94:	68fa      	ldr	r2, [r7, #12]
 8004d96:	4313      	orrs	r3, r2
 8004d98:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	4a2f      	ldr	r2, [pc, #188]	; (8004e5c <TIM_Base_SetConfig+0x114>)
 8004d9e:	4293      	cmp	r3, r2
 8004da0:	d02b      	beq.n	8004dfa <TIM_Base_SetConfig+0xb2>
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004da8:	d027      	beq.n	8004dfa <TIM_Base_SetConfig+0xb2>
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	4a2c      	ldr	r2, [pc, #176]	; (8004e60 <TIM_Base_SetConfig+0x118>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d023      	beq.n	8004dfa <TIM_Base_SetConfig+0xb2>
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	4a2b      	ldr	r2, [pc, #172]	; (8004e64 <TIM_Base_SetConfig+0x11c>)
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d01f      	beq.n	8004dfa <TIM_Base_SetConfig+0xb2>
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	4a2a      	ldr	r2, [pc, #168]	; (8004e68 <TIM_Base_SetConfig+0x120>)
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	d01b      	beq.n	8004dfa <TIM_Base_SetConfig+0xb2>
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	4a29      	ldr	r2, [pc, #164]	; (8004e6c <TIM_Base_SetConfig+0x124>)
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d017      	beq.n	8004dfa <TIM_Base_SetConfig+0xb2>
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	4a28      	ldr	r2, [pc, #160]	; (8004e70 <TIM_Base_SetConfig+0x128>)
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d013      	beq.n	8004dfa <TIM_Base_SetConfig+0xb2>
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	4a27      	ldr	r2, [pc, #156]	; (8004e74 <TIM_Base_SetConfig+0x12c>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d00f      	beq.n	8004dfa <TIM_Base_SetConfig+0xb2>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	4a26      	ldr	r2, [pc, #152]	; (8004e78 <TIM_Base_SetConfig+0x130>)
 8004dde:	4293      	cmp	r3, r2
 8004de0:	d00b      	beq.n	8004dfa <TIM_Base_SetConfig+0xb2>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	4a25      	ldr	r2, [pc, #148]	; (8004e7c <TIM_Base_SetConfig+0x134>)
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d007      	beq.n	8004dfa <TIM_Base_SetConfig+0xb2>
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	4a24      	ldr	r2, [pc, #144]	; (8004e80 <TIM_Base_SetConfig+0x138>)
 8004dee:	4293      	cmp	r3, r2
 8004df0:	d003      	beq.n	8004dfa <TIM_Base_SetConfig+0xb2>
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	4a23      	ldr	r2, [pc, #140]	; (8004e84 <TIM_Base_SetConfig+0x13c>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d108      	bne.n	8004e0c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e00:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	68db      	ldr	r3, [r3, #12]
 8004e06:	68fa      	ldr	r2, [r7, #12]
 8004e08:	4313      	orrs	r3, r2
 8004e0a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	695b      	ldr	r3, [r3, #20]
 8004e16:	4313      	orrs	r3, r2
 8004e18:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	68fa      	ldr	r2, [r7, #12]
 8004e1e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	689a      	ldr	r2, [r3, #8]
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	681a      	ldr	r2, [r3, #0]
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	4a0a      	ldr	r2, [pc, #40]	; (8004e5c <TIM_Base_SetConfig+0x114>)
 8004e34:	4293      	cmp	r3, r2
 8004e36:	d003      	beq.n	8004e40 <TIM_Base_SetConfig+0xf8>
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	4a0c      	ldr	r2, [pc, #48]	; (8004e6c <TIM_Base_SetConfig+0x124>)
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	d103      	bne.n	8004e48 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	691a      	ldr	r2, [r3, #16]
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2201      	movs	r2, #1
 8004e4c:	615a      	str	r2, [r3, #20]
}
 8004e4e:	bf00      	nop
 8004e50:	3714      	adds	r7, #20
 8004e52:	46bd      	mov	sp, r7
 8004e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e58:	4770      	bx	lr
 8004e5a:	bf00      	nop
 8004e5c:	40010000 	.word	0x40010000
 8004e60:	40000400 	.word	0x40000400
 8004e64:	40000800 	.word	0x40000800
 8004e68:	40000c00 	.word	0x40000c00
 8004e6c:	40010400 	.word	0x40010400
 8004e70:	40014000 	.word	0x40014000
 8004e74:	40014400 	.word	0x40014400
 8004e78:	40014800 	.word	0x40014800
 8004e7c:	40001800 	.word	0x40001800
 8004e80:	40001c00 	.word	0x40001c00
 8004e84:	40002000 	.word	0x40002000

08004e88 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004e88:	b480      	push	{r7}
 8004e8a:	b087      	sub	sp, #28
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
 8004e90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6a1b      	ldr	r3, [r3, #32]
 8004e96:	f023 0201 	bic.w	r2, r3, #1
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6a1b      	ldr	r3, [r3, #32]
 8004ea2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	685b      	ldr	r3, [r3, #4]
 8004ea8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	699b      	ldr	r3, [r3, #24]
 8004eae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004eb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	f023 0303 	bic.w	r3, r3, #3
 8004ebe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	68fa      	ldr	r2, [r7, #12]
 8004ec6:	4313      	orrs	r3, r2
 8004ec8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004eca:	697b      	ldr	r3, [r7, #20]
 8004ecc:	f023 0302 	bic.w	r3, r3, #2
 8004ed0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	689b      	ldr	r3, [r3, #8]
 8004ed6:	697a      	ldr	r2, [r7, #20]
 8004ed8:	4313      	orrs	r3, r2
 8004eda:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	4a20      	ldr	r2, [pc, #128]	; (8004f60 <TIM_OC1_SetConfig+0xd8>)
 8004ee0:	4293      	cmp	r3, r2
 8004ee2:	d003      	beq.n	8004eec <TIM_OC1_SetConfig+0x64>
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	4a1f      	ldr	r2, [pc, #124]	; (8004f64 <TIM_OC1_SetConfig+0xdc>)
 8004ee8:	4293      	cmp	r3, r2
 8004eea:	d10c      	bne.n	8004f06 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004eec:	697b      	ldr	r3, [r7, #20]
 8004eee:	f023 0308 	bic.w	r3, r3, #8
 8004ef2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	68db      	ldr	r3, [r3, #12]
 8004ef8:	697a      	ldr	r2, [r7, #20]
 8004efa:	4313      	orrs	r3, r2
 8004efc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004efe:	697b      	ldr	r3, [r7, #20]
 8004f00:	f023 0304 	bic.w	r3, r3, #4
 8004f04:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	4a15      	ldr	r2, [pc, #84]	; (8004f60 <TIM_OC1_SetConfig+0xd8>)
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	d003      	beq.n	8004f16 <TIM_OC1_SetConfig+0x8e>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	4a14      	ldr	r2, [pc, #80]	; (8004f64 <TIM_OC1_SetConfig+0xdc>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d111      	bne.n	8004f3a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004f16:	693b      	ldr	r3, [r7, #16]
 8004f18:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004f1c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004f1e:	693b      	ldr	r3, [r7, #16]
 8004f20:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004f24:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	695b      	ldr	r3, [r3, #20]
 8004f2a:	693a      	ldr	r2, [r7, #16]
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	699b      	ldr	r3, [r3, #24]
 8004f34:	693a      	ldr	r2, [r7, #16]
 8004f36:	4313      	orrs	r3, r2
 8004f38:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	693a      	ldr	r2, [r7, #16]
 8004f3e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	68fa      	ldr	r2, [r7, #12]
 8004f44:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	685a      	ldr	r2, [r3, #4]
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	697a      	ldr	r2, [r7, #20]
 8004f52:	621a      	str	r2, [r3, #32]
}
 8004f54:	bf00      	nop
 8004f56:	371c      	adds	r7, #28
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5e:	4770      	bx	lr
 8004f60:	40010000 	.word	0x40010000
 8004f64:	40010400 	.word	0x40010400

08004f68 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004f68:	b480      	push	{r7}
 8004f6a:	b087      	sub	sp, #28
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
 8004f70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6a1b      	ldr	r3, [r3, #32]
 8004f76:	f023 0210 	bic.w	r2, r3, #16
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6a1b      	ldr	r3, [r3, #32]
 8004f82:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	685b      	ldr	r3, [r3, #4]
 8004f88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	699b      	ldr	r3, [r3, #24]
 8004f8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004f96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f9e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	021b      	lsls	r3, r3, #8
 8004fa6:	68fa      	ldr	r2, [r7, #12]
 8004fa8:	4313      	orrs	r3, r2
 8004faa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004fac:	697b      	ldr	r3, [r7, #20]
 8004fae:	f023 0320 	bic.w	r3, r3, #32
 8004fb2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	689b      	ldr	r3, [r3, #8]
 8004fb8:	011b      	lsls	r3, r3, #4
 8004fba:	697a      	ldr	r2, [r7, #20]
 8004fbc:	4313      	orrs	r3, r2
 8004fbe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	4a22      	ldr	r2, [pc, #136]	; (800504c <TIM_OC2_SetConfig+0xe4>)
 8004fc4:	4293      	cmp	r3, r2
 8004fc6:	d003      	beq.n	8004fd0 <TIM_OC2_SetConfig+0x68>
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	4a21      	ldr	r2, [pc, #132]	; (8005050 <TIM_OC2_SetConfig+0xe8>)
 8004fcc:	4293      	cmp	r3, r2
 8004fce:	d10d      	bne.n	8004fec <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004fd0:	697b      	ldr	r3, [r7, #20]
 8004fd2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004fd6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	68db      	ldr	r3, [r3, #12]
 8004fdc:	011b      	lsls	r3, r3, #4
 8004fde:	697a      	ldr	r2, [r7, #20]
 8004fe0:	4313      	orrs	r3, r2
 8004fe2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004fe4:	697b      	ldr	r3, [r7, #20]
 8004fe6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004fea:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	4a17      	ldr	r2, [pc, #92]	; (800504c <TIM_OC2_SetConfig+0xe4>)
 8004ff0:	4293      	cmp	r3, r2
 8004ff2:	d003      	beq.n	8004ffc <TIM_OC2_SetConfig+0x94>
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	4a16      	ldr	r2, [pc, #88]	; (8005050 <TIM_OC2_SetConfig+0xe8>)
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d113      	bne.n	8005024 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004ffc:	693b      	ldr	r3, [r7, #16]
 8004ffe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005002:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005004:	693b      	ldr	r3, [r7, #16]
 8005006:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800500a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	695b      	ldr	r3, [r3, #20]
 8005010:	009b      	lsls	r3, r3, #2
 8005012:	693a      	ldr	r2, [r7, #16]
 8005014:	4313      	orrs	r3, r2
 8005016:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	699b      	ldr	r3, [r3, #24]
 800501c:	009b      	lsls	r3, r3, #2
 800501e:	693a      	ldr	r2, [r7, #16]
 8005020:	4313      	orrs	r3, r2
 8005022:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	693a      	ldr	r2, [r7, #16]
 8005028:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	68fa      	ldr	r2, [r7, #12]
 800502e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	685a      	ldr	r2, [r3, #4]
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	697a      	ldr	r2, [r7, #20]
 800503c:	621a      	str	r2, [r3, #32]
}
 800503e:	bf00      	nop
 8005040:	371c      	adds	r7, #28
 8005042:	46bd      	mov	sp, r7
 8005044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005048:	4770      	bx	lr
 800504a:	bf00      	nop
 800504c:	40010000 	.word	0x40010000
 8005050:	40010400 	.word	0x40010400

08005054 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005054:	b480      	push	{r7}
 8005056:	b087      	sub	sp, #28
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
 800505c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6a1b      	ldr	r3, [r3, #32]
 8005062:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	6a1b      	ldr	r3, [r3, #32]
 800506e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	685b      	ldr	r3, [r3, #4]
 8005074:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	69db      	ldr	r3, [r3, #28]
 800507a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005082:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	f023 0303 	bic.w	r3, r3, #3
 800508a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	68fa      	ldr	r2, [r7, #12]
 8005092:	4313      	orrs	r3, r2
 8005094:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005096:	697b      	ldr	r3, [r7, #20]
 8005098:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800509c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800509e:	683b      	ldr	r3, [r7, #0]
 80050a0:	689b      	ldr	r3, [r3, #8]
 80050a2:	021b      	lsls	r3, r3, #8
 80050a4:	697a      	ldr	r2, [r7, #20]
 80050a6:	4313      	orrs	r3, r2
 80050a8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	4a21      	ldr	r2, [pc, #132]	; (8005134 <TIM_OC3_SetConfig+0xe0>)
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d003      	beq.n	80050ba <TIM_OC3_SetConfig+0x66>
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	4a20      	ldr	r2, [pc, #128]	; (8005138 <TIM_OC3_SetConfig+0xe4>)
 80050b6:	4293      	cmp	r3, r2
 80050b8:	d10d      	bne.n	80050d6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80050ba:	697b      	ldr	r3, [r7, #20]
 80050bc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80050c0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	68db      	ldr	r3, [r3, #12]
 80050c6:	021b      	lsls	r3, r3, #8
 80050c8:	697a      	ldr	r2, [r7, #20]
 80050ca:	4313      	orrs	r3, r2
 80050cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80050ce:	697b      	ldr	r3, [r7, #20]
 80050d0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80050d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	4a16      	ldr	r2, [pc, #88]	; (8005134 <TIM_OC3_SetConfig+0xe0>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d003      	beq.n	80050e6 <TIM_OC3_SetConfig+0x92>
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	4a15      	ldr	r2, [pc, #84]	; (8005138 <TIM_OC3_SetConfig+0xe4>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d113      	bne.n	800510e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80050e6:	693b      	ldr	r3, [r7, #16]
 80050e8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80050ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80050ee:	693b      	ldr	r3, [r7, #16]
 80050f0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80050f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	695b      	ldr	r3, [r3, #20]
 80050fa:	011b      	lsls	r3, r3, #4
 80050fc:	693a      	ldr	r2, [r7, #16]
 80050fe:	4313      	orrs	r3, r2
 8005100:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	699b      	ldr	r3, [r3, #24]
 8005106:	011b      	lsls	r3, r3, #4
 8005108:	693a      	ldr	r2, [r7, #16]
 800510a:	4313      	orrs	r3, r2
 800510c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	693a      	ldr	r2, [r7, #16]
 8005112:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	68fa      	ldr	r2, [r7, #12]
 8005118:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	685a      	ldr	r2, [r3, #4]
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	697a      	ldr	r2, [r7, #20]
 8005126:	621a      	str	r2, [r3, #32]
}
 8005128:	bf00      	nop
 800512a:	371c      	adds	r7, #28
 800512c:	46bd      	mov	sp, r7
 800512e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005132:	4770      	bx	lr
 8005134:	40010000 	.word	0x40010000
 8005138:	40010400 	.word	0x40010400

0800513c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800513c:	b480      	push	{r7}
 800513e:	b087      	sub	sp, #28
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
 8005144:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6a1b      	ldr	r3, [r3, #32]
 800514a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6a1b      	ldr	r3, [r3, #32]
 8005156:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	685b      	ldr	r3, [r3, #4]
 800515c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	69db      	ldr	r3, [r3, #28]
 8005162:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800516a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005172:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	021b      	lsls	r3, r3, #8
 800517a:	68fa      	ldr	r2, [r7, #12]
 800517c:	4313      	orrs	r3, r2
 800517e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005180:	693b      	ldr	r3, [r7, #16]
 8005182:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005186:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	689b      	ldr	r3, [r3, #8]
 800518c:	031b      	lsls	r3, r3, #12
 800518e:	693a      	ldr	r2, [r7, #16]
 8005190:	4313      	orrs	r3, r2
 8005192:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	4a12      	ldr	r2, [pc, #72]	; (80051e0 <TIM_OC4_SetConfig+0xa4>)
 8005198:	4293      	cmp	r3, r2
 800519a:	d003      	beq.n	80051a4 <TIM_OC4_SetConfig+0x68>
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	4a11      	ldr	r2, [pc, #68]	; (80051e4 <TIM_OC4_SetConfig+0xa8>)
 80051a0:	4293      	cmp	r3, r2
 80051a2:	d109      	bne.n	80051b8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80051a4:	697b      	ldr	r3, [r7, #20]
 80051a6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80051aa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	695b      	ldr	r3, [r3, #20]
 80051b0:	019b      	lsls	r3, r3, #6
 80051b2:	697a      	ldr	r2, [r7, #20]
 80051b4:	4313      	orrs	r3, r2
 80051b6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	697a      	ldr	r2, [r7, #20]
 80051bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	68fa      	ldr	r2, [r7, #12]
 80051c2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	685a      	ldr	r2, [r3, #4]
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	693a      	ldr	r2, [r7, #16]
 80051d0:	621a      	str	r2, [r3, #32]
}
 80051d2:	bf00      	nop
 80051d4:	371c      	adds	r7, #28
 80051d6:	46bd      	mov	sp, r7
 80051d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051dc:	4770      	bx	lr
 80051de:	bf00      	nop
 80051e0:	40010000 	.word	0x40010000
 80051e4:	40010400 	.word	0x40010400

080051e8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80051e8:	b480      	push	{r7}
 80051ea:	b087      	sub	sp, #28
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	60f8      	str	r0, [r7, #12]
 80051f0:	60b9      	str	r1, [r7, #8]
 80051f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	6a1b      	ldr	r3, [r3, #32]
 80051f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	6a1b      	ldr	r3, [r3, #32]
 80051fe:	f023 0201 	bic.w	r2, r3, #1
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	699b      	ldr	r3, [r3, #24]
 800520a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800520c:	693b      	ldr	r3, [r7, #16]
 800520e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005212:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	011b      	lsls	r3, r3, #4
 8005218:	693a      	ldr	r2, [r7, #16]
 800521a:	4313      	orrs	r3, r2
 800521c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800521e:	697b      	ldr	r3, [r7, #20]
 8005220:	f023 030a 	bic.w	r3, r3, #10
 8005224:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005226:	697a      	ldr	r2, [r7, #20]
 8005228:	68bb      	ldr	r3, [r7, #8]
 800522a:	4313      	orrs	r3, r2
 800522c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	693a      	ldr	r2, [r7, #16]
 8005232:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	697a      	ldr	r2, [r7, #20]
 8005238:	621a      	str	r2, [r3, #32]
}
 800523a:	bf00      	nop
 800523c:	371c      	adds	r7, #28
 800523e:	46bd      	mov	sp, r7
 8005240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005244:	4770      	bx	lr

08005246 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005246:	b480      	push	{r7}
 8005248:	b087      	sub	sp, #28
 800524a:	af00      	add	r7, sp, #0
 800524c:	60f8      	str	r0, [r7, #12]
 800524e:	60b9      	str	r1, [r7, #8]
 8005250:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	6a1b      	ldr	r3, [r3, #32]
 8005256:	f023 0210 	bic.w	r2, r3, #16
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	699b      	ldr	r3, [r3, #24]
 8005262:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	6a1b      	ldr	r3, [r3, #32]
 8005268:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800526a:	697b      	ldr	r3, [r7, #20]
 800526c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005270:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	031b      	lsls	r3, r3, #12
 8005276:	697a      	ldr	r2, [r7, #20]
 8005278:	4313      	orrs	r3, r2
 800527a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800527c:	693b      	ldr	r3, [r7, #16]
 800527e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005282:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	011b      	lsls	r3, r3, #4
 8005288:	693a      	ldr	r2, [r7, #16]
 800528a:	4313      	orrs	r3, r2
 800528c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	697a      	ldr	r2, [r7, #20]
 8005292:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	693a      	ldr	r2, [r7, #16]
 8005298:	621a      	str	r2, [r3, #32]
}
 800529a:	bf00      	nop
 800529c:	371c      	adds	r7, #28
 800529e:	46bd      	mov	sp, r7
 80052a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a4:	4770      	bx	lr

080052a6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80052a6:	b480      	push	{r7}
 80052a8:	b085      	sub	sp, #20
 80052aa:	af00      	add	r7, sp, #0
 80052ac:	6078      	str	r0, [r7, #4]
 80052ae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	689b      	ldr	r3, [r3, #8]
 80052b4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052bc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80052be:	683a      	ldr	r2, [r7, #0]
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	4313      	orrs	r3, r2
 80052c4:	f043 0307 	orr.w	r3, r3, #7
 80052c8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	68fa      	ldr	r2, [r7, #12]
 80052ce:	609a      	str	r2, [r3, #8]
}
 80052d0:	bf00      	nop
 80052d2:	3714      	adds	r7, #20
 80052d4:	46bd      	mov	sp, r7
 80052d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052da:	4770      	bx	lr

080052dc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80052dc:	b480      	push	{r7}
 80052de:	b087      	sub	sp, #28
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	60f8      	str	r0, [r7, #12]
 80052e4:	60b9      	str	r1, [r7, #8]
 80052e6:	607a      	str	r2, [r7, #4]
 80052e8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	689b      	ldr	r3, [r3, #8]
 80052ee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80052f0:	697b      	ldr	r3, [r7, #20]
 80052f2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80052f6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80052f8:	683b      	ldr	r3, [r7, #0]
 80052fa:	021a      	lsls	r2, r3, #8
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	431a      	orrs	r2, r3
 8005300:	68bb      	ldr	r3, [r7, #8]
 8005302:	4313      	orrs	r3, r2
 8005304:	697a      	ldr	r2, [r7, #20]
 8005306:	4313      	orrs	r3, r2
 8005308:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	697a      	ldr	r2, [r7, #20]
 800530e:	609a      	str	r2, [r3, #8]
}
 8005310:	bf00      	nop
 8005312:	371c      	adds	r7, #28
 8005314:	46bd      	mov	sp, r7
 8005316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531a:	4770      	bx	lr

0800531c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800531c:	b480      	push	{r7}
 800531e:	b087      	sub	sp, #28
 8005320:	af00      	add	r7, sp, #0
 8005322:	60f8      	str	r0, [r7, #12]
 8005324:	60b9      	str	r1, [r7, #8]
 8005326:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005328:	68bb      	ldr	r3, [r7, #8]
 800532a:	f003 031f 	and.w	r3, r3, #31
 800532e:	2201      	movs	r2, #1
 8005330:	fa02 f303 	lsl.w	r3, r2, r3
 8005334:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	6a1a      	ldr	r2, [r3, #32]
 800533a:	697b      	ldr	r3, [r7, #20]
 800533c:	43db      	mvns	r3, r3
 800533e:	401a      	ands	r2, r3
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	6a1a      	ldr	r2, [r3, #32]
 8005348:	68bb      	ldr	r3, [r7, #8]
 800534a:	f003 031f 	and.w	r3, r3, #31
 800534e:	6879      	ldr	r1, [r7, #4]
 8005350:	fa01 f303 	lsl.w	r3, r1, r3
 8005354:	431a      	orrs	r2, r3
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	621a      	str	r2, [r3, #32]
}
 800535a:	bf00      	nop
 800535c:	371c      	adds	r7, #28
 800535e:	46bd      	mov	sp, r7
 8005360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005364:	4770      	bx	lr
	...

08005368 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005368:	b480      	push	{r7}
 800536a:	b085      	sub	sp, #20
 800536c:	af00      	add	r7, sp, #0
 800536e:	6078      	str	r0, [r7, #4]
 8005370:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005378:	2b01      	cmp	r3, #1
 800537a:	d101      	bne.n	8005380 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800537c:	2302      	movs	r3, #2
 800537e:	e05a      	b.n	8005436 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2201      	movs	r2, #1
 8005384:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2202      	movs	r2, #2
 800538c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	685b      	ldr	r3, [r3, #4]
 8005396:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	689b      	ldr	r3, [r3, #8]
 800539e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80053a6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80053a8:	683b      	ldr	r3, [r7, #0]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	68fa      	ldr	r2, [r7, #12]
 80053ae:	4313      	orrs	r3, r2
 80053b0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	68fa      	ldr	r2, [r7, #12]
 80053b8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	4a21      	ldr	r2, [pc, #132]	; (8005444 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80053c0:	4293      	cmp	r3, r2
 80053c2:	d022      	beq.n	800540a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053cc:	d01d      	beq.n	800540a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	4a1d      	ldr	r2, [pc, #116]	; (8005448 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80053d4:	4293      	cmp	r3, r2
 80053d6:	d018      	beq.n	800540a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	4a1b      	ldr	r2, [pc, #108]	; (800544c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d013      	beq.n	800540a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	4a1a      	ldr	r2, [pc, #104]	; (8005450 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80053e8:	4293      	cmp	r3, r2
 80053ea:	d00e      	beq.n	800540a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	4a18      	ldr	r2, [pc, #96]	; (8005454 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80053f2:	4293      	cmp	r3, r2
 80053f4:	d009      	beq.n	800540a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	4a17      	ldr	r2, [pc, #92]	; (8005458 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80053fc:	4293      	cmp	r3, r2
 80053fe:	d004      	beq.n	800540a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	4a15      	ldr	r2, [pc, #84]	; (800545c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005406:	4293      	cmp	r3, r2
 8005408:	d10c      	bne.n	8005424 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800540a:	68bb      	ldr	r3, [r7, #8]
 800540c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005410:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	685b      	ldr	r3, [r3, #4]
 8005416:	68ba      	ldr	r2, [r7, #8]
 8005418:	4313      	orrs	r3, r2
 800541a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	68ba      	ldr	r2, [r7, #8]
 8005422:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2201      	movs	r2, #1
 8005428:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2200      	movs	r2, #0
 8005430:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005434:	2300      	movs	r3, #0
}
 8005436:	4618      	mov	r0, r3
 8005438:	3714      	adds	r7, #20
 800543a:	46bd      	mov	sp, r7
 800543c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005440:	4770      	bx	lr
 8005442:	bf00      	nop
 8005444:	40010000 	.word	0x40010000
 8005448:	40000400 	.word	0x40000400
 800544c:	40000800 	.word	0x40000800
 8005450:	40000c00 	.word	0x40000c00
 8005454:	40010400 	.word	0x40010400
 8005458:	40014000 	.word	0x40014000
 800545c:	40001800 	.word	0x40001800

08005460 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005460:	b480      	push	{r7}
 8005462:	b085      	sub	sp, #20
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
 8005468:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800546a:	2300      	movs	r3, #0
 800546c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005474:	2b01      	cmp	r3, #1
 8005476:	d101      	bne.n	800547c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005478:	2302      	movs	r3, #2
 800547a:	e03d      	b.n	80054f8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2201      	movs	r2, #1
 8005480:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	68db      	ldr	r3, [r3, #12]
 800548e:	4313      	orrs	r3, r2
 8005490:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005498:	683b      	ldr	r3, [r7, #0]
 800549a:	689b      	ldr	r3, [r3, #8]
 800549c:	4313      	orrs	r3, r2
 800549e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80054a6:	683b      	ldr	r3, [r7, #0]
 80054a8:	685b      	ldr	r3, [r3, #4]
 80054aa:	4313      	orrs	r3, r2
 80054ac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	4313      	orrs	r3, r2
 80054ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	691b      	ldr	r3, [r3, #16]
 80054c6:	4313      	orrs	r3, r2
 80054c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	695b      	ldr	r3, [r3, #20]
 80054d4:	4313      	orrs	r3, r2
 80054d6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	69db      	ldr	r3, [r3, #28]
 80054e2:	4313      	orrs	r3, r2
 80054e4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	68fa      	ldr	r2, [r7, #12]
 80054ec:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2200      	movs	r2, #0
 80054f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80054f6:	2300      	movs	r3, #0
}
 80054f8:	4618      	mov	r0, r3
 80054fa:	3714      	adds	r7, #20
 80054fc:	46bd      	mov	sp, r7
 80054fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005502:	4770      	bx	lr

08005504 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005504:	b580      	push	{r7, lr}
 8005506:	b082      	sub	sp, #8
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d101      	bne.n	8005516 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005512:	2301      	movs	r3, #1
 8005514:	e03f      	b.n	8005596 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800551c:	b2db      	uxtb	r3, r3
 800551e:	2b00      	cmp	r3, #0
 8005520:	d106      	bne.n	8005530 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2200      	movs	r2, #0
 8005526:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800552a:	6878      	ldr	r0, [r7, #4]
 800552c:	f7fc ff14 	bl	8002358 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2224      	movs	r2, #36	; 0x24
 8005534:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	68da      	ldr	r2, [r3, #12]
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005546:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005548:	6878      	ldr	r0, [r7, #4]
 800554a:	f000 ff9b 	bl	8006484 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	691a      	ldr	r2, [r3, #16]
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800555c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	695a      	ldr	r2, [r3, #20]
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800556c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	68da      	ldr	r2, [r3, #12]
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800557c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	2200      	movs	r2, #0
 8005582:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2220      	movs	r2, #32
 8005588:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2220      	movs	r2, #32
 8005590:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005594:	2300      	movs	r3, #0
}
 8005596:	4618      	mov	r0, r3
 8005598:	3708      	adds	r7, #8
 800559a:	46bd      	mov	sp, r7
 800559c:	bd80      	pop	{r7, pc}

0800559e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800559e:	b580      	push	{r7, lr}
 80055a0:	b08a      	sub	sp, #40	; 0x28
 80055a2:	af02      	add	r7, sp, #8
 80055a4:	60f8      	str	r0, [r7, #12]
 80055a6:	60b9      	str	r1, [r7, #8]
 80055a8:	603b      	str	r3, [r7, #0]
 80055aa:	4613      	mov	r3, r2
 80055ac:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80055ae:	2300      	movs	r3, #0
 80055b0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055b8:	b2db      	uxtb	r3, r3
 80055ba:	2b20      	cmp	r3, #32
 80055bc:	d17c      	bne.n	80056b8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80055be:	68bb      	ldr	r3, [r7, #8]
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d002      	beq.n	80055ca <HAL_UART_Transmit+0x2c>
 80055c4:	88fb      	ldrh	r3, [r7, #6]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d101      	bne.n	80055ce <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80055ca:	2301      	movs	r3, #1
 80055cc:	e075      	b.n	80056ba <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80055d4:	2b01      	cmp	r3, #1
 80055d6:	d101      	bne.n	80055dc <HAL_UART_Transmit+0x3e>
 80055d8:	2302      	movs	r3, #2
 80055da:	e06e      	b.n	80056ba <HAL_UART_Transmit+0x11c>
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	2201      	movs	r2, #1
 80055e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	2200      	movs	r2, #0
 80055e8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	2221      	movs	r2, #33	; 0x21
 80055ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80055f2:	f7fd f8e1 	bl	80027b8 <HAL_GetTick>
 80055f6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	88fa      	ldrh	r2, [r7, #6]
 80055fc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	88fa      	ldrh	r2, [r7, #6]
 8005602:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	689b      	ldr	r3, [r3, #8]
 8005608:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800560c:	d108      	bne.n	8005620 <HAL_UART_Transmit+0x82>
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	691b      	ldr	r3, [r3, #16]
 8005612:	2b00      	cmp	r3, #0
 8005614:	d104      	bne.n	8005620 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005616:	2300      	movs	r3, #0
 8005618:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800561a:	68bb      	ldr	r3, [r7, #8]
 800561c:	61bb      	str	r3, [r7, #24]
 800561e:	e003      	b.n	8005628 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005620:	68bb      	ldr	r3, [r7, #8]
 8005622:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005624:	2300      	movs	r3, #0
 8005626:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	2200      	movs	r2, #0
 800562c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005630:	e02a      	b.n	8005688 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005632:	683b      	ldr	r3, [r7, #0]
 8005634:	9300      	str	r3, [sp, #0]
 8005636:	697b      	ldr	r3, [r7, #20]
 8005638:	2200      	movs	r2, #0
 800563a:	2180      	movs	r1, #128	; 0x80
 800563c:	68f8      	ldr	r0, [r7, #12]
 800563e:	f000 fc53 	bl	8005ee8 <UART_WaitOnFlagUntilTimeout>
 8005642:	4603      	mov	r3, r0
 8005644:	2b00      	cmp	r3, #0
 8005646:	d001      	beq.n	800564c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005648:	2303      	movs	r3, #3
 800564a:	e036      	b.n	80056ba <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800564c:	69fb      	ldr	r3, [r7, #28]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d10b      	bne.n	800566a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005652:	69bb      	ldr	r3, [r7, #24]
 8005654:	881b      	ldrh	r3, [r3, #0]
 8005656:	461a      	mov	r2, r3
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005660:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005662:	69bb      	ldr	r3, [r7, #24]
 8005664:	3302      	adds	r3, #2
 8005666:	61bb      	str	r3, [r7, #24]
 8005668:	e007      	b.n	800567a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800566a:	69fb      	ldr	r3, [r7, #28]
 800566c:	781a      	ldrb	r2, [r3, #0]
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005674:	69fb      	ldr	r3, [r7, #28]
 8005676:	3301      	adds	r3, #1
 8005678:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800567e:	b29b      	uxth	r3, r3
 8005680:	3b01      	subs	r3, #1
 8005682:	b29a      	uxth	r2, r3
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800568c:	b29b      	uxth	r3, r3
 800568e:	2b00      	cmp	r3, #0
 8005690:	d1cf      	bne.n	8005632 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005692:	683b      	ldr	r3, [r7, #0]
 8005694:	9300      	str	r3, [sp, #0]
 8005696:	697b      	ldr	r3, [r7, #20]
 8005698:	2200      	movs	r2, #0
 800569a:	2140      	movs	r1, #64	; 0x40
 800569c:	68f8      	ldr	r0, [r7, #12]
 800569e:	f000 fc23 	bl	8005ee8 <UART_WaitOnFlagUntilTimeout>
 80056a2:	4603      	mov	r3, r0
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d001      	beq.n	80056ac <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80056a8:	2303      	movs	r3, #3
 80056aa:	e006      	b.n	80056ba <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	2220      	movs	r2, #32
 80056b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80056b4:	2300      	movs	r3, #0
 80056b6:	e000      	b.n	80056ba <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80056b8:	2302      	movs	r3, #2
  }
}
 80056ba:	4618      	mov	r0, r3
 80056bc:	3720      	adds	r7, #32
 80056be:	46bd      	mov	sp, r7
 80056c0:	bd80      	pop	{r7, pc}

080056c2 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80056c2:	b580      	push	{r7, lr}
 80056c4:	b08c      	sub	sp, #48	; 0x30
 80056c6:	af00      	add	r7, sp, #0
 80056c8:	60f8      	str	r0, [r7, #12]
 80056ca:	60b9      	str	r1, [r7, #8]
 80056cc:	4613      	mov	r3, r2
 80056ce:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80056d6:	b2db      	uxtb	r3, r3
 80056d8:	2b20      	cmp	r3, #32
 80056da:	d152      	bne.n	8005782 <HAL_UARTEx_ReceiveToIdle_DMA+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 80056dc:	68bb      	ldr	r3, [r7, #8]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d002      	beq.n	80056e8 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 80056e2:	88fb      	ldrh	r3, [r7, #6]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d101      	bne.n	80056ec <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 80056e8:	2301      	movs	r3, #1
 80056ea:	e04b      	b.n	8005784 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
    }

    __HAL_LOCK(huart);
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80056f2:	2b01      	cmp	r3, #1
 80056f4:	d101      	bne.n	80056fa <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 80056f6:	2302      	movs	r3, #2
 80056f8:	e044      	b.n	8005784 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	2201      	movs	r2, #1
 80056fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	2201      	movs	r2, #1
 8005706:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8005708:	88fb      	ldrh	r3, [r7, #6]
 800570a:	461a      	mov	r2, r3
 800570c:	68b9      	ldr	r1, [r7, #8]
 800570e:	68f8      	ldr	r0, [r7, #12]
 8005710:	f000 fc58 	bl	8005fc4 <UART_Start_Receive_DMA>
 8005714:	4603      	mov	r3, r0
 8005716:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800571a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800571e:	2b00      	cmp	r3, #0
 8005720:	d12c      	bne.n	800577c <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005726:	2b01      	cmp	r3, #1
 8005728:	d125      	bne.n	8005776 <HAL_UARTEx_ReceiveToIdle_DMA+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 800572a:	2300      	movs	r3, #0
 800572c:	613b      	str	r3, [r7, #16]
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	613b      	str	r3, [r7, #16]
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	685b      	ldr	r3, [r3, #4]
 800573c:	613b      	str	r3, [r7, #16]
 800573e:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	330c      	adds	r3, #12
 8005746:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005748:	69bb      	ldr	r3, [r7, #24]
 800574a:	e853 3f00 	ldrex	r3, [r3]
 800574e:	617b      	str	r3, [r7, #20]
   return(result);
 8005750:	697b      	ldr	r3, [r7, #20]
 8005752:	f043 0310 	orr.w	r3, r3, #16
 8005756:	62bb      	str	r3, [r7, #40]	; 0x28
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	330c      	adds	r3, #12
 800575e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005760:	627a      	str	r2, [r7, #36]	; 0x24
 8005762:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005764:	6a39      	ldr	r1, [r7, #32]
 8005766:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005768:	e841 2300 	strex	r3, r2, [r1]
 800576c:	61fb      	str	r3, [r7, #28]
   return(result);
 800576e:	69fb      	ldr	r3, [r7, #28]
 8005770:	2b00      	cmp	r3, #0
 8005772:	d1e5      	bne.n	8005740 <HAL_UARTEx_ReceiveToIdle_DMA+0x7e>
 8005774:	e002      	b.n	800577c <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8005776:	2301      	movs	r3, #1
 8005778:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 800577c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8005780:	e000      	b.n	8005784 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
  }
  else
  {
    return HAL_BUSY;
 8005782:	2302      	movs	r3, #2
  }
}
 8005784:	4618      	mov	r0, r3
 8005786:	3730      	adds	r7, #48	; 0x30
 8005788:	46bd      	mov	sp, r7
 800578a:	bd80      	pop	{r7, pc}

0800578c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	b0ba      	sub	sp, #232	; 0xe8
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	68db      	ldr	r3, [r3, #12]
 80057a4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	695b      	ldr	r3, [r3, #20]
 80057ae:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80057b2:	2300      	movs	r3, #0
 80057b4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80057b8:	2300      	movs	r3, #0
 80057ba:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80057be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057c2:	f003 030f 	and.w	r3, r3, #15
 80057c6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80057ca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d10f      	bne.n	80057f2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80057d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057d6:	f003 0320 	and.w	r3, r3, #32
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d009      	beq.n	80057f2 <HAL_UART_IRQHandler+0x66>
 80057de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80057e2:	f003 0320 	and.w	r3, r3, #32
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d003      	beq.n	80057f2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80057ea:	6878      	ldr	r0, [r7, #4]
 80057ec:	f000 fd8f 	bl	800630e <UART_Receive_IT>
      return;
 80057f0:	e256      	b.n	8005ca0 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80057f2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	f000 80de 	beq.w	80059b8 <HAL_UART_IRQHandler+0x22c>
 80057fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005800:	f003 0301 	and.w	r3, r3, #1
 8005804:	2b00      	cmp	r3, #0
 8005806:	d106      	bne.n	8005816 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005808:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800580c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005810:	2b00      	cmp	r3, #0
 8005812:	f000 80d1 	beq.w	80059b8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005816:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800581a:	f003 0301 	and.w	r3, r3, #1
 800581e:	2b00      	cmp	r3, #0
 8005820:	d00b      	beq.n	800583a <HAL_UART_IRQHandler+0xae>
 8005822:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005826:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800582a:	2b00      	cmp	r3, #0
 800582c:	d005      	beq.n	800583a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005832:	f043 0201 	orr.w	r2, r3, #1
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800583a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800583e:	f003 0304 	and.w	r3, r3, #4
 8005842:	2b00      	cmp	r3, #0
 8005844:	d00b      	beq.n	800585e <HAL_UART_IRQHandler+0xd2>
 8005846:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800584a:	f003 0301 	and.w	r3, r3, #1
 800584e:	2b00      	cmp	r3, #0
 8005850:	d005      	beq.n	800585e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005856:	f043 0202 	orr.w	r2, r3, #2
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800585e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005862:	f003 0302 	and.w	r3, r3, #2
 8005866:	2b00      	cmp	r3, #0
 8005868:	d00b      	beq.n	8005882 <HAL_UART_IRQHandler+0xf6>
 800586a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800586e:	f003 0301 	and.w	r3, r3, #1
 8005872:	2b00      	cmp	r3, #0
 8005874:	d005      	beq.n	8005882 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800587a:	f043 0204 	orr.w	r2, r3, #4
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005882:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005886:	f003 0308 	and.w	r3, r3, #8
 800588a:	2b00      	cmp	r3, #0
 800588c:	d011      	beq.n	80058b2 <HAL_UART_IRQHandler+0x126>
 800588e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005892:	f003 0320 	and.w	r3, r3, #32
 8005896:	2b00      	cmp	r3, #0
 8005898:	d105      	bne.n	80058a6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800589a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800589e:	f003 0301 	and.w	r3, r3, #1
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d005      	beq.n	80058b2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058aa:	f043 0208 	orr.w	r2, r3, #8
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	f000 81ed 	beq.w	8005c96 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80058bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80058c0:	f003 0320 	and.w	r3, r3, #32
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d008      	beq.n	80058da <HAL_UART_IRQHandler+0x14e>
 80058c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80058cc:	f003 0320 	and.w	r3, r3, #32
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d002      	beq.n	80058da <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80058d4:	6878      	ldr	r0, [r7, #4]
 80058d6:	f000 fd1a 	bl	800630e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	695b      	ldr	r3, [r3, #20]
 80058e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058e4:	2b40      	cmp	r3, #64	; 0x40
 80058e6:	bf0c      	ite	eq
 80058e8:	2301      	moveq	r3, #1
 80058ea:	2300      	movne	r3, #0
 80058ec:	b2db      	uxtb	r3, r3
 80058ee:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058f6:	f003 0308 	and.w	r3, r3, #8
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d103      	bne.n	8005906 <HAL_UART_IRQHandler+0x17a>
 80058fe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005902:	2b00      	cmp	r3, #0
 8005904:	d04f      	beq.n	80059a6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005906:	6878      	ldr	r0, [r7, #4]
 8005908:	f000 fc22 	bl	8006150 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	695b      	ldr	r3, [r3, #20]
 8005912:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005916:	2b40      	cmp	r3, #64	; 0x40
 8005918:	d141      	bne.n	800599e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	3314      	adds	r3, #20
 8005920:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005924:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005928:	e853 3f00 	ldrex	r3, [r3]
 800592c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005930:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005934:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005938:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	3314      	adds	r3, #20
 8005942:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005946:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800594a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800594e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005952:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005956:	e841 2300 	strex	r3, r2, [r1]
 800595a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800595e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005962:	2b00      	cmp	r3, #0
 8005964:	d1d9      	bne.n	800591a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800596a:	2b00      	cmp	r3, #0
 800596c:	d013      	beq.n	8005996 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005972:	4a7d      	ldr	r2, [pc, #500]	; (8005b68 <HAL_UART_IRQHandler+0x3dc>)
 8005974:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800597a:	4618      	mov	r0, r3
 800597c:	f7fd fdc0 	bl	8003500 <HAL_DMA_Abort_IT>
 8005980:	4603      	mov	r3, r0
 8005982:	2b00      	cmp	r3, #0
 8005984:	d016      	beq.n	80059b4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800598a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800598c:	687a      	ldr	r2, [r7, #4]
 800598e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005990:	4610      	mov	r0, r2
 8005992:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005994:	e00e      	b.n	80059b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005996:	6878      	ldr	r0, [r7, #4]
 8005998:	f000 f9a4 	bl	8005ce4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800599c:	e00a      	b.n	80059b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800599e:	6878      	ldr	r0, [r7, #4]
 80059a0:	f000 f9a0 	bl	8005ce4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059a4:	e006      	b.n	80059b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80059a6:	6878      	ldr	r0, [r7, #4]
 80059a8:	f000 f99c 	bl	8005ce4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2200      	movs	r2, #0
 80059b0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80059b2:	e170      	b.n	8005c96 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059b4:	bf00      	nop
    return;
 80059b6:	e16e      	b.n	8005c96 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059bc:	2b01      	cmp	r3, #1
 80059be:	f040 814a 	bne.w	8005c56 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80059c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80059c6:	f003 0310 	and.w	r3, r3, #16
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	f000 8143 	beq.w	8005c56 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80059d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80059d4:	f003 0310 	and.w	r3, r3, #16
 80059d8:	2b00      	cmp	r3, #0
 80059da:	f000 813c 	beq.w	8005c56 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80059de:	2300      	movs	r3, #0
 80059e0:	60bb      	str	r3, [r7, #8]
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	60bb      	str	r3, [r7, #8]
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	685b      	ldr	r3, [r3, #4]
 80059f0:	60bb      	str	r3, [r7, #8]
 80059f2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	695b      	ldr	r3, [r3, #20]
 80059fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059fe:	2b40      	cmp	r3, #64	; 0x40
 8005a00:	f040 80b4 	bne.w	8005b6c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	685b      	ldr	r3, [r3, #4]
 8005a0c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005a10:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	f000 8140 	beq.w	8005c9a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005a1e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005a22:	429a      	cmp	r2, r3
 8005a24:	f080 8139 	bcs.w	8005c9a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005a2e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a34:	69db      	ldr	r3, [r3, #28]
 8005a36:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005a3a:	f000 8088 	beq.w	8005b4e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	330c      	adds	r3, #12
 8005a44:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a48:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005a4c:	e853 3f00 	ldrex	r3, [r3]
 8005a50:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005a54:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005a58:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005a5c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	330c      	adds	r3, #12
 8005a66:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005a6a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005a6e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a72:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005a76:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005a7a:	e841 2300 	strex	r3, r2, [r1]
 8005a7e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005a82:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d1d9      	bne.n	8005a3e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	3314      	adds	r3, #20
 8005a90:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a92:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005a94:	e853 3f00 	ldrex	r3, [r3]
 8005a98:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005a9a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005a9c:	f023 0301 	bic.w	r3, r3, #1
 8005aa0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	3314      	adds	r3, #20
 8005aaa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005aae:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005ab2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ab4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005ab6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005aba:	e841 2300 	strex	r3, r2, [r1]
 8005abe:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005ac0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d1e1      	bne.n	8005a8a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	3314      	adds	r3, #20
 8005acc:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ace:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005ad0:	e853 3f00 	ldrex	r3, [r3]
 8005ad4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005ad6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005ad8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005adc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	3314      	adds	r3, #20
 8005ae6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005aea:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005aec:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005aee:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005af0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005af2:	e841 2300 	strex	r3, r2, [r1]
 8005af6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005af8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d1e3      	bne.n	8005ac6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	2220      	movs	r2, #32
 8005b02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	2200      	movs	r2, #0
 8005b0a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	330c      	adds	r3, #12
 8005b12:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b14:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b16:	e853 3f00 	ldrex	r3, [r3]
 8005b1a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005b1c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b1e:	f023 0310 	bic.w	r3, r3, #16
 8005b22:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	330c      	adds	r3, #12
 8005b2c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005b30:	65ba      	str	r2, [r7, #88]	; 0x58
 8005b32:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b34:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005b36:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005b38:	e841 2300 	strex	r3, r2, [r1]
 8005b3c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005b3e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d1e3      	bne.n	8005b0c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b48:	4618      	mov	r0, r3
 8005b4a:	f7fd fc69 	bl	8003420 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005b56:	b29b      	uxth	r3, r3
 8005b58:	1ad3      	subs	r3, r2, r3
 8005b5a:	b29b      	uxth	r3, r3
 8005b5c:	4619      	mov	r1, r3
 8005b5e:	6878      	ldr	r0, [r7, #4]
 8005b60:	f7fb fb54 	bl	800120c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005b64:	e099      	b.n	8005c9a <HAL_UART_IRQHandler+0x50e>
 8005b66:	bf00      	nop
 8005b68:	08006217 	.word	0x08006217
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005b74:	b29b      	uxth	r3, r3
 8005b76:	1ad3      	subs	r3, r2, r3
 8005b78:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005b80:	b29b      	uxth	r3, r3
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	f000 808b 	beq.w	8005c9e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005b88:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	f000 8086 	beq.w	8005c9e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	330c      	adds	r3, #12
 8005b98:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b9c:	e853 3f00 	ldrex	r3, [r3]
 8005ba0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005ba2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ba4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005ba8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	330c      	adds	r3, #12
 8005bb2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005bb6:	647a      	str	r2, [r7, #68]	; 0x44
 8005bb8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bba:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005bbc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005bbe:	e841 2300 	strex	r3, r2, [r1]
 8005bc2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005bc4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d1e3      	bne.n	8005b92 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	3314      	adds	r3, #20
 8005bd0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bd4:	e853 3f00 	ldrex	r3, [r3]
 8005bd8:	623b      	str	r3, [r7, #32]
   return(result);
 8005bda:	6a3b      	ldr	r3, [r7, #32]
 8005bdc:	f023 0301 	bic.w	r3, r3, #1
 8005be0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	3314      	adds	r3, #20
 8005bea:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005bee:	633a      	str	r2, [r7, #48]	; 0x30
 8005bf0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bf2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005bf4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005bf6:	e841 2300 	strex	r3, r2, [r1]
 8005bfa:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005bfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d1e3      	bne.n	8005bca <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	2220      	movs	r2, #32
 8005c06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	330c      	adds	r3, #12
 8005c16:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c18:	693b      	ldr	r3, [r7, #16]
 8005c1a:	e853 3f00 	ldrex	r3, [r3]
 8005c1e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	f023 0310 	bic.w	r3, r3, #16
 8005c26:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	330c      	adds	r3, #12
 8005c30:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005c34:	61fa      	str	r2, [r7, #28]
 8005c36:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c38:	69b9      	ldr	r1, [r7, #24]
 8005c3a:	69fa      	ldr	r2, [r7, #28]
 8005c3c:	e841 2300 	strex	r3, r2, [r1]
 8005c40:	617b      	str	r3, [r7, #20]
   return(result);
 8005c42:	697b      	ldr	r3, [r7, #20]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d1e3      	bne.n	8005c10 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005c48:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005c4c:	4619      	mov	r1, r3
 8005c4e:	6878      	ldr	r0, [r7, #4]
 8005c50:	f7fb fadc 	bl	800120c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005c54:	e023      	b.n	8005c9e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005c56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d009      	beq.n	8005c76 <HAL_UART_IRQHandler+0x4ea>
 8005c62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005c66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d003      	beq.n	8005c76 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8005c6e:	6878      	ldr	r0, [r7, #4]
 8005c70:	f000 fae5 	bl	800623e <UART_Transmit_IT>
    return;
 8005c74:	e014      	b.n	8005ca0 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005c76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d00e      	beq.n	8005ca0 <HAL_UART_IRQHandler+0x514>
 8005c82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005c86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d008      	beq.n	8005ca0 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8005c8e:	6878      	ldr	r0, [r7, #4]
 8005c90:	f000 fb25 	bl	80062de <UART_EndTransmit_IT>
    return;
 8005c94:	e004      	b.n	8005ca0 <HAL_UART_IRQHandler+0x514>
    return;
 8005c96:	bf00      	nop
 8005c98:	e002      	b.n	8005ca0 <HAL_UART_IRQHandler+0x514>
      return;
 8005c9a:	bf00      	nop
 8005c9c:	e000      	b.n	8005ca0 <HAL_UART_IRQHandler+0x514>
      return;
 8005c9e:	bf00      	nop
  }
}
 8005ca0:	37e8      	adds	r7, #232	; 0xe8
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	bd80      	pop	{r7, pc}
 8005ca6:	bf00      	nop

08005ca8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005ca8:	b480      	push	{r7}
 8005caa:	b083      	sub	sp, #12
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005cb0:	bf00      	nop
 8005cb2:	370c      	adds	r7, #12
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cba:	4770      	bx	lr

08005cbc <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005cbc:	b480      	push	{r7}
 8005cbe:	b083      	sub	sp, #12
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005cc4:	bf00      	nop
 8005cc6:	370c      	adds	r7, #12
 8005cc8:	46bd      	mov	sp, r7
 8005cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cce:	4770      	bx	lr

08005cd0 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005cd0:	b480      	push	{r7}
 8005cd2:	b083      	sub	sp, #12
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005cd8:	bf00      	nop
 8005cda:	370c      	adds	r7, #12
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce2:	4770      	bx	lr

08005ce4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005ce4:	b480      	push	{r7}
 8005ce6:	b083      	sub	sp, #12
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005cec:	bf00      	nop
 8005cee:	370c      	adds	r7, #12
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf6:	4770      	bx	lr

08005cf8 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005cf8:	b580      	push	{r7, lr}
 8005cfa:	b09c      	sub	sp, #112	; 0x70
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d04:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d172      	bne.n	8005dfa <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8005d14:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d16:	2200      	movs	r2, #0
 8005d18:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005d1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	330c      	adds	r3, #12
 8005d20:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d22:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005d24:	e853 3f00 	ldrex	r3, [r3]
 8005d28:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005d2a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005d2c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005d30:	66bb      	str	r3, [r7, #104]	; 0x68
 8005d32:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	330c      	adds	r3, #12
 8005d38:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005d3a:	65ba      	str	r2, [r7, #88]	; 0x58
 8005d3c:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d3e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005d40:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005d42:	e841 2300 	strex	r3, r2, [r1]
 8005d46:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005d48:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d1e5      	bne.n	8005d1a <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d4e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	3314      	adds	r3, #20
 8005d54:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d58:	e853 3f00 	ldrex	r3, [r3]
 8005d5c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005d5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d60:	f023 0301 	bic.w	r3, r3, #1
 8005d64:	667b      	str	r3, [r7, #100]	; 0x64
 8005d66:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	3314      	adds	r3, #20
 8005d6c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8005d6e:	647a      	str	r2, [r7, #68]	; 0x44
 8005d70:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d72:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005d74:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005d76:	e841 2300 	strex	r3, r2, [r1]
 8005d7a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005d7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d1e5      	bne.n	8005d4e <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d82:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	3314      	adds	r3, #20
 8005d88:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d8c:	e853 3f00 	ldrex	r3, [r3]
 8005d90:	623b      	str	r3, [r7, #32]
   return(result);
 8005d92:	6a3b      	ldr	r3, [r7, #32]
 8005d94:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005d98:	663b      	str	r3, [r7, #96]	; 0x60
 8005d9a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	3314      	adds	r3, #20
 8005da0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005da2:	633a      	str	r2, [r7, #48]	; 0x30
 8005da4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005da6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005da8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005daa:	e841 2300 	strex	r3, r2, [r1]
 8005dae:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005db0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d1e5      	bne.n	8005d82 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005db6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005db8:	2220      	movs	r2, #32
 8005dba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005dbe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dc2:	2b01      	cmp	r3, #1
 8005dc4:	d119      	bne.n	8005dfa <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005dc6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	330c      	adds	r3, #12
 8005dcc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dce:	693b      	ldr	r3, [r7, #16]
 8005dd0:	e853 3f00 	ldrex	r3, [r3]
 8005dd4:	60fb      	str	r3, [r7, #12]
   return(result);
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	f023 0310 	bic.w	r3, r3, #16
 8005ddc:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005dde:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	330c      	adds	r3, #12
 8005de4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005de6:	61fa      	str	r2, [r7, #28]
 8005de8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dea:	69b9      	ldr	r1, [r7, #24]
 8005dec:	69fa      	ldr	r2, [r7, #28]
 8005dee:	e841 2300 	strex	r3, r2, [r1]
 8005df2:	617b      	str	r3, [r7, #20]
   return(result);
 8005df4:	697b      	ldr	r3, [r7, #20]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d1e5      	bne.n	8005dc6 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005dfa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dfe:	2b01      	cmp	r3, #1
 8005e00:	d106      	bne.n	8005e10 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005e02:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e04:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005e06:	4619      	mov	r1, r3
 8005e08:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8005e0a:	f7fb f9ff 	bl	800120c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005e0e:	e002      	b.n	8005e16 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8005e10:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8005e12:	f7ff ff53 	bl	8005cbc <HAL_UART_RxCpltCallback>
}
 8005e16:	bf00      	nop
 8005e18:	3770      	adds	r7, #112	; 0x70
 8005e1a:	46bd      	mov	sp, r7
 8005e1c:	bd80      	pop	{r7, pc}

08005e1e <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005e1e:	b580      	push	{r7, lr}
 8005e20:	b084      	sub	sp, #16
 8005e22:	af00      	add	r7, sp, #0
 8005e24:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e2a:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e30:	2b01      	cmp	r3, #1
 8005e32:	d108      	bne.n	8005e46 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005e38:	085b      	lsrs	r3, r3, #1
 8005e3a:	b29b      	uxth	r3, r3
 8005e3c:	4619      	mov	r1, r3
 8005e3e:	68f8      	ldr	r0, [r7, #12]
 8005e40:	f7fb f9e4 	bl	800120c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005e44:	e002      	b.n	8005e4c <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8005e46:	68f8      	ldr	r0, [r7, #12]
 8005e48:	f7ff ff42 	bl	8005cd0 <HAL_UART_RxHalfCpltCallback>
}
 8005e4c:	bf00      	nop
 8005e4e:	3710      	adds	r7, #16
 8005e50:	46bd      	mov	sp, r7
 8005e52:	bd80      	pop	{r7, pc}

08005e54 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b084      	sub	sp, #16
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e64:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005e66:	68bb      	ldr	r3, [r7, #8]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	695b      	ldr	r3, [r3, #20]
 8005e6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e70:	2b80      	cmp	r3, #128	; 0x80
 8005e72:	bf0c      	ite	eq
 8005e74:	2301      	moveq	r3, #1
 8005e76:	2300      	movne	r3, #0
 8005e78:	b2db      	uxtb	r3, r3
 8005e7a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005e7c:	68bb      	ldr	r3, [r7, #8]
 8005e7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e82:	b2db      	uxtb	r3, r3
 8005e84:	2b21      	cmp	r3, #33	; 0x21
 8005e86:	d108      	bne.n	8005e9a <UART_DMAError+0x46>
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d005      	beq.n	8005e9a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005e8e:	68bb      	ldr	r3, [r7, #8]
 8005e90:	2200      	movs	r2, #0
 8005e92:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8005e94:	68b8      	ldr	r0, [r7, #8]
 8005e96:	f000 f933 	bl	8006100 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005e9a:	68bb      	ldr	r3, [r7, #8]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	695b      	ldr	r3, [r3, #20]
 8005ea0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ea4:	2b40      	cmp	r3, #64	; 0x40
 8005ea6:	bf0c      	ite	eq
 8005ea8:	2301      	moveq	r3, #1
 8005eaa:	2300      	movne	r3, #0
 8005eac:	b2db      	uxtb	r3, r3
 8005eae:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005eb0:	68bb      	ldr	r3, [r7, #8]
 8005eb2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005eb6:	b2db      	uxtb	r3, r3
 8005eb8:	2b22      	cmp	r3, #34	; 0x22
 8005eba:	d108      	bne.n	8005ece <UART_DMAError+0x7a>
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d005      	beq.n	8005ece <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005ec2:	68bb      	ldr	r3, [r7, #8]
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8005ec8:	68b8      	ldr	r0, [r7, #8]
 8005eca:	f000 f941 	bl	8006150 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005ece:	68bb      	ldr	r3, [r7, #8]
 8005ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ed2:	f043 0210 	orr.w	r2, r3, #16
 8005ed6:	68bb      	ldr	r3, [r7, #8]
 8005ed8:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005eda:	68b8      	ldr	r0, [r7, #8]
 8005edc:	f7ff ff02 	bl	8005ce4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005ee0:	bf00      	nop
 8005ee2:	3710      	adds	r7, #16
 8005ee4:	46bd      	mov	sp, r7
 8005ee6:	bd80      	pop	{r7, pc}

08005ee8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	b090      	sub	sp, #64	; 0x40
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	60f8      	str	r0, [r7, #12]
 8005ef0:	60b9      	str	r1, [r7, #8]
 8005ef2:	603b      	str	r3, [r7, #0]
 8005ef4:	4613      	mov	r3, r2
 8005ef6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ef8:	e050      	b.n	8005f9c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005efa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005efc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f00:	d04c      	beq.n	8005f9c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005f02:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d007      	beq.n	8005f18 <UART_WaitOnFlagUntilTimeout+0x30>
 8005f08:	f7fc fc56 	bl	80027b8 <HAL_GetTick>
 8005f0c:	4602      	mov	r2, r0
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	1ad3      	subs	r3, r2, r3
 8005f12:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005f14:	429a      	cmp	r2, r3
 8005f16:	d241      	bcs.n	8005f9c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	330c      	adds	r3, #12
 8005f1e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f22:	e853 3f00 	ldrex	r3, [r3]
 8005f26:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005f28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f2a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005f2e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	330c      	adds	r3, #12
 8005f36:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005f38:	637a      	str	r2, [r7, #52]	; 0x34
 8005f3a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f3c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005f3e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005f40:	e841 2300 	strex	r3, r2, [r1]
 8005f44:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005f46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d1e5      	bne.n	8005f18 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	3314      	adds	r3, #20
 8005f52:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f54:	697b      	ldr	r3, [r7, #20]
 8005f56:	e853 3f00 	ldrex	r3, [r3]
 8005f5a:	613b      	str	r3, [r7, #16]
   return(result);
 8005f5c:	693b      	ldr	r3, [r7, #16]
 8005f5e:	f023 0301 	bic.w	r3, r3, #1
 8005f62:	63bb      	str	r3, [r7, #56]	; 0x38
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	3314      	adds	r3, #20
 8005f6a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005f6c:	623a      	str	r2, [r7, #32]
 8005f6e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f70:	69f9      	ldr	r1, [r7, #28]
 8005f72:	6a3a      	ldr	r2, [r7, #32]
 8005f74:	e841 2300 	strex	r3, r2, [r1]
 8005f78:	61bb      	str	r3, [r7, #24]
   return(result);
 8005f7a:	69bb      	ldr	r3, [r7, #24]
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d1e5      	bne.n	8005f4c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	2220      	movs	r2, #32
 8005f84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	2220      	movs	r2, #32
 8005f8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	2200      	movs	r2, #0
 8005f94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005f98:	2303      	movs	r3, #3
 8005f9a:	e00f      	b.n	8005fbc <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	681a      	ldr	r2, [r3, #0]
 8005fa2:	68bb      	ldr	r3, [r7, #8]
 8005fa4:	4013      	ands	r3, r2
 8005fa6:	68ba      	ldr	r2, [r7, #8]
 8005fa8:	429a      	cmp	r2, r3
 8005faa:	bf0c      	ite	eq
 8005fac:	2301      	moveq	r3, #1
 8005fae:	2300      	movne	r3, #0
 8005fb0:	b2db      	uxtb	r3, r3
 8005fb2:	461a      	mov	r2, r3
 8005fb4:	79fb      	ldrb	r3, [r7, #7]
 8005fb6:	429a      	cmp	r2, r3
 8005fb8:	d09f      	beq.n	8005efa <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005fba:	2300      	movs	r3, #0
}
 8005fbc:	4618      	mov	r0, r3
 8005fbe:	3740      	adds	r7, #64	; 0x40
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	bd80      	pop	{r7, pc}

08005fc4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005fc4:	b580      	push	{r7, lr}
 8005fc6:	b098      	sub	sp, #96	; 0x60
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	60f8      	str	r0, [r7, #12]
 8005fcc:	60b9      	str	r1, [r7, #8]
 8005fce:	4613      	mov	r3, r2
 8005fd0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8005fd2:	68ba      	ldr	r2, [r7, #8]
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	88fa      	ldrh	r2, [r7, #6]
 8005fdc:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	2222      	movs	r2, #34	; 0x22
 8005fe8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ff0:	4a40      	ldr	r2, [pc, #256]	; (80060f4 <UART_Start_Receive_DMA+0x130>)
 8005ff2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ff8:	4a3f      	ldr	r2, [pc, #252]	; (80060f8 <UART_Start_Receive_DMA+0x134>)
 8005ffa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006000:	4a3e      	ldr	r2, [pc, #248]	; (80060fc <UART_Start_Receive_DMA+0x138>)
 8006002:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006008:	2200      	movs	r2, #0
 800600a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800600c:	f107 0308 	add.w	r3, r7, #8
 8006010:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	3304      	adds	r3, #4
 800601c:	4619      	mov	r1, r3
 800601e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006020:	681a      	ldr	r2, [r3, #0]
 8006022:	88fb      	ldrh	r3, [r7, #6]
 8006024:	f7fd f9a4 	bl	8003370 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006028:	2300      	movs	r3, #0
 800602a:	613b      	str	r3, [r7, #16]
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	613b      	str	r3, [r7, #16]
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	685b      	ldr	r3, [r3, #4]
 800603a:	613b      	str	r3, [r7, #16]
 800603c:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	2200      	movs	r2, #0
 8006042:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	691b      	ldr	r3, [r3, #16]
 800604a:	2b00      	cmp	r3, #0
 800604c:	d019      	beq.n	8006082 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	330c      	adds	r3, #12
 8006054:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006056:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006058:	e853 3f00 	ldrex	r3, [r3]
 800605c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800605e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006060:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006064:	65bb      	str	r3, [r7, #88]	; 0x58
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	330c      	adds	r3, #12
 800606c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800606e:	64fa      	str	r2, [r7, #76]	; 0x4c
 8006070:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006072:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8006074:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006076:	e841 2300 	strex	r3, r2, [r1]
 800607a:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800607c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800607e:	2b00      	cmp	r3, #0
 8006080:	d1e5      	bne.n	800604e <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	3314      	adds	r3, #20
 8006088:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800608a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800608c:	e853 3f00 	ldrex	r3, [r3]
 8006090:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006092:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006094:	f043 0301 	orr.w	r3, r3, #1
 8006098:	657b      	str	r3, [r7, #84]	; 0x54
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	3314      	adds	r3, #20
 80060a0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80060a2:	63ba      	str	r2, [r7, #56]	; 0x38
 80060a4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060a6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80060a8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80060aa:	e841 2300 	strex	r3, r2, [r1]
 80060ae:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80060b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d1e5      	bne.n	8006082 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	3314      	adds	r3, #20
 80060bc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060be:	69bb      	ldr	r3, [r7, #24]
 80060c0:	e853 3f00 	ldrex	r3, [r3]
 80060c4:	617b      	str	r3, [r7, #20]
   return(result);
 80060c6:	697b      	ldr	r3, [r7, #20]
 80060c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80060cc:	653b      	str	r3, [r7, #80]	; 0x50
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	3314      	adds	r3, #20
 80060d4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80060d6:	627a      	str	r2, [r7, #36]	; 0x24
 80060d8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060da:	6a39      	ldr	r1, [r7, #32]
 80060dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80060de:	e841 2300 	strex	r3, r2, [r1]
 80060e2:	61fb      	str	r3, [r7, #28]
   return(result);
 80060e4:	69fb      	ldr	r3, [r7, #28]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d1e5      	bne.n	80060b6 <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 80060ea:	2300      	movs	r3, #0
}
 80060ec:	4618      	mov	r0, r3
 80060ee:	3760      	adds	r7, #96	; 0x60
 80060f0:	46bd      	mov	sp, r7
 80060f2:	bd80      	pop	{r7, pc}
 80060f4:	08005cf9 	.word	0x08005cf9
 80060f8:	08005e1f 	.word	0x08005e1f
 80060fc:	08005e55 	.word	0x08005e55

08006100 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006100:	b480      	push	{r7}
 8006102:	b089      	sub	sp, #36	; 0x24
 8006104:	af00      	add	r7, sp, #0
 8006106:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	330c      	adds	r3, #12
 800610e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	e853 3f00 	ldrex	r3, [r3]
 8006116:	60bb      	str	r3, [r7, #8]
   return(result);
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800611e:	61fb      	str	r3, [r7, #28]
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	330c      	adds	r3, #12
 8006126:	69fa      	ldr	r2, [r7, #28]
 8006128:	61ba      	str	r2, [r7, #24]
 800612a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800612c:	6979      	ldr	r1, [r7, #20]
 800612e:	69ba      	ldr	r2, [r7, #24]
 8006130:	e841 2300 	strex	r3, r2, [r1]
 8006134:	613b      	str	r3, [r7, #16]
   return(result);
 8006136:	693b      	ldr	r3, [r7, #16]
 8006138:	2b00      	cmp	r3, #0
 800613a:	d1e5      	bne.n	8006108 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2220      	movs	r2, #32
 8006140:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8006144:	bf00      	nop
 8006146:	3724      	adds	r7, #36	; 0x24
 8006148:	46bd      	mov	sp, r7
 800614a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614e:	4770      	bx	lr

08006150 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006150:	b480      	push	{r7}
 8006152:	b095      	sub	sp, #84	; 0x54
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	330c      	adds	r3, #12
 800615e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006160:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006162:	e853 3f00 	ldrex	r3, [r3]
 8006166:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006168:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800616a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800616e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	330c      	adds	r3, #12
 8006176:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006178:	643a      	str	r2, [r7, #64]	; 0x40
 800617a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800617c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800617e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006180:	e841 2300 	strex	r3, r2, [r1]
 8006184:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006186:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006188:	2b00      	cmp	r3, #0
 800618a:	d1e5      	bne.n	8006158 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	3314      	adds	r3, #20
 8006192:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006194:	6a3b      	ldr	r3, [r7, #32]
 8006196:	e853 3f00 	ldrex	r3, [r3]
 800619a:	61fb      	str	r3, [r7, #28]
   return(result);
 800619c:	69fb      	ldr	r3, [r7, #28]
 800619e:	f023 0301 	bic.w	r3, r3, #1
 80061a2:	64bb      	str	r3, [r7, #72]	; 0x48
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	3314      	adds	r3, #20
 80061aa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80061ac:	62fa      	str	r2, [r7, #44]	; 0x2c
 80061ae:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061b0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80061b2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80061b4:	e841 2300 	strex	r3, r2, [r1]
 80061b8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80061ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d1e5      	bne.n	800618c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061c4:	2b01      	cmp	r3, #1
 80061c6:	d119      	bne.n	80061fc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	330c      	adds	r3, #12
 80061ce:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	e853 3f00 	ldrex	r3, [r3]
 80061d6:	60bb      	str	r3, [r7, #8]
   return(result);
 80061d8:	68bb      	ldr	r3, [r7, #8]
 80061da:	f023 0310 	bic.w	r3, r3, #16
 80061de:	647b      	str	r3, [r7, #68]	; 0x44
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	330c      	adds	r3, #12
 80061e6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80061e8:	61ba      	str	r2, [r7, #24]
 80061ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061ec:	6979      	ldr	r1, [r7, #20]
 80061ee:	69ba      	ldr	r2, [r7, #24]
 80061f0:	e841 2300 	strex	r3, r2, [r1]
 80061f4:	613b      	str	r3, [r7, #16]
   return(result);
 80061f6:	693b      	ldr	r3, [r7, #16]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d1e5      	bne.n	80061c8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2220      	movs	r2, #32
 8006200:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2200      	movs	r2, #0
 8006208:	631a      	str	r2, [r3, #48]	; 0x30
}
 800620a:	bf00      	nop
 800620c:	3754      	adds	r7, #84	; 0x54
 800620e:	46bd      	mov	sp, r7
 8006210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006214:	4770      	bx	lr

08006216 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006216:	b580      	push	{r7, lr}
 8006218:	b084      	sub	sp, #16
 800621a:	af00      	add	r7, sp, #0
 800621c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006222:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	2200      	movs	r2, #0
 8006228:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	2200      	movs	r2, #0
 800622e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006230:	68f8      	ldr	r0, [r7, #12]
 8006232:	f7ff fd57 	bl	8005ce4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006236:	bf00      	nop
 8006238:	3710      	adds	r7, #16
 800623a:	46bd      	mov	sp, r7
 800623c:	bd80      	pop	{r7, pc}

0800623e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800623e:	b480      	push	{r7}
 8006240:	b085      	sub	sp, #20
 8006242:	af00      	add	r7, sp, #0
 8006244:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800624c:	b2db      	uxtb	r3, r3
 800624e:	2b21      	cmp	r3, #33	; 0x21
 8006250:	d13e      	bne.n	80062d0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	689b      	ldr	r3, [r3, #8]
 8006256:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800625a:	d114      	bne.n	8006286 <UART_Transmit_IT+0x48>
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	691b      	ldr	r3, [r3, #16]
 8006260:	2b00      	cmp	r3, #0
 8006262:	d110      	bne.n	8006286 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	6a1b      	ldr	r3, [r3, #32]
 8006268:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	881b      	ldrh	r3, [r3, #0]
 800626e:	461a      	mov	r2, r3
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006278:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	6a1b      	ldr	r3, [r3, #32]
 800627e:	1c9a      	adds	r2, r3, #2
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	621a      	str	r2, [r3, #32]
 8006284:	e008      	b.n	8006298 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	6a1b      	ldr	r3, [r3, #32]
 800628a:	1c59      	adds	r1, r3, #1
 800628c:	687a      	ldr	r2, [r7, #4]
 800628e:	6211      	str	r1, [r2, #32]
 8006290:	781a      	ldrb	r2, [r3, #0]
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800629c:	b29b      	uxth	r3, r3
 800629e:	3b01      	subs	r3, #1
 80062a0:	b29b      	uxth	r3, r3
 80062a2:	687a      	ldr	r2, [r7, #4]
 80062a4:	4619      	mov	r1, r3
 80062a6:	84d1      	strh	r1, [r2, #38]	; 0x26
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d10f      	bne.n	80062cc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	68da      	ldr	r2, [r3, #12]
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80062ba:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	68da      	ldr	r2, [r3, #12]
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80062ca:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80062cc:	2300      	movs	r3, #0
 80062ce:	e000      	b.n	80062d2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80062d0:	2302      	movs	r3, #2
  }
}
 80062d2:	4618      	mov	r0, r3
 80062d4:	3714      	adds	r7, #20
 80062d6:	46bd      	mov	sp, r7
 80062d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062dc:	4770      	bx	lr

080062de <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80062de:	b580      	push	{r7, lr}
 80062e0:	b082      	sub	sp, #8
 80062e2:	af00      	add	r7, sp, #0
 80062e4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	68da      	ldr	r2, [r3, #12]
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80062f4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2220      	movs	r2, #32
 80062fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80062fe:	6878      	ldr	r0, [r7, #4]
 8006300:	f7ff fcd2 	bl	8005ca8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006304:	2300      	movs	r3, #0
}
 8006306:	4618      	mov	r0, r3
 8006308:	3708      	adds	r7, #8
 800630a:	46bd      	mov	sp, r7
 800630c:	bd80      	pop	{r7, pc}

0800630e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800630e:	b580      	push	{r7, lr}
 8006310:	b08c      	sub	sp, #48	; 0x30
 8006312:	af00      	add	r7, sp, #0
 8006314:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800631c:	b2db      	uxtb	r3, r3
 800631e:	2b22      	cmp	r3, #34	; 0x22
 8006320:	f040 80ab 	bne.w	800647a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	689b      	ldr	r3, [r3, #8]
 8006328:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800632c:	d117      	bne.n	800635e <UART_Receive_IT+0x50>
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	691b      	ldr	r3, [r3, #16]
 8006332:	2b00      	cmp	r3, #0
 8006334:	d113      	bne.n	800635e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006336:	2300      	movs	r3, #0
 8006338:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800633e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	685b      	ldr	r3, [r3, #4]
 8006346:	b29b      	uxth	r3, r3
 8006348:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800634c:	b29a      	uxth	r2, r3
 800634e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006350:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006356:	1c9a      	adds	r2, r3, #2
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	629a      	str	r2, [r3, #40]	; 0x28
 800635c:	e026      	b.n	80063ac <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006362:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006364:	2300      	movs	r3, #0
 8006366:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	689b      	ldr	r3, [r3, #8]
 800636c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006370:	d007      	beq.n	8006382 <UART_Receive_IT+0x74>
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	689b      	ldr	r3, [r3, #8]
 8006376:	2b00      	cmp	r3, #0
 8006378:	d10a      	bne.n	8006390 <UART_Receive_IT+0x82>
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	691b      	ldr	r3, [r3, #16]
 800637e:	2b00      	cmp	r3, #0
 8006380:	d106      	bne.n	8006390 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	685b      	ldr	r3, [r3, #4]
 8006388:	b2da      	uxtb	r2, r3
 800638a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800638c:	701a      	strb	r2, [r3, #0]
 800638e:	e008      	b.n	80063a2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	685b      	ldr	r3, [r3, #4]
 8006396:	b2db      	uxtb	r3, r3
 8006398:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800639c:	b2da      	uxtb	r2, r3
 800639e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063a0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063a6:	1c5a      	adds	r2, r3, #1
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80063b0:	b29b      	uxth	r3, r3
 80063b2:	3b01      	subs	r3, #1
 80063b4:	b29b      	uxth	r3, r3
 80063b6:	687a      	ldr	r2, [r7, #4]
 80063b8:	4619      	mov	r1, r3
 80063ba:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d15a      	bne.n	8006476 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	68da      	ldr	r2, [r3, #12]
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f022 0220 	bic.w	r2, r2, #32
 80063ce:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	68da      	ldr	r2, [r3, #12]
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80063de:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	695a      	ldr	r2, [r3, #20]
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f022 0201 	bic.w	r2, r2, #1
 80063ee:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2220      	movs	r2, #32
 80063f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063fc:	2b01      	cmp	r3, #1
 80063fe:	d135      	bne.n	800646c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2200      	movs	r2, #0
 8006404:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	330c      	adds	r3, #12
 800640c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800640e:	697b      	ldr	r3, [r7, #20]
 8006410:	e853 3f00 	ldrex	r3, [r3]
 8006414:	613b      	str	r3, [r7, #16]
   return(result);
 8006416:	693b      	ldr	r3, [r7, #16]
 8006418:	f023 0310 	bic.w	r3, r3, #16
 800641c:	627b      	str	r3, [r7, #36]	; 0x24
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	330c      	adds	r3, #12
 8006424:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006426:	623a      	str	r2, [r7, #32]
 8006428:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800642a:	69f9      	ldr	r1, [r7, #28]
 800642c:	6a3a      	ldr	r2, [r7, #32]
 800642e:	e841 2300 	strex	r3, r2, [r1]
 8006432:	61bb      	str	r3, [r7, #24]
   return(result);
 8006434:	69bb      	ldr	r3, [r7, #24]
 8006436:	2b00      	cmp	r3, #0
 8006438:	d1e5      	bne.n	8006406 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f003 0310 	and.w	r3, r3, #16
 8006444:	2b10      	cmp	r3, #16
 8006446:	d10a      	bne.n	800645e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006448:	2300      	movs	r3, #0
 800644a:	60fb      	str	r3, [r7, #12]
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	60fb      	str	r3, [r7, #12]
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	685b      	ldr	r3, [r3, #4]
 800645a:	60fb      	str	r3, [r7, #12]
 800645c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006462:	4619      	mov	r1, r3
 8006464:	6878      	ldr	r0, [r7, #4]
 8006466:	f7fa fed1 	bl	800120c <HAL_UARTEx_RxEventCallback>
 800646a:	e002      	b.n	8006472 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800646c:	6878      	ldr	r0, [r7, #4]
 800646e:	f7ff fc25 	bl	8005cbc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006472:	2300      	movs	r3, #0
 8006474:	e002      	b.n	800647c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8006476:	2300      	movs	r3, #0
 8006478:	e000      	b.n	800647c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800647a:	2302      	movs	r3, #2
  }
}
 800647c:	4618      	mov	r0, r3
 800647e:	3730      	adds	r7, #48	; 0x30
 8006480:	46bd      	mov	sp, r7
 8006482:	bd80      	pop	{r7, pc}

08006484 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006484:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006488:	b0c0      	sub	sp, #256	; 0x100
 800648a:	af00      	add	r7, sp, #0
 800648c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006490:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	691b      	ldr	r3, [r3, #16]
 8006498:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800649c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80064a0:	68d9      	ldr	r1, [r3, #12]
 80064a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80064a6:	681a      	ldr	r2, [r3, #0]
 80064a8:	ea40 0301 	orr.w	r3, r0, r1
 80064ac:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80064ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80064b2:	689a      	ldr	r2, [r3, #8]
 80064b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80064b8:	691b      	ldr	r3, [r3, #16]
 80064ba:	431a      	orrs	r2, r3
 80064bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80064c0:	695b      	ldr	r3, [r3, #20]
 80064c2:	431a      	orrs	r2, r3
 80064c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80064c8:	69db      	ldr	r3, [r3, #28]
 80064ca:	4313      	orrs	r3, r2
 80064cc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80064d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	68db      	ldr	r3, [r3, #12]
 80064d8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80064dc:	f021 010c 	bic.w	r1, r1, #12
 80064e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80064e4:	681a      	ldr	r2, [r3, #0]
 80064e6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80064ea:	430b      	orrs	r3, r1
 80064ec:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80064ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	695b      	ldr	r3, [r3, #20]
 80064f6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80064fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80064fe:	6999      	ldr	r1, [r3, #24]
 8006500:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006504:	681a      	ldr	r2, [r3, #0]
 8006506:	ea40 0301 	orr.w	r3, r0, r1
 800650a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800650c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006510:	681a      	ldr	r2, [r3, #0]
 8006512:	4b8f      	ldr	r3, [pc, #572]	; (8006750 <UART_SetConfig+0x2cc>)
 8006514:	429a      	cmp	r2, r3
 8006516:	d005      	beq.n	8006524 <UART_SetConfig+0xa0>
 8006518:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800651c:	681a      	ldr	r2, [r3, #0]
 800651e:	4b8d      	ldr	r3, [pc, #564]	; (8006754 <UART_SetConfig+0x2d0>)
 8006520:	429a      	cmp	r2, r3
 8006522:	d104      	bne.n	800652e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006524:	f7fe f902 	bl	800472c <HAL_RCC_GetPCLK2Freq>
 8006528:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800652c:	e003      	b.n	8006536 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800652e:	f7fe f8e9 	bl	8004704 <HAL_RCC_GetPCLK1Freq>
 8006532:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006536:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800653a:	69db      	ldr	r3, [r3, #28]
 800653c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006540:	f040 810c 	bne.w	800675c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006544:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006548:	2200      	movs	r2, #0
 800654a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800654e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8006552:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006556:	4622      	mov	r2, r4
 8006558:	462b      	mov	r3, r5
 800655a:	1891      	adds	r1, r2, r2
 800655c:	65b9      	str	r1, [r7, #88]	; 0x58
 800655e:	415b      	adcs	r3, r3
 8006560:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006562:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006566:	4621      	mov	r1, r4
 8006568:	eb12 0801 	adds.w	r8, r2, r1
 800656c:	4629      	mov	r1, r5
 800656e:	eb43 0901 	adc.w	r9, r3, r1
 8006572:	f04f 0200 	mov.w	r2, #0
 8006576:	f04f 0300 	mov.w	r3, #0
 800657a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800657e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006582:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006586:	4690      	mov	r8, r2
 8006588:	4699      	mov	r9, r3
 800658a:	4623      	mov	r3, r4
 800658c:	eb18 0303 	adds.w	r3, r8, r3
 8006590:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006594:	462b      	mov	r3, r5
 8006596:	eb49 0303 	adc.w	r3, r9, r3
 800659a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800659e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80065a2:	685b      	ldr	r3, [r3, #4]
 80065a4:	2200      	movs	r2, #0
 80065a6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80065aa:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80065ae:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80065b2:	460b      	mov	r3, r1
 80065b4:	18db      	adds	r3, r3, r3
 80065b6:	653b      	str	r3, [r7, #80]	; 0x50
 80065b8:	4613      	mov	r3, r2
 80065ba:	eb42 0303 	adc.w	r3, r2, r3
 80065be:	657b      	str	r3, [r7, #84]	; 0x54
 80065c0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80065c4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80065c8:	f7fa fb6e 	bl	8000ca8 <__aeabi_uldivmod>
 80065cc:	4602      	mov	r2, r0
 80065ce:	460b      	mov	r3, r1
 80065d0:	4b61      	ldr	r3, [pc, #388]	; (8006758 <UART_SetConfig+0x2d4>)
 80065d2:	fba3 2302 	umull	r2, r3, r3, r2
 80065d6:	095b      	lsrs	r3, r3, #5
 80065d8:	011c      	lsls	r4, r3, #4
 80065da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80065de:	2200      	movs	r2, #0
 80065e0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80065e4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80065e8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80065ec:	4642      	mov	r2, r8
 80065ee:	464b      	mov	r3, r9
 80065f0:	1891      	adds	r1, r2, r2
 80065f2:	64b9      	str	r1, [r7, #72]	; 0x48
 80065f4:	415b      	adcs	r3, r3
 80065f6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80065f8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80065fc:	4641      	mov	r1, r8
 80065fe:	eb12 0a01 	adds.w	sl, r2, r1
 8006602:	4649      	mov	r1, r9
 8006604:	eb43 0b01 	adc.w	fp, r3, r1
 8006608:	f04f 0200 	mov.w	r2, #0
 800660c:	f04f 0300 	mov.w	r3, #0
 8006610:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006614:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006618:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800661c:	4692      	mov	sl, r2
 800661e:	469b      	mov	fp, r3
 8006620:	4643      	mov	r3, r8
 8006622:	eb1a 0303 	adds.w	r3, sl, r3
 8006626:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800662a:	464b      	mov	r3, r9
 800662c:	eb4b 0303 	adc.w	r3, fp, r3
 8006630:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006634:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006638:	685b      	ldr	r3, [r3, #4]
 800663a:	2200      	movs	r2, #0
 800663c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006640:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006644:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006648:	460b      	mov	r3, r1
 800664a:	18db      	adds	r3, r3, r3
 800664c:	643b      	str	r3, [r7, #64]	; 0x40
 800664e:	4613      	mov	r3, r2
 8006650:	eb42 0303 	adc.w	r3, r2, r3
 8006654:	647b      	str	r3, [r7, #68]	; 0x44
 8006656:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800665a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800665e:	f7fa fb23 	bl	8000ca8 <__aeabi_uldivmod>
 8006662:	4602      	mov	r2, r0
 8006664:	460b      	mov	r3, r1
 8006666:	4611      	mov	r1, r2
 8006668:	4b3b      	ldr	r3, [pc, #236]	; (8006758 <UART_SetConfig+0x2d4>)
 800666a:	fba3 2301 	umull	r2, r3, r3, r1
 800666e:	095b      	lsrs	r3, r3, #5
 8006670:	2264      	movs	r2, #100	; 0x64
 8006672:	fb02 f303 	mul.w	r3, r2, r3
 8006676:	1acb      	subs	r3, r1, r3
 8006678:	00db      	lsls	r3, r3, #3
 800667a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800667e:	4b36      	ldr	r3, [pc, #216]	; (8006758 <UART_SetConfig+0x2d4>)
 8006680:	fba3 2302 	umull	r2, r3, r3, r2
 8006684:	095b      	lsrs	r3, r3, #5
 8006686:	005b      	lsls	r3, r3, #1
 8006688:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800668c:	441c      	add	r4, r3
 800668e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006692:	2200      	movs	r2, #0
 8006694:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006698:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800669c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80066a0:	4642      	mov	r2, r8
 80066a2:	464b      	mov	r3, r9
 80066a4:	1891      	adds	r1, r2, r2
 80066a6:	63b9      	str	r1, [r7, #56]	; 0x38
 80066a8:	415b      	adcs	r3, r3
 80066aa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80066ac:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80066b0:	4641      	mov	r1, r8
 80066b2:	1851      	adds	r1, r2, r1
 80066b4:	6339      	str	r1, [r7, #48]	; 0x30
 80066b6:	4649      	mov	r1, r9
 80066b8:	414b      	adcs	r3, r1
 80066ba:	637b      	str	r3, [r7, #52]	; 0x34
 80066bc:	f04f 0200 	mov.w	r2, #0
 80066c0:	f04f 0300 	mov.w	r3, #0
 80066c4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80066c8:	4659      	mov	r1, fp
 80066ca:	00cb      	lsls	r3, r1, #3
 80066cc:	4651      	mov	r1, sl
 80066ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80066d2:	4651      	mov	r1, sl
 80066d4:	00ca      	lsls	r2, r1, #3
 80066d6:	4610      	mov	r0, r2
 80066d8:	4619      	mov	r1, r3
 80066da:	4603      	mov	r3, r0
 80066dc:	4642      	mov	r2, r8
 80066de:	189b      	adds	r3, r3, r2
 80066e0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80066e4:	464b      	mov	r3, r9
 80066e6:	460a      	mov	r2, r1
 80066e8:	eb42 0303 	adc.w	r3, r2, r3
 80066ec:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80066f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80066f4:	685b      	ldr	r3, [r3, #4]
 80066f6:	2200      	movs	r2, #0
 80066f8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80066fc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006700:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006704:	460b      	mov	r3, r1
 8006706:	18db      	adds	r3, r3, r3
 8006708:	62bb      	str	r3, [r7, #40]	; 0x28
 800670a:	4613      	mov	r3, r2
 800670c:	eb42 0303 	adc.w	r3, r2, r3
 8006710:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006712:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006716:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800671a:	f7fa fac5 	bl	8000ca8 <__aeabi_uldivmod>
 800671e:	4602      	mov	r2, r0
 8006720:	460b      	mov	r3, r1
 8006722:	4b0d      	ldr	r3, [pc, #52]	; (8006758 <UART_SetConfig+0x2d4>)
 8006724:	fba3 1302 	umull	r1, r3, r3, r2
 8006728:	095b      	lsrs	r3, r3, #5
 800672a:	2164      	movs	r1, #100	; 0x64
 800672c:	fb01 f303 	mul.w	r3, r1, r3
 8006730:	1ad3      	subs	r3, r2, r3
 8006732:	00db      	lsls	r3, r3, #3
 8006734:	3332      	adds	r3, #50	; 0x32
 8006736:	4a08      	ldr	r2, [pc, #32]	; (8006758 <UART_SetConfig+0x2d4>)
 8006738:	fba2 2303 	umull	r2, r3, r2, r3
 800673c:	095b      	lsrs	r3, r3, #5
 800673e:	f003 0207 	and.w	r2, r3, #7
 8006742:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	4422      	add	r2, r4
 800674a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800674c:	e106      	b.n	800695c <UART_SetConfig+0x4d8>
 800674e:	bf00      	nop
 8006750:	40011000 	.word	0x40011000
 8006754:	40011400 	.word	0x40011400
 8006758:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800675c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006760:	2200      	movs	r2, #0
 8006762:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006766:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800676a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800676e:	4642      	mov	r2, r8
 8006770:	464b      	mov	r3, r9
 8006772:	1891      	adds	r1, r2, r2
 8006774:	6239      	str	r1, [r7, #32]
 8006776:	415b      	adcs	r3, r3
 8006778:	627b      	str	r3, [r7, #36]	; 0x24
 800677a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800677e:	4641      	mov	r1, r8
 8006780:	1854      	adds	r4, r2, r1
 8006782:	4649      	mov	r1, r9
 8006784:	eb43 0501 	adc.w	r5, r3, r1
 8006788:	f04f 0200 	mov.w	r2, #0
 800678c:	f04f 0300 	mov.w	r3, #0
 8006790:	00eb      	lsls	r3, r5, #3
 8006792:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006796:	00e2      	lsls	r2, r4, #3
 8006798:	4614      	mov	r4, r2
 800679a:	461d      	mov	r5, r3
 800679c:	4643      	mov	r3, r8
 800679e:	18e3      	adds	r3, r4, r3
 80067a0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80067a4:	464b      	mov	r3, r9
 80067a6:	eb45 0303 	adc.w	r3, r5, r3
 80067aa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80067ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067b2:	685b      	ldr	r3, [r3, #4]
 80067b4:	2200      	movs	r2, #0
 80067b6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80067ba:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80067be:	f04f 0200 	mov.w	r2, #0
 80067c2:	f04f 0300 	mov.w	r3, #0
 80067c6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80067ca:	4629      	mov	r1, r5
 80067cc:	008b      	lsls	r3, r1, #2
 80067ce:	4621      	mov	r1, r4
 80067d0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80067d4:	4621      	mov	r1, r4
 80067d6:	008a      	lsls	r2, r1, #2
 80067d8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80067dc:	f7fa fa64 	bl	8000ca8 <__aeabi_uldivmod>
 80067e0:	4602      	mov	r2, r0
 80067e2:	460b      	mov	r3, r1
 80067e4:	4b60      	ldr	r3, [pc, #384]	; (8006968 <UART_SetConfig+0x4e4>)
 80067e6:	fba3 2302 	umull	r2, r3, r3, r2
 80067ea:	095b      	lsrs	r3, r3, #5
 80067ec:	011c      	lsls	r4, r3, #4
 80067ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80067f2:	2200      	movs	r2, #0
 80067f4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80067f8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80067fc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006800:	4642      	mov	r2, r8
 8006802:	464b      	mov	r3, r9
 8006804:	1891      	adds	r1, r2, r2
 8006806:	61b9      	str	r1, [r7, #24]
 8006808:	415b      	adcs	r3, r3
 800680a:	61fb      	str	r3, [r7, #28]
 800680c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006810:	4641      	mov	r1, r8
 8006812:	1851      	adds	r1, r2, r1
 8006814:	6139      	str	r1, [r7, #16]
 8006816:	4649      	mov	r1, r9
 8006818:	414b      	adcs	r3, r1
 800681a:	617b      	str	r3, [r7, #20]
 800681c:	f04f 0200 	mov.w	r2, #0
 8006820:	f04f 0300 	mov.w	r3, #0
 8006824:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006828:	4659      	mov	r1, fp
 800682a:	00cb      	lsls	r3, r1, #3
 800682c:	4651      	mov	r1, sl
 800682e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006832:	4651      	mov	r1, sl
 8006834:	00ca      	lsls	r2, r1, #3
 8006836:	4610      	mov	r0, r2
 8006838:	4619      	mov	r1, r3
 800683a:	4603      	mov	r3, r0
 800683c:	4642      	mov	r2, r8
 800683e:	189b      	adds	r3, r3, r2
 8006840:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006844:	464b      	mov	r3, r9
 8006846:	460a      	mov	r2, r1
 8006848:	eb42 0303 	adc.w	r3, r2, r3
 800684c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006850:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006854:	685b      	ldr	r3, [r3, #4]
 8006856:	2200      	movs	r2, #0
 8006858:	67bb      	str	r3, [r7, #120]	; 0x78
 800685a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800685c:	f04f 0200 	mov.w	r2, #0
 8006860:	f04f 0300 	mov.w	r3, #0
 8006864:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006868:	4649      	mov	r1, r9
 800686a:	008b      	lsls	r3, r1, #2
 800686c:	4641      	mov	r1, r8
 800686e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006872:	4641      	mov	r1, r8
 8006874:	008a      	lsls	r2, r1, #2
 8006876:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800687a:	f7fa fa15 	bl	8000ca8 <__aeabi_uldivmod>
 800687e:	4602      	mov	r2, r0
 8006880:	460b      	mov	r3, r1
 8006882:	4611      	mov	r1, r2
 8006884:	4b38      	ldr	r3, [pc, #224]	; (8006968 <UART_SetConfig+0x4e4>)
 8006886:	fba3 2301 	umull	r2, r3, r3, r1
 800688a:	095b      	lsrs	r3, r3, #5
 800688c:	2264      	movs	r2, #100	; 0x64
 800688e:	fb02 f303 	mul.w	r3, r2, r3
 8006892:	1acb      	subs	r3, r1, r3
 8006894:	011b      	lsls	r3, r3, #4
 8006896:	3332      	adds	r3, #50	; 0x32
 8006898:	4a33      	ldr	r2, [pc, #204]	; (8006968 <UART_SetConfig+0x4e4>)
 800689a:	fba2 2303 	umull	r2, r3, r2, r3
 800689e:	095b      	lsrs	r3, r3, #5
 80068a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80068a4:	441c      	add	r4, r3
 80068a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80068aa:	2200      	movs	r2, #0
 80068ac:	673b      	str	r3, [r7, #112]	; 0x70
 80068ae:	677a      	str	r2, [r7, #116]	; 0x74
 80068b0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80068b4:	4642      	mov	r2, r8
 80068b6:	464b      	mov	r3, r9
 80068b8:	1891      	adds	r1, r2, r2
 80068ba:	60b9      	str	r1, [r7, #8]
 80068bc:	415b      	adcs	r3, r3
 80068be:	60fb      	str	r3, [r7, #12]
 80068c0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80068c4:	4641      	mov	r1, r8
 80068c6:	1851      	adds	r1, r2, r1
 80068c8:	6039      	str	r1, [r7, #0]
 80068ca:	4649      	mov	r1, r9
 80068cc:	414b      	adcs	r3, r1
 80068ce:	607b      	str	r3, [r7, #4]
 80068d0:	f04f 0200 	mov.w	r2, #0
 80068d4:	f04f 0300 	mov.w	r3, #0
 80068d8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80068dc:	4659      	mov	r1, fp
 80068de:	00cb      	lsls	r3, r1, #3
 80068e0:	4651      	mov	r1, sl
 80068e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80068e6:	4651      	mov	r1, sl
 80068e8:	00ca      	lsls	r2, r1, #3
 80068ea:	4610      	mov	r0, r2
 80068ec:	4619      	mov	r1, r3
 80068ee:	4603      	mov	r3, r0
 80068f0:	4642      	mov	r2, r8
 80068f2:	189b      	adds	r3, r3, r2
 80068f4:	66bb      	str	r3, [r7, #104]	; 0x68
 80068f6:	464b      	mov	r3, r9
 80068f8:	460a      	mov	r2, r1
 80068fa:	eb42 0303 	adc.w	r3, r2, r3
 80068fe:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006900:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006904:	685b      	ldr	r3, [r3, #4]
 8006906:	2200      	movs	r2, #0
 8006908:	663b      	str	r3, [r7, #96]	; 0x60
 800690a:	667a      	str	r2, [r7, #100]	; 0x64
 800690c:	f04f 0200 	mov.w	r2, #0
 8006910:	f04f 0300 	mov.w	r3, #0
 8006914:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006918:	4649      	mov	r1, r9
 800691a:	008b      	lsls	r3, r1, #2
 800691c:	4641      	mov	r1, r8
 800691e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006922:	4641      	mov	r1, r8
 8006924:	008a      	lsls	r2, r1, #2
 8006926:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800692a:	f7fa f9bd 	bl	8000ca8 <__aeabi_uldivmod>
 800692e:	4602      	mov	r2, r0
 8006930:	460b      	mov	r3, r1
 8006932:	4b0d      	ldr	r3, [pc, #52]	; (8006968 <UART_SetConfig+0x4e4>)
 8006934:	fba3 1302 	umull	r1, r3, r3, r2
 8006938:	095b      	lsrs	r3, r3, #5
 800693a:	2164      	movs	r1, #100	; 0x64
 800693c:	fb01 f303 	mul.w	r3, r1, r3
 8006940:	1ad3      	subs	r3, r2, r3
 8006942:	011b      	lsls	r3, r3, #4
 8006944:	3332      	adds	r3, #50	; 0x32
 8006946:	4a08      	ldr	r2, [pc, #32]	; (8006968 <UART_SetConfig+0x4e4>)
 8006948:	fba2 2303 	umull	r2, r3, r2, r3
 800694c:	095b      	lsrs	r3, r3, #5
 800694e:	f003 020f 	and.w	r2, r3, #15
 8006952:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	4422      	add	r2, r4
 800695a:	609a      	str	r2, [r3, #8]
}
 800695c:	bf00      	nop
 800695e:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006962:	46bd      	mov	sp, r7
 8006964:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006968:	51eb851f 	.word	0x51eb851f

0800696c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800696c:	b480      	push	{r7}
 800696e:	b085      	sub	sp, #20
 8006970:	af00      	add	r7, sp, #0
 8006972:	4603      	mov	r3, r0
 8006974:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8006976:	2300      	movs	r3, #0
 8006978:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800697a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800697e:	2b84      	cmp	r3, #132	; 0x84
 8006980:	d005      	beq.n	800698e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8006982:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	4413      	add	r3, r2
 800698a:	3303      	adds	r3, #3
 800698c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800698e:	68fb      	ldr	r3, [r7, #12]
}
 8006990:	4618      	mov	r0, r3
 8006992:	3714      	adds	r7, #20
 8006994:	46bd      	mov	sp, r7
 8006996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699a:	4770      	bx	lr

0800699c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800699c:	b580      	push	{r7, lr}
 800699e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80069a0:	f000 faf6 	bl	8006f90 <vTaskStartScheduler>
  
  return osOK;
 80069a4:	2300      	movs	r3, #0
}
 80069a6:	4618      	mov	r0, r3
 80069a8:	bd80      	pop	{r7, pc}

080069aa <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80069aa:	b5f0      	push	{r4, r5, r6, r7, lr}
 80069ac:	b089      	sub	sp, #36	; 0x24
 80069ae:	af04      	add	r7, sp, #16
 80069b0:	6078      	str	r0, [r7, #4]
 80069b2:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	695b      	ldr	r3, [r3, #20]
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d020      	beq.n	80069fe <osThreadCreate+0x54>
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	699b      	ldr	r3, [r3, #24]
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d01c      	beq.n	80069fe <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	685c      	ldr	r4, [r3, #4]
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	691e      	ldr	r6, [r3, #16]
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80069d6:	4618      	mov	r0, r3
 80069d8:	f7ff ffc8 	bl	800696c <makeFreeRtosPriority>
 80069dc:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	695b      	ldr	r3, [r3, #20]
 80069e2:	687a      	ldr	r2, [r7, #4]
 80069e4:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80069e6:	9202      	str	r2, [sp, #8]
 80069e8:	9301      	str	r3, [sp, #4]
 80069ea:	9100      	str	r1, [sp, #0]
 80069ec:	683b      	ldr	r3, [r7, #0]
 80069ee:	4632      	mov	r2, r6
 80069f0:	4629      	mov	r1, r5
 80069f2:	4620      	mov	r0, r4
 80069f4:	f000 f8ed 	bl	8006bd2 <xTaskCreateStatic>
 80069f8:	4603      	mov	r3, r0
 80069fa:	60fb      	str	r3, [r7, #12]
 80069fc:	e01c      	b.n	8006a38 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	685c      	ldr	r4, [r3, #4]
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006a0a:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006a12:	4618      	mov	r0, r3
 8006a14:	f7ff ffaa 	bl	800696c <makeFreeRtosPriority>
 8006a18:	4602      	mov	r2, r0
 8006a1a:	f107 030c 	add.w	r3, r7, #12
 8006a1e:	9301      	str	r3, [sp, #4]
 8006a20:	9200      	str	r2, [sp, #0]
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	4632      	mov	r2, r6
 8006a26:	4629      	mov	r1, r5
 8006a28:	4620      	mov	r0, r4
 8006a2a:	f000 f92f 	bl	8006c8c <xTaskCreate>
 8006a2e:	4603      	mov	r3, r0
 8006a30:	2b01      	cmp	r3, #1
 8006a32:	d001      	beq.n	8006a38 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8006a34:	2300      	movs	r3, #0
 8006a36:	e000      	b.n	8006a3a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8006a38:	68fb      	ldr	r3, [r7, #12]
}
 8006a3a:	4618      	mov	r0, r3
 8006a3c:	3714      	adds	r7, #20
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006a42 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8006a42:	b580      	push	{r7, lr}
 8006a44:	b084      	sub	sp, #16
 8006a46:	af00      	add	r7, sp, #0
 8006a48:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d001      	beq.n	8006a58 <osDelay+0x16>
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	e000      	b.n	8006a5a <osDelay+0x18>
 8006a58:	2301      	movs	r3, #1
 8006a5a:	4618      	mov	r0, r3
 8006a5c:	f000 fa64 	bl	8006f28 <vTaskDelay>
  
  return osOK;
 8006a60:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8006a62:	4618      	mov	r0, r3
 8006a64:	3710      	adds	r7, #16
 8006a66:	46bd      	mov	sp, r7
 8006a68:	bd80      	pop	{r7, pc}

08006a6a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006a6a:	b480      	push	{r7}
 8006a6c:	b083      	sub	sp, #12
 8006a6e:	af00      	add	r7, sp, #0
 8006a70:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	f103 0208 	add.w	r2, r3, #8
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	f04f 32ff 	mov.w	r2, #4294967295
 8006a82:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	f103 0208 	add.w	r2, r3, #8
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	f103 0208 	add.w	r2, r3, #8
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2200      	movs	r2, #0
 8006a9c:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006a9e:	bf00      	nop
 8006aa0:	370c      	adds	r7, #12
 8006aa2:	46bd      	mov	sp, r7
 8006aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa8:	4770      	bx	lr

08006aaa <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006aaa:	b480      	push	{r7}
 8006aac:	b083      	sub	sp, #12
 8006aae:	af00      	add	r7, sp, #0
 8006ab0:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006ab8:	bf00      	nop
 8006aba:	370c      	adds	r7, #12
 8006abc:	46bd      	mov	sp, r7
 8006abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac2:	4770      	bx	lr

08006ac4 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006ac4:	b480      	push	{r7}
 8006ac6:	b085      	sub	sp, #20
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	6078      	str	r0, [r7, #4]
 8006acc:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	685b      	ldr	r3, [r3, #4]
 8006ad2:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	68fa      	ldr	r2, [r7, #12]
 8006ad8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	689a      	ldr	r2, [r3, #8]
 8006ade:	683b      	ldr	r3, [r7, #0]
 8006ae0:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	689b      	ldr	r3, [r3, #8]
 8006ae6:	683a      	ldr	r2, [r7, #0]
 8006ae8:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	683a      	ldr	r2, [r7, #0]
 8006aee:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006af0:	683b      	ldr	r3, [r7, #0]
 8006af2:	687a      	ldr	r2, [r7, #4]
 8006af4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	1c5a      	adds	r2, r3, #1
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	601a      	str	r2, [r3, #0]
}
 8006b00:	bf00      	nop
 8006b02:	3714      	adds	r7, #20
 8006b04:	46bd      	mov	sp, r7
 8006b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0a:	4770      	bx	lr

08006b0c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006b0c:	b480      	push	{r7}
 8006b0e:	b085      	sub	sp, #20
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	6078      	str	r0, [r7, #4]
 8006b14:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006b16:	683b      	ldr	r3, [r7, #0]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006b1c:	68bb      	ldr	r3, [r7, #8]
 8006b1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b22:	d103      	bne.n	8006b2c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	691b      	ldr	r3, [r3, #16]
 8006b28:	60fb      	str	r3, [r7, #12]
 8006b2a:	e00c      	b.n	8006b46 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	3308      	adds	r3, #8
 8006b30:	60fb      	str	r3, [r7, #12]
 8006b32:	e002      	b.n	8006b3a <vListInsert+0x2e>
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	685b      	ldr	r3, [r3, #4]
 8006b38:	60fb      	str	r3, [r7, #12]
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	685b      	ldr	r3, [r3, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	68ba      	ldr	r2, [r7, #8]
 8006b42:	429a      	cmp	r2, r3
 8006b44:	d2f6      	bcs.n	8006b34 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	685a      	ldr	r2, [r3, #4]
 8006b4a:	683b      	ldr	r3, [r7, #0]
 8006b4c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006b4e:	683b      	ldr	r3, [r7, #0]
 8006b50:	685b      	ldr	r3, [r3, #4]
 8006b52:	683a      	ldr	r2, [r7, #0]
 8006b54:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006b56:	683b      	ldr	r3, [r7, #0]
 8006b58:	68fa      	ldr	r2, [r7, #12]
 8006b5a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	683a      	ldr	r2, [r7, #0]
 8006b60:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006b62:	683b      	ldr	r3, [r7, #0]
 8006b64:	687a      	ldr	r2, [r7, #4]
 8006b66:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	1c5a      	adds	r2, r3, #1
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	601a      	str	r2, [r3, #0]
}
 8006b72:	bf00      	nop
 8006b74:	3714      	adds	r7, #20
 8006b76:	46bd      	mov	sp, r7
 8006b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7c:	4770      	bx	lr

08006b7e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006b7e:	b480      	push	{r7}
 8006b80:	b085      	sub	sp, #20
 8006b82:	af00      	add	r7, sp, #0
 8006b84:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	691b      	ldr	r3, [r3, #16]
 8006b8a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	685b      	ldr	r3, [r3, #4]
 8006b90:	687a      	ldr	r2, [r7, #4]
 8006b92:	6892      	ldr	r2, [r2, #8]
 8006b94:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	689b      	ldr	r3, [r3, #8]
 8006b9a:	687a      	ldr	r2, [r7, #4]
 8006b9c:	6852      	ldr	r2, [r2, #4]
 8006b9e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	685b      	ldr	r3, [r3, #4]
 8006ba4:	687a      	ldr	r2, [r7, #4]
 8006ba6:	429a      	cmp	r2, r3
 8006ba8:	d103      	bne.n	8006bb2 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	689a      	ldr	r2, [r3, #8]
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	2200      	movs	r2, #0
 8006bb6:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	1e5a      	subs	r2, r3, #1
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	681b      	ldr	r3, [r3, #0]
}
 8006bc6:	4618      	mov	r0, r3
 8006bc8:	3714      	adds	r7, #20
 8006bca:	46bd      	mov	sp, r7
 8006bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd0:	4770      	bx	lr

08006bd2 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006bd2:	b580      	push	{r7, lr}
 8006bd4:	b08e      	sub	sp, #56	; 0x38
 8006bd6:	af04      	add	r7, sp, #16
 8006bd8:	60f8      	str	r0, [r7, #12]
 8006bda:	60b9      	str	r1, [r7, #8]
 8006bdc:	607a      	str	r2, [r7, #4]
 8006bde:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006be0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d10a      	bne.n	8006bfc <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006be6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bea:	f383 8811 	msr	BASEPRI, r3
 8006bee:	f3bf 8f6f 	isb	sy
 8006bf2:	f3bf 8f4f 	dsb	sy
 8006bf6:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006bf8:	bf00      	nop
 8006bfa:	e7fe      	b.n	8006bfa <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006bfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d10a      	bne.n	8006c18 <xTaskCreateStatic+0x46>
	__asm volatile
 8006c02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c06:	f383 8811 	msr	BASEPRI, r3
 8006c0a:	f3bf 8f6f 	isb	sy
 8006c0e:	f3bf 8f4f 	dsb	sy
 8006c12:	61fb      	str	r3, [r7, #28]
}
 8006c14:	bf00      	nop
 8006c16:	e7fe      	b.n	8006c16 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006c18:	23a0      	movs	r3, #160	; 0xa0
 8006c1a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006c1c:	693b      	ldr	r3, [r7, #16]
 8006c1e:	2ba0      	cmp	r3, #160	; 0xa0
 8006c20:	d00a      	beq.n	8006c38 <xTaskCreateStatic+0x66>
	__asm volatile
 8006c22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c26:	f383 8811 	msr	BASEPRI, r3
 8006c2a:	f3bf 8f6f 	isb	sy
 8006c2e:	f3bf 8f4f 	dsb	sy
 8006c32:	61bb      	str	r3, [r7, #24]
}
 8006c34:	bf00      	nop
 8006c36:	e7fe      	b.n	8006c36 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006c38:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006c3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d01e      	beq.n	8006c7e <xTaskCreateStatic+0xac>
 8006c40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d01b      	beq.n	8006c7e <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006c46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c48:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c4c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006c4e:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006c50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c52:	2202      	movs	r2, #2
 8006c54:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006c58:	2300      	movs	r3, #0
 8006c5a:	9303      	str	r3, [sp, #12]
 8006c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c5e:	9302      	str	r3, [sp, #8]
 8006c60:	f107 0314 	add.w	r3, r7, #20
 8006c64:	9301      	str	r3, [sp, #4]
 8006c66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c68:	9300      	str	r3, [sp, #0]
 8006c6a:	683b      	ldr	r3, [r7, #0]
 8006c6c:	687a      	ldr	r2, [r7, #4]
 8006c6e:	68b9      	ldr	r1, [r7, #8]
 8006c70:	68f8      	ldr	r0, [r7, #12]
 8006c72:	f000 f851 	bl	8006d18 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006c76:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006c78:	f000 f8ec 	bl	8006e54 <prvAddNewTaskToReadyList>
 8006c7c:	e001      	b.n	8006c82 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8006c7e:	2300      	movs	r3, #0
 8006c80:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006c82:	697b      	ldr	r3, [r7, #20]
	}
 8006c84:	4618      	mov	r0, r3
 8006c86:	3728      	adds	r7, #40	; 0x28
 8006c88:	46bd      	mov	sp, r7
 8006c8a:	bd80      	pop	{r7, pc}

08006c8c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006c8c:	b580      	push	{r7, lr}
 8006c8e:	b08c      	sub	sp, #48	; 0x30
 8006c90:	af04      	add	r7, sp, #16
 8006c92:	60f8      	str	r0, [r7, #12]
 8006c94:	60b9      	str	r1, [r7, #8]
 8006c96:	603b      	str	r3, [r7, #0]
 8006c98:	4613      	mov	r3, r2
 8006c9a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006c9c:	88fb      	ldrh	r3, [r7, #6]
 8006c9e:	009b      	lsls	r3, r3, #2
 8006ca0:	4618      	mov	r0, r3
 8006ca2:	f000 ff11 	bl	8007ac8 <pvPortMalloc>
 8006ca6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006ca8:	697b      	ldr	r3, [r7, #20]
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d00e      	beq.n	8006ccc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006cae:	20a0      	movs	r0, #160	; 0xa0
 8006cb0:	f000 ff0a 	bl	8007ac8 <pvPortMalloc>
 8006cb4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006cb6:	69fb      	ldr	r3, [r7, #28]
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d003      	beq.n	8006cc4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006cbc:	69fb      	ldr	r3, [r7, #28]
 8006cbe:	697a      	ldr	r2, [r7, #20]
 8006cc0:	631a      	str	r2, [r3, #48]	; 0x30
 8006cc2:	e005      	b.n	8006cd0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006cc4:	6978      	ldr	r0, [r7, #20]
 8006cc6:	f000 ffcb 	bl	8007c60 <vPortFree>
 8006cca:	e001      	b.n	8006cd0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006ccc:	2300      	movs	r3, #0
 8006cce:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006cd0:	69fb      	ldr	r3, [r7, #28]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d017      	beq.n	8006d06 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006cd6:	69fb      	ldr	r3, [r7, #28]
 8006cd8:	2200      	movs	r2, #0
 8006cda:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006cde:	88fa      	ldrh	r2, [r7, #6]
 8006ce0:	2300      	movs	r3, #0
 8006ce2:	9303      	str	r3, [sp, #12]
 8006ce4:	69fb      	ldr	r3, [r7, #28]
 8006ce6:	9302      	str	r3, [sp, #8]
 8006ce8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cea:	9301      	str	r3, [sp, #4]
 8006cec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cee:	9300      	str	r3, [sp, #0]
 8006cf0:	683b      	ldr	r3, [r7, #0]
 8006cf2:	68b9      	ldr	r1, [r7, #8]
 8006cf4:	68f8      	ldr	r0, [r7, #12]
 8006cf6:	f000 f80f 	bl	8006d18 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006cfa:	69f8      	ldr	r0, [r7, #28]
 8006cfc:	f000 f8aa 	bl	8006e54 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006d00:	2301      	movs	r3, #1
 8006d02:	61bb      	str	r3, [r7, #24]
 8006d04:	e002      	b.n	8006d0c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006d06:	f04f 33ff 	mov.w	r3, #4294967295
 8006d0a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006d0c:	69bb      	ldr	r3, [r7, #24]
	}
 8006d0e:	4618      	mov	r0, r3
 8006d10:	3720      	adds	r7, #32
 8006d12:	46bd      	mov	sp, r7
 8006d14:	bd80      	pop	{r7, pc}
	...

08006d18 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006d18:	b580      	push	{r7, lr}
 8006d1a:	b088      	sub	sp, #32
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	60f8      	str	r0, [r7, #12]
 8006d20:	60b9      	str	r1, [r7, #8]
 8006d22:	607a      	str	r2, [r7, #4]
 8006d24:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006d26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d28:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006d30:	3b01      	subs	r3, #1
 8006d32:	009b      	lsls	r3, r3, #2
 8006d34:	4413      	add	r3, r2
 8006d36:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006d38:	69bb      	ldr	r3, [r7, #24]
 8006d3a:	f023 0307 	bic.w	r3, r3, #7
 8006d3e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006d40:	69bb      	ldr	r3, [r7, #24]
 8006d42:	f003 0307 	and.w	r3, r3, #7
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d00a      	beq.n	8006d60 <prvInitialiseNewTask+0x48>
	__asm volatile
 8006d4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d4e:	f383 8811 	msr	BASEPRI, r3
 8006d52:	f3bf 8f6f 	isb	sy
 8006d56:	f3bf 8f4f 	dsb	sy
 8006d5a:	617b      	str	r3, [r7, #20]
}
 8006d5c:	bf00      	nop
 8006d5e:	e7fe      	b.n	8006d5e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006d60:	68bb      	ldr	r3, [r7, #8]
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d01f      	beq.n	8006da6 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006d66:	2300      	movs	r3, #0
 8006d68:	61fb      	str	r3, [r7, #28]
 8006d6a:	e012      	b.n	8006d92 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006d6c:	68ba      	ldr	r2, [r7, #8]
 8006d6e:	69fb      	ldr	r3, [r7, #28]
 8006d70:	4413      	add	r3, r2
 8006d72:	7819      	ldrb	r1, [r3, #0]
 8006d74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006d76:	69fb      	ldr	r3, [r7, #28]
 8006d78:	4413      	add	r3, r2
 8006d7a:	3334      	adds	r3, #52	; 0x34
 8006d7c:	460a      	mov	r2, r1
 8006d7e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006d80:	68ba      	ldr	r2, [r7, #8]
 8006d82:	69fb      	ldr	r3, [r7, #28]
 8006d84:	4413      	add	r3, r2
 8006d86:	781b      	ldrb	r3, [r3, #0]
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d006      	beq.n	8006d9a <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006d8c:	69fb      	ldr	r3, [r7, #28]
 8006d8e:	3301      	adds	r3, #1
 8006d90:	61fb      	str	r3, [r7, #28]
 8006d92:	69fb      	ldr	r3, [r7, #28]
 8006d94:	2b0f      	cmp	r3, #15
 8006d96:	d9e9      	bls.n	8006d6c <prvInitialiseNewTask+0x54>
 8006d98:	e000      	b.n	8006d9c <prvInitialiseNewTask+0x84>
			{
				break;
 8006d9a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006d9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d9e:	2200      	movs	r2, #0
 8006da0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006da4:	e003      	b.n	8006dae <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006da6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006da8:	2200      	movs	r2, #0
 8006daa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006dae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006db0:	2b06      	cmp	r3, #6
 8006db2:	d901      	bls.n	8006db8 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006db4:	2306      	movs	r3, #6
 8006db6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006db8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006dbc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006dbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dc0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006dc2:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8006dc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006dca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dcc:	3304      	adds	r3, #4
 8006dce:	4618      	mov	r0, r3
 8006dd0:	f7ff fe6b 	bl	8006aaa <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006dd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dd6:	3318      	adds	r3, #24
 8006dd8:	4618      	mov	r0, r3
 8006dda:	f7ff fe66 	bl	8006aaa <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006dde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006de0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006de2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006de4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006de6:	f1c3 0207 	rsb	r2, r3, #7
 8006dea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dec:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006dee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006df0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006df2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006df4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006df6:	2200      	movs	r2, #0
 8006df8:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006dfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dfe:	2200      	movs	r2, #0
 8006e00:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006e04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e06:	334c      	adds	r3, #76	; 0x4c
 8006e08:	224c      	movs	r2, #76	; 0x4c
 8006e0a:	2100      	movs	r1, #0
 8006e0c:	4618      	mov	r0, r3
 8006e0e:	f001 fd9e 	bl	800894e <memset>
 8006e12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e14:	4a0c      	ldr	r2, [pc, #48]	; (8006e48 <prvInitialiseNewTask+0x130>)
 8006e16:	651a      	str	r2, [r3, #80]	; 0x50
 8006e18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e1a:	4a0c      	ldr	r2, [pc, #48]	; (8006e4c <prvInitialiseNewTask+0x134>)
 8006e1c:	655a      	str	r2, [r3, #84]	; 0x54
 8006e1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e20:	4a0b      	ldr	r2, [pc, #44]	; (8006e50 <prvInitialiseNewTask+0x138>)
 8006e22:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006e24:	683a      	ldr	r2, [r7, #0]
 8006e26:	68f9      	ldr	r1, [r7, #12]
 8006e28:	69b8      	ldr	r0, [r7, #24]
 8006e2a:	f000 fc3d 	bl	80076a8 <pxPortInitialiseStack>
 8006e2e:	4602      	mov	r2, r0
 8006e30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e32:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006e34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d002      	beq.n	8006e40 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006e3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e3c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006e3e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006e40:	bf00      	nop
 8006e42:	3720      	adds	r7, #32
 8006e44:	46bd      	mov	sp, r7
 8006e46:	bd80      	pop	{r7, pc}
 8006e48:	2000447c 	.word	0x2000447c
 8006e4c:	200044e4 	.word	0x200044e4
 8006e50:	2000454c 	.word	0x2000454c

08006e54 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006e54:	b580      	push	{r7, lr}
 8006e56:	b082      	sub	sp, #8
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006e5c:	f000 fd52 	bl	8007904 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006e60:	4b2a      	ldr	r3, [pc, #168]	; (8006f0c <prvAddNewTaskToReadyList+0xb8>)
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	3301      	adds	r3, #1
 8006e66:	4a29      	ldr	r2, [pc, #164]	; (8006f0c <prvAddNewTaskToReadyList+0xb8>)
 8006e68:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006e6a:	4b29      	ldr	r3, [pc, #164]	; (8006f10 <prvAddNewTaskToReadyList+0xbc>)
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d109      	bne.n	8006e86 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006e72:	4a27      	ldr	r2, [pc, #156]	; (8006f10 <prvAddNewTaskToReadyList+0xbc>)
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006e78:	4b24      	ldr	r3, [pc, #144]	; (8006f0c <prvAddNewTaskToReadyList+0xb8>)
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	2b01      	cmp	r3, #1
 8006e7e:	d110      	bne.n	8006ea2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006e80:	f000 facc 	bl	800741c <prvInitialiseTaskLists>
 8006e84:	e00d      	b.n	8006ea2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006e86:	4b23      	ldr	r3, [pc, #140]	; (8006f14 <prvAddNewTaskToReadyList+0xc0>)
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d109      	bne.n	8006ea2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006e8e:	4b20      	ldr	r3, [pc, #128]	; (8006f10 <prvAddNewTaskToReadyList+0xbc>)
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e98:	429a      	cmp	r2, r3
 8006e9a:	d802      	bhi.n	8006ea2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006e9c:	4a1c      	ldr	r2, [pc, #112]	; (8006f10 <prvAddNewTaskToReadyList+0xbc>)
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006ea2:	4b1d      	ldr	r3, [pc, #116]	; (8006f18 <prvAddNewTaskToReadyList+0xc4>)
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	3301      	adds	r3, #1
 8006ea8:	4a1b      	ldr	r2, [pc, #108]	; (8006f18 <prvAddNewTaskToReadyList+0xc4>)
 8006eaa:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006eb0:	2201      	movs	r2, #1
 8006eb2:	409a      	lsls	r2, r3
 8006eb4:	4b19      	ldr	r3, [pc, #100]	; (8006f1c <prvAddNewTaskToReadyList+0xc8>)
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	4313      	orrs	r3, r2
 8006eba:	4a18      	ldr	r2, [pc, #96]	; (8006f1c <prvAddNewTaskToReadyList+0xc8>)
 8006ebc:	6013      	str	r3, [r2, #0]
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ec2:	4613      	mov	r3, r2
 8006ec4:	009b      	lsls	r3, r3, #2
 8006ec6:	4413      	add	r3, r2
 8006ec8:	009b      	lsls	r3, r3, #2
 8006eca:	4a15      	ldr	r2, [pc, #84]	; (8006f20 <prvAddNewTaskToReadyList+0xcc>)
 8006ecc:	441a      	add	r2, r3
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	3304      	adds	r3, #4
 8006ed2:	4619      	mov	r1, r3
 8006ed4:	4610      	mov	r0, r2
 8006ed6:	f7ff fdf5 	bl	8006ac4 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006eda:	f000 fd43 	bl	8007964 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006ede:	4b0d      	ldr	r3, [pc, #52]	; (8006f14 <prvAddNewTaskToReadyList+0xc0>)
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d00e      	beq.n	8006f04 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006ee6:	4b0a      	ldr	r3, [pc, #40]	; (8006f10 <prvAddNewTaskToReadyList+0xbc>)
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ef0:	429a      	cmp	r2, r3
 8006ef2:	d207      	bcs.n	8006f04 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006ef4:	4b0b      	ldr	r3, [pc, #44]	; (8006f24 <prvAddNewTaskToReadyList+0xd0>)
 8006ef6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006efa:	601a      	str	r2, [r3, #0]
 8006efc:	f3bf 8f4f 	dsb	sy
 8006f00:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006f04:	bf00      	nop
 8006f06:	3708      	adds	r7, #8
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	bd80      	pop	{r7, pc}
 8006f0c:	20000828 	.word	0x20000828
 8006f10:	20000728 	.word	0x20000728
 8006f14:	20000834 	.word	0x20000834
 8006f18:	20000844 	.word	0x20000844
 8006f1c:	20000830 	.word	0x20000830
 8006f20:	2000072c 	.word	0x2000072c
 8006f24:	e000ed04 	.word	0xe000ed04

08006f28 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006f28:	b580      	push	{r7, lr}
 8006f2a:	b084      	sub	sp, #16
 8006f2c:	af00      	add	r7, sp, #0
 8006f2e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006f30:	2300      	movs	r3, #0
 8006f32:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d017      	beq.n	8006f6a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006f3a:	4b13      	ldr	r3, [pc, #76]	; (8006f88 <vTaskDelay+0x60>)
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d00a      	beq.n	8006f58 <vTaskDelay+0x30>
	__asm volatile
 8006f42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f46:	f383 8811 	msr	BASEPRI, r3
 8006f4a:	f3bf 8f6f 	isb	sy
 8006f4e:	f3bf 8f4f 	dsb	sy
 8006f52:	60bb      	str	r3, [r7, #8]
}
 8006f54:	bf00      	nop
 8006f56:	e7fe      	b.n	8006f56 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006f58:	f000 f884 	bl	8007064 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006f5c:	2100      	movs	r1, #0
 8006f5e:	6878      	ldr	r0, [r7, #4]
 8006f60:	f000 fb3c 	bl	80075dc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006f64:	f000 f88c 	bl	8007080 <xTaskResumeAll>
 8006f68:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d107      	bne.n	8006f80 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8006f70:	4b06      	ldr	r3, [pc, #24]	; (8006f8c <vTaskDelay+0x64>)
 8006f72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006f76:	601a      	str	r2, [r3, #0]
 8006f78:	f3bf 8f4f 	dsb	sy
 8006f7c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006f80:	bf00      	nop
 8006f82:	3710      	adds	r7, #16
 8006f84:	46bd      	mov	sp, r7
 8006f86:	bd80      	pop	{r7, pc}
 8006f88:	20000850 	.word	0x20000850
 8006f8c:	e000ed04 	.word	0xe000ed04

08006f90 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006f90:	b580      	push	{r7, lr}
 8006f92:	b08a      	sub	sp, #40	; 0x28
 8006f94:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006f96:	2300      	movs	r3, #0
 8006f98:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006f9a:	2300      	movs	r3, #0
 8006f9c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006f9e:	463a      	mov	r2, r7
 8006fa0:	1d39      	adds	r1, r7, #4
 8006fa2:	f107 0308 	add.w	r3, r7, #8
 8006fa6:	4618      	mov	r0, r3
 8006fa8:	f7fa f8ae 	bl	8001108 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006fac:	6839      	ldr	r1, [r7, #0]
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	68ba      	ldr	r2, [r7, #8]
 8006fb2:	9202      	str	r2, [sp, #8]
 8006fb4:	9301      	str	r3, [sp, #4]
 8006fb6:	2300      	movs	r3, #0
 8006fb8:	9300      	str	r3, [sp, #0]
 8006fba:	2300      	movs	r3, #0
 8006fbc:	460a      	mov	r2, r1
 8006fbe:	4921      	ldr	r1, [pc, #132]	; (8007044 <vTaskStartScheduler+0xb4>)
 8006fc0:	4821      	ldr	r0, [pc, #132]	; (8007048 <vTaskStartScheduler+0xb8>)
 8006fc2:	f7ff fe06 	bl	8006bd2 <xTaskCreateStatic>
 8006fc6:	4603      	mov	r3, r0
 8006fc8:	4a20      	ldr	r2, [pc, #128]	; (800704c <vTaskStartScheduler+0xbc>)
 8006fca:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006fcc:	4b1f      	ldr	r3, [pc, #124]	; (800704c <vTaskStartScheduler+0xbc>)
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d002      	beq.n	8006fda <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006fd4:	2301      	movs	r3, #1
 8006fd6:	617b      	str	r3, [r7, #20]
 8006fd8:	e001      	b.n	8006fde <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006fda:	2300      	movs	r3, #0
 8006fdc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006fde:	697b      	ldr	r3, [r7, #20]
 8006fe0:	2b01      	cmp	r3, #1
 8006fe2:	d11b      	bne.n	800701c <vTaskStartScheduler+0x8c>
	__asm volatile
 8006fe4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fe8:	f383 8811 	msr	BASEPRI, r3
 8006fec:	f3bf 8f6f 	isb	sy
 8006ff0:	f3bf 8f4f 	dsb	sy
 8006ff4:	613b      	str	r3, [r7, #16]
}
 8006ff6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006ff8:	4b15      	ldr	r3, [pc, #84]	; (8007050 <vTaskStartScheduler+0xc0>)
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	334c      	adds	r3, #76	; 0x4c
 8006ffe:	4a15      	ldr	r2, [pc, #84]	; (8007054 <vTaskStartScheduler+0xc4>)
 8007000:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007002:	4b15      	ldr	r3, [pc, #84]	; (8007058 <vTaskStartScheduler+0xc8>)
 8007004:	f04f 32ff 	mov.w	r2, #4294967295
 8007008:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800700a:	4b14      	ldr	r3, [pc, #80]	; (800705c <vTaskStartScheduler+0xcc>)
 800700c:	2201      	movs	r2, #1
 800700e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007010:	4b13      	ldr	r3, [pc, #76]	; (8007060 <vTaskStartScheduler+0xd0>)
 8007012:	2200      	movs	r2, #0
 8007014:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007016:	f000 fbd3 	bl	80077c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800701a:	e00e      	b.n	800703a <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800701c:	697b      	ldr	r3, [r7, #20]
 800701e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007022:	d10a      	bne.n	800703a <vTaskStartScheduler+0xaa>
	__asm volatile
 8007024:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007028:	f383 8811 	msr	BASEPRI, r3
 800702c:	f3bf 8f6f 	isb	sy
 8007030:	f3bf 8f4f 	dsb	sy
 8007034:	60fb      	str	r3, [r7, #12]
}
 8007036:	bf00      	nop
 8007038:	e7fe      	b.n	8007038 <vTaskStartScheduler+0xa8>
}
 800703a:	bf00      	nop
 800703c:	3718      	adds	r7, #24
 800703e:	46bd      	mov	sp, r7
 8007040:	bd80      	pop	{r7, pc}
 8007042:	bf00      	nop
 8007044:	0800a988 	.word	0x0800a988
 8007048:	080073ed 	.word	0x080073ed
 800704c:	2000084c 	.word	0x2000084c
 8007050:	20000728 	.word	0x20000728
 8007054:	20000074 	.word	0x20000074
 8007058:	20000848 	.word	0x20000848
 800705c:	20000834 	.word	0x20000834
 8007060:	2000082c 	.word	0x2000082c

08007064 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007064:	b480      	push	{r7}
 8007066:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007068:	4b04      	ldr	r3, [pc, #16]	; (800707c <vTaskSuspendAll+0x18>)
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	3301      	adds	r3, #1
 800706e:	4a03      	ldr	r2, [pc, #12]	; (800707c <vTaskSuspendAll+0x18>)
 8007070:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007072:	bf00      	nop
 8007074:	46bd      	mov	sp, r7
 8007076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800707a:	4770      	bx	lr
 800707c:	20000850 	.word	0x20000850

08007080 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007080:	b580      	push	{r7, lr}
 8007082:	b084      	sub	sp, #16
 8007084:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007086:	2300      	movs	r3, #0
 8007088:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800708a:	2300      	movs	r3, #0
 800708c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800708e:	4b41      	ldr	r3, [pc, #260]	; (8007194 <xTaskResumeAll+0x114>)
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	2b00      	cmp	r3, #0
 8007094:	d10a      	bne.n	80070ac <xTaskResumeAll+0x2c>
	__asm volatile
 8007096:	f04f 0350 	mov.w	r3, #80	; 0x50
 800709a:	f383 8811 	msr	BASEPRI, r3
 800709e:	f3bf 8f6f 	isb	sy
 80070a2:	f3bf 8f4f 	dsb	sy
 80070a6:	603b      	str	r3, [r7, #0]
}
 80070a8:	bf00      	nop
 80070aa:	e7fe      	b.n	80070aa <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80070ac:	f000 fc2a 	bl	8007904 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80070b0:	4b38      	ldr	r3, [pc, #224]	; (8007194 <xTaskResumeAll+0x114>)
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	3b01      	subs	r3, #1
 80070b6:	4a37      	ldr	r2, [pc, #220]	; (8007194 <xTaskResumeAll+0x114>)
 80070b8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80070ba:	4b36      	ldr	r3, [pc, #216]	; (8007194 <xTaskResumeAll+0x114>)
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d161      	bne.n	8007186 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80070c2:	4b35      	ldr	r3, [pc, #212]	; (8007198 <xTaskResumeAll+0x118>)
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d05d      	beq.n	8007186 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80070ca:	e02e      	b.n	800712a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80070cc:	4b33      	ldr	r3, [pc, #204]	; (800719c <xTaskResumeAll+0x11c>)
 80070ce:	68db      	ldr	r3, [r3, #12]
 80070d0:	68db      	ldr	r3, [r3, #12]
 80070d2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	3318      	adds	r3, #24
 80070d8:	4618      	mov	r0, r3
 80070da:	f7ff fd50 	bl	8006b7e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	3304      	adds	r3, #4
 80070e2:	4618      	mov	r0, r3
 80070e4:	f7ff fd4b 	bl	8006b7e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070ec:	2201      	movs	r2, #1
 80070ee:	409a      	lsls	r2, r3
 80070f0:	4b2b      	ldr	r3, [pc, #172]	; (80071a0 <xTaskResumeAll+0x120>)
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	4313      	orrs	r3, r2
 80070f6:	4a2a      	ldr	r2, [pc, #168]	; (80071a0 <xTaskResumeAll+0x120>)
 80070f8:	6013      	str	r3, [r2, #0]
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070fe:	4613      	mov	r3, r2
 8007100:	009b      	lsls	r3, r3, #2
 8007102:	4413      	add	r3, r2
 8007104:	009b      	lsls	r3, r3, #2
 8007106:	4a27      	ldr	r2, [pc, #156]	; (80071a4 <xTaskResumeAll+0x124>)
 8007108:	441a      	add	r2, r3
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	3304      	adds	r3, #4
 800710e:	4619      	mov	r1, r3
 8007110:	4610      	mov	r0, r2
 8007112:	f7ff fcd7 	bl	8006ac4 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800711a:	4b23      	ldr	r3, [pc, #140]	; (80071a8 <xTaskResumeAll+0x128>)
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007120:	429a      	cmp	r2, r3
 8007122:	d302      	bcc.n	800712a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8007124:	4b21      	ldr	r3, [pc, #132]	; (80071ac <xTaskResumeAll+0x12c>)
 8007126:	2201      	movs	r2, #1
 8007128:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800712a:	4b1c      	ldr	r3, [pc, #112]	; (800719c <xTaskResumeAll+0x11c>)
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	2b00      	cmp	r3, #0
 8007130:	d1cc      	bne.n	80070cc <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	2b00      	cmp	r3, #0
 8007136:	d001      	beq.n	800713c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007138:	f000 fa12 	bl	8007560 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800713c:	4b1c      	ldr	r3, [pc, #112]	; (80071b0 <xTaskResumeAll+0x130>)
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	2b00      	cmp	r3, #0
 8007146:	d010      	beq.n	800716a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007148:	f000 f836 	bl	80071b8 <xTaskIncrementTick>
 800714c:	4603      	mov	r3, r0
 800714e:	2b00      	cmp	r3, #0
 8007150:	d002      	beq.n	8007158 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8007152:	4b16      	ldr	r3, [pc, #88]	; (80071ac <xTaskResumeAll+0x12c>)
 8007154:	2201      	movs	r2, #1
 8007156:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	3b01      	subs	r3, #1
 800715c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	2b00      	cmp	r3, #0
 8007162:	d1f1      	bne.n	8007148 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8007164:	4b12      	ldr	r3, [pc, #72]	; (80071b0 <xTaskResumeAll+0x130>)
 8007166:	2200      	movs	r2, #0
 8007168:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800716a:	4b10      	ldr	r3, [pc, #64]	; (80071ac <xTaskResumeAll+0x12c>)
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	2b00      	cmp	r3, #0
 8007170:	d009      	beq.n	8007186 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007172:	2301      	movs	r3, #1
 8007174:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007176:	4b0f      	ldr	r3, [pc, #60]	; (80071b4 <xTaskResumeAll+0x134>)
 8007178:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800717c:	601a      	str	r2, [r3, #0]
 800717e:	f3bf 8f4f 	dsb	sy
 8007182:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007186:	f000 fbed 	bl	8007964 <vPortExitCritical>

	return xAlreadyYielded;
 800718a:	68bb      	ldr	r3, [r7, #8]
}
 800718c:	4618      	mov	r0, r3
 800718e:	3710      	adds	r7, #16
 8007190:	46bd      	mov	sp, r7
 8007192:	bd80      	pop	{r7, pc}
 8007194:	20000850 	.word	0x20000850
 8007198:	20000828 	.word	0x20000828
 800719c:	200007e8 	.word	0x200007e8
 80071a0:	20000830 	.word	0x20000830
 80071a4:	2000072c 	.word	0x2000072c
 80071a8:	20000728 	.word	0x20000728
 80071ac:	2000083c 	.word	0x2000083c
 80071b0:	20000838 	.word	0x20000838
 80071b4:	e000ed04 	.word	0xe000ed04

080071b8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80071b8:	b580      	push	{r7, lr}
 80071ba:	b086      	sub	sp, #24
 80071bc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80071be:	2300      	movs	r3, #0
 80071c0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80071c2:	4b4e      	ldr	r3, [pc, #312]	; (80072fc <xTaskIncrementTick+0x144>)
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	f040 808e 	bne.w	80072e8 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80071cc:	4b4c      	ldr	r3, [pc, #304]	; (8007300 <xTaskIncrementTick+0x148>)
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	3301      	adds	r3, #1
 80071d2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80071d4:	4a4a      	ldr	r2, [pc, #296]	; (8007300 <xTaskIncrementTick+0x148>)
 80071d6:	693b      	ldr	r3, [r7, #16]
 80071d8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80071da:	693b      	ldr	r3, [r7, #16]
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d120      	bne.n	8007222 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80071e0:	4b48      	ldr	r3, [pc, #288]	; (8007304 <xTaskIncrementTick+0x14c>)
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d00a      	beq.n	8007200 <xTaskIncrementTick+0x48>
	__asm volatile
 80071ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071ee:	f383 8811 	msr	BASEPRI, r3
 80071f2:	f3bf 8f6f 	isb	sy
 80071f6:	f3bf 8f4f 	dsb	sy
 80071fa:	603b      	str	r3, [r7, #0]
}
 80071fc:	bf00      	nop
 80071fe:	e7fe      	b.n	80071fe <xTaskIncrementTick+0x46>
 8007200:	4b40      	ldr	r3, [pc, #256]	; (8007304 <xTaskIncrementTick+0x14c>)
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	60fb      	str	r3, [r7, #12]
 8007206:	4b40      	ldr	r3, [pc, #256]	; (8007308 <xTaskIncrementTick+0x150>)
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	4a3e      	ldr	r2, [pc, #248]	; (8007304 <xTaskIncrementTick+0x14c>)
 800720c:	6013      	str	r3, [r2, #0]
 800720e:	4a3e      	ldr	r2, [pc, #248]	; (8007308 <xTaskIncrementTick+0x150>)
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	6013      	str	r3, [r2, #0]
 8007214:	4b3d      	ldr	r3, [pc, #244]	; (800730c <xTaskIncrementTick+0x154>)
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	3301      	adds	r3, #1
 800721a:	4a3c      	ldr	r2, [pc, #240]	; (800730c <xTaskIncrementTick+0x154>)
 800721c:	6013      	str	r3, [r2, #0]
 800721e:	f000 f99f 	bl	8007560 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007222:	4b3b      	ldr	r3, [pc, #236]	; (8007310 <xTaskIncrementTick+0x158>)
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	693a      	ldr	r2, [r7, #16]
 8007228:	429a      	cmp	r2, r3
 800722a:	d348      	bcc.n	80072be <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800722c:	4b35      	ldr	r3, [pc, #212]	; (8007304 <xTaskIncrementTick+0x14c>)
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	2b00      	cmp	r3, #0
 8007234:	d104      	bne.n	8007240 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007236:	4b36      	ldr	r3, [pc, #216]	; (8007310 <xTaskIncrementTick+0x158>)
 8007238:	f04f 32ff 	mov.w	r2, #4294967295
 800723c:	601a      	str	r2, [r3, #0]
					break;
 800723e:	e03e      	b.n	80072be <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007240:	4b30      	ldr	r3, [pc, #192]	; (8007304 <xTaskIncrementTick+0x14c>)
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	68db      	ldr	r3, [r3, #12]
 8007246:	68db      	ldr	r3, [r3, #12]
 8007248:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800724a:	68bb      	ldr	r3, [r7, #8]
 800724c:	685b      	ldr	r3, [r3, #4]
 800724e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007250:	693a      	ldr	r2, [r7, #16]
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	429a      	cmp	r2, r3
 8007256:	d203      	bcs.n	8007260 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007258:	4a2d      	ldr	r2, [pc, #180]	; (8007310 <xTaskIncrementTick+0x158>)
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800725e:	e02e      	b.n	80072be <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007260:	68bb      	ldr	r3, [r7, #8]
 8007262:	3304      	adds	r3, #4
 8007264:	4618      	mov	r0, r3
 8007266:	f7ff fc8a 	bl	8006b7e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800726a:	68bb      	ldr	r3, [r7, #8]
 800726c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800726e:	2b00      	cmp	r3, #0
 8007270:	d004      	beq.n	800727c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007272:	68bb      	ldr	r3, [r7, #8]
 8007274:	3318      	adds	r3, #24
 8007276:	4618      	mov	r0, r3
 8007278:	f7ff fc81 	bl	8006b7e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800727c:	68bb      	ldr	r3, [r7, #8]
 800727e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007280:	2201      	movs	r2, #1
 8007282:	409a      	lsls	r2, r3
 8007284:	4b23      	ldr	r3, [pc, #140]	; (8007314 <xTaskIncrementTick+0x15c>)
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	4313      	orrs	r3, r2
 800728a:	4a22      	ldr	r2, [pc, #136]	; (8007314 <xTaskIncrementTick+0x15c>)
 800728c:	6013      	str	r3, [r2, #0]
 800728e:	68bb      	ldr	r3, [r7, #8]
 8007290:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007292:	4613      	mov	r3, r2
 8007294:	009b      	lsls	r3, r3, #2
 8007296:	4413      	add	r3, r2
 8007298:	009b      	lsls	r3, r3, #2
 800729a:	4a1f      	ldr	r2, [pc, #124]	; (8007318 <xTaskIncrementTick+0x160>)
 800729c:	441a      	add	r2, r3
 800729e:	68bb      	ldr	r3, [r7, #8]
 80072a0:	3304      	adds	r3, #4
 80072a2:	4619      	mov	r1, r3
 80072a4:	4610      	mov	r0, r2
 80072a6:	f7ff fc0d 	bl	8006ac4 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80072aa:	68bb      	ldr	r3, [r7, #8]
 80072ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072ae:	4b1b      	ldr	r3, [pc, #108]	; (800731c <xTaskIncrementTick+0x164>)
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072b4:	429a      	cmp	r2, r3
 80072b6:	d3b9      	bcc.n	800722c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80072b8:	2301      	movs	r3, #1
 80072ba:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80072bc:	e7b6      	b.n	800722c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80072be:	4b17      	ldr	r3, [pc, #92]	; (800731c <xTaskIncrementTick+0x164>)
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072c4:	4914      	ldr	r1, [pc, #80]	; (8007318 <xTaskIncrementTick+0x160>)
 80072c6:	4613      	mov	r3, r2
 80072c8:	009b      	lsls	r3, r3, #2
 80072ca:	4413      	add	r3, r2
 80072cc:	009b      	lsls	r3, r3, #2
 80072ce:	440b      	add	r3, r1
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	2b01      	cmp	r3, #1
 80072d4:	d901      	bls.n	80072da <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 80072d6:	2301      	movs	r3, #1
 80072d8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80072da:	4b11      	ldr	r3, [pc, #68]	; (8007320 <xTaskIncrementTick+0x168>)
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d007      	beq.n	80072f2 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 80072e2:	2301      	movs	r3, #1
 80072e4:	617b      	str	r3, [r7, #20]
 80072e6:	e004      	b.n	80072f2 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80072e8:	4b0e      	ldr	r3, [pc, #56]	; (8007324 <xTaskIncrementTick+0x16c>)
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	3301      	adds	r3, #1
 80072ee:	4a0d      	ldr	r2, [pc, #52]	; (8007324 <xTaskIncrementTick+0x16c>)
 80072f0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80072f2:	697b      	ldr	r3, [r7, #20]
}
 80072f4:	4618      	mov	r0, r3
 80072f6:	3718      	adds	r7, #24
 80072f8:	46bd      	mov	sp, r7
 80072fa:	bd80      	pop	{r7, pc}
 80072fc:	20000850 	.word	0x20000850
 8007300:	2000082c 	.word	0x2000082c
 8007304:	200007e0 	.word	0x200007e0
 8007308:	200007e4 	.word	0x200007e4
 800730c:	20000840 	.word	0x20000840
 8007310:	20000848 	.word	0x20000848
 8007314:	20000830 	.word	0x20000830
 8007318:	2000072c 	.word	0x2000072c
 800731c:	20000728 	.word	0x20000728
 8007320:	2000083c 	.word	0x2000083c
 8007324:	20000838 	.word	0x20000838

08007328 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007328:	b480      	push	{r7}
 800732a:	b087      	sub	sp, #28
 800732c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800732e:	4b29      	ldr	r3, [pc, #164]	; (80073d4 <vTaskSwitchContext+0xac>)
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	2b00      	cmp	r3, #0
 8007334:	d003      	beq.n	800733e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007336:	4b28      	ldr	r3, [pc, #160]	; (80073d8 <vTaskSwitchContext+0xb0>)
 8007338:	2201      	movs	r2, #1
 800733a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800733c:	e044      	b.n	80073c8 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 800733e:	4b26      	ldr	r3, [pc, #152]	; (80073d8 <vTaskSwitchContext+0xb0>)
 8007340:	2200      	movs	r2, #0
 8007342:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007344:	4b25      	ldr	r3, [pc, #148]	; (80073dc <vTaskSwitchContext+0xb4>)
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	fab3 f383 	clz	r3, r3
 8007350:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8007352:	7afb      	ldrb	r3, [r7, #11]
 8007354:	f1c3 031f 	rsb	r3, r3, #31
 8007358:	617b      	str	r3, [r7, #20]
 800735a:	4921      	ldr	r1, [pc, #132]	; (80073e0 <vTaskSwitchContext+0xb8>)
 800735c:	697a      	ldr	r2, [r7, #20]
 800735e:	4613      	mov	r3, r2
 8007360:	009b      	lsls	r3, r3, #2
 8007362:	4413      	add	r3, r2
 8007364:	009b      	lsls	r3, r3, #2
 8007366:	440b      	add	r3, r1
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	2b00      	cmp	r3, #0
 800736c:	d10a      	bne.n	8007384 <vTaskSwitchContext+0x5c>
	__asm volatile
 800736e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007372:	f383 8811 	msr	BASEPRI, r3
 8007376:	f3bf 8f6f 	isb	sy
 800737a:	f3bf 8f4f 	dsb	sy
 800737e:	607b      	str	r3, [r7, #4]
}
 8007380:	bf00      	nop
 8007382:	e7fe      	b.n	8007382 <vTaskSwitchContext+0x5a>
 8007384:	697a      	ldr	r2, [r7, #20]
 8007386:	4613      	mov	r3, r2
 8007388:	009b      	lsls	r3, r3, #2
 800738a:	4413      	add	r3, r2
 800738c:	009b      	lsls	r3, r3, #2
 800738e:	4a14      	ldr	r2, [pc, #80]	; (80073e0 <vTaskSwitchContext+0xb8>)
 8007390:	4413      	add	r3, r2
 8007392:	613b      	str	r3, [r7, #16]
 8007394:	693b      	ldr	r3, [r7, #16]
 8007396:	685b      	ldr	r3, [r3, #4]
 8007398:	685a      	ldr	r2, [r3, #4]
 800739a:	693b      	ldr	r3, [r7, #16]
 800739c:	605a      	str	r2, [r3, #4]
 800739e:	693b      	ldr	r3, [r7, #16]
 80073a0:	685a      	ldr	r2, [r3, #4]
 80073a2:	693b      	ldr	r3, [r7, #16]
 80073a4:	3308      	adds	r3, #8
 80073a6:	429a      	cmp	r2, r3
 80073a8:	d104      	bne.n	80073b4 <vTaskSwitchContext+0x8c>
 80073aa:	693b      	ldr	r3, [r7, #16]
 80073ac:	685b      	ldr	r3, [r3, #4]
 80073ae:	685a      	ldr	r2, [r3, #4]
 80073b0:	693b      	ldr	r3, [r7, #16]
 80073b2:	605a      	str	r2, [r3, #4]
 80073b4:	693b      	ldr	r3, [r7, #16]
 80073b6:	685b      	ldr	r3, [r3, #4]
 80073b8:	68db      	ldr	r3, [r3, #12]
 80073ba:	4a0a      	ldr	r2, [pc, #40]	; (80073e4 <vTaskSwitchContext+0xbc>)
 80073bc:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80073be:	4b09      	ldr	r3, [pc, #36]	; (80073e4 <vTaskSwitchContext+0xbc>)
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	334c      	adds	r3, #76	; 0x4c
 80073c4:	4a08      	ldr	r2, [pc, #32]	; (80073e8 <vTaskSwitchContext+0xc0>)
 80073c6:	6013      	str	r3, [r2, #0]
}
 80073c8:	bf00      	nop
 80073ca:	371c      	adds	r7, #28
 80073cc:	46bd      	mov	sp, r7
 80073ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d2:	4770      	bx	lr
 80073d4:	20000850 	.word	0x20000850
 80073d8:	2000083c 	.word	0x2000083c
 80073dc:	20000830 	.word	0x20000830
 80073e0:	2000072c 	.word	0x2000072c
 80073e4:	20000728 	.word	0x20000728
 80073e8:	20000074 	.word	0x20000074

080073ec <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80073ec:	b580      	push	{r7, lr}
 80073ee:	b082      	sub	sp, #8
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80073f4:	f000 f852 	bl	800749c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80073f8:	4b06      	ldr	r3, [pc, #24]	; (8007414 <prvIdleTask+0x28>)
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	2b01      	cmp	r3, #1
 80073fe:	d9f9      	bls.n	80073f4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007400:	4b05      	ldr	r3, [pc, #20]	; (8007418 <prvIdleTask+0x2c>)
 8007402:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007406:	601a      	str	r2, [r3, #0]
 8007408:	f3bf 8f4f 	dsb	sy
 800740c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007410:	e7f0      	b.n	80073f4 <prvIdleTask+0x8>
 8007412:	bf00      	nop
 8007414:	2000072c 	.word	0x2000072c
 8007418:	e000ed04 	.word	0xe000ed04

0800741c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800741c:	b580      	push	{r7, lr}
 800741e:	b082      	sub	sp, #8
 8007420:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007422:	2300      	movs	r3, #0
 8007424:	607b      	str	r3, [r7, #4]
 8007426:	e00c      	b.n	8007442 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007428:	687a      	ldr	r2, [r7, #4]
 800742a:	4613      	mov	r3, r2
 800742c:	009b      	lsls	r3, r3, #2
 800742e:	4413      	add	r3, r2
 8007430:	009b      	lsls	r3, r3, #2
 8007432:	4a12      	ldr	r2, [pc, #72]	; (800747c <prvInitialiseTaskLists+0x60>)
 8007434:	4413      	add	r3, r2
 8007436:	4618      	mov	r0, r3
 8007438:	f7ff fb17 	bl	8006a6a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	3301      	adds	r3, #1
 8007440:	607b      	str	r3, [r7, #4]
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	2b06      	cmp	r3, #6
 8007446:	d9ef      	bls.n	8007428 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007448:	480d      	ldr	r0, [pc, #52]	; (8007480 <prvInitialiseTaskLists+0x64>)
 800744a:	f7ff fb0e 	bl	8006a6a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800744e:	480d      	ldr	r0, [pc, #52]	; (8007484 <prvInitialiseTaskLists+0x68>)
 8007450:	f7ff fb0b 	bl	8006a6a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007454:	480c      	ldr	r0, [pc, #48]	; (8007488 <prvInitialiseTaskLists+0x6c>)
 8007456:	f7ff fb08 	bl	8006a6a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800745a:	480c      	ldr	r0, [pc, #48]	; (800748c <prvInitialiseTaskLists+0x70>)
 800745c:	f7ff fb05 	bl	8006a6a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007460:	480b      	ldr	r0, [pc, #44]	; (8007490 <prvInitialiseTaskLists+0x74>)
 8007462:	f7ff fb02 	bl	8006a6a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007466:	4b0b      	ldr	r3, [pc, #44]	; (8007494 <prvInitialiseTaskLists+0x78>)
 8007468:	4a05      	ldr	r2, [pc, #20]	; (8007480 <prvInitialiseTaskLists+0x64>)
 800746a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800746c:	4b0a      	ldr	r3, [pc, #40]	; (8007498 <prvInitialiseTaskLists+0x7c>)
 800746e:	4a05      	ldr	r2, [pc, #20]	; (8007484 <prvInitialiseTaskLists+0x68>)
 8007470:	601a      	str	r2, [r3, #0]
}
 8007472:	bf00      	nop
 8007474:	3708      	adds	r7, #8
 8007476:	46bd      	mov	sp, r7
 8007478:	bd80      	pop	{r7, pc}
 800747a:	bf00      	nop
 800747c:	2000072c 	.word	0x2000072c
 8007480:	200007b8 	.word	0x200007b8
 8007484:	200007cc 	.word	0x200007cc
 8007488:	200007e8 	.word	0x200007e8
 800748c:	200007fc 	.word	0x200007fc
 8007490:	20000814 	.word	0x20000814
 8007494:	200007e0 	.word	0x200007e0
 8007498:	200007e4 	.word	0x200007e4

0800749c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800749c:	b580      	push	{r7, lr}
 800749e:	b082      	sub	sp, #8
 80074a0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80074a2:	e019      	b.n	80074d8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80074a4:	f000 fa2e 	bl	8007904 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80074a8:	4b10      	ldr	r3, [pc, #64]	; (80074ec <prvCheckTasksWaitingTermination+0x50>)
 80074aa:	68db      	ldr	r3, [r3, #12]
 80074ac:	68db      	ldr	r3, [r3, #12]
 80074ae:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	3304      	adds	r3, #4
 80074b4:	4618      	mov	r0, r3
 80074b6:	f7ff fb62 	bl	8006b7e <uxListRemove>
				--uxCurrentNumberOfTasks;
 80074ba:	4b0d      	ldr	r3, [pc, #52]	; (80074f0 <prvCheckTasksWaitingTermination+0x54>)
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	3b01      	subs	r3, #1
 80074c0:	4a0b      	ldr	r2, [pc, #44]	; (80074f0 <prvCheckTasksWaitingTermination+0x54>)
 80074c2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80074c4:	4b0b      	ldr	r3, [pc, #44]	; (80074f4 <prvCheckTasksWaitingTermination+0x58>)
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	3b01      	subs	r3, #1
 80074ca:	4a0a      	ldr	r2, [pc, #40]	; (80074f4 <prvCheckTasksWaitingTermination+0x58>)
 80074cc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80074ce:	f000 fa49 	bl	8007964 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80074d2:	6878      	ldr	r0, [r7, #4]
 80074d4:	f000 f810 	bl	80074f8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80074d8:	4b06      	ldr	r3, [pc, #24]	; (80074f4 <prvCheckTasksWaitingTermination+0x58>)
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d1e1      	bne.n	80074a4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80074e0:	bf00      	nop
 80074e2:	bf00      	nop
 80074e4:	3708      	adds	r7, #8
 80074e6:	46bd      	mov	sp, r7
 80074e8:	bd80      	pop	{r7, pc}
 80074ea:	bf00      	nop
 80074ec:	200007fc 	.word	0x200007fc
 80074f0:	20000828 	.word	0x20000828
 80074f4:	20000810 	.word	0x20000810

080074f8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80074f8:	b580      	push	{r7, lr}
 80074fa:	b084      	sub	sp, #16
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	334c      	adds	r3, #76	; 0x4c
 8007504:	4618      	mov	r0, r3
 8007506:	f001 fa3f 	bl	8008988 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8007510:	2b00      	cmp	r3, #0
 8007512:	d108      	bne.n	8007526 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007518:	4618      	mov	r0, r3
 800751a:	f000 fba1 	bl	8007c60 <vPortFree>
				vPortFree( pxTCB );
 800751e:	6878      	ldr	r0, [r7, #4]
 8007520:	f000 fb9e 	bl	8007c60 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007524:	e018      	b.n	8007558 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 800752c:	2b01      	cmp	r3, #1
 800752e:	d103      	bne.n	8007538 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007530:	6878      	ldr	r0, [r7, #4]
 8007532:	f000 fb95 	bl	8007c60 <vPortFree>
	}
 8007536:	e00f      	b.n	8007558 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 800753e:	2b02      	cmp	r3, #2
 8007540:	d00a      	beq.n	8007558 <prvDeleteTCB+0x60>
	__asm volatile
 8007542:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007546:	f383 8811 	msr	BASEPRI, r3
 800754a:	f3bf 8f6f 	isb	sy
 800754e:	f3bf 8f4f 	dsb	sy
 8007552:	60fb      	str	r3, [r7, #12]
}
 8007554:	bf00      	nop
 8007556:	e7fe      	b.n	8007556 <prvDeleteTCB+0x5e>
	}
 8007558:	bf00      	nop
 800755a:	3710      	adds	r7, #16
 800755c:	46bd      	mov	sp, r7
 800755e:	bd80      	pop	{r7, pc}

08007560 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007560:	b480      	push	{r7}
 8007562:	b083      	sub	sp, #12
 8007564:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007566:	4b0c      	ldr	r3, [pc, #48]	; (8007598 <prvResetNextTaskUnblockTime+0x38>)
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	2b00      	cmp	r3, #0
 800756e:	d104      	bne.n	800757a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007570:	4b0a      	ldr	r3, [pc, #40]	; (800759c <prvResetNextTaskUnblockTime+0x3c>)
 8007572:	f04f 32ff 	mov.w	r2, #4294967295
 8007576:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007578:	e008      	b.n	800758c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800757a:	4b07      	ldr	r3, [pc, #28]	; (8007598 <prvResetNextTaskUnblockTime+0x38>)
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	68db      	ldr	r3, [r3, #12]
 8007580:	68db      	ldr	r3, [r3, #12]
 8007582:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	685b      	ldr	r3, [r3, #4]
 8007588:	4a04      	ldr	r2, [pc, #16]	; (800759c <prvResetNextTaskUnblockTime+0x3c>)
 800758a:	6013      	str	r3, [r2, #0]
}
 800758c:	bf00      	nop
 800758e:	370c      	adds	r7, #12
 8007590:	46bd      	mov	sp, r7
 8007592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007596:	4770      	bx	lr
 8007598:	200007e0 	.word	0x200007e0
 800759c:	20000848 	.word	0x20000848

080075a0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80075a0:	b480      	push	{r7}
 80075a2:	b083      	sub	sp, #12
 80075a4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80075a6:	4b0b      	ldr	r3, [pc, #44]	; (80075d4 <xTaskGetSchedulerState+0x34>)
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d102      	bne.n	80075b4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80075ae:	2301      	movs	r3, #1
 80075b0:	607b      	str	r3, [r7, #4]
 80075b2:	e008      	b.n	80075c6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80075b4:	4b08      	ldr	r3, [pc, #32]	; (80075d8 <xTaskGetSchedulerState+0x38>)
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d102      	bne.n	80075c2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80075bc:	2302      	movs	r3, #2
 80075be:	607b      	str	r3, [r7, #4]
 80075c0:	e001      	b.n	80075c6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80075c2:	2300      	movs	r3, #0
 80075c4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80075c6:	687b      	ldr	r3, [r7, #4]
	}
 80075c8:	4618      	mov	r0, r3
 80075ca:	370c      	adds	r7, #12
 80075cc:	46bd      	mov	sp, r7
 80075ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d2:	4770      	bx	lr
 80075d4:	20000834 	.word	0x20000834
 80075d8:	20000850 	.word	0x20000850

080075dc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80075dc:	b580      	push	{r7, lr}
 80075de:	b084      	sub	sp, #16
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	6078      	str	r0, [r7, #4]
 80075e4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80075e6:	4b29      	ldr	r3, [pc, #164]	; (800768c <prvAddCurrentTaskToDelayedList+0xb0>)
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80075ec:	4b28      	ldr	r3, [pc, #160]	; (8007690 <prvAddCurrentTaskToDelayedList+0xb4>)
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	3304      	adds	r3, #4
 80075f2:	4618      	mov	r0, r3
 80075f4:	f7ff fac3 	bl	8006b7e <uxListRemove>
 80075f8:	4603      	mov	r3, r0
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d10b      	bne.n	8007616 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80075fe:	4b24      	ldr	r3, [pc, #144]	; (8007690 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007604:	2201      	movs	r2, #1
 8007606:	fa02 f303 	lsl.w	r3, r2, r3
 800760a:	43da      	mvns	r2, r3
 800760c:	4b21      	ldr	r3, [pc, #132]	; (8007694 <prvAddCurrentTaskToDelayedList+0xb8>)
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	4013      	ands	r3, r2
 8007612:	4a20      	ldr	r2, [pc, #128]	; (8007694 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007614:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	f1b3 3fff 	cmp.w	r3, #4294967295
 800761c:	d10a      	bne.n	8007634 <prvAddCurrentTaskToDelayedList+0x58>
 800761e:	683b      	ldr	r3, [r7, #0]
 8007620:	2b00      	cmp	r3, #0
 8007622:	d007      	beq.n	8007634 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007624:	4b1a      	ldr	r3, [pc, #104]	; (8007690 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	3304      	adds	r3, #4
 800762a:	4619      	mov	r1, r3
 800762c:	481a      	ldr	r0, [pc, #104]	; (8007698 <prvAddCurrentTaskToDelayedList+0xbc>)
 800762e:	f7ff fa49 	bl	8006ac4 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007632:	e026      	b.n	8007682 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007634:	68fa      	ldr	r2, [r7, #12]
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	4413      	add	r3, r2
 800763a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800763c:	4b14      	ldr	r3, [pc, #80]	; (8007690 <prvAddCurrentTaskToDelayedList+0xb4>)
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	68ba      	ldr	r2, [r7, #8]
 8007642:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007644:	68ba      	ldr	r2, [r7, #8]
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	429a      	cmp	r2, r3
 800764a:	d209      	bcs.n	8007660 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800764c:	4b13      	ldr	r3, [pc, #76]	; (800769c <prvAddCurrentTaskToDelayedList+0xc0>)
 800764e:	681a      	ldr	r2, [r3, #0]
 8007650:	4b0f      	ldr	r3, [pc, #60]	; (8007690 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	3304      	adds	r3, #4
 8007656:	4619      	mov	r1, r3
 8007658:	4610      	mov	r0, r2
 800765a:	f7ff fa57 	bl	8006b0c <vListInsert>
}
 800765e:	e010      	b.n	8007682 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007660:	4b0f      	ldr	r3, [pc, #60]	; (80076a0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8007662:	681a      	ldr	r2, [r3, #0]
 8007664:	4b0a      	ldr	r3, [pc, #40]	; (8007690 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	3304      	adds	r3, #4
 800766a:	4619      	mov	r1, r3
 800766c:	4610      	mov	r0, r2
 800766e:	f7ff fa4d 	bl	8006b0c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007672:	4b0c      	ldr	r3, [pc, #48]	; (80076a4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	68ba      	ldr	r2, [r7, #8]
 8007678:	429a      	cmp	r2, r3
 800767a:	d202      	bcs.n	8007682 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800767c:	4a09      	ldr	r2, [pc, #36]	; (80076a4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800767e:	68bb      	ldr	r3, [r7, #8]
 8007680:	6013      	str	r3, [r2, #0]
}
 8007682:	bf00      	nop
 8007684:	3710      	adds	r7, #16
 8007686:	46bd      	mov	sp, r7
 8007688:	bd80      	pop	{r7, pc}
 800768a:	bf00      	nop
 800768c:	2000082c 	.word	0x2000082c
 8007690:	20000728 	.word	0x20000728
 8007694:	20000830 	.word	0x20000830
 8007698:	20000814 	.word	0x20000814
 800769c:	200007e4 	.word	0x200007e4
 80076a0:	200007e0 	.word	0x200007e0
 80076a4:	20000848 	.word	0x20000848

080076a8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80076a8:	b480      	push	{r7}
 80076aa:	b085      	sub	sp, #20
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	60f8      	str	r0, [r7, #12]
 80076b0:	60b9      	str	r1, [r7, #8]
 80076b2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	3b04      	subs	r3, #4
 80076b8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80076c0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	3b04      	subs	r3, #4
 80076c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80076c8:	68bb      	ldr	r3, [r7, #8]
 80076ca:	f023 0201 	bic.w	r2, r3, #1
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	3b04      	subs	r3, #4
 80076d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80076d8:	4a0c      	ldr	r2, [pc, #48]	; (800770c <pxPortInitialiseStack+0x64>)
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	3b14      	subs	r3, #20
 80076e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80076e4:	687a      	ldr	r2, [r7, #4]
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	3b04      	subs	r3, #4
 80076ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	f06f 0202 	mvn.w	r2, #2
 80076f6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	3b20      	subs	r3, #32
 80076fc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80076fe:	68fb      	ldr	r3, [r7, #12]
}
 8007700:	4618      	mov	r0, r3
 8007702:	3714      	adds	r7, #20
 8007704:	46bd      	mov	sp, r7
 8007706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800770a:	4770      	bx	lr
 800770c:	08007711 	.word	0x08007711

08007710 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007710:	b480      	push	{r7}
 8007712:	b085      	sub	sp, #20
 8007714:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007716:	2300      	movs	r3, #0
 8007718:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800771a:	4b12      	ldr	r3, [pc, #72]	; (8007764 <prvTaskExitError+0x54>)
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007722:	d00a      	beq.n	800773a <prvTaskExitError+0x2a>
	__asm volatile
 8007724:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007728:	f383 8811 	msr	BASEPRI, r3
 800772c:	f3bf 8f6f 	isb	sy
 8007730:	f3bf 8f4f 	dsb	sy
 8007734:	60fb      	str	r3, [r7, #12]
}
 8007736:	bf00      	nop
 8007738:	e7fe      	b.n	8007738 <prvTaskExitError+0x28>
	__asm volatile
 800773a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800773e:	f383 8811 	msr	BASEPRI, r3
 8007742:	f3bf 8f6f 	isb	sy
 8007746:	f3bf 8f4f 	dsb	sy
 800774a:	60bb      	str	r3, [r7, #8]
}
 800774c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800774e:	bf00      	nop
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	2b00      	cmp	r3, #0
 8007754:	d0fc      	beq.n	8007750 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007756:	bf00      	nop
 8007758:	bf00      	nop
 800775a:	3714      	adds	r7, #20
 800775c:	46bd      	mov	sp, r7
 800775e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007762:	4770      	bx	lr
 8007764:	20000018 	.word	0x20000018
	...

08007770 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007770:	4b07      	ldr	r3, [pc, #28]	; (8007790 <pxCurrentTCBConst2>)
 8007772:	6819      	ldr	r1, [r3, #0]
 8007774:	6808      	ldr	r0, [r1, #0]
 8007776:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800777a:	f380 8809 	msr	PSP, r0
 800777e:	f3bf 8f6f 	isb	sy
 8007782:	f04f 0000 	mov.w	r0, #0
 8007786:	f380 8811 	msr	BASEPRI, r0
 800778a:	4770      	bx	lr
 800778c:	f3af 8000 	nop.w

08007790 <pxCurrentTCBConst2>:
 8007790:	20000728 	.word	0x20000728
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007794:	bf00      	nop
 8007796:	bf00      	nop

08007798 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007798:	4808      	ldr	r0, [pc, #32]	; (80077bc <prvPortStartFirstTask+0x24>)
 800779a:	6800      	ldr	r0, [r0, #0]
 800779c:	6800      	ldr	r0, [r0, #0]
 800779e:	f380 8808 	msr	MSP, r0
 80077a2:	f04f 0000 	mov.w	r0, #0
 80077a6:	f380 8814 	msr	CONTROL, r0
 80077aa:	b662      	cpsie	i
 80077ac:	b661      	cpsie	f
 80077ae:	f3bf 8f4f 	dsb	sy
 80077b2:	f3bf 8f6f 	isb	sy
 80077b6:	df00      	svc	0
 80077b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80077ba:	bf00      	nop
 80077bc:	e000ed08 	.word	0xe000ed08

080077c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80077c0:	b580      	push	{r7, lr}
 80077c2:	b086      	sub	sp, #24
 80077c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80077c6:	4b46      	ldr	r3, [pc, #280]	; (80078e0 <xPortStartScheduler+0x120>)
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	4a46      	ldr	r2, [pc, #280]	; (80078e4 <xPortStartScheduler+0x124>)
 80077cc:	4293      	cmp	r3, r2
 80077ce:	d10a      	bne.n	80077e6 <xPortStartScheduler+0x26>
	__asm volatile
 80077d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077d4:	f383 8811 	msr	BASEPRI, r3
 80077d8:	f3bf 8f6f 	isb	sy
 80077dc:	f3bf 8f4f 	dsb	sy
 80077e0:	613b      	str	r3, [r7, #16]
}
 80077e2:	bf00      	nop
 80077e4:	e7fe      	b.n	80077e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80077e6:	4b3e      	ldr	r3, [pc, #248]	; (80078e0 <xPortStartScheduler+0x120>)
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	4a3f      	ldr	r2, [pc, #252]	; (80078e8 <xPortStartScheduler+0x128>)
 80077ec:	4293      	cmp	r3, r2
 80077ee:	d10a      	bne.n	8007806 <xPortStartScheduler+0x46>
	__asm volatile
 80077f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077f4:	f383 8811 	msr	BASEPRI, r3
 80077f8:	f3bf 8f6f 	isb	sy
 80077fc:	f3bf 8f4f 	dsb	sy
 8007800:	60fb      	str	r3, [r7, #12]
}
 8007802:	bf00      	nop
 8007804:	e7fe      	b.n	8007804 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007806:	4b39      	ldr	r3, [pc, #228]	; (80078ec <xPortStartScheduler+0x12c>)
 8007808:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800780a:	697b      	ldr	r3, [r7, #20]
 800780c:	781b      	ldrb	r3, [r3, #0]
 800780e:	b2db      	uxtb	r3, r3
 8007810:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007812:	697b      	ldr	r3, [r7, #20]
 8007814:	22ff      	movs	r2, #255	; 0xff
 8007816:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007818:	697b      	ldr	r3, [r7, #20]
 800781a:	781b      	ldrb	r3, [r3, #0]
 800781c:	b2db      	uxtb	r3, r3
 800781e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007820:	78fb      	ldrb	r3, [r7, #3]
 8007822:	b2db      	uxtb	r3, r3
 8007824:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007828:	b2da      	uxtb	r2, r3
 800782a:	4b31      	ldr	r3, [pc, #196]	; (80078f0 <xPortStartScheduler+0x130>)
 800782c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800782e:	4b31      	ldr	r3, [pc, #196]	; (80078f4 <xPortStartScheduler+0x134>)
 8007830:	2207      	movs	r2, #7
 8007832:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007834:	e009      	b.n	800784a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8007836:	4b2f      	ldr	r3, [pc, #188]	; (80078f4 <xPortStartScheduler+0x134>)
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	3b01      	subs	r3, #1
 800783c:	4a2d      	ldr	r2, [pc, #180]	; (80078f4 <xPortStartScheduler+0x134>)
 800783e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007840:	78fb      	ldrb	r3, [r7, #3]
 8007842:	b2db      	uxtb	r3, r3
 8007844:	005b      	lsls	r3, r3, #1
 8007846:	b2db      	uxtb	r3, r3
 8007848:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800784a:	78fb      	ldrb	r3, [r7, #3]
 800784c:	b2db      	uxtb	r3, r3
 800784e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007852:	2b80      	cmp	r3, #128	; 0x80
 8007854:	d0ef      	beq.n	8007836 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007856:	4b27      	ldr	r3, [pc, #156]	; (80078f4 <xPortStartScheduler+0x134>)
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	f1c3 0307 	rsb	r3, r3, #7
 800785e:	2b04      	cmp	r3, #4
 8007860:	d00a      	beq.n	8007878 <xPortStartScheduler+0xb8>
	__asm volatile
 8007862:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007866:	f383 8811 	msr	BASEPRI, r3
 800786a:	f3bf 8f6f 	isb	sy
 800786e:	f3bf 8f4f 	dsb	sy
 8007872:	60bb      	str	r3, [r7, #8]
}
 8007874:	bf00      	nop
 8007876:	e7fe      	b.n	8007876 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007878:	4b1e      	ldr	r3, [pc, #120]	; (80078f4 <xPortStartScheduler+0x134>)
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	021b      	lsls	r3, r3, #8
 800787e:	4a1d      	ldr	r2, [pc, #116]	; (80078f4 <xPortStartScheduler+0x134>)
 8007880:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007882:	4b1c      	ldr	r3, [pc, #112]	; (80078f4 <xPortStartScheduler+0x134>)
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800788a:	4a1a      	ldr	r2, [pc, #104]	; (80078f4 <xPortStartScheduler+0x134>)
 800788c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	b2da      	uxtb	r2, r3
 8007892:	697b      	ldr	r3, [r7, #20]
 8007894:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007896:	4b18      	ldr	r3, [pc, #96]	; (80078f8 <xPortStartScheduler+0x138>)
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	4a17      	ldr	r2, [pc, #92]	; (80078f8 <xPortStartScheduler+0x138>)
 800789c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80078a0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80078a2:	4b15      	ldr	r3, [pc, #84]	; (80078f8 <xPortStartScheduler+0x138>)
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	4a14      	ldr	r2, [pc, #80]	; (80078f8 <xPortStartScheduler+0x138>)
 80078a8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80078ac:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80078ae:	f000 f8dd 	bl	8007a6c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80078b2:	4b12      	ldr	r3, [pc, #72]	; (80078fc <xPortStartScheduler+0x13c>)
 80078b4:	2200      	movs	r2, #0
 80078b6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80078b8:	f000 f8fc 	bl	8007ab4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80078bc:	4b10      	ldr	r3, [pc, #64]	; (8007900 <xPortStartScheduler+0x140>)
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	4a0f      	ldr	r2, [pc, #60]	; (8007900 <xPortStartScheduler+0x140>)
 80078c2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80078c6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80078c8:	f7ff ff66 	bl	8007798 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80078cc:	f7ff fd2c 	bl	8007328 <vTaskSwitchContext>
	prvTaskExitError();
 80078d0:	f7ff ff1e 	bl	8007710 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80078d4:	2300      	movs	r3, #0
}
 80078d6:	4618      	mov	r0, r3
 80078d8:	3718      	adds	r7, #24
 80078da:	46bd      	mov	sp, r7
 80078dc:	bd80      	pop	{r7, pc}
 80078de:	bf00      	nop
 80078e0:	e000ed00 	.word	0xe000ed00
 80078e4:	410fc271 	.word	0x410fc271
 80078e8:	410fc270 	.word	0x410fc270
 80078ec:	e000e400 	.word	0xe000e400
 80078f0:	20000854 	.word	0x20000854
 80078f4:	20000858 	.word	0x20000858
 80078f8:	e000ed20 	.word	0xe000ed20
 80078fc:	20000018 	.word	0x20000018
 8007900:	e000ef34 	.word	0xe000ef34

08007904 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007904:	b480      	push	{r7}
 8007906:	b083      	sub	sp, #12
 8007908:	af00      	add	r7, sp, #0
	__asm volatile
 800790a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800790e:	f383 8811 	msr	BASEPRI, r3
 8007912:	f3bf 8f6f 	isb	sy
 8007916:	f3bf 8f4f 	dsb	sy
 800791a:	607b      	str	r3, [r7, #4]
}
 800791c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800791e:	4b0f      	ldr	r3, [pc, #60]	; (800795c <vPortEnterCritical+0x58>)
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	3301      	adds	r3, #1
 8007924:	4a0d      	ldr	r2, [pc, #52]	; (800795c <vPortEnterCritical+0x58>)
 8007926:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007928:	4b0c      	ldr	r3, [pc, #48]	; (800795c <vPortEnterCritical+0x58>)
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	2b01      	cmp	r3, #1
 800792e:	d10f      	bne.n	8007950 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007930:	4b0b      	ldr	r3, [pc, #44]	; (8007960 <vPortEnterCritical+0x5c>)
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	b2db      	uxtb	r3, r3
 8007936:	2b00      	cmp	r3, #0
 8007938:	d00a      	beq.n	8007950 <vPortEnterCritical+0x4c>
	__asm volatile
 800793a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800793e:	f383 8811 	msr	BASEPRI, r3
 8007942:	f3bf 8f6f 	isb	sy
 8007946:	f3bf 8f4f 	dsb	sy
 800794a:	603b      	str	r3, [r7, #0]
}
 800794c:	bf00      	nop
 800794e:	e7fe      	b.n	800794e <vPortEnterCritical+0x4a>
	}
}
 8007950:	bf00      	nop
 8007952:	370c      	adds	r7, #12
 8007954:	46bd      	mov	sp, r7
 8007956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795a:	4770      	bx	lr
 800795c:	20000018 	.word	0x20000018
 8007960:	e000ed04 	.word	0xe000ed04

08007964 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007964:	b480      	push	{r7}
 8007966:	b083      	sub	sp, #12
 8007968:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800796a:	4b12      	ldr	r3, [pc, #72]	; (80079b4 <vPortExitCritical+0x50>)
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	2b00      	cmp	r3, #0
 8007970:	d10a      	bne.n	8007988 <vPortExitCritical+0x24>
	__asm volatile
 8007972:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007976:	f383 8811 	msr	BASEPRI, r3
 800797a:	f3bf 8f6f 	isb	sy
 800797e:	f3bf 8f4f 	dsb	sy
 8007982:	607b      	str	r3, [r7, #4]
}
 8007984:	bf00      	nop
 8007986:	e7fe      	b.n	8007986 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007988:	4b0a      	ldr	r3, [pc, #40]	; (80079b4 <vPortExitCritical+0x50>)
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	3b01      	subs	r3, #1
 800798e:	4a09      	ldr	r2, [pc, #36]	; (80079b4 <vPortExitCritical+0x50>)
 8007990:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007992:	4b08      	ldr	r3, [pc, #32]	; (80079b4 <vPortExitCritical+0x50>)
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	2b00      	cmp	r3, #0
 8007998:	d105      	bne.n	80079a6 <vPortExitCritical+0x42>
 800799a:	2300      	movs	r3, #0
 800799c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800799e:	683b      	ldr	r3, [r7, #0]
 80079a0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80079a4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80079a6:	bf00      	nop
 80079a8:	370c      	adds	r7, #12
 80079aa:	46bd      	mov	sp, r7
 80079ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b0:	4770      	bx	lr
 80079b2:	bf00      	nop
 80079b4:	20000018 	.word	0x20000018
	...

080079c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80079c0:	f3ef 8009 	mrs	r0, PSP
 80079c4:	f3bf 8f6f 	isb	sy
 80079c8:	4b15      	ldr	r3, [pc, #84]	; (8007a20 <pxCurrentTCBConst>)
 80079ca:	681a      	ldr	r2, [r3, #0]
 80079cc:	f01e 0f10 	tst.w	lr, #16
 80079d0:	bf08      	it	eq
 80079d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80079d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079da:	6010      	str	r0, [r2, #0]
 80079dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80079e0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80079e4:	f380 8811 	msr	BASEPRI, r0
 80079e8:	f3bf 8f4f 	dsb	sy
 80079ec:	f3bf 8f6f 	isb	sy
 80079f0:	f7ff fc9a 	bl	8007328 <vTaskSwitchContext>
 80079f4:	f04f 0000 	mov.w	r0, #0
 80079f8:	f380 8811 	msr	BASEPRI, r0
 80079fc:	bc09      	pop	{r0, r3}
 80079fe:	6819      	ldr	r1, [r3, #0]
 8007a00:	6808      	ldr	r0, [r1, #0]
 8007a02:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a06:	f01e 0f10 	tst.w	lr, #16
 8007a0a:	bf08      	it	eq
 8007a0c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007a10:	f380 8809 	msr	PSP, r0
 8007a14:	f3bf 8f6f 	isb	sy
 8007a18:	4770      	bx	lr
 8007a1a:	bf00      	nop
 8007a1c:	f3af 8000 	nop.w

08007a20 <pxCurrentTCBConst>:
 8007a20:	20000728 	.word	0x20000728
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007a24:	bf00      	nop
 8007a26:	bf00      	nop

08007a28 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007a28:	b580      	push	{r7, lr}
 8007a2a:	b082      	sub	sp, #8
 8007a2c:	af00      	add	r7, sp, #0
	__asm volatile
 8007a2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a32:	f383 8811 	msr	BASEPRI, r3
 8007a36:	f3bf 8f6f 	isb	sy
 8007a3a:	f3bf 8f4f 	dsb	sy
 8007a3e:	607b      	str	r3, [r7, #4]
}
 8007a40:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007a42:	f7ff fbb9 	bl	80071b8 <xTaskIncrementTick>
 8007a46:	4603      	mov	r3, r0
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d003      	beq.n	8007a54 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007a4c:	4b06      	ldr	r3, [pc, #24]	; (8007a68 <xPortSysTickHandler+0x40>)
 8007a4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007a52:	601a      	str	r2, [r3, #0]
 8007a54:	2300      	movs	r3, #0
 8007a56:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007a58:	683b      	ldr	r3, [r7, #0]
 8007a5a:	f383 8811 	msr	BASEPRI, r3
}
 8007a5e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007a60:	bf00      	nop
 8007a62:	3708      	adds	r7, #8
 8007a64:	46bd      	mov	sp, r7
 8007a66:	bd80      	pop	{r7, pc}
 8007a68:	e000ed04 	.word	0xe000ed04

08007a6c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007a6c:	b480      	push	{r7}
 8007a6e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007a70:	4b0b      	ldr	r3, [pc, #44]	; (8007aa0 <vPortSetupTimerInterrupt+0x34>)
 8007a72:	2200      	movs	r2, #0
 8007a74:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007a76:	4b0b      	ldr	r3, [pc, #44]	; (8007aa4 <vPortSetupTimerInterrupt+0x38>)
 8007a78:	2200      	movs	r2, #0
 8007a7a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007a7c:	4b0a      	ldr	r3, [pc, #40]	; (8007aa8 <vPortSetupTimerInterrupt+0x3c>)
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	4a0a      	ldr	r2, [pc, #40]	; (8007aac <vPortSetupTimerInterrupt+0x40>)
 8007a82:	fba2 2303 	umull	r2, r3, r2, r3
 8007a86:	099b      	lsrs	r3, r3, #6
 8007a88:	4a09      	ldr	r2, [pc, #36]	; (8007ab0 <vPortSetupTimerInterrupt+0x44>)
 8007a8a:	3b01      	subs	r3, #1
 8007a8c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007a8e:	4b04      	ldr	r3, [pc, #16]	; (8007aa0 <vPortSetupTimerInterrupt+0x34>)
 8007a90:	2207      	movs	r2, #7
 8007a92:	601a      	str	r2, [r3, #0]
}
 8007a94:	bf00      	nop
 8007a96:	46bd      	mov	sp, r7
 8007a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a9c:	4770      	bx	lr
 8007a9e:	bf00      	nop
 8007aa0:	e000e010 	.word	0xe000e010
 8007aa4:	e000e018 	.word	0xe000e018
 8007aa8:	2000000c 	.word	0x2000000c
 8007aac:	10624dd3 	.word	0x10624dd3
 8007ab0:	e000e014 	.word	0xe000e014

08007ab4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007ab4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007ac4 <vPortEnableVFP+0x10>
 8007ab8:	6801      	ldr	r1, [r0, #0]
 8007aba:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8007abe:	6001      	str	r1, [r0, #0]
 8007ac0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007ac2:	bf00      	nop
 8007ac4:	e000ed88 	.word	0xe000ed88

08007ac8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007ac8:	b580      	push	{r7, lr}
 8007aca:	b08a      	sub	sp, #40	; 0x28
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007ad0:	2300      	movs	r3, #0
 8007ad2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007ad4:	f7ff fac6 	bl	8007064 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007ad8:	4b5b      	ldr	r3, [pc, #364]	; (8007c48 <pvPortMalloc+0x180>)
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d101      	bne.n	8007ae4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007ae0:	f000 f920 	bl	8007d24 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007ae4:	4b59      	ldr	r3, [pc, #356]	; (8007c4c <pvPortMalloc+0x184>)
 8007ae6:	681a      	ldr	r2, [r3, #0]
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	4013      	ands	r3, r2
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	f040 8093 	bne.w	8007c18 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d01d      	beq.n	8007b34 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8007af8:	2208      	movs	r2, #8
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	4413      	add	r3, r2
 8007afe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	f003 0307 	and.w	r3, r3, #7
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d014      	beq.n	8007b34 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	f023 0307 	bic.w	r3, r3, #7
 8007b10:	3308      	adds	r3, #8
 8007b12:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	f003 0307 	and.w	r3, r3, #7
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d00a      	beq.n	8007b34 <pvPortMalloc+0x6c>
	__asm volatile
 8007b1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b22:	f383 8811 	msr	BASEPRI, r3
 8007b26:	f3bf 8f6f 	isb	sy
 8007b2a:	f3bf 8f4f 	dsb	sy
 8007b2e:	617b      	str	r3, [r7, #20]
}
 8007b30:	bf00      	nop
 8007b32:	e7fe      	b.n	8007b32 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d06e      	beq.n	8007c18 <pvPortMalloc+0x150>
 8007b3a:	4b45      	ldr	r3, [pc, #276]	; (8007c50 <pvPortMalloc+0x188>)
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	687a      	ldr	r2, [r7, #4]
 8007b40:	429a      	cmp	r2, r3
 8007b42:	d869      	bhi.n	8007c18 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007b44:	4b43      	ldr	r3, [pc, #268]	; (8007c54 <pvPortMalloc+0x18c>)
 8007b46:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007b48:	4b42      	ldr	r3, [pc, #264]	; (8007c54 <pvPortMalloc+0x18c>)
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007b4e:	e004      	b.n	8007b5a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8007b50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b52:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b5c:	685b      	ldr	r3, [r3, #4]
 8007b5e:	687a      	ldr	r2, [r7, #4]
 8007b60:	429a      	cmp	r2, r3
 8007b62:	d903      	bls.n	8007b6c <pvPortMalloc+0xa4>
 8007b64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d1f1      	bne.n	8007b50 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007b6c:	4b36      	ldr	r3, [pc, #216]	; (8007c48 <pvPortMalloc+0x180>)
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007b72:	429a      	cmp	r2, r3
 8007b74:	d050      	beq.n	8007c18 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007b76:	6a3b      	ldr	r3, [r7, #32]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	2208      	movs	r2, #8
 8007b7c:	4413      	add	r3, r2
 8007b7e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007b80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b82:	681a      	ldr	r2, [r3, #0]
 8007b84:	6a3b      	ldr	r3, [r7, #32]
 8007b86:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007b88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b8a:	685a      	ldr	r2, [r3, #4]
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	1ad2      	subs	r2, r2, r3
 8007b90:	2308      	movs	r3, #8
 8007b92:	005b      	lsls	r3, r3, #1
 8007b94:	429a      	cmp	r2, r3
 8007b96:	d91f      	bls.n	8007bd8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007b98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	4413      	add	r3, r2
 8007b9e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007ba0:	69bb      	ldr	r3, [r7, #24]
 8007ba2:	f003 0307 	and.w	r3, r3, #7
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d00a      	beq.n	8007bc0 <pvPortMalloc+0xf8>
	__asm volatile
 8007baa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bae:	f383 8811 	msr	BASEPRI, r3
 8007bb2:	f3bf 8f6f 	isb	sy
 8007bb6:	f3bf 8f4f 	dsb	sy
 8007bba:	613b      	str	r3, [r7, #16]
}
 8007bbc:	bf00      	nop
 8007bbe:	e7fe      	b.n	8007bbe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bc2:	685a      	ldr	r2, [r3, #4]
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	1ad2      	subs	r2, r2, r3
 8007bc8:	69bb      	ldr	r3, [r7, #24]
 8007bca:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bce:	687a      	ldr	r2, [r7, #4]
 8007bd0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007bd2:	69b8      	ldr	r0, [r7, #24]
 8007bd4:	f000 f908 	bl	8007de8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007bd8:	4b1d      	ldr	r3, [pc, #116]	; (8007c50 <pvPortMalloc+0x188>)
 8007bda:	681a      	ldr	r2, [r3, #0]
 8007bdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bde:	685b      	ldr	r3, [r3, #4]
 8007be0:	1ad3      	subs	r3, r2, r3
 8007be2:	4a1b      	ldr	r2, [pc, #108]	; (8007c50 <pvPortMalloc+0x188>)
 8007be4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007be6:	4b1a      	ldr	r3, [pc, #104]	; (8007c50 <pvPortMalloc+0x188>)
 8007be8:	681a      	ldr	r2, [r3, #0]
 8007bea:	4b1b      	ldr	r3, [pc, #108]	; (8007c58 <pvPortMalloc+0x190>)
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	429a      	cmp	r2, r3
 8007bf0:	d203      	bcs.n	8007bfa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007bf2:	4b17      	ldr	r3, [pc, #92]	; (8007c50 <pvPortMalloc+0x188>)
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	4a18      	ldr	r2, [pc, #96]	; (8007c58 <pvPortMalloc+0x190>)
 8007bf8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bfc:	685a      	ldr	r2, [r3, #4]
 8007bfe:	4b13      	ldr	r3, [pc, #76]	; (8007c4c <pvPortMalloc+0x184>)
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	431a      	orrs	r2, r3
 8007c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c06:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007c08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c0a:	2200      	movs	r2, #0
 8007c0c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007c0e:	4b13      	ldr	r3, [pc, #76]	; (8007c5c <pvPortMalloc+0x194>)
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	3301      	adds	r3, #1
 8007c14:	4a11      	ldr	r2, [pc, #68]	; (8007c5c <pvPortMalloc+0x194>)
 8007c16:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007c18:	f7ff fa32 	bl	8007080 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007c1c:	69fb      	ldr	r3, [r7, #28]
 8007c1e:	f003 0307 	and.w	r3, r3, #7
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d00a      	beq.n	8007c3c <pvPortMalloc+0x174>
	__asm volatile
 8007c26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c2a:	f383 8811 	msr	BASEPRI, r3
 8007c2e:	f3bf 8f6f 	isb	sy
 8007c32:	f3bf 8f4f 	dsb	sy
 8007c36:	60fb      	str	r3, [r7, #12]
}
 8007c38:	bf00      	nop
 8007c3a:	e7fe      	b.n	8007c3a <pvPortMalloc+0x172>
	return pvReturn;
 8007c3c:	69fb      	ldr	r3, [r7, #28]
}
 8007c3e:	4618      	mov	r0, r3
 8007c40:	3728      	adds	r7, #40	; 0x28
 8007c42:	46bd      	mov	sp, r7
 8007c44:	bd80      	pop	{r7, pc}
 8007c46:	bf00      	nop
 8007c48:	20004464 	.word	0x20004464
 8007c4c:	20004478 	.word	0x20004478
 8007c50:	20004468 	.word	0x20004468
 8007c54:	2000445c 	.word	0x2000445c
 8007c58:	2000446c 	.word	0x2000446c
 8007c5c:	20004470 	.word	0x20004470

08007c60 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007c60:	b580      	push	{r7, lr}
 8007c62:	b086      	sub	sp, #24
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d04d      	beq.n	8007d0e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007c72:	2308      	movs	r3, #8
 8007c74:	425b      	negs	r3, r3
 8007c76:	697a      	ldr	r2, [r7, #20]
 8007c78:	4413      	add	r3, r2
 8007c7a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007c7c:	697b      	ldr	r3, [r7, #20]
 8007c7e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007c80:	693b      	ldr	r3, [r7, #16]
 8007c82:	685a      	ldr	r2, [r3, #4]
 8007c84:	4b24      	ldr	r3, [pc, #144]	; (8007d18 <vPortFree+0xb8>)
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	4013      	ands	r3, r2
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d10a      	bne.n	8007ca4 <vPortFree+0x44>
	__asm volatile
 8007c8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c92:	f383 8811 	msr	BASEPRI, r3
 8007c96:	f3bf 8f6f 	isb	sy
 8007c9a:	f3bf 8f4f 	dsb	sy
 8007c9e:	60fb      	str	r3, [r7, #12]
}
 8007ca0:	bf00      	nop
 8007ca2:	e7fe      	b.n	8007ca2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007ca4:	693b      	ldr	r3, [r7, #16]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d00a      	beq.n	8007cc2 <vPortFree+0x62>
	__asm volatile
 8007cac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cb0:	f383 8811 	msr	BASEPRI, r3
 8007cb4:	f3bf 8f6f 	isb	sy
 8007cb8:	f3bf 8f4f 	dsb	sy
 8007cbc:	60bb      	str	r3, [r7, #8]
}
 8007cbe:	bf00      	nop
 8007cc0:	e7fe      	b.n	8007cc0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007cc2:	693b      	ldr	r3, [r7, #16]
 8007cc4:	685a      	ldr	r2, [r3, #4]
 8007cc6:	4b14      	ldr	r3, [pc, #80]	; (8007d18 <vPortFree+0xb8>)
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	4013      	ands	r3, r2
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d01e      	beq.n	8007d0e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007cd0:	693b      	ldr	r3, [r7, #16]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d11a      	bne.n	8007d0e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007cd8:	693b      	ldr	r3, [r7, #16]
 8007cda:	685a      	ldr	r2, [r3, #4]
 8007cdc:	4b0e      	ldr	r3, [pc, #56]	; (8007d18 <vPortFree+0xb8>)
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	43db      	mvns	r3, r3
 8007ce2:	401a      	ands	r2, r3
 8007ce4:	693b      	ldr	r3, [r7, #16]
 8007ce6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007ce8:	f7ff f9bc 	bl	8007064 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007cec:	693b      	ldr	r3, [r7, #16]
 8007cee:	685a      	ldr	r2, [r3, #4]
 8007cf0:	4b0a      	ldr	r3, [pc, #40]	; (8007d1c <vPortFree+0xbc>)
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	4413      	add	r3, r2
 8007cf6:	4a09      	ldr	r2, [pc, #36]	; (8007d1c <vPortFree+0xbc>)
 8007cf8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007cfa:	6938      	ldr	r0, [r7, #16]
 8007cfc:	f000 f874 	bl	8007de8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007d00:	4b07      	ldr	r3, [pc, #28]	; (8007d20 <vPortFree+0xc0>)
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	3301      	adds	r3, #1
 8007d06:	4a06      	ldr	r2, [pc, #24]	; (8007d20 <vPortFree+0xc0>)
 8007d08:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007d0a:	f7ff f9b9 	bl	8007080 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007d0e:	bf00      	nop
 8007d10:	3718      	adds	r7, #24
 8007d12:	46bd      	mov	sp, r7
 8007d14:	bd80      	pop	{r7, pc}
 8007d16:	bf00      	nop
 8007d18:	20004478 	.word	0x20004478
 8007d1c:	20004468 	.word	0x20004468
 8007d20:	20004474 	.word	0x20004474

08007d24 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007d24:	b480      	push	{r7}
 8007d26:	b085      	sub	sp, #20
 8007d28:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007d2a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8007d2e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007d30:	4b27      	ldr	r3, [pc, #156]	; (8007dd0 <prvHeapInit+0xac>)
 8007d32:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	f003 0307 	and.w	r3, r3, #7
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d00c      	beq.n	8007d58 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	3307      	adds	r3, #7
 8007d42:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	f023 0307 	bic.w	r3, r3, #7
 8007d4a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007d4c:	68ba      	ldr	r2, [r7, #8]
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	1ad3      	subs	r3, r2, r3
 8007d52:	4a1f      	ldr	r2, [pc, #124]	; (8007dd0 <prvHeapInit+0xac>)
 8007d54:	4413      	add	r3, r2
 8007d56:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007d5c:	4a1d      	ldr	r2, [pc, #116]	; (8007dd4 <prvHeapInit+0xb0>)
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007d62:	4b1c      	ldr	r3, [pc, #112]	; (8007dd4 <prvHeapInit+0xb0>)
 8007d64:	2200      	movs	r2, #0
 8007d66:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	68ba      	ldr	r2, [r7, #8]
 8007d6c:	4413      	add	r3, r2
 8007d6e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007d70:	2208      	movs	r2, #8
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	1a9b      	subs	r3, r3, r2
 8007d76:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	f023 0307 	bic.w	r3, r3, #7
 8007d7e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	4a15      	ldr	r2, [pc, #84]	; (8007dd8 <prvHeapInit+0xb4>)
 8007d84:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007d86:	4b14      	ldr	r3, [pc, #80]	; (8007dd8 <prvHeapInit+0xb4>)
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	2200      	movs	r2, #0
 8007d8c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007d8e:	4b12      	ldr	r3, [pc, #72]	; (8007dd8 <prvHeapInit+0xb4>)
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	2200      	movs	r2, #0
 8007d94:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007d9a:	683b      	ldr	r3, [r7, #0]
 8007d9c:	68fa      	ldr	r2, [r7, #12]
 8007d9e:	1ad2      	subs	r2, r2, r3
 8007da0:	683b      	ldr	r3, [r7, #0]
 8007da2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007da4:	4b0c      	ldr	r3, [pc, #48]	; (8007dd8 <prvHeapInit+0xb4>)
 8007da6:	681a      	ldr	r2, [r3, #0]
 8007da8:	683b      	ldr	r3, [r7, #0]
 8007daa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007dac:	683b      	ldr	r3, [r7, #0]
 8007dae:	685b      	ldr	r3, [r3, #4]
 8007db0:	4a0a      	ldr	r2, [pc, #40]	; (8007ddc <prvHeapInit+0xb8>)
 8007db2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007db4:	683b      	ldr	r3, [r7, #0]
 8007db6:	685b      	ldr	r3, [r3, #4]
 8007db8:	4a09      	ldr	r2, [pc, #36]	; (8007de0 <prvHeapInit+0xbc>)
 8007dba:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007dbc:	4b09      	ldr	r3, [pc, #36]	; (8007de4 <prvHeapInit+0xc0>)
 8007dbe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007dc2:	601a      	str	r2, [r3, #0]
}
 8007dc4:	bf00      	nop
 8007dc6:	3714      	adds	r7, #20
 8007dc8:	46bd      	mov	sp, r7
 8007dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dce:	4770      	bx	lr
 8007dd0:	2000085c 	.word	0x2000085c
 8007dd4:	2000445c 	.word	0x2000445c
 8007dd8:	20004464 	.word	0x20004464
 8007ddc:	2000446c 	.word	0x2000446c
 8007de0:	20004468 	.word	0x20004468
 8007de4:	20004478 	.word	0x20004478

08007de8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007de8:	b480      	push	{r7}
 8007dea:	b085      	sub	sp, #20
 8007dec:	af00      	add	r7, sp, #0
 8007dee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007df0:	4b28      	ldr	r3, [pc, #160]	; (8007e94 <prvInsertBlockIntoFreeList+0xac>)
 8007df2:	60fb      	str	r3, [r7, #12]
 8007df4:	e002      	b.n	8007dfc <prvInsertBlockIntoFreeList+0x14>
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	60fb      	str	r3, [r7, #12]
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	687a      	ldr	r2, [r7, #4]
 8007e02:	429a      	cmp	r2, r3
 8007e04:	d8f7      	bhi.n	8007df6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	685b      	ldr	r3, [r3, #4]
 8007e0e:	68ba      	ldr	r2, [r7, #8]
 8007e10:	4413      	add	r3, r2
 8007e12:	687a      	ldr	r2, [r7, #4]
 8007e14:	429a      	cmp	r2, r3
 8007e16:	d108      	bne.n	8007e2a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	685a      	ldr	r2, [r3, #4]
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	685b      	ldr	r3, [r3, #4]
 8007e20:	441a      	add	r2, r3
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	685b      	ldr	r3, [r3, #4]
 8007e32:	68ba      	ldr	r2, [r7, #8]
 8007e34:	441a      	add	r2, r3
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	429a      	cmp	r2, r3
 8007e3c:	d118      	bne.n	8007e70 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	681a      	ldr	r2, [r3, #0]
 8007e42:	4b15      	ldr	r3, [pc, #84]	; (8007e98 <prvInsertBlockIntoFreeList+0xb0>)
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	429a      	cmp	r2, r3
 8007e48:	d00d      	beq.n	8007e66 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	685a      	ldr	r2, [r3, #4]
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	685b      	ldr	r3, [r3, #4]
 8007e54:	441a      	add	r2, r3
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	681a      	ldr	r2, [r3, #0]
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	601a      	str	r2, [r3, #0]
 8007e64:	e008      	b.n	8007e78 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007e66:	4b0c      	ldr	r3, [pc, #48]	; (8007e98 <prvInsertBlockIntoFreeList+0xb0>)
 8007e68:	681a      	ldr	r2, [r3, #0]
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	601a      	str	r2, [r3, #0]
 8007e6e:	e003      	b.n	8007e78 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	681a      	ldr	r2, [r3, #0]
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007e78:	68fa      	ldr	r2, [r7, #12]
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	429a      	cmp	r2, r3
 8007e7e:	d002      	beq.n	8007e86 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	687a      	ldr	r2, [r7, #4]
 8007e84:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007e86:	bf00      	nop
 8007e88:	3714      	adds	r7, #20
 8007e8a:	46bd      	mov	sp, r7
 8007e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e90:	4770      	bx	lr
 8007e92:	bf00      	nop
 8007e94:	2000445c 	.word	0x2000445c
 8007e98:	20004464 	.word	0x20004464

08007e9c <__cvt>:
 8007e9c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007ea0:	ec55 4b10 	vmov	r4, r5, d0
 8007ea4:	2d00      	cmp	r5, #0
 8007ea6:	460e      	mov	r6, r1
 8007ea8:	4619      	mov	r1, r3
 8007eaa:	462b      	mov	r3, r5
 8007eac:	bfbb      	ittet	lt
 8007eae:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007eb2:	461d      	movlt	r5, r3
 8007eb4:	2300      	movge	r3, #0
 8007eb6:	232d      	movlt	r3, #45	; 0x2d
 8007eb8:	700b      	strb	r3, [r1, #0]
 8007eba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007ebc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007ec0:	4691      	mov	r9, r2
 8007ec2:	f023 0820 	bic.w	r8, r3, #32
 8007ec6:	bfbc      	itt	lt
 8007ec8:	4622      	movlt	r2, r4
 8007eca:	4614      	movlt	r4, r2
 8007ecc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007ed0:	d005      	beq.n	8007ede <__cvt+0x42>
 8007ed2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007ed6:	d100      	bne.n	8007eda <__cvt+0x3e>
 8007ed8:	3601      	adds	r6, #1
 8007eda:	2102      	movs	r1, #2
 8007edc:	e000      	b.n	8007ee0 <__cvt+0x44>
 8007ede:	2103      	movs	r1, #3
 8007ee0:	ab03      	add	r3, sp, #12
 8007ee2:	9301      	str	r3, [sp, #4]
 8007ee4:	ab02      	add	r3, sp, #8
 8007ee6:	9300      	str	r3, [sp, #0]
 8007ee8:	ec45 4b10 	vmov	d0, r4, r5
 8007eec:	4653      	mov	r3, sl
 8007eee:	4632      	mov	r2, r6
 8007ef0:	f000 fe9a 	bl	8008c28 <_dtoa_r>
 8007ef4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007ef8:	4607      	mov	r7, r0
 8007efa:	d102      	bne.n	8007f02 <__cvt+0x66>
 8007efc:	f019 0f01 	tst.w	r9, #1
 8007f00:	d022      	beq.n	8007f48 <__cvt+0xac>
 8007f02:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007f06:	eb07 0906 	add.w	r9, r7, r6
 8007f0a:	d110      	bne.n	8007f2e <__cvt+0x92>
 8007f0c:	783b      	ldrb	r3, [r7, #0]
 8007f0e:	2b30      	cmp	r3, #48	; 0x30
 8007f10:	d10a      	bne.n	8007f28 <__cvt+0x8c>
 8007f12:	2200      	movs	r2, #0
 8007f14:	2300      	movs	r3, #0
 8007f16:	4620      	mov	r0, r4
 8007f18:	4629      	mov	r1, r5
 8007f1a:	f7f8 fde5 	bl	8000ae8 <__aeabi_dcmpeq>
 8007f1e:	b918      	cbnz	r0, 8007f28 <__cvt+0x8c>
 8007f20:	f1c6 0601 	rsb	r6, r6, #1
 8007f24:	f8ca 6000 	str.w	r6, [sl]
 8007f28:	f8da 3000 	ldr.w	r3, [sl]
 8007f2c:	4499      	add	r9, r3
 8007f2e:	2200      	movs	r2, #0
 8007f30:	2300      	movs	r3, #0
 8007f32:	4620      	mov	r0, r4
 8007f34:	4629      	mov	r1, r5
 8007f36:	f7f8 fdd7 	bl	8000ae8 <__aeabi_dcmpeq>
 8007f3a:	b108      	cbz	r0, 8007f40 <__cvt+0xa4>
 8007f3c:	f8cd 900c 	str.w	r9, [sp, #12]
 8007f40:	2230      	movs	r2, #48	; 0x30
 8007f42:	9b03      	ldr	r3, [sp, #12]
 8007f44:	454b      	cmp	r3, r9
 8007f46:	d307      	bcc.n	8007f58 <__cvt+0xbc>
 8007f48:	9b03      	ldr	r3, [sp, #12]
 8007f4a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007f4c:	1bdb      	subs	r3, r3, r7
 8007f4e:	4638      	mov	r0, r7
 8007f50:	6013      	str	r3, [r2, #0]
 8007f52:	b004      	add	sp, #16
 8007f54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f58:	1c59      	adds	r1, r3, #1
 8007f5a:	9103      	str	r1, [sp, #12]
 8007f5c:	701a      	strb	r2, [r3, #0]
 8007f5e:	e7f0      	b.n	8007f42 <__cvt+0xa6>

08007f60 <__exponent>:
 8007f60:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007f62:	4603      	mov	r3, r0
 8007f64:	2900      	cmp	r1, #0
 8007f66:	bfb8      	it	lt
 8007f68:	4249      	neglt	r1, r1
 8007f6a:	f803 2b02 	strb.w	r2, [r3], #2
 8007f6e:	bfb4      	ite	lt
 8007f70:	222d      	movlt	r2, #45	; 0x2d
 8007f72:	222b      	movge	r2, #43	; 0x2b
 8007f74:	2909      	cmp	r1, #9
 8007f76:	7042      	strb	r2, [r0, #1]
 8007f78:	dd2a      	ble.n	8007fd0 <__exponent+0x70>
 8007f7a:	f10d 0207 	add.w	r2, sp, #7
 8007f7e:	4617      	mov	r7, r2
 8007f80:	260a      	movs	r6, #10
 8007f82:	4694      	mov	ip, r2
 8007f84:	fb91 f5f6 	sdiv	r5, r1, r6
 8007f88:	fb06 1415 	mls	r4, r6, r5, r1
 8007f8c:	3430      	adds	r4, #48	; 0x30
 8007f8e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8007f92:	460c      	mov	r4, r1
 8007f94:	2c63      	cmp	r4, #99	; 0x63
 8007f96:	f102 32ff 	add.w	r2, r2, #4294967295
 8007f9a:	4629      	mov	r1, r5
 8007f9c:	dcf1      	bgt.n	8007f82 <__exponent+0x22>
 8007f9e:	3130      	adds	r1, #48	; 0x30
 8007fa0:	f1ac 0402 	sub.w	r4, ip, #2
 8007fa4:	f802 1c01 	strb.w	r1, [r2, #-1]
 8007fa8:	1c41      	adds	r1, r0, #1
 8007faa:	4622      	mov	r2, r4
 8007fac:	42ba      	cmp	r2, r7
 8007fae:	d30a      	bcc.n	8007fc6 <__exponent+0x66>
 8007fb0:	f10d 0209 	add.w	r2, sp, #9
 8007fb4:	eba2 020c 	sub.w	r2, r2, ip
 8007fb8:	42bc      	cmp	r4, r7
 8007fba:	bf88      	it	hi
 8007fbc:	2200      	movhi	r2, #0
 8007fbe:	4413      	add	r3, r2
 8007fc0:	1a18      	subs	r0, r3, r0
 8007fc2:	b003      	add	sp, #12
 8007fc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007fc6:	f812 5b01 	ldrb.w	r5, [r2], #1
 8007fca:	f801 5f01 	strb.w	r5, [r1, #1]!
 8007fce:	e7ed      	b.n	8007fac <__exponent+0x4c>
 8007fd0:	2330      	movs	r3, #48	; 0x30
 8007fd2:	3130      	adds	r1, #48	; 0x30
 8007fd4:	7083      	strb	r3, [r0, #2]
 8007fd6:	70c1      	strb	r1, [r0, #3]
 8007fd8:	1d03      	adds	r3, r0, #4
 8007fda:	e7f1      	b.n	8007fc0 <__exponent+0x60>

08007fdc <_printf_float>:
 8007fdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fe0:	ed2d 8b02 	vpush	{d8}
 8007fe4:	b08d      	sub	sp, #52	; 0x34
 8007fe6:	460c      	mov	r4, r1
 8007fe8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007fec:	4616      	mov	r6, r2
 8007fee:	461f      	mov	r7, r3
 8007ff0:	4605      	mov	r5, r0
 8007ff2:	f000 fcb5 	bl	8008960 <_localeconv_r>
 8007ff6:	f8d0 a000 	ldr.w	sl, [r0]
 8007ffa:	4650      	mov	r0, sl
 8007ffc:	f7f8 f948 	bl	8000290 <strlen>
 8008000:	2300      	movs	r3, #0
 8008002:	930a      	str	r3, [sp, #40]	; 0x28
 8008004:	6823      	ldr	r3, [r4, #0]
 8008006:	9305      	str	r3, [sp, #20]
 8008008:	f8d8 3000 	ldr.w	r3, [r8]
 800800c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008010:	3307      	adds	r3, #7
 8008012:	f023 0307 	bic.w	r3, r3, #7
 8008016:	f103 0208 	add.w	r2, r3, #8
 800801a:	f8c8 2000 	str.w	r2, [r8]
 800801e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008022:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008026:	9307      	str	r3, [sp, #28]
 8008028:	f8cd 8018 	str.w	r8, [sp, #24]
 800802c:	ee08 0a10 	vmov	s16, r0
 8008030:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8008034:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008038:	4b9e      	ldr	r3, [pc, #632]	; (80082b4 <_printf_float+0x2d8>)
 800803a:	f04f 32ff 	mov.w	r2, #4294967295
 800803e:	f7f8 fd85 	bl	8000b4c <__aeabi_dcmpun>
 8008042:	bb88      	cbnz	r0, 80080a8 <_printf_float+0xcc>
 8008044:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008048:	4b9a      	ldr	r3, [pc, #616]	; (80082b4 <_printf_float+0x2d8>)
 800804a:	f04f 32ff 	mov.w	r2, #4294967295
 800804e:	f7f8 fd5f 	bl	8000b10 <__aeabi_dcmple>
 8008052:	bb48      	cbnz	r0, 80080a8 <_printf_float+0xcc>
 8008054:	2200      	movs	r2, #0
 8008056:	2300      	movs	r3, #0
 8008058:	4640      	mov	r0, r8
 800805a:	4649      	mov	r1, r9
 800805c:	f7f8 fd4e 	bl	8000afc <__aeabi_dcmplt>
 8008060:	b110      	cbz	r0, 8008068 <_printf_float+0x8c>
 8008062:	232d      	movs	r3, #45	; 0x2d
 8008064:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008068:	4a93      	ldr	r2, [pc, #588]	; (80082b8 <_printf_float+0x2dc>)
 800806a:	4b94      	ldr	r3, [pc, #592]	; (80082bc <_printf_float+0x2e0>)
 800806c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008070:	bf94      	ite	ls
 8008072:	4690      	movls	r8, r2
 8008074:	4698      	movhi	r8, r3
 8008076:	2303      	movs	r3, #3
 8008078:	6123      	str	r3, [r4, #16]
 800807a:	9b05      	ldr	r3, [sp, #20]
 800807c:	f023 0304 	bic.w	r3, r3, #4
 8008080:	6023      	str	r3, [r4, #0]
 8008082:	f04f 0900 	mov.w	r9, #0
 8008086:	9700      	str	r7, [sp, #0]
 8008088:	4633      	mov	r3, r6
 800808a:	aa0b      	add	r2, sp, #44	; 0x2c
 800808c:	4621      	mov	r1, r4
 800808e:	4628      	mov	r0, r5
 8008090:	f000 f9da 	bl	8008448 <_printf_common>
 8008094:	3001      	adds	r0, #1
 8008096:	f040 8090 	bne.w	80081ba <_printf_float+0x1de>
 800809a:	f04f 30ff 	mov.w	r0, #4294967295
 800809e:	b00d      	add	sp, #52	; 0x34
 80080a0:	ecbd 8b02 	vpop	{d8}
 80080a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080a8:	4642      	mov	r2, r8
 80080aa:	464b      	mov	r3, r9
 80080ac:	4640      	mov	r0, r8
 80080ae:	4649      	mov	r1, r9
 80080b0:	f7f8 fd4c 	bl	8000b4c <__aeabi_dcmpun>
 80080b4:	b140      	cbz	r0, 80080c8 <_printf_float+0xec>
 80080b6:	464b      	mov	r3, r9
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	bfbc      	itt	lt
 80080bc:	232d      	movlt	r3, #45	; 0x2d
 80080be:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80080c2:	4a7f      	ldr	r2, [pc, #508]	; (80082c0 <_printf_float+0x2e4>)
 80080c4:	4b7f      	ldr	r3, [pc, #508]	; (80082c4 <_printf_float+0x2e8>)
 80080c6:	e7d1      	b.n	800806c <_printf_float+0x90>
 80080c8:	6863      	ldr	r3, [r4, #4]
 80080ca:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80080ce:	9206      	str	r2, [sp, #24]
 80080d0:	1c5a      	adds	r2, r3, #1
 80080d2:	d13f      	bne.n	8008154 <_printf_float+0x178>
 80080d4:	2306      	movs	r3, #6
 80080d6:	6063      	str	r3, [r4, #4]
 80080d8:	9b05      	ldr	r3, [sp, #20]
 80080da:	6861      	ldr	r1, [r4, #4]
 80080dc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80080e0:	2300      	movs	r3, #0
 80080e2:	9303      	str	r3, [sp, #12]
 80080e4:	ab0a      	add	r3, sp, #40	; 0x28
 80080e6:	e9cd b301 	strd	fp, r3, [sp, #4]
 80080ea:	ab09      	add	r3, sp, #36	; 0x24
 80080ec:	ec49 8b10 	vmov	d0, r8, r9
 80080f0:	9300      	str	r3, [sp, #0]
 80080f2:	6022      	str	r2, [r4, #0]
 80080f4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80080f8:	4628      	mov	r0, r5
 80080fa:	f7ff fecf 	bl	8007e9c <__cvt>
 80080fe:	9b06      	ldr	r3, [sp, #24]
 8008100:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008102:	2b47      	cmp	r3, #71	; 0x47
 8008104:	4680      	mov	r8, r0
 8008106:	d108      	bne.n	800811a <_printf_float+0x13e>
 8008108:	1cc8      	adds	r0, r1, #3
 800810a:	db02      	blt.n	8008112 <_printf_float+0x136>
 800810c:	6863      	ldr	r3, [r4, #4]
 800810e:	4299      	cmp	r1, r3
 8008110:	dd41      	ble.n	8008196 <_printf_float+0x1ba>
 8008112:	f1ab 0302 	sub.w	r3, fp, #2
 8008116:	fa5f fb83 	uxtb.w	fp, r3
 800811a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800811e:	d820      	bhi.n	8008162 <_printf_float+0x186>
 8008120:	3901      	subs	r1, #1
 8008122:	465a      	mov	r2, fp
 8008124:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008128:	9109      	str	r1, [sp, #36]	; 0x24
 800812a:	f7ff ff19 	bl	8007f60 <__exponent>
 800812e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008130:	1813      	adds	r3, r2, r0
 8008132:	2a01      	cmp	r2, #1
 8008134:	4681      	mov	r9, r0
 8008136:	6123      	str	r3, [r4, #16]
 8008138:	dc02      	bgt.n	8008140 <_printf_float+0x164>
 800813a:	6822      	ldr	r2, [r4, #0]
 800813c:	07d2      	lsls	r2, r2, #31
 800813e:	d501      	bpl.n	8008144 <_printf_float+0x168>
 8008140:	3301      	adds	r3, #1
 8008142:	6123      	str	r3, [r4, #16]
 8008144:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008148:	2b00      	cmp	r3, #0
 800814a:	d09c      	beq.n	8008086 <_printf_float+0xaa>
 800814c:	232d      	movs	r3, #45	; 0x2d
 800814e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008152:	e798      	b.n	8008086 <_printf_float+0xaa>
 8008154:	9a06      	ldr	r2, [sp, #24]
 8008156:	2a47      	cmp	r2, #71	; 0x47
 8008158:	d1be      	bne.n	80080d8 <_printf_float+0xfc>
 800815a:	2b00      	cmp	r3, #0
 800815c:	d1bc      	bne.n	80080d8 <_printf_float+0xfc>
 800815e:	2301      	movs	r3, #1
 8008160:	e7b9      	b.n	80080d6 <_printf_float+0xfa>
 8008162:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008166:	d118      	bne.n	800819a <_printf_float+0x1be>
 8008168:	2900      	cmp	r1, #0
 800816a:	6863      	ldr	r3, [r4, #4]
 800816c:	dd0b      	ble.n	8008186 <_printf_float+0x1aa>
 800816e:	6121      	str	r1, [r4, #16]
 8008170:	b913      	cbnz	r3, 8008178 <_printf_float+0x19c>
 8008172:	6822      	ldr	r2, [r4, #0]
 8008174:	07d0      	lsls	r0, r2, #31
 8008176:	d502      	bpl.n	800817e <_printf_float+0x1a2>
 8008178:	3301      	adds	r3, #1
 800817a:	440b      	add	r3, r1
 800817c:	6123      	str	r3, [r4, #16]
 800817e:	65a1      	str	r1, [r4, #88]	; 0x58
 8008180:	f04f 0900 	mov.w	r9, #0
 8008184:	e7de      	b.n	8008144 <_printf_float+0x168>
 8008186:	b913      	cbnz	r3, 800818e <_printf_float+0x1b2>
 8008188:	6822      	ldr	r2, [r4, #0]
 800818a:	07d2      	lsls	r2, r2, #31
 800818c:	d501      	bpl.n	8008192 <_printf_float+0x1b6>
 800818e:	3302      	adds	r3, #2
 8008190:	e7f4      	b.n	800817c <_printf_float+0x1a0>
 8008192:	2301      	movs	r3, #1
 8008194:	e7f2      	b.n	800817c <_printf_float+0x1a0>
 8008196:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800819a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800819c:	4299      	cmp	r1, r3
 800819e:	db05      	blt.n	80081ac <_printf_float+0x1d0>
 80081a0:	6823      	ldr	r3, [r4, #0]
 80081a2:	6121      	str	r1, [r4, #16]
 80081a4:	07d8      	lsls	r0, r3, #31
 80081a6:	d5ea      	bpl.n	800817e <_printf_float+0x1a2>
 80081a8:	1c4b      	adds	r3, r1, #1
 80081aa:	e7e7      	b.n	800817c <_printf_float+0x1a0>
 80081ac:	2900      	cmp	r1, #0
 80081ae:	bfd4      	ite	le
 80081b0:	f1c1 0202 	rsble	r2, r1, #2
 80081b4:	2201      	movgt	r2, #1
 80081b6:	4413      	add	r3, r2
 80081b8:	e7e0      	b.n	800817c <_printf_float+0x1a0>
 80081ba:	6823      	ldr	r3, [r4, #0]
 80081bc:	055a      	lsls	r2, r3, #21
 80081be:	d407      	bmi.n	80081d0 <_printf_float+0x1f4>
 80081c0:	6923      	ldr	r3, [r4, #16]
 80081c2:	4642      	mov	r2, r8
 80081c4:	4631      	mov	r1, r6
 80081c6:	4628      	mov	r0, r5
 80081c8:	47b8      	blx	r7
 80081ca:	3001      	adds	r0, #1
 80081cc:	d12c      	bne.n	8008228 <_printf_float+0x24c>
 80081ce:	e764      	b.n	800809a <_printf_float+0xbe>
 80081d0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80081d4:	f240 80e0 	bls.w	8008398 <_printf_float+0x3bc>
 80081d8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80081dc:	2200      	movs	r2, #0
 80081de:	2300      	movs	r3, #0
 80081e0:	f7f8 fc82 	bl	8000ae8 <__aeabi_dcmpeq>
 80081e4:	2800      	cmp	r0, #0
 80081e6:	d034      	beq.n	8008252 <_printf_float+0x276>
 80081e8:	4a37      	ldr	r2, [pc, #220]	; (80082c8 <_printf_float+0x2ec>)
 80081ea:	2301      	movs	r3, #1
 80081ec:	4631      	mov	r1, r6
 80081ee:	4628      	mov	r0, r5
 80081f0:	47b8      	blx	r7
 80081f2:	3001      	adds	r0, #1
 80081f4:	f43f af51 	beq.w	800809a <_printf_float+0xbe>
 80081f8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80081fc:	429a      	cmp	r2, r3
 80081fe:	db02      	blt.n	8008206 <_printf_float+0x22a>
 8008200:	6823      	ldr	r3, [r4, #0]
 8008202:	07d8      	lsls	r0, r3, #31
 8008204:	d510      	bpl.n	8008228 <_printf_float+0x24c>
 8008206:	ee18 3a10 	vmov	r3, s16
 800820a:	4652      	mov	r2, sl
 800820c:	4631      	mov	r1, r6
 800820e:	4628      	mov	r0, r5
 8008210:	47b8      	blx	r7
 8008212:	3001      	adds	r0, #1
 8008214:	f43f af41 	beq.w	800809a <_printf_float+0xbe>
 8008218:	f04f 0800 	mov.w	r8, #0
 800821c:	f104 091a 	add.w	r9, r4, #26
 8008220:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008222:	3b01      	subs	r3, #1
 8008224:	4543      	cmp	r3, r8
 8008226:	dc09      	bgt.n	800823c <_printf_float+0x260>
 8008228:	6823      	ldr	r3, [r4, #0]
 800822a:	079b      	lsls	r3, r3, #30
 800822c:	f100 8107 	bmi.w	800843e <_printf_float+0x462>
 8008230:	68e0      	ldr	r0, [r4, #12]
 8008232:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008234:	4298      	cmp	r0, r3
 8008236:	bfb8      	it	lt
 8008238:	4618      	movlt	r0, r3
 800823a:	e730      	b.n	800809e <_printf_float+0xc2>
 800823c:	2301      	movs	r3, #1
 800823e:	464a      	mov	r2, r9
 8008240:	4631      	mov	r1, r6
 8008242:	4628      	mov	r0, r5
 8008244:	47b8      	blx	r7
 8008246:	3001      	adds	r0, #1
 8008248:	f43f af27 	beq.w	800809a <_printf_float+0xbe>
 800824c:	f108 0801 	add.w	r8, r8, #1
 8008250:	e7e6      	b.n	8008220 <_printf_float+0x244>
 8008252:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008254:	2b00      	cmp	r3, #0
 8008256:	dc39      	bgt.n	80082cc <_printf_float+0x2f0>
 8008258:	4a1b      	ldr	r2, [pc, #108]	; (80082c8 <_printf_float+0x2ec>)
 800825a:	2301      	movs	r3, #1
 800825c:	4631      	mov	r1, r6
 800825e:	4628      	mov	r0, r5
 8008260:	47b8      	blx	r7
 8008262:	3001      	adds	r0, #1
 8008264:	f43f af19 	beq.w	800809a <_printf_float+0xbe>
 8008268:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800826c:	4313      	orrs	r3, r2
 800826e:	d102      	bne.n	8008276 <_printf_float+0x29a>
 8008270:	6823      	ldr	r3, [r4, #0]
 8008272:	07d9      	lsls	r1, r3, #31
 8008274:	d5d8      	bpl.n	8008228 <_printf_float+0x24c>
 8008276:	ee18 3a10 	vmov	r3, s16
 800827a:	4652      	mov	r2, sl
 800827c:	4631      	mov	r1, r6
 800827e:	4628      	mov	r0, r5
 8008280:	47b8      	blx	r7
 8008282:	3001      	adds	r0, #1
 8008284:	f43f af09 	beq.w	800809a <_printf_float+0xbe>
 8008288:	f04f 0900 	mov.w	r9, #0
 800828c:	f104 0a1a 	add.w	sl, r4, #26
 8008290:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008292:	425b      	negs	r3, r3
 8008294:	454b      	cmp	r3, r9
 8008296:	dc01      	bgt.n	800829c <_printf_float+0x2c0>
 8008298:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800829a:	e792      	b.n	80081c2 <_printf_float+0x1e6>
 800829c:	2301      	movs	r3, #1
 800829e:	4652      	mov	r2, sl
 80082a0:	4631      	mov	r1, r6
 80082a2:	4628      	mov	r0, r5
 80082a4:	47b8      	blx	r7
 80082a6:	3001      	adds	r0, #1
 80082a8:	f43f aef7 	beq.w	800809a <_printf_float+0xbe>
 80082ac:	f109 0901 	add.w	r9, r9, #1
 80082b0:	e7ee      	b.n	8008290 <_printf_float+0x2b4>
 80082b2:	bf00      	nop
 80082b4:	7fefffff 	.word	0x7fefffff
 80082b8:	0800a9b0 	.word	0x0800a9b0
 80082bc:	0800a9b4 	.word	0x0800a9b4
 80082c0:	0800a9b8 	.word	0x0800a9b8
 80082c4:	0800a9bc 	.word	0x0800a9bc
 80082c8:	0800a9c0 	.word	0x0800a9c0
 80082cc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80082ce:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80082d0:	429a      	cmp	r2, r3
 80082d2:	bfa8      	it	ge
 80082d4:	461a      	movge	r2, r3
 80082d6:	2a00      	cmp	r2, #0
 80082d8:	4691      	mov	r9, r2
 80082da:	dc37      	bgt.n	800834c <_printf_float+0x370>
 80082dc:	f04f 0b00 	mov.w	fp, #0
 80082e0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80082e4:	f104 021a 	add.w	r2, r4, #26
 80082e8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80082ea:	9305      	str	r3, [sp, #20]
 80082ec:	eba3 0309 	sub.w	r3, r3, r9
 80082f0:	455b      	cmp	r3, fp
 80082f2:	dc33      	bgt.n	800835c <_printf_float+0x380>
 80082f4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80082f8:	429a      	cmp	r2, r3
 80082fa:	db3b      	blt.n	8008374 <_printf_float+0x398>
 80082fc:	6823      	ldr	r3, [r4, #0]
 80082fe:	07da      	lsls	r2, r3, #31
 8008300:	d438      	bmi.n	8008374 <_printf_float+0x398>
 8008302:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8008306:	eba2 0903 	sub.w	r9, r2, r3
 800830a:	9b05      	ldr	r3, [sp, #20]
 800830c:	1ad2      	subs	r2, r2, r3
 800830e:	4591      	cmp	r9, r2
 8008310:	bfa8      	it	ge
 8008312:	4691      	movge	r9, r2
 8008314:	f1b9 0f00 	cmp.w	r9, #0
 8008318:	dc35      	bgt.n	8008386 <_printf_float+0x3aa>
 800831a:	f04f 0800 	mov.w	r8, #0
 800831e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008322:	f104 0a1a 	add.w	sl, r4, #26
 8008326:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800832a:	1a9b      	subs	r3, r3, r2
 800832c:	eba3 0309 	sub.w	r3, r3, r9
 8008330:	4543      	cmp	r3, r8
 8008332:	f77f af79 	ble.w	8008228 <_printf_float+0x24c>
 8008336:	2301      	movs	r3, #1
 8008338:	4652      	mov	r2, sl
 800833a:	4631      	mov	r1, r6
 800833c:	4628      	mov	r0, r5
 800833e:	47b8      	blx	r7
 8008340:	3001      	adds	r0, #1
 8008342:	f43f aeaa 	beq.w	800809a <_printf_float+0xbe>
 8008346:	f108 0801 	add.w	r8, r8, #1
 800834a:	e7ec      	b.n	8008326 <_printf_float+0x34a>
 800834c:	4613      	mov	r3, r2
 800834e:	4631      	mov	r1, r6
 8008350:	4642      	mov	r2, r8
 8008352:	4628      	mov	r0, r5
 8008354:	47b8      	blx	r7
 8008356:	3001      	adds	r0, #1
 8008358:	d1c0      	bne.n	80082dc <_printf_float+0x300>
 800835a:	e69e      	b.n	800809a <_printf_float+0xbe>
 800835c:	2301      	movs	r3, #1
 800835e:	4631      	mov	r1, r6
 8008360:	4628      	mov	r0, r5
 8008362:	9205      	str	r2, [sp, #20]
 8008364:	47b8      	blx	r7
 8008366:	3001      	adds	r0, #1
 8008368:	f43f ae97 	beq.w	800809a <_printf_float+0xbe>
 800836c:	9a05      	ldr	r2, [sp, #20]
 800836e:	f10b 0b01 	add.w	fp, fp, #1
 8008372:	e7b9      	b.n	80082e8 <_printf_float+0x30c>
 8008374:	ee18 3a10 	vmov	r3, s16
 8008378:	4652      	mov	r2, sl
 800837a:	4631      	mov	r1, r6
 800837c:	4628      	mov	r0, r5
 800837e:	47b8      	blx	r7
 8008380:	3001      	adds	r0, #1
 8008382:	d1be      	bne.n	8008302 <_printf_float+0x326>
 8008384:	e689      	b.n	800809a <_printf_float+0xbe>
 8008386:	9a05      	ldr	r2, [sp, #20]
 8008388:	464b      	mov	r3, r9
 800838a:	4442      	add	r2, r8
 800838c:	4631      	mov	r1, r6
 800838e:	4628      	mov	r0, r5
 8008390:	47b8      	blx	r7
 8008392:	3001      	adds	r0, #1
 8008394:	d1c1      	bne.n	800831a <_printf_float+0x33e>
 8008396:	e680      	b.n	800809a <_printf_float+0xbe>
 8008398:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800839a:	2a01      	cmp	r2, #1
 800839c:	dc01      	bgt.n	80083a2 <_printf_float+0x3c6>
 800839e:	07db      	lsls	r3, r3, #31
 80083a0:	d53a      	bpl.n	8008418 <_printf_float+0x43c>
 80083a2:	2301      	movs	r3, #1
 80083a4:	4642      	mov	r2, r8
 80083a6:	4631      	mov	r1, r6
 80083a8:	4628      	mov	r0, r5
 80083aa:	47b8      	blx	r7
 80083ac:	3001      	adds	r0, #1
 80083ae:	f43f ae74 	beq.w	800809a <_printf_float+0xbe>
 80083b2:	ee18 3a10 	vmov	r3, s16
 80083b6:	4652      	mov	r2, sl
 80083b8:	4631      	mov	r1, r6
 80083ba:	4628      	mov	r0, r5
 80083bc:	47b8      	blx	r7
 80083be:	3001      	adds	r0, #1
 80083c0:	f43f ae6b 	beq.w	800809a <_printf_float+0xbe>
 80083c4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80083c8:	2200      	movs	r2, #0
 80083ca:	2300      	movs	r3, #0
 80083cc:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80083d0:	f7f8 fb8a 	bl	8000ae8 <__aeabi_dcmpeq>
 80083d4:	b9d8      	cbnz	r0, 800840e <_printf_float+0x432>
 80083d6:	f10a 33ff 	add.w	r3, sl, #4294967295
 80083da:	f108 0201 	add.w	r2, r8, #1
 80083de:	4631      	mov	r1, r6
 80083e0:	4628      	mov	r0, r5
 80083e2:	47b8      	blx	r7
 80083e4:	3001      	adds	r0, #1
 80083e6:	d10e      	bne.n	8008406 <_printf_float+0x42a>
 80083e8:	e657      	b.n	800809a <_printf_float+0xbe>
 80083ea:	2301      	movs	r3, #1
 80083ec:	4652      	mov	r2, sl
 80083ee:	4631      	mov	r1, r6
 80083f0:	4628      	mov	r0, r5
 80083f2:	47b8      	blx	r7
 80083f4:	3001      	adds	r0, #1
 80083f6:	f43f ae50 	beq.w	800809a <_printf_float+0xbe>
 80083fa:	f108 0801 	add.w	r8, r8, #1
 80083fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008400:	3b01      	subs	r3, #1
 8008402:	4543      	cmp	r3, r8
 8008404:	dcf1      	bgt.n	80083ea <_printf_float+0x40e>
 8008406:	464b      	mov	r3, r9
 8008408:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800840c:	e6da      	b.n	80081c4 <_printf_float+0x1e8>
 800840e:	f04f 0800 	mov.w	r8, #0
 8008412:	f104 0a1a 	add.w	sl, r4, #26
 8008416:	e7f2      	b.n	80083fe <_printf_float+0x422>
 8008418:	2301      	movs	r3, #1
 800841a:	4642      	mov	r2, r8
 800841c:	e7df      	b.n	80083de <_printf_float+0x402>
 800841e:	2301      	movs	r3, #1
 8008420:	464a      	mov	r2, r9
 8008422:	4631      	mov	r1, r6
 8008424:	4628      	mov	r0, r5
 8008426:	47b8      	blx	r7
 8008428:	3001      	adds	r0, #1
 800842a:	f43f ae36 	beq.w	800809a <_printf_float+0xbe>
 800842e:	f108 0801 	add.w	r8, r8, #1
 8008432:	68e3      	ldr	r3, [r4, #12]
 8008434:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008436:	1a5b      	subs	r3, r3, r1
 8008438:	4543      	cmp	r3, r8
 800843a:	dcf0      	bgt.n	800841e <_printf_float+0x442>
 800843c:	e6f8      	b.n	8008230 <_printf_float+0x254>
 800843e:	f04f 0800 	mov.w	r8, #0
 8008442:	f104 0919 	add.w	r9, r4, #25
 8008446:	e7f4      	b.n	8008432 <_printf_float+0x456>

08008448 <_printf_common>:
 8008448:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800844c:	4616      	mov	r6, r2
 800844e:	4699      	mov	r9, r3
 8008450:	688a      	ldr	r2, [r1, #8]
 8008452:	690b      	ldr	r3, [r1, #16]
 8008454:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008458:	4293      	cmp	r3, r2
 800845a:	bfb8      	it	lt
 800845c:	4613      	movlt	r3, r2
 800845e:	6033      	str	r3, [r6, #0]
 8008460:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008464:	4607      	mov	r7, r0
 8008466:	460c      	mov	r4, r1
 8008468:	b10a      	cbz	r2, 800846e <_printf_common+0x26>
 800846a:	3301      	adds	r3, #1
 800846c:	6033      	str	r3, [r6, #0]
 800846e:	6823      	ldr	r3, [r4, #0]
 8008470:	0699      	lsls	r1, r3, #26
 8008472:	bf42      	ittt	mi
 8008474:	6833      	ldrmi	r3, [r6, #0]
 8008476:	3302      	addmi	r3, #2
 8008478:	6033      	strmi	r3, [r6, #0]
 800847a:	6825      	ldr	r5, [r4, #0]
 800847c:	f015 0506 	ands.w	r5, r5, #6
 8008480:	d106      	bne.n	8008490 <_printf_common+0x48>
 8008482:	f104 0a19 	add.w	sl, r4, #25
 8008486:	68e3      	ldr	r3, [r4, #12]
 8008488:	6832      	ldr	r2, [r6, #0]
 800848a:	1a9b      	subs	r3, r3, r2
 800848c:	42ab      	cmp	r3, r5
 800848e:	dc26      	bgt.n	80084de <_printf_common+0x96>
 8008490:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008494:	1e13      	subs	r3, r2, #0
 8008496:	6822      	ldr	r2, [r4, #0]
 8008498:	bf18      	it	ne
 800849a:	2301      	movne	r3, #1
 800849c:	0692      	lsls	r2, r2, #26
 800849e:	d42b      	bmi.n	80084f8 <_printf_common+0xb0>
 80084a0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80084a4:	4649      	mov	r1, r9
 80084a6:	4638      	mov	r0, r7
 80084a8:	47c0      	blx	r8
 80084aa:	3001      	adds	r0, #1
 80084ac:	d01e      	beq.n	80084ec <_printf_common+0xa4>
 80084ae:	6823      	ldr	r3, [r4, #0]
 80084b0:	6922      	ldr	r2, [r4, #16]
 80084b2:	f003 0306 	and.w	r3, r3, #6
 80084b6:	2b04      	cmp	r3, #4
 80084b8:	bf02      	ittt	eq
 80084ba:	68e5      	ldreq	r5, [r4, #12]
 80084bc:	6833      	ldreq	r3, [r6, #0]
 80084be:	1aed      	subeq	r5, r5, r3
 80084c0:	68a3      	ldr	r3, [r4, #8]
 80084c2:	bf0c      	ite	eq
 80084c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80084c8:	2500      	movne	r5, #0
 80084ca:	4293      	cmp	r3, r2
 80084cc:	bfc4      	itt	gt
 80084ce:	1a9b      	subgt	r3, r3, r2
 80084d0:	18ed      	addgt	r5, r5, r3
 80084d2:	2600      	movs	r6, #0
 80084d4:	341a      	adds	r4, #26
 80084d6:	42b5      	cmp	r5, r6
 80084d8:	d11a      	bne.n	8008510 <_printf_common+0xc8>
 80084da:	2000      	movs	r0, #0
 80084dc:	e008      	b.n	80084f0 <_printf_common+0xa8>
 80084de:	2301      	movs	r3, #1
 80084e0:	4652      	mov	r2, sl
 80084e2:	4649      	mov	r1, r9
 80084e4:	4638      	mov	r0, r7
 80084e6:	47c0      	blx	r8
 80084e8:	3001      	adds	r0, #1
 80084ea:	d103      	bne.n	80084f4 <_printf_common+0xac>
 80084ec:	f04f 30ff 	mov.w	r0, #4294967295
 80084f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084f4:	3501      	adds	r5, #1
 80084f6:	e7c6      	b.n	8008486 <_printf_common+0x3e>
 80084f8:	18e1      	adds	r1, r4, r3
 80084fa:	1c5a      	adds	r2, r3, #1
 80084fc:	2030      	movs	r0, #48	; 0x30
 80084fe:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008502:	4422      	add	r2, r4
 8008504:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008508:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800850c:	3302      	adds	r3, #2
 800850e:	e7c7      	b.n	80084a0 <_printf_common+0x58>
 8008510:	2301      	movs	r3, #1
 8008512:	4622      	mov	r2, r4
 8008514:	4649      	mov	r1, r9
 8008516:	4638      	mov	r0, r7
 8008518:	47c0      	blx	r8
 800851a:	3001      	adds	r0, #1
 800851c:	d0e6      	beq.n	80084ec <_printf_common+0xa4>
 800851e:	3601      	adds	r6, #1
 8008520:	e7d9      	b.n	80084d6 <_printf_common+0x8e>
	...

08008524 <_printf_i>:
 8008524:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008528:	7e0f      	ldrb	r7, [r1, #24]
 800852a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800852c:	2f78      	cmp	r7, #120	; 0x78
 800852e:	4691      	mov	r9, r2
 8008530:	4680      	mov	r8, r0
 8008532:	460c      	mov	r4, r1
 8008534:	469a      	mov	sl, r3
 8008536:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800853a:	d807      	bhi.n	800854c <_printf_i+0x28>
 800853c:	2f62      	cmp	r7, #98	; 0x62
 800853e:	d80a      	bhi.n	8008556 <_printf_i+0x32>
 8008540:	2f00      	cmp	r7, #0
 8008542:	f000 80d4 	beq.w	80086ee <_printf_i+0x1ca>
 8008546:	2f58      	cmp	r7, #88	; 0x58
 8008548:	f000 80c0 	beq.w	80086cc <_printf_i+0x1a8>
 800854c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008550:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008554:	e03a      	b.n	80085cc <_printf_i+0xa8>
 8008556:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800855a:	2b15      	cmp	r3, #21
 800855c:	d8f6      	bhi.n	800854c <_printf_i+0x28>
 800855e:	a101      	add	r1, pc, #4	; (adr r1, 8008564 <_printf_i+0x40>)
 8008560:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008564:	080085bd 	.word	0x080085bd
 8008568:	080085d1 	.word	0x080085d1
 800856c:	0800854d 	.word	0x0800854d
 8008570:	0800854d 	.word	0x0800854d
 8008574:	0800854d 	.word	0x0800854d
 8008578:	0800854d 	.word	0x0800854d
 800857c:	080085d1 	.word	0x080085d1
 8008580:	0800854d 	.word	0x0800854d
 8008584:	0800854d 	.word	0x0800854d
 8008588:	0800854d 	.word	0x0800854d
 800858c:	0800854d 	.word	0x0800854d
 8008590:	080086d5 	.word	0x080086d5
 8008594:	080085fd 	.word	0x080085fd
 8008598:	0800868f 	.word	0x0800868f
 800859c:	0800854d 	.word	0x0800854d
 80085a0:	0800854d 	.word	0x0800854d
 80085a4:	080086f7 	.word	0x080086f7
 80085a8:	0800854d 	.word	0x0800854d
 80085ac:	080085fd 	.word	0x080085fd
 80085b0:	0800854d 	.word	0x0800854d
 80085b4:	0800854d 	.word	0x0800854d
 80085b8:	08008697 	.word	0x08008697
 80085bc:	682b      	ldr	r3, [r5, #0]
 80085be:	1d1a      	adds	r2, r3, #4
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	602a      	str	r2, [r5, #0]
 80085c4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80085c8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80085cc:	2301      	movs	r3, #1
 80085ce:	e09f      	b.n	8008710 <_printf_i+0x1ec>
 80085d0:	6820      	ldr	r0, [r4, #0]
 80085d2:	682b      	ldr	r3, [r5, #0]
 80085d4:	0607      	lsls	r7, r0, #24
 80085d6:	f103 0104 	add.w	r1, r3, #4
 80085da:	6029      	str	r1, [r5, #0]
 80085dc:	d501      	bpl.n	80085e2 <_printf_i+0xbe>
 80085de:	681e      	ldr	r6, [r3, #0]
 80085e0:	e003      	b.n	80085ea <_printf_i+0xc6>
 80085e2:	0646      	lsls	r6, r0, #25
 80085e4:	d5fb      	bpl.n	80085de <_printf_i+0xba>
 80085e6:	f9b3 6000 	ldrsh.w	r6, [r3]
 80085ea:	2e00      	cmp	r6, #0
 80085ec:	da03      	bge.n	80085f6 <_printf_i+0xd2>
 80085ee:	232d      	movs	r3, #45	; 0x2d
 80085f0:	4276      	negs	r6, r6
 80085f2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80085f6:	485a      	ldr	r0, [pc, #360]	; (8008760 <_printf_i+0x23c>)
 80085f8:	230a      	movs	r3, #10
 80085fa:	e012      	b.n	8008622 <_printf_i+0xfe>
 80085fc:	682b      	ldr	r3, [r5, #0]
 80085fe:	6820      	ldr	r0, [r4, #0]
 8008600:	1d19      	adds	r1, r3, #4
 8008602:	6029      	str	r1, [r5, #0]
 8008604:	0605      	lsls	r5, r0, #24
 8008606:	d501      	bpl.n	800860c <_printf_i+0xe8>
 8008608:	681e      	ldr	r6, [r3, #0]
 800860a:	e002      	b.n	8008612 <_printf_i+0xee>
 800860c:	0641      	lsls	r1, r0, #25
 800860e:	d5fb      	bpl.n	8008608 <_printf_i+0xe4>
 8008610:	881e      	ldrh	r6, [r3, #0]
 8008612:	4853      	ldr	r0, [pc, #332]	; (8008760 <_printf_i+0x23c>)
 8008614:	2f6f      	cmp	r7, #111	; 0x6f
 8008616:	bf0c      	ite	eq
 8008618:	2308      	moveq	r3, #8
 800861a:	230a      	movne	r3, #10
 800861c:	2100      	movs	r1, #0
 800861e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008622:	6865      	ldr	r5, [r4, #4]
 8008624:	60a5      	str	r5, [r4, #8]
 8008626:	2d00      	cmp	r5, #0
 8008628:	bfa2      	ittt	ge
 800862a:	6821      	ldrge	r1, [r4, #0]
 800862c:	f021 0104 	bicge.w	r1, r1, #4
 8008630:	6021      	strge	r1, [r4, #0]
 8008632:	b90e      	cbnz	r6, 8008638 <_printf_i+0x114>
 8008634:	2d00      	cmp	r5, #0
 8008636:	d04b      	beq.n	80086d0 <_printf_i+0x1ac>
 8008638:	4615      	mov	r5, r2
 800863a:	fbb6 f1f3 	udiv	r1, r6, r3
 800863e:	fb03 6711 	mls	r7, r3, r1, r6
 8008642:	5dc7      	ldrb	r7, [r0, r7]
 8008644:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008648:	4637      	mov	r7, r6
 800864a:	42bb      	cmp	r3, r7
 800864c:	460e      	mov	r6, r1
 800864e:	d9f4      	bls.n	800863a <_printf_i+0x116>
 8008650:	2b08      	cmp	r3, #8
 8008652:	d10b      	bne.n	800866c <_printf_i+0x148>
 8008654:	6823      	ldr	r3, [r4, #0]
 8008656:	07de      	lsls	r6, r3, #31
 8008658:	d508      	bpl.n	800866c <_printf_i+0x148>
 800865a:	6923      	ldr	r3, [r4, #16]
 800865c:	6861      	ldr	r1, [r4, #4]
 800865e:	4299      	cmp	r1, r3
 8008660:	bfde      	ittt	le
 8008662:	2330      	movle	r3, #48	; 0x30
 8008664:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008668:	f105 35ff 	addle.w	r5, r5, #4294967295
 800866c:	1b52      	subs	r2, r2, r5
 800866e:	6122      	str	r2, [r4, #16]
 8008670:	f8cd a000 	str.w	sl, [sp]
 8008674:	464b      	mov	r3, r9
 8008676:	aa03      	add	r2, sp, #12
 8008678:	4621      	mov	r1, r4
 800867a:	4640      	mov	r0, r8
 800867c:	f7ff fee4 	bl	8008448 <_printf_common>
 8008680:	3001      	adds	r0, #1
 8008682:	d14a      	bne.n	800871a <_printf_i+0x1f6>
 8008684:	f04f 30ff 	mov.w	r0, #4294967295
 8008688:	b004      	add	sp, #16
 800868a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800868e:	6823      	ldr	r3, [r4, #0]
 8008690:	f043 0320 	orr.w	r3, r3, #32
 8008694:	6023      	str	r3, [r4, #0]
 8008696:	4833      	ldr	r0, [pc, #204]	; (8008764 <_printf_i+0x240>)
 8008698:	2778      	movs	r7, #120	; 0x78
 800869a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800869e:	6823      	ldr	r3, [r4, #0]
 80086a0:	6829      	ldr	r1, [r5, #0]
 80086a2:	061f      	lsls	r7, r3, #24
 80086a4:	f851 6b04 	ldr.w	r6, [r1], #4
 80086a8:	d402      	bmi.n	80086b0 <_printf_i+0x18c>
 80086aa:	065f      	lsls	r7, r3, #25
 80086ac:	bf48      	it	mi
 80086ae:	b2b6      	uxthmi	r6, r6
 80086b0:	07df      	lsls	r7, r3, #31
 80086b2:	bf48      	it	mi
 80086b4:	f043 0320 	orrmi.w	r3, r3, #32
 80086b8:	6029      	str	r1, [r5, #0]
 80086ba:	bf48      	it	mi
 80086bc:	6023      	strmi	r3, [r4, #0]
 80086be:	b91e      	cbnz	r6, 80086c8 <_printf_i+0x1a4>
 80086c0:	6823      	ldr	r3, [r4, #0]
 80086c2:	f023 0320 	bic.w	r3, r3, #32
 80086c6:	6023      	str	r3, [r4, #0]
 80086c8:	2310      	movs	r3, #16
 80086ca:	e7a7      	b.n	800861c <_printf_i+0xf8>
 80086cc:	4824      	ldr	r0, [pc, #144]	; (8008760 <_printf_i+0x23c>)
 80086ce:	e7e4      	b.n	800869a <_printf_i+0x176>
 80086d0:	4615      	mov	r5, r2
 80086d2:	e7bd      	b.n	8008650 <_printf_i+0x12c>
 80086d4:	682b      	ldr	r3, [r5, #0]
 80086d6:	6826      	ldr	r6, [r4, #0]
 80086d8:	6961      	ldr	r1, [r4, #20]
 80086da:	1d18      	adds	r0, r3, #4
 80086dc:	6028      	str	r0, [r5, #0]
 80086de:	0635      	lsls	r5, r6, #24
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	d501      	bpl.n	80086e8 <_printf_i+0x1c4>
 80086e4:	6019      	str	r1, [r3, #0]
 80086e6:	e002      	b.n	80086ee <_printf_i+0x1ca>
 80086e8:	0670      	lsls	r0, r6, #25
 80086ea:	d5fb      	bpl.n	80086e4 <_printf_i+0x1c0>
 80086ec:	8019      	strh	r1, [r3, #0]
 80086ee:	2300      	movs	r3, #0
 80086f0:	6123      	str	r3, [r4, #16]
 80086f2:	4615      	mov	r5, r2
 80086f4:	e7bc      	b.n	8008670 <_printf_i+0x14c>
 80086f6:	682b      	ldr	r3, [r5, #0]
 80086f8:	1d1a      	adds	r2, r3, #4
 80086fa:	602a      	str	r2, [r5, #0]
 80086fc:	681d      	ldr	r5, [r3, #0]
 80086fe:	6862      	ldr	r2, [r4, #4]
 8008700:	2100      	movs	r1, #0
 8008702:	4628      	mov	r0, r5
 8008704:	f7f7 fd74 	bl	80001f0 <memchr>
 8008708:	b108      	cbz	r0, 800870e <_printf_i+0x1ea>
 800870a:	1b40      	subs	r0, r0, r5
 800870c:	6060      	str	r0, [r4, #4]
 800870e:	6863      	ldr	r3, [r4, #4]
 8008710:	6123      	str	r3, [r4, #16]
 8008712:	2300      	movs	r3, #0
 8008714:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008718:	e7aa      	b.n	8008670 <_printf_i+0x14c>
 800871a:	6923      	ldr	r3, [r4, #16]
 800871c:	462a      	mov	r2, r5
 800871e:	4649      	mov	r1, r9
 8008720:	4640      	mov	r0, r8
 8008722:	47d0      	blx	sl
 8008724:	3001      	adds	r0, #1
 8008726:	d0ad      	beq.n	8008684 <_printf_i+0x160>
 8008728:	6823      	ldr	r3, [r4, #0]
 800872a:	079b      	lsls	r3, r3, #30
 800872c:	d413      	bmi.n	8008756 <_printf_i+0x232>
 800872e:	68e0      	ldr	r0, [r4, #12]
 8008730:	9b03      	ldr	r3, [sp, #12]
 8008732:	4298      	cmp	r0, r3
 8008734:	bfb8      	it	lt
 8008736:	4618      	movlt	r0, r3
 8008738:	e7a6      	b.n	8008688 <_printf_i+0x164>
 800873a:	2301      	movs	r3, #1
 800873c:	4632      	mov	r2, r6
 800873e:	4649      	mov	r1, r9
 8008740:	4640      	mov	r0, r8
 8008742:	47d0      	blx	sl
 8008744:	3001      	adds	r0, #1
 8008746:	d09d      	beq.n	8008684 <_printf_i+0x160>
 8008748:	3501      	adds	r5, #1
 800874a:	68e3      	ldr	r3, [r4, #12]
 800874c:	9903      	ldr	r1, [sp, #12]
 800874e:	1a5b      	subs	r3, r3, r1
 8008750:	42ab      	cmp	r3, r5
 8008752:	dcf2      	bgt.n	800873a <_printf_i+0x216>
 8008754:	e7eb      	b.n	800872e <_printf_i+0x20a>
 8008756:	2500      	movs	r5, #0
 8008758:	f104 0619 	add.w	r6, r4, #25
 800875c:	e7f5      	b.n	800874a <_printf_i+0x226>
 800875e:	bf00      	nop
 8008760:	0800a9c2 	.word	0x0800a9c2
 8008764:	0800a9d3 	.word	0x0800a9d3

08008768 <std>:
 8008768:	2300      	movs	r3, #0
 800876a:	b510      	push	{r4, lr}
 800876c:	4604      	mov	r4, r0
 800876e:	e9c0 3300 	strd	r3, r3, [r0]
 8008772:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008776:	6083      	str	r3, [r0, #8]
 8008778:	8181      	strh	r1, [r0, #12]
 800877a:	6643      	str	r3, [r0, #100]	; 0x64
 800877c:	81c2      	strh	r2, [r0, #14]
 800877e:	6183      	str	r3, [r0, #24]
 8008780:	4619      	mov	r1, r3
 8008782:	2208      	movs	r2, #8
 8008784:	305c      	adds	r0, #92	; 0x5c
 8008786:	f000 f8e2 	bl	800894e <memset>
 800878a:	4b05      	ldr	r3, [pc, #20]	; (80087a0 <std+0x38>)
 800878c:	6263      	str	r3, [r4, #36]	; 0x24
 800878e:	4b05      	ldr	r3, [pc, #20]	; (80087a4 <std+0x3c>)
 8008790:	62a3      	str	r3, [r4, #40]	; 0x28
 8008792:	4b05      	ldr	r3, [pc, #20]	; (80087a8 <std+0x40>)
 8008794:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008796:	4b05      	ldr	r3, [pc, #20]	; (80087ac <std+0x44>)
 8008798:	6224      	str	r4, [r4, #32]
 800879a:	6323      	str	r3, [r4, #48]	; 0x30
 800879c:	bd10      	pop	{r4, pc}
 800879e:	bf00      	nop
 80087a0:	080088c9 	.word	0x080088c9
 80087a4:	080088eb 	.word	0x080088eb
 80087a8:	08008923 	.word	0x08008923
 80087ac:	08008947 	.word	0x08008947

080087b0 <stdio_exit_handler>:
 80087b0:	4a02      	ldr	r2, [pc, #8]	; (80087bc <stdio_exit_handler+0xc>)
 80087b2:	4903      	ldr	r1, [pc, #12]	; (80087c0 <stdio_exit_handler+0x10>)
 80087b4:	4803      	ldr	r0, [pc, #12]	; (80087c4 <stdio_exit_handler+0x14>)
 80087b6:	f000 b869 	b.w	800888c <_fwalk_sglue>
 80087ba:	bf00      	nop
 80087bc:	2000001c 	.word	0x2000001c
 80087c0:	0800a211 	.word	0x0800a211
 80087c4:	20000028 	.word	0x20000028

080087c8 <cleanup_stdio>:
 80087c8:	6841      	ldr	r1, [r0, #4]
 80087ca:	4b0c      	ldr	r3, [pc, #48]	; (80087fc <cleanup_stdio+0x34>)
 80087cc:	4299      	cmp	r1, r3
 80087ce:	b510      	push	{r4, lr}
 80087d0:	4604      	mov	r4, r0
 80087d2:	d001      	beq.n	80087d8 <cleanup_stdio+0x10>
 80087d4:	f001 fd1c 	bl	800a210 <_fflush_r>
 80087d8:	68a1      	ldr	r1, [r4, #8]
 80087da:	4b09      	ldr	r3, [pc, #36]	; (8008800 <cleanup_stdio+0x38>)
 80087dc:	4299      	cmp	r1, r3
 80087de:	d002      	beq.n	80087e6 <cleanup_stdio+0x1e>
 80087e0:	4620      	mov	r0, r4
 80087e2:	f001 fd15 	bl	800a210 <_fflush_r>
 80087e6:	68e1      	ldr	r1, [r4, #12]
 80087e8:	4b06      	ldr	r3, [pc, #24]	; (8008804 <cleanup_stdio+0x3c>)
 80087ea:	4299      	cmp	r1, r3
 80087ec:	d004      	beq.n	80087f8 <cleanup_stdio+0x30>
 80087ee:	4620      	mov	r0, r4
 80087f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80087f4:	f001 bd0c 	b.w	800a210 <_fflush_r>
 80087f8:	bd10      	pop	{r4, pc}
 80087fa:	bf00      	nop
 80087fc:	2000447c 	.word	0x2000447c
 8008800:	200044e4 	.word	0x200044e4
 8008804:	2000454c 	.word	0x2000454c

08008808 <global_stdio_init.part.0>:
 8008808:	b510      	push	{r4, lr}
 800880a:	4b0b      	ldr	r3, [pc, #44]	; (8008838 <global_stdio_init.part.0+0x30>)
 800880c:	4c0b      	ldr	r4, [pc, #44]	; (800883c <global_stdio_init.part.0+0x34>)
 800880e:	4a0c      	ldr	r2, [pc, #48]	; (8008840 <global_stdio_init.part.0+0x38>)
 8008810:	601a      	str	r2, [r3, #0]
 8008812:	4620      	mov	r0, r4
 8008814:	2200      	movs	r2, #0
 8008816:	2104      	movs	r1, #4
 8008818:	f7ff ffa6 	bl	8008768 <std>
 800881c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8008820:	2201      	movs	r2, #1
 8008822:	2109      	movs	r1, #9
 8008824:	f7ff ffa0 	bl	8008768 <std>
 8008828:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800882c:	2202      	movs	r2, #2
 800882e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008832:	2112      	movs	r1, #18
 8008834:	f7ff bf98 	b.w	8008768 <std>
 8008838:	200045b4 	.word	0x200045b4
 800883c:	2000447c 	.word	0x2000447c
 8008840:	080087b1 	.word	0x080087b1

08008844 <__sfp_lock_acquire>:
 8008844:	4801      	ldr	r0, [pc, #4]	; (800884c <__sfp_lock_acquire+0x8>)
 8008846:	f000 b955 	b.w	8008af4 <__retarget_lock_acquire_recursive>
 800884a:	bf00      	nop
 800884c:	200045bd 	.word	0x200045bd

08008850 <__sfp_lock_release>:
 8008850:	4801      	ldr	r0, [pc, #4]	; (8008858 <__sfp_lock_release+0x8>)
 8008852:	f000 b950 	b.w	8008af6 <__retarget_lock_release_recursive>
 8008856:	bf00      	nop
 8008858:	200045bd 	.word	0x200045bd

0800885c <__sinit>:
 800885c:	b510      	push	{r4, lr}
 800885e:	4604      	mov	r4, r0
 8008860:	f7ff fff0 	bl	8008844 <__sfp_lock_acquire>
 8008864:	6a23      	ldr	r3, [r4, #32]
 8008866:	b11b      	cbz	r3, 8008870 <__sinit+0x14>
 8008868:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800886c:	f7ff bff0 	b.w	8008850 <__sfp_lock_release>
 8008870:	4b04      	ldr	r3, [pc, #16]	; (8008884 <__sinit+0x28>)
 8008872:	6223      	str	r3, [r4, #32]
 8008874:	4b04      	ldr	r3, [pc, #16]	; (8008888 <__sinit+0x2c>)
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	2b00      	cmp	r3, #0
 800887a:	d1f5      	bne.n	8008868 <__sinit+0xc>
 800887c:	f7ff ffc4 	bl	8008808 <global_stdio_init.part.0>
 8008880:	e7f2      	b.n	8008868 <__sinit+0xc>
 8008882:	bf00      	nop
 8008884:	080087c9 	.word	0x080087c9
 8008888:	200045b4 	.word	0x200045b4

0800888c <_fwalk_sglue>:
 800888c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008890:	4607      	mov	r7, r0
 8008892:	4688      	mov	r8, r1
 8008894:	4614      	mov	r4, r2
 8008896:	2600      	movs	r6, #0
 8008898:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800889c:	f1b9 0901 	subs.w	r9, r9, #1
 80088a0:	d505      	bpl.n	80088ae <_fwalk_sglue+0x22>
 80088a2:	6824      	ldr	r4, [r4, #0]
 80088a4:	2c00      	cmp	r4, #0
 80088a6:	d1f7      	bne.n	8008898 <_fwalk_sglue+0xc>
 80088a8:	4630      	mov	r0, r6
 80088aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80088ae:	89ab      	ldrh	r3, [r5, #12]
 80088b0:	2b01      	cmp	r3, #1
 80088b2:	d907      	bls.n	80088c4 <_fwalk_sglue+0x38>
 80088b4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80088b8:	3301      	adds	r3, #1
 80088ba:	d003      	beq.n	80088c4 <_fwalk_sglue+0x38>
 80088bc:	4629      	mov	r1, r5
 80088be:	4638      	mov	r0, r7
 80088c0:	47c0      	blx	r8
 80088c2:	4306      	orrs	r6, r0
 80088c4:	3568      	adds	r5, #104	; 0x68
 80088c6:	e7e9      	b.n	800889c <_fwalk_sglue+0x10>

080088c8 <__sread>:
 80088c8:	b510      	push	{r4, lr}
 80088ca:	460c      	mov	r4, r1
 80088cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80088d0:	f000 f8c2 	bl	8008a58 <_read_r>
 80088d4:	2800      	cmp	r0, #0
 80088d6:	bfab      	itete	ge
 80088d8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80088da:	89a3      	ldrhlt	r3, [r4, #12]
 80088dc:	181b      	addge	r3, r3, r0
 80088de:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80088e2:	bfac      	ite	ge
 80088e4:	6563      	strge	r3, [r4, #84]	; 0x54
 80088e6:	81a3      	strhlt	r3, [r4, #12]
 80088e8:	bd10      	pop	{r4, pc}

080088ea <__swrite>:
 80088ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088ee:	461f      	mov	r7, r3
 80088f0:	898b      	ldrh	r3, [r1, #12]
 80088f2:	05db      	lsls	r3, r3, #23
 80088f4:	4605      	mov	r5, r0
 80088f6:	460c      	mov	r4, r1
 80088f8:	4616      	mov	r6, r2
 80088fa:	d505      	bpl.n	8008908 <__swrite+0x1e>
 80088fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008900:	2302      	movs	r3, #2
 8008902:	2200      	movs	r2, #0
 8008904:	f000 f896 	bl	8008a34 <_lseek_r>
 8008908:	89a3      	ldrh	r3, [r4, #12]
 800890a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800890e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008912:	81a3      	strh	r3, [r4, #12]
 8008914:	4632      	mov	r2, r6
 8008916:	463b      	mov	r3, r7
 8008918:	4628      	mov	r0, r5
 800891a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800891e:	f000 b8ad 	b.w	8008a7c <_write_r>

08008922 <__sseek>:
 8008922:	b510      	push	{r4, lr}
 8008924:	460c      	mov	r4, r1
 8008926:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800892a:	f000 f883 	bl	8008a34 <_lseek_r>
 800892e:	1c43      	adds	r3, r0, #1
 8008930:	89a3      	ldrh	r3, [r4, #12]
 8008932:	bf15      	itete	ne
 8008934:	6560      	strne	r0, [r4, #84]	; 0x54
 8008936:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800893a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800893e:	81a3      	strheq	r3, [r4, #12]
 8008940:	bf18      	it	ne
 8008942:	81a3      	strhne	r3, [r4, #12]
 8008944:	bd10      	pop	{r4, pc}

08008946 <__sclose>:
 8008946:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800894a:	f000 b80d 	b.w	8008968 <_close_r>

0800894e <memset>:
 800894e:	4402      	add	r2, r0
 8008950:	4603      	mov	r3, r0
 8008952:	4293      	cmp	r3, r2
 8008954:	d100      	bne.n	8008958 <memset+0xa>
 8008956:	4770      	bx	lr
 8008958:	f803 1b01 	strb.w	r1, [r3], #1
 800895c:	e7f9      	b.n	8008952 <memset+0x4>
	...

08008960 <_localeconv_r>:
 8008960:	4800      	ldr	r0, [pc, #0]	; (8008964 <_localeconv_r+0x4>)
 8008962:	4770      	bx	lr
 8008964:	20000168 	.word	0x20000168

08008968 <_close_r>:
 8008968:	b538      	push	{r3, r4, r5, lr}
 800896a:	4d06      	ldr	r5, [pc, #24]	; (8008984 <_close_r+0x1c>)
 800896c:	2300      	movs	r3, #0
 800896e:	4604      	mov	r4, r0
 8008970:	4608      	mov	r0, r1
 8008972:	602b      	str	r3, [r5, #0]
 8008974:	f7f9 fe13 	bl	800259e <_close>
 8008978:	1c43      	adds	r3, r0, #1
 800897a:	d102      	bne.n	8008982 <_close_r+0x1a>
 800897c:	682b      	ldr	r3, [r5, #0]
 800897e:	b103      	cbz	r3, 8008982 <_close_r+0x1a>
 8008980:	6023      	str	r3, [r4, #0]
 8008982:	bd38      	pop	{r3, r4, r5, pc}
 8008984:	200045b8 	.word	0x200045b8

08008988 <_reclaim_reent>:
 8008988:	4b29      	ldr	r3, [pc, #164]	; (8008a30 <_reclaim_reent+0xa8>)
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	4283      	cmp	r3, r0
 800898e:	b570      	push	{r4, r5, r6, lr}
 8008990:	4604      	mov	r4, r0
 8008992:	d04b      	beq.n	8008a2c <_reclaim_reent+0xa4>
 8008994:	69c3      	ldr	r3, [r0, #28]
 8008996:	b143      	cbz	r3, 80089aa <_reclaim_reent+0x22>
 8008998:	68db      	ldr	r3, [r3, #12]
 800899a:	2b00      	cmp	r3, #0
 800899c:	d144      	bne.n	8008a28 <_reclaim_reent+0xa0>
 800899e:	69e3      	ldr	r3, [r4, #28]
 80089a0:	6819      	ldr	r1, [r3, #0]
 80089a2:	b111      	cbz	r1, 80089aa <_reclaim_reent+0x22>
 80089a4:	4620      	mov	r0, r4
 80089a6:	f000 ff31 	bl	800980c <_free_r>
 80089aa:	6961      	ldr	r1, [r4, #20]
 80089ac:	b111      	cbz	r1, 80089b4 <_reclaim_reent+0x2c>
 80089ae:	4620      	mov	r0, r4
 80089b0:	f000 ff2c 	bl	800980c <_free_r>
 80089b4:	69e1      	ldr	r1, [r4, #28]
 80089b6:	b111      	cbz	r1, 80089be <_reclaim_reent+0x36>
 80089b8:	4620      	mov	r0, r4
 80089ba:	f000 ff27 	bl	800980c <_free_r>
 80089be:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80089c0:	b111      	cbz	r1, 80089c8 <_reclaim_reent+0x40>
 80089c2:	4620      	mov	r0, r4
 80089c4:	f000 ff22 	bl	800980c <_free_r>
 80089c8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80089ca:	b111      	cbz	r1, 80089d2 <_reclaim_reent+0x4a>
 80089cc:	4620      	mov	r0, r4
 80089ce:	f000 ff1d 	bl	800980c <_free_r>
 80089d2:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80089d4:	b111      	cbz	r1, 80089dc <_reclaim_reent+0x54>
 80089d6:	4620      	mov	r0, r4
 80089d8:	f000 ff18 	bl	800980c <_free_r>
 80089dc:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80089de:	b111      	cbz	r1, 80089e6 <_reclaim_reent+0x5e>
 80089e0:	4620      	mov	r0, r4
 80089e2:	f000 ff13 	bl	800980c <_free_r>
 80089e6:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80089e8:	b111      	cbz	r1, 80089f0 <_reclaim_reent+0x68>
 80089ea:	4620      	mov	r0, r4
 80089ec:	f000 ff0e 	bl	800980c <_free_r>
 80089f0:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80089f2:	b111      	cbz	r1, 80089fa <_reclaim_reent+0x72>
 80089f4:	4620      	mov	r0, r4
 80089f6:	f000 ff09 	bl	800980c <_free_r>
 80089fa:	6a23      	ldr	r3, [r4, #32]
 80089fc:	b1b3      	cbz	r3, 8008a2c <_reclaim_reent+0xa4>
 80089fe:	4620      	mov	r0, r4
 8008a00:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008a04:	4718      	bx	r3
 8008a06:	5949      	ldr	r1, [r1, r5]
 8008a08:	b941      	cbnz	r1, 8008a1c <_reclaim_reent+0x94>
 8008a0a:	3504      	adds	r5, #4
 8008a0c:	69e3      	ldr	r3, [r4, #28]
 8008a0e:	2d80      	cmp	r5, #128	; 0x80
 8008a10:	68d9      	ldr	r1, [r3, #12]
 8008a12:	d1f8      	bne.n	8008a06 <_reclaim_reent+0x7e>
 8008a14:	4620      	mov	r0, r4
 8008a16:	f000 fef9 	bl	800980c <_free_r>
 8008a1a:	e7c0      	b.n	800899e <_reclaim_reent+0x16>
 8008a1c:	680e      	ldr	r6, [r1, #0]
 8008a1e:	4620      	mov	r0, r4
 8008a20:	f000 fef4 	bl	800980c <_free_r>
 8008a24:	4631      	mov	r1, r6
 8008a26:	e7ef      	b.n	8008a08 <_reclaim_reent+0x80>
 8008a28:	2500      	movs	r5, #0
 8008a2a:	e7ef      	b.n	8008a0c <_reclaim_reent+0x84>
 8008a2c:	bd70      	pop	{r4, r5, r6, pc}
 8008a2e:	bf00      	nop
 8008a30:	20000074 	.word	0x20000074

08008a34 <_lseek_r>:
 8008a34:	b538      	push	{r3, r4, r5, lr}
 8008a36:	4d07      	ldr	r5, [pc, #28]	; (8008a54 <_lseek_r+0x20>)
 8008a38:	4604      	mov	r4, r0
 8008a3a:	4608      	mov	r0, r1
 8008a3c:	4611      	mov	r1, r2
 8008a3e:	2200      	movs	r2, #0
 8008a40:	602a      	str	r2, [r5, #0]
 8008a42:	461a      	mov	r2, r3
 8008a44:	f7f9 fdd2 	bl	80025ec <_lseek>
 8008a48:	1c43      	adds	r3, r0, #1
 8008a4a:	d102      	bne.n	8008a52 <_lseek_r+0x1e>
 8008a4c:	682b      	ldr	r3, [r5, #0]
 8008a4e:	b103      	cbz	r3, 8008a52 <_lseek_r+0x1e>
 8008a50:	6023      	str	r3, [r4, #0]
 8008a52:	bd38      	pop	{r3, r4, r5, pc}
 8008a54:	200045b8 	.word	0x200045b8

08008a58 <_read_r>:
 8008a58:	b538      	push	{r3, r4, r5, lr}
 8008a5a:	4d07      	ldr	r5, [pc, #28]	; (8008a78 <_read_r+0x20>)
 8008a5c:	4604      	mov	r4, r0
 8008a5e:	4608      	mov	r0, r1
 8008a60:	4611      	mov	r1, r2
 8008a62:	2200      	movs	r2, #0
 8008a64:	602a      	str	r2, [r5, #0]
 8008a66:	461a      	mov	r2, r3
 8008a68:	f7f9 fd60 	bl	800252c <_read>
 8008a6c:	1c43      	adds	r3, r0, #1
 8008a6e:	d102      	bne.n	8008a76 <_read_r+0x1e>
 8008a70:	682b      	ldr	r3, [r5, #0]
 8008a72:	b103      	cbz	r3, 8008a76 <_read_r+0x1e>
 8008a74:	6023      	str	r3, [r4, #0]
 8008a76:	bd38      	pop	{r3, r4, r5, pc}
 8008a78:	200045b8 	.word	0x200045b8

08008a7c <_write_r>:
 8008a7c:	b538      	push	{r3, r4, r5, lr}
 8008a7e:	4d07      	ldr	r5, [pc, #28]	; (8008a9c <_write_r+0x20>)
 8008a80:	4604      	mov	r4, r0
 8008a82:	4608      	mov	r0, r1
 8008a84:	4611      	mov	r1, r2
 8008a86:	2200      	movs	r2, #0
 8008a88:	602a      	str	r2, [r5, #0]
 8008a8a:	461a      	mov	r2, r3
 8008a8c:	f7f9 fd6b 	bl	8002566 <_write>
 8008a90:	1c43      	adds	r3, r0, #1
 8008a92:	d102      	bne.n	8008a9a <_write_r+0x1e>
 8008a94:	682b      	ldr	r3, [r5, #0]
 8008a96:	b103      	cbz	r3, 8008a9a <_write_r+0x1e>
 8008a98:	6023      	str	r3, [r4, #0]
 8008a9a:	bd38      	pop	{r3, r4, r5, pc}
 8008a9c:	200045b8 	.word	0x200045b8

08008aa0 <__errno>:
 8008aa0:	4b01      	ldr	r3, [pc, #4]	; (8008aa8 <__errno+0x8>)
 8008aa2:	6818      	ldr	r0, [r3, #0]
 8008aa4:	4770      	bx	lr
 8008aa6:	bf00      	nop
 8008aa8:	20000074 	.word	0x20000074

08008aac <__libc_init_array>:
 8008aac:	b570      	push	{r4, r5, r6, lr}
 8008aae:	4d0d      	ldr	r5, [pc, #52]	; (8008ae4 <__libc_init_array+0x38>)
 8008ab0:	4c0d      	ldr	r4, [pc, #52]	; (8008ae8 <__libc_init_array+0x3c>)
 8008ab2:	1b64      	subs	r4, r4, r5
 8008ab4:	10a4      	asrs	r4, r4, #2
 8008ab6:	2600      	movs	r6, #0
 8008ab8:	42a6      	cmp	r6, r4
 8008aba:	d109      	bne.n	8008ad0 <__libc_init_array+0x24>
 8008abc:	4d0b      	ldr	r5, [pc, #44]	; (8008aec <__libc_init_array+0x40>)
 8008abe:	4c0c      	ldr	r4, [pc, #48]	; (8008af0 <__libc_init_array+0x44>)
 8008ac0:	f001 feec 	bl	800a89c <_init>
 8008ac4:	1b64      	subs	r4, r4, r5
 8008ac6:	10a4      	asrs	r4, r4, #2
 8008ac8:	2600      	movs	r6, #0
 8008aca:	42a6      	cmp	r6, r4
 8008acc:	d105      	bne.n	8008ada <__libc_init_array+0x2e>
 8008ace:	bd70      	pop	{r4, r5, r6, pc}
 8008ad0:	f855 3b04 	ldr.w	r3, [r5], #4
 8008ad4:	4798      	blx	r3
 8008ad6:	3601      	adds	r6, #1
 8008ad8:	e7ee      	b.n	8008ab8 <__libc_init_array+0xc>
 8008ada:	f855 3b04 	ldr.w	r3, [r5], #4
 8008ade:	4798      	blx	r3
 8008ae0:	3601      	adds	r6, #1
 8008ae2:	e7f2      	b.n	8008aca <__libc_init_array+0x1e>
 8008ae4:	0800ad2c 	.word	0x0800ad2c
 8008ae8:	0800ad2c 	.word	0x0800ad2c
 8008aec:	0800ad2c 	.word	0x0800ad2c
 8008af0:	0800ad30 	.word	0x0800ad30

08008af4 <__retarget_lock_acquire_recursive>:
 8008af4:	4770      	bx	lr

08008af6 <__retarget_lock_release_recursive>:
 8008af6:	4770      	bx	lr

08008af8 <memcpy>:
 8008af8:	440a      	add	r2, r1
 8008afa:	4291      	cmp	r1, r2
 8008afc:	f100 33ff 	add.w	r3, r0, #4294967295
 8008b00:	d100      	bne.n	8008b04 <memcpy+0xc>
 8008b02:	4770      	bx	lr
 8008b04:	b510      	push	{r4, lr}
 8008b06:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008b0a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008b0e:	4291      	cmp	r1, r2
 8008b10:	d1f9      	bne.n	8008b06 <memcpy+0xe>
 8008b12:	bd10      	pop	{r4, pc}

08008b14 <quorem>:
 8008b14:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b18:	6903      	ldr	r3, [r0, #16]
 8008b1a:	690c      	ldr	r4, [r1, #16]
 8008b1c:	42a3      	cmp	r3, r4
 8008b1e:	4607      	mov	r7, r0
 8008b20:	db7e      	blt.n	8008c20 <quorem+0x10c>
 8008b22:	3c01      	subs	r4, #1
 8008b24:	f101 0814 	add.w	r8, r1, #20
 8008b28:	f100 0514 	add.w	r5, r0, #20
 8008b2c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008b30:	9301      	str	r3, [sp, #4]
 8008b32:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008b36:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008b3a:	3301      	adds	r3, #1
 8008b3c:	429a      	cmp	r2, r3
 8008b3e:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008b42:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008b46:	fbb2 f6f3 	udiv	r6, r2, r3
 8008b4a:	d331      	bcc.n	8008bb0 <quorem+0x9c>
 8008b4c:	f04f 0e00 	mov.w	lr, #0
 8008b50:	4640      	mov	r0, r8
 8008b52:	46ac      	mov	ip, r5
 8008b54:	46f2      	mov	sl, lr
 8008b56:	f850 2b04 	ldr.w	r2, [r0], #4
 8008b5a:	b293      	uxth	r3, r2
 8008b5c:	fb06 e303 	mla	r3, r6, r3, lr
 8008b60:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008b64:	0c1a      	lsrs	r2, r3, #16
 8008b66:	b29b      	uxth	r3, r3
 8008b68:	ebaa 0303 	sub.w	r3, sl, r3
 8008b6c:	f8dc a000 	ldr.w	sl, [ip]
 8008b70:	fa13 f38a 	uxtah	r3, r3, sl
 8008b74:	fb06 220e 	mla	r2, r6, lr, r2
 8008b78:	9300      	str	r3, [sp, #0]
 8008b7a:	9b00      	ldr	r3, [sp, #0]
 8008b7c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008b80:	b292      	uxth	r2, r2
 8008b82:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008b86:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008b8a:	f8bd 3000 	ldrh.w	r3, [sp]
 8008b8e:	4581      	cmp	r9, r0
 8008b90:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008b94:	f84c 3b04 	str.w	r3, [ip], #4
 8008b98:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008b9c:	d2db      	bcs.n	8008b56 <quorem+0x42>
 8008b9e:	f855 300b 	ldr.w	r3, [r5, fp]
 8008ba2:	b92b      	cbnz	r3, 8008bb0 <quorem+0x9c>
 8008ba4:	9b01      	ldr	r3, [sp, #4]
 8008ba6:	3b04      	subs	r3, #4
 8008ba8:	429d      	cmp	r5, r3
 8008baa:	461a      	mov	r2, r3
 8008bac:	d32c      	bcc.n	8008c08 <quorem+0xf4>
 8008bae:	613c      	str	r4, [r7, #16]
 8008bb0:	4638      	mov	r0, r7
 8008bb2:	f001 f9a7 	bl	8009f04 <__mcmp>
 8008bb6:	2800      	cmp	r0, #0
 8008bb8:	db22      	blt.n	8008c00 <quorem+0xec>
 8008bba:	3601      	adds	r6, #1
 8008bbc:	4629      	mov	r1, r5
 8008bbe:	2000      	movs	r0, #0
 8008bc0:	f858 2b04 	ldr.w	r2, [r8], #4
 8008bc4:	f8d1 c000 	ldr.w	ip, [r1]
 8008bc8:	b293      	uxth	r3, r2
 8008bca:	1ac3      	subs	r3, r0, r3
 8008bcc:	0c12      	lsrs	r2, r2, #16
 8008bce:	fa13 f38c 	uxtah	r3, r3, ip
 8008bd2:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8008bd6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008bda:	b29b      	uxth	r3, r3
 8008bdc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008be0:	45c1      	cmp	r9, r8
 8008be2:	f841 3b04 	str.w	r3, [r1], #4
 8008be6:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008bea:	d2e9      	bcs.n	8008bc0 <quorem+0xac>
 8008bec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008bf0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008bf4:	b922      	cbnz	r2, 8008c00 <quorem+0xec>
 8008bf6:	3b04      	subs	r3, #4
 8008bf8:	429d      	cmp	r5, r3
 8008bfa:	461a      	mov	r2, r3
 8008bfc:	d30a      	bcc.n	8008c14 <quorem+0x100>
 8008bfe:	613c      	str	r4, [r7, #16]
 8008c00:	4630      	mov	r0, r6
 8008c02:	b003      	add	sp, #12
 8008c04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c08:	6812      	ldr	r2, [r2, #0]
 8008c0a:	3b04      	subs	r3, #4
 8008c0c:	2a00      	cmp	r2, #0
 8008c0e:	d1ce      	bne.n	8008bae <quorem+0x9a>
 8008c10:	3c01      	subs	r4, #1
 8008c12:	e7c9      	b.n	8008ba8 <quorem+0x94>
 8008c14:	6812      	ldr	r2, [r2, #0]
 8008c16:	3b04      	subs	r3, #4
 8008c18:	2a00      	cmp	r2, #0
 8008c1a:	d1f0      	bne.n	8008bfe <quorem+0xea>
 8008c1c:	3c01      	subs	r4, #1
 8008c1e:	e7eb      	b.n	8008bf8 <quorem+0xe4>
 8008c20:	2000      	movs	r0, #0
 8008c22:	e7ee      	b.n	8008c02 <quorem+0xee>
 8008c24:	0000      	movs	r0, r0
	...

08008c28 <_dtoa_r>:
 8008c28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c2c:	ed2d 8b04 	vpush	{d8-d9}
 8008c30:	69c5      	ldr	r5, [r0, #28]
 8008c32:	b093      	sub	sp, #76	; 0x4c
 8008c34:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008c38:	ec57 6b10 	vmov	r6, r7, d0
 8008c3c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008c40:	9107      	str	r1, [sp, #28]
 8008c42:	4604      	mov	r4, r0
 8008c44:	920a      	str	r2, [sp, #40]	; 0x28
 8008c46:	930d      	str	r3, [sp, #52]	; 0x34
 8008c48:	b975      	cbnz	r5, 8008c68 <_dtoa_r+0x40>
 8008c4a:	2010      	movs	r0, #16
 8008c4c:	f000 fe2a 	bl	80098a4 <malloc>
 8008c50:	4602      	mov	r2, r0
 8008c52:	61e0      	str	r0, [r4, #28]
 8008c54:	b920      	cbnz	r0, 8008c60 <_dtoa_r+0x38>
 8008c56:	4bae      	ldr	r3, [pc, #696]	; (8008f10 <_dtoa_r+0x2e8>)
 8008c58:	21ef      	movs	r1, #239	; 0xef
 8008c5a:	48ae      	ldr	r0, [pc, #696]	; (8008f14 <_dtoa_r+0x2ec>)
 8008c5c:	f001 fb10 	bl	800a280 <__assert_func>
 8008c60:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008c64:	6005      	str	r5, [r0, #0]
 8008c66:	60c5      	str	r5, [r0, #12]
 8008c68:	69e3      	ldr	r3, [r4, #28]
 8008c6a:	6819      	ldr	r1, [r3, #0]
 8008c6c:	b151      	cbz	r1, 8008c84 <_dtoa_r+0x5c>
 8008c6e:	685a      	ldr	r2, [r3, #4]
 8008c70:	604a      	str	r2, [r1, #4]
 8008c72:	2301      	movs	r3, #1
 8008c74:	4093      	lsls	r3, r2
 8008c76:	608b      	str	r3, [r1, #8]
 8008c78:	4620      	mov	r0, r4
 8008c7a:	f000 ff07 	bl	8009a8c <_Bfree>
 8008c7e:	69e3      	ldr	r3, [r4, #28]
 8008c80:	2200      	movs	r2, #0
 8008c82:	601a      	str	r2, [r3, #0]
 8008c84:	1e3b      	subs	r3, r7, #0
 8008c86:	bfbb      	ittet	lt
 8008c88:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008c8c:	9303      	strlt	r3, [sp, #12]
 8008c8e:	2300      	movge	r3, #0
 8008c90:	2201      	movlt	r2, #1
 8008c92:	bfac      	ite	ge
 8008c94:	f8c8 3000 	strge.w	r3, [r8]
 8008c98:	f8c8 2000 	strlt.w	r2, [r8]
 8008c9c:	4b9e      	ldr	r3, [pc, #632]	; (8008f18 <_dtoa_r+0x2f0>)
 8008c9e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8008ca2:	ea33 0308 	bics.w	r3, r3, r8
 8008ca6:	d11b      	bne.n	8008ce0 <_dtoa_r+0xb8>
 8008ca8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008caa:	f242 730f 	movw	r3, #9999	; 0x270f
 8008cae:	6013      	str	r3, [r2, #0]
 8008cb0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8008cb4:	4333      	orrs	r3, r6
 8008cb6:	f000 8593 	beq.w	80097e0 <_dtoa_r+0xbb8>
 8008cba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008cbc:	b963      	cbnz	r3, 8008cd8 <_dtoa_r+0xb0>
 8008cbe:	4b97      	ldr	r3, [pc, #604]	; (8008f1c <_dtoa_r+0x2f4>)
 8008cc0:	e027      	b.n	8008d12 <_dtoa_r+0xea>
 8008cc2:	4b97      	ldr	r3, [pc, #604]	; (8008f20 <_dtoa_r+0x2f8>)
 8008cc4:	9300      	str	r3, [sp, #0]
 8008cc6:	3308      	adds	r3, #8
 8008cc8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008cca:	6013      	str	r3, [r2, #0]
 8008ccc:	9800      	ldr	r0, [sp, #0]
 8008cce:	b013      	add	sp, #76	; 0x4c
 8008cd0:	ecbd 8b04 	vpop	{d8-d9}
 8008cd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cd8:	4b90      	ldr	r3, [pc, #576]	; (8008f1c <_dtoa_r+0x2f4>)
 8008cda:	9300      	str	r3, [sp, #0]
 8008cdc:	3303      	adds	r3, #3
 8008cde:	e7f3      	b.n	8008cc8 <_dtoa_r+0xa0>
 8008ce0:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008ce4:	2200      	movs	r2, #0
 8008ce6:	ec51 0b17 	vmov	r0, r1, d7
 8008cea:	eeb0 8a47 	vmov.f32	s16, s14
 8008cee:	eef0 8a67 	vmov.f32	s17, s15
 8008cf2:	2300      	movs	r3, #0
 8008cf4:	f7f7 fef8 	bl	8000ae8 <__aeabi_dcmpeq>
 8008cf8:	4681      	mov	r9, r0
 8008cfa:	b160      	cbz	r0, 8008d16 <_dtoa_r+0xee>
 8008cfc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008cfe:	2301      	movs	r3, #1
 8008d00:	6013      	str	r3, [r2, #0]
 8008d02:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	f000 8568 	beq.w	80097da <_dtoa_r+0xbb2>
 8008d0a:	4b86      	ldr	r3, [pc, #536]	; (8008f24 <_dtoa_r+0x2fc>)
 8008d0c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008d0e:	6013      	str	r3, [r2, #0]
 8008d10:	3b01      	subs	r3, #1
 8008d12:	9300      	str	r3, [sp, #0]
 8008d14:	e7da      	b.n	8008ccc <_dtoa_r+0xa4>
 8008d16:	aa10      	add	r2, sp, #64	; 0x40
 8008d18:	a911      	add	r1, sp, #68	; 0x44
 8008d1a:	4620      	mov	r0, r4
 8008d1c:	eeb0 0a48 	vmov.f32	s0, s16
 8008d20:	eef0 0a68 	vmov.f32	s1, s17
 8008d24:	f001 f994 	bl	800a050 <__d2b>
 8008d28:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8008d2c:	4682      	mov	sl, r0
 8008d2e:	2d00      	cmp	r5, #0
 8008d30:	d07f      	beq.n	8008e32 <_dtoa_r+0x20a>
 8008d32:	ee18 3a90 	vmov	r3, s17
 8008d36:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008d3a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8008d3e:	ec51 0b18 	vmov	r0, r1, d8
 8008d42:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008d46:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008d4a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8008d4e:	4619      	mov	r1, r3
 8008d50:	2200      	movs	r2, #0
 8008d52:	4b75      	ldr	r3, [pc, #468]	; (8008f28 <_dtoa_r+0x300>)
 8008d54:	f7f7 faa8 	bl	80002a8 <__aeabi_dsub>
 8008d58:	a367      	add	r3, pc, #412	; (adr r3, 8008ef8 <_dtoa_r+0x2d0>)
 8008d5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d5e:	f7f7 fc5b 	bl	8000618 <__aeabi_dmul>
 8008d62:	a367      	add	r3, pc, #412	; (adr r3, 8008f00 <_dtoa_r+0x2d8>)
 8008d64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d68:	f7f7 faa0 	bl	80002ac <__adddf3>
 8008d6c:	4606      	mov	r6, r0
 8008d6e:	4628      	mov	r0, r5
 8008d70:	460f      	mov	r7, r1
 8008d72:	f7f7 fbe7 	bl	8000544 <__aeabi_i2d>
 8008d76:	a364      	add	r3, pc, #400	; (adr r3, 8008f08 <_dtoa_r+0x2e0>)
 8008d78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d7c:	f7f7 fc4c 	bl	8000618 <__aeabi_dmul>
 8008d80:	4602      	mov	r2, r0
 8008d82:	460b      	mov	r3, r1
 8008d84:	4630      	mov	r0, r6
 8008d86:	4639      	mov	r1, r7
 8008d88:	f7f7 fa90 	bl	80002ac <__adddf3>
 8008d8c:	4606      	mov	r6, r0
 8008d8e:	460f      	mov	r7, r1
 8008d90:	f7f7 fef2 	bl	8000b78 <__aeabi_d2iz>
 8008d94:	2200      	movs	r2, #0
 8008d96:	4683      	mov	fp, r0
 8008d98:	2300      	movs	r3, #0
 8008d9a:	4630      	mov	r0, r6
 8008d9c:	4639      	mov	r1, r7
 8008d9e:	f7f7 fead 	bl	8000afc <__aeabi_dcmplt>
 8008da2:	b148      	cbz	r0, 8008db8 <_dtoa_r+0x190>
 8008da4:	4658      	mov	r0, fp
 8008da6:	f7f7 fbcd 	bl	8000544 <__aeabi_i2d>
 8008daa:	4632      	mov	r2, r6
 8008dac:	463b      	mov	r3, r7
 8008dae:	f7f7 fe9b 	bl	8000ae8 <__aeabi_dcmpeq>
 8008db2:	b908      	cbnz	r0, 8008db8 <_dtoa_r+0x190>
 8008db4:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008db8:	f1bb 0f16 	cmp.w	fp, #22
 8008dbc:	d857      	bhi.n	8008e6e <_dtoa_r+0x246>
 8008dbe:	4b5b      	ldr	r3, [pc, #364]	; (8008f2c <_dtoa_r+0x304>)
 8008dc0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008dc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dc8:	ec51 0b18 	vmov	r0, r1, d8
 8008dcc:	f7f7 fe96 	bl	8000afc <__aeabi_dcmplt>
 8008dd0:	2800      	cmp	r0, #0
 8008dd2:	d04e      	beq.n	8008e72 <_dtoa_r+0x24a>
 8008dd4:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008dd8:	2300      	movs	r3, #0
 8008dda:	930c      	str	r3, [sp, #48]	; 0x30
 8008ddc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008dde:	1b5b      	subs	r3, r3, r5
 8008de0:	1e5a      	subs	r2, r3, #1
 8008de2:	bf45      	ittet	mi
 8008de4:	f1c3 0301 	rsbmi	r3, r3, #1
 8008de8:	9305      	strmi	r3, [sp, #20]
 8008dea:	2300      	movpl	r3, #0
 8008dec:	2300      	movmi	r3, #0
 8008dee:	9206      	str	r2, [sp, #24]
 8008df0:	bf54      	ite	pl
 8008df2:	9305      	strpl	r3, [sp, #20]
 8008df4:	9306      	strmi	r3, [sp, #24]
 8008df6:	f1bb 0f00 	cmp.w	fp, #0
 8008dfa:	db3c      	blt.n	8008e76 <_dtoa_r+0x24e>
 8008dfc:	9b06      	ldr	r3, [sp, #24]
 8008dfe:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8008e02:	445b      	add	r3, fp
 8008e04:	9306      	str	r3, [sp, #24]
 8008e06:	2300      	movs	r3, #0
 8008e08:	9308      	str	r3, [sp, #32]
 8008e0a:	9b07      	ldr	r3, [sp, #28]
 8008e0c:	2b09      	cmp	r3, #9
 8008e0e:	d868      	bhi.n	8008ee2 <_dtoa_r+0x2ba>
 8008e10:	2b05      	cmp	r3, #5
 8008e12:	bfc4      	itt	gt
 8008e14:	3b04      	subgt	r3, #4
 8008e16:	9307      	strgt	r3, [sp, #28]
 8008e18:	9b07      	ldr	r3, [sp, #28]
 8008e1a:	f1a3 0302 	sub.w	r3, r3, #2
 8008e1e:	bfcc      	ite	gt
 8008e20:	2500      	movgt	r5, #0
 8008e22:	2501      	movle	r5, #1
 8008e24:	2b03      	cmp	r3, #3
 8008e26:	f200 8085 	bhi.w	8008f34 <_dtoa_r+0x30c>
 8008e2a:	e8df f003 	tbb	[pc, r3]
 8008e2e:	3b2e      	.short	0x3b2e
 8008e30:	5839      	.short	0x5839
 8008e32:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008e36:	441d      	add	r5, r3
 8008e38:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008e3c:	2b20      	cmp	r3, #32
 8008e3e:	bfc1      	itttt	gt
 8008e40:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008e44:	fa08 f803 	lslgt.w	r8, r8, r3
 8008e48:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8008e4c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8008e50:	bfd6      	itet	le
 8008e52:	f1c3 0320 	rsble	r3, r3, #32
 8008e56:	ea48 0003 	orrgt.w	r0, r8, r3
 8008e5a:	fa06 f003 	lslle.w	r0, r6, r3
 8008e5e:	f7f7 fb61 	bl	8000524 <__aeabi_ui2d>
 8008e62:	2201      	movs	r2, #1
 8008e64:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8008e68:	3d01      	subs	r5, #1
 8008e6a:	920e      	str	r2, [sp, #56]	; 0x38
 8008e6c:	e76f      	b.n	8008d4e <_dtoa_r+0x126>
 8008e6e:	2301      	movs	r3, #1
 8008e70:	e7b3      	b.n	8008dda <_dtoa_r+0x1b2>
 8008e72:	900c      	str	r0, [sp, #48]	; 0x30
 8008e74:	e7b2      	b.n	8008ddc <_dtoa_r+0x1b4>
 8008e76:	9b05      	ldr	r3, [sp, #20]
 8008e78:	eba3 030b 	sub.w	r3, r3, fp
 8008e7c:	9305      	str	r3, [sp, #20]
 8008e7e:	f1cb 0300 	rsb	r3, fp, #0
 8008e82:	9308      	str	r3, [sp, #32]
 8008e84:	2300      	movs	r3, #0
 8008e86:	930b      	str	r3, [sp, #44]	; 0x2c
 8008e88:	e7bf      	b.n	8008e0a <_dtoa_r+0x1e2>
 8008e8a:	2300      	movs	r3, #0
 8008e8c:	9309      	str	r3, [sp, #36]	; 0x24
 8008e8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	dc52      	bgt.n	8008f3a <_dtoa_r+0x312>
 8008e94:	2301      	movs	r3, #1
 8008e96:	9301      	str	r3, [sp, #4]
 8008e98:	9304      	str	r3, [sp, #16]
 8008e9a:	461a      	mov	r2, r3
 8008e9c:	920a      	str	r2, [sp, #40]	; 0x28
 8008e9e:	e00b      	b.n	8008eb8 <_dtoa_r+0x290>
 8008ea0:	2301      	movs	r3, #1
 8008ea2:	e7f3      	b.n	8008e8c <_dtoa_r+0x264>
 8008ea4:	2300      	movs	r3, #0
 8008ea6:	9309      	str	r3, [sp, #36]	; 0x24
 8008ea8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008eaa:	445b      	add	r3, fp
 8008eac:	9301      	str	r3, [sp, #4]
 8008eae:	3301      	adds	r3, #1
 8008eb0:	2b01      	cmp	r3, #1
 8008eb2:	9304      	str	r3, [sp, #16]
 8008eb4:	bfb8      	it	lt
 8008eb6:	2301      	movlt	r3, #1
 8008eb8:	69e0      	ldr	r0, [r4, #28]
 8008eba:	2100      	movs	r1, #0
 8008ebc:	2204      	movs	r2, #4
 8008ebe:	f102 0614 	add.w	r6, r2, #20
 8008ec2:	429e      	cmp	r6, r3
 8008ec4:	d93d      	bls.n	8008f42 <_dtoa_r+0x31a>
 8008ec6:	6041      	str	r1, [r0, #4]
 8008ec8:	4620      	mov	r0, r4
 8008eca:	f000 fd9f 	bl	8009a0c <_Balloc>
 8008ece:	9000      	str	r0, [sp, #0]
 8008ed0:	2800      	cmp	r0, #0
 8008ed2:	d139      	bne.n	8008f48 <_dtoa_r+0x320>
 8008ed4:	4b16      	ldr	r3, [pc, #88]	; (8008f30 <_dtoa_r+0x308>)
 8008ed6:	4602      	mov	r2, r0
 8008ed8:	f240 11af 	movw	r1, #431	; 0x1af
 8008edc:	e6bd      	b.n	8008c5a <_dtoa_r+0x32>
 8008ede:	2301      	movs	r3, #1
 8008ee0:	e7e1      	b.n	8008ea6 <_dtoa_r+0x27e>
 8008ee2:	2501      	movs	r5, #1
 8008ee4:	2300      	movs	r3, #0
 8008ee6:	9307      	str	r3, [sp, #28]
 8008ee8:	9509      	str	r5, [sp, #36]	; 0x24
 8008eea:	f04f 33ff 	mov.w	r3, #4294967295
 8008eee:	9301      	str	r3, [sp, #4]
 8008ef0:	9304      	str	r3, [sp, #16]
 8008ef2:	2200      	movs	r2, #0
 8008ef4:	2312      	movs	r3, #18
 8008ef6:	e7d1      	b.n	8008e9c <_dtoa_r+0x274>
 8008ef8:	636f4361 	.word	0x636f4361
 8008efc:	3fd287a7 	.word	0x3fd287a7
 8008f00:	8b60c8b3 	.word	0x8b60c8b3
 8008f04:	3fc68a28 	.word	0x3fc68a28
 8008f08:	509f79fb 	.word	0x509f79fb
 8008f0c:	3fd34413 	.word	0x3fd34413
 8008f10:	0800a9f1 	.word	0x0800a9f1
 8008f14:	0800aa08 	.word	0x0800aa08
 8008f18:	7ff00000 	.word	0x7ff00000
 8008f1c:	0800a9ed 	.word	0x0800a9ed
 8008f20:	0800a9e4 	.word	0x0800a9e4
 8008f24:	0800a9c1 	.word	0x0800a9c1
 8008f28:	3ff80000 	.word	0x3ff80000
 8008f2c:	0800aaf8 	.word	0x0800aaf8
 8008f30:	0800aa60 	.word	0x0800aa60
 8008f34:	2301      	movs	r3, #1
 8008f36:	9309      	str	r3, [sp, #36]	; 0x24
 8008f38:	e7d7      	b.n	8008eea <_dtoa_r+0x2c2>
 8008f3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f3c:	9301      	str	r3, [sp, #4]
 8008f3e:	9304      	str	r3, [sp, #16]
 8008f40:	e7ba      	b.n	8008eb8 <_dtoa_r+0x290>
 8008f42:	3101      	adds	r1, #1
 8008f44:	0052      	lsls	r2, r2, #1
 8008f46:	e7ba      	b.n	8008ebe <_dtoa_r+0x296>
 8008f48:	69e3      	ldr	r3, [r4, #28]
 8008f4a:	9a00      	ldr	r2, [sp, #0]
 8008f4c:	601a      	str	r2, [r3, #0]
 8008f4e:	9b04      	ldr	r3, [sp, #16]
 8008f50:	2b0e      	cmp	r3, #14
 8008f52:	f200 80a8 	bhi.w	80090a6 <_dtoa_r+0x47e>
 8008f56:	2d00      	cmp	r5, #0
 8008f58:	f000 80a5 	beq.w	80090a6 <_dtoa_r+0x47e>
 8008f5c:	f1bb 0f00 	cmp.w	fp, #0
 8008f60:	dd38      	ble.n	8008fd4 <_dtoa_r+0x3ac>
 8008f62:	4bc0      	ldr	r3, [pc, #768]	; (8009264 <_dtoa_r+0x63c>)
 8008f64:	f00b 020f 	and.w	r2, fp, #15
 8008f68:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008f6c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8008f70:	e9d3 6700 	ldrd	r6, r7, [r3]
 8008f74:	ea4f 182b 	mov.w	r8, fp, asr #4
 8008f78:	d019      	beq.n	8008fae <_dtoa_r+0x386>
 8008f7a:	4bbb      	ldr	r3, [pc, #748]	; (8009268 <_dtoa_r+0x640>)
 8008f7c:	ec51 0b18 	vmov	r0, r1, d8
 8008f80:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008f84:	f7f7 fc72 	bl	800086c <__aeabi_ddiv>
 8008f88:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008f8c:	f008 080f 	and.w	r8, r8, #15
 8008f90:	2503      	movs	r5, #3
 8008f92:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8009268 <_dtoa_r+0x640>
 8008f96:	f1b8 0f00 	cmp.w	r8, #0
 8008f9a:	d10a      	bne.n	8008fb2 <_dtoa_r+0x38a>
 8008f9c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008fa0:	4632      	mov	r2, r6
 8008fa2:	463b      	mov	r3, r7
 8008fa4:	f7f7 fc62 	bl	800086c <__aeabi_ddiv>
 8008fa8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008fac:	e02b      	b.n	8009006 <_dtoa_r+0x3de>
 8008fae:	2502      	movs	r5, #2
 8008fb0:	e7ef      	b.n	8008f92 <_dtoa_r+0x36a>
 8008fb2:	f018 0f01 	tst.w	r8, #1
 8008fb6:	d008      	beq.n	8008fca <_dtoa_r+0x3a2>
 8008fb8:	4630      	mov	r0, r6
 8008fba:	4639      	mov	r1, r7
 8008fbc:	e9d9 2300 	ldrd	r2, r3, [r9]
 8008fc0:	f7f7 fb2a 	bl	8000618 <__aeabi_dmul>
 8008fc4:	3501      	adds	r5, #1
 8008fc6:	4606      	mov	r6, r0
 8008fc8:	460f      	mov	r7, r1
 8008fca:	ea4f 0868 	mov.w	r8, r8, asr #1
 8008fce:	f109 0908 	add.w	r9, r9, #8
 8008fd2:	e7e0      	b.n	8008f96 <_dtoa_r+0x36e>
 8008fd4:	f000 809f 	beq.w	8009116 <_dtoa_r+0x4ee>
 8008fd8:	f1cb 0600 	rsb	r6, fp, #0
 8008fdc:	4ba1      	ldr	r3, [pc, #644]	; (8009264 <_dtoa_r+0x63c>)
 8008fde:	4fa2      	ldr	r7, [pc, #648]	; (8009268 <_dtoa_r+0x640>)
 8008fe0:	f006 020f 	and.w	r2, r6, #15
 8008fe4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fec:	ec51 0b18 	vmov	r0, r1, d8
 8008ff0:	f7f7 fb12 	bl	8000618 <__aeabi_dmul>
 8008ff4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008ff8:	1136      	asrs	r6, r6, #4
 8008ffa:	2300      	movs	r3, #0
 8008ffc:	2502      	movs	r5, #2
 8008ffe:	2e00      	cmp	r6, #0
 8009000:	d17e      	bne.n	8009100 <_dtoa_r+0x4d8>
 8009002:	2b00      	cmp	r3, #0
 8009004:	d1d0      	bne.n	8008fa8 <_dtoa_r+0x380>
 8009006:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009008:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800900c:	2b00      	cmp	r3, #0
 800900e:	f000 8084 	beq.w	800911a <_dtoa_r+0x4f2>
 8009012:	4b96      	ldr	r3, [pc, #600]	; (800926c <_dtoa_r+0x644>)
 8009014:	2200      	movs	r2, #0
 8009016:	4640      	mov	r0, r8
 8009018:	4649      	mov	r1, r9
 800901a:	f7f7 fd6f 	bl	8000afc <__aeabi_dcmplt>
 800901e:	2800      	cmp	r0, #0
 8009020:	d07b      	beq.n	800911a <_dtoa_r+0x4f2>
 8009022:	9b04      	ldr	r3, [sp, #16]
 8009024:	2b00      	cmp	r3, #0
 8009026:	d078      	beq.n	800911a <_dtoa_r+0x4f2>
 8009028:	9b01      	ldr	r3, [sp, #4]
 800902a:	2b00      	cmp	r3, #0
 800902c:	dd39      	ble.n	80090a2 <_dtoa_r+0x47a>
 800902e:	4b90      	ldr	r3, [pc, #576]	; (8009270 <_dtoa_r+0x648>)
 8009030:	2200      	movs	r2, #0
 8009032:	4640      	mov	r0, r8
 8009034:	4649      	mov	r1, r9
 8009036:	f7f7 faef 	bl	8000618 <__aeabi_dmul>
 800903a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800903e:	9e01      	ldr	r6, [sp, #4]
 8009040:	f10b 37ff 	add.w	r7, fp, #4294967295
 8009044:	3501      	adds	r5, #1
 8009046:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800904a:	4628      	mov	r0, r5
 800904c:	f7f7 fa7a 	bl	8000544 <__aeabi_i2d>
 8009050:	4642      	mov	r2, r8
 8009052:	464b      	mov	r3, r9
 8009054:	f7f7 fae0 	bl	8000618 <__aeabi_dmul>
 8009058:	4b86      	ldr	r3, [pc, #536]	; (8009274 <_dtoa_r+0x64c>)
 800905a:	2200      	movs	r2, #0
 800905c:	f7f7 f926 	bl	80002ac <__adddf3>
 8009060:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8009064:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009068:	9303      	str	r3, [sp, #12]
 800906a:	2e00      	cmp	r6, #0
 800906c:	d158      	bne.n	8009120 <_dtoa_r+0x4f8>
 800906e:	4b82      	ldr	r3, [pc, #520]	; (8009278 <_dtoa_r+0x650>)
 8009070:	2200      	movs	r2, #0
 8009072:	4640      	mov	r0, r8
 8009074:	4649      	mov	r1, r9
 8009076:	f7f7 f917 	bl	80002a8 <__aeabi_dsub>
 800907a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800907e:	4680      	mov	r8, r0
 8009080:	4689      	mov	r9, r1
 8009082:	f7f7 fd59 	bl	8000b38 <__aeabi_dcmpgt>
 8009086:	2800      	cmp	r0, #0
 8009088:	f040 8296 	bne.w	80095b8 <_dtoa_r+0x990>
 800908c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8009090:	4640      	mov	r0, r8
 8009092:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009096:	4649      	mov	r1, r9
 8009098:	f7f7 fd30 	bl	8000afc <__aeabi_dcmplt>
 800909c:	2800      	cmp	r0, #0
 800909e:	f040 8289 	bne.w	80095b4 <_dtoa_r+0x98c>
 80090a2:	ed8d 8b02 	vstr	d8, [sp, #8]
 80090a6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	f2c0 814e 	blt.w	800934a <_dtoa_r+0x722>
 80090ae:	f1bb 0f0e 	cmp.w	fp, #14
 80090b2:	f300 814a 	bgt.w	800934a <_dtoa_r+0x722>
 80090b6:	4b6b      	ldr	r3, [pc, #428]	; (8009264 <_dtoa_r+0x63c>)
 80090b8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80090bc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80090c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	f280 80dc 	bge.w	8009280 <_dtoa_r+0x658>
 80090c8:	9b04      	ldr	r3, [sp, #16]
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	f300 80d8 	bgt.w	8009280 <_dtoa_r+0x658>
 80090d0:	f040 826f 	bne.w	80095b2 <_dtoa_r+0x98a>
 80090d4:	4b68      	ldr	r3, [pc, #416]	; (8009278 <_dtoa_r+0x650>)
 80090d6:	2200      	movs	r2, #0
 80090d8:	4640      	mov	r0, r8
 80090da:	4649      	mov	r1, r9
 80090dc:	f7f7 fa9c 	bl	8000618 <__aeabi_dmul>
 80090e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80090e4:	f7f7 fd1e 	bl	8000b24 <__aeabi_dcmpge>
 80090e8:	9e04      	ldr	r6, [sp, #16]
 80090ea:	4637      	mov	r7, r6
 80090ec:	2800      	cmp	r0, #0
 80090ee:	f040 8245 	bne.w	800957c <_dtoa_r+0x954>
 80090f2:	9d00      	ldr	r5, [sp, #0]
 80090f4:	2331      	movs	r3, #49	; 0x31
 80090f6:	f805 3b01 	strb.w	r3, [r5], #1
 80090fa:	f10b 0b01 	add.w	fp, fp, #1
 80090fe:	e241      	b.n	8009584 <_dtoa_r+0x95c>
 8009100:	07f2      	lsls	r2, r6, #31
 8009102:	d505      	bpl.n	8009110 <_dtoa_r+0x4e8>
 8009104:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009108:	f7f7 fa86 	bl	8000618 <__aeabi_dmul>
 800910c:	3501      	adds	r5, #1
 800910e:	2301      	movs	r3, #1
 8009110:	1076      	asrs	r6, r6, #1
 8009112:	3708      	adds	r7, #8
 8009114:	e773      	b.n	8008ffe <_dtoa_r+0x3d6>
 8009116:	2502      	movs	r5, #2
 8009118:	e775      	b.n	8009006 <_dtoa_r+0x3de>
 800911a:	9e04      	ldr	r6, [sp, #16]
 800911c:	465f      	mov	r7, fp
 800911e:	e792      	b.n	8009046 <_dtoa_r+0x41e>
 8009120:	9900      	ldr	r1, [sp, #0]
 8009122:	4b50      	ldr	r3, [pc, #320]	; (8009264 <_dtoa_r+0x63c>)
 8009124:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009128:	4431      	add	r1, r6
 800912a:	9102      	str	r1, [sp, #8]
 800912c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800912e:	eeb0 9a47 	vmov.f32	s18, s14
 8009132:	eef0 9a67 	vmov.f32	s19, s15
 8009136:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800913a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800913e:	2900      	cmp	r1, #0
 8009140:	d044      	beq.n	80091cc <_dtoa_r+0x5a4>
 8009142:	494e      	ldr	r1, [pc, #312]	; (800927c <_dtoa_r+0x654>)
 8009144:	2000      	movs	r0, #0
 8009146:	f7f7 fb91 	bl	800086c <__aeabi_ddiv>
 800914a:	ec53 2b19 	vmov	r2, r3, d9
 800914e:	f7f7 f8ab 	bl	80002a8 <__aeabi_dsub>
 8009152:	9d00      	ldr	r5, [sp, #0]
 8009154:	ec41 0b19 	vmov	d9, r0, r1
 8009158:	4649      	mov	r1, r9
 800915a:	4640      	mov	r0, r8
 800915c:	f7f7 fd0c 	bl	8000b78 <__aeabi_d2iz>
 8009160:	4606      	mov	r6, r0
 8009162:	f7f7 f9ef 	bl	8000544 <__aeabi_i2d>
 8009166:	4602      	mov	r2, r0
 8009168:	460b      	mov	r3, r1
 800916a:	4640      	mov	r0, r8
 800916c:	4649      	mov	r1, r9
 800916e:	f7f7 f89b 	bl	80002a8 <__aeabi_dsub>
 8009172:	3630      	adds	r6, #48	; 0x30
 8009174:	f805 6b01 	strb.w	r6, [r5], #1
 8009178:	ec53 2b19 	vmov	r2, r3, d9
 800917c:	4680      	mov	r8, r0
 800917e:	4689      	mov	r9, r1
 8009180:	f7f7 fcbc 	bl	8000afc <__aeabi_dcmplt>
 8009184:	2800      	cmp	r0, #0
 8009186:	d164      	bne.n	8009252 <_dtoa_r+0x62a>
 8009188:	4642      	mov	r2, r8
 800918a:	464b      	mov	r3, r9
 800918c:	4937      	ldr	r1, [pc, #220]	; (800926c <_dtoa_r+0x644>)
 800918e:	2000      	movs	r0, #0
 8009190:	f7f7 f88a 	bl	80002a8 <__aeabi_dsub>
 8009194:	ec53 2b19 	vmov	r2, r3, d9
 8009198:	f7f7 fcb0 	bl	8000afc <__aeabi_dcmplt>
 800919c:	2800      	cmp	r0, #0
 800919e:	f040 80b6 	bne.w	800930e <_dtoa_r+0x6e6>
 80091a2:	9b02      	ldr	r3, [sp, #8]
 80091a4:	429d      	cmp	r5, r3
 80091a6:	f43f af7c 	beq.w	80090a2 <_dtoa_r+0x47a>
 80091aa:	4b31      	ldr	r3, [pc, #196]	; (8009270 <_dtoa_r+0x648>)
 80091ac:	ec51 0b19 	vmov	r0, r1, d9
 80091b0:	2200      	movs	r2, #0
 80091b2:	f7f7 fa31 	bl	8000618 <__aeabi_dmul>
 80091b6:	4b2e      	ldr	r3, [pc, #184]	; (8009270 <_dtoa_r+0x648>)
 80091b8:	ec41 0b19 	vmov	d9, r0, r1
 80091bc:	2200      	movs	r2, #0
 80091be:	4640      	mov	r0, r8
 80091c0:	4649      	mov	r1, r9
 80091c2:	f7f7 fa29 	bl	8000618 <__aeabi_dmul>
 80091c6:	4680      	mov	r8, r0
 80091c8:	4689      	mov	r9, r1
 80091ca:	e7c5      	b.n	8009158 <_dtoa_r+0x530>
 80091cc:	ec51 0b17 	vmov	r0, r1, d7
 80091d0:	f7f7 fa22 	bl	8000618 <__aeabi_dmul>
 80091d4:	9b02      	ldr	r3, [sp, #8]
 80091d6:	9d00      	ldr	r5, [sp, #0]
 80091d8:	930f      	str	r3, [sp, #60]	; 0x3c
 80091da:	ec41 0b19 	vmov	d9, r0, r1
 80091de:	4649      	mov	r1, r9
 80091e0:	4640      	mov	r0, r8
 80091e2:	f7f7 fcc9 	bl	8000b78 <__aeabi_d2iz>
 80091e6:	4606      	mov	r6, r0
 80091e8:	f7f7 f9ac 	bl	8000544 <__aeabi_i2d>
 80091ec:	3630      	adds	r6, #48	; 0x30
 80091ee:	4602      	mov	r2, r0
 80091f0:	460b      	mov	r3, r1
 80091f2:	4640      	mov	r0, r8
 80091f4:	4649      	mov	r1, r9
 80091f6:	f7f7 f857 	bl	80002a8 <__aeabi_dsub>
 80091fa:	f805 6b01 	strb.w	r6, [r5], #1
 80091fe:	9b02      	ldr	r3, [sp, #8]
 8009200:	429d      	cmp	r5, r3
 8009202:	4680      	mov	r8, r0
 8009204:	4689      	mov	r9, r1
 8009206:	f04f 0200 	mov.w	r2, #0
 800920a:	d124      	bne.n	8009256 <_dtoa_r+0x62e>
 800920c:	4b1b      	ldr	r3, [pc, #108]	; (800927c <_dtoa_r+0x654>)
 800920e:	ec51 0b19 	vmov	r0, r1, d9
 8009212:	f7f7 f84b 	bl	80002ac <__adddf3>
 8009216:	4602      	mov	r2, r0
 8009218:	460b      	mov	r3, r1
 800921a:	4640      	mov	r0, r8
 800921c:	4649      	mov	r1, r9
 800921e:	f7f7 fc8b 	bl	8000b38 <__aeabi_dcmpgt>
 8009222:	2800      	cmp	r0, #0
 8009224:	d173      	bne.n	800930e <_dtoa_r+0x6e6>
 8009226:	ec53 2b19 	vmov	r2, r3, d9
 800922a:	4914      	ldr	r1, [pc, #80]	; (800927c <_dtoa_r+0x654>)
 800922c:	2000      	movs	r0, #0
 800922e:	f7f7 f83b 	bl	80002a8 <__aeabi_dsub>
 8009232:	4602      	mov	r2, r0
 8009234:	460b      	mov	r3, r1
 8009236:	4640      	mov	r0, r8
 8009238:	4649      	mov	r1, r9
 800923a:	f7f7 fc5f 	bl	8000afc <__aeabi_dcmplt>
 800923e:	2800      	cmp	r0, #0
 8009240:	f43f af2f 	beq.w	80090a2 <_dtoa_r+0x47a>
 8009244:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009246:	1e6b      	subs	r3, r5, #1
 8009248:	930f      	str	r3, [sp, #60]	; 0x3c
 800924a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800924e:	2b30      	cmp	r3, #48	; 0x30
 8009250:	d0f8      	beq.n	8009244 <_dtoa_r+0x61c>
 8009252:	46bb      	mov	fp, r7
 8009254:	e04a      	b.n	80092ec <_dtoa_r+0x6c4>
 8009256:	4b06      	ldr	r3, [pc, #24]	; (8009270 <_dtoa_r+0x648>)
 8009258:	f7f7 f9de 	bl	8000618 <__aeabi_dmul>
 800925c:	4680      	mov	r8, r0
 800925e:	4689      	mov	r9, r1
 8009260:	e7bd      	b.n	80091de <_dtoa_r+0x5b6>
 8009262:	bf00      	nop
 8009264:	0800aaf8 	.word	0x0800aaf8
 8009268:	0800aad0 	.word	0x0800aad0
 800926c:	3ff00000 	.word	0x3ff00000
 8009270:	40240000 	.word	0x40240000
 8009274:	401c0000 	.word	0x401c0000
 8009278:	40140000 	.word	0x40140000
 800927c:	3fe00000 	.word	0x3fe00000
 8009280:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009284:	9d00      	ldr	r5, [sp, #0]
 8009286:	4642      	mov	r2, r8
 8009288:	464b      	mov	r3, r9
 800928a:	4630      	mov	r0, r6
 800928c:	4639      	mov	r1, r7
 800928e:	f7f7 faed 	bl	800086c <__aeabi_ddiv>
 8009292:	f7f7 fc71 	bl	8000b78 <__aeabi_d2iz>
 8009296:	9001      	str	r0, [sp, #4]
 8009298:	f7f7 f954 	bl	8000544 <__aeabi_i2d>
 800929c:	4642      	mov	r2, r8
 800929e:	464b      	mov	r3, r9
 80092a0:	f7f7 f9ba 	bl	8000618 <__aeabi_dmul>
 80092a4:	4602      	mov	r2, r0
 80092a6:	460b      	mov	r3, r1
 80092a8:	4630      	mov	r0, r6
 80092aa:	4639      	mov	r1, r7
 80092ac:	f7f6 fffc 	bl	80002a8 <__aeabi_dsub>
 80092b0:	9e01      	ldr	r6, [sp, #4]
 80092b2:	9f04      	ldr	r7, [sp, #16]
 80092b4:	3630      	adds	r6, #48	; 0x30
 80092b6:	f805 6b01 	strb.w	r6, [r5], #1
 80092ba:	9e00      	ldr	r6, [sp, #0]
 80092bc:	1bae      	subs	r6, r5, r6
 80092be:	42b7      	cmp	r7, r6
 80092c0:	4602      	mov	r2, r0
 80092c2:	460b      	mov	r3, r1
 80092c4:	d134      	bne.n	8009330 <_dtoa_r+0x708>
 80092c6:	f7f6 fff1 	bl	80002ac <__adddf3>
 80092ca:	4642      	mov	r2, r8
 80092cc:	464b      	mov	r3, r9
 80092ce:	4606      	mov	r6, r0
 80092d0:	460f      	mov	r7, r1
 80092d2:	f7f7 fc31 	bl	8000b38 <__aeabi_dcmpgt>
 80092d6:	b9c8      	cbnz	r0, 800930c <_dtoa_r+0x6e4>
 80092d8:	4642      	mov	r2, r8
 80092da:	464b      	mov	r3, r9
 80092dc:	4630      	mov	r0, r6
 80092de:	4639      	mov	r1, r7
 80092e0:	f7f7 fc02 	bl	8000ae8 <__aeabi_dcmpeq>
 80092e4:	b110      	cbz	r0, 80092ec <_dtoa_r+0x6c4>
 80092e6:	9b01      	ldr	r3, [sp, #4]
 80092e8:	07db      	lsls	r3, r3, #31
 80092ea:	d40f      	bmi.n	800930c <_dtoa_r+0x6e4>
 80092ec:	4651      	mov	r1, sl
 80092ee:	4620      	mov	r0, r4
 80092f0:	f000 fbcc 	bl	8009a8c <_Bfree>
 80092f4:	2300      	movs	r3, #0
 80092f6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80092f8:	702b      	strb	r3, [r5, #0]
 80092fa:	f10b 0301 	add.w	r3, fp, #1
 80092fe:	6013      	str	r3, [r2, #0]
 8009300:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009302:	2b00      	cmp	r3, #0
 8009304:	f43f ace2 	beq.w	8008ccc <_dtoa_r+0xa4>
 8009308:	601d      	str	r5, [r3, #0]
 800930a:	e4df      	b.n	8008ccc <_dtoa_r+0xa4>
 800930c:	465f      	mov	r7, fp
 800930e:	462b      	mov	r3, r5
 8009310:	461d      	mov	r5, r3
 8009312:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009316:	2a39      	cmp	r2, #57	; 0x39
 8009318:	d106      	bne.n	8009328 <_dtoa_r+0x700>
 800931a:	9a00      	ldr	r2, [sp, #0]
 800931c:	429a      	cmp	r2, r3
 800931e:	d1f7      	bne.n	8009310 <_dtoa_r+0x6e8>
 8009320:	9900      	ldr	r1, [sp, #0]
 8009322:	2230      	movs	r2, #48	; 0x30
 8009324:	3701      	adds	r7, #1
 8009326:	700a      	strb	r2, [r1, #0]
 8009328:	781a      	ldrb	r2, [r3, #0]
 800932a:	3201      	adds	r2, #1
 800932c:	701a      	strb	r2, [r3, #0]
 800932e:	e790      	b.n	8009252 <_dtoa_r+0x62a>
 8009330:	4ba3      	ldr	r3, [pc, #652]	; (80095c0 <_dtoa_r+0x998>)
 8009332:	2200      	movs	r2, #0
 8009334:	f7f7 f970 	bl	8000618 <__aeabi_dmul>
 8009338:	2200      	movs	r2, #0
 800933a:	2300      	movs	r3, #0
 800933c:	4606      	mov	r6, r0
 800933e:	460f      	mov	r7, r1
 8009340:	f7f7 fbd2 	bl	8000ae8 <__aeabi_dcmpeq>
 8009344:	2800      	cmp	r0, #0
 8009346:	d09e      	beq.n	8009286 <_dtoa_r+0x65e>
 8009348:	e7d0      	b.n	80092ec <_dtoa_r+0x6c4>
 800934a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800934c:	2a00      	cmp	r2, #0
 800934e:	f000 80ca 	beq.w	80094e6 <_dtoa_r+0x8be>
 8009352:	9a07      	ldr	r2, [sp, #28]
 8009354:	2a01      	cmp	r2, #1
 8009356:	f300 80ad 	bgt.w	80094b4 <_dtoa_r+0x88c>
 800935a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800935c:	2a00      	cmp	r2, #0
 800935e:	f000 80a5 	beq.w	80094ac <_dtoa_r+0x884>
 8009362:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009366:	9e08      	ldr	r6, [sp, #32]
 8009368:	9d05      	ldr	r5, [sp, #20]
 800936a:	9a05      	ldr	r2, [sp, #20]
 800936c:	441a      	add	r2, r3
 800936e:	9205      	str	r2, [sp, #20]
 8009370:	9a06      	ldr	r2, [sp, #24]
 8009372:	2101      	movs	r1, #1
 8009374:	441a      	add	r2, r3
 8009376:	4620      	mov	r0, r4
 8009378:	9206      	str	r2, [sp, #24]
 800937a:	f000 fc3d 	bl	8009bf8 <__i2b>
 800937e:	4607      	mov	r7, r0
 8009380:	b165      	cbz	r5, 800939c <_dtoa_r+0x774>
 8009382:	9b06      	ldr	r3, [sp, #24]
 8009384:	2b00      	cmp	r3, #0
 8009386:	dd09      	ble.n	800939c <_dtoa_r+0x774>
 8009388:	42ab      	cmp	r3, r5
 800938a:	9a05      	ldr	r2, [sp, #20]
 800938c:	bfa8      	it	ge
 800938e:	462b      	movge	r3, r5
 8009390:	1ad2      	subs	r2, r2, r3
 8009392:	9205      	str	r2, [sp, #20]
 8009394:	9a06      	ldr	r2, [sp, #24]
 8009396:	1aed      	subs	r5, r5, r3
 8009398:	1ad3      	subs	r3, r2, r3
 800939a:	9306      	str	r3, [sp, #24]
 800939c:	9b08      	ldr	r3, [sp, #32]
 800939e:	b1f3      	cbz	r3, 80093de <_dtoa_r+0x7b6>
 80093a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	f000 80a3 	beq.w	80094ee <_dtoa_r+0x8c6>
 80093a8:	2e00      	cmp	r6, #0
 80093aa:	dd10      	ble.n	80093ce <_dtoa_r+0x7a6>
 80093ac:	4639      	mov	r1, r7
 80093ae:	4632      	mov	r2, r6
 80093b0:	4620      	mov	r0, r4
 80093b2:	f000 fce1 	bl	8009d78 <__pow5mult>
 80093b6:	4652      	mov	r2, sl
 80093b8:	4601      	mov	r1, r0
 80093ba:	4607      	mov	r7, r0
 80093bc:	4620      	mov	r0, r4
 80093be:	f000 fc31 	bl	8009c24 <__multiply>
 80093c2:	4651      	mov	r1, sl
 80093c4:	4680      	mov	r8, r0
 80093c6:	4620      	mov	r0, r4
 80093c8:	f000 fb60 	bl	8009a8c <_Bfree>
 80093cc:	46c2      	mov	sl, r8
 80093ce:	9b08      	ldr	r3, [sp, #32]
 80093d0:	1b9a      	subs	r2, r3, r6
 80093d2:	d004      	beq.n	80093de <_dtoa_r+0x7b6>
 80093d4:	4651      	mov	r1, sl
 80093d6:	4620      	mov	r0, r4
 80093d8:	f000 fcce 	bl	8009d78 <__pow5mult>
 80093dc:	4682      	mov	sl, r0
 80093de:	2101      	movs	r1, #1
 80093e0:	4620      	mov	r0, r4
 80093e2:	f000 fc09 	bl	8009bf8 <__i2b>
 80093e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	4606      	mov	r6, r0
 80093ec:	f340 8081 	ble.w	80094f2 <_dtoa_r+0x8ca>
 80093f0:	461a      	mov	r2, r3
 80093f2:	4601      	mov	r1, r0
 80093f4:	4620      	mov	r0, r4
 80093f6:	f000 fcbf 	bl	8009d78 <__pow5mult>
 80093fa:	9b07      	ldr	r3, [sp, #28]
 80093fc:	2b01      	cmp	r3, #1
 80093fe:	4606      	mov	r6, r0
 8009400:	dd7a      	ble.n	80094f8 <_dtoa_r+0x8d0>
 8009402:	f04f 0800 	mov.w	r8, #0
 8009406:	6933      	ldr	r3, [r6, #16]
 8009408:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800940c:	6918      	ldr	r0, [r3, #16]
 800940e:	f000 fba5 	bl	8009b5c <__hi0bits>
 8009412:	f1c0 0020 	rsb	r0, r0, #32
 8009416:	9b06      	ldr	r3, [sp, #24]
 8009418:	4418      	add	r0, r3
 800941a:	f010 001f 	ands.w	r0, r0, #31
 800941e:	f000 8094 	beq.w	800954a <_dtoa_r+0x922>
 8009422:	f1c0 0320 	rsb	r3, r0, #32
 8009426:	2b04      	cmp	r3, #4
 8009428:	f340 8085 	ble.w	8009536 <_dtoa_r+0x90e>
 800942c:	9b05      	ldr	r3, [sp, #20]
 800942e:	f1c0 001c 	rsb	r0, r0, #28
 8009432:	4403      	add	r3, r0
 8009434:	9305      	str	r3, [sp, #20]
 8009436:	9b06      	ldr	r3, [sp, #24]
 8009438:	4403      	add	r3, r0
 800943a:	4405      	add	r5, r0
 800943c:	9306      	str	r3, [sp, #24]
 800943e:	9b05      	ldr	r3, [sp, #20]
 8009440:	2b00      	cmp	r3, #0
 8009442:	dd05      	ble.n	8009450 <_dtoa_r+0x828>
 8009444:	4651      	mov	r1, sl
 8009446:	461a      	mov	r2, r3
 8009448:	4620      	mov	r0, r4
 800944a:	f000 fcef 	bl	8009e2c <__lshift>
 800944e:	4682      	mov	sl, r0
 8009450:	9b06      	ldr	r3, [sp, #24]
 8009452:	2b00      	cmp	r3, #0
 8009454:	dd05      	ble.n	8009462 <_dtoa_r+0x83a>
 8009456:	4631      	mov	r1, r6
 8009458:	461a      	mov	r2, r3
 800945a:	4620      	mov	r0, r4
 800945c:	f000 fce6 	bl	8009e2c <__lshift>
 8009460:	4606      	mov	r6, r0
 8009462:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009464:	2b00      	cmp	r3, #0
 8009466:	d072      	beq.n	800954e <_dtoa_r+0x926>
 8009468:	4631      	mov	r1, r6
 800946a:	4650      	mov	r0, sl
 800946c:	f000 fd4a 	bl	8009f04 <__mcmp>
 8009470:	2800      	cmp	r0, #0
 8009472:	da6c      	bge.n	800954e <_dtoa_r+0x926>
 8009474:	2300      	movs	r3, #0
 8009476:	4651      	mov	r1, sl
 8009478:	220a      	movs	r2, #10
 800947a:	4620      	mov	r0, r4
 800947c:	f000 fb28 	bl	8009ad0 <__multadd>
 8009480:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009482:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009486:	4682      	mov	sl, r0
 8009488:	2b00      	cmp	r3, #0
 800948a:	f000 81b0 	beq.w	80097ee <_dtoa_r+0xbc6>
 800948e:	2300      	movs	r3, #0
 8009490:	4639      	mov	r1, r7
 8009492:	220a      	movs	r2, #10
 8009494:	4620      	mov	r0, r4
 8009496:	f000 fb1b 	bl	8009ad0 <__multadd>
 800949a:	9b01      	ldr	r3, [sp, #4]
 800949c:	2b00      	cmp	r3, #0
 800949e:	4607      	mov	r7, r0
 80094a0:	f300 8096 	bgt.w	80095d0 <_dtoa_r+0x9a8>
 80094a4:	9b07      	ldr	r3, [sp, #28]
 80094a6:	2b02      	cmp	r3, #2
 80094a8:	dc59      	bgt.n	800955e <_dtoa_r+0x936>
 80094aa:	e091      	b.n	80095d0 <_dtoa_r+0x9a8>
 80094ac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80094ae:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80094b2:	e758      	b.n	8009366 <_dtoa_r+0x73e>
 80094b4:	9b04      	ldr	r3, [sp, #16]
 80094b6:	1e5e      	subs	r6, r3, #1
 80094b8:	9b08      	ldr	r3, [sp, #32]
 80094ba:	42b3      	cmp	r3, r6
 80094bc:	bfbf      	itttt	lt
 80094be:	9b08      	ldrlt	r3, [sp, #32]
 80094c0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 80094c2:	9608      	strlt	r6, [sp, #32]
 80094c4:	1af3      	sublt	r3, r6, r3
 80094c6:	bfb4      	ite	lt
 80094c8:	18d2      	addlt	r2, r2, r3
 80094ca:	1b9e      	subge	r6, r3, r6
 80094cc:	9b04      	ldr	r3, [sp, #16]
 80094ce:	bfbc      	itt	lt
 80094d0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80094d2:	2600      	movlt	r6, #0
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	bfb7      	itett	lt
 80094d8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80094dc:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 80094e0:	1a9d      	sublt	r5, r3, r2
 80094e2:	2300      	movlt	r3, #0
 80094e4:	e741      	b.n	800936a <_dtoa_r+0x742>
 80094e6:	9e08      	ldr	r6, [sp, #32]
 80094e8:	9d05      	ldr	r5, [sp, #20]
 80094ea:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80094ec:	e748      	b.n	8009380 <_dtoa_r+0x758>
 80094ee:	9a08      	ldr	r2, [sp, #32]
 80094f0:	e770      	b.n	80093d4 <_dtoa_r+0x7ac>
 80094f2:	9b07      	ldr	r3, [sp, #28]
 80094f4:	2b01      	cmp	r3, #1
 80094f6:	dc19      	bgt.n	800952c <_dtoa_r+0x904>
 80094f8:	9b02      	ldr	r3, [sp, #8]
 80094fa:	b9bb      	cbnz	r3, 800952c <_dtoa_r+0x904>
 80094fc:	9b03      	ldr	r3, [sp, #12]
 80094fe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009502:	b99b      	cbnz	r3, 800952c <_dtoa_r+0x904>
 8009504:	9b03      	ldr	r3, [sp, #12]
 8009506:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800950a:	0d1b      	lsrs	r3, r3, #20
 800950c:	051b      	lsls	r3, r3, #20
 800950e:	b183      	cbz	r3, 8009532 <_dtoa_r+0x90a>
 8009510:	9b05      	ldr	r3, [sp, #20]
 8009512:	3301      	adds	r3, #1
 8009514:	9305      	str	r3, [sp, #20]
 8009516:	9b06      	ldr	r3, [sp, #24]
 8009518:	3301      	adds	r3, #1
 800951a:	9306      	str	r3, [sp, #24]
 800951c:	f04f 0801 	mov.w	r8, #1
 8009520:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009522:	2b00      	cmp	r3, #0
 8009524:	f47f af6f 	bne.w	8009406 <_dtoa_r+0x7de>
 8009528:	2001      	movs	r0, #1
 800952a:	e774      	b.n	8009416 <_dtoa_r+0x7ee>
 800952c:	f04f 0800 	mov.w	r8, #0
 8009530:	e7f6      	b.n	8009520 <_dtoa_r+0x8f8>
 8009532:	4698      	mov	r8, r3
 8009534:	e7f4      	b.n	8009520 <_dtoa_r+0x8f8>
 8009536:	d082      	beq.n	800943e <_dtoa_r+0x816>
 8009538:	9a05      	ldr	r2, [sp, #20]
 800953a:	331c      	adds	r3, #28
 800953c:	441a      	add	r2, r3
 800953e:	9205      	str	r2, [sp, #20]
 8009540:	9a06      	ldr	r2, [sp, #24]
 8009542:	441a      	add	r2, r3
 8009544:	441d      	add	r5, r3
 8009546:	9206      	str	r2, [sp, #24]
 8009548:	e779      	b.n	800943e <_dtoa_r+0x816>
 800954a:	4603      	mov	r3, r0
 800954c:	e7f4      	b.n	8009538 <_dtoa_r+0x910>
 800954e:	9b04      	ldr	r3, [sp, #16]
 8009550:	2b00      	cmp	r3, #0
 8009552:	dc37      	bgt.n	80095c4 <_dtoa_r+0x99c>
 8009554:	9b07      	ldr	r3, [sp, #28]
 8009556:	2b02      	cmp	r3, #2
 8009558:	dd34      	ble.n	80095c4 <_dtoa_r+0x99c>
 800955a:	9b04      	ldr	r3, [sp, #16]
 800955c:	9301      	str	r3, [sp, #4]
 800955e:	9b01      	ldr	r3, [sp, #4]
 8009560:	b963      	cbnz	r3, 800957c <_dtoa_r+0x954>
 8009562:	4631      	mov	r1, r6
 8009564:	2205      	movs	r2, #5
 8009566:	4620      	mov	r0, r4
 8009568:	f000 fab2 	bl	8009ad0 <__multadd>
 800956c:	4601      	mov	r1, r0
 800956e:	4606      	mov	r6, r0
 8009570:	4650      	mov	r0, sl
 8009572:	f000 fcc7 	bl	8009f04 <__mcmp>
 8009576:	2800      	cmp	r0, #0
 8009578:	f73f adbb 	bgt.w	80090f2 <_dtoa_r+0x4ca>
 800957c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800957e:	9d00      	ldr	r5, [sp, #0]
 8009580:	ea6f 0b03 	mvn.w	fp, r3
 8009584:	f04f 0800 	mov.w	r8, #0
 8009588:	4631      	mov	r1, r6
 800958a:	4620      	mov	r0, r4
 800958c:	f000 fa7e 	bl	8009a8c <_Bfree>
 8009590:	2f00      	cmp	r7, #0
 8009592:	f43f aeab 	beq.w	80092ec <_dtoa_r+0x6c4>
 8009596:	f1b8 0f00 	cmp.w	r8, #0
 800959a:	d005      	beq.n	80095a8 <_dtoa_r+0x980>
 800959c:	45b8      	cmp	r8, r7
 800959e:	d003      	beq.n	80095a8 <_dtoa_r+0x980>
 80095a0:	4641      	mov	r1, r8
 80095a2:	4620      	mov	r0, r4
 80095a4:	f000 fa72 	bl	8009a8c <_Bfree>
 80095a8:	4639      	mov	r1, r7
 80095aa:	4620      	mov	r0, r4
 80095ac:	f000 fa6e 	bl	8009a8c <_Bfree>
 80095b0:	e69c      	b.n	80092ec <_dtoa_r+0x6c4>
 80095b2:	2600      	movs	r6, #0
 80095b4:	4637      	mov	r7, r6
 80095b6:	e7e1      	b.n	800957c <_dtoa_r+0x954>
 80095b8:	46bb      	mov	fp, r7
 80095ba:	4637      	mov	r7, r6
 80095bc:	e599      	b.n	80090f2 <_dtoa_r+0x4ca>
 80095be:	bf00      	nop
 80095c0:	40240000 	.word	0x40240000
 80095c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	f000 80c8 	beq.w	800975c <_dtoa_r+0xb34>
 80095cc:	9b04      	ldr	r3, [sp, #16]
 80095ce:	9301      	str	r3, [sp, #4]
 80095d0:	2d00      	cmp	r5, #0
 80095d2:	dd05      	ble.n	80095e0 <_dtoa_r+0x9b8>
 80095d4:	4639      	mov	r1, r7
 80095d6:	462a      	mov	r2, r5
 80095d8:	4620      	mov	r0, r4
 80095da:	f000 fc27 	bl	8009e2c <__lshift>
 80095de:	4607      	mov	r7, r0
 80095e0:	f1b8 0f00 	cmp.w	r8, #0
 80095e4:	d05b      	beq.n	800969e <_dtoa_r+0xa76>
 80095e6:	6879      	ldr	r1, [r7, #4]
 80095e8:	4620      	mov	r0, r4
 80095ea:	f000 fa0f 	bl	8009a0c <_Balloc>
 80095ee:	4605      	mov	r5, r0
 80095f0:	b928      	cbnz	r0, 80095fe <_dtoa_r+0x9d6>
 80095f2:	4b83      	ldr	r3, [pc, #524]	; (8009800 <_dtoa_r+0xbd8>)
 80095f4:	4602      	mov	r2, r0
 80095f6:	f240 21ef 	movw	r1, #751	; 0x2ef
 80095fa:	f7ff bb2e 	b.w	8008c5a <_dtoa_r+0x32>
 80095fe:	693a      	ldr	r2, [r7, #16]
 8009600:	3202      	adds	r2, #2
 8009602:	0092      	lsls	r2, r2, #2
 8009604:	f107 010c 	add.w	r1, r7, #12
 8009608:	300c      	adds	r0, #12
 800960a:	f7ff fa75 	bl	8008af8 <memcpy>
 800960e:	2201      	movs	r2, #1
 8009610:	4629      	mov	r1, r5
 8009612:	4620      	mov	r0, r4
 8009614:	f000 fc0a 	bl	8009e2c <__lshift>
 8009618:	9b00      	ldr	r3, [sp, #0]
 800961a:	3301      	adds	r3, #1
 800961c:	9304      	str	r3, [sp, #16]
 800961e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009622:	4413      	add	r3, r2
 8009624:	9308      	str	r3, [sp, #32]
 8009626:	9b02      	ldr	r3, [sp, #8]
 8009628:	f003 0301 	and.w	r3, r3, #1
 800962c:	46b8      	mov	r8, r7
 800962e:	9306      	str	r3, [sp, #24]
 8009630:	4607      	mov	r7, r0
 8009632:	9b04      	ldr	r3, [sp, #16]
 8009634:	4631      	mov	r1, r6
 8009636:	3b01      	subs	r3, #1
 8009638:	4650      	mov	r0, sl
 800963a:	9301      	str	r3, [sp, #4]
 800963c:	f7ff fa6a 	bl	8008b14 <quorem>
 8009640:	4641      	mov	r1, r8
 8009642:	9002      	str	r0, [sp, #8]
 8009644:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009648:	4650      	mov	r0, sl
 800964a:	f000 fc5b 	bl	8009f04 <__mcmp>
 800964e:	463a      	mov	r2, r7
 8009650:	9005      	str	r0, [sp, #20]
 8009652:	4631      	mov	r1, r6
 8009654:	4620      	mov	r0, r4
 8009656:	f000 fc71 	bl	8009f3c <__mdiff>
 800965a:	68c2      	ldr	r2, [r0, #12]
 800965c:	4605      	mov	r5, r0
 800965e:	bb02      	cbnz	r2, 80096a2 <_dtoa_r+0xa7a>
 8009660:	4601      	mov	r1, r0
 8009662:	4650      	mov	r0, sl
 8009664:	f000 fc4e 	bl	8009f04 <__mcmp>
 8009668:	4602      	mov	r2, r0
 800966a:	4629      	mov	r1, r5
 800966c:	4620      	mov	r0, r4
 800966e:	9209      	str	r2, [sp, #36]	; 0x24
 8009670:	f000 fa0c 	bl	8009a8c <_Bfree>
 8009674:	9b07      	ldr	r3, [sp, #28]
 8009676:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009678:	9d04      	ldr	r5, [sp, #16]
 800967a:	ea43 0102 	orr.w	r1, r3, r2
 800967e:	9b06      	ldr	r3, [sp, #24]
 8009680:	4319      	orrs	r1, r3
 8009682:	d110      	bne.n	80096a6 <_dtoa_r+0xa7e>
 8009684:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009688:	d029      	beq.n	80096de <_dtoa_r+0xab6>
 800968a:	9b05      	ldr	r3, [sp, #20]
 800968c:	2b00      	cmp	r3, #0
 800968e:	dd02      	ble.n	8009696 <_dtoa_r+0xa6e>
 8009690:	9b02      	ldr	r3, [sp, #8]
 8009692:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8009696:	9b01      	ldr	r3, [sp, #4]
 8009698:	f883 9000 	strb.w	r9, [r3]
 800969c:	e774      	b.n	8009588 <_dtoa_r+0x960>
 800969e:	4638      	mov	r0, r7
 80096a0:	e7ba      	b.n	8009618 <_dtoa_r+0x9f0>
 80096a2:	2201      	movs	r2, #1
 80096a4:	e7e1      	b.n	800966a <_dtoa_r+0xa42>
 80096a6:	9b05      	ldr	r3, [sp, #20]
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	db04      	blt.n	80096b6 <_dtoa_r+0xa8e>
 80096ac:	9907      	ldr	r1, [sp, #28]
 80096ae:	430b      	orrs	r3, r1
 80096b0:	9906      	ldr	r1, [sp, #24]
 80096b2:	430b      	orrs	r3, r1
 80096b4:	d120      	bne.n	80096f8 <_dtoa_r+0xad0>
 80096b6:	2a00      	cmp	r2, #0
 80096b8:	dded      	ble.n	8009696 <_dtoa_r+0xa6e>
 80096ba:	4651      	mov	r1, sl
 80096bc:	2201      	movs	r2, #1
 80096be:	4620      	mov	r0, r4
 80096c0:	f000 fbb4 	bl	8009e2c <__lshift>
 80096c4:	4631      	mov	r1, r6
 80096c6:	4682      	mov	sl, r0
 80096c8:	f000 fc1c 	bl	8009f04 <__mcmp>
 80096cc:	2800      	cmp	r0, #0
 80096ce:	dc03      	bgt.n	80096d8 <_dtoa_r+0xab0>
 80096d0:	d1e1      	bne.n	8009696 <_dtoa_r+0xa6e>
 80096d2:	f019 0f01 	tst.w	r9, #1
 80096d6:	d0de      	beq.n	8009696 <_dtoa_r+0xa6e>
 80096d8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80096dc:	d1d8      	bne.n	8009690 <_dtoa_r+0xa68>
 80096de:	9a01      	ldr	r2, [sp, #4]
 80096e0:	2339      	movs	r3, #57	; 0x39
 80096e2:	7013      	strb	r3, [r2, #0]
 80096e4:	462b      	mov	r3, r5
 80096e6:	461d      	mov	r5, r3
 80096e8:	3b01      	subs	r3, #1
 80096ea:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80096ee:	2a39      	cmp	r2, #57	; 0x39
 80096f0:	d06c      	beq.n	80097cc <_dtoa_r+0xba4>
 80096f2:	3201      	adds	r2, #1
 80096f4:	701a      	strb	r2, [r3, #0]
 80096f6:	e747      	b.n	8009588 <_dtoa_r+0x960>
 80096f8:	2a00      	cmp	r2, #0
 80096fa:	dd07      	ble.n	800970c <_dtoa_r+0xae4>
 80096fc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009700:	d0ed      	beq.n	80096de <_dtoa_r+0xab6>
 8009702:	9a01      	ldr	r2, [sp, #4]
 8009704:	f109 0301 	add.w	r3, r9, #1
 8009708:	7013      	strb	r3, [r2, #0]
 800970a:	e73d      	b.n	8009588 <_dtoa_r+0x960>
 800970c:	9b04      	ldr	r3, [sp, #16]
 800970e:	9a08      	ldr	r2, [sp, #32]
 8009710:	f803 9c01 	strb.w	r9, [r3, #-1]
 8009714:	4293      	cmp	r3, r2
 8009716:	d043      	beq.n	80097a0 <_dtoa_r+0xb78>
 8009718:	4651      	mov	r1, sl
 800971a:	2300      	movs	r3, #0
 800971c:	220a      	movs	r2, #10
 800971e:	4620      	mov	r0, r4
 8009720:	f000 f9d6 	bl	8009ad0 <__multadd>
 8009724:	45b8      	cmp	r8, r7
 8009726:	4682      	mov	sl, r0
 8009728:	f04f 0300 	mov.w	r3, #0
 800972c:	f04f 020a 	mov.w	r2, #10
 8009730:	4641      	mov	r1, r8
 8009732:	4620      	mov	r0, r4
 8009734:	d107      	bne.n	8009746 <_dtoa_r+0xb1e>
 8009736:	f000 f9cb 	bl	8009ad0 <__multadd>
 800973a:	4680      	mov	r8, r0
 800973c:	4607      	mov	r7, r0
 800973e:	9b04      	ldr	r3, [sp, #16]
 8009740:	3301      	adds	r3, #1
 8009742:	9304      	str	r3, [sp, #16]
 8009744:	e775      	b.n	8009632 <_dtoa_r+0xa0a>
 8009746:	f000 f9c3 	bl	8009ad0 <__multadd>
 800974a:	4639      	mov	r1, r7
 800974c:	4680      	mov	r8, r0
 800974e:	2300      	movs	r3, #0
 8009750:	220a      	movs	r2, #10
 8009752:	4620      	mov	r0, r4
 8009754:	f000 f9bc 	bl	8009ad0 <__multadd>
 8009758:	4607      	mov	r7, r0
 800975a:	e7f0      	b.n	800973e <_dtoa_r+0xb16>
 800975c:	9b04      	ldr	r3, [sp, #16]
 800975e:	9301      	str	r3, [sp, #4]
 8009760:	9d00      	ldr	r5, [sp, #0]
 8009762:	4631      	mov	r1, r6
 8009764:	4650      	mov	r0, sl
 8009766:	f7ff f9d5 	bl	8008b14 <quorem>
 800976a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800976e:	9b00      	ldr	r3, [sp, #0]
 8009770:	f805 9b01 	strb.w	r9, [r5], #1
 8009774:	1aea      	subs	r2, r5, r3
 8009776:	9b01      	ldr	r3, [sp, #4]
 8009778:	4293      	cmp	r3, r2
 800977a:	dd07      	ble.n	800978c <_dtoa_r+0xb64>
 800977c:	4651      	mov	r1, sl
 800977e:	2300      	movs	r3, #0
 8009780:	220a      	movs	r2, #10
 8009782:	4620      	mov	r0, r4
 8009784:	f000 f9a4 	bl	8009ad0 <__multadd>
 8009788:	4682      	mov	sl, r0
 800978a:	e7ea      	b.n	8009762 <_dtoa_r+0xb3a>
 800978c:	9b01      	ldr	r3, [sp, #4]
 800978e:	2b00      	cmp	r3, #0
 8009790:	bfc8      	it	gt
 8009792:	461d      	movgt	r5, r3
 8009794:	9b00      	ldr	r3, [sp, #0]
 8009796:	bfd8      	it	le
 8009798:	2501      	movle	r5, #1
 800979a:	441d      	add	r5, r3
 800979c:	f04f 0800 	mov.w	r8, #0
 80097a0:	4651      	mov	r1, sl
 80097a2:	2201      	movs	r2, #1
 80097a4:	4620      	mov	r0, r4
 80097a6:	f000 fb41 	bl	8009e2c <__lshift>
 80097aa:	4631      	mov	r1, r6
 80097ac:	4682      	mov	sl, r0
 80097ae:	f000 fba9 	bl	8009f04 <__mcmp>
 80097b2:	2800      	cmp	r0, #0
 80097b4:	dc96      	bgt.n	80096e4 <_dtoa_r+0xabc>
 80097b6:	d102      	bne.n	80097be <_dtoa_r+0xb96>
 80097b8:	f019 0f01 	tst.w	r9, #1
 80097bc:	d192      	bne.n	80096e4 <_dtoa_r+0xabc>
 80097be:	462b      	mov	r3, r5
 80097c0:	461d      	mov	r5, r3
 80097c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80097c6:	2a30      	cmp	r2, #48	; 0x30
 80097c8:	d0fa      	beq.n	80097c0 <_dtoa_r+0xb98>
 80097ca:	e6dd      	b.n	8009588 <_dtoa_r+0x960>
 80097cc:	9a00      	ldr	r2, [sp, #0]
 80097ce:	429a      	cmp	r2, r3
 80097d0:	d189      	bne.n	80096e6 <_dtoa_r+0xabe>
 80097d2:	f10b 0b01 	add.w	fp, fp, #1
 80097d6:	2331      	movs	r3, #49	; 0x31
 80097d8:	e796      	b.n	8009708 <_dtoa_r+0xae0>
 80097da:	4b0a      	ldr	r3, [pc, #40]	; (8009804 <_dtoa_r+0xbdc>)
 80097dc:	f7ff ba99 	b.w	8008d12 <_dtoa_r+0xea>
 80097e0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	f47f aa6d 	bne.w	8008cc2 <_dtoa_r+0x9a>
 80097e8:	4b07      	ldr	r3, [pc, #28]	; (8009808 <_dtoa_r+0xbe0>)
 80097ea:	f7ff ba92 	b.w	8008d12 <_dtoa_r+0xea>
 80097ee:	9b01      	ldr	r3, [sp, #4]
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	dcb5      	bgt.n	8009760 <_dtoa_r+0xb38>
 80097f4:	9b07      	ldr	r3, [sp, #28]
 80097f6:	2b02      	cmp	r3, #2
 80097f8:	f73f aeb1 	bgt.w	800955e <_dtoa_r+0x936>
 80097fc:	e7b0      	b.n	8009760 <_dtoa_r+0xb38>
 80097fe:	bf00      	nop
 8009800:	0800aa60 	.word	0x0800aa60
 8009804:	0800a9c0 	.word	0x0800a9c0
 8009808:	0800a9e4 	.word	0x0800a9e4

0800980c <_free_r>:
 800980c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800980e:	2900      	cmp	r1, #0
 8009810:	d044      	beq.n	800989c <_free_r+0x90>
 8009812:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009816:	9001      	str	r0, [sp, #4]
 8009818:	2b00      	cmp	r3, #0
 800981a:	f1a1 0404 	sub.w	r4, r1, #4
 800981e:	bfb8      	it	lt
 8009820:	18e4      	addlt	r4, r4, r3
 8009822:	f000 f8e7 	bl	80099f4 <__malloc_lock>
 8009826:	4a1e      	ldr	r2, [pc, #120]	; (80098a0 <_free_r+0x94>)
 8009828:	9801      	ldr	r0, [sp, #4]
 800982a:	6813      	ldr	r3, [r2, #0]
 800982c:	b933      	cbnz	r3, 800983c <_free_r+0x30>
 800982e:	6063      	str	r3, [r4, #4]
 8009830:	6014      	str	r4, [r2, #0]
 8009832:	b003      	add	sp, #12
 8009834:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009838:	f000 b8e2 	b.w	8009a00 <__malloc_unlock>
 800983c:	42a3      	cmp	r3, r4
 800983e:	d908      	bls.n	8009852 <_free_r+0x46>
 8009840:	6825      	ldr	r5, [r4, #0]
 8009842:	1961      	adds	r1, r4, r5
 8009844:	428b      	cmp	r3, r1
 8009846:	bf01      	itttt	eq
 8009848:	6819      	ldreq	r1, [r3, #0]
 800984a:	685b      	ldreq	r3, [r3, #4]
 800984c:	1949      	addeq	r1, r1, r5
 800984e:	6021      	streq	r1, [r4, #0]
 8009850:	e7ed      	b.n	800982e <_free_r+0x22>
 8009852:	461a      	mov	r2, r3
 8009854:	685b      	ldr	r3, [r3, #4]
 8009856:	b10b      	cbz	r3, 800985c <_free_r+0x50>
 8009858:	42a3      	cmp	r3, r4
 800985a:	d9fa      	bls.n	8009852 <_free_r+0x46>
 800985c:	6811      	ldr	r1, [r2, #0]
 800985e:	1855      	adds	r5, r2, r1
 8009860:	42a5      	cmp	r5, r4
 8009862:	d10b      	bne.n	800987c <_free_r+0x70>
 8009864:	6824      	ldr	r4, [r4, #0]
 8009866:	4421      	add	r1, r4
 8009868:	1854      	adds	r4, r2, r1
 800986a:	42a3      	cmp	r3, r4
 800986c:	6011      	str	r1, [r2, #0]
 800986e:	d1e0      	bne.n	8009832 <_free_r+0x26>
 8009870:	681c      	ldr	r4, [r3, #0]
 8009872:	685b      	ldr	r3, [r3, #4]
 8009874:	6053      	str	r3, [r2, #4]
 8009876:	440c      	add	r4, r1
 8009878:	6014      	str	r4, [r2, #0]
 800987a:	e7da      	b.n	8009832 <_free_r+0x26>
 800987c:	d902      	bls.n	8009884 <_free_r+0x78>
 800987e:	230c      	movs	r3, #12
 8009880:	6003      	str	r3, [r0, #0]
 8009882:	e7d6      	b.n	8009832 <_free_r+0x26>
 8009884:	6825      	ldr	r5, [r4, #0]
 8009886:	1961      	adds	r1, r4, r5
 8009888:	428b      	cmp	r3, r1
 800988a:	bf04      	itt	eq
 800988c:	6819      	ldreq	r1, [r3, #0]
 800988e:	685b      	ldreq	r3, [r3, #4]
 8009890:	6063      	str	r3, [r4, #4]
 8009892:	bf04      	itt	eq
 8009894:	1949      	addeq	r1, r1, r5
 8009896:	6021      	streq	r1, [r4, #0]
 8009898:	6054      	str	r4, [r2, #4]
 800989a:	e7ca      	b.n	8009832 <_free_r+0x26>
 800989c:	b003      	add	sp, #12
 800989e:	bd30      	pop	{r4, r5, pc}
 80098a0:	200045c0 	.word	0x200045c0

080098a4 <malloc>:
 80098a4:	4b02      	ldr	r3, [pc, #8]	; (80098b0 <malloc+0xc>)
 80098a6:	4601      	mov	r1, r0
 80098a8:	6818      	ldr	r0, [r3, #0]
 80098aa:	f000 b823 	b.w	80098f4 <_malloc_r>
 80098ae:	bf00      	nop
 80098b0:	20000074 	.word	0x20000074

080098b4 <sbrk_aligned>:
 80098b4:	b570      	push	{r4, r5, r6, lr}
 80098b6:	4e0e      	ldr	r6, [pc, #56]	; (80098f0 <sbrk_aligned+0x3c>)
 80098b8:	460c      	mov	r4, r1
 80098ba:	6831      	ldr	r1, [r6, #0]
 80098bc:	4605      	mov	r5, r0
 80098be:	b911      	cbnz	r1, 80098c6 <sbrk_aligned+0x12>
 80098c0:	f000 fcce 	bl	800a260 <_sbrk_r>
 80098c4:	6030      	str	r0, [r6, #0]
 80098c6:	4621      	mov	r1, r4
 80098c8:	4628      	mov	r0, r5
 80098ca:	f000 fcc9 	bl	800a260 <_sbrk_r>
 80098ce:	1c43      	adds	r3, r0, #1
 80098d0:	d00a      	beq.n	80098e8 <sbrk_aligned+0x34>
 80098d2:	1cc4      	adds	r4, r0, #3
 80098d4:	f024 0403 	bic.w	r4, r4, #3
 80098d8:	42a0      	cmp	r0, r4
 80098da:	d007      	beq.n	80098ec <sbrk_aligned+0x38>
 80098dc:	1a21      	subs	r1, r4, r0
 80098de:	4628      	mov	r0, r5
 80098e0:	f000 fcbe 	bl	800a260 <_sbrk_r>
 80098e4:	3001      	adds	r0, #1
 80098e6:	d101      	bne.n	80098ec <sbrk_aligned+0x38>
 80098e8:	f04f 34ff 	mov.w	r4, #4294967295
 80098ec:	4620      	mov	r0, r4
 80098ee:	bd70      	pop	{r4, r5, r6, pc}
 80098f0:	200045c4 	.word	0x200045c4

080098f4 <_malloc_r>:
 80098f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80098f8:	1ccd      	adds	r5, r1, #3
 80098fa:	f025 0503 	bic.w	r5, r5, #3
 80098fe:	3508      	adds	r5, #8
 8009900:	2d0c      	cmp	r5, #12
 8009902:	bf38      	it	cc
 8009904:	250c      	movcc	r5, #12
 8009906:	2d00      	cmp	r5, #0
 8009908:	4607      	mov	r7, r0
 800990a:	db01      	blt.n	8009910 <_malloc_r+0x1c>
 800990c:	42a9      	cmp	r1, r5
 800990e:	d905      	bls.n	800991c <_malloc_r+0x28>
 8009910:	230c      	movs	r3, #12
 8009912:	603b      	str	r3, [r7, #0]
 8009914:	2600      	movs	r6, #0
 8009916:	4630      	mov	r0, r6
 8009918:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800991c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80099f0 <_malloc_r+0xfc>
 8009920:	f000 f868 	bl	80099f4 <__malloc_lock>
 8009924:	f8d8 3000 	ldr.w	r3, [r8]
 8009928:	461c      	mov	r4, r3
 800992a:	bb5c      	cbnz	r4, 8009984 <_malloc_r+0x90>
 800992c:	4629      	mov	r1, r5
 800992e:	4638      	mov	r0, r7
 8009930:	f7ff ffc0 	bl	80098b4 <sbrk_aligned>
 8009934:	1c43      	adds	r3, r0, #1
 8009936:	4604      	mov	r4, r0
 8009938:	d155      	bne.n	80099e6 <_malloc_r+0xf2>
 800993a:	f8d8 4000 	ldr.w	r4, [r8]
 800993e:	4626      	mov	r6, r4
 8009940:	2e00      	cmp	r6, #0
 8009942:	d145      	bne.n	80099d0 <_malloc_r+0xdc>
 8009944:	2c00      	cmp	r4, #0
 8009946:	d048      	beq.n	80099da <_malloc_r+0xe6>
 8009948:	6823      	ldr	r3, [r4, #0]
 800994a:	4631      	mov	r1, r6
 800994c:	4638      	mov	r0, r7
 800994e:	eb04 0903 	add.w	r9, r4, r3
 8009952:	f000 fc85 	bl	800a260 <_sbrk_r>
 8009956:	4581      	cmp	r9, r0
 8009958:	d13f      	bne.n	80099da <_malloc_r+0xe6>
 800995a:	6821      	ldr	r1, [r4, #0]
 800995c:	1a6d      	subs	r5, r5, r1
 800995e:	4629      	mov	r1, r5
 8009960:	4638      	mov	r0, r7
 8009962:	f7ff ffa7 	bl	80098b4 <sbrk_aligned>
 8009966:	3001      	adds	r0, #1
 8009968:	d037      	beq.n	80099da <_malloc_r+0xe6>
 800996a:	6823      	ldr	r3, [r4, #0]
 800996c:	442b      	add	r3, r5
 800996e:	6023      	str	r3, [r4, #0]
 8009970:	f8d8 3000 	ldr.w	r3, [r8]
 8009974:	2b00      	cmp	r3, #0
 8009976:	d038      	beq.n	80099ea <_malloc_r+0xf6>
 8009978:	685a      	ldr	r2, [r3, #4]
 800997a:	42a2      	cmp	r2, r4
 800997c:	d12b      	bne.n	80099d6 <_malloc_r+0xe2>
 800997e:	2200      	movs	r2, #0
 8009980:	605a      	str	r2, [r3, #4]
 8009982:	e00f      	b.n	80099a4 <_malloc_r+0xb0>
 8009984:	6822      	ldr	r2, [r4, #0]
 8009986:	1b52      	subs	r2, r2, r5
 8009988:	d41f      	bmi.n	80099ca <_malloc_r+0xd6>
 800998a:	2a0b      	cmp	r2, #11
 800998c:	d917      	bls.n	80099be <_malloc_r+0xca>
 800998e:	1961      	adds	r1, r4, r5
 8009990:	42a3      	cmp	r3, r4
 8009992:	6025      	str	r5, [r4, #0]
 8009994:	bf18      	it	ne
 8009996:	6059      	strne	r1, [r3, #4]
 8009998:	6863      	ldr	r3, [r4, #4]
 800999a:	bf08      	it	eq
 800999c:	f8c8 1000 	streq.w	r1, [r8]
 80099a0:	5162      	str	r2, [r4, r5]
 80099a2:	604b      	str	r3, [r1, #4]
 80099a4:	4638      	mov	r0, r7
 80099a6:	f104 060b 	add.w	r6, r4, #11
 80099aa:	f000 f829 	bl	8009a00 <__malloc_unlock>
 80099ae:	f026 0607 	bic.w	r6, r6, #7
 80099b2:	1d23      	adds	r3, r4, #4
 80099b4:	1af2      	subs	r2, r6, r3
 80099b6:	d0ae      	beq.n	8009916 <_malloc_r+0x22>
 80099b8:	1b9b      	subs	r3, r3, r6
 80099ba:	50a3      	str	r3, [r4, r2]
 80099bc:	e7ab      	b.n	8009916 <_malloc_r+0x22>
 80099be:	42a3      	cmp	r3, r4
 80099c0:	6862      	ldr	r2, [r4, #4]
 80099c2:	d1dd      	bne.n	8009980 <_malloc_r+0x8c>
 80099c4:	f8c8 2000 	str.w	r2, [r8]
 80099c8:	e7ec      	b.n	80099a4 <_malloc_r+0xb0>
 80099ca:	4623      	mov	r3, r4
 80099cc:	6864      	ldr	r4, [r4, #4]
 80099ce:	e7ac      	b.n	800992a <_malloc_r+0x36>
 80099d0:	4634      	mov	r4, r6
 80099d2:	6876      	ldr	r6, [r6, #4]
 80099d4:	e7b4      	b.n	8009940 <_malloc_r+0x4c>
 80099d6:	4613      	mov	r3, r2
 80099d8:	e7cc      	b.n	8009974 <_malloc_r+0x80>
 80099da:	230c      	movs	r3, #12
 80099dc:	603b      	str	r3, [r7, #0]
 80099de:	4638      	mov	r0, r7
 80099e0:	f000 f80e 	bl	8009a00 <__malloc_unlock>
 80099e4:	e797      	b.n	8009916 <_malloc_r+0x22>
 80099e6:	6025      	str	r5, [r4, #0]
 80099e8:	e7dc      	b.n	80099a4 <_malloc_r+0xb0>
 80099ea:	605b      	str	r3, [r3, #4]
 80099ec:	deff      	udf	#255	; 0xff
 80099ee:	bf00      	nop
 80099f0:	200045c0 	.word	0x200045c0

080099f4 <__malloc_lock>:
 80099f4:	4801      	ldr	r0, [pc, #4]	; (80099fc <__malloc_lock+0x8>)
 80099f6:	f7ff b87d 	b.w	8008af4 <__retarget_lock_acquire_recursive>
 80099fa:	bf00      	nop
 80099fc:	200045bc 	.word	0x200045bc

08009a00 <__malloc_unlock>:
 8009a00:	4801      	ldr	r0, [pc, #4]	; (8009a08 <__malloc_unlock+0x8>)
 8009a02:	f7ff b878 	b.w	8008af6 <__retarget_lock_release_recursive>
 8009a06:	bf00      	nop
 8009a08:	200045bc 	.word	0x200045bc

08009a0c <_Balloc>:
 8009a0c:	b570      	push	{r4, r5, r6, lr}
 8009a0e:	69c6      	ldr	r6, [r0, #28]
 8009a10:	4604      	mov	r4, r0
 8009a12:	460d      	mov	r5, r1
 8009a14:	b976      	cbnz	r6, 8009a34 <_Balloc+0x28>
 8009a16:	2010      	movs	r0, #16
 8009a18:	f7ff ff44 	bl	80098a4 <malloc>
 8009a1c:	4602      	mov	r2, r0
 8009a1e:	61e0      	str	r0, [r4, #28]
 8009a20:	b920      	cbnz	r0, 8009a2c <_Balloc+0x20>
 8009a22:	4b18      	ldr	r3, [pc, #96]	; (8009a84 <_Balloc+0x78>)
 8009a24:	4818      	ldr	r0, [pc, #96]	; (8009a88 <_Balloc+0x7c>)
 8009a26:	216b      	movs	r1, #107	; 0x6b
 8009a28:	f000 fc2a 	bl	800a280 <__assert_func>
 8009a2c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009a30:	6006      	str	r6, [r0, #0]
 8009a32:	60c6      	str	r6, [r0, #12]
 8009a34:	69e6      	ldr	r6, [r4, #28]
 8009a36:	68f3      	ldr	r3, [r6, #12]
 8009a38:	b183      	cbz	r3, 8009a5c <_Balloc+0x50>
 8009a3a:	69e3      	ldr	r3, [r4, #28]
 8009a3c:	68db      	ldr	r3, [r3, #12]
 8009a3e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009a42:	b9b8      	cbnz	r0, 8009a74 <_Balloc+0x68>
 8009a44:	2101      	movs	r1, #1
 8009a46:	fa01 f605 	lsl.w	r6, r1, r5
 8009a4a:	1d72      	adds	r2, r6, #5
 8009a4c:	0092      	lsls	r2, r2, #2
 8009a4e:	4620      	mov	r0, r4
 8009a50:	f000 fc34 	bl	800a2bc <_calloc_r>
 8009a54:	b160      	cbz	r0, 8009a70 <_Balloc+0x64>
 8009a56:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009a5a:	e00e      	b.n	8009a7a <_Balloc+0x6e>
 8009a5c:	2221      	movs	r2, #33	; 0x21
 8009a5e:	2104      	movs	r1, #4
 8009a60:	4620      	mov	r0, r4
 8009a62:	f000 fc2b 	bl	800a2bc <_calloc_r>
 8009a66:	69e3      	ldr	r3, [r4, #28]
 8009a68:	60f0      	str	r0, [r6, #12]
 8009a6a:	68db      	ldr	r3, [r3, #12]
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d1e4      	bne.n	8009a3a <_Balloc+0x2e>
 8009a70:	2000      	movs	r0, #0
 8009a72:	bd70      	pop	{r4, r5, r6, pc}
 8009a74:	6802      	ldr	r2, [r0, #0]
 8009a76:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009a7a:	2300      	movs	r3, #0
 8009a7c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009a80:	e7f7      	b.n	8009a72 <_Balloc+0x66>
 8009a82:	bf00      	nop
 8009a84:	0800a9f1 	.word	0x0800a9f1
 8009a88:	0800aa71 	.word	0x0800aa71

08009a8c <_Bfree>:
 8009a8c:	b570      	push	{r4, r5, r6, lr}
 8009a8e:	69c6      	ldr	r6, [r0, #28]
 8009a90:	4605      	mov	r5, r0
 8009a92:	460c      	mov	r4, r1
 8009a94:	b976      	cbnz	r6, 8009ab4 <_Bfree+0x28>
 8009a96:	2010      	movs	r0, #16
 8009a98:	f7ff ff04 	bl	80098a4 <malloc>
 8009a9c:	4602      	mov	r2, r0
 8009a9e:	61e8      	str	r0, [r5, #28]
 8009aa0:	b920      	cbnz	r0, 8009aac <_Bfree+0x20>
 8009aa2:	4b09      	ldr	r3, [pc, #36]	; (8009ac8 <_Bfree+0x3c>)
 8009aa4:	4809      	ldr	r0, [pc, #36]	; (8009acc <_Bfree+0x40>)
 8009aa6:	218f      	movs	r1, #143	; 0x8f
 8009aa8:	f000 fbea 	bl	800a280 <__assert_func>
 8009aac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009ab0:	6006      	str	r6, [r0, #0]
 8009ab2:	60c6      	str	r6, [r0, #12]
 8009ab4:	b13c      	cbz	r4, 8009ac6 <_Bfree+0x3a>
 8009ab6:	69eb      	ldr	r3, [r5, #28]
 8009ab8:	6862      	ldr	r2, [r4, #4]
 8009aba:	68db      	ldr	r3, [r3, #12]
 8009abc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009ac0:	6021      	str	r1, [r4, #0]
 8009ac2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009ac6:	bd70      	pop	{r4, r5, r6, pc}
 8009ac8:	0800a9f1 	.word	0x0800a9f1
 8009acc:	0800aa71 	.word	0x0800aa71

08009ad0 <__multadd>:
 8009ad0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ad4:	690d      	ldr	r5, [r1, #16]
 8009ad6:	4607      	mov	r7, r0
 8009ad8:	460c      	mov	r4, r1
 8009ada:	461e      	mov	r6, r3
 8009adc:	f101 0c14 	add.w	ip, r1, #20
 8009ae0:	2000      	movs	r0, #0
 8009ae2:	f8dc 3000 	ldr.w	r3, [ip]
 8009ae6:	b299      	uxth	r1, r3
 8009ae8:	fb02 6101 	mla	r1, r2, r1, r6
 8009aec:	0c1e      	lsrs	r6, r3, #16
 8009aee:	0c0b      	lsrs	r3, r1, #16
 8009af0:	fb02 3306 	mla	r3, r2, r6, r3
 8009af4:	b289      	uxth	r1, r1
 8009af6:	3001      	adds	r0, #1
 8009af8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009afc:	4285      	cmp	r5, r0
 8009afe:	f84c 1b04 	str.w	r1, [ip], #4
 8009b02:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009b06:	dcec      	bgt.n	8009ae2 <__multadd+0x12>
 8009b08:	b30e      	cbz	r6, 8009b4e <__multadd+0x7e>
 8009b0a:	68a3      	ldr	r3, [r4, #8]
 8009b0c:	42ab      	cmp	r3, r5
 8009b0e:	dc19      	bgt.n	8009b44 <__multadd+0x74>
 8009b10:	6861      	ldr	r1, [r4, #4]
 8009b12:	4638      	mov	r0, r7
 8009b14:	3101      	adds	r1, #1
 8009b16:	f7ff ff79 	bl	8009a0c <_Balloc>
 8009b1a:	4680      	mov	r8, r0
 8009b1c:	b928      	cbnz	r0, 8009b2a <__multadd+0x5a>
 8009b1e:	4602      	mov	r2, r0
 8009b20:	4b0c      	ldr	r3, [pc, #48]	; (8009b54 <__multadd+0x84>)
 8009b22:	480d      	ldr	r0, [pc, #52]	; (8009b58 <__multadd+0x88>)
 8009b24:	21ba      	movs	r1, #186	; 0xba
 8009b26:	f000 fbab 	bl	800a280 <__assert_func>
 8009b2a:	6922      	ldr	r2, [r4, #16]
 8009b2c:	3202      	adds	r2, #2
 8009b2e:	f104 010c 	add.w	r1, r4, #12
 8009b32:	0092      	lsls	r2, r2, #2
 8009b34:	300c      	adds	r0, #12
 8009b36:	f7fe ffdf 	bl	8008af8 <memcpy>
 8009b3a:	4621      	mov	r1, r4
 8009b3c:	4638      	mov	r0, r7
 8009b3e:	f7ff ffa5 	bl	8009a8c <_Bfree>
 8009b42:	4644      	mov	r4, r8
 8009b44:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009b48:	3501      	adds	r5, #1
 8009b4a:	615e      	str	r6, [r3, #20]
 8009b4c:	6125      	str	r5, [r4, #16]
 8009b4e:	4620      	mov	r0, r4
 8009b50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b54:	0800aa60 	.word	0x0800aa60
 8009b58:	0800aa71 	.word	0x0800aa71

08009b5c <__hi0bits>:
 8009b5c:	0c03      	lsrs	r3, r0, #16
 8009b5e:	041b      	lsls	r3, r3, #16
 8009b60:	b9d3      	cbnz	r3, 8009b98 <__hi0bits+0x3c>
 8009b62:	0400      	lsls	r0, r0, #16
 8009b64:	2310      	movs	r3, #16
 8009b66:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009b6a:	bf04      	itt	eq
 8009b6c:	0200      	lsleq	r0, r0, #8
 8009b6e:	3308      	addeq	r3, #8
 8009b70:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009b74:	bf04      	itt	eq
 8009b76:	0100      	lsleq	r0, r0, #4
 8009b78:	3304      	addeq	r3, #4
 8009b7a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009b7e:	bf04      	itt	eq
 8009b80:	0080      	lsleq	r0, r0, #2
 8009b82:	3302      	addeq	r3, #2
 8009b84:	2800      	cmp	r0, #0
 8009b86:	db05      	blt.n	8009b94 <__hi0bits+0x38>
 8009b88:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009b8c:	f103 0301 	add.w	r3, r3, #1
 8009b90:	bf08      	it	eq
 8009b92:	2320      	moveq	r3, #32
 8009b94:	4618      	mov	r0, r3
 8009b96:	4770      	bx	lr
 8009b98:	2300      	movs	r3, #0
 8009b9a:	e7e4      	b.n	8009b66 <__hi0bits+0xa>

08009b9c <__lo0bits>:
 8009b9c:	6803      	ldr	r3, [r0, #0]
 8009b9e:	f013 0207 	ands.w	r2, r3, #7
 8009ba2:	d00c      	beq.n	8009bbe <__lo0bits+0x22>
 8009ba4:	07d9      	lsls	r1, r3, #31
 8009ba6:	d422      	bmi.n	8009bee <__lo0bits+0x52>
 8009ba8:	079a      	lsls	r2, r3, #30
 8009baa:	bf49      	itett	mi
 8009bac:	085b      	lsrmi	r3, r3, #1
 8009bae:	089b      	lsrpl	r3, r3, #2
 8009bb0:	6003      	strmi	r3, [r0, #0]
 8009bb2:	2201      	movmi	r2, #1
 8009bb4:	bf5c      	itt	pl
 8009bb6:	6003      	strpl	r3, [r0, #0]
 8009bb8:	2202      	movpl	r2, #2
 8009bba:	4610      	mov	r0, r2
 8009bbc:	4770      	bx	lr
 8009bbe:	b299      	uxth	r1, r3
 8009bc0:	b909      	cbnz	r1, 8009bc6 <__lo0bits+0x2a>
 8009bc2:	0c1b      	lsrs	r3, r3, #16
 8009bc4:	2210      	movs	r2, #16
 8009bc6:	b2d9      	uxtb	r1, r3
 8009bc8:	b909      	cbnz	r1, 8009bce <__lo0bits+0x32>
 8009bca:	3208      	adds	r2, #8
 8009bcc:	0a1b      	lsrs	r3, r3, #8
 8009bce:	0719      	lsls	r1, r3, #28
 8009bd0:	bf04      	itt	eq
 8009bd2:	091b      	lsreq	r3, r3, #4
 8009bd4:	3204      	addeq	r2, #4
 8009bd6:	0799      	lsls	r1, r3, #30
 8009bd8:	bf04      	itt	eq
 8009bda:	089b      	lsreq	r3, r3, #2
 8009bdc:	3202      	addeq	r2, #2
 8009bde:	07d9      	lsls	r1, r3, #31
 8009be0:	d403      	bmi.n	8009bea <__lo0bits+0x4e>
 8009be2:	085b      	lsrs	r3, r3, #1
 8009be4:	f102 0201 	add.w	r2, r2, #1
 8009be8:	d003      	beq.n	8009bf2 <__lo0bits+0x56>
 8009bea:	6003      	str	r3, [r0, #0]
 8009bec:	e7e5      	b.n	8009bba <__lo0bits+0x1e>
 8009bee:	2200      	movs	r2, #0
 8009bf0:	e7e3      	b.n	8009bba <__lo0bits+0x1e>
 8009bf2:	2220      	movs	r2, #32
 8009bf4:	e7e1      	b.n	8009bba <__lo0bits+0x1e>
	...

08009bf8 <__i2b>:
 8009bf8:	b510      	push	{r4, lr}
 8009bfa:	460c      	mov	r4, r1
 8009bfc:	2101      	movs	r1, #1
 8009bfe:	f7ff ff05 	bl	8009a0c <_Balloc>
 8009c02:	4602      	mov	r2, r0
 8009c04:	b928      	cbnz	r0, 8009c12 <__i2b+0x1a>
 8009c06:	4b05      	ldr	r3, [pc, #20]	; (8009c1c <__i2b+0x24>)
 8009c08:	4805      	ldr	r0, [pc, #20]	; (8009c20 <__i2b+0x28>)
 8009c0a:	f240 1145 	movw	r1, #325	; 0x145
 8009c0e:	f000 fb37 	bl	800a280 <__assert_func>
 8009c12:	2301      	movs	r3, #1
 8009c14:	6144      	str	r4, [r0, #20]
 8009c16:	6103      	str	r3, [r0, #16]
 8009c18:	bd10      	pop	{r4, pc}
 8009c1a:	bf00      	nop
 8009c1c:	0800aa60 	.word	0x0800aa60
 8009c20:	0800aa71 	.word	0x0800aa71

08009c24 <__multiply>:
 8009c24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c28:	4691      	mov	r9, r2
 8009c2a:	690a      	ldr	r2, [r1, #16]
 8009c2c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009c30:	429a      	cmp	r2, r3
 8009c32:	bfb8      	it	lt
 8009c34:	460b      	movlt	r3, r1
 8009c36:	460c      	mov	r4, r1
 8009c38:	bfbc      	itt	lt
 8009c3a:	464c      	movlt	r4, r9
 8009c3c:	4699      	movlt	r9, r3
 8009c3e:	6927      	ldr	r7, [r4, #16]
 8009c40:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009c44:	68a3      	ldr	r3, [r4, #8]
 8009c46:	6861      	ldr	r1, [r4, #4]
 8009c48:	eb07 060a 	add.w	r6, r7, sl
 8009c4c:	42b3      	cmp	r3, r6
 8009c4e:	b085      	sub	sp, #20
 8009c50:	bfb8      	it	lt
 8009c52:	3101      	addlt	r1, #1
 8009c54:	f7ff feda 	bl	8009a0c <_Balloc>
 8009c58:	b930      	cbnz	r0, 8009c68 <__multiply+0x44>
 8009c5a:	4602      	mov	r2, r0
 8009c5c:	4b44      	ldr	r3, [pc, #272]	; (8009d70 <__multiply+0x14c>)
 8009c5e:	4845      	ldr	r0, [pc, #276]	; (8009d74 <__multiply+0x150>)
 8009c60:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8009c64:	f000 fb0c 	bl	800a280 <__assert_func>
 8009c68:	f100 0514 	add.w	r5, r0, #20
 8009c6c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009c70:	462b      	mov	r3, r5
 8009c72:	2200      	movs	r2, #0
 8009c74:	4543      	cmp	r3, r8
 8009c76:	d321      	bcc.n	8009cbc <__multiply+0x98>
 8009c78:	f104 0314 	add.w	r3, r4, #20
 8009c7c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009c80:	f109 0314 	add.w	r3, r9, #20
 8009c84:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009c88:	9202      	str	r2, [sp, #8]
 8009c8a:	1b3a      	subs	r2, r7, r4
 8009c8c:	3a15      	subs	r2, #21
 8009c8e:	f022 0203 	bic.w	r2, r2, #3
 8009c92:	3204      	adds	r2, #4
 8009c94:	f104 0115 	add.w	r1, r4, #21
 8009c98:	428f      	cmp	r7, r1
 8009c9a:	bf38      	it	cc
 8009c9c:	2204      	movcc	r2, #4
 8009c9e:	9201      	str	r2, [sp, #4]
 8009ca0:	9a02      	ldr	r2, [sp, #8]
 8009ca2:	9303      	str	r3, [sp, #12]
 8009ca4:	429a      	cmp	r2, r3
 8009ca6:	d80c      	bhi.n	8009cc2 <__multiply+0x9e>
 8009ca8:	2e00      	cmp	r6, #0
 8009caa:	dd03      	ble.n	8009cb4 <__multiply+0x90>
 8009cac:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d05b      	beq.n	8009d6c <__multiply+0x148>
 8009cb4:	6106      	str	r6, [r0, #16]
 8009cb6:	b005      	add	sp, #20
 8009cb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cbc:	f843 2b04 	str.w	r2, [r3], #4
 8009cc0:	e7d8      	b.n	8009c74 <__multiply+0x50>
 8009cc2:	f8b3 a000 	ldrh.w	sl, [r3]
 8009cc6:	f1ba 0f00 	cmp.w	sl, #0
 8009cca:	d024      	beq.n	8009d16 <__multiply+0xf2>
 8009ccc:	f104 0e14 	add.w	lr, r4, #20
 8009cd0:	46a9      	mov	r9, r5
 8009cd2:	f04f 0c00 	mov.w	ip, #0
 8009cd6:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009cda:	f8d9 1000 	ldr.w	r1, [r9]
 8009cde:	fa1f fb82 	uxth.w	fp, r2
 8009ce2:	b289      	uxth	r1, r1
 8009ce4:	fb0a 110b 	mla	r1, sl, fp, r1
 8009ce8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009cec:	f8d9 2000 	ldr.w	r2, [r9]
 8009cf0:	4461      	add	r1, ip
 8009cf2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009cf6:	fb0a c20b 	mla	r2, sl, fp, ip
 8009cfa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009cfe:	b289      	uxth	r1, r1
 8009d00:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009d04:	4577      	cmp	r7, lr
 8009d06:	f849 1b04 	str.w	r1, [r9], #4
 8009d0a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009d0e:	d8e2      	bhi.n	8009cd6 <__multiply+0xb2>
 8009d10:	9a01      	ldr	r2, [sp, #4]
 8009d12:	f845 c002 	str.w	ip, [r5, r2]
 8009d16:	9a03      	ldr	r2, [sp, #12]
 8009d18:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009d1c:	3304      	adds	r3, #4
 8009d1e:	f1b9 0f00 	cmp.w	r9, #0
 8009d22:	d021      	beq.n	8009d68 <__multiply+0x144>
 8009d24:	6829      	ldr	r1, [r5, #0]
 8009d26:	f104 0c14 	add.w	ip, r4, #20
 8009d2a:	46ae      	mov	lr, r5
 8009d2c:	f04f 0a00 	mov.w	sl, #0
 8009d30:	f8bc b000 	ldrh.w	fp, [ip]
 8009d34:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009d38:	fb09 220b 	mla	r2, r9, fp, r2
 8009d3c:	4452      	add	r2, sl
 8009d3e:	b289      	uxth	r1, r1
 8009d40:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009d44:	f84e 1b04 	str.w	r1, [lr], #4
 8009d48:	f85c 1b04 	ldr.w	r1, [ip], #4
 8009d4c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009d50:	f8be 1000 	ldrh.w	r1, [lr]
 8009d54:	fb09 110a 	mla	r1, r9, sl, r1
 8009d58:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8009d5c:	4567      	cmp	r7, ip
 8009d5e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009d62:	d8e5      	bhi.n	8009d30 <__multiply+0x10c>
 8009d64:	9a01      	ldr	r2, [sp, #4]
 8009d66:	50a9      	str	r1, [r5, r2]
 8009d68:	3504      	adds	r5, #4
 8009d6a:	e799      	b.n	8009ca0 <__multiply+0x7c>
 8009d6c:	3e01      	subs	r6, #1
 8009d6e:	e79b      	b.n	8009ca8 <__multiply+0x84>
 8009d70:	0800aa60 	.word	0x0800aa60
 8009d74:	0800aa71 	.word	0x0800aa71

08009d78 <__pow5mult>:
 8009d78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d7c:	4615      	mov	r5, r2
 8009d7e:	f012 0203 	ands.w	r2, r2, #3
 8009d82:	4606      	mov	r6, r0
 8009d84:	460f      	mov	r7, r1
 8009d86:	d007      	beq.n	8009d98 <__pow5mult+0x20>
 8009d88:	4c25      	ldr	r4, [pc, #148]	; (8009e20 <__pow5mult+0xa8>)
 8009d8a:	3a01      	subs	r2, #1
 8009d8c:	2300      	movs	r3, #0
 8009d8e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009d92:	f7ff fe9d 	bl	8009ad0 <__multadd>
 8009d96:	4607      	mov	r7, r0
 8009d98:	10ad      	asrs	r5, r5, #2
 8009d9a:	d03d      	beq.n	8009e18 <__pow5mult+0xa0>
 8009d9c:	69f4      	ldr	r4, [r6, #28]
 8009d9e:	b97c      	cbnz	r4, 8009dc0 <__pow5mult+0x48>
 8009da0:	2010      	movs	r0, #16
 8009da2:	f7ff fd7f 	bl	80098a4 <malloc>
 8009da6:	4602      	mov	r2, r0
 8009da8:	61f0      	str	r0, [r6, #28]
 8009daa:	b928      	cbnz	r0, 8009db8 <__pow5mult+0x40>
 8009dac:	4b1d      	ldr	r3, [pc, #116]	; (8009e24 <__pow5mult+0xac>)
 8009dae:	481e      	ldr	r0, [pc, #120]	; (8009e28 <__pow5mult+0xb0>)
 8009db0:	f240 11b3 	movw	r1, #435	; 0x1b3
 8009db4:	f000 fa64 	bl	800a280 <__assert_func>
 8009db8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009dbc:	6004      	str	r4, [r0, #0]
 8009dbe:	60c4      	str	r4, [r0, #12]
 8009dc0:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8009dc4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009dc8:	b94c      	cbnz	r4, 8009dde <__pow5mult+0x66>
 8009dca:	f240 2171 	movw	r1, #625	; 0x271
 8009dce:	4630      	mov	r0, r6
 8009dd0:	f7ff ff12 	bl	8009bf8 <__i2b>
 8009dd4:	2300      	movs	r3, #0
 8009dd6:	f8c8 0008 	str.w	r0, [r8, #8]
 8009dda:	4604      	mov	r4, r0
 8009ddc:	6003      	str	r3, [r0, #0]
 8009dde:	f04f 0900 	mov.w	r9, #0
 8009de2:	07eb      	lsls	r3, r5, #31
 8009de4:	d50a      	bpl.n	8009dfc <__pow5mult+0x84>
 8009de6:	4639      	mov	r1, r7
 8009de8:	4622      	mov	r2, r4
 8009dea:	4630      	mov	r0, r6
 8009dec:	f7ff ff1a 	bl	8009c24 <__multiply>
 8009df0:	4639      	mov	r1, r7
 8009df2:	4680      	mov	r8, r0
 8009df4:	4630      	mov	r0, r6
 8009df6:	f7ff fe49 	bl	8009a8c <_Bfree>
 8009dfa:	4647      	mov	r7, r8
 8009dfc:	106d      	asrs	r5, r5, #1
 8009dfe:	d00b      	beq.n	8009e18 <__pow5mult+0xa0>
 8009e00:	6820      	ldr	r0, [r4, #0]
 8009e02:	b938      	cbnz	r0, 8009e14 <__pow5mult+0x9c>
 8009e04:	4622      	mov	r2, r4
 8009e06:	4621      	mov	r1, r4
 8009e08:	4630      	mov	r0, r6
 8009e0a:	f7ff ff0b 	bl	8009c24 <__multiply>
 8009e0e:	6020      	str	r0, [r4, #0]
 8009e10:	f8c0 9000 	str.w	r9, [r0]
 8009e14:	4604      	mov	r4, r0
 8009e16:	e7e4      	b.n	8009de2 <__pow5mult+0x6a>
 8009e18:	4638      	mov	r0, r7
 8009e1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009e1e:	bf00      	nop
 8009e20:	0800abc0 	.word	0x0800abc0
 8009e24:	0800a9f1 	.word	0x0800a9f1
 8009e28:	0800aa71 	.word	0x0800aa71

08009e2c <__lshift>:
 8009e2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e30:	460c      	mov	r4, r1
 8009e32:	6849      	ldr	r1, [r1, #4]
 8009e34:	6923      	ldr	r3, [r4, #16]
 8009e36:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009e3a:	68a3      	ldr	r3, [r4, #8]
 8009e3c:	4607      	mov	r7, r0
 8009e3e:	4691      	mov	r9, r2
 8009e40:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009e44:	f108 0601 	add.w	r6, r8, #1
 8009e48:	42b3      	cmp	r3, r6
 8009e4a:	db0b      	blt.n	8009e64 <__lshift+0x38>
 8009e4c:	4638      	mov	r0, r7
 8009e4e:	f7ff fddd 	bl	8009a0c <_Balloc>
 8009e52:	4605      	mov	r5, r0
 8009e54:	b948      	cbnz	r0, 8009e6a <__lshift+0x3e>
 8009e56:	4602      	mov	r2, r0
 8009e58:	4b28      	ldr	r3, [pc, #160]	; (8009efc <__lshift+0xd0>)
 8009e5a:	4829      	ldr	r0, [pc, #164]	; (8009f00 <__lshift+0xd4>)
 8009e5c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8009e60:	f000 fa0e 	bl	800a280 <__assert_func>
 8009e64:	3101      	adds	r1, #1
 8009e66:	005b      	lsls	r3, r3, #1
 8009e68:	e7ee      	b.n	8009e48 <__lshift+0x1c>
 8009e6a:	2300      	movs	r3, #0
 8009e6c:	f100 0114 	add.w	r1, r0, #20
 8009e70:	f100 0210 	add.w	r2, r0, #16
 8009e74:	4618      	mov	r0, r3
 8009e76:	4553      	cmp	r3, sl
 8009e78:	db33      	blt.n	8009ee2 <__lshift+0xb6>
 8009e7a:	6920      	ldr	r0, [r4, #16]
 8009e7c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009e80:	f104 0314 	add.w	r3, r4, #20
 8009e84:	f019 091f 	ands.w	r9, r9, #31
 8009e88:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009e8c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009e90:	d02b      	beq.n	8009eea <__lshift+0xbe>
 8009e92:	f1c9 0e20 	rsb	lr, r9, #32
 8009e96:	468a      	mov	sl, r1
 8009e98:	2200      	movs	r2, #0
 8009e9a:	6818      	ldr	r0, [r3, #0]
 8009e9c:	fa00 f009 	lsl.w	r0, r0, r9
 8009ea0:	4310      	orrs	r0, r2
 8009ea2:	f84a 0b04 	str.w	r0, [sl], #4
 8009ea6:	f853 2b04 	ldr.w	r2, [r3], #4
 8009eaa:	459c      	cmp	ip, r3
 8009eac:	fa22 f20e 	lsr.w	r2, r2, lr
 8009eb0:	d8f3      	bhi.n	8009e9a <__lshift+0x6e>
 8009eb2:	ebac 0304 	sub.w	r3, ip, r4
 8009eb6:	3b15      	subs	r3, #21
 8009eb8:	f023 0303 	bic.w	r3, r3, #3
 8009ebc:	3304      	adds	r3, #4
 8009ebe:	f104 0015 	add.w	r0, r4, #21
 8009ec2:	4584      	cmp	ip, r0
 8009ec4:	bf38      	it	cc
 8009ec6:	2304      	movcc	r3, #4
 8009ec8:	50ca      	str	r2, [r1, r3]
 8009eca:	b10a      	cbz	r2, 8009ed0 <__lshift+0xa4>
 8009ecc:	f108 0602 	add.w	r6, r8, #2
 8009ed0:	3e01      	subs	r6, #1
 8009ed2:	4638      	mov	r0, r7
 8009ed4:	612e      	str	r6, [r5, #16]
 8009ed6:	4621      	mov	r1, r4
 8009ed8:	f7ff fdd8 	bl	8009a8c <_Bfree>
 8009edc:	4628      	mov	r0, r5
 8009ede:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ee2:	f842 0f04 	str.w	r0, [r2, #4]!
 8009ee6:	3301      	adds	r3, #1
 8009ee8:	e7c5      	b.n	8009e76 <__lshift+0x4a>
 8009eea:	3904      	subs	r1, #4
 8009eec:	f853 2b04 	ldr.w	r2, [r3], #4
 8009ef0:	f841 2f04 	str.w	r2, [r1, #4]!
 8009ef4:	459c      	cmp	ip, r3
 8009ef6:	d8f9      	bhi.n	8009eec <__lshift+0xc0>
 8009ef8:	e7ea      	b.n	8009ed0 <__lshift+0xa4>
 8009efa:	bf00      	nop
 8009efc:	0800aa60 	.word	0x0800aa60
 8009f00:	0800aa71 	.word	0x0800aa71

08009f04 <__mcmp>:
 8009f04:	b530      	push	{r4, r5, lr}
 8009f06:	6902      	ldr	r2, [r0, #16]
 8009f08:	690c      	ldr	r4, [r1, #16]
 8009f0a:	1b12      	subs	r2, r2, r4
 8009f0c:	d10e      	bne.n	8009f2c <__mcmp+0x28>
 8009f0e:	f100 0314 	add.w	r3, r0, #20
 8009f12:	3114      	adds	r1, #20
 8009f14:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009f18:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009f1c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009f20:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009f24:	42a5      	cmp	r5, r4
 8009f26:	d003      	beq.n	8009f30 <__mcmp+0x2c>
 8009f28:	d305      	bcc.n	8009f36 <__mcmp+0x32>
 8009f2a:	2201      	movs	r2, #1
 8009f2c:	4610      	mov	r0, r2
 8009f2e:	bd30      	pop	{r4, r5, pc}
 8009f30:	4283      	cmp	r3, r0
 8009f32:	d3f3      	bcc.n	8009f1c <__mcmp+0x18>
 8009f34:	e7fa      	b.n	8009f2c <__mcmp+0x28>
 8009f36:	f04f 32ff 	mov.w	r2, #4294967295
 8009f3a:	e7f7      	b.n	8009f2c <__mcmp+0x28>

08009f3c <__mdiff>:
 8009f3c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f40:	460c      	mov	r4, r1
 8009f42:	4606      	mov	r6, r0
 8009f44:	4611      	mov	r1, r2
 8009f46:	4620      	mov	r0, r4
 8009f48:	4690      	mov	r8, r2
 8009f4a:	f7ff ffdb 	bl	8009f04 <__mcmp>
 8009f4e:	1e05      	subs	r5, r0, #0
 8009f50:	d110      	bne.n	8009f74 <__mdiff+0x38>
 8009f52:	4629      	mov	r1, r5
 8009f54:	4630      	mov	r0, r6
 8009f56:	f7ff fd59 	bl	8009a0c <_Balloc>
 8009f5a:	b930      	cbnz	r0, 8009f6a <__mdiff+0x2e>
 8009f5c:	4b3a      	ldr	r3, [pc, #232]	; (800a048 <__mdiff+0x10c>)
 8009f5e:	4602      	mov	r2, r0
 8009f60:	f240 2137 	movw	r1, #567	; 0x237
 8009f64:	4839      	ldr	r0, [pc, #228]	; (800a04c <__mdiff+0x110>)
 8009f66:	f000 f98b 	bl	800a280 <__assert_func>
 8009f6a:	2301      	movs	r3, #1
 8009f6c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009f70:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f74:	bfa4      	itt	ge
 8009f76:	4643      	movge	r3, r8
 8009f78:	46a0      	movge	r8, r4
 8009f7a:	4630      	mov	r0, r6
 8009f7c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009f80:	bfa6      	itte	ge
 8009f82:	461c      	movge	r4, r3
 8009f84:	2500      	movge	r5, #0
 8009f86:	2501      	movlt	r5, #1
 8009f88:	f7ff fd40 	bl	8009a0c <_Balloc>
 8009f8c:	b920      	cbnz	r0, 8009f98 <__mdiff+0x5c>
 8009f8e:	4b2e      	ldr	r3, [pc, #184]	; (800a048 <__mdiff+0x10c>)
 8009f90:	4602      	mov	r2, r0
 8009f92:	f240 2145 	movw	r1, #581	; 0x245
 8009f96:	e7e5      	b.n	8009f64 <__mdiff+0x28>
 8009f98:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009f9c:	6926      	ldr	r6, [r4, #16]
 8009f9e:	60c5      	str	r5, [r0, #12]
 8009fa0:	f104 0914 	add.w	r9, r4, #20
 8009fa4:	f108 0514 	add.w	r5, r8, #20
 8009fa8:	f100 0e14 	add.w	lr, r0, #20
 8009fac:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009fb0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009fb4:	f108 0210 	add.w	r2, r8, #16
 8009fb8:	46f2      	mov	sl, lr
 8009fba:	2100      	movs	r1, #0
 8009fbc:	f859 3b04 	ldr.w	r3, [r9], #4
 8009fc0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009fc4:	fa11 f88b 	uxtah	r8, r1, fp
 8009fc8:	b299      	uxth	r1, r3
 8009fca:	0c1b      	lsrs	r3, r3, #16
 8009fcc:	eba8 0801 	sub.w	r8, r8, r1
 8009fd0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009fd4:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009fd8:	fa1f f888 	uxth.w	r8, r8
 8009fdc:	1419      	asrs	r1, r3, #16
 8009fde:	454e      	cmp	r6, r9
 8009fe0:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009fe4:	f84a 3b04 	str.w	r3, [sl], #4
 8009fe8:	d8e8      	bhi.n	8009fbc <__mdiff+0x80>
 8009fea:	1b33      	subs	r3, r6, r4
 8009fec:	3b15      	subs	r3, #21
 8009fee:	f023 0303 	bic.w	r3, r3, #3
 8009ff2:	3304      	adds	r3, #4
 8009ff4:	3415      	adds	r4, #21
 8009ff6:	42a6      	cmp	r6, r4
 8009ff8:	bf38      	it	cc
 8009ffa:	2304      	movcc	r3, #4
 8009ffc:	441d      	add	r5, r3
 8009ffe:	4473      	add	r3, lr
 800a000:	469e      	mov	lr, r3
 800a002:	462e      	mov	r6, r5
 800a004:	4566      	cmp	r6, ip
 800a006:	d30e      	bcc.n	800a026 <__mdiff+0xea>
 800a008:	f10c 0203 	add.w	r2, ip, #3
 800a00c:	1b52      	subs	r2, r2, r5
 800a00e:	f022 0203 	bic.w	r2, r2, #3
 800a012:	3d03      	subs	r5, #3
 800a014:	45ac      	cmp	ip, r5
 800a016:	bf38      	it	cc
 800a018:	2200      	movcc	r2, #0
 800a01a:	4413      	add	r3, r2
 800a01c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800a020:	b17a      	cbz	r2, 800a042 <__mdiff+0x106>
 800a022:	6107      	str	r7, [r0, #16]
 800a024:	e7a4      	b.n	8009f70 <__mdiff+0x34>
 800a026:	f856 8b04 	ldr.w	r8, [r6], #4
 800a02a:	fa11 f288 	uxtah	r2, r1, r8
 800a02e:	1414      	asrs	r4, r2, #16
 800a030:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a034:	b292      	uxth	r2, r2
 800a036:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a03a:	f84e 2b04 	str.w	r2, [lr], #4
 800a03e:	1421      	asrs	r1, r4, #16
 800a040:	e7e0      	b.n	800a004 <__mdiff+0xc8>
 800a042:	3f01      	subs	r7, #1
 800a044:	e7ea      	b.n	800a01c <__mdiff+0xe0>
 800a046:	bf00      	nop
 800a048:	0800aa60 	.word	0x0800aa60
 800a04c:	0800aa71 	.word	0x0800aa71

0800a050 <__d2b>:
 800a050:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a054:	460f      	mov	r7, r1
 800a056:	2101      	movs	r1, #1
 800a058:	ec59 8b10 	vmov	r8, r9, d0
 800a05c:	4616      	mov	r6, r2
 800a05e:	f7ff fcd5 	bl	8009a0c <_Balloc>
 800a062:	4604      	mov	r4, r0
 800a064:	b930      	cbnz	r0, 800a074 <__d2b+0x24>
 800a066:	4602      	mov	r2, r0
 800a068:	4b24      	ldr	r3, [pc, #144]	; (800a0fc <__d2b+0xac>)
 800a06a:	4825      	ldr	r0, [pc, #148]	; (800a100 <__d2b+0xb0>)
 800a06c:	f240 310f 	movw	r1, #783	; 0x30f
 800a070:	f000 f906 	bl	800a280 <__assert_func>
 800a074:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a078:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a07c:	bb2d      	cbnz	r5, 800a0ca <__d2b+0x7a>
 800a07e:	9301      	str	r3, [sp, #4]
 800a080:	f1b8 0300 	subs.w	r3, r8, #0
 800a084:	d026      	beq.n	800a0d4 <__d2b+0x84>
 800a086:	4668      	mov	r0, sp
 800a088:	9300      	str	r3, [sp, #0]
 800a08a:	f7ff fd87 	bl	8009b9c <__lo0bits>
 800a08e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a092:	b1e8      	cbz	r0, 800a0d0 <__d2b+0x80>
 800a094:	f1c0 0320 	rsb	r3, r0, #32
 800a098:	fa02 f303 	lsl.w	r3, r2, r3
 800a09c:	430b      	orrs	r3, r1
 800a09e:	40c2      	lsrs	r2, r0
 800a0a0:	6163      	str	r3, [r4, #20]
 800a0a2:	9201      	str	r2, [sp, #4]
 800a0a4:	9b01      	ldr	r3, [sp, #4]
 800a0a6:	61a3      	str	r3, [r4, #24]
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	bf14      	ite	ne
 800a0ac:	2202      	movne	r2, #2
 800a0ae:	2201      	moveq	r2, #1
 800a0b0:	6122      	str	r2, [r4, #16]
 800a0b2:	b1bd      	cbz	r5, 800a0e4 <__d2b+0x94>
 800a0b4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a0b8:	4405      	add	r5, r0
 800a0ba:	603d      	str	r5, [r7, #0]
 800a0bc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a0c0:	6030      	str	r0, [r6, #0]
 800a0c2:	4620      	mov	r0, r4
 800a0c4:	b003      	add	sp, #12
 800a0c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a0ca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a0ce:	e7d6      	b.n	800a07e <__d2b+0x2e>
 800a0d0:	6161      	str	r1, [r4, #20]
 800a0d2:	e7e7      	b.n	800a0a4 <__d2b+0x54>
 800a0d4:	a801      	add	r0, sp, #4
 800a0d6:	f7ff fd61 	bl	8009b9c <__lo0bits>
 800a0da:	9b01      	ldr	r3, [sp, #4]
 800a0dc:	6163      	str	r3, [r4, #20]
 800a0de:	3020      	adds	r0, #32
 800a0e0:	2201      	movs	r2, #1
 800a0e2:	e7e5      	b.n	800a0b0 <__d2b+0x60>
 800a0e4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a0e8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a0ec:	6038      	str	r0, [r7, #0]
 800a0ee:	6918      	ldr	r0, [r3, #16]
 800a0f0:	f7ff fd34 	bl	8009b5c <__hi0bits>
 800a0f4:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a0f8:	e7e2      	b.n	800a0c0 <__d2b+0x70>
 800a0fa:	bf00      	nop
 800a0fc:	0800aa60 	.word	0x0800aa60
 800a100:	0800aa71 	.word	0x0800aa71

0800a104 <__sflush_r>:
 800a104:	898a      	ldrh	r2, [r1, #12]
 800a106:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a10a:	4605      	mov	r5, r0
 800a10c:	0710      	lsls	r0, r2, #28
 800a10e:	460c      	mov	r4, r1
 800a110:	d458      	bmi.n	800a1c4 <__sflush_r+0xc0>
 800a112:	684b      	ldr	r3, [r1, #4]
 800a114:	2b00      	cmp	r3, #0
 800a116:	dc05      	bgt.n	800a124 <__sflush_r+0x20>
 800a118:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	dc02      	bgt.n	800a124 <__sflush_r+0x20>
 800a11e:	2000      	movs	r0, #0
 800a120:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a124:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a126:	2e00      	cmp	r6, #0
 800a128:	d0f9      	beq.n	800a11e <__sflush_r+0x1a>
 800a12a:	2300      	movs	r3, #0
 800a12c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a130:	682f      	ldr	r7, [r5, #0]
 800a132:	6a21      	ldr	r1, [r4, #32]
 800a134:	602b      	str	r3, [r5, #0]
 800a136:	d032      	beq.n	800a19e <__sflush_r+0x9a>
 800a138:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a13a:	89a3      	ldrh	r3, [r4, #12]
 800a13c:	075a      	lsls	r2, r3, #29
 800a13e:	d505      	bpl.n	800a14c <__sflush_r+0x48>
 800a140:	6863      	ldr	r3, [r4, #4]
 800a142:	1ac0      	subs	r0, r0, r3
 800a144:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a146:	b10b      	cbz	r3, 800a14c <__sflush_r+0x48>
 800a148:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a14a:	1ac0      	subs	r0, r0, r3
 800a14c:	2300      	movs	r3, #0
 800a14e:	4602      	mov	r2, r0
 800a150:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a152:	6a21      	ldr	r1, [r4, #32]
 800a154:	4628      	mov	r0, r5
 800a156:	47b0      	blx	r6
 800a158:	1c43      	adds	r3, r0, #1
 800a15a:	89a3      	ldrh	r3, [r4, #12]
 800a15c:	d106      	bne.n	800a16c <__sflush_r+0x68>
 800a15e:	6829      	ldr	r1, [r5, #0]
 800a160:	291d      	cmp	r1, #29
 800a162:	d82b      	bhi.n	800a1bc <__sflush_r+0xb8>
 800a164:	4a29      	ldr	r2, [pc, #164]	; (800a20c <__sflush_r+0x108>)
 800a166:	410a      	asrs	r2, r1
 800a168:	07d6      	lsls	r6, r2, #31
 800a16a:	d427      	bmi.n	800a1bc <__sflush_r+0xb8>
 800a16c:	2200      	movs	r2, #0
 800a16e:	6062      	str	r2, [r4, #4]
 800a170:	04d9      	lsls	r1, r3, #19
 800a172:	6922      	ldr	r2, [r4, #16]
 800a174:	6022      	str	r2, [r4, #0]
 800a176:	d504      	bpl.n	800a182 <__sflush_r+0x7e>
 800a178:	1c42      	adds	r2, r0, #1
 800a17a:	d101      	bne.n	800a180 <__sflush_r+0x7c>
 800a17c:	682b      	ldr	r3, [r5, #0]
 800a17e:	b903      	cbnz	r3, 800a182 <__sflush_r+0x7e>
 800a180:	6560      	str	r0, [r4, #84]	; 0x54
 800a182:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a184:	602f      	str	r7, [r5, #0]
 800a186:	2900      	cmp	r1, #0
 800a188:	d0c9      	beq.n	800a11e <__sflush_r+0x1a>
 800a18a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a18e:	4299      	cmp	r1, r3
 800a190:	d002      	beq.n	800a198 <__sflush_r+0x94>
 800a192:	4628      	mov	r0, r5
 800a194:	f7ff fb3a 	bl	800980c <_free_r>
 800a198:	2000      	movs	r0, #0
 800a19a:	6360      	str	r0, [r4, #52]	; 0x34
 800a19c:	e7c0      	b.n	800a120 <__sflush_r+0x1c>
 800a19e:	2301      	movs	r3, #1
 800a1a0:	4628      	mov	r0, r5
 800a1a2:	47b0      	blx	r6
 800a1a4:	1c41      	adds	r1, r0, #1
 800a1a6:	d1c8      	bne.n	800a13a <__sflush_r+0x36>
 800a1a8:	682b      	ldr	r3, [r5, #0]
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d0c5      	beq.n	800a13a <__sflush_r+0x36>
 800a1ae:	2b1d      	cmp	r3, #29
 800a1b0:	d001      	beq.n	800a1b6 <__sflush_r+0xb2>
 800a1b2:	2b16      	cmp	r3, #22
 800a1b4:	d101      	bne.n	800a1ba <__sflush_r+0xb6>
 800a1b6:	602f      	str	r7, [r5, #0]
 800a1b8:	e7b1      	b.n	800a11e <__sflush_r+0x1a>
 800a1ba:	89a3      	ldrh	r3, [r4, #12]
 800a1bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a1c0:	81a3      	strh	r3, [r4, #12]
 800a1c2:	e7ad      	b.n	800a120 <__sflush_r+0x1c>
 800a1c4:	690f      	ldr	r7, [r1, #16]
 800a1c6:	2f00      	cmp	r7, #0
 800a1c8:	d0a9      	beq.n	800a11e <__sflush_r+0x1a>
 800a1ca:	0793      	lsls	r3, r2, #30
 800a1cc:	680e      	ldr	r6, [r1, #0]
 800a1ce:	bf08      	it	eq
 800a1d0:	694b      	ldreq	r3, [r1, #20]
 800a1d2:	600f      	str	r7, [r1, #0]
 800a1d4:	bf18      	it	ne
 800a1d6:	2300      	movne	r3, #0
 800a1d8:	eba6 0807 	sub.w	r8, r6, r7
 800a1dc:	608b      	str	r3, [r1, #8]
 800a1de:	f1b8 0f00 	cmp.w	r8, #0
 800a1e2:	dd9c      	ble.n	800a11e <__sflush_r+0x1a>
 800a1e4:	6a21      	ldr	r1, [r4, #32]
 800a1e6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a1e8:	4643      	mov	r3, r8
 800a1ea:	463a      	mov	r2, r7
 800a1ec:	4628      	mov	r0, r5
 800a1ee:	47b0      	blx	r6
 800a1f0:	2800      	cmp	r0, #0
 800a1f2:	dc06      	bgt.n	800a202 <__sflush_r+0xfe>
 800a1f4:	89a3      	ldrh	r3, [r4, #12]
 800a1f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a1fa:	81a3      	strh	r3, [r4, #12]
 800a1fc:	f04f 30ff 	mov.w	r0, #4294967295
 800a200:	e78e      	b.n	800a120 <__sflush_r+0x1c>
 800a202:	4407      	add	r7, r0
 800a204:	eba8 0800 	sub.w	r8, r8, r0
 800a208:	e7e9      	b.n	800a1de <__sflush_r+0xda>
 800a20a:	bf00      	nop
 800a20c:	dfbffffe 	.word	0xdfbffffe

0800a210 <_fflush_r>:
 800a210:	b538      	push	{r3, r4, r5, lr}
 800a212:	690b      	ldr	r3, [r1, #16]
 800a214:	4605      	mov	r5, r0
 800a216:	460c      	mov	r4, r1
 800a218:	b913      	cbnz	r3, 800a220 <_fflush_r+0x10>
 800a21a:	2500      	movs	r5, #0
 800a21c:	4628      	mov	r0, r5
 800a21e:	bd38      	pop	{r3, r4, r5, pc}
 800a220:	b118      	cbz	r0, 800a22a <_fflush_r+0x1a>
 800a222:	6a03      	ldr	r3, [r0, #32]
 800a224:	b90b      	cbnz	r3, 800a22a <_fflush_r+0x1a>
 800a226:	f7fe fb19 	bl	800885c <__sinit>
 800a22a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d0f3      	beq.n	800a21a <_fflush_r+0xa>
 800a232:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a234:	07d0      	lsls	r0, r2, #31
 800a236:	d404      	bmi.n	800a242 <_fflush_r+0x32>
 800a238:	0599      	lsls	r1, r3, #22
 800a23a:	d402      	bmi.n	800a242 <_fflush_r+0x32>
 800a23c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a23e:	f7fe fc59 	bl	8008af4 <__retarget_lock_acquire_recursive>
 800a242:	4628      	mov	r0, r5
 800a244:	4621      	mov	r1, r4
 800a246:	f7ff ff5d 	bl	800a104 <__sflush_r>
 800a24a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a24c:	07da      	lsls	r2, r3, #31
 800a24e:	4605      	mov	r5, r0
 800a250:	d4e4      	bmi.n	800a21c <_fflush_r+0xc>
 800a252:	89a3      	ldrh	r3, [r4, #12]
 800a254:	059b      	lsls	r3, r3, #22
 800a256:	d4e1      	bmi.n	800a21c <_fflush_r+0xc>
 800a258:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a25a:	f7fe fc4c 	bl	8008af6 <__retarget_lock_release_recursive>
 800a25e:	e7dd      	b.n	800a21c <_fflush_r+0xc>

0800a260 <_sbrk_r>:
 800a260:	b538      	push	{r3, r4, r5, lr}
 800a262:	4d06      	ldr	r5, [pc, #24]	; (800a27c <_sbrk_r+0x1c>)
 800a264:	2300      	movs	r3, #0
 800a266:	4604      	mov	r4, r0
 800a268:	4608      	mov	r0, r1
 800a26a:	602b      	str	r3, [r5, #0]
 800a26c:	f7f8 f9cc 	bl	8002608 <_sbrk>
 800a270:	1c43      	adds	r3, r0, #1
 800a272:	d102      	bne.n	800a27a <_sbrk_r+0x1a>
 800a274:	682b      	ldr	r3, [r5, #0]
 800a276:	b103      	cbz	r3, 800a27a <_sbrk_r+0x1a>
 800a278:	6023      	str	r3, [r4, #0]
 800a27a:	bd38      	pop	{r3, r4, r5, pc}
 800a27c:	200045b8 	.word	0x200045b8

0800a280 <__assert_func>:
 800a280:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a282:	4614      	mov	r4, r2
 800a284:	461a      	mov	r2, r3
 800a286:	4b09      	ldr	r3, [pc, #36]	; (800a2ac <__assert_func+0x2c>)
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	4605      	mov	r5, r0
 800a28c:	68d8      	ldr	r0, [r3, #12]
 800a28e:	b14c      	cbz	r4, 800a2a4 <__assert_func+0x24>
 800a290:	4b07      	ldr	r3, [pc, #28]	; (800a2b0 <__assert_func+0x30>)
 800a292:	9100      	str	r1, [sp, #0]
 800a294:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a298:	4906      	ldr	r1, [pc, #24]	; (800a2b4 <__assert_func+0x34>)
 800a29a:	462b      	mov	r3, r5
 800a29c:	f000 f844 	bl	800a328 <fiprintf>
 800a2a0:	f000 f854 	bl	800a34c <abort>
 800a2a4:	4b04      	ldr	r3, [pc, #16]	; (800a2b8 <__assert_func+0x38>)
 800a2a6:	461c      	mov	r4, r3
 800a2a8:	e7f3      	b.n	800a292 <__assert_func+0x12>
 800a2aa:	bf00      	nop
 800a2ac:	20000074 	.word	0x20000074
 800a2b0:	0800abd6 	.word	0x0800abd6
 800a2b4:	0800abe3 	.word	0x0800abe3
 800a2b8:	0800ac11 	.word	0x0800ac11

0800a2bc <_calloc_r>:
 800a2bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a2be:	fba1 2402 	umull	r2, r4, r1, r2
 800a2c2:	b94c      	cbnz	r4, 800a2d8 <_calloc_r+0x1c>
 800a2c4:	4611      	mov	r1, r2
 800a2c6:	9201      	str	r2, [sp, #4]
 800a2c8:	f7ff fb14 	bl	80098f4 <_malloc_r>
 800a2cc:	9a01      	ldr	r2, [sp, #4]
 800a2ce:	4605      	mov	r5, r0
 800a2d0:	b930      	cbnz	r0, 800a2e0 <_calloc_r+0x24>
 800a2d2:	4628      	mov	r0, r5
 800a2d4:	b003      	add	sp, #12
 800a2d6:	bd30      	pop	{r4, r5, pc}
 800a2d8:	220c      	movs	r2, #12
 800a2da:	6002      	str	r2, [r0, #0]
 800a2dc:	2500      	movs	r5, #0
 800a2de:	e7f8      	b.n	800a2d2 <_calloc_r+0x16>
 800a2e0:	4621      	mov	r1, r4
 800a2e2:	f7fe fb34 	bl	800894e <memset>
 800a2e6:	e7f4      	b.n	800a2d2 <_calloc_r+0x16>

0800a2e8 <__ascii_mbtowc>:
 800a2e8:	b082      	sub	sp, #8
 800a2ea:	b901      	cbnz	r1, 800a2ee <__ascii_mbtowc+0x6>
 800a2ec:	a901      	add	r1, sp, #4
 800a2ee:	b142      	cbz	r2, 800a302 <__ascii_mbtowc+0x1a>
 800a2f0:	b14b      	cbz	r3, 800a306 <__ascii_mbtowc+0x1e>
 800a2f2:	7813      	ldrb	r3, [r2, #0]
 800a2f4:	600b      	str	r3, [r1, #0]
 800a2f6:	7812      	ldrb	r2, [r2, #0]
 800a2f8:	1e10      	subs	r0, r2, #0
 800a2fa:	bf18      	it	ne
 800a2fc:	2001      	movne	r0, #1
 800a2fe:	b002      	add	sp, #8
 800a300:	4770      	bx	lr
 800a302:	4610      	mov	r0, r2
 800a304:	e7fb      	b.n	800a2fe <__ascii_mbtowc+0x16>
 800a306:	f06f 0001 	mvn.w	r0, #1
 800a30a:	e7f8      	b.n	800a2fe <__ascii_mbtowc+0x16>

0800a30c <__ascii_wctomb>:
 800a30c:	b149      	cbz	r1, 800a322 <__ascii_wctomb+0x16>
 800a30e:	2aff      	cmp	r2, #255	; 0xff
 800a310:	bf85      	ittet	hi
 800a312:	238a      	movhi	r3, #138	; 0x8a
 800a314:	6003      	strhi	r3, [r0, #0]
 800a316:	700a      	strbls	r2, [r1, #0]
 800a318:	f04f 30ff 	movhi.w	r0, #4294967295
 800a31c:	bf98      	it	ls
 800a31e:	2001      	movls	r0, #1
 800a320:	4770      	bx	lr
 800a322:	4608      	mov	r0, r1
 800a324:	4770      	bx	lr
	...

0800a328 <fiprintf>:
 800a328:	b40e      	push	{r1, r2, r3}
 800a32a:	b503      	push	{r0, r1, lr}
 800a32c:	4601      	mov	r1, r0
 800a32e:	ab03      	add	r3, sp, #12
 800a330:	4805      	ldr	r0, [pc, #20]	; (800a348 <fiprintf+0x20>)
 800a332:	f853 2b04 	ldr.w	r2, [r3], #4
 800a336:	6800      	ldr	r0, [r0, #0]
 800a338:	9301      	str	r3, [sp, #4]
 800a33a:	f000 f837 	bl	800a3ac <_vfiprintf_r>
 800a33e:	b002      	add	sp, #8
 800a340:	f85d eb04 	ldr.w	lr, [sp], #4
 800a344:	b003      	add	sp, #12
 800a346:	4770      	bx	lr
 800a348:	20000074 	.word	0x20000074

0800a34c <abort>:
 800a34c:	b508      	push	{r3, lr}
 800a34e:	2006      	movs	r0, #6
 800a350:	f000 fa04 	bl	800a75c <raise>
 800a354:	2001      	movs	r0, #1
 800a356:	f7f8 f8df 	bl	8002518 <_exit>

0800a35a <__sfputc_r>:
 800a35a:	6893      	ldr	r3, [r2, #8]
 800a35c:	3b01      	subs	r3, #1
 800a35e:	2b00      	cmp	r3, #0
 800a360:	b410      	push	{r4}
 800a362:	6093      	str	r3, [r2, #8]
 800a364:	da08      	bge.n	800a378 <__sfputc_r+0x1e>
 800a366:	6994      	ldr	r4, [r2, #24]
 800a368:	42a3      	cmp	r3, r4
 800a36a:	db01      	blt.n	800a370 <__sfputc_r+0x16>
 800a36c:	290a      	cmp	r1, #10
 800a36e:	d103      	bne.n	800a378 <__sfputc_r+0x1e>
 800a370:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a374:	f000 b934 	b.w	800a5e0 <__swbuf_r>
 800a378:	6813      	ldr	r3, [r2, #0]
 800a37a:	1c58      	adds	r0, r3, #1
 800a37c:	6010      	str	r0, [r2, #0]
 800a37e:	7019      	strb	r1, [r3, #0]
 800a380:	4608      	mov	r0, r1
 800a382:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a386:	4770      	bx	lr

0800a388 <__sfputs_r>:
 800a388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a38a:	4606      	mov	r6, r0
 800a38c:	460f      	mov	r7, r1
 800a38e:	4614      	mov	r4, r2
 800a390:	18d5      	adds	r5, r2, r3
 800a392:	42ac      	cmp	r4, r5
 800a394:	d101      	bne.n	800a39a <__sfputs_r+0x12>
 800a396:	2000      	movs	r0, #0
 800a398:	e007      	b.n	800a3aa <__sfputs_r+0x22>
 800a39a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a39e:	463a      	mov	r2, r7
 800a3a0:	4630      	mov	r0, r6
 800a3a2:	f7ff ffda 	bl	800a35a <__sfputc_r>
 800a3a6:	1c43      	adds	r3, r0, #1
 800a3a8:	d1f3      	bne.n	800a392 <__sfputs_r+0xa>
 800a3aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a3ac <_vfiprintf_r>:
 800a3ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3b0:	460d      	mov	r5, r1
 800a3b2:	b09d      	sub	sp, #116	; 0x74
 800a3b4:	4614      	mov	r4, r2
 800a3b6:	4698      	mov	r8, r3
 800a3b8:	4606      	mov	r6, r0
 800a3ba:	b118      	cbz	r0, 800a3c4 <_vfiprintf_r+0x18>
 800a3bc:	6a03      	ldr	r3, [r0, #32]
 800a3be:	b90b      	cbnz	r3, 800a3c4 <_vfiprintf_r+0x18>
 800a3c0:	f7fe fa4c 	bl	800885c <__sinit>
 800a3c4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a3c6:	07d9      	lsls	r1, r3, #31
 800a3c8:	d405      	bmi.n	800a3d6 <_vfiprintf_r+0x2a>
 800a3ca:	89ab      	ldrh	r3, [r5, #12]
 800a3cc:	059a      	lsls	r2, r3, #22
 800a3ce:	d402      	bmi.n	800a3d6 <_vfiprintf_r+0x2a>
 800a3d0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a3d2:	f7fe fb8f 	bl	8008af4 <__retarget_lock_acquire_recursive>
 800a3d6:	89ab      	ldrh	r3, [r5, #12]
 800a3d8:	071b      	lsls	r3, r3, #28
 800a3da:	d501      	bpl.n	800a3e0 <_vfiprintf_r+0x34>
 800a3dc:	692b      	ldr	r3, [r5, #16]
 800a3de:	b99b      	cbnz	r3, 800a408 <_vfiprintf_r+0x5c>
 800a3e0:	4629      	mov	r1, r5
 800a3e2:	4630      	mov	r0, r6
 800a3e4:	f000 f93a 	bl	800a65c <__swsetup_r>
 800a3e8:	b170      	cbz	r0, 800a408 <_vfiprintf_r+0x5c>
 800a3ea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a3ec:	07dc      	lsls	r4, r3, #31
 800a3ee:	d504      	bpl.n	800a3fa <_vfiprintf_r+0x4e>
 800a3f0:	f04f 30ff 	mov.w	r0, #4294967295
 800a3f4:	b01d      	add	sp, #116	; 0x74
 800a3f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3fa:	89ab      	ldrh	r3, [r5, #12]
 800a3fc:	0598      	lsls	r0, r3, #22
 800a3fe:	d4f7      	bmi.n	800a3f0 <_vfiprintf_r+0x44>
 800a400:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a402:	f7fe fb78 	bl	8008af6 <__retarget_lock_release_recursive>
 800a406:	e7f3      	b.n	800a3f0 <_vfiprintf_r+0x44>
 800a408:	2300      	movs	r3, #0
 800a40a:	9309      	str	r3, [sp, #36]	; 0x24
 800a40c:	2320      	movs	r3, #32
 800a40e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a412:	f8cd 800c 	str.w	r8, [sp, #12]
 800a416:	2330      	movs	r3, #48	; 0x30
 800a418:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800a5cc <_vfiprintf_r+0x220>
 800a41c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a420:	f04f 0901 	mov.w	r9, #1
 800a424:	4623      	mov	r3, r4
 800a426:	469a      	mov	sl, r3
 800a428:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a42c:	b10a      	cbz	r2, 800a432 <_vfiprintf_r+0x86>
 800a42e:	2a25      	cmp	r2, #37	; 0x25
 800a430:	d1f9      	bne.n	800a426 <_vfiprintf_r+0x7a>
 800a432:	ebba 0b04 	subs.w	fp, sl, r4
 800a436:	d00b      	beq.n	800a450 <_vfiprintf_r+0xa4>
 800a438:	465b      	mov	r3, fp
 800a43a:	4622      	mov	r2, r4
 800a43c:	4629      	mov	r1, r5
 800a43e:	4630      	mov	r0, r6
 800a440:	f7ff ffa2 	bl	800a388 <__sfputs_r>
 800a444:	3001      	adds	r0, #1
 800a446:	f000 80a9 	beq.w	800a59c <_vfiprintf_r+0x1f0>
 800a44a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a44c:	445a      	add	r2, fp
 800a44e:	9209      	str	r2, [sp, #36]	; 0x24
 800a450:	f89a 3000 	ldrb.w	r3, [sl]
 800a454:	2b00      	cmp	r3, #0
 800a456:	f000 80a1 	beq.w	800a59c <_vfiprintf_r+0x1f0>
 800a45a:	2300      	movs	r3, #0
 800a45c:	f04f 32ff 	mov.w	r2, #4294967295
 800a460:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a464:	f10a 0a01 	add.w	sl, sl, #1
 800a468:	9304      	str	r3, [sp, #16]
 800a46a:	9307      	str	r3, [sp, #28]
 800a46c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a470:	931a      	str	r3, [sp, #104]	; 0x68
 800a472:	4654      	mov	r4, sl
 800a474:	2205      	movs	r2, #5
 800a476:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a47a:	4854      	ldr	r0, [pc, #336]	; (800a5cc <_vfiprintf_r+0x220>)
 800a47c:	f7f5 feb8 	bl	80001f0 <memchr>
 800a480:	9a04      	ldr	r2, [sp, #16]
 800a482:	b9d8      	cbnz	r0, 800a4bc <_vfiprintf_r+0x110>
 800a484:	06d1      	lsls	r1, r2, #27
 800a486:	bf44      	itt	mi
 800a488:	2320      	movmi	r3, #32
 800a48a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a48e:	0713      	lsls	r3, r2, #28
 800a490:	bf44      	itt	mi
 800a492:	232b      	movmi	r3, #43	; 0x2b
 800a494:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a498:	f89a 3000 	ldrb.w	r3, [sl]
 800a49c:	2b2a      	cmp	r3, #42	; 0x2a
 800a49e:	d015      	beq.n	800a4cc <_vfiprintf_r+0x120>
 800a4a0:	9a07      	ldr	r2, [sp, #28]
 800a4a2:	4654      	mov	r4, sl
 800a4a4:	2000      	movs	r0, #0
 800a4a6:	f04f 0c0a 	mov.w	ip, #10
 800a4aa:	4621      	mov	r1, r4
 800a4ac:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a4b0:	3b30      	subs	r3, #48	; 0x30
 800a4b2:	2b09      	cmp	r3, #9
 800a4b4:	d94d      	bls.n	800a552 <_vfiprintf_r+0x1a6>
 800a4b6:	b1b0      	cbz	r0, 800a4e6 <_vfiprintf_r+0x13a>
 800a4b8:	9207      	str	r2, [sp, #28]
 800a4ba:	e014      	b.n	800a4e6 <_vfiprintf_r+0x13a>
 800a4bc:	eba0 0308 	sub.w	r3, r0, r8
 800a4c0:	fa09 f303 	lsl.w	r3, r9, r3
 800a4c4:	4313      	orrs	r3, r2
 800a4c6:	9304      	str	r3, [sp, #16]
 800a4c8:	46a2      	mov	sl, r4
 800a4ca:	e7d2      	b.n	800a472 <_vfiprintf_r+0xc6>
 800a4cc:	9b03      	ldr	r3, [sp, #12]
 800a4ce:	1d19      	adds	r1, r3, #4
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	9103      	str	r1, [sp, #12]
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	bfbb      	ittet	lt
 800a4d8:	425b      	neglt	r3, r3
 800a4da:	f042 0202 	orrlt.w	r2, r2, #2
 800a4de:	9307      	strge	r3, [sp, #28]
 800a4e0:	9307      	strlt	r3, [sp, #28]
 800a4e2:	bfb8      	it	lt
 800a4e4:	9204      	strlt	r2, [sp, #16]
 800a4e6:	7823      	ldrb	r3, [r4, #0]
 800a4e8:	2b2e      	cmp	r3, #46	; 0x2e
 800a4ea:	d10c      	bne.n	800a506 <_vfiprintf_r+0x15a>
 800a4ec:	7863      	ldrb	r3, [r4, #1]
 800a4ee:	2b2a      	cmp	r3, #42	; 0x2a
 800a4f0:	d134      	bne.n	800a55c <_vfiprintf_r+0x1b0>
 800a4f2:	9b03      	ldr	r3, [sp, #12]
 800a4f4:	1d1a      	adds	r2, r3, #4
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	9203      	str	r2, [sp, #12]
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	bfb8      	it	lt
 800a4fe:	f04f 33ff 	movlt.w	r3, #4294967295
 800a502:	3402      	adds	r4, #2
 800a504:	9305      	str	r3, [sp, #20]
 800a506:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800a5dc <_vfiprintf_r+0x230>
 800a50a:	7821      	ldrb	r1, [r4, #0]
 800a50c:	2203      	movs	r2, #3
 800a50e:	4650      	mov	r0, sl
 800a510:	f7f5 fe6e 	bl	80001f0 <memchr>
 800a514:	b138      	cbz	r0, 800a526 <_vfiprintf_r+0x17a>
 800a516:	9b04      	ldr	r3, [sp, #16]
 800a518:	eba0 000a 	sub.w	r0, r0, sl
 800a51c:	2240      	movs	r2, #64	; 0x40
 800a51e:	4082      	lsls	r2, r0
 800a520:	4313      	orrs	r3, r2
 800a522:	3401      	adds	r4, #1
 800a524:	9304      	str	r3, [sp, #16]
 800a526:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a52a:	4829      	ldr	r0, [pc, #164]	; (800a5d0 <_vfiprintf_r+0x224>)
 800a52c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a530:	2206      	movs	r2, #6
 800a532:	f7f5 fe5d 	bl	80001f0 <memchr>
 800a536:	2800      	cmp	r0, #0
 800a538:	d03f      	beq.n	800a5ba <_vfiprintf_r+0x20e>
 800a53a:	4b26      	ldr	r3, [pc, #152]	; (800a5d4 <_vfiprintf_r+0x228>)
 800a53c:	bb1b      	cbnz	r3, 800a586 <_vfiprintf_r+0x1da>
 800a53e:	9b03      	ldr	r3, [sp, #12]
 800a540:	3307      	adds	r3, #7
 800a542:	f023 0307 	bic.w	r3, r3, #7
 800a546:	3308      	adds	r3, #8
 800a548:	9303      	str	r3, [sp, #12]
 800a54a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a54c:	443b      	add	r3, r7
 800a54e:	9309      	str	r3, [sp, #36]	; 0x24
 800a550:	e768      	b.n	800a424 <_vfiprintf_r+0x78>
 800a552:	fb0c 3202 	mla	r2, ip, r2, r3
 800a556:	460c      	mov	r4, r1
 800a558:	2001      	movs	r0, #1
 800a55a:	e7a6      	b.n	800a4aa <_vfiprintf_r+0xfe>
 800a55c:	2300      	movs	r3, #0
 800a55e:	3401      	adds	r4, #1
 800a560:	9305      	str	r3, [sp, #20]
 800a562:	4619      	mov	r1, r3
 800a564:	f04f 0c0a 	mov.w	ip, #10
 800a568:	4620      	mov	r0, r4
 800a56a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a56e:	3a30      	subs	r2, #48	; 0x30
 800a570:	2a09      	cmp	r2, #9
 800a572:	d903      	bls.n	800a57c <_vfiprintf_r+0x1d0>
 800a574:	2b00      	cmp	r3, #0
 800a576:	d0c6      	beq.n	800a506 <_vfiprintf_r+0x15a>
 800a578:	9105      	str	r1, [sp, #20]
 800a57a:	e7c4      	b.n	800a506 <_vfiprintf_r+0x15a>
 800a57c:	fb0c 2101 	mla	r1, ip, r1, r2
 800a580:	4604      	mov	r4, r0
 800a582:	2301      	movs	r3, #1
 800a584:	e7f0      	b.n	800a568 <_vfiprintf_r+0x1bc>
 800a586:	ab03      	add	r3, sp, #12
 800a588:	9300      	str	r3, [sp, #0]
 800a58a:	462a      	mov	r2, r5
 800a58c:	4b12      	ldr	r3, [pc, #72]	; (800a5d8 <_vfiprintf_r+0x22c>)
 800a58e:	a904      	add	r1, sp, #16
 800a590:	4630      	mov	r0, r6
 800a592:	f7fd fd23 	bl	8007fdc <_printf_float>
 800a596:	4607      	mov	r7, r0
 800a598:	1c78      	adds	r0, r7, #1
 800a59a:	d1d6      	bne.n	800a54a <_vfiprintf_r+0x19e>
 800a59c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a59e:	07d9      	lsls	r1, r3, #31
 800a5a0:	d405      	bmi.n	800a5ae <_vfiprintf_r+0x202>
 800a5a2:	89ab      	ldrh	r3, [r5, #12]
 800a5a4:	059a      	lsls	r2, r3, #22
 800a5a6:	d402      	bmi.n	800a5ae <_vfiprintf_r+0x202>
 800a5a8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a5aa:	f7fe faa4 	bl	8008af6 <__retarget_lock_release_recursive>
 800a5ae:	89ab      	ldrh	r3, [r5, #12]
 800a5b0:	065b      	lsls	r3, r3, #25
 800a5b2:	f53f af1d 	bmi.w	800a3f0 <_vfiprintf_r+0x44>
 800a5b6:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a5b8:	e71c      	b.n	800a3f4 <_vfiprintf_r+0x48>
 800a5ba:	ab03      	add	r3, sp, #12
 800a5bc:	9300      	str	r3, [sp, #0]
 800a5be:	462a      	mov	r2, r5
 800a5c0:	4b05      	ldr	r3, [pc, #20]	; (800a5d8 <_vfiprintf_r+0x22c>)
 800a5c2:	a904      	add	r1, sp, #16
 800a5c4:	4630      	mov	r0, r6
 800a5c6:	f7fd ffad 	bl	8008524 <_printf_i>
 800a5ca:	e7e4      	b.n	800a596 <_vfiprintf_r+0x1ea>
 800a5cc:	0800ad13 	.word	0x0800ad13
 800a5d0:	0800ad1d 	.word	0x0800ad1d
 800a5d4:	08007fdd 	.word	0x08007fdd
 800a5d8:	0800a389 	.word	0x0800a389
 800a5dc:	0800ad19 	.word	0x0800ad19

0800a5e0 <__swbuf_r>:
 800a5e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5e2:	460e      	mov	r6, r1
 800a5e4:	4614      	mov	r4, r2
 800a5e6:	4605      	mov	r5, r0
 800a5e8:	b118      	cbz	r0, 800a5f2 <__swbuf_r+0x12>
 800a5ea:	6a03      	ldr	r3, [r0, #32]
 800a5ec:	b90b      	cbnz	r3, 800a5f2 <__swbuf_r+0x12>
 800a5ee:	f7fe f935 	bl	800885c <__sinit>
 800a5f2:	69a3      	ldr	r3, [r4, #24]
 800a5f4:	60a3      	str	r3, [r4, #8]
 800a5f6:	89a3      	ldrh	r3, [r4, #12]
 800a5f8:	071a      	lsls	r2, r3, #28
 800a5fa:	d525      	bpl.n	800a648 <__swbuf_r+0x68>
 800a5fc:	6923      	ldr	r3, [r4, #16]
 800a5fe:	b31b      	cbz	r3, 800a648 <__swbuf_r+0x68>
 800a600:	6823      	ldr	r3, [r4, #0]
 800a602:	6922      	ldr	r2, [r4, #16]
 800a604:	1a98      	subs	r0, r3, r2
 800a606:	6963      	ldr	r3, [r4, #20]
 800a608:	b2f6      	uxtb	r6, r6
 800a60a:	4283      	cmp	r3, r0
 800a60c:	4637      	mov	r7, r6
 800a60e:	dc04      	bgt.n	800a61a <__swbuf_r+0x3a>
 800a610:	4621      	mov	r1, r4
 800a612:	4628      	mov	r0, r5
 800a614:	f7ff fdfc 	bl	800a210 <_fflush_r>
 800a618:	b9e0      	cbnz	r0, 800a654 <__swbuf_r+0x74>
 800a61a:	68a3      	ldr	r3, [r4, #8]
 800a61c:	3b01      	subs	r3, #1
 800a61e:	60a3      	str	r3, [r4, #8]
 800a620:	6823      	ldr	r3, [r4, #0]
 800a622:	1c5a      	adds	r2, r3, #1
 800a624:	6022      	str	r2, [r4, #0]
 800a626:	701e      	strb	r6, [r3, #0]
 800a628:	6962      	ldr	r2, [r4, #20]
 800a62a:	1c43      	adds	r3, r0, #1
 800a62c:	429a      	cmp	r2, r3
 800a62e:	d004      	beq.n	800a63a <__swbuf_r+0x5a>
 800a630:	89a3      	ldrh	r3, [r4, #12]
 800a632:	07db      	lsls	r3, r3, #31
 800a634:	d506      	bpl.n	800a644 <__swbuf_r+0x64>
 800a636:	2e0a      	cmp	r6, #10
 800a638:	d104      	bne.n	800a644 <__swbuf_r+0x64>
 800a63a:	4621      	mov	r1, r4
 800a63c:	4628      	mov	r0, r5
 800a63e:	f7ff fde7 	bl	800a210 <_fflush_r>
 800a642:	b938      	cbnz	r0, 800a654 <__swbuf_r+0x74>
 800a644:	4638      	mov	r0, r7
 800a646:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a648:	4621      	mov	r1, r4
 800a64a:	4628      	mov	r0, r5
 800a64c:	f000 f806 	bl	800a65c <__swsetup_r>
 800a650:	2800      	cmp	r0, #0
 800a652:	d0d5      	beq.n	800a600 <__swbuf_r+0x20>
 800a654:	f04f 37ff 	mov.w	r7, #4294967295
 800a658:	e7f4      	b.n	800a644 <__swbuf_r+0x64>
	...

0800a65c <__swsetup_r>:
 800a65c:	b538      	push	{r3, r4, r5, lr}
 800a65e:	4b2a      	ldr	r3, [pc, #168]	; (800a708 <__swsetup_r+0xac>)
 800a660:	4605      	mov	r5, r0
 800a662:	6818      	ldr	r0, [r3, #0]
 800a664:	460c      	mov	r4, r1
 800a666:	b118      	cbz	r0, 800a670 <__swsetup_r+0x14>
 800a668:	6a03      	ldr	r3, [r0, #32]
 800a66a:	b90b      	cbnz	r3, 800a670 <__swsetup_r+0x14>
 800a66c:	f7fe f8f6 	bl	800885c <__sinit>
 800a670:	89a3      	ldrh	r3, [r4, #12]
 800a672:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a676:	0718      	lsls	r0, r3, #28
 800a678:	d422      	bmi.n	800a6c0 <__swsetup_r+0x64>
 800a67a:	06d9      	lsls	r1, r3, #27
 800a67c:	d407      	bmi.n	800a68e <__swsetup_r+0x32>
 800a67e:	2309      	movs	r3, #9
 800a680:	602b      	str	r3, [r5, #0]
 800a682:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a686:	81a3      	strh	r3, [r4, #12]
 800a688:	f04f 30ff 	mov.w	r0, #4294967295
 800a68c:	e034      	b.n	800a6f8 <__swsetup_r+0x9c>
 800a68e:	0758      	lsls	r0, r3, #29
 800a690:	d512      	bpl.n	800a6b8 <__swsetup_r+0x5c>
 800a692:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a694:	b141      	cbz	r1, 800a6a8 <__swsetup_r+0x4c>
 800a696:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a69a:	4299      	cmp	r1, r3
 800a69c:	d002      	beq.n	800a6a4 <__swsetup_r+0x48>
 800a69e:	4628      	mov	r0, r5
 800a6a0:	f7ff f8b4 	bl	800980c <_free_r>
 800a6a4:	2300      	movs	r3, #0
 800a6a6:	6363      	str	r3, [r4, #52]	; 0x34
 800a6a8:	89a3      	ldrh	r3, [r4, #12]
 800a6aa:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a6ae:	81a3      	strh	r3, [r4, #12]
 800a6b0:	2300      	movs	r3, #0
 800a6b2:	6063      	str	r3, [r4, #4]
 800a6b4:	6923      	ldr	r3, [r4, #16]
 800a6b6:	6023      	str	r3, [r4, #0]
 800a6b8:	89a3      	ldrh	r3, [r4, #12]
 800a6ba:	f043 0308 	orr.w	r3, r3, #8
 800a6be:	81a3      	strh	r3, [r4, #12]
 800a6c0:	6923      	ldr	r3, [r4, #16]
 800a6c2:	b94b      	cbnz	r3, 800a6d8 <__swsetup_r+0x7c>
 800a6c4:	89a3      	ldrh	r3, [r4, #12]
 800a6c6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a6ca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a6ce:	d003      	beq.n	800a6d8 <__swsetup_r+0x7c>
 800a6d0:	4621      	mov	r1, r4
 800a6d2:	4628      	mov	r0, r5
 800a6d4:	f000 f884 	bl	800a7e0 <__smakebuf_r>
 800a6d8:	89a0      	ldrh	r0, [r4, #12]
 800a6da:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a6de:	f010 0301 	ands.w	r3, r0, #1
 800a6e2:	d00a      	beq.n	800a6fa <__swsetup_r+0x9e>
 800a6e4:	2300      	movs	r3, #0
 800a6e6:	60a3      	str	r3, [r4, #8]
 800a6e8:	6963      	ldr	r3, [r4, #20]
 800a6ea:	425b      	negs	r3, r3
 800a6ec:	61a3      	str	r3, [r4, #24]
 800a6ee:	6923      	ldr	r3, [r4, #16]
 800a6f0:	b943      	cbnz	r3, 800a704 <__swsetup_r+0xa8>
 800a6f2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a6f6:	d1c4      	bne.n	800a682 <__swsetup_r+0x26>
 800a6f8:	bd38      	pop	{r3, r4, r5, pc}
 800a6fa:	0781      	lsls	r1, r0, #30
 800a6fc:	bf58      	it	pl
 800a6fe:	6963      	ldrpl	r3, [r4, #20]
 800a700:	60a3      	str	r3, [r4, #8]
 800a702:	e7f4      	b.n	800a6ee <__swsetup_r+0x92>
 800a704:	2000      	movs	r0, #0
 800a706:	e7f7      	b.n	800a6f8 <__swsetup_r+0x9c>
 800a708:	20000074 	.word	0x20000074

0800a70c <_raise_r>:
 800a70c:	291f      	cmp	r1, #31
 800a70e:	b538      	push	{r3, r4, r5, lr}
 800a710:	4604      	mov	r4, r0
 800a712:	460d      	mov	r5, r1
 800a714:	d904      	bls.n	800a720 <_raise_r+0x14>
 800a716:	2316      	movs	r3, #22
 800a718:	6003      	str	r3, [r0, #0]
 800a71a:	f04f 30ff 	mov.w	r0, #4294967295
 800a71e:	bd38      	pop	{r3, r4, r5, pc}
 800a720:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800a722:	b112      	cbz	r2, 800a72a <_raise_r+0x1e>
 800a724:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a728:	b94b      	cbnz	r3, 800a73e <_raise_r+0x32>
 800a72a:	4620      	mov	r0, r4
 800a72c:	f000 f830 	bl	800a790 <_getpid_r>
 800a730:	462a      	mov	r2, r5
 800a732:	4601      	mov	r1, r0
 800a734:	4620      	mov	r0, r4
 800a736:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a73a:	f000 b817 	b.w	800a76c <_kill_r>
 800a73e:	2b01      	cmp	r3, #1
 800a740:	d00a      	beq.n	800a758 <_raise_r+0x4c>
 800a742:	1c59      	adds	r1, r3, #1
 800a744:	d103      	bne.n	800a74e <_raise_r+0x42>
 800a746:	2316      	movs	r3, #22
 800a748:	6003      	str	r3, [r0, #0]
 800a74a:	2001      	movs	r0, #1
 800a74c:	e7e7      	b.n	800a71e <_raise_r+0x12>
 800a74e:	2400      	movs	r4, #0
 800a750:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a754:	4628      	mov	r0, r5
 800a756:	4798      	blx	r3
 800a758:	2000      	movs	r0, #0
 800a75a:	e7e0      	b.n	800a71e <_raise_r+0x12>

0800a75c <raise>:
 800a75c:	4b02      	ldr	r3, [pc, #8]	; (800a768 <raise+0xc>)
 800a75e:	4601      	mov	r1, r0
 800a760:	6818      	ldr	r0, [r3, #0]
 800a762:	f7ff bfd3 	b.w	800a70c <_raise_r>
 800a766:	bf00      	nop
 800a768:	20000074 	.word	0x20000074

0800a76c <_kill_r>:
 800a76c:	b538      	push	{r3, r4, r5, lr}
 800a76e:	4d07      	ldr	r5, [pc, #28]	; (800a78c <_kill_r+0x20>)
 800a770:	2300      	movs	r3, #0
 800a772:	4604      	mov	r4, r0
 800a774:	4608      	mov	r0, r1
 800a776:	4611      	mov	r1, r2
 800a778:	602b      	str	r3, [r5, #0]
 800a77a:	f7f7 febd 	bl	80024f8 <_kill>
 800a77e:	1c43      	adds	r3, r0, #1
 800a780:	d102      	bne.n	800a788 <_kill_r+0x1c>
 800a782:	682b      	ldr	r3, [r5, #0]
 800a784:	b103      	cbz	r3, 800a788 <_kill_r+0x1c>
 800a786:	6023      	str	r3, [r4, #0]
 800a788:	bd38      	pop	{r3, r4, r5, pc}
 800a78a:	bf00      	nop
 800a78c:	200045b8 	.word	0x200045b8

0800a790 <_getpid_r>:
 800a790:	f7f7 beaa 	b.w	80024e8 <_getpid>

0800a794 <__swhatbuf_r>:
 800a794:	b570      	push	{r4, r5, r6, lr}
 800a796:	460c      	mov	r4, r1
 800a798:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a79c:	2900      	cmp	r1, #0
 800a79e:	b096      	sub	sp, #88	; 0x58
 800a7a0:	4615      	mov	r5, r2
 800a7a2:	461e      	mov	r6, r3
 800a7a4:	da0d      	bge.n	800a7c2 <__swhatbuf_r+0x2e>
 800a7a6:	89a3      	ldrh	r3, [r4, #12]
 800a7a8:	f013 0f80 	tst.w	r3, #128	; 0x80
 800a7ac:	f04f 0100 	mov.w	r1, #0
 800a7b0:	bf0c      	ite	eq
 800a7b2:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800a7b6:	2340      	movne	r3, #64	; 0x40
 800a7b8:	2000      	movs	r0, #0
 800a7ba:	6031      	str	r1, [r6, #0]
 800a7bc:	602b      	str	r3, [r5, #0]
 800a7be:	b016      	add	sp, #88	; 0x58
 800a7c0:	bd70      	pop	{r4, r5, r6, pc}
 800a7c2:	466a      	mov	r2, sp
 800a7c4:	f000 f848 	bl	800a858 <_fstat_r>
 800a7c8:	2800      	cmp	r0, #0
 800a7ca:	dbec      	blt.n	800a7a6 <__swhatbuf_r+0x12>
 800a7cc:	9901      	ldr	r1, [sp, #4]
 800a7ce:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800a7d2:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800a7d6:	4259      	negs	r1, r3
 800a7d8:	4159      	adcs	r1, r3
 800a7da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a7de:	e7eb      	b.n	800a7b8 <__swhatbuf_r+0x24>

0800a7e0 <__smakebuf_r>:
 800a7e0:	898b      	ldrh	r3, [r1, #12]
 800a7e2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a7e4:	079d      	lsls	r5, r3, #30
 800a7e6:	4606      	mov	r6, r0
 800a7e8:	460c      	mov	r4, r1
 800a7ea:	d507      	bpl.n	800a7fc <__smakebuf_r+0x1c>
 800a7ec:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a7f0:	6023      	str	r3, [r4, #0]
 800a7f2:	6123      	str	r3, [r4, #16]
 800a7f4:	2301      	movs	r3, #1
 800a7f6:	6163      	str	r3, [r4, #20]
 800a7f8:	b002      	add	sp, #8
 800a7fa:	bd70      	pop	{r4, r5, r6, pc}
 800a7fc:	ab01      	add	r3, sp, #4
 800a7fe:	466a      	mov	r2, sp
 800a800:	f7ff ffc8 	bl	800a794 <__swhatbuf_r>
 800a804:	9900      	ldr	r1, [sp, #0]
 800a806:	4605      	mov	r5, r0
 800a808:	4630      	mov	r0, r6
 800a80a:	f7ff f873 	bl	80098f4 <_malloc_r>
 800a80e:	b948      	cbnz	r0, 800a824 <__smakebuf_r+0x44>
 800a810:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a814:	059a      	lsls	r2, r3, #22
 800a816:	d4ef      	bmi.n	800a7f8 <__smakebuf_r+0x18>
 800a818:	f023 0303 	bic.w	r3, r3, #3
 800a81c:	f043 0302 	orr.w	r3, r3, #2
 800a820:	81a3      	strh	r3, [r4, #12]
 800a822:	e7e3      	b.n	800a7ec <__smakebuf_r+0xc>
 800a824:	89a3      	ldrh	r3, [r4, #12]
 800a826:	6020      	str	r0, [r4, #0]
 800a828:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a82c:	81a3      	strh	r3, [r4, #12]
 800a82e:	9b00      	ldr	r3, [sp, #0]
 800a830:	6163      	str	r3, [r4, #20]
 800a832:	9b01      	ldr	r3, [sp, #4]
 800a834:	6120      	str	r0, [r4, #16]
 800a836:	b15b      	cbz	r3, 800a850 <__smakebuf_r+0x70>
 800a838:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a83c:	4630      	mov	r0, r6
 800a83e:	f000 f81d 	bl	800a87c <_isatty_r>
 800a842:	b128      	cbz	r0, 800a850 <__smakebuf_r+0x70>
 800a844:	89a3      	ldrh	r3, [r4, #12]
 800a846:	f023 0303 	bic.w	r3, r3, #3
 800a84a:	f043 0301 	orr.w	r3, r3, #1
 800a84e:	81a3      	strh	r3, [r4, #12]
 800a850:	89a3      	ldrh	r3, [r4, #12]
 800a852:	431d      	orrs	r5, r3
 800a854:	81a5      	strh	r5, [r4, #12]
 800a856:	e7cf      	b.n	800a7f8 <__smakebuf_r+0x18>

0800a858 <_fstat_r>:
 800a858:	b538      	push	{r3, r4, r5, lr}
 800a85a:	4d07      	ldr	r5, [pc, #28]	; (800a878 <_fstat_r+0x20>)
 800a85c:	2300      	movs	r3, #0
 800a85e:	4604      	mov	r4, r0
 800a860:	4608      	mov	r0, r1
 800a862:	4611      	mov	r1, r2
 800a864:	602b      	str	r3, [r5, #0]
 800a866:	f7f7 fea6 	bl	80025b6 <_fstat>
 800a86a:	1c43      	adds	r3, r0, #1
 800a86c:	d102      	bne.n	800a874 <_fstat_r+0x1c>
 800a86e:	682b      	ldr	r3, [r5, #0]
 800a870:	b103      	cbz	r3, 800a874 <_fstat_r+0x1c>
 800a872:	6023      	str	r3, [r4, #0]
 800a874:	bd38      	pop	{r3, r4, r5, pc}
 800a876:	bf00      	nop
 800a878:	200045b8 	.word	0x200045b8

0800a87c <_isatty_r>:
 800a87c:	b538      	push	{r3, r4, r5, lr}
 800a87e:	4d06      	ldr	r5, [pc, #24]	; (800a898 <_isatty_r+0x1c>)
 800a880:	2300      	movs	r3, #0
 800a882:	4604      	mov	r4, r0
 800a884:	4608      	mov	r0, r1
 800a886:	602b      	str	r3, [r5, #0]
 800a888:	f7f7 fea5 	bl	80025d6 <_isatty>
 800a88c:	1c43      	adds	r3, r0, #1
 800a88e:	d102      	bne.n	800a896 <_isatty_r+0x1a>
 800a890:	682b      	ldr	r3, [r5, #0]
 800a892:	b103      	cbz	r3, 800a896 <_isatty_r+0x1a>
 800a894:	6023      	str	r3, [r4, #0]
 800a896:	bd38      	pop	{r3, r4, r5, pc}
 800a898:	200045b8 	.word	0x200045b8

0800a89c <_init>:
 800a89c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a89e:	bf00      	nop
 800a8a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a8a2:	bc08      	pop	{r3}
 800a8a4:	469e      	mov	lr, r3
 800a8a6:	4770      	bx	lr

0800a8a8 <_fini>:
 800a8a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8aa:	bf00      	nop
 800a8ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a8ae:	bc08      	pop	{r3}
 800a8b0:	469e      	mov	lr, r3
 800a8b2:	4770      	bx	lr
