#------------------------------------------------------------------------------#
# Directories Declarations                                                     #
#------------------------------------------------------------------------------#
CUR_DIR=$(PWD)
TESTBENCH=TESTBENCH
RTL_DIR=RTL
SIM=./simv
VCS=vcs

verif1: clean
	python3 data_generator.py --mode 0 --target_dir verif1 --ncases 10
	cp verif1/input.txt verif1/input.bk
	mv verif1/input.txt $(TESTBENCH)/
	$(VCS) -o simv -full64 -debug_access+all -sverilog +incdir+$(TESTBENCH)+$(RTL_DIR) $(TESTBENCH)/TESTBENCH.v +define+RTL
	$(SIM) +access+r

verif2: clean
	python3 data_generator.py --mode 1 --target_dir verif2 --ncases 10
	cp verif2/input.txt verif2/input.bk
	mv verif2/input.txt $(TESTBENCH)/
	$(VCS) -o simv -full64 -debug_access+all -sverilog +incdir+$(TESTBENCH)+$(RTL_DIR) $(TESTBENCH)/TESTBENCH.v +define+RTL
	$(SIM) +access+r

verif3: clean
	python3 data_generator.py --mode 2 --target_dir verif3 --ncases 10
	cp verif3/input.txt verif3/input.bk
	mv verif3/input.txt $(TESTBENCH)/
	$(VCS) -o simv -full64 -debug_access+all -sverilog +incdir+$(TESTBENCH)+$(RTL_DIR) $(TESTBENCH)/TESTBENCH.v +define+RTL
	$(SIM) +access+r

verif4: clean
	python3 data_generator.py --mode 3 --target_dir verif4 --ncases 50
	cp verif4/input.txt verif4/input.bk
	mv verif4/input.txt $(TESTBENCH)/
	$(VCS) -o simv -full64 -debug_access+all -sverilog +incdir+$(TESTBENCH)+$(RTL_DIR) $(TESTBENCH)/TESTBENCH.v +define+RTL
	$(SIM) +access+r

# verif_signed is not a part of lab 3
verif_signed: clean
	python3 data_generator.py --mode 4 --target_dir verif5 --ncases 50
	cp verif5/input.txt verif5/input.bk
	mv verif5/input.txt $(TESTBENCH)/
	$(VCS) -o simv -full64 -debug_access+all -sverilog +incdir+$(TESTBENCH)+$(RTL_DIR) $(TESTBENCH)/TESTBENCH.v +define+RTL
	$(SIM) +access+r

clean:
	rm -rf verif* simv* csrc* ucli.key DVEfiles
