Analysis & Synthesis report for PLL
Thu Sep 01 18:08:48 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for pwm:Uwav0_0|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 15. Source assignments for pwm:Uwav0_1|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 16. Source assignments for pwm:Uwav0_2|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 17. Source assignments for pwm:Uwav0_3|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 18. Source assignments for pwm:Uwav0_4|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 19. Source assignments for pwm:Uwav0_5|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 20. Source assignments for pwm:Uwav0_6|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 21. Source assignments for pwm:Uwav0_7|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 22. Source assignments for pwm:Uwav1_0|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 23. Source assignments for pwm:Uwav1_1|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 24. Source assignments for pwm:Uwav1_2|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 25. Source assignments for pwm:Uwav1_3|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 26. Source assignments for pwm:Uwav1_4|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 27. Source assignments for pwm:Uwav1_5|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 28. Source assignments for pwm:Uwav1_6|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 29. Source assignments for pwm:Uwav1_7|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 30. Source assignments for pwm:Uwav2_0|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 31. Source assignments for pwm:Uwav2_1|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 32. Source assignments for pwm:Uwav2_2|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 33. Source assignments for pwm:Uwav2_3|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 34. Source assignments for pwm:Uwav2_4|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 35. Source assignments for pwm:Uwav2_5|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 36. Source assignments for pwm:Uwav2_6|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 37. Source assignments for pwm:Uwav2_7|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 38. Source assignments for pwm:Uwav3_0|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 39. Source assignments for pwm:Uwav3_1|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 40. Source assignments for pwm:Uwav3_2|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 41. Source assignments for pwm:Uwav3_3|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 42. Source assignments for pwm:Uwav3_4|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 43. Source assignments for pwm:Uwav3_5|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 44. Source assignments for pwm:Uwav3_6|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 45. Source assignments for pwm:Uwav3_7|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 46. Source assignments for pwm:Uwav4_0|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 47. Source assignments for pwm:Uwav4_1|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 48. Source assignments for pwm:Uwav4_2|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 49. Source assignments for pwm:Uwav4_3|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 50. Source assignments for pwm:Uwav4_4|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 51. Source assignments for pwm:Uwav4_5|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 52. Source assignments for pwm:Uwav4_6|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 53. Source assignments for pwm:Uwav4_7|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 54. Source assignments for pwm:Uwav5_0|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 55. Source assignments for pwm:Uwav5_1|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 56. Source assignments for pwm:Uwav5_2|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 57. Source assignments for pwm:Uwav5_3|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 58. Source assignments for pwm:Uwav5_4|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 59. Source assignments for pwm:Uwav5_5|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 60. Source assignments for pwm:Uwav5_6|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 61. Source assignments for pwm:Uwav5_7|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 62. Source assignments for pwm:Uwav6_0|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 63. Source assignments for pwm:Uwav6_1|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 64. Source assignments for pwm:Uwav6_2|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 65. Source assignments for pwm:Uwav6_3|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 66. Source assignments for pwm:Uwav6_4|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 67. Source assignments for pwm:Uwav6_5|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 68. Source assignments for pwm:Uwav6_6|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 69. Source assignments for pwm:Uwav6_7|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 70. Source assignments for pwm:Uwav7_0|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 71. Source assignments for pwm:Uwav7_1|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 72. Source assignments for pwm:Uwav7_2|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 73. Source assignments for pwm:Uwav7_3|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 74. Source assignments for pwm:Uwav7_4|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 75. Source assignments for pwm:Uwav7_5|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 76. Source assignments for pwm:Uwav7_6|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 77. Source assignments for pwm:Uwav7_7|altsyncram:altsyncram_component|altsyncram_0191:auto_generated
 78. Parameter Settings for User Entity Instance: PLL:UPLL|altpll:altpll_component
 79. Parameter Settings for User Entity Instance: pwm:Uwav0_0|altsyncram:altsyncram_component
 80. Parameter Settings for User Entity Instance: pwm:Uwav0_1|altsyncram:altsyncram_component
 81. Parameter Settings for User Entity Instance: pwm:Uwav0_2|altsyncram:altsyncram_component
 82. Parameter Settings for User Entity Instance: pwm:Uwav0_3|altsyncram:altsyncram_component
 83. Parameter Settings for User Entity Instance: pwm:Uwav0_4|altsyncram:altsyncram_component
 84. Parameter Settings for User Entity Instance: pwm:Uwav0_5|altsyncram:altsyncram_component
 85. Parameter Settings for User Entity Instance: pwm:Uwav0_6|altsyncram:altsyncram_component
 86. Parameter Settings for User Entity Instance: pwm:Uwav0_7|altsyncram:altsyncram_component
 87. Parameter Settings for User Entity Instance: pwm:Uwav1_0|altsyncram:altsyncram_component
 88. Parameter Settings for User Entity Instance: pwm:Uwav1_1|altsyncram:altsyncram_component
 89. Parameter Settings for User Entity Instance: pwm:Uwav1_2|altsyncram:altsyncram_component
 90. Parameter Settings for User Entity Instance: pwm:Uwav1_3|altsyncram:altsyncram_component
 91. Parameter Settings for User Entity Instance: pwm:Uwav1_4|altsyncram:altsyncram_component
 92. Parameter Settings for User Entity Instance: pwm:Uwav1_5|altsyncram:altsyncram_component
 93. Parameter Settings for User Entity Instance: pwm:Uwav1_6|altsyncram:altsyncram_component
 94. Parameter Settings for User Entity Instance: pwm:Uwav1_7|altsyncram:altsyncram_component
 95. Parameter Settings for User Entity Instance: pwm:Uwav2_0|altsyncram:altsyncram_component
 96. Parameter Settings for User Entity Instance: pwm:Uwav2_1|altsyncram:altsyncram_component
 97. Parameter Settings for User Entity Instance: pwm:Uwav2_2|altsyncram:altsyncram_component
 98. Parameter Settings for User Entity Instance: pwm:Uwav2_3|altsyncram:altsyncram_component
 99. Parameter Settings for User Entity Instance: pwm:Uwav2_4|altsyncram:altsyncram_component
100. Parameter Settings for User Entity Instance: pwm:Uwav2_5|altsyncram:altsyncram_component
101. Parameter Settings for User Entity Instance: pwm:Uwav2_6|altsyncram:altsyncram_component
102. Parameter Settings for User Entity Instance: pwm:Uwav2_7|altsyncram:altsyncram_component
103. Parameter Settings for User Entity Instance: pwm:Uwav3_0|altsyncram:altsyncram_component
104. Parameter Settings for User Entity Instance: pwm:Uwav3_1|altsyncram:altsyncram_component
105. Parameter Settings for User Entity Instance: pwm:Uwav3_2|altsyncram:altsyncram_component
106. Parameter Settings for User Entity Instance: pwm:Uwav3_3|altsyncram:altsyncram_component
107. Parameter Settings for User Entity Instance: pwm:Uwav3_4|altsyncram:altsyncram_component
108. Parameter Settings for User Entity Instance: pwm:Uwav3_5|altsyncram:altsyncram_component
109. Parameter Settings for User Entity Instance: pwm:Uwav3_6|altsyncram:altsyncram_component
110. Parameter Settings for User Entity Instance: pwm:Uwav3_7|altsyncram:altsyncram_component
111. Parameter Settings for User Entity Instance: pwm:Uwav4_0|altsyncram:altsyncram_component
112. Parameter Settings for User Entity Instance: pwm:Uwav4_1|altsyncram:altsyncram_component
113. Parameter Settings for User Entity Instance: pwm:Uwav4_2|altsyncram:altsyncram_component
114. Parameter Settings for User Entity Instance: pwm:Uwav4_3|altsyncram:altsyncram_component
115. Parameter Settings for User Entity Instance: pwm:Uwav4_4|altsyncram:altsyncram_component
116. Parameter Settings for User Entity Instance: pwm:Uwav4_5|altsyncram:altsyncram_component
117. Parameter Settings for User Entity Instance: pwm:Uwav4_6|altsyncram:altsyncram_component
118. Parameter Settings for User Entity Instance: pwm:Uwav4_7|altsyncram:altsyncram_component
119. Parameter Settings for User Entity Instance: pwm:Uwav5_0|altsyncram:altsyncram_component
120. Parameter Settings for User Entity Instance: pwm:Uwav5_1|altsyncram:altsyncram_component
121. Parameter Settings for User Entity Instance: pwm:Uwav5_2|altsyncram:altsyncram_component
122. Parameter Settings for User Entity Instance: pwm:Uwav5_3|altsyncram:altsyncram_component
123. Parameter Settings for User Entity Instance: pwm:Uwav5_4|altsyncram:altsyncram_component
124. Parameter Settings for User Entity Instance: pwm:Uwav5_5|altsyncram:altsyncram_component
125. Parameter Settings for User Entity Instance: pwm:Uwav5_6|altsyncram:altsyncram_component
126. Parameter Settings for User Entity Instance: pwm:Uwav5_7|altsyncram:altsyncram_component
127. Parameter Settings for User Entity Instance: pwm:Uwav6_0|altsyncram:altsyncram_component
128. Parameter Settings for User Entity Instance: pwm:Uwav6_1|altsyncram:altsyncram_component
129. Parameter Settings for User Entity Instance: pwm:Uwav6_2|altsyncram:altsyncram_component
130. Parameter Settings for User Entity Instance: pwm:Uwav6_3|altsyncram:altsyncram_component
131. Parameter Settings for User Entity Instance: pwm:Uwav6_4|altsyncram:altsyncram_component
132. Parameter Settings for User Entity Instance: pwm:Uwav6_5|altsyncram:altsyncram_component
133. Parameter Settings for User Entity Instance: pwm:Uwav6_6|altsyncram:altsyncram_component
134. Parameter Settings for User Entity Instance: pwm:Uwav6_7|altsyncram:altsyncram_component
135. Parameter Settings for User Entity Instance: pwm:Uwav7_0|altsyncram:altsyncram_component
136. Parameter Settings for User Entity Instance: pwm:Uwav7_1|altsyncram:altsyncram_component
137. Parameter Settings for User Entity Instance: pwm:Uwav7_2|altsyncram:altsyncram_component
138. Parameter Settings for User Entity Instance: pwm:Uwav7_3|altsyncram:altsyncram_component
139. Parameter Settings for User Entity Instance: pwm:Uwav7_4|altsyncram:altsyncram_component
140. Parameter Settings for User Entity Instance: pwm:Uwav7_5|altsyncram:altsyncram_component
141. Parameter Settings for User Entity Instance: pwm:Uwav7_6|altsyncram:altsyncram_component
142. Parameter Settings for User Entity Instance: pwm:Uwav7_7|altsyncram:altsyncram_component
143. altpll Parameter Settings by Entity Instance
144. altsyncram Parameter Settings by Entity Instance
145. Port Connectivity Checks: "my_uart_tx:Umy_uart_tx"
146. Port Connectivity Checks: "PLL:UPLL"
147. Elapsed Time Per Partition
148. Analysis & Synthesis Messages
149. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Sep 01 18:08:48 2022            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; PLL                                              ;
; Top-level Entity Name              ; pll_top                                          ;
; Family                             ; Cyclone IV E                                     ;
; Total logic elements               ; 521                                              ;
;     Total combinational functions  ; 475                                              ;
;     Dedicated logic registers      ; 218                                              ;
; Total registers                    ; 218                                              ;
; Total pins                         ; 71                                               ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 65,536                                           ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 1                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                                      ; pll_top            ; PLL                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                          ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                      ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------+---------+
; ../Source/my_uart_tx.v           ; yes             ; User Verilog HDL File        ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/my_uart_tx.v            ;         ;
; ../Source/my_uart_rx.v           ; yes             ; User Verilog HDL File        ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/my_uart_rx.v            ;         ;
; ../Source/speed_setting.v        ; yes             ; User Verilog HDL File        ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/speed_setting.v         ;         ;
; ../Source/pll_top.v              ; yes             ; User Verilog HDL File        ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pll_top.v               ;         ;
; PLL.v                            ; yes             ; User Wizard-Generated File   ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Project/PLL.v                  ;         ;
; ../Source/pwm.v                  ; yes             ; User Wizard-Generated File   ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v                   ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf                                      ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                  ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc                                 ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc                               ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc                               ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Project/db/pll_altpll.v        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                  ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                           ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                     ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                  ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                   ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                      ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                      ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                    ;         ;
; db/altsyncram_0191.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Project/db/altsyncram_0191.tdf ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                               ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                       ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Estimated Total logic elements              ; 521                                                                         ;
;                                             ;                                                                             ;
; Total combinational functions               ; 475                                                                         ;
; Logic element usage by number of LUT inputs ;                                                                             ;
;     -- 4 input functions                    ; 323                                                                         ;
;     -- 3 input functions                    ; 74                                                                          ;
;     -- <=2 input functions                  ; 78                                                                          ;
;                                             ;                                                                             ;
; Logic elements by mode                      ;                                                                             ;
;     -- normal mode                          ; 430                                                                         ;
;     -- arithmetic mode                      ; 45                                                                          ;
;                                             ;                                                                             ;
; Total registers                             ; 218                                                                         ;
;     -- Dedicated logic registers            ; 218                                                                         ;
;     -- I/O registers                        ; 0                                                                           ;
;                                             ;                                                                             ;
; I/O pins                                    ; 71                                                                          ;
; Total memory bits                           ; 65536                                                                       ;
; Embedded Multiplier 9-bit elements          ; 0                                                                           ;
; Total PLLs                                  ; 1                                                                           ;
;     -- PLLs                                 ; 1                                                                           ;
;                                             ;                                                                             ;
; Maximum fan-out node                        ; PLL:UPLL|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 150                                                                         ;
; Total fan-out                               ; 3300                                                                        ;
; Average fan-out                             ; 3.67                                                                        ;
+---------------------------------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                        ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                 ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------+--------------+
; |pll_top                                  ; 475 (380)         ; 218 (144)    ; 65536       ; 0            ; 0       ; 0         ; 71   ; 0            ; |pll_top                                                                            ; work         ;
;    |PLL:UPLL|                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|PLL:UPLL                                                                   ; work         ;
;       |altpll:altpll_component|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|PLL:UPLL|altpll:altpll_component                                           ; work         ;
;          |PLL_altpll:auto_generated|      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|PLL:UPLL|altpll:altpll_component|PLL_altpll:auto_generated                 ; work         ;
;    |my_uart_rx:Umy_uart_rx|               ; 27 (27)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|my_uart_rx:Umy_uart_rx                                                     ; work         ;
;    |my_uart_tx:Umy_uart_tx|               ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|my_uart_tx:Umy_uart_tx                                                     ; work         ;
;    |pwm:Uwav0_0|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav0_0                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav0_0|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav0_0|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav0_1|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav0_1                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav0_1|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav0_1|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav0_2|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav0_2                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav0_2|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav0_2|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav0_3|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav0_3                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav0_3|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav0_3|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav0_4|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav0_4                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav0_4|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav0_4|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav0_5|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav0_5                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav0_5|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav0_5|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav0_6|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav0_6                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav0_6|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav0_6|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav0_7|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav0_7                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav0_7|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav0_7|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav1_0|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav1_0                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav1_0|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav1_0|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav1_1|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav1_1                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav1_1|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav1_1|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav1_2|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav1_2                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav1_2|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav1_2|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav1_3|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav1_3                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav1_3|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav1_3|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav1_4|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav1_4                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav1_4|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav1_4|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav1_5|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav1_5                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav1_5|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav1_5|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav1_6|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav1_6                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav1_6|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav1_6|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav1_7|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav1_7                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav1_7|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav1_7|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav2_0|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav2_0                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav2_0|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav2_0|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav2_1|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav2_1                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav2_1|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav2_1|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav2_2|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav2_2                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav2_2|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav2_2|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav2_3|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav2_3                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav2_3|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav2_3|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav2_4|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav2_4                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav2_4|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav2_4|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav2_5|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav2_5                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav2_5|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav2_5|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav2_6|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav2_6                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav2_6|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav2_6|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav2_7|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav2_7                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav2_7|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav2_7|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav3_0|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav3_0                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav3_0|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav3_0|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav3_1|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav3_1                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav3_1|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav3_1|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav3_2|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav3_2                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav3_2|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav3_2|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav3_3|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav3_3                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav3_3|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav3_3|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav3_4|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav3_4                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav3_4|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav3_4|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav3_5|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav3_5                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav3_5|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav3_5|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav3_6|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav3_6                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav3_6|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav3_6|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav3_7|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav3_7                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav3_7|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav3_7|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav4_0|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav4_0                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav4_0|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav4_0|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav4_1|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav4_1                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav4_1|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav4_1|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav4_2|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav4_2                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav4_2|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav4_2|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav4_3|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav4_3                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav4_3|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav4_3|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav4_4|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav4_4                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav4_4|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav4_4|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav4_5|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav4_5                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav4_5|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav4_5|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav4_6|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav4_6                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav4_6|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav4_6|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav4_7|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav4_7                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav4_7|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav4_7|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav5_0|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav5_0                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav5_0|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav5_0|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav5_1|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav5_1                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav5_1|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav5_1|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav5_2|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav5_2                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav5_2|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav5_2|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav5_3|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav5_3                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav5_3|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav5_3|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav5_4|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav5_4                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav5_4|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav5_4|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav5_5|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav5_5                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav5_5|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav5_5|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav5_6|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav5_6                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav5_6|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav5_6|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav5_7|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav5_7                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav5_7|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav5_7|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav6_0|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav6_0                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav6_0|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav6_0|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav6_1|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav6_1                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav6_1|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav6_1|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav6_2|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav6_2                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav6_2|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav6_2|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav6_3|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav6_3                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav6_3|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav6_3|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav6_4|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav6_4                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav6_4|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav6_4|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav6_5|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav6_5                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav6_5|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav6_5|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav6_6|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav6_6                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav6_6|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav6_6|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav6_7|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav6_7                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav6_7|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav6_7|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav7_0|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav7_0                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav7_0|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav7_0|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav7_1|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav7_1                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav7_1|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav7_1|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav7_2|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav7_2                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav7_2|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav7_2|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav7_3|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav7_3                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav7_3|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav7_3|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav7_4|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav7_4                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav7_4|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav7_4|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav7_5|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav7_5                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav7_5|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav7_5|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav7_6|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav7_6                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav7_6|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav7_6|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |pwm:Uwav7_7|                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav7_7                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav7_7|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_0191:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|pwm:Uwav7_7|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ; work         ;
;    |speed_setting:Uspeed_rx|              ; 25 (25)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|speed_setting:Uspeed_rx                                                    ; work         ;
;    |speed_setting:Uspeed_tx|              ; 25 (25)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |pll_top|speed_setting:Uspeed_tx                                                    ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                 ;
+---------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------+
; Name                                                                                  ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF     ;
+---------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------+
; pwm:Uwav0_0|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav0_1|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav0_2|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav0_3|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav0_4|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav0_5|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav0_6|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav0_7|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav1_0|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav1_1|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav1_2|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav1_3|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav1_4|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav1_5|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav1_6|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav1_7|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav2_0|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav2_1|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav2_2|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav2_3|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav2_4|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav2_5|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav2_6|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav2_7|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav3_0|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav3_1|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav3_2|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav3_3|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav3_4|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav3_5|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav3_6|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav3_7|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav4_0|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav4_1|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav4_2|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav4_3|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav4_4|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav4_5|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav4_6|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav4_7|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav5_0|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav5_1|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav5_2|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav5_3|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav5_4|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav5_5|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav5_6|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav5_7|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav6_0|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav6_1|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav6_2|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav6_3|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav6_4|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav6_5|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav6_6|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav6_7|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav7_0|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav7_1|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav7_2|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav7_3|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav7_4|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav7_5|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav7_6|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
; pwm:Uwav7_7|altsyncram:altsyncram_component|altsyncram_0191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 1            ; --           ; --           ; 1024 ; pwm.mif ;
+---------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                   ;
+--------+--------------+---------+--------------+--------------+----------------------+----------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance      ; IP Include File                                                                  ;
+--------+--------------+---------+--------------+--------------+----------------------+----------------------------------------------------------------------------------+
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |pll_top|PLL:UPLL    ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Project/PLL.v ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav0_0 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav0_1 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav0_2 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav0_3 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav0_4 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav0_5 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav0_6 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav0_7 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav1_0 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav1_1 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav1_2 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav1_3 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav1_4 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav1_5 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav1_6 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav1_7 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav2_0 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav2_1 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav2_2 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav2_3 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav2_4 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav2_5 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav2_6 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav2_7 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav3_0 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav3_1 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav3_2 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav3_3 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav3_4 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav3_5 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav3_6 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav3_7 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav4_0 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav4_1 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav4_2 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav4_3 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav4_4 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav4_5 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav4_6 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav4_7 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav5_0 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav5_1 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav5_2 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav5_3 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav5_4 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav5_5 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav5_6 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav5_7 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav6_0 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav6_1 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav6_2 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav6_3 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav6_4 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav6_5 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav6_6 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav6_7 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav7_0 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav7_1 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav7_2 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav7_3 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav7_4 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav7_5 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav7_6 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |pll_top|pwm:Uwav7_7 ; C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Source/pwm.v  ;
+--------+--------------+---------+--------------+--------------+----------------------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                      ;
+------------------------------------------+----------------------------------------------+
; Register name                            ; Reason for Removal                           ;
+------------------------------------------+----------------------------------------------+
; delay[0,1]                               ; Stuck at GND due to stuck port data_in       ;
; my_uart_rx:Umy_uart_rx|rx_int            ; Merged with my_uart_rx:Umy_uart_rx|bps_start ;
; addr[0][1][0]                            ; Merged with addr[0][0][0]                    ;
; addr[0][2][0]                            ; Merged with addr[0][0][0]                    ;
; addr[0][3][0]                            ; Merged with addr[0][0][0]                    ;
; addr[0][4][0]                            ; Merged with addr[0][0][0]                    ;
; addr[0][5][0]                            ; Merged with addr[0][0][0]                    ;
; addr[0][6][0]                            ; Merged with addr[0][0][0]                    ;
; addr[0][7][0]                            ; Merged with addr[0][0][0]                    ;
; addr[1][0][0]                            ; Merged with addr[0][0][0]                    ;
; addr[1][1][0]                            ; Merged with addr[0][0][0]                    ;
; addr[1][2][0]                            ; Merged with addr[0][0][0]                    ;
; addr[1][3][0]                            ; Merged with addr[0][0][0]                    ;
; addr[1][4][0]                            ; Merged with addr[0][0][0]                    ;
; addr[1][5][0]                            ; Merged with addr[0][0][0]                    ;
; addr[1][6][0]                            ; Merged with addr[0][0][0]                    ;
; addr[1][7][0]                            ; Merged with addr[0][0][0]                    ;
; addr[2][0][0]                            ; Merged with addr[0][0][0]                    ;
; addr[2][1][0]                            ; Merged with addr[0][0][0]                    ;
; addr[2][2][0]                            ; Merged with addr[0][0][0]                    ;
; addr[2][3][0]                            ; Merged with addr[0][0][0]                    ;
; addr[2][4][0]                            ; Merged with addr[0][0][0]                    ;
; addr[2][5][0]                            ; Merged with addr[0][0][0]                    ;
; addr[2][6][0]                            ; Merged with addr[0][0][0]                    ;
; addr[2][7][0]                            ; Merged with addr[0][0][0]                    ;
; addr[3][0][0]                            ; Merged with addr[0][0][0]                    ;
; addr[3][1][0]                            ; Merged with addr[0][0][0]                    ;
; addr[3][2][0]                            ; Merged with addr[0][0][0]                    ;
; addr[3][3][0]                            ; Merged with addr[0][0][0]                    ;
; addr[3][4][0]                            ; Merged with addr[0][0][0]                    ;
; addr[3][5][0]                            ; Merged with addr[0][0][0]                    ;
; addr[3][6][0]                            ; Merged with addr[0][0][0]                    ;
; addr[3][7][0]                            ; Merged with addr[0][0][0]                    ;
; addr[4][0][0]                            ; Merged with addr[0][0][0]                    ;
; addr[4][1][0]                            ; Merged with addr[0][0][0]                    ;
; addr[4][2][0]                            ; Merged with addr[0][0][0]                    ;
; addr[4][3][0]                            ; Merged with addr[0][0][0]                    ;
; addr[4][4][0]                            ; Merged with addr[0][0][0]                    ;
; addr[4][5][0]                            ; Merged with addr[0][0][0]                    ;
; addr[4][6][0]                            ; Merged with addr[0][0][0]                    ;
; addr[4][7][0]                            ; Merged with addr[0][0][0]                    ;
; addr[5][0][0]                            ; Merged with addr[0][0][0]                    ;
; addr[5][1][0]                            ; Merged with addr[0][0][0]                    ;
; addr[5][2][0]                            ; Merged with addr[0][0][0]                    ;
; addr[5][3][0]                            ; Merged with addr[0][0][0]                    ;
; addr[5][4][0]                            ; Merged with addr[0][0][0]                    ;
; addr[5][5][0]                            ; Merged with addr[0][0][0]                    ;
; addr[5][6][0]                            ; Merged with addr[0][0][0]                    ;
; addr[5][7][0]                            ; Merged with addr[0][0][0]                    ;
; addr[6][0][0]                            ; Merged with addr[0][0][0]                    ;
; addr[6][1][0]                            ; Merged with addr[0][0][0]                    ;
; addr[6][2][0]                            ; Merged with addr[0][0][0]                    ;
; addr[6][3][0]                            ; Merged with addr[0][0][0]                    ;
; addr[6][4][0]                            ; Merged with addr[0][0][0]                    ;
; addr[6][5][0]                            ; Merged with addr[0][0][0]                    ;
; addr[6][6][0]                            ; Merged with addr[0][0][0]                    ;
; addr[6][7][0]                            ; Merged with addr[0][0][0]                    ;
; addr[7][0][0]                            ; Merged with addr[0][0][0]                    ;
; addr[7][1][0]                            ; Merged with addr[0][0][0]                    ;
; addr[7][2][0]                            ; Merged with addr[0][0][0]                    ;
; addr[7][3][0]                            ; Merged with addr[0][0][0]                    ;
; addr[7][4][0]                            ; Merged with addr[0][0][0]                    ;
; addr[7][5][0]                            ; Merged with addr[0][0][0]                    ;
; addr[7][6][0]                            ; Merged with addr[0][0][0]                    ;
; addr[7][7][0]                            ; Merged with addr[0][0][0]                    ;
; addr[0][1][1]                            ; Merged with addr[0][0][1]                    ;
; addr[0][2][1]                            ; Merged with addr[0][0][1]                    ;
; addr[0][3][1]                            ; Merged with addr[0][0][1]                    ;
; addr[0][4][1]                            ; Merged with addr[0][0][1]                    ;
; addr[0][5][1]                            ; Merged with addr[0][0][1]                    ;
; addr[0][6][1]                            ; Merged with addr[0][0][1]                    ;
; addr[0][7][1]                            ; Merged with addr[0][0][1]                    ;
; addr[1][0][1]                            ; Merged with addr[0][0][1]                    ;
; addr[1][1][1]                            ; Merged with addr[0][0][1]                    ;
; addr[1][2][1]                            ; Merged with addr[0][0][1]                    ;
; addr[1][3][1]                            ; Merged with addr[0][0][1]                    ;
; addr[1][4][1]                            ; Merged with addr[0][0][1]                    ;
; addr[1][5][1]                            ; Merged with addr[0][0][1]                    ;
; addr[1][6][1]                            ; Merged with addr[0][0][1]                    ;
; addr[1][7][1]                            ; Merged with addr[0][0][1]                    ;
; addr[2][0][1]                            ; Merged with addr[0][0][1]                    ;
; addr[2][1][1]                            ; Merged with addr[0][0][1]                    ;
; addr[2][2][1]                            ; Merged with addr[0][0][1]                    ;
; addr[2][3][1]                            ; Merged with addr[0][0][1]                    ;
; addr[2][4][1]                            ; Merged with addr[0][0][1]                    ;
; addr[2][5][1]                            ; Merged with addr[0][0][1]                    ;
; addr[2][6][1]                            ; Merged with addr[0][0][1]                    ;
; addr[2][7][1]                            ; Merged with addr[0][0][1]                    ;
; addr[3][0][1]                            ; Merged with addr[0][0][1]                    ;
; addr[3][1][1]                            ; Merged with addr[0][0][1]                    ;
; addr[3][2][1]                            ; Merged with addr[0][0][1]                    ;
; addr[3][3][1]                            ; Merged with addr[0][0][1]                    ;
; addr[3][4][1]                            ; Merged with addr[0][0][1]                    ;
; addr[3][5][1]                            ; Merged with addr[0][0][1]                    ;
; addr[3][6][1]                            ; Merged with addr[0][0][1]                    ;
; addr[3][7][1]                            ; Merged with addr[0][0][1]                    ;
; addr[4][0][1]                            ; Merged with addr[0][0][1]                    ;
; addr[4][1][1]                            ; Merged with addr[0][0][1]                    ;
; addr[4][2][1]                            ; Merged with addr[0][0][1]                    ;
; addr[4][3][1]                            ; Merged with addr[0][0][1]                    ;
; addr[4][4][1]                            ; Merged with addr[0][0][1]                    ;
; addr[4][5][1]                            ; Merged with addr[0][0][1]                    ;
; addr[4][6][1]                            ; Merged with addr[0][0][1]                    ;
; addr[4][7][1]                            ; Merged with addr[0][0][1]                    ;
; addr[5][0][1]                            ; Merged with addr[0][0][1]                    ;
; addr[5][1][1]                            ; Merged with addr[0][0][1]                    ;
; addr[5][2][1]                            ; Merged with addr[0][0][1]                    ;
; addr[5][3][1]                            ; Merged with addr[0][0][1]                    ;
; addr[5][4][1]                            ; Merged with addr[0][0][1]                    ;
; addr[5][5][1]                            ; Merged with addr[0][0][1]                    ;
; addr[5][6][1]                            ; Merged with addr[0][0][1]                    ;
; addr[5][7][1]                            ; Merged with addr[0][0][1]                    ;
; addr[6][0][1]                            ; Merged with addr[0][0][1]                    ;
; addr[6][1][1]                            ; Merged with addr[0][0][1]                    ;
; addr[6][2][1]                            ; Merged with addr[0][0][1]                    ;
; addr[6][3][1]                            ; Merged with addr[0][0][1]                    ;
; addr[6][4][1]                            ; Merged with addr[0][0][1]                    ;
; addr[6][5][1]                            ; Merged with addr[0][0][1]                    ;
; addr[6][6][1]                            ; Merged with addr[0][0][1]                    ;
; addr[6][7][1]                            ; Merged with addr[0][0][1]                    ;
; addr[7][0][1]                            ; Merged with addr[0][0][1]                    ;
; addr[7][1][1]                            ; Merged with addr[0][0][1]                    ;
; addr[7][2][1]                            ; Merged with addr[0][0][1]                    ;
; addr[7][3][1]                            ; Merged with addr[0][0][1]                    ;
; addr[7][4][1]                            ; Merged with addr[0][0][1]                    ;
; addr[7][5][1]                            ; Merged with addr[0][0][1]                    ;
; addr[7][6][1]                            ; Merged with addr[0][0][1]                    ;
; addr[7][7][1]                            ; Merged with addr[0][0][1]                    ;
; addr[0][1][2]                            ; Merged with addr[0][0][2]                    ;
; addr[0][2][2]                            ; Merged with addr[0][0][2]                    ;
; addr[0][3][2]                            ; Merged with addr[0][0][2]                    ;
; addr[0][4][2]                            ; Merged with addr[0][0][2]                    ;
; addr[0][5][2]                            ; Merged with addr[0][0][2]                    ;
; addr[0][6][2]                            ; Merged with addr[0][0][2]                    ;
; addr[0][7][2]                            ; Merged with addr[0][0][2]                    ;
; addr[1][0][2]                            ; Merged with addr[0][0][2]                    ;
; addr[1][1][2]                            ; Merged with addr[0][0][2]                    ;
; addr[1][2][2]                            ; Merged with addr[0][0][2]                    ;
; addr[1][3][2]                            ; Merged with addr[0][0][2]                    ;
; addr[1][4][2]                            ; Merged with addr[0][0][2]                    ;
; addr[1][5][2]                            ; Merged with addr[0][0][2]                    ;
; addr[1][6][2]                            ; Merged with addr[0][0][2]                    ;
; addr[1][7][2]                            ; Merged with addr[0][0][2]                    ;
; addr[2][0][2]                            ; Merged with addr[0][0][2]                    ;
; addr[2][1][2]                            ; Merged with addr[0][0][2]                    ;
; addr[2][2][2]                            ; Merged with addr[0][0][2]                    ;
; addr[2][3][2]                            ; Merged with addr[0][0][2]                    ;
; addr[2][4][2]                            ; Merged with addr[0][0][2]                    ;
; addr[2][5][2]                            ; Merged with addr[0][0][2]                    ;
; addr[2][6][2]                            ; Merged with addr[0][0][2]                    ;
; addr[2][7][2]                            ; Merged with addr[0][0][2]                    ;
; addr[3][0][2]                            ; Merged with addr[0][0][2]                    ;
; addr[3][1][2]                            ; Merged with addr[0][0][2]                    ;
; addr[3][2][2]                            ; Merged with addr[0][0][2]                    ;
; addr[3][3][2]                            ; Merged with addr[0][0][2]                    ;
; addr[3][4][2]                            ; Merged with addr[0][0][2]                    ;
; addr[3][5][2]                            ; Merged with addr[0][0][2]                    ;
; addr[3][6][2]                            ; Merged with addr[0][0][2]                    ;
; addr[3][7][2]                            ; Merged with addr[0][0][2]                    ;
; addr[4][0][2]                            ; Merged with addr[0][0][2]                    ;
; addr[4][1][2]                            ; Merged with addr[0][0][2]                    ;
; addr[4][2][2]                            ; Merged with addr[0][0][2]                    ;
; addr[4][3][2]                            ; Merged with addr[0][0][2]                    ;
; addr[4][4][2]                            ; Merged with addr[0][0][2]                    ;
; addr[4][5][2]                            ; Merged with addr[0][0][2]                    ;
; addr[4][6][2]                            ; Merged with addr[0][0][2]                    ;
; addr[4][7][2]                            ; Merged with addr[0][0][2]                    ;
; addr[5][0][2]                            ; Merged with addr[0][0][2]                    ;
; addr[5][1][2]                            ; Merged with addr[0][0][2]                    ;
; addr[5][2][2]                            ; Merged with addr[0][0][2]                    ;
; addr[5][3][2]                            ; Merged with addr[0][0][2]                    ;
; addr[5][4][2]                            ; Merged with addr[0][0][2]                    ;
; addr[5][5][2]                            ; Merged with addr[0][0][2]                    ;
; addr[5][6][2]                            ; Merged with addr[0][0][2]                    ;
; addr[5][7][2]                            ; Merged with addr[0][0][2]                    ;
; addr[6][0][2]                            ; Merged with addr[0][0][2]                    ;
; addr[6][1][2]                            ; Merged with addr[0][0][2]                    ;
; addr[6][2][2]                            ; Merged with addr[0][0][2]                    ;
; addr[6][3][2]                            ; Merged with addr[0][0][2]                    ;
; addr[6][4][2]                            ; Merged with addr[0][0][2]                    ;
; addr[6][5][2]                            ; Merged with addr[0][0][2]                    ;
; addr[6][6][2]                            ; Merged with addr[0][0][2]                    ;
; addr[6][7][2]                            ; Merged with addr[0][0][2]                    ;
; addr[7][0][2]                            ; Merged with addr[0][0][2]                    ;
; addr[7][1][2]                            ; Merged with addr[0][0][2]                    ;
; addr[7][2][2]                            ; Merged with addr[0][0][2]                    ;
; addr[7][3][2]                            ; Merged with addr[0][0][2]                    ;
; addr[7][4][2]                            ; Merged with addr[0][0][2]                    ;
; addr[7][5][2]                            ; Merged with addr[0][0][2]                    ;
; addr[7][6][2]                            ; Merged with addr[0][0][2]                    ;
; addr[7][7][2]                            ; Merged with addr[0][0][2]                    ;
; addr[0][1][3]                            ; Merged with addr[0][0][3]                    ;
; addr[0][2][3]                            ; Merged with addr[0][0][3]                    ;
; addr[0][3][3]                            ; Merged with addr[0][0][3]                    ;
; addr[0][4][3]                            ; Merged with addr[0][0][3]                    ;
; addr[0][5][3]                            ; Merged with addr[0][0][3]                    ;
; addr[0][6][3]                            ; Merged with addr[0][0][3]                    ;
; addr[0][7][3]                            ; Merged with addr[0][0][3]                    ;
; addr[1][0][3]                            ; Merged with addr[0][0][3]                    ;
; addr[1][1][3]                            ; Merged with addr[0][0][3]                    ;
; addr[1][2][3]                            ; Merged with addr[0][0][3]                    ;
; addr[1][3][3]                            ; Merged with addr[0][0][3]                    ;
; addr[1][4][3]                            ; Merged with addr[0][0][3]                    ;
; addr[1][5][3]                            ; Merged with addr[0][0][3]                    ;
; addr[1][6][3]                            ; Merged with addr[0][0][3]                    ;
; addr[1][7][3]                            ; Merged with addr[0][0][3]                    ;
; addr[2][0][3]                            ; Merged with addr[0][0][3]                    ;
; addr[2][1][3]                            ; Merged with addr[0][0][3]                    ;
; addr[2][2][3]                            ; Merged with addr[0][0][3]                    ;
; addr[2][3][3]                            ; Merged with addr[0][0][3]                    ;
; addr[2][4][3]                            ; Merged with addr[0][0][3]                    ;
; addr[2][5][3]                            ; Merged with addr[0][0][3]                    ;
; addr[2][6][3]                            ; Merged with addr[0][0][3]                    ;
; addr[2][7][3]                            ; Merged with addr[0][0][3]                    ;
; addr[3][0][3]                            ; Merged with addr[0][0][3]                    ;
; addr[3][1][3]                            ; Merged with addr[0][0][3]                    ;
; addr[3][2][3]                            ; Merged with addr[0][0][3]                    ;
; addr[3][3][3]                            ; Merged with addr[0][0][3]                    ;
; addr[3][4][3]                            ; Merged with addr[0][0][3]                    ;
; addr[3][5][3]                            ; Merged with addr[0][0][3]                    ;
; addr[3][6][3]                            ; Merged with addr[0][0][3]                    ;
; addr[3][7][3]                            ; Merged with addr[0][0][3]                    ;
; addr[4][0][3]                            ; Merged with addr[0][0][3]                    ;
; addr[4][1][3]                            ; Merged with addr[0][0][3]                    ;
; addr[4][2][3]                            ; Merged with addr[0][0][3]                    ;
; addr[4][3][3]                            ; Merged with addr[0][0][3]                    ;
; addr[4][4][3]                            ; Merged with addr[0][0][3]                    ;
; addr[4][5][3]                            ; Merged with addr[0][0][3]                    ;
; addr[4][6][3]                            ; Merged with addr[0][0][3]                    ;
; addr[4][7][3]                            ; Merged with addr[0][0][3]                    ;
; addr[5][0][3]                            ; Merged with addr[0][0][3]                    ;
; addr[5][1][3]                            ; Merged with addr[0][0][3]                    ;
; addr[5][2][3]                            ; Merged with addr[0][0][3]                    ;
; addr[5][3][3]                            ; Merged with addr[0][0][3]                    ;
; addr[5][4][3]                            ; Merged with addr[0][0][3]                    ;
; addr[5][5][3]                            ; Merged with addr[0][0][3]                    ;
; addr[5][6][3]                            ; Merged with addr[0][0][3]                    ;
; addr[5][7][3]                            ; Merged with addr[0][0][3]                    ;
; addr[6][0][3]                            ; Merged with addr[0][0][3]                    ;
; addr[6][1][3]                            ; Merged with addr[0][0][3]                    ;
; addr[6][2][3]                            ; Merged with addr[0][0][3]                    ;
; addr[6][3][3]                            ; Merged with addr[0][0][3]                    ;
; addr[6][4][3]                            ; Merged with addr[0][0][3]                    ;
; addr[6][5][3]                            ; Merged with addr[0][0][3]                    ;
; addr[6][6][3]                            ; Merged with addr[0][0][3]                    ;
; addr[6][7][3]                            ; Merged with addr[0][0][3]                    ;
; addr[7][0][3]                            ; Merged with addr[0][0][3]                    ;
; addr[7][1][3]                            ; Merged with addr[0][0][3]                    ;
; addr[7][2][3]                            ; Merged with addr[0][0][3]                    ;
; addr[7][3][3]                            ; Merged with addr[0][0][3]                    ;
; addr[7][4][3]                            ; Merged with addr[0][0][3]                    ;
; addr[7][5][3]                            ; Merged with addr[0][0][3]                    ;
; addr[7][6][3]                            ; Merged with addr[0][0][3]                    ;
; addr[7][7][3]                            ; Merged with addr[0][0][3]                    ;
; addr[0][1][4]                            ; Merged with addr[0][0][4]                    ;
; addr[0][2][4]                            ; Merged with addr[0][0][4]                    ;
; addr[0][3][4]                            ; Merged with addr[0][0][4]                    ;
; addr[0][4][4]                            ; Merged with addr[0][0][4]                    ;
; addr[0][5][4]                            ; Merged with addr[0][0][4]                    ;
; addr[0][6][4]                            ; Merged with addr[0][0][4]                    ;
; addr[0][7][4]                            ; Merged with addr[0][0][4]                    ;
; addr[1][0][4]                            ; Merged with addr[0][0][4]                    ;
; addr[1][1][4]                            ; Merged with addr[0][0][4]                    ;
; addr[1][2][4]                            ; Merged with addr[0][0][4]                    ;
; addr[1][3][4]                            ; Merged with addr[0][0][4]                    ;
; addr[1][4][4]                            ; Merged with addr[0][0][4]                    ;
; addr[1][5][4]                            ; Merged with addr[0][0][4]                    ;
; addr[1][6][4]                            ; Merged with addr[0][0][4]                    ;
; addr[1][7][4]                            ; Merged with addr[0][0][4]                    ;
; addr[2][0][4]                            ; Merged with addr[0][0][4]                    ;
; addr[2][1][4]                            ; Merged with addr[0][0][4]                    ;
; addr[2][2][4]                            ; Merged with addr[0][0][4]                    ;
; addr[2][3][4]                            ; Merged with addr[0][0][4]                    ;
; addr[2][4][4]                            ; Merged with addr[0][0][4]                    ;
; addr[2][5][4]                            ; Merged with addr[0][0][4]                    ;
; addr[2][6][4]                            ; Merged with addr[0][0][4]                    ;
; addr[2][7][4]                            ; Merged with addr[0][0][4]                    ;
; addr[3][0][4]                            ; Merged with addr[0][0][4]                    ;
; addr[3][1][4]                            ; Merged with addr[0][0][4]                    ;
; addr[3][2][4]                            ; Merged with addr[0][0][4]                    ;
; addr[3][3][4]                            ; Merged with addr[0][0][4]                    ;
; addr[3][4][4]                            ; Merged with addr[0][0][4]                    ;
; addr[3][5][4]                            ; Merged with addr[0][0][4]                    ;
; addr[3][6][4]                            ; Merged with addr[0][0][4]                    ;
; addr[3][7][4]                            ; Merged with addr[0][0][4]                    ;
; addr[4][0][4]                            ; Merged with addr[0][0][4]                    ;
; addr[4][1][4]                            ; Merged with addr[0][0][4]                    ;
; addr[4][2][4]                            ; Merged with addr[0][0][4]                    ;
; addr[4][3][4]                            ; Merged with addr[0][0][4]                    ;
; addr[4][4][4]                            ; Merged with addr[0][0][4]                    ;
; addr[4][5][4]                            ; Merged with addr[0][0][4]                    ;
; addr[4][6][4]                            ; Merged with addr[0][0][4]                    ;
; addr[4][7][4]                            ; Merged with addr[0][0][4]                    ;
; addr[5][0][4]                            ; Merged with addr[0][0][4]                    ;
; addr[5][1][4]                            ; Merged with addr[0][0][4]                    ;
; addr[5][2][4]                            ; Merged with addr[0][0][4]                    ;
; addr[5][3][4]                            ; Merged with addr[0][0][4]                    ;
; addr[5][4][4]                            ; Merged with addr[0][0][4]                    ;
; addr[5][5][4]                            ; Merged with addr[0][0][4]                    ;
; addr[5][6][4]                            ; Merged with addr[0][0][4]                    ;
; addr[5][7][4]                            ; Merged with addr[0][0][4]                    ;
; addr[6][0][4]                            ; Merged with addr[0][0][4]                    ;
; addr[6][1][4]                            ; Merged with addr[0][0][4]                    ;
; addr[6][2][4]                            ; Merged with addr[0][0][4]                    ;
; addr[6][3][4]                            ; Merged with addr[0][0][4]                    ;
; addr[6][4][4]                            ; Merged with addr[0][0][4]                    ;
; addr[6][5][4]                            ; Merged with addr[0][0][4]                    ;
; addr[6][6][4]                            ; Merged with addr[0][0][4]                    ;
; addr[6][7][4]                            ; Merged with addr[0][0][4]                    ;
; addr[7][0][4]                            ; Merged with addr[0][0][4]                    ;
; addr[7][1][4]                            ; Merged with addr[0][0][4]                    ;
; addr[7][2][4]                            ; Merged with addr[0][0][4]                    ;
; addr[7][3][4]                            ; Merged with addr[0][0][4]                    ;
; addr[7][4][4]                            ; Merged with addr[0][0][4]                    ;
; addr[7][5][4]                            ; Merged with addr[0][0][4]                    ;
; addr[7][6][4]                            ; Merged with addr[0][0][4]                    ;
; addr[7][7][4]                            ; Merged with addr[0][0][4]                    ;
; addr[0][1][5]                            ; Merged with addr[0][0][5]                    ;
; addr[0][2][5]                            ; Merged with addr[0][0][5]                    ;
; addr[0][3][5]                            ; Merged with addr[0][0][5]                    ;
; addr[0][4][5]                            ; Merged with addr[0][0][5]                    ;
; addr[0][5][5]                            ; Merged with addr[0][0][5]                    ;
; addr[0][6][5]                            ; Merged with addr[0][0][5]                    ;
; addr[0][7][5]                            ; Merged with addr[0][0][5]                    ;
; addr[1][0][5]                            ; Merged with addr[0][0][5]                    ;
; addr[1][1][5]                            ; Merged with addr[0][0][5]                    ;
; addr[1][2][5]                            ; Merged with addr[0][0][5]                    ;
; addr[1][3][5]                            ; Merged with addr[0][0][5]                    ;
; addr[1][4][5]                            ; Merged with addr[0][0][5]                    ;
; addr[1][5][5]                            ; Merged with addr[0][0][5]                    ;
; addr[1][6][5]                            ; Merged with addr[0][0][5]                    ;
; addr[1][7][5]                            ; Merged with addr[0][0][5]                    ;
; addr[2][0][5]                            ; Merged with addr[0][0][5]                    ;
; addr[2][1][5]                            ; Merged with addr[0][0][5]                    ;
; addr[2][2][5]                            ; Merged with addr[0][0][5]                    ;
; addr[2][3][5]                            ; Merged with addr[0][0][5]                    ;
; addr[2][4][5]                            ; Merged with addr[0][0][5]                    ;
; addr[2][5][5]                            ; Merged with addr[0][0][5]                    ;
; addr[2][6][5]                            ; Merged with addr[0][0][5]                    ;
; addr[2][7][5]                            ; Merged with addr[0][0][5]                    ;
; addr[3][0][5]                            ; Merged with addr[0][0][5]                    ;
; addr[3][1][5]                            ; Merged with addr[0][0][5]                    ;
; addr[3][2][5]                            ; Merged with addr[0][0][5]                    ;
; addr[3][3][5]                            ; Merged with addr[0][0][5]                    ;
; addr[3][4][5]                            ; Merged with addr[0][0][5]                    ;
; addr[3][5][5]                            ; Merged with addr[0][0][5]                    ;
; addr[3][6][5]                            ; Merged with addr[0][0][5]                    ;
; addr[3][7][5]                            ; Merged with addr[0][0][5]                    ;
; addr[4][0][5]                            ; Merged with addr[0][0][5]                    ;
; addr[4][1][5]                            ; Merged with addr[0][0][5]                    ;
; addr[4][2][5]                            ; Merged with addr[0][0][5]                    ;
; addr[4][3][5]                            ; Merged with addr[0][0][5]                    ;
; addr[4][4][5]                            ; Merged with addr[0][0][5]                    ;
; addr[4][5][5]                            ; Merged with addr[0][0][5]                    ;
; addr[4][6][5]                            ; Merged with addr[0][0][5]                    ;
; addr[4][7][5]                            ; Merged with addr[0][0][5]                    ;
; addr[5][0][5]                            ; Merged with addr[0][0][5]                    ;
; addr[5][1][5]                            ; Merged with addr[0][0][5]                    ;
; addr[5][2][5]                            ; Merged with addr[0][0][5]                    ;
; addr[5][3][5]                            ; Merged with addr[0][0][5]                    ;
; addr[5][4][5]                            ; Merged with addr[0][0][5]                    ;
; addr[5][5][5]                            ; Merged with addr[0][0][5]                    ;
; addr[5][6][5]                            ; Merged with addr[0][0][5]                    ;
; addr[5][7][5]                            ; Merged with addr[0][0][5]                    ;
; addr[6][0][5]                            ; Merged with addr[0][0][5]                    ;
; addr[6][1][5]                            ; Merged with addr[0][0][5]                    ;
; addr[6][2][5]                            ; Merged with addr[0][0][5]                    ;
; addr[6][3][5]                            ; Merged with addr[0][0][5]                    ;
; addr[6][4][5]                            ; Merged with addr[0][0][5]                    ;
; addr[6][5][5]                            ; Merged with addr[0][0][5]                    ;
; addr[6][6][5]                            ; Merged with addr[0][0][5]                    ;
; addr[6][7][5]                            ; Merged with addr[0][0][5]                    ;
; addr[7][0][5]                            ; Merged with addr[0][0][5]                    ;
; addr[7][1][5]                            ; Merged with addr[0][0][5]                    ;
; addr[7][2][5]                            ; Merged with addr[0][0][5]                    ;
; addr[7][3][5]                            ; Merged with addr[0][0][5]                    ;
; addr[7][4][5]                            ; Merged with addr[0][0][5]                    ;
; addr[7][5][5]                            ; Merged with addr[0][0][5]                    ;
; addr[7][6][5]                            ; Merged with addr[0][0][5]                    ;
; addr[7][7][5]                            ; Merged with addr[0][0][5]                    ;
; addr[0][1][6]                            ; Merged with addr[0][0][6]                    ;
; addr[0][2][6]                            ; Merged with addr[0][0][6]                    ;
; addr[0][3][6]                            ; Merged with addr[0][0][6]                    ;
; addr[0][4][6]                            ; Merged with addr[0][0][6]                    ;
; addr[0][5][6]                            ; Merged with addr[0][0][6]                    ;
; addr[0][6][6]                            ; Merged with addr[0][0][6]                    ;
; addr[0][7][6]                            ; Merged with addr[0][0][6]                    ;
; addr[1][0][6]                            ; Merged with addr[0][0][6]                    ;
; addr[1][1][6]                            ; Merged with addr[0][0][6]                    ;
; addr[1][2][6]                            ; Merged with addr[0][0][6]                    ;
; addr[1][3][6]                            ; Merged with addr[0][0][6]                    ;
; addr[1][4][6]                            ; Merged with addr[0][0][6]                    ;
; addr[1][5][6]                            ; Merged with addr[0][0][6]                    ;
; addr[1][6][6]                            ; Merged with addr[0][0][6]                    ;
; addr[1][7][6]                            ; Merged with addr[0][0][6]                    ;
; addr[2][0][6]                            ; Merged with addr[0][0][6]                    ;
; addr[2][1][6]                            ; Merged with addr[0][0][6]                    ;
; addr[2][2][6]                            ; Merged with addr[0][0][6]                    ;
; addr[2][3][6]                            ; Merged with addr[0][0][6]                    ;
; addr[2][4][6]                            ; Merged with addr[0][0][6]                    ;
; addr[2][5][6]                            ; Merged with addr[0][0][6]                    ;
; addr[2][6][6]                            ; Merged with addr[0][0][6]                    ;
; addr[2][7][6]                            ; Merged with addr[0][0][6]                    ;
; addr[3][0][6]                            ; Merged with addr[0][0][6]                    ;
; addr[3][1][6]                            ; Merged with addr[0][0][6]                    ;
; addr[3][2][6]                            ; Merged with addr[0][0][6]                    ;
; addr[3][3][6]                            ; Merged with addr[0][0][6]                    ;
; addr[3][4][6]                            ; Merged with addr[0][0][6]                    ;
; addr[3][5][6]                            ; Merged with addr[0][0][6]                    ;
; addr[3][6][6]                            ; Merged with addr[0][0][6]                    ;
; addr[3][7][6]                            ; Merged with addr[0][0][6]                    ;
; addr[4][0][6]                            ; Merged with addr[0][0][6]                    ;
; addr[4][1][6]                            ; Merged with addr[0][0][6]                    ;
; addr[4][2][6]                            ; Merged with addr[0][0][6]                    ;
; addr[4][3][6]                            ; Merged with addr[0][0][6]                    ;
; addr[4][4][6]                            ; Merged with addr[0][0][6]                    ;
; addr[4][5][6]                            ; Merged with addr[0][0][6]                    ;
; addr[4][6][6]                            ; Merged with addr[0][0][6]                    ;
; addr[4][7][6]                            ; Merged with addr[0][0][6]                    ;
; addr[5][0][6]                            ; Merged with addr[0][0][6]                    ;
; addr[5][1][6]                            ; Merged with addr[0][0][6]                    ;
; addr[5][2][6]                            ; Merged with addr[0][0][6]                    ;
; addr[5][3][6]                            ; Merged with addr[0][0][6]                    ;
; addr[5][4][6]                            ; Merged with addr[0][0][6]                    ;
; addr[5][5][6]                            ; Merged with addr[0][0][6]                    ;
; addr[5][6][6]                            ; Merged with addr[0][0][6]                    ;
; addr[5][7][6]                            ; Merged with addr[0][0][6]                    ;
; addr[6][0][6]                            ; Merged with addr[0][0][6]                    ;
; addr[6][1][6]                            ; Merged with addr[0][0][6]                    ;
; addr[6][2][6]                            ; Merged with addr[0][0][6]                    ;
; addr[6][3][6]                            ; Merged with addr[0][0][6]                    ;
; addr[6][4][6]                            ; Merged with addr[0][0][6]                    ;
; addr[6][5][6]                            ; Merged with addr[0][0][6]                    ;
; addr[6][6][6]                            ; Merged with addr[0][0][6]                    ;
; addr[6][7][6]                            ; Merged with addr[0][0][6]                    ;
; addr[7][0][6]                            ; Merged with addr[0][0][6]                    ;
; addr[7][1][6]                            ; Merged with addr[0][0][6]                    ;
; addr[7][2][6]                            ; Merged with addr[0][0][6]                    ;
; addr[7][3][6]                            ; Merged with addr[0][0][6]                    ;
; addr[7][4][6]                            ; Merged with addr[0][0][6]                    ;
; addr[7][5][6]                            ; Merged with addr[0][0][6]                    ;
; addr[7][6][6]                            ; Merged with addr[0][0][6]                    ;
; addr[7][7][6]                            ; Merged with addr[0][0][6]                    ;
; addr[0][1][7]                            ; Merged with addr[0][0][7]                    ;
; addr[0][2][7]                            ; Merged with addr[0][0][7]                    ;
; addr[0][3][7]                            ; Merged with addr[0][0][7]                    ;
; addr[0][4][7]                            ; Merged with addr[0][0][7]                    ;
; addr[0][5][7]                            ; Merged with addr[0][0][7]                    ;
; addr[0][6][7]                            ; Merged with addr[0][0][7]                    ;
; addr[0][7][7]                            ; Merged with addr[0][0][7]                    ;
; addr[1][0][7]                            ; Merged with addr[0][0][7]                    ;
; addr[1][1][7]                            ; Merged with addr[0][0][7]                    ;
; addr[1][2][7]                            ; Merged with addr[0][0][7]                    ;
; addr[1][3][7]                            ; Merged with addr[0][0][7]                    ;
; addr[1][4][7]                            ; Merged with addr[0][0][7]                    ;
; addr[1][5][7]                            ; Merged with addr[0][0][7]                    ;
; addr[1][6][7]                            ; Merged with addr[0][0][7]                    ;
; addr[1][7][7]                            ; Merged with addr[0][0][7]                    ;
; addr[2][0][7]                            ; Merged with addr[0][0][7]                    ;
; addr[2][1][7]                            ; Merged with addr[0][0][7]                    ;
; addr[2][2][7]                            ; Merged with addr[0][0][7]                    ;
; addr[2][3][7]                            ; Merged with addr[0][0][7]                    ;
; addr[2][4][7]                            ; Merged with addr[0][0][7]                    ;
; addr[2][5][7]                            ; Merged with addr[0][0][7]                    ;
; addr[2][6][7]                            ; Merged with addr[0][0][7]                    ;
; addr[2][7][7]                            ; Merged with addr[0][0][7]                    ;
; addr[3][0][7]                            ; Merged with addr[0][0][7]                    ;
; addr[3][1][7]                            ; Merged with addr[0][0][7]                    ;
; addr[3][2][7]                            ; Merged with addr[0][0][7]                    ;
; addr[3][3][7]                            ; Merged with addr[0][0][7]                    ;
; addr[3][4][7]                            ; Merged with addr[0][0][7]                    ;
; addr[3][5][7]                            ; Merged with addr[0][0][7]                    ;
; addr[3][6][7]                            ; Merged with addr[0][0][7]                    ;
; addr[3][7][7]                            ; Merged with addr[0][0][7]                    ;
; addr[4][0][7]                            ; Merged with addr[0][0][7]                    ;
; addr[4][1][7]                            ; Merged with addr[0][0][7]                    ;
; addr[4][2][7]                            ; Merged with addr[0][0][7]                    ;
; addr[4][3][7]                            ; Merged with addr[0][0][7]                    ;
; addr[4][4][7]                            ; Merged with addr[0][0][7]                    ;
; addr[4][5][7]                            ; Merged with addr[0][0][7]                    ;
; addr[4][6][7]                            ; Merged with addr[0][0][7]                    ;
; addr[4][7][7]                            ; Merged with addr[0][0][7]                    ;
; addr[5][0][7]                            ; Merged with addr[0][0][7]                    ;
; addr[5][1][7]                            ; Merged with addr[0][0][7]                    ;
; addr[5][2][7]                            ; Merged with addr[0][0][7]                    ;
; addr[5][3][7]                            ; Merged with addr[0][0][7]                    ;
; addr[5][4][7]                            ; Merged with addr[0][0][7]                    ;
; addr[5][5][7]                            ; Merged with addr[0][0][7]                    ;
; addr[5][6][7]                            ; Merged with addr[0][0][7]                    ;
; addr[5][7][7]                            ; Merged with addr[0][0][7]                    ;
; addr[6][0][7]                            ; Merged with addr[0][0][7]                    ;
; addr[6][1][7]                            ; Merged with addr[0][0][7]                    ;
; addr[6][2][7]                            ; Merged with addr[0][0][7]                    ;
; addr[6][3][7]                            ; Merged with addr[0][0][7]                    ;
; addr[6][4][7]                            ; Merged with addr[0][0][7]                    ;
; addr[6][5][7]                            ; Merged with addr[0][0][7]                    ;
; addr[6][6][7]                            ; Merged with addr[0][0][7]                    ;
; addr[6][7][7]                            ; Merged with addr[0][0][7]                    ;
; addr[7][0][7]                            ; Merged with addr[0][0][7]                    ;
; addr[7][1][7]                            ; Merged with addr[0][0][7]                    ;
; addr[7][2][7]                            ; Merged with addr[0][0][7]                    ;
; addr[7][3][7]                            ; Merged with addr[0][0][7]                    ;
; addr[7][4][7]                            ; Merged with addr[0][0][7]                    ;
; addr[7][5][7]                            ; Merged with addr[0][0][7]                    ;
; addr[7][6][7]                            ; Merged with addr[0][0][7]                    ;
; addr[7][7][7]                            ; Merged with addr[0][0][7]                    ;
; addr[0][1][8]                            ; Merged with addr[0][0][8]                    ;
; addr[0][2][8]                            ; Merged with addr[0][0][8]                    ;
; addr[0][3][8]                            ; Merged with addr[0][0][8]                    ;
; addr[0][4][8]                            ; Merged with addr[0][0][8]                    ;
; addr[0][5][8]                            ; Merged with addr[0][0][8]                    ;
; addr[0][6][8]                            ; Merged with addr[0][0][8]                    ;
; addr[0][7][8]                            ; Merged with addr[0][0][8]                    ;
; addr[1][0][8]                            ; Merged with addr[0][0][8]                    ;
; addr[1][1][8]                            ; Merged with addr[0][0][8]                    ;
; addr[1][2][8]                            ; Merged with addr[0][0][8]                    ;
; addr[1][3][8]                            ; Merged with addr[0][0][8]                    ;
; addr[1][4][8]                            ; Merged with addr[0][0][8]                    ;
; addr[1][5][8]                            ; Merged with addr[0][0][8]                    ;
; addr[1][6][8]                            ; Merged with addr[0][0][8]                    ;
; addr[1][7][8]                            ; Merged with addr[0][0][8]                    ;
; addr[2][0][8]                            ; Merged with addr[0][0][8]                    ;
; addr[2][1][8]                            ; Merged with addr[0][0][8]                    ;
; addr[2][2][8]                            ; Merged with addr[0][0][8]                    ;
; addr[2][3][8]                            ; Merged with addr[0][0][8]                    ;
; addr[2][4][8]                            ; Merged with addr[0][0][8]                    ;
; addr[2][5][8]                            ; Merged with addr[0][0][8]                    ;
; addr[2][6][8]                            ; Merged with addr[0][0][8]                    ;
; addr[2][7][8]                            ; Merged with addr[0][0][8]                    ;
; addr[3][0][8]                            ; Merged with addr[0][0][8]                    ;
; addr[3][1][8]                            ; Merged with addr[0][0][8]                    ;
; addr[3][2][8]                            ; Merged with addr[0][0][8]                    ;
; addr[3][3][8]                            ; Merged with addr[0][0][8]                    ;
; addr[3][4][8]                            ; Merged with addr[0][0][8]                    ;
; addr[3][5][8]                            ; Merged with addr[0][0][8]                    ;
; addr[3][6][8]                            ; Merged with addr[0][0][8]                    ;
; addr[3][7][8]                            ; Merged with addr[0][0][8]                    ;
; addr[4][0][8]                            ; Merged with addr[0][0][8]                    ;
; addr[4][1][8]                            ; Merged with addr[0][0][8]                    ;
; addr[4][2][8]                            ; Merged with addr[0][0][8]                    ;
; addr[4][3][8]                            ; Merged with addr[0][0][8]                    ;
; addr[4][4][8]                            ; Merged with addr[0][0][8]                    ;
; addr[4][5][8]                            ; Merged with addr[0][0][8]                    ;
; addr[4][6][8]                            ; Merged with addr[0][0][8]                    ;
; addr[4][7][8]                            ; Merged with addr[0][0][8]                    ;
; addr[5][0][8]                            ; Merged with addr[0][0][8]                    ;
; addr[5][1][8]                            ; Merged with addr[0][0][8]                    ;
; addr[5][2][8]                            ; Merged with addr[0][0][8]                    ;
; addr[5][3][8]                            ; Merged with addr[0][0][8]                    ;
; addr[5][4][8]                            ; Merged with addr[0][0][8]                    ;
; addr[5][5][8]                            ; Merged with addr[0][0][8]                    ;
; addr[5][6][8]                            ; Merged with addr[0][0][8]                    ;
; addr[5][7][8]                            ; Merged with addr[0][0][8]                    ;
; addr[6][0][8]                            ; Merged with addr[0][0][8]                    ;
; addr[6][1][8]                            ; Merged with addr[0][0][8]                    ;
; addr[6][2][8]                            ; Merged with addr[0][0][8]                    ;
; addr[6][3][8]                            ; Merged with addr[0][0][8]                    ;
; addr[6][4][8]                            ; Merged with addr[0][0][8]                    ;
; addr[6][5][8]                            ; Merged with addr[0][0][8]                    ;
; addr[6][6][8]                            ; Merged with addr[0][0][8]                    ;
; addr[6][7][8]                            ; Merged with addr[0][0][8]                    ;
; addr[7][0][8]                            ; Merged with addr[0][0][8]                    ;
; addr[7][1][8]                            ; Merged with addr[0][0][8]                    ;
; addr[7][2][8]                            ; Merged with addr[0][0][8]                    ;
; addr[7][3][8]                            ; Merged with addr[0][0][8]                    ;
; addr[7][4][8]                            ; Merged with addr[0][0][8]                    ;
; addr[7][5][8]                            ; Merged with addr[0][0][8]                    ;
; addr[7][6][8]                            ; Merged with addr[0][0][8]                    ;
; addr[7][7][8]                            ; Merged with addr[0][0][8]                    ;
; addr[0][1][9]                            ; Merged with addr[0][0][9]                    ;
; addr[0][2][9]                            ; Merged with addr[0][0][9]                    ;
; addr[0][3][9]                            ; Merged with addr[0][0][9]                    ;
; addr[0][4][9]                            ; Merged with addr[0][0][9]                    ;
; addr[0][5][9]                            ; Merged with addr[0][0][9]                    ;
; addr[0][6][9]                            ; Merged with addr[0][0][9]                    ;
; addr[0][7][9]                            ; Merged with addr[0][0][9]                    ;
; addr[1][0][9]                            ; Merged with addr[0][0][9]                    ;
; addr[1][1][9]                            ; Merged with addr[0][0][9]                    ;
; addr[1][2][9]                            ; Merged with addr[0][0][9]                    ;
; addr[1][3][9]                            ; Merged with addr[0][0][9]                    ;
; addr[1][4][9]                            ; Merged with addr[0][0][9]                    ;
; addr[1][5][9]                            ; Merged with addr[0][0][9]                    ;
; addr[1][6][9]                            ; Merged with addr[0][0][9]                    ;
; addr[1][7][9]                            ; Merged with addr[0][0][9]                    ;
; addr[2][0][9]                            ; Merged with addr[0][0][9]                    ;
; addr[2][1][9]                            ; Merged with addr[0][0][9]                    ;
; addr[2][2][9]                            ; Merged with addr[0][0][9]                    ;
; addr[2][3][9]                            ; Merged with addr[0][0][9]                    ;
; addr[2][4][9]                            ; Merged with addr[0][0][9]                    ;
; addr[2][5][9]                            ; Merged with addr[0][0][9]                    ;
; addr[2][6][9]                            ; Merged with addr[0][0][9]                    ;
; addr[2][7][9]                            ; Merged with addr[0][0][9]                    ;
; addr[3][0][9]                            ; Merged with addr[0][0][9]                    ;
; addr[3][1][9]                            ; Merged with addr[0][0][9]                    ;
; addr[3][2][9]                            ; Merged with addr[0][0][9]                    ;
; addr[3][3][9]                            ; Merged with addr[0][0][9]                    ;
; addr[3][4][9]                            ; Merged with addr[0][0][9]                    ;
; addr[3][5][9]                            ; Merged with addr[0][0][9]                    ;
; addr[3][6][9]                            ; Merged with addr[0][0][9]                    ;
; addr[3][7][9]                            ; Merged with addr[0][0][9]                    ;
; addr[4][0][9]                            ; Merged with addr[0][0][9]                    ;
; addr[4][1][9]                            ; Merged with addr[0][0][9]                    ;
; addr[4][2][9]                            ; Merged with addr[0][0][9]                    ;
; addr[4][3][9]                            ; Merged with addr[0][0][9]                    ;
; addr[4][4][9]                            ; Merged with addr[0][0][9]                    ;
; addr[4][5][9]                            ; Merged with addr[0][0][9]                    ;
; addr[4][6][9]                            ; Merged with addr[0][0][9]                    ;
; addr[4][7][9]                            ; Merged with addr[0][0][9]                    ;
; addr[5][0][9]                            ; Merged with addr[0][0][9]                    ;
; addr[5][1][9]                            ; Merged with addr[0][0][9]                    ;
; addr[5][2][9]                            ; Merged with addr[0][0][9]                    ;
; addr[5][3][9]                            ; Merged with addr[0][0][9]                    ;
; addr[5][4][9]                            ; Merged with addr[0][0][9]                    ;
; addr[5][5][9]                            ; Merged with addr[0][0][9]                    ;
; addr[5][6][9]                            ; Merged with addr[0][0][9]                    ;
; addr[5][7][9]                            ; Merged with addr[0][0][9]                    ;
; addr[6][0][9]                            ; Merged with addr[0][0][9]                    ;
; addr[6][1][9]                            ; Merged with addr[0][0][9]                    ;
; addr[6][2][9]                            ; Merged with addr[0][0][9]                    ;
; addr[6][3][9]                            ; Merged with addr[0][0][9]                    ;
; addr[6][4][9]                            ; Merged with addr[0][0][9]                    ;
; addr[6][5][9]                            ; Merged with addr[0][0][9]                    ;
; addr[6][6][9]                            ; Merged with addr[0][0][9]                    ;
; addr[6][7][9]                            ; Merged with addr[0][0][9]                    ;
; addr[7][0][9]                            ; Merged with addr[0][0][9]                    ;
; addr[7][1][9]                            ; Merged with addr[0][0][9]                    ;
; addr[7][2][9]                            ; Merged with addr[0][0][9]                    ;
; addr[7][3][9]                            ; Merged with addr[0][0][9]                    ;
; addr[7][4][9]                            ; Merged with addr[0][0][9]                    ;
; addr[7][5][9]                            ; Merged with addr[0][0][9]                    ;
; addr[7][6][9]                            ; Merged with addr[0][0][9]                    ;
; addr[7][7][9]                            ; Merged with addr[0][0][9]                    ;
; rom_addr[0][1][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[0][2][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[0][3][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[0][4][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[0][5][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[0][6][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[0][7][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[1][0][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[1][1][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[1][2][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[1][3][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[1][4][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[1][5][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[1][6][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[1][7][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[2][0][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[2][1][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[2][2][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[2][3][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[2][4][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[2][5][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[2][6][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[2][7][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[3][0][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[3][1][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[3][2][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[3][3][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[3][4][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[3][5][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[3][6][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[3][7][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[4][0][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[4][1][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[4][2][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[4][3][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[4][4][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[4][5][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[4][6][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[4][7][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[5][0][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[5][1][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[5][2][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[5][3][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[5][4][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[5][5][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[5][6][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[5][7][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[6][0][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[6][1][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[6][2][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[6][3][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[6][4][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[6][5][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[6][6][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[6][7][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[7][0][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[7][1][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[7][2][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[7][3][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[7][4][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[7][5][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[7][6][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[7][7][0]                        ; Merged with rom_addr[0][0][0]                ;
; rom_addr[0][1][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[0][2][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[0][3][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[0][4][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[0][5][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[0][6][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[0][7][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[1][0][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[1][1][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[1][2][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[1][3][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[1][4][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[1][5][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[1][6][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[1][7][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[2][0][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[2][1][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[2][2][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[2][3][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[2][4][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[2][5][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[2][6][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[2][7][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[3][0][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[3][1][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[3][2][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[3][3][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[3][4][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[3][5][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[3][6][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[3][7][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[4][0][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[4][1][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[4][2][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[4][3][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[4][4][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[4][5][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[4][6][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[4][7][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[5][0][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[5][1][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[5][2][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[5][3][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[5][4][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[5][5][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[5][6][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[5][7][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[6][0][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[6][1][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[6][2][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[6][3][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[6][4][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[6][5][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[6][6][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[6][7][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[7][0][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[7][1][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[7][2][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[7][3][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[7][4][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[7][5][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[7][6][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[7][7][1]                        ; Merged with rom_addr[0][0][1]                ;
; rom_addr[0][1][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[0][2][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[0][3][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[0][4][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[0][5][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[0][6][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[0][7][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[1][0][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[1][1][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[1][2][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[1][3][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[1][4][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[1][5][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[1][6][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[1][7][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[2][0][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[2][1][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[2][2][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[2][3][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[2][4][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[2][5][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[2][6][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[2][7][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[3][0][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[3][1][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[3][2][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[3][3][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[3][4][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[3][5][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[3][6][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[3][7][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[4][0][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[4][1][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[4][2][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[4][3][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[4][4][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[4][5][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[4][6][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[4][7][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[5][0][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[5][1][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[5][2][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[5][3][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[5][4][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[5][5][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[5][6][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[5][7][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[6][0][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[6][1][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[6][2][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[6][3][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[6][4][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[6][5][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[6][6][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[6][7][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[7][0][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[7][1][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[7][2][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[7][3][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[7][4][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[7][5][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[7][6][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[7][7][2]                        ; Merged with rom_addr[0][0][2]                ;
; rom_addr[0][1][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[0][2][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[0][3][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[0][4][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[0][5][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[0][6][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[0][7][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[1][0][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[1][1][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[1][2][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[1][3][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[1][4][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[1][5][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[1][6][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[1][7][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[2][0][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[2][1][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[2][2][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[2][3][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[2][4][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[2][5][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[2][6][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[2][7][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[3][0][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[3][1][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[3][2][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[3][3][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[3][4][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[3][5][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[3][6][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[3][7][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[4][0][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[4][1][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[4][2][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[4][3][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[4][4][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[4][5][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[4][6][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[4][7][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[5][0][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[5][1][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[5][2][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[5][3][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[5][4][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[5][5][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[5][6][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[5][7][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[6][0][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[6][1][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[6][2][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[6][3][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[6][4][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[6][5][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[6][6][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[6][7][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[7][0][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[7][1][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[7][2][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[7][3][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[7][4][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[7][5][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[7][6][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[7][7][3]                        ; Merged with rom_addr[0][0][3]                ;
; rom_addr[0][1][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[0][2][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[0][3][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[0][4][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[0][5][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[0][6][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[0][7][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[1][0][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[1][1][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[1][2][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[1][3][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[1][4][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[1][5][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[1][6][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[1][7][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[2][0][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[2][1][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[2][2][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[2][3][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[2][4][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[2][5][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[2][6][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[2][7][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[3][0][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[3][1][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[3][2][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[3][3][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[3][4][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[3][5][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[3][6][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[3][7][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[4][0][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[4][1][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[4][2][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[4][3][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[4][4][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[4][5][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[4][6][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[4][7][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[5][0][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[5][1][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[5][2][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[5][3][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[5][4][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[5][5][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[5][6][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[5][7][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[6][0][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[6][1][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[6][2][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[6][3][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[6][4][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[6][5][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[6][6][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[6][7][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[7][0][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[7][1][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[7][2][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[7][3][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[7][4][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[7][5][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[7][6][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[7][7][4]                        ; Merged with rom_addr[0][0][4]                ;
; rom_addr[0][1][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[0][2][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[0][3][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[0][4][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[0][5][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[0][6][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[0][7][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[1][0][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[1][1][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[1][2][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[1][3][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[1][4][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[1][5][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[1][6][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[1][7][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[2][0][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[2][1][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[2][2][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[2][3][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[2][4][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[2][5][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[2][6][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[2][7][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[3][0][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[3][1][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[3][2][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[3][3][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[3][4][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[3][5][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[3][6][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[3][7][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[4][0][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[4][1][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[4][2][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[4][3][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[4][4][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[4][5][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[4][6][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[4][7][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[5][0][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[5][1][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[5][2][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[5][3][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[5][4][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[5][5][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[5][6][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[5][7][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[6][0][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[6][1][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[6][2][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[6][3][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[6][4][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[6][5][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[6][6][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[6][7][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[7][0][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[7][1][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[7][2][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[7][3][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[7][4][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[7][5][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[7][6][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[7][7][5]                        ; Merged with rom_addr[0][0][5]                ;
; rom_addr[0][1][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[0][2][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[0][3][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[0][4][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[0][5][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[0][6][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[0][7][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[1][0][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[1][1][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[1][2][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[1][3][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[1][4][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[1][5][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[1][6][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[1][7][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[2][0][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[2][1][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[2][2][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[2][3][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[2][4][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[2][5][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[2][6][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[2][7][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[3][0][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[3][1][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[3][2][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[3][3][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[3][4][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[3][5][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[3][6][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[3][7][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[4][0][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[4][1][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[4][2][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[4][3][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[4][4][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[4][5][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[4][6][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[4][7][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[5][0][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[5][1][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[5][2][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[5][3][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[5][4][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[5][5][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[5][6][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[5][7][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[6][0][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[6][1][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[6][2][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[6][3][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[6][4][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[6][5][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[6][6][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[6][7][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[7][0][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[7][1][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[7][2][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[7][3][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[7][4][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[7][5][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[7][6][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[7][7][6]                        ; Merged with rom_addr[0][0][6]                ;
; rom_addr[0][1][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[0][2][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[0][3][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[0][4][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[0][5][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[0][6][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[0][7][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[1][0][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[1][1][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[1][2][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[1][3][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[1][4][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[1][5][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[1][6][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[1][7][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[2][0][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[2][1][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[2][2][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[2][3][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[2][4][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[2][5][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[2][6][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[2][7][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[3][0][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[3][1][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[3][2][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[3][3][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[3][4][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[3][5][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[3][6][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[3][7][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[4][0][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[4][1][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[4][2][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[4][3][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[4][4][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[4][5][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[4][6][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[4][7][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[5][0][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[5][1][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[5][2][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[5][3][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[5][4][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[5][5][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[5][6][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[5][7][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[6][0][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[6][1][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[6][2][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[6][3][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[6][4][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[6][5][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[6][6][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[6][7][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[7][0][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[7][1][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[7][2][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[7][3][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[7][4][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[7][5][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[7][6][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[7][7][7]                        ; Merged with rom_addr[0][0][7]                ;
; rom_addr[0][1][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[0][2][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[0][3][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[0][4][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[0][5][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[0][6][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[0][7][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[1][0][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[1][1][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[1][2][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[1][3][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[1][4][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[1][5][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[1][6][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[1][7][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[2][0][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[2][1][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[2][2][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[2][3][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[2][4][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[2][5][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[2][6][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[2][7][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[3][0][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[3][1][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[3][2][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[3][3][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[3][4][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[3][5][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[3][6][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[3][7][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[4][0][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[4][1][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[4][2][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[4][3][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[4][4][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[4][5][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[4][6][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[4][7][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[5][0][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[5][1][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[5][2][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[5][3][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[5][4][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[5][5][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[5][6][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[5][7][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[6][0][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[6][1][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[6][2][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[6][3][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[6][4][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[6][5][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[6][6][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[6][7][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[7][0][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[7][1][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[7][2][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[7][3][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[7][4][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[7][5][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[7][6][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[7][7][8]                        ; Merged with rom_addr[0][0][8]                ;
; rom_addr[0][1][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[0][2][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[0][3][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[0][4][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[0][5][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[0][6][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[0][7][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[1][0][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[1][1][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[1][2][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[1][3][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[1][4][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[1][5][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[1][6][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[1][7][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[2][0][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[2][1][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[2][2][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[2][3][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[2][4][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[2][5][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[2][6][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[2][7][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[3][0][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[3][1][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[3][2][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[3][3][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[3][4][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[3][5][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[3][6][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[3][7][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[4][0][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[4][1][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[4][2][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[4][3][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[4][4][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[4][5][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[4][6][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[4][7][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[5][0][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[5][1][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[5][2][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[5][3][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[5][4][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[5][5][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[5][6][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[5][7][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[6][0][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[6][1][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[6][2][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[6][3][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[6][4][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[6][5][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[6][6][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[6][7][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[7][0][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[7][1][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[7][2][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[7][3][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[7][4][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[7][5][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[7][6][9]                        ; Merged with rom_addr[0][0][9]                ;
; rom_addr[7][7][9]                        ; Merged with rom_addr[0][0][9]                ;
; my_uart_tx:Umy_uart_tx|tx_en             ; Merged with my_uart_tx:Umy_uart_tx|bps_start ;
; datanum[2,3]                             ; Stuck at GND due to stuck port data_in       ;
; Total Number of Removed Registers = 1266 ;                                              ;
+------------------------------------------+----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 218   ;
; Number of registers using Synchronous Clear  ; 80    ;
; Number of registers using Synchronous Load   ; 65    ;
; Number of registers using Asynchronous Clear ; 74    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 73    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; my_uart_tx:Umy_uart_tx|uart_tx_r       ; 2       ;
; led_1~reg0                             ; 2       ;
; switch[2][2]                           ; 9       ;
; direction_x[1]                         ; 6       ;
; direction_y[1]                         ; 4       ;
; Total number of inverted registers = 5 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |pll_top|my_uart_tx:Umy_uart_tx|num[1] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |pll_top|my_uart_rx:Umy_uart_rx|num[3] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |pll_top|datanum[2]                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav0_0|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav0_1|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav0_2|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav0_3|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav0_4|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav0_5|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav0_6|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav0_7|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav1_0|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav1_1|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav1_2|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav1_3|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav1_4|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav1_5|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav1_6|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav1_7|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav2_0|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav2_1|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav2_2|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav2_3|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav2_4|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav2_5|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav2_6|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav2_7|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav3_0|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav3_1|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav3_2|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav3_3|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav3_4|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav3_5|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav3_6|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav3_7|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav4_0|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav4_1|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav4_2|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav4_3|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav4_4|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav4_5|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav4_6|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav4_7|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav5_0|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav5_1|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav5_2|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav5_3|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav5_4|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav5_5|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav5_6|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav5_7|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav6_0|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav6_1|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav6_2|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav6_3|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav6_4|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav6_5|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav6_6|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav6_7|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav7_0|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav7_1|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav7_2|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav7_3|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav7_4|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav7_5|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav7_6|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pwm:Uwav7_7|altsyncram:altsyncram_component|altsyncram_0191:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:UPLL|altpll:altpll_component ;
+-------------------------------+-----------------------+-----------------------+
; Parameter Name                ; Value                 ; Type                  ;
+-------------------------------+-----------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped               ;
; PLL_TYPE                      ; AUTO                  ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped               ;
; SCAN_CHAIN                    ; LONG                  ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped               ;
; LOCK_HIGH                     ; 1                     ; Untyped               ;
; LOCK_LOW                      ; 1                     ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped               ;
; SKIP_VCO                      ; OFF                   ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped               ;
; BANDWIDTH                     ; 0                     ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped               ;
; DOWN_SPREAD                   ; 0                     ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK0_MULTIPLY_BY              ; 512                   ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK0_DIVIDE_BY                ; 625                   ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped               ;
; DPA_DIVIDER                   ; 0                     ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped               ;
; VCO_MIN                       ; 0                     ; Untyped               ;
; VCO_MAX                       ; 0                     ; Untyped               ;
; VCO_CENTER                    ; 0                     ; Untyped               ;
; PFD_MIN                       ; 0                     ; Untyped               ;
; PFD_MAX                       ; 0                     ; Untyped               ;
; M_INITIAL                     ; 0                     ; Untyped               ;
; M                             ; 0                     ; Untyped               ;
; N                             ; 1                     ; Untyped               ;
; M2                            ; 1                     ; Untyped               ;
; N2                            ; 1                     ; Untyped               ;
; SS                            ; 1                     ; Untyped               ;
; C0_HIGH                       ; 0                     ; Untyped               ;
; C1_HIGH                       ; 0                     ; Untyped               ;
; C2_HIGH                       ; 0                     ; Untyped               ;
; C3_HIGH                       ; 0                     ; Untyped               ;
; C4_HIGH                       ; 0                     ; Untyped               ;
; C5_HIGH                       ; 0                     ; Untyped               ;
; C6_HIGH                       ; 0                     ; Untyped               ;
; C7_HIGH                       ; 0                     ; Untyped               ;
; C8_HIGH                       ; 0                     ; Untyped               ;
; C9_HIGH                       ; 0                     ; Untyped               ;
; C0_LOW                        ; 0                     ; Untyped               ;
; C1_LOW                        ; 0                     ; Untyped               ;
; C2_LOW                        ; 0                     ; Untyped               ;
; C3_LOW                        ; 0                     ; Untyped               ;
; C4_LOW                        ; 0                     ; Untyped               ;
; C5_LOW                        ; 0                     ; Untyped               ;
; C6_LOW                        ; 0                     ; Untyped               ;
; C7_LOW                        ; 0                     ; Untyped               ;
; C8_LOW                        ; 0                     ; Untyped               ;
; C9_LOW                        ; 0                     ; Untyped               ;
; C0_INITIAL                    ; 0                     ; Untyped               ;
; C1_INITIAL                    ; 0                     ; Untyped               ;
; C2_INITIAL                    ; 0                     ; Untyped               ;
; C3_INITIAL                    ; 0                     ; Untyped               ;
; C4_INITIAL                    ; 0                     ; Untyped               ;
; C5_INITIAL                    ; 0                     ; Untyped               ;
; C6_INITIAL                    ; 0                     ; Untyped               ;
; C7_INITIAL                    ; 0                     ; Untyped               ;
; C8_INITIAL                    ; 0                     ; Untyped               ;
; C9_INITIAL                    ; 0                     ; Untyped               ;
; C0_MODE                       ; BYPASS                ; Untyped               ;
; C1_MODE                       ; BYPASS                ; Untyped               ;
; C2_MODE                       ; BYPASS                ; Untyped               ;
; C3_MODE                       ; BYPASS                ; Untyped               ;
; C4_MODE                       ; BYPASS                ; Untyped               ;
; C5_MODE                       ; BYPASS                ; Untyped               ;
; C6_MODE                       ; BYPASS                ; Untyped               ;
; C7_MODE                       ; BYPASS                ; Untyped               ;
; C8_MODE                       ; BYPASS                ; Untyped               ;
; C9_MODE                       ; BYPASS                ; Untyped               ;
; C0_PH                         ; 0                     ; Untyped               ;
; C1_PH                         ; 0                     ; Untyped               ;
; C2_PH                         ; 0                     ; Untyped               ;
; C3_PH                         ; 0                     ; Untyped               ;
; C4_PH                         ; 0                     ; Untyped               ;
; C5_PH                         ; 0                     ; Untyped               ;
; C6_PH                         ; 0                     ; Untyped               ;
; C7_PH                         ; 0                     ; Untyped               ;
; C8_PH                         ; 0                     ; Untyped               ;
; C9_PH                         ; 0                     ; Untyped               ;
; L0_HIGH                       ; 1                     ; Untyped               ;
; L1_HIGH                       ; 1                     ; Untyped               ;
; G0_HIGH                       ; 1                     ; Untyped               ;
; G1_HIGH                       ; 1                     ; Untyped               ;
; G2_HIGH                       ; 1                     ; Untyped               ;
; G3_HIGH                       ; 1                     ; Untyped               ;
; E0_HIGH                       ; 1                     ; Untyped               ;
; E1_HIGH                       ; 1                     ; Untyped               ;
; E2_HIGH                       ; 1                     ; Untyped               ;
; E3_HIGH                       ; 1                     ; Untyped               ;
; L0_LOW                        ; 1                     ; Untyped               ;
; L1_LOW                        ; 1                     ; Untyped               ;
; G0_LOW                        ; 1                     ; Untyped               ;
; G1_LOW                        ; 1                     ; Untyped               ;
; G2_LOW                        ; 1                     ; Untyped               ;
; G3_LOW                        ; 1                     ; Untyped               ;
; E0_LOW                        ; 1                     ; Untyped               ;
; E1_LOW                        ; 1                     ; Untyped               ;
; E2_LOW                        ; 1                     ; Untyped               ;
; E3_LOW                        ; 1                     ; Untyped               ;
; L0_INITIAL                    ; 1                     ; Untyped               ;
; L1_INITIAL                    ; 1                     ; Untyped               ;
; G0_INITIAL                    ; 1                     ; Untyped               ;
; G1_INITIAL                    ; 1                     ; Untyped               ;
; G2_INITIAL                    ; 1                     ; Untyped               ;
; G3_INITIAL                    ; 1                     ; Untyped               ;
; E0_INITIAL                    ; 1                     ; Untyped               ;
; E1_INITIAL                    ; 1                     ; Untyped               ;
; E2_INITIAL                    ; 1                     ; Untyped               ;
; E3_INITIAL                    ; 1                     ; Untyped               ;
; L0_MODE                       ; BYPASS                ; Untyped               ;
; L1_MODE                       ; BYPASS                ; Untyped               ;
; G0_MODE                       ; BYPASS                ; Untyped               ;
; G1_MODE                       ; BYPASS                ; Untyped               ;
; G2_MODE                       ; BYPASS                ; Untyped               ;
; G3_MODE                       ; BYPASS                ; Untyped               ;
; E0_MODE                       ; BYPASS                ; Untyped               ;
; E1_MODE                       ; BYPASS                ; Untyped               ;
; E2_MODE                       ; BYPASS                ; Untyped               ;
; E3_MODE                       ; BYPASS                ; Untyped               ;
; L0_PH                         ; 0                     ; Untyped               ;
; L1_PH                         ; 0                     ; Untyped               ;
; G0_PH                         ; 0                     ; Untyped               ;
; G1_PH                         ; 0                     ; Untyped               ;
; G2_PH                         ; 0                     ; Untyped               ;
; G3_PH                         ; 0                     ; Untyped               ;
; E0_PH                         ; 0                     ; Untyped               ;
; E1_PH                         ; 0                     ; Untyped               ;
; E2_PH                         ; 0                     ; Untyped               ;
; E3_PH                         ; 0                     ; Untyped               ;
; M_PH                          ; 0                     ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped               ;
; CLK0_COUNTER                  ; G0                    ; Untyped               ;
; CLK1_COUNTER                  ; G0                    ; Untyped               ;
; CLK2_COUNTER                  ; G0                    ; Untyped               ;
; CLK3_COUNTER                  ; G0                    ; Untyped               ;
; CLK4_COUNTER                  ; G0                    ; Untyped               ;
; CLK5_COUNTER                  ; G0                    ; Untyped               ;
; CLK6_COUNTER                  ; E0                    ; Untyped               ;
; CLK7_COUNTER                  ; E1                    ; Untyped               ;
; CLK8_COUNTER                  ; E2                    ; Untyped               ;
; CLK9_COUNTER                  ; E3                    ; Untyped               ;
; L0_TIME_DELAY                 ; 0                     ; Untyped               ;
; L1_TIME_DELAY                 ; 0                     ; Untyped               ;
; G0_TIME_DELAY                 ; 0                     ; Untyped               ;
; G1_TIME_DELAY                 ; 0                     ; Untyped               ;
; G2_TIME_DELAY                 ; 0                     ; Untyped               ;
; G3_TIME_DELAY                 ; 0                     ; Untyped               ;
; E0_TIME_DELAY                 ; 0                     ; Untyped               ;
; E1_TIME_DELAY                 ; 0                     ; Untyped               ;
; E2_TIME_DELAY                 ; 0                     ; Untyped               ;
; E3_TIME_DELAY                 ; 0                     ; Untyped               ;
; M_TIME_DELAY                  ; 0                     ; Untyped               ;
; N_TIME_DELAY                  ; 0                     ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped               ;
; ENABLE0_COUNTER               ; L0                    ; Untyped               ;
; ENABLE1_COUNTER               ; L0                    ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped               ;
; LOOP_FILTER_C                 ; 5                     ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped               ;
; VCO_POST_SCALE                ; 0                     ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK0                     ; PORT_USED             ; Untyped               ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped               ;
; PORT_ARESET                   ; PORT_USED             ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped               ;
; M_TEST_SOURCE                 ; 5                     ; Untyped               ;
; C0_TEST_SOURCE                ; 5                     ; Untyped               ;
; C1_TEST_SOURCE                ; 5                     ; Untyped               ;
; C2_TEST_SOURCE                ; 5                     ; Untyped               ;
; C3_TEST_SOURCE                ; 5                     ; Untyped               ;
; C4_TEST_SOURCE                ; 5                     ; Untyped               ;
; C5_TEST_SOURCE                ; 5                     ; Untyped               ;
; C6_TEST_SOURCE                ; 5                     ; Untyped               ;
; C7_TEST_SOURCE                ; 5                     ; Untyped               ;
; C8_TEST_SOURCE                ; 5                     ; Untyped               ;
; C9_TEST_SOURCE                ; 5                     ; Untyped               ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped               ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE        ;
+-------------------------------+-----------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav0_0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav0_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav0_2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav0_3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav0_4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav0_5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav0_6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav0_7|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav1_0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav1_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav1_2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav1_3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav1_4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav1_5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav1_6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav1_7|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav2_0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav2_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav2_2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav2_3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav2_4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav2_5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav2_6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav2_7|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav3_0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav3_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav3_2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav3_3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav3_4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav3_5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav3_6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav3_7|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav4_0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav4_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav4_2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav4_3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav4_4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav4_5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav4_6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav4_7|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav5_0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav5_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav5_2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav5_3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav5_4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav5_5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav5_6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav5_7|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav6_0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav6_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav6_2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav6_3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav6_4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav6_5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav6_6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav6_7|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav7_0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav7_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav7_2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav7_3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav7_4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav7_5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav7_6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:Uwav7_7|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; pwm.mif              ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_0191      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                     ;
+-------------------------------+----------------------------------+
; Name                          ; Value                            ;
+-------------------------------+----------------------------------+
; Number of entity instances    ; 1                                ;
; Entity Instance               ; PLL:UPLL|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                           ;
;     -- PLL_TYPE               ; AUTO                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                ;
;     -- VCO_DIVIDE_BY          ; 0                                ;
+-------------------------------+----------------------------------+


+-----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                        ;
+-------------------------------------------+---------------------------------------------+
; Name                                      ; Value                                       ;
+-------------------------------------------+---------------------------------------------+
; Number of entity instances                ; 64                                          ;
; Entity Instance                           ; pwm:Uwav0_0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav0_1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav0_2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav0_3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav0_4|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav0_5|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav0_6|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav0_7|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav1_0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav1_1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav1_2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav1_3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav1_4|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav1_5|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav1_6|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav1_7|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav2_0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav2_1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav2_2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav2_3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav2_4|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav2_5|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav2_6|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav2_7|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav3_0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav3_1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav3_2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav3_3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav3_4|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav3_5|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav3_6|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav3_7|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav4_0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav4_1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav4_2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav4_3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav4_4|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav4_5|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav4_6|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav4_7|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav5_0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav5_1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav5_2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav5_3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav5_4|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav5_5|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav5_6|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav5_7|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav6_0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav6_1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav6_2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav6_3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav6_4|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav6_5|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav6_6|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav6_7|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav7_0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav7_1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav7_2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav7_3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav7_4|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav7_5|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav7_6|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; pwm:Uwav7_7|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 1                                           ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
+-------------------------------------------+---------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "my_uart_tx:Umy_uart_tx"    ;
+----------+--------+----------+------------------------+
; Port     ; Type   ; Severity ; Details                ;
+----------+--------+----------+------------------------+
; byte_end ; Output ; Info     ; Explicitly unconnected ;
+----------+--------+----------+------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "PLL:UPLL"                ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; areset ; Input  ; Info     ; Stuck at GND           ;
; locked ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Sep 01 18:08:41 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PLL -c PLL
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /users/16339/desktop/ultrasonic suspension/ultrasonic-suspension/source/my_uart_tx.v
    Info (12023): Found entity 1: my_uart_tx
Info (12021): Found 1 design units, including 1 entities, in source file /users/16339/desktop/ultrasonic suspension/ultrasonic-suspension/source/my_uart_rx.v
    Info (12023): Found entity 1: my_uart_rx
Info (12021): Found 1 design units, including 1 entities, in source file /users/16339/desktop/ultrasonic suspension/ultrasonic-suspension/source/speed_setting.v
    Info (12023): Found entity 1: speed_setting
Info (12021): Found 1 design units, including 1 entities, in source file /users/16339/desktop/ultrasonic suspension/ultrasonic-suspension/source/pll_top.v
    Info (12023): Found entity 1: pll_top
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: PLL
Info (12021): Found 1 design units, including 1 entities, in source file /users/16339/desktop/ultrasonic suspension/ultrasonic-suspension/sim/pll_top_tb.v
    Info (12023): Found entity 1: pll_top_tb
Info (12021): Found 1 design units, including 1 entities, in source file /users/16339/desktop/ultrasonic suspension/ultrasonic-suspension/source/pwm.v
    Info (12023): Found entity 1: pwm
Info (12021): Found 0 design units, including 0 entities, in source file /users/16339/desktop/ultrasonic suspension/ultrasonic-suspension/source/switch_ctrl.v
Warning (10236): Verilog HDL Implicit Net warning at pll_top.v(596): created implicit net for "bps_start1"
Warning (10236): Verilog HDL Implicit Net warning at pll_top.v(613): created implicit net for "bps_start2"
Info (12127): Elaborating entity "pll_top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at pll_top.v(637): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pll_top.v(643): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pll_top.v(649): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pll_top.v(655): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pll_top.v(656): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pll_top.v(657): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pll_top.v(658): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at pll_top.v(667): truncated value with size 32 to match size of target (10)
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "rom_addr" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "addr" into its bus
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:UPLL"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:UPLL|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "PLL:UPLL|altpll:altpll_component"
Info (12133): Instantiated megafunction "PLL:UPLL|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "625"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "512"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: PLL_altpll
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL:UPLL|altpll:altpll_component|PLL_altpll:auto_generated"
Info (12128): Elaborating entity "pwm" for hierarchy "pwm:Uwav0_0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "pwm:Uwav0_0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "pwm:Uwav0_0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "pwm:Uwav0_0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "pwm.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0191.tdf
    Info (12023): Found entity 1: altsyncram_0191
Info (12128): Elaborating entity "altsyncram_0191" for hierarchy "pwm:Uwav0_0|altsyncram:altsyncram_component|altsyncram_0191:auto_generated"
Info (12128): Elaborating entity "speed_setting" for hierarchy "speed_setting:Uspeed_rx"
Info (12128): Elaborating entity "my_uart_rx" for hierarchy "my_uart_rx:Umy_uart_rx"
Info (12128): Elaborating entity "my_uart_tx" for hierarchy "my_uart_tx:Umy_uart_tx"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "led_2" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Project/output_files/PLL.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 665 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 68 output pins
    Info (21061): Implemented 529 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4646 megabytes
    Info: Processing ended: Thu Sep 01 18:08:48 2022
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/16339/Desktop/Ultrasonic suspension/Ultrasonic-suspension/Project/output_files/PLL.map.smsg.


