<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab2_2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="eight_bit_comp.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="eight_bit_comp.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="eight_bit_comp.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="eight_bit_comp.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="eight_bit_comp.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="eight_bit_comp.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="eight_bit_comp.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="eight_bit_comp.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="eight_bit_comp.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="eight_bit_comp.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="eight_bit_comp.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="eight_bit_comp.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="eight_bit_comp.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="eight_bit_comp.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="eight_bit_comp.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="eight_bit_comp.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="eight_bit_comp.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="eight_bit_comp.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="eight_bit_comp.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="eight_bit_comp.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="eight_bit_comp.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="eight_bit_comp.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="eight_bit_comp.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="eight_bit_comp_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="eight_bit_comp_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="eight_bit_comp_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="eight_bit_comp_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="eight_bit_comp_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="eight_bit_comp_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="eight_bit_comp_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="eight_bit_comp_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="eight_bit_comp_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="eight_bit_comp_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="eight_bit_comp_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="eight_bit_comp_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="eight_bit_comp_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="eight_bit_comp_top_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="eight_bit_comp_top_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="eight_bit_comp_top_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="eight_bit_comp_top_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="eight_bit_comp_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="eight_bit_comp_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="one_bit_comp.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="one_bit_comp.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="one_bit_comp.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="one_bit_comp_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1517167864" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1517167864">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517168181" xil_pn:in_ck="-5773344631783378042" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1517168181">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="eight_bit_comp.v"/>
      <outfile xil_pn:name="eight_bit_comp_top.v"/>
      <outfile xil_pn:name="one_bit_comp.v"/>
    </transform>
    <transform xil_pn:end_ts="1517168186" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1737396778926500484" xil_pn:start_ts="1517168186">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517168186" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2765629759982040450" xil_pn:start_ts="1517168186">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517168186" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7770304059984451790" xil_pn:start_ts="1517168186">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517168186" xil_pn:in_ck="-5773344631783378042" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1517168186">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="eight_bit_comp.v"/>
      <outfile xil_pn:name="eight_bit_comp_top.v"/>
      <outfile xil_pn:name="one_bit_comp.v"/>
    </transform>
    <transform xil_pn:end_ts="1517168188" xil_pn:in_ck="-5773344631783378042" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1126904102768491843" xil_pn:start_ts="1517168186">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="eight_bit_comp_top_beh.prj"/>
      <outfile xil_pn:name="eight_bit_comp_top_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1517168188" xil_pn:in_ck="8140008258560105118" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5898305993482916976" xil_pn:start_ts="1517168188">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="eight_bit_comp_top_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1517217145" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1517217145">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517217145" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2451412793271052916" xil_pn:start_ts="1517217145">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517217145" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7770304059984451790" xil_pn:start_ts="1517217145">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517217145" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1517217145">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517217145" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3409587764489261686" xil_pn:start_ts="1517217145">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517217534" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1517217534">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517217534" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4732778465198628860" xil_pn:start_ts="1517217534">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517217550" xil_pn:in_ck="414866707973306227" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-6332860483353440881" xil_pn:start_ts="1517217534">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="eight_bit_comp.lso"/>
      <outfile xil_pn:name="eight_bit_comp.ngc"/>
      <outfile xil_pn:name="eight_bit_comp.ngr"/>
      <outfile xil_pn:name="eight_bit_comp.prj"/>
      <outfile xil_pn:name="eight_bit_comp.stx"/>
      <outfile xil_pn:name="eight_bit_comp.syr"/>
      <outfile xil_pn:name="eight_bit_comp.xst"/>
      <outfile xil_pn:name="eight_bit_comp_stx_beh.prj"/>
      <outfile xil_pn:name="eight_bit_comp_top_beh.prj"/>
      <outfile xil_pn:name="eight_bit_comp_top_stx_beh.prj"/>
      <outfile xil_pn:name="eight_bit_comp_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1517217557" xil_pn:in_ck="-3488146952141122999" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3336772984093808255" xil_pn:start_ts="1517217557">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517217566" xil_pn:in_ck="5398242735239133708" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="5317253018195252351" xil_pn:start_ts="1517217557">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="eight_bit_comp.bld"/>
      <outfile xil_pn:name="eight_bit_comp.ngd"/>
      <outfile xil_pn:name="eight_bit_comp_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1517217575" xil_pn:in_ck="8579018706428715085" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1517217566">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="eight_bit_comp.pcf"/>
      <outfile xil_pn:name="eight_bit_comp_map.map"/>
      <outfile xil_pn:name="eight_bit_comp_map.mrp"/>
      <outfile xil_pn:name="eight_bit_comp_map.ncd"/>
      <outfile xil_pn:name="eight_bit_comp_map.ngm"/>
      <outfile xil_pn:name="eight_bit_comp_map.xrpt"/>
      <outfile xil_pn:name="eight_bit_comp_summary.xml"/>
      <outfile xil_pn:name="eight_bit_comp_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1517217597" xil_pn:in_ck="-7454517854719967962" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1517217575">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="eight_bit_comp.ncd"/>
      <outfile xil_pn:name="eight_bit_comp.pad"/>
      <outfile xil_pn:name="eight_bit_comp.par"/>
      <outfile xil_pn:name="eight_bit_comp.ptwx"/>
      <outfile xil_pn:name="eight_bit_comp.unroutes"/>
      <outfile xil_pn:name="eight_bit_comp.xpi"/>
      <outfile xil_pn:name="eight_bit_comp_pad.csv"/>
      <outfile xil_pn:name="eight_bit_comp_pad.txt"/>
      <outfile xil_pn:name="eight_bit_comp_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1517217612" xil_pn:in_ck="-3488146952141130624" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1517217601">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="eight_bit_comp.bgn"/>
      <outfile xil_pn:name="eight_bit_comp.bit"/>
      <outfile xil_pn:name="eight_bit_comp.drc"/>
      <outfile xil_pn:name="eight_bit_comp.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1517217661" xil_pn:in_ck="-3488146952141143478" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1517217660">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517217597" xil_pn:in_ck="-5455039868985891127" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1517217592">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="eight_bit_comp.twr"/>
      <outfile xil_pn:name="eight_bit_comp.twx"/>
    </transform>
  </transforms>

</generated_project>
