\doxysection{APB1/\+APB2 Clock Source}
\label{group___r_c_c___a_p_b1___a_p_b2___clock___source}\index{APB1/APB2 Clock Source@{APB1/APB2 Clock Source}}
Collaboration diagram for APB1/\+APB2 Clock Source\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___r_c_c___a_p_b1___a_p_b2___clock___source}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ RCC\+\_\+\+HCLK\+\_\+\+DIV1}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV1}
\item 
\#define \textbf{ RCC\+\_\+\+HCLK\+\_\+\+DIV2}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV2}
\item 
\#define \textbf{ RCC\+\_\+\+HCLK\+\_\+\+DIV4}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV4}
\item 
\#define \textbf{ RCC\+\_\+\+HCLK\+\_\+\+DIV8}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV8}
\item 
\#define \textbf{ RCC\+\_\+\+HCLK\+\_\+\+DIV16}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV16}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___r_c_c___a_p_b1___a_p_b2___clock___source_ga8e3fcdef0e5d77bb61a52420fe1e9fbc}} 
\index{APB1/APB2 Clock Source@{APB1/APB2 Clock Source}!RCC\_HCLK\_DIV1@{RCC\_HCLK\_DIV1}}
\index{RCC\_HCLK\_DIV1@{RCC\_HCLK\_DIV1}!APB1/APB2 Clock Source@{APB1/APB2 Clock Source}}
\doxysubsubsection{RCC\_HCLK\_DIV1}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HCLK\+\_\+\+DIV1~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV1}}



Definition at line 257 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_p_b1___a_p_b2___clock___source_ga27ac27d48360121bc2dc68b99dc8845d}} 
\index{APB1/APB2 Clock Source@{APB1/APB2 Clock Source}!RCC\_HCLK\_DIV16@{RCC\_HCLK\_DIV16}}
\index{RCC\_HCLK\_DIV16@{RCC\_HCLK\_DIV16}!APB1/APB2 Clock Source@{APB1/APB2 Clock Source}}
\doxysubsubsection{RCC\_HCLK\_DIV16}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HCLK\+\_\+\+DIV16~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV16}}



Definition at line 261 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_p_b1___a_p_b2___clock___source_ga4d2ebcf280d85e8449a5fb7b994b5169}} 
\index{APB1/APB2 Clock Source@{APB1/APB2 Clock Source}!RCC\_HCLK\_DIV2@{RCC\_HCLK\_DIV2}}
\index{RCC\_HCLK\_DIV2@{RCC\_HCLK\_DIV2}!APB1/APB2 Clock Source@{APB1/APB2 Clock Source}}
\doxysubsubsection{RCC\_HCLK\_DIV2}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HCLK\+\_\+\+DIV2~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV2}}



Definition at line 258 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_p_b1___a_p_b2___clock___source_ga85b5f4fd936e22a3f4df5ed756f6e083}} 
\index{APB1/APB2 Clock Source@{APB1/APB2 Clock Source}!RCC\_HCLK\_DIV4@{RCC\_HCLK\_DIV4}}
\index{RCC\_HCLK\_DIV4@{RCC\_HCLK\_DIV4}!APB1/APB2 Clock Source@{APB1/APB2 Clock Source}}
\doxysubsubsection{RCC\_HCLK\_DIV4}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HCLK\+\_\+\+DIV4~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV4}}



Definition at line 259 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_p_b1___a_p_b2___clock___source_gadb18bc60e2c639cb59244bedb54f7bb3}} 
\index{APB1/APB2 Clock Source@{APB1/APB2 Clock Source}!RCC\_HCLK\_DIV8@{RCC\_HCLK\_DIV8}}
\index{RCC\_HCLK\_DIV8@{RCC\_HCLK\_DIV8}!APB1/APB2 Clock Source@{APB1/APB2 Clock Source}}
\doxysubsubsection{RCC\_HCLK\_DIV8}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HCLK\+\_\+\+DIV8~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV8}}



Definition at line 260 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

