
Drone_FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012a90  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009a8  08012c30  08012c30  00022c30  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080135d8  080135d8  000302a4  2**0
                  CONTENTS
  4 .ARM          00000008  080135d8  080135d8  000235d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080135e0  080135e0  000302a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080135e0  080135e0  000235e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080135e4  080135e4  000235e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002a4  20000000  080135e8  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004e24  200002a8  0801388c  000302a8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200050cc  0801388c  000350cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000302a4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021de4  00000000  00000000  000302d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004996  00000000  00000000  000520b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ab8  00000000  00000000  00056a50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000018f8  00000000  00000000  00058508  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000214a0  00000000  00000000  00059e00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002877d  00000000  00000000  0007b2a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e2cd8  00000000  00000000  000a3a1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001866f5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008950  00000000  00000000  00186748  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200002a8 	.word	0x200002a8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08012c18 	.word	0x08012c18

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200002ac 	.word	0x200002ac
 80001dc:	08012c18 	.word	0x08012c18

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b9ca 	b.w	8001064 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f85c 	bl	8000d94 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_d2lz>:
 8000ce8:	b538      	push	{r3, r4, r5, lr}
 8000cea:	2200      	movs	r2, #0
 8000cec:	2300      	movs	r3, #0
 8000cee:	4604      	mov	r4, r0
 8000cf0:	460d      	mov	r5, r1
 8000cf2:	f7ff ff0b 	bl	8000b0c <__aeabi_dcmplt>
 8000cf6:	b928      	cbnz	r0, 8000d04 <__aeabi_d2lz+0x1c>
 8000cf8:	4620      	mov	r0, r4
 8000cfa:	4629      	mov	r1, r5
 8000cfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d00:	f000 b82a 	b.w	8000d58 <__aeabi_d2ulz>
 8000d04:	4620      	mov	r0, r4
 8000d06:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d0a:	f000 f825 	bl	8000d58 <__aeabi_d2ulz>
 8000d0e:	4240      	negs	r0, r0
 8000d10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d14:	bd38      	pop	{r3, r4, r5, pc}
 8000d16:	bf00      	nop

08000d18 <__aeabi_f2ulz>:
 8000d18:	b5d0      	push	{r4, r6, r7, lr}
 8000d1a:	f7ff fc2d 	bl	8000578 <__aeabi_f2d>
 8000d1e:	4b0c      	ldr	r3, [pc, #48]	; (8000d50 <__aeabi_f2ulz+0x38>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	4606      	mov	r6, r0
 8000d24:	460f      	mov	r7, r1
 8000d26:	f7ff fc7f 	bl	8000628 <__aeabi_dmul>
 8000d2a:	f7ff ff55 	bl	8000bd8 <__aeabi_d2uiz>
 8000d2e:	4604      	mov	r4, r0
 8000d30:	f7ff fc00 	bl	8000534 <__aeabi_ui2d>
 8000d34:	4b07      	ldr	r3, [pc, #28]	; (8000d54 <__aeabi_f2ulz+0x3c>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	f7ff fc76 	bl	8000628 <__aeabi_dmul>
 8000d3c:	4602      	mov	r2, r0
 8000d3e:	460b      	mov	r3, r1
 8000d40:	4630      	mov	r0, r6
 8000d42:	4639      	mov	r1, r7
 8000d44:	f7ff fab8 	bl	80002b8 <__aeabi_dsub>
 8000d48:	f7ff ff46 	bl	8000bd8 <__aeabi_d2uiz>
 8000d4c:	4621      	mov	r1, r4
 8000d4e:	bdd0      	pop	{r4, r6, r7, pc}
 8000d50:	3df00000 	.word	0x3df00000
 8000d54:	41f00000 	.word	0x41f00000

08000d58 <__aeabi_d2ulz>:
 8000d58:	b5d0      	push	{r4, r6, r7, lr}
 8000d5a:	4b0c      	ldr	r3, [pc, #48]	; (8000d8c <__aeabi_d2ulz+0x34>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	4606      	mov	r6, r0
 8000d60:	460f      	mov	r7, r1
 8000d62:	f7ff fc61 	bl	8000628 <__aeabi_dmul>
 8000d66:	f7ff ff37 	bl	8000bd8 <__aeabi_d2uiz>
 8000d6a:	4604      	mov	r4, r0
 8000d6c:	f7ff fbe2 	bl	8000534 <__aeabi_ui2d>
 8000d70:	4b07      	ldr	r3, [pc, #28]	; (8000d90 <__aeabi_d2ulz+0x38>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	f7ff fc58 	bl	8000628 <__aeabi_dmul>
 8000d78:	4602      	mov	r2, r0
 8000d7a:	460b      	mov	r3, r1
 8000d7c:	4630      	mov	r0, r6
 8000d7e:	4639      	mov	r1, r7
 8000d80:	f7ff fa9a 	bl	80002b8 <__aeabi_dsub>
 8000d84:	f7ff ff28 	bl	8000bd8 <__aeabi_d2uiz>
 8000d88:	4621      	mov	r1, r4
 8000d8a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d8c:	3df00000 	.word	0x3df00000
 8000d90:	41f00000 	.word	0x41f00000

08000d94 <__udivmoddi4>:
 8000d94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d98:	9d08      	ldr	r5, [sp, #32]
 8000d9a:	4604      	mov	r4, r0
 8000d9c:	468e      	mov	lr, r1
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d14d      	bne.n	8000e3e <__udivmoddi4+0xaa>
 8000da2:	428a      	cmp	r2, r1
 8000da4:	4694      	mov	ip, r2
 8000da6:	d969      	bls.n	8000e7c <__udivmoddi4+0xe8>
 8000da8:	fab2 f282 	clz	r2, r2
 8000dac:	b152      	cbz	r2, 8000dc4 <__udivmoddi4+0x30>
 8000dae:	fa01 f302 	lsl.w	r3, r1, r2
 8000db2:	f1c2 0120 	rsb	r1, r2, #32
 8000db6:	fa20 f101 	lsr.w	r1, r0, r1
 8000dba:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dbe:	ea41 0e03 	orr.w	lr, r1, r3
 8000dc2:	4094      	lsls	r4, r2
 8000dc4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000dc8:	0c21      	lsrs	r1, r4, #16
 8000dca:	fbbe f6f8 	udiv	r6, lr, r8
 8000dce:	fa1f f78c 	uxth.w	r7, ip
 8000dd2:	fb08 e316 	mls	r3, r8, r6, lr
 8000dd6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000dda:	fb06 f107 	mul.w	r1, r6, r7
 8000dde:	4299      	cmp	r1, r3
 8000de0:	d90a      	bls.n	8000df8 <__udivmoddi4+0x64>
 8000de2:	eb1c 0303 	adds.w	r3, ip, r3
 8000de6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000dea:	f080 811f 	bcs.w	800102c <__udivmoddi4+0x298>
 8000dee:	4299      	cmp	r1, r3
 8000df0:	f240 811c 	bls.w	800102c <__udivmoddi4+0x298>
 8000df4:	3e02      	subs	r6, #2
 8000df6:	4463      	add	r3, ip
 8000df8:	1a5b      	subs	r3, r3, r1
 8000dfa:	b2a4      	uxth	r4, r4
 8000dfc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e00:	fb08 3310 	mls	r3, r8, r0, r3
 8000e04:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e08:	fb00 f707 	mul.w	r7, r0, r7
 8000e0c:	42a7      	cmp	r7, r4
 8000e0e:	d90a      	bls.n	8000e26 <__udivmoddi4+0x92>
 8000e10:	eb1c 0404 	adds.w	r4, ip, r4
 8000e14:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e18:	f080 810a 	bcs.w	8001030 <__udivmoddi4+0x29c>
 8000e1c:	42a7      	cmp	r7, r4
 8000e1e:	f240 8107 	bls.w	8001030 <__udivmoddi4+0x29c>
 8000e22:	4464      	add	r4, ip
 8000e24:	3802      	subs	r0, #2
 8000e26:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e2a:	1be4      	subs	r4, r4, r7
 8000e2c:	2600      	movs	r6, #0
 8000e2e:	b11d      	cbz	r5, 8000e38 <__udivmoddi4+0xa4>
 8000e30:	40d4      	lsrs	r4, r2
 8000e32:	2300      	movs	r3, #0
 8000e34:	e9c5 4300 	strd	r4, r3, [r5]
 8000e38:	4631      	mov	r1, r6
 8000e3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e3e:	428b      	cmp	r3, r1
 8000e40:	d909      	bls.n	8000e56 <__udivmoddi4+0xc2>
 8000e42:	2d00      	cmp	r5, #0
 8000e44:	f000 80ef 	beq.w	8001026 <__udivmoddi4+0x292>
 8000e48:	2600      	movs	r6, #0
 8000e4a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e4e:	4630      	mov	r0, r6
 8000e50:	4631      	mov	r1, r6
 8000e52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e56:	fab3 f683 	clz	r6, r3
 8000e5a:	2e00      	cmp	r6, #0
 8000e5c:	d14a      	bne.n	8000ef4 <__udivmoddi4+0x160>
 8000e5e:	428b      	cmp	r3, r1
 8000e60:	d302      	bcc.n	8000e68 <__udivmoddi4+0xd4>
 8000e62:	4282      	cmp	r2, r0
 8000e64:	f200 80f9 	bhi.w	800105a <__udivmoddi4+0x2c6>
 8000e68:	1a84      	subs	r4, r0, r2
 8000e6a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e6e:	2001      	movs	r0, #1
 8000e70:	469e      	mov	lr, r3
 8000e72:	2d00      	cmp	r5, #0
 8000e74:	d0e0      	beq.n	8000e38 <__udivmoddi4+0xa4>
 8000e76:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e7a:	e7dd      	b.n	8000e38 <__udivmoddi4+0xa4>
 8000e7c:	b902      	cbnz	r2, 8000e80 <__udivmoddi4+0xec>
 8000e7e:	deff      	udf	#255	; 0xff
 8000e80:	fab2 f282 	clz	r2, r2
 8000e84:	2a00      	cmp	r2, #0
 8000e86:	f040 8092 	bne.w	8000fae <__udivmoddi4+0x21a>
 8000e8a:	eba1 010c 	sub.w	r1, r1, ip
 8000e8e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e92:	fa1f fe8c 	uxth.w	lr, ip
 8000e96:	2601      	movs	r6, #1
 8000e98:	0c20      	lsrs	r0, r4, #16
 8000e9a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e9e:	fb07 1113 	mls	r1, r7, r3, r1
 8000ea2:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ea6:	fb0e f003 	mul.w	r0, lr, r3
 8000eaa:	4288      	cmp	r0, r1
 8000eac:	d908      	bls.n	8000ec0 <__udivmoddi4+0x12c>
 8000eae:	eb1c 0101 	adds.w	r1, ip, r1
 8000eb2:	f103 38ff 	add.w	r8, r3, #4294967295
 8000eb6:	d202      	bcs.n	8000ebe <__udivmoddi4+0x12a>
 8000eb8:	4288      	cmp	r0, r1
 8000eba:	f200 80cb 	bhi.w	8001054 <__udivmoddi4+0x2c0>
 8000ebe:	4643      	mov	r3, r8
 8000ec0:	1a09      	subs	r1, r1, r0
 8000ec2:	b2a4      	uxth	r4, r4
 8000ec4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ec8:	fb07 1110 	mls	r1, r7, r0, r1
 8000ecc:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000ed0:	fb0e fe00 	mul.w	lr, lr, r0
 8000ed4:	45a6      	cmp	lr, r4
 8000ed6:	d908      	bls.n	8000eea <__udivmoddi4+0x156>
 8000ed8:	eb1c 0404 	adds.w	r4, ip, r4
 8000edc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ee0:	d202      	bcs.n	8000ee8 <__udivmoddi4+0x154>
 8000ee2:	45a6      	cmp	lr, r4
 8000ee4:	f200 80bb 	bhi.w	800105e <__udivmoddi4+0x2ca>
 8000ee8:	4608      	mov	r0, r1
 8000eea:	eba4 040e 	sub.w	r4, r4, lr
 8000eee:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ef2:	e79c      	b.n	8000e2e <__udivmoddi4+0x9a>
 8000ef4:	f1c6 0720 	rsb	r7, r6, #32
 8000ef8:	40b3      	lsls	r3, r6
 8000efa:	fa22 fc07 	lsr.w	ip, r2, r7
 8000efe:	ea4c 0c03 	orr.w	ip, ip, r3
 8000f02:	fa20 f407 	lsr.w	r4, r0, r7
 8000f06:	fa01 f306 	lsl.w	r3, r1, r6
 8000f0a:	431c      	orrs	r4, r3
 8000f0c:	40f9      	lsrs	r1, r7
 8000f0e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000f12:	fa00 f306 	lsl.w	r3, r0, r6
 8000f16:	fbb1 f8f9 	udiv	r8, r1, r9
 8000f1a:	0c20      	lsrs	r0, r4, #16
 8000f1c:	fa1f fe8c 	uxth.w	lr, ip
 8000f20:	fb09 1118 	mls	r1, r9, r8, r1
 8000f24:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f28:	fb08 f00e 	mul.w	r0, r8, lr
 8000f2c:	4288      	cmp	r0, r1
 8000f2e:	fa02 f206 	lsl.w	r2, r2, r6
 8000f32:	d90b      	bls.n	8000f4c <__udivmoddi4+0x1b8>
 8000f34:	eb1c 0101 	adds.w	r1, ip, r1
 8000f38:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f3c:	f080 8088 	bcs.w	8001050 <__udivmoddi4+0x2bc>
 8000f40:	4288      	cmp	r0, r1
 8000f42:	f240 8085 	bls.w	8001050 <__udivmoddi4+0x2bc>
 8000f46:	f1a8 0802 	sub.w	r8, r8, #2
 8000f4a:	4461      	add	r1, ip
 8000f4c:	1a09      	subs	r1, r1, r0
 8000f4e:	b2a4      	uxth	r4, r4
 8000f50:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f54:	fb09 1110 	mls	r1, r9, r0, r1
 8000f58:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f5c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f60:	458e      	cmp	lr, r1
 8000f62:	d908      	bls.n	8000f76 <__udivmoddi4+0x1e2>
 8000f64:	eb1c 0101 	adds.w	r1, ip, r1
 8000f68:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f6c:	d26c      	bcs.n	8001048 <__udivmoddi4+0x2b4>
 8000f6e:	458e      	cmp	lr, r1
 8000f70:	d96a      	bls.n	8001048 <__udivmoddi4+0x2b4>
 8000f72:	3802      	subs	r0, #2
 8000f74:	4461      	add	r1, ip
 8000f76:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f7a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f7e:	eba1 010e 	sub.w	r1, r1, lr
 8000f82:	42a1      	cmp	r1, r4
 8000f84:	46c8      	mov	r8, r9
 8000f86:	46a6      	mov	lr, r4
 8000f88:	d356      	bcc.n	8001038 <__udivmoddi4+0x2a4>
 8000f8a:	d053      	beq.n	8001034 <__udivmoddi4+0x2a0>
 8000f8c:	b15d      	cbz	r5, 8000fa6 <__udivmoddi4+0x212>
 8000f8e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f92:	eb61 010e 	sbc.w	r1, r1, lr
 8000f96:	fa01 f707 	lsl.w	r7, r1, r7
 8000f9a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f9e:	40f1      	lsrs	r1, r6
 8000fa0:	431f      	orrs	r7, r3
 8000fa2:	e9c5 7100 	strd	r7, r1, [r5]
 8000fa6:	2600      	movs	r6, #0
 8000fa8:	4631      	mov	r1, r6
 8000faa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fae:	f1c2 0320 	rsb	r3, r2, #32
 8000fb2:	40d8      	lsrs	r0, r3
 8000fb4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000fb8:	fa21 f303 	lsr.w	r3, r1, r3
 8000fbc:	4091      	lsls	r1, r2
 8000fbe:	4301      	orrs	r1, r0
 8000fc0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000fc4:	fa1f fe8c 	uxth.w	lr, ip
 8000fc8:	fbb3 f0f7 	udiv	r0, r3, r7
 8000fcc:	fb07 3610 	mls	r6, r7, r0, r3
 8000fd0:	0c0b      	lsrs	r3, r1, #16
 8000fd2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000fd6:	fb00 f60e 	mul.w	r6, r0, lr
 8000fda:	429e      	cmp	r6, r3
 8000fdc:	fa04 f402 	lsl.w	r4, r4, r2
 8000fe0:	d908      	bls.n	8000ff4 <__udivmoddi4+0x260>
 8000fe2:	eb1c 0303 	adds.w	r3, ip, r3
 8000fe6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fea:	d22f      	bcs.n	800104c <__udivmoddi4+0x2b8>
 8000fec:	429e      	cmp	r6, r3
 8000fee:	d92d      	bls.n	800104c <__udivmoddi4+0x2b8>
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	4463      	add	r3, ip
 8000ff4:	1b9b      	subs	r3, r3, r6
 8000ff6:	b289      	uxth	r1, r1
 8000ff8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ffc:	fb07 3316 	mls	r3, r7, r6, r3
 8001000:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001004:	fb06 f30e 	mul.w	r3, r6, lr
 8001008:	428b      	cmp	r3, r1
 800100a:	d908      	bls.n	800101e <__udivmoddi4+0x28a>
 800100c:	eb1c 0101 	adds.w	r1, ip, r1
 8001010:	f106 38ff 	add.w	r8, r6, #4294967295
 8001014:	d216      	bcs.n	8001044 <__udivmoddi4+0x2b0>
 8001016:	428b      	cmp	r3, r1
 8001018:	d914      	bls.n	8001044 <__udivmoddi4+0x2b0>
 800101a:	3e02      	subs	r6, #2
 800101c:	4461      	add	r1, ip
 800101e:	1ac9      	subs	r1, r1, r3
 8001020:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8001024:	e738      	b.n	8000e98 <__udivmoddi4+0x104>
 8001026:	462e      	mov	r6, r5
 8001028:	4628      	mov	r0, r5
 800102a:	e705      	b.n	8000e38 <__udivmoddi4+0xa4>
 800102c:	4606      	mov	r6, r0
 800102e:	e6e3      	b.n	8000df8 <__udivmoddi4+0x64>
 8001030:	4618      	mov	r0, r3
 8001032:	e6f8      	b.n	8000e26 <__udivmoddi4+0x92>
 8001034:	454b      	cmp	r3, r9
 8001036:	d2a9      	bcs.n	8000f8c <__udivmoddi4+0x1f8>
 8001038:	ebb9 0802 	subs.w	r8, r9, r2
 800103c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001040:	3801      	subs	r0, #1
 8001042:	e7a3      	b.n	8000f8c <__udivmoddi4+0x1f8>
 8001044:	4646      	mov	r6, r8
 8001046:	e7ea      	b.n	800101e <__udivmoddi4+0x28a>
 8001048:	4620      	mov	r0, r4
 800104a:	e794      	b.n	8000f76 <__udivmoddi4+0x1e2>
 800104c:	4640      	mov	r0, r8
 800104e:	e7d1      	b.n	8000ff4 <__udivmoddi4+0x260>
 8001050:	46d0      	mov	r8, sl
 8001052:	e77b      	b.n	8000f4c <__udivmoddi4+0x1b8>
 8001054:	3b02      	subs	r3, #2
 8001056:	4461      	add	r1, ip
 8001058:	e732      	b.n	8000ec0 <__udivmoddi4+0x12c>
 800105a:	4630      	mov	r0, r6
 800105c:	e709      	b.n	8000e72 <__udivmoddi4+0xde>
 800105e:	4464      	add	r4, ip
 8001060:	3802      	subs	r0, #2
 8001062:	e742      	b.n	8000eea <__udivmoddi4+0x156>

08001064 <__aeabi_idiv0>:
 8001064:	4770      	bx	lr
 8001066:	bf00      	nop

08001068 <BMP180_Init>:
#include "BMP180.h"


BMP180_Calibration_t BMP180_Calibration;

uint8_t BMP180_Init() {
 8001068:	b580      	push	{r7, lr}
 800106a:	af00      	add	r7, sp, #0
	MX_GPIO_Init();
 800106c:	f003 fc3a 	bl	80048e4 <MX_GPIO_Init>
	MX_I2C1_Init();
 8001070:	f003 fc82 	bl	8004978 <MX_I2C1_Init>
	if (HAL_I2C_IsDeviceReady(&hi2c1, BMP180_ADDR, 1, HAL_MAX_DELAY))
 8001074:	f04f 33ff 	mov.w	r3, #4294967295
 8001078:	2201      	movs	r2, #1
 800107a:	21ee      	movs	r1, #238	; 0xee
 800107c:	4806      	ldr	r0, [pc, #24]	; (8001098 <BMP180_Init+0x30>)
 800107e:	f005 fae9 	bl	8006654 <HAL_I2C_IsDeviceReady>
 8001082:	4603      	mov	r3, r0
 8001084:	2b00      	cmp	r3, #0
 8001086:	d001      	beq.n	800108c <BMP180_Init+0x24>
		return 1;
 8001088:	2301      	movs	r3, #1
 800108a:	e002      	b.n	8001092 <BMP180_Init+0x2a>
	BMP180_reset();
 800108c:	f000 f806 	bl	800109c <BMP180_reset>
	return 0;
 8001090:	2300      	movs	r3, #0
}
 8001092:	4618      	mov	r0, r3
 8001094:	bd80      	pop	{r7, pc}
 8001096:	bf00      	nop
 8001098:	200005a4 	.word	0x200005a4

0800109c <BMP180_reset>:

void BMP180_reset(){
 800109c:	b580      	push	{r7, lr}
 800109e:	b086      	sub	sp, #24
 80010a0:	af04      	add	r7, sp, #16
	uint8_t reset = (uint8_t)0xb6;
 80010a2:	23b6      	movs	r3, #182	; 0xb6
 80010a4:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c1, BMP180_ADDR, BMP180_SOFT_RESET_REG, I2C_MEMADD_SIZE_8BIT, &reset, 1, HAL_MAX_DELAY);
 80010a6:	f04f 33ff 	mov.w	r3, #4294967295
 80010aa:	9302      	str	r3, [sp, #8]
 80010ac:	2301      	movs	r3, #1
 80010ae:	9301      	str	r3, [sp, #4]
 80010b0:	1dfb      	adds	r3, r7, #7
 80010b2:	9300      	str	r3, [sp, #0]
 80010b4:	2301      	movs	r3, #1
 80010b6:	22e0      	movs	r2, #224	; 0xe0
 80010b8:	21ee      	movs	r1, #238	; 0xee
 80010ba:	4805      	ldr	r0, [pc, #20]	; (80010d0 <BMP180_reset+0x34>)
 80010bc:	f004 ffaa 	bl	8006014 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 80010c0:	200a      	movs	r0, #10
 80010c2:	f004 fb17 	bl	80056f4 <HAL_Delay>
}
 80010c6:	bf00      	nop
 80010c8:	3708      	adds	r7, #8
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	200005a4 	.word	0x200005a4

080010d4 <BMP180_ReadCalibration>:

void BMP180_ReadCalibration(){
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b08c      	sub	sp, #48	; 0x30
 80010d8:	af04      	add	r7, sp, #16
	uint8_t buffer[BMP180_PROM_DATA_LEN] = {0};
 80010da:	2300      	movs	r3, #0
 80010dc:	607b      	str	r3, [r7, #4]
 80010de:	f107 0308 	add.w	r3, r7, #8
 80010e2:	2200      	movs	r2, #0
 80010e4:	601a      	str	r2, [r3, #0]
 80010e6:	605a      	str	r2, [r3, #4]
 80010e8:	609a      	str	r2, [r3, #8]
 80010ea:	60da      	str	r2, [r3, #12]
 80010ec:	821a      	strh	r2, [r3, #16]
	for (int i = 0; i < BMP180_PROM_DATA_LEN; i++){
 80010ee:	2300      	movs	r3, #0
 80010f0:	61fb      	str	r3, [r7, #28]
 80010f2:	e015      	b.n	8001120 <BMP180_ReadCalibration+0x4c>
		HAL_I2C_Mem_Read(&hi2c1, BMP180_ADDR, BMP180_PROM_START_ADDR + i, I2C_MEMADD_SIZE_8BIT, &buffer[i], 1, HAL_MAX_DELAY);
 80010f4:	69fb      	ldr	r3, [r7, #28]
 80010f6:	b29b      	uxth	r3, r3
 80010f8:	33aa      	adds	r3, #170	; 0xaa
 80010fa:	b299      	uxth	r1, r3
 80010fc:	1d3a      	adds	r2, r7, #4
 80010fe:	69fb      	ldr	r3, [r7, #28]
 8001100:	4413      	add	r3, r2
 8001102:	f04f 32ff 	mov.w	r2, #4294967295
 8001106:	9202      	str	r2, [sp, #8]
 8001108:	2201      	movs	r2, #1
 800110a:	9201      	str	r2, [sp, #4]
 800110c:	9300      	str	r3, [sp, #0]
 800110e:	2301      	movs	r3, #1
 8001110:	460a      	mov	r2, r1
 8001112:	21ee      	movs	r1, #238	; 0xee
 8001114:	4839      	ldr	r0, [pc, #228]	; (80011fc <BMP180_ReadCalibration+0x128>)
 8001116:	f005 f877 	bl	8006208 <HAL_I2C_Mem_Read>
	for (int i = 0; i < BMP180_PROM_DATA_LEN; i++){
 800111a:	69fb      	ldr	r3, [r7, #28]
 800111c:	3301      	adds	r3, #1
 800111e:	61fb      	str	r3, [r7, #28]
 8001120:	69fb      	ldr	r3, [r7, #28]
 8001122:	2b15      	cmp	r3, #21
 8001124:	dde6      	ble.n	80010f4 <BMP180_ReadCalibration+0x20>
	}


	BMP180_Calibration.AC1 = (buffer[0]  << 8) | buffer[1];
 8001126:	793b      	ldrb	r3, [r7, #4]
 8001128:	021b      	lsls	r3, r3, #8
 800112a:	b21a      	sxth	r2, r3
 800112c:	797b      	ldrb	r3, [r7, #5]
 800112e:	b21b      	sxth	r3, r3
 8001130:	4313      	orrs	r3, r2
 8001132:	b21a      	sxth	r2, r3
 8001134:	4b32      	ldr	r3, [pc, #200]	; (8001200 <BMP180_ReadCalibration+0x12c>)
 8001136:	801a      	strh	r2, [r3, #0]
	BMP180_Calibration.AC2 = (buffer[2]  << 8) | buffer[3];
 8001138:	79bb      	ldrb	r3, [r7, #6]
 800113a:	021b      	lsls	r3, r3, #8
 800113c:	b21a      	sxth	r2, r3
 800113e:	79fb      	ldrb	r3, [r7, #7]
 8001140:	b21b      	sxth	r3, r3
 8001142:	4313      	orrs	r3, r2
 8001144:	b21a      	sxth	r2, r3
 8001146:	4b2e      	ldr	r3, [pc, #184]	; (8001200 <BMP180_ReadCalibration+0x12c>)
 8001148:	805a      	strh	r2, [r3, #2]
	BMP180_Calibration.AC3 = (buffer[4]  << 8) | buffer[5];
 800114a:	7a3b      	ldrb	r3, [r7, #8]
 800114c:	021b      	lsls	r3, r3, #8
 800114e:	b21a      	sxth	r2, r3
 8001150:	7a7b      	ldrb	r3, [r7, #9]
 8001152:	b21b      	sxth	r3, r3
 8001154:	4313      	orrs	r3, r2
 8001156:	b21a      	sxth	r2, r3
 8001158:	4b29      	ldr	r3, [pc, #164]	; (8001200 <BMP180_ReadCalibration+0x12c>)
 800115a:	809a      	strh	r2, [r3, #4]
	BMP180_Calibration.AC4 = (buffer[6]  << 8) | buffer[7];
 800115c:	7abb      	ldrb	r3, [r7, #10]
 800115e:	021b      	lsls	r3, r3, #8
 8001160:	b21a      	sxth	r2, r3
 8001162:	7afb      	ldrb	r3, [r7, #11]
 8001164:	b21b      	sxth	r3, r3
 8001166:	4313      	orrs	r3, r2
 8001168:	b21b      	sxth	r3, r3
 800116a:	b29a      	uxth	r2, r3
 800116c:	4b24      	ldr	r3, [pc, #144]	; (8001200 <BMP180_ReadCalibration+0x12c>)
 800116e:	80da      	strh	r2, [r3, #6]
	BMP180_Calibration.AC5 = (buffer[8]  << 8) | buffer[9];
 8001170:	7b3b      	ldrb	r3, [r7, #12]
 8001172:	021b      	lsls	r3, r3, #8
 8001174:	b21a      	sxth	r2, r3
 8001176:	7b7b      	ldrb	r3, [r7, #13]
 8001178:	b21b      	sxth	r3, r3
 800117a:	4313      	orrs	r3, r2
 800117c:	b21b      	sxth	r3, r3
 800117e:	b29a      	uxth	r2, r3
 8001180:	4b1f      	ldr	r3, [pc, #124]	; (8001200 <BMP180_ReadCalibration+0x12c>)
 8001182:	811a      	strh	r2, [r3, #8]
	BMP180_Calibration.AC6 = (buffer[10] << 8) | buffer[11];
 8001184:	7bbb      	ldrb	r3, [r7, #14]
 8001186:	021b      	lsls	r3, r3, #8
 8001188:	b21a      	sxth	r2, r3
 800118a:	7bfb      	ldrb	r3, [r7, #15]
 800118c:	b21b      	sxth	r3, r3
 800118e:	4313      	orrs	r3, r2
 8001190:	b21b      	sxth	r3, r3
 8001192:	b29a      	uxth	r2, r3
 8001194:	4b1a      	ldr	r3, [pc, #104]	; (8001200 <BMP180_ReadCalibration+0x12c>)
 8001196:	815a      	strh	r2, [r3, #10]
	BMP180_Calibration.B1  = (buffer[12] << 8) | buffer[13];
 8001198:	7c3b      	ldrb	r3, [r7, #16]
 800119a:	021b      	lsls	r3, r3, #8
 800119c:	b21a      	sxth	r2, r3
 800119e:	7c7b      	ldrb	r3, [r7, #17]
 80011a0:	b21b      	sxth	r3, r3
 80011a2:	4313      	orrs	r3, r2
 80011a4:	b21a      	sxth	r2, r3
 80011a6:	4b16      	ldr	r3, [pc, #88]	; (8001200 <BMP180_ReadCalibration+0x12c>)
 80011a8:	819a      	strh	r2, [r3, #12]
	BMP180_Calibration.B2  = (buffer[14] << 8) | buffer[15];
 80011aa:	7cbb      	ldrb	r3, [r7, #18]
 80011ac:	021b      	lsls	r3, r3, #8
 80011ae:	b21a      	sxth	r2, r3
 80011b0:	7cfb      	ldrb	r3, [r7, #19]
 80011b2:	b21b      	sxth	r3, r3
 80011b4:	4313      	orrs	r3, r2
 80011b6:	b21a      	sxth	r2, r3
 80011b8:	4b11      	ldr	r3, [pc, #68]	; (8001200 <BMP180_ReadCalibration+0x12c>)
 80011ba:	81da      	strh	r2, [r3, #14]
	BMP180_Calibration.MB  = (buffer[16] << 8) | buffer[17];
 80011bc:	7d3b      	ldrb	r3, [r7, #20]
 80011be:	021b      	lsls	r3, r3, #8
 80011c0:	b21a      	sxth	r2, r3
 80011c2:	7d7b      	ldrb	r3, [r7, #21]
 80011c4:	b21b      	sxth	r3, r3
 80011c6:	4313      	orrs	r3, r2
 80011c8:	b21a      	sxth	r2, r3
 80011ca:	4b0d      	ldr	r3, [pc, #52]	; (8001200 <BMP180_ReadCalibration+0x12c>)
 80011cc:	821a      	strh	r2, [r3, #16]
	BMP180_Calibration.MC  = (buffer[18] << 8) | buffer[19];
 80011ce:	7dbb      	ldrb	r3, [r7, #22]
 80011d0:	021b      	lsls	r3, r3, #8
 80011d2:	b21a      	sxth	r2, r3
 80011d4:	7dfb      	ldrb	r3, [r7, #23]
 80011d6:	b21b      	sxth	r3, r3
 80011d8:	4313      	orrs	r3, r2
 80011da:	b21a      	sxth	r2, r3
 80011dc:	4b08      	ldr	r3, [pc, #32]	; (8001200 <BMP180_ReadCalibration+0x12c>)
 80011de:	825a      	strh	r2, [r3, #18]
	BMP180_Calibration.MD  = (buffer[20] << 8) | buffer[21];
 80011e0:	7e3b      	ldrb	r3, [r7, #24]
 80011e2:	021b      	lsls	r3, r3, #8
 80011e4:	b21a      	sxth	r2, r3
 80011e6:	7e7b      	ldrb	r3, [r7, #25]
 80011e8:	b21b      	sxth	r3, r3
 80011ea:	4313      	orrs	r3, r2
 80011ec:	b21a      	sxth	r2, r3
 80011ee:	4b04      	ldr	r3, [pc, #16]	; (8001200 <BMP180_ReadCalibration+0x12c>)
 80011f0:	829a      	strh	r2, [r3, #20]
}
 80011f2:	bf00      	nop
 80011f4:	3720      	adds	r7, #32
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	200005a4 	.word	0x200005a4
 8001200:	200002c4 	.word	0x200002c4

08001204 <BMP180_Read_UT>:

uint32_t BMP180_Read_UT(){
 8001204:	b580      	push	{r7, lr}
 8001206:	b086      	sub	sp, #24
 8001208:	af04      	add	r7, sp, #16
	uint32_t UT = 0;
 800120a:	2300      	movs	r3, #0
 800120c:	607b      	str	r3, [r7, #4]
	uint8_t T_measure = BMP180_T_MEASURE;
 800120e:	232e      	movs	r3, #46	; 0x2e
 8001210:	70fb      	strb	r3, [r7, #3]
	uint8_t MSB = 0;
 8001212:	2300      	movs	r3, #0
 8001214:	70bb      	strb	r3, [r7, #2]
	uint8_t LSB = 0;
 8001216:	2300      	movs	r3, #0
 8001218:	707b      	strb	r3, [r7, #1]

	HAL_I2C_Mem_Write(&hi2c1, BMP180_ADDR, BMP180_CTRL_MEAS_REG, I2C_MEMADD_SIZE_8BIT, &T_measure, 1, HAL_MAX_DELAY);
 800121a:	f04f 33ff 	mov.w	r3, #4294967295
 800121e:	9302      	str	r3, [sp, #8]
 8001220:	2301      	movs	r3, #1
 8001222:	9301      	str	r3, [sp, #4]
 8001224:	1cfb      	adds	r3, r7, #3
 8001226:	9300      	str	r3, [sp, #0]
 8001228:	2301      	movs	r3, #1
 800122a:	22f4      	movs	r2, #244	; 0xf4
 800122c:	21ee      	movs	r1, #238	; 0xee
 800122e:	4815      	ldr	r0, [pc, #84]	; (8001284 <BMP180_Read_UT+0x80>)
 8001230:	f004 fef0 	bl	8006014 <HAL_I2C_Mem_Write>
	HAL_Delay(6);
 8001234:	2006      	movs	r0, #6
 8001236:	f004 fa5d 	bl	80056f4 <HAL_Delay>
	HAL_I2C_Mem_Read(&hi2c1, BMP180_ADDR, BMP180_ADC_OUT_MSB_REG, I2C_MEMADD_SIZE_8BIT, &MSB, 1, HAL_MAX_DELAY);
 800123a:	f04f 33ff 	mov.w	r3, #4294967295
 800123e:	9302      	str	r3, [sp, #8]
 8001240:	2301      	movs	r3, #1
 8001242:	9301      	str	r3, [sp, #4]
 8001244:	1cbb      	adds	r3, r7, #2
 8001246:	9300      	str	r3, [sp, #0]
 8001248:	2301      	movs	r3, #1
 800124a:	22f6      	movs	r2, #246	; 0xf6
 800124c:	21ee      	movs	r1, #238	; 0xee
 800124e:	480d      	ldr	r0, [pc, #52]	; (8001284 <BMP180_Read_UT+0x80>)
 8001250:	f004 ffda 	bl	8006208 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1, BMP180_ADDR, BMP180_ADC_OUT_LSB_REG, I2C_MEMADD_SIZE_8BIT, &LSB, 1, HAL_MAX_DELAY);
 8001254:	f04f 33ff 	mov.w	r3, #4294967295
 8001258:	9302      	str	r3, [sp, #8]
 800125a:	2301      	movs	r3, #1
 800125c:	9301      	str	r3, [sp, #4]
 800125e:	1c7b      	adds	r3, r7, #1
 8001260:	9300      	str	r3, [sp, #0]
 8001262:	2301      	movs	r3, #1
 8001264:	22f7      	movs	r2, #247	; 0xf7
 8001266:	21ee      	movs	r1, #238	; 0xee
 8001268:	4806      	ldr	r0, [pc, #24]	; (8001284 <BMP180_Read_UT+0x80>)
 800126a:	f004 ffcd 	bl	8006208 <HAL_I2C_Mem_Read>
	UT = (MSB << 8) + LSB;
 800126e:	78bb      	ldrb	r3, [r7, #2]
 8001270:	021b      	lsls	r3, r3, #8
 8001272:	787a      	ldrb	r2, [r7, #1]
 8001274:	4413      	add	r3, r2
 8001276:	607b      	str	r3, [r7, #4]

	return UT;
 8001278:	687b      	ldr	r3, [r7, #4]
}
 800127a:	4618      	mov	r0, r3
 800127c:	3708      	adds	r7, #8
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	200005a4 	.word	0x200005a4

08001288 <BMP180_Read_UP>:

uint32_t BMP180_Read_UP(uint8_t oss){
 8001288:	b580      	push	{r7, lr}
 800128a:	b08a      	sub	sp, #40	; 0x28
 800128c:	af04      	add	r7, sp, #16
 800128e:	4603      	mov	r3, r0
 8001290:	71fb      	strb	r3, [r7, #7]
	uint32_t UP;
	uint8_t cmd,delay;
	uint8_t MSB = 0;
 8001292:	2300      	movs	r3, #0
 8001294:	73bb      	strb	r3, [r7, #14]
	uint8_t LSB = 0;
 8001296:	2300      	movs	r3, #0
 8001298:	737b      	strb	r3, [r7, #13]
	uint8_t XLSB = 0;
 800129a:	2300      	movs	r3, #0
 800129c:	733b      	strb	r3, [r7, #12]

	switch(oss) {
 800129e:	79fb      	ldrb	r3, [r7, #7]
 80012a0:	2b03      	cmp	r3, #3
 80012a2:	d81f      	bhi.n	80012e4 <BMP180_Read_UP+0x5c>
 80012a4:	a201      	add	r2, pc, #4	; (adr r2, 80012ac <BMP180_Read_UP+0x24>)
 80012a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012aa:	bf00      	nop
 80012ac:	080012bd 	.word	0x080012bd
 80012b0:	080012c7 	.word	0x080012c7
 80012b4:	080012d1 	.word	0x080012d1
 80012b8:	080012db 	.word	0x080012db
	case 0:
		cmd = BMP180_P0_MEASURE;
 80012bc:	2334      	movs	r3, #52	; 0x34
 80012be:	73fb      	strb	r3, [r7, #15]
		delay   = 6;
 80012c0:	2306      	movs	r3, #6
 80012c2:	75fb      	strb	r3, [r7, #23]
		break;
 80012c4:	e00e      	b.n	80012e4 <BMP180_Read_UP+0x5c>
	case 1:
		cmd = BMP180_P1_MEASURE;
 80012c6:	2374      	movs	r3, #116	; 0x74
 80012c8:	73fb      	strb	r3, [r7, #15]
		delay   = 9;
 80012ca:	2309      	movs	r3, #9
 80012cc:	75fb      	strb	r3, [r7, #23]
		break;
 80012ce:	e009      	b.n	80012e4 <BMP180_Read_UP+0x5c>
	case 2:
		cmd = BMP180_P2_MEASURE;
 80012d0:	23b4      	movs	r3, #180	; 0xb4
 80012d2:	73fb      	strb	r3, [r7, #15]
		delay   = 15;
 80012d4:	230f      	movs	r3, #15
 80012d6:	75fb      	strb	r3, [r7, #23]
		break;
 80012d8:	e004      	b.n	80012e4 <BMP180_Read_UP+0x5c>
	case 3:
		cmd = BMP180_P3_MEASURE;
 80012da:	23f4      	movs	r3, #244	; 0xf4
 80012dc:	73fb      	strb	r3, [r7, #15]
		delay   = 27;
 80012de:	231b      	movs	r3, #27
 80012e0:	75fb      	strb	r3, [r7, #23]
		break;
 80012e2:	bf00      	nop
	}

	HAL_I2C_Mem_Write(&hi2c1, BMP180_ADDR, BMP180_CTRL_MEAS_REG, I2C_MEMADD_SIZE_8BIT, &cmd, 1, HAL_MAX_DELAY);
 80012e4:	f04f 33ff 	mov.w	r3, #4294967295
 80012e8:	9302      	str	r3, [sp, #8]
 80012ea:	2301      	movs	r3, #1
 80012ec:	9301      	str	r3, [sp, #4]
 80012ee:	f107 030f 	add.w	r3, r7, #15
 80012f2:	9300      	str	r3, [sp, #0]
 80012f4:	2301      	movs	r3, #1
 80012f6:	22f4      	movs	r2, #244	; 0xf4
 80012f8:	21ee      	movs	r1, #238	; 0xee
 80012fa:	4821      	ldr	r0, [pc, #132]	; (8001380 <BMP180_Read_UP+0xf8>)
 80012fc:	f004 fe8a 	bl	8006014 <HAL_I2C_Mem_Write>
	HAL_Delay(delay);
 8001300:	7dfb      	ldrb	r3, [r7, #23]
 8001302:	4618      	mov	r0, r3
 8001304:	f004 f9f6 	bl	80056f4 <HAL_Delay>
	HAL_I2C_Mem_Read(&hi2c1, BMP180_ADDR, BMP180_ADC_OUT_MSB_REG, I2C_MEMADD_SIZE_8BIT, &MSB, 1, HAL_MAX_DELAY);
 8001308:	f04f 33ff 	mov.w	r3, #4294967295
 800130c:	9302      	str	r3, [sp, #8]
 800130e:	2301      	movs	r3, #1
 8001310:	9301      	str	r3, [sp, #4]
 8001312:	f107 030e 	add.w	r3, r7, #14
 8001316:	9300      	str	r3, [sp, #0]
 8001318:	2301      	movs	r3, #1
 800131a:	22f6      	movs	r2, #246	; 0xf6
 800131c:	21ee      	movs	r1, #238	; 0xee
 800131e:	4818      	ldr	r0, [pc, #96]	; (8001380 <BMP180_Read_UP+0xf8>)
 8001320:	f004 ff72 	bl	8006208 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1, BMP180_ADDR, BMP180_ADC_OUT_LSB_REG, I2C_MEMADD_SIZE_8BIT, &LSB, 1, HAL_MAX_DELAY);
 8001324:	f04f 33ff 	mov.w	r3, #4294967295
 8001328:	9302      	str	r3, [sp, #8]
 800132a:	2301      	movs	r3, #1
 800132c:	9301      	str	r3, [sp, #4]
 800132e:	f107 030d 	add.w	r3, r7, #13
 8001332:	9300      	str	r3, [sp, #0]
 8001334:	2301      	movs	r3, #1
 8001336:	22f7      	movs	r2, #247	; 0xf7
 8001338:	21ee      	movs	r1, #238	; 0xee
 800133a:	4811      	ldr	r0, [pc, #68]	; (8001380 <BMP180_Read_UP+0xf8>)
 800133c:	f004 ff64 	bl	8006208 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1, BMP180_ADDR, BMP180_ADC_OUT_XLSB_REG, I2C_MEMADD_SIZE_8BIT, &XLSB, 1, HAL_MAX_DELAY);
 8001340:	f04f 33ff 	mov.w	r3, #4294967295
 8001344:	9302      	str	r3, [sp, #8]
 8001346:	2301      	movs	r3, #1
 8001348:	9301      	str	r3, [sp, #4]
 800134a:	f107 030c 	add.w	r3, r7, #12
 800134e:	9300      	str	r3, [sp, #0]
 8001350:	2301      	movs	r3, #1
 8001352:	22f8      	movs	r2, #248	; 0xf8
 8001354:	21ee      	movs	r1, #238	; 0xee
 8001356:	480a      	ldr	r0, [pc, #40]	; (8001380 <BMP180_Read_UP+0xf8>)
 8001358:	f004 ff56 	bl	8006208 <HAL_I2C_Mem_Read>
	UP = ((MSB << 16) + (LSB << 8) + XLSB) >> (8 - oss);
 800135c:	7bbb      	ldrb	r3, [r7, #14]
 800135e:	041a      	lsls	r2, r3, #16
 8001360:	7b7b      	ldrb	r3, [r7, #13]
 8001362:	021b      	lsls	r3, r3, #8
 8001364:	4413      	add	r3, r2
 8001366:	7b3a      	ldrb	r2, [r7, #12]
 8001368:	441a      	add	r2, r3
 800136a:	79fb      	ldrb	r3, [r7, #7]
 800136c:	f1c3 0308 	rsb	r3, r3, #8
 8001370:	fa42 f303 	asr.w	r3, r2, r3
 8001374:	613b      	str	r3, [r7, #16]

	return UP;
 8001376:	693b      	ldr	r3, [r7, #16]
}
 8001378:	4618      	mov	r0, r3
 800137a:	3718      	adds	r7, #24
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}
 8001380:	200005a4 	.word	0x200005a4

08001384 <BMP180_Calculate_RT>:

uint32_t BMP180_Calculate_RT(){
 8001384:	b580      	push	{r7, lr}
 8001386:	b082      	sub	sp, #8
 8001388:	af00      	add	r7, sp, #0
	uint32_t UT = BMP180_Read_UT();
 800138a:	f7ff ff3b 	bl	8001204 <BMP180_Read_UT>
 800138e:	6078      	str	r0, [r7, #4]
	BMP180_Calibration.B5  = (((int32_t)UT - (int32_t)BMP180_Calibration.AC6) * (int32_t)BMP180_Calibration.AC5) >> 15;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	4a11      	ldr	r2, [pc, #68]	; (80013d8 <BMP180_Calculate_RT+0x54>)
 8001394:	8952      	ldrh	r2, [r2, #10]
 8001396:	1a9b      	subs	r3, r3, r2
 8001398:	4a0f      	ldr	r2, [pc, #60]	; (80013d8 <BMP180_Calculate_RT+0x54>)
 800139a:	8912      	ldrh	r2, [r2, #8]
 800139c:	fb02 f303 	mul.w	r3, r2, r3
 80013a0:	13db      	asrs	r3, r3, #15
 80013a2:	4a0d      	ldr	r2, [pc, #52]	; (80013d8 <BMP180_Calculate_RT+0x54>)
 80013a4:	6193      	str	r3, [r2, #24]
	BMP180_Calibration.B5 += ((int32_t)BMP180_Calibration.MC << 11) / (BMP180_Calibration.B5 + BMP180_Calibration.MD);
 80013a6:	4b0c      	ldr	r3, [pc, #48]	; (80013d8 <BMP180_Calculate_RT+0x54>)
 80013a8:	699a      	ldr	r2, [r3, #24]
 80013aa:	4b0b      	ldr	r3, [pc, #44]	; (80013d8 <BMP180_Calculate_RT+0x54>)
 80013ac:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80013b0:	02d9      	lsls	r1, r3, #11
 80013b2:	4b09      	ldr	r3, [pc, #36]	; (80013d8 <BMP180_Calculate_RT+0x54>)
 80013b4:	699b      	ldr	r3, [r3, #24]
 80013b6:	4808      	ldr	r0, [pc, #32]	; (80013d8 <BMP180_Calculate_RT+0x54>)
 80013b8:	f9b0 0014 	ldrsh.w	r0, [r0, #20]
 80013bc:	4403      	add	r3, r0
 80013be:	fb91 f3f3 	sdiv	r3, r1, r3
 80013c2:	4413      	add	r3, r2
 80013c4:	4a04      	ldr	r2, [pc, #16]	; (80013d8 <BMP180_Calculate_RT+0x54>)
 80013c6:	6193      	str	r3, [r2, #24]

	return (BMP180_Calibration.B5 + 8) >> 4;
 80013c8:	4b03      	ldr	r3, [pc, #12]	; (80013d8 <BMP180_Calculate_RT+0x54>)
 80013ca:	699b      	ldr	r3, [r3, #24]
 80013cc:	3308      	adds	r3, #8
 80013ce:	111b      	asrs	r3, r3, #4
}
 80013d0:	4618      	mov	r0, r3
 80013d2:	3708      	adds	r7, #8
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	200002c4 	.word	0x200002c4

080013dc <BMP180_Calculate_RP>:

uint32_t BMP180_Calculate_RP(uint8_t oss){
 80013dc:	b580      	push	{r7, lr}
 80013de:	b08a      	sub	sp, #40	; 0x28
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	4603      	mov	r3, r0
 80013e4:	71fb      	strb	r3, [r7, #7]
	uint32_t UP = BMP180_Read_UP(oss);
 80013e6:	79fb      	ldrb	r3, [r7, #7]
 80013e8:	4618      	mov	r0, r3
 80013ea:	f7ff ff4d 	bl	8001288 <BMP180_Read_UP>
 80013ee:	6238      	str	r0, [r7, #32]
	int32_t B3,B6,X3,p;
	uint32_t B4,B7;

	B6 = BMP180_Calibration.B5 - 4000;
 80013f0:	4b3e      	ldr	r3, [pc, #248]	; (80014ec <BMP180_Calculate_RP+0x110>)
 80013f2:	699b      	ldr	r3, [r3, #24]
 80013f4:	f5a3 637a 	sub.w	r3, r3, #4000	; 0xfa0
 80013f8:	61fb      	str	r3, [r7, #28]
	X3 = ((BMP180_Calibration.B2 * ((B6 * B6) >> 12)) >> 11) + ((BMP180_Calibration.AC2 * B6) >> 11);
 80013fa:	4b3c      	ldr	r3, [pc, #240]	; (80014ec <BMP180_Calculate_RP+0x110>)
 80013fc:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001400:	461a      	mov	r2, r3
 8001402:	69fb      	ldr	r3, [r7, #28]
 8001404:	fb03 f303 	mul.w	r3, r3, r3
 8001408:	131b      	asrs	r3, r3, #12
 800140a:	fb02 f303 	mul.w	r3, r2, r3
 800140e:	12da      	asrs	r2, r3, #11
 8001410:	4b36      	ldr	r3, [pc, #216]	; (80014ec <BMP180_Calculate_RP+0x110>)
 8001412:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001416:	4619      	mov	r1, r3
 8001418:	69fb      	ldr	r3, [r7, #28]
 800141a:	fb01 f303 	mul.w	r3, r1, r3
 800141e:	12db      	asrs	r3, r3, #11
 8001420:	4413      	add	r3, r2
 8001422:	61bb      	str	r3, [r7, #24]
	B3 = (((((int32_t)BMP180_Calibration.AC1) * 4 + X3) << oss) + 2) >> 2;
 8001424:	4b31      	ldr	r3, [pc, #196]	; (80014ec <BMP180_Calculate_RP+0x110>)
 8001426:	f9b3 3000 	ldrsh.w	r3, [r3]
 800142a:	009a      	lsls	r2, r3, #2
 800142c:	69bb      	ldr	r3, [r7, #24]
 800142e:	441a      	add	r2, r3
 8001430:	79fb      	ldrb	r3, [r7, #7]
 8001432:	fa02 f303 	lsl.w	r3, r2, r3
 8001436:	3302      	adds	r3, #2
 8001438:	109b      	asrs	r3, r3, #2
 800143a:	617b      	str	r3, [r7, #20]
	X3 = (((BMP180_Calibration.AC3 * B6) >> 13) + ((BMP180_Calibration.B1 * ((B6 * B6) >> 12)) >> 16) + 2) >> 2;
 800143c:	4b2b      	ldr	r3, [pc, #172]	; (80014ec <BMP180_Calculate_RP+0x110>)
 800143e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001442:	461a      	mov	r2, r3
 8001444:	69fb      	ldr	r3, [r7, #28]
 8001446:	fb02 f303 	mul.w	r3, r2, r3
 800144a:	135a      	asrs	r2, r3, #13
 800144c:	4b27      	ldr	r3, [pc, #156]	; (80014ec <BMP180_Calculate_RP+0x110>)
 800144e:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001452:	4619      	mov	r1, r3
 8001454:	69fb      	ldr	r3, [r7, #28]
 8001456:	fb03 f303 	mul.w	r3, r3, r3
 800145a:	131b      	asrs	r3, r3, #12
 800145c:	fb01 f303 	mul.w	r3, r1, r3
 8001460:	141b      	asrs	r3, r3, #16
 8001462:	4413      	add	r3, r2
 8001464:	3302      	adds	r3, #2
 8001466:	109b      	asrs	r3, r3, #2
 8001468:	61bb      	str	r3, [r7, #24]
	B4 = (BMP180_Calibration.AC4 * (uint32_t)(X3 + 32768)) >> 15;
 800146a:	4b20      	ldr	r3, [pc, #128]	; (80014ec <BMP180_Calculate_RP+0x110>)
 800146c:	88db      	ldrh	r3, [r3, #6]
 800146e:	461a      	mov	r2, r3
 8001470:	69bb      	ldr	r3, [r7, #24]
 8001472:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8001476:	fb02 f303 	mul.w	r3, r2, r3
 800147a:	0bdb      	lsrs	r3, r3, #15
 800147c:	613b      	str	r3, [r7, #16]
	B7 = ((uint32_t)UP - B3) * (50000 >> oss);
 800147e:	697b      	ldr	r3, [r7, #20]
 8001480:	6a3a      	ldr	r2, [r7, #32]
 8001482:	1ad3      	subs	r3, r2, r3
 8001484:	79fa      	ldrb	r2, [r7, #7]
 8001486:	f24c 3150 	movw	r1, #50000	; 0xc350
 800148a:	fa41 f202 	asr.w	r2, r1, r2
 800148e:	fb02 f303 	mul.w	r3, r2, r3
 8001492:	60fb      	str	r3, [r7, #12]
	if (B7 < 0x80000000) p = (B7 << 1) / B4; else p = (B7 / B4) << 1;
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	2b00      	cmp	r3, #0
 8001498:	db06      	blt.n	80014a8 <BMP180_Calculate_RP+0xcc>
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	005a      	lsls	r2, r3, #1
 800149e:	693b      	ldr	r3, [r7, #16]
 80014a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80014a4:	627b      	str	r3, [r7, #36]	; 0x24
 80014a6:	e005      	b.n	80014b4 <BMP180_Calculate_RP+0xd8>
 80014a8:	68fa      	ldr	r2, [r7, #12]
 80014aa:	693b      	ldr	r3, [r7, #16]
 80014ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80014b0:	005b      	lsls	r3, r3, #1
 80014b2:	627b      	str	r3, [r7, #36]	; 0x24
	p += ((((p >> 8) * (p >> 8) * BMP180_PARAM_MG) >> 16) + ((BMP180_PARAM_MH * p) >> 16) + BMP180_PARAM_MI) >> 4;
 80014b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014b6:	121b      	asrs	r3, r3, #8
 80014b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80014ba:	1212      	asrs	r2, r2, #8
 80014bc:	fb02 f303 	mul.w	r3, r2, r3
 80014c0:	f640 32de 	movw	r2, #3038	; 0xbde
 80014c4:	fb02 f303 	mul.w	r3, r2, r3
 80014c8:	141a      	asrs	r2, r3, #16
 80014ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014cc:	4908      	ldr	r1, [pc, #32]	; (80014f0 <BMP180_Calculate_RP+0x114>)
 80014ce:	fb01 f303 	mul.w	r3, r1, r3
 80014d2:	141b      	asrs	r3, r3, #16
 80014d4:	4413      	add	r3, r2
 80014d6:	f603 63cf 	addw	r3, r3, #3791	; 0xecf
 80014da:	111b      	asrs	r3, r3, #4
 80014dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80014de:	4413      	add	r3, r2
 80014e0:	627b      	str	r3, [r7, #36]	; 0x24

	return p;
 80014e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80014e4:	4618      	mov	r0, r3
 80014e6:	3728      	adds	r7, #40	; 0x28
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	200002c4 	.word	0x200002c4
 80014f0:	ffffe343 	.word	0xffffe343
 80014f4:	00000000 	.word	0x00000000

080014f8 <BMP180_Calculate_Altitude>:

uint32_t BMP180_Calculate_Altitude(uint8_t oss){
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b084      	sub	sp, #16
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	4603      	mov	r3, r0
 8001500:	71fb      	strb	r3, [r7, #7]
	uint32_t hPa = BMP180_Calculate_RP(oss) * 0.01;
 8001502:	79fb      	ldrb	r3, [r7, #7]
 8001504:	4618      	mov	r0, r3
 8001506:	f7ff ff69 	bl	80013dc <BMP180_Calculate_RP>
 800150a:	4603      	mov	r3, r0
 800150c:	4618      	mov	r0, r3
 800150e:	f7ff f811 	bl	8000534 <__aeabi_ui2d>
 8001512:	a319      	add	r3, pc, #100	; (adr r3, 8001578 <BMP180_Calculate_Altitude+0x80>)
 8001514:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001518:	f7ff f886 	bl	8000628 <__aeabi_dmul>
 800151c:	4602      	mov	r2, r0
 800151e:	460b      	mov	r3, r1
 8001520:	4610      	mov	r0, r2
 8001522:	4619      	mov	r1, r3
 8001524:	f7ff fb58 	bl	8000bd8 <__aeabi_d2uiz>
 8001528:	4603      	mov	r3, r0
 800152a:	60fb      	str	r3, [r7, #12]
	return (((745 * (11390 - (hPa / 10))) / 256 + 46597) * (11390 - (hPa / 10))) / 65536 - 966;
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	4a10      	ldr	r2, [pc, #64]	; (8001570 <BMP180_Calculate_Altitude+0x78>)
 8001530:	fba2 2303 	umull	r2, r3, r2, r3
 8001534:	08db      	lsrs	r3, r3, #3
 8001536:	f46f 723a 	mvn.w	r2, #744	; 0x2e8
 800153a:	fb03 f202 	mul.w	r2, r3, r2
 800153e:	4b0d      	ldr	r3, [pc, #52]	; (8001574 <BMP180_Calculate_Altitude+0x7c>)
 8001540:	4413      	add	r3, r2
 8001542:	0a1b      	lsrs	r3, r3, #8
 8001544:	f503 4336 	add.w	r3, r3, #46592	; 0xb600
 8001548:	3305      	adds	r3, #5
 800154a:	68fa      	ldr	r2, [r7, #12]
 800154c:	4908      	ldr	r1, [pc, #32]	; (8001570 <BMP180_Calculate_Altitude+0x78>)
 800154e:	fba1 1202 	umull	r1, r2, r1, r2
 8001552:	08d2      	lsrs	r2, r2, #3
 8001554:	f5c2 5231 	rsb	r2, r2, #11328	; 0x2c40
 8001558:	323e      	adds	r2, #62	; 0x3e
 800155a:	fb02 f303 	mul.w	r3, r2, r3
 800155e:	0c1b      	lsrs	r3, r3, #16
 8001560:	f2a3 33c6 	subw	r3, r3, #966	; 0x3c6
}
 8001564:	4618      	mov	r0, r3
 8001566:	3710      	adds	r7, #16
 8001568:	46bd      	mov	sp, r7
 800156a:	bd80      	pop	{r7, pc}
 800156c:	f3af 8000 	nop.w
 8001570:	cccccccd 	.word	0xcccccccd
 8001574:	00817aae 	.word	0x00817aae
 8001578:	47ae147b 	.word	0x47ae147b
 800157c:	3f847ae1 	.word	0x3f847ae1

08001580 <crc_accumulate>:
 *
 * @param data new char to hash
 * @param crcAccum the already accumulated checksum
 **/
static inline void crc_accumulate(uint8_t data, uint16_t *crcAccum)
{
 8001580:	b480      	push	{r7}
 8001582:	b085      	sub	sp, #20
 8001584:	af00      	add	r7, sp, #0
 8001586:	4603      	mov	r3, r0
 8001588:	6039      	str	r1, [r7, #0]
 800158a:	71fb      	strb	r3, [r7, #7]
        /*Accumulate one byte of data into the CRC*/
        uint8_t tmp;

        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	881b      	ldrh	r3, [r3, #0]
 8001590:	b2da      	uxtb	r2, r3
 8001592:	79fb      	ldrb	r3, [r7, #7]
 8001594:	4053      	eors	r3, r2
 8001596:	73fb      	strb	r3, [r7, #15]
        tmp ^= (tmp<<4);
 8001598:	7bfb      	ldrb	r3, [r7, #15]
 800159a:	011b      	lsls	r3, r3, #4
 800159c:	b25a      	sxtb	r2, r3
 800159e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015a2:	4053      	eors	r3, r2
 80015a4:	b25b      	sxtb	r3, r3
 80015a6:	73fb      	strb	r3, [r7, #15]
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	881b      	ldrh	r3, [r3, #0]
 80015ac:	0a1b      	lsrs	r3, r3, #8
 80015ae:	b29b      	uxth	r3, r3
 80015b0:	b21a      	sxth	r2, r3
 80015b2:	7bfb      	ldrb	r3, [r7, #15]
 80015b4:	021b      	lsls	r3, r3, #8
 80015b6:	b21b      	sxth	r3, r3
 80015b8:	4053      	eors	r3, r2
 80015ba:	b21a      	sxth	r2, r3
 80015bc:	7bfb      	ldrb	r3, [r7, #15]
 80015be:	00db      	lsls	r3, r3, #3
 80015c0:	b21b      	sxth	r3, r3
 80015c2:	4053      	eors	r3, r2
 80015c4:	b21a      	sxth	r2, r3
 80015c6:	7bfb      	ldrb	r3, [r7, #15]
 80015c8:	091b      	lsrs	r3, r3, #4
 80015ca:	b2db      	uxtb	r3, r3
 80015cc:	b21b      	sxth	r3, r3
 80015ce:	4053      	eors	r3, r2
 80015d0:	b21b      	sxth	r3, r3
 80015d2:	b29a      	uxth	r2, r3
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	801a      	strh	r2, [r3, #0]
}
 80015d8:	bf00      	nop
 80015da:	3714      	adds	r7, #20
 80015dc:	46bd      	mov	sp, r7
 80015de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e2:	4770      	bx	lr

080015e4 <crc_init>:
 * @brief Initiliaze the buffer for the MCRF4XX CRC16
 *
 * @param crcAccum the 16 bit MCRF4XX CRC16
 */
static inline void crc_init(uint16_t* crcAccum)
{
 80015e4:	b480      	push	{r7}
 80015e6:	b083      	sub	sp, #12
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
        *crcAccum = X25_INIT_CRC;
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80015f2:	801a      	strh	r2, [r3, #0]
}
 80015f4:	bf00      	nop
 80015f6:	370c      	adds	r7, #12
 80015f8:	46bd      	mov	sp, r7
 80015fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fe:	4770      	bx	lr

08001600 <crc_calculate>:
 * @param  pBuffer buffer containing the byte array to hash
 * @param  length  length of the byte array
 * @return the checksum over the buffer bytes
 **/
static inline uint16_t crc_calculate(const uint8_t* pBuffer, uint16_t length)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b084      	sub	sp, #16
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
 8001608:	460b      	mov	r3, r1
 800160a:	807b      	strh	r3, [r7, #2]
        uint16_t crcTmp;
        crc_init(&crcTmp);
 800160c:	f107 030e 	add.w	r3, r7, #14
 8001610:	4618      	mov	r0, r3
 8001612:	f7ff ffe7 	bl	80015e4 <crc_init>
	while (length--) {
 8001616:	e009      	b.n	800162c <crc_calculate+0x2c>
                crc_accumulate(*pBuffer++, &crcTmp);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	1c5a      	adds	r2, r3, #1
 800161c:	607a      	str	r2, [r7, #4]
 800161e:	781b      	ldrb	r3, [r3, #0]
 8001620:	f107 020e 	add.w	r2, r7, #14
 8001624:	4611      	mov	r1, r2
 8001626:	4618      	mov	r0, r3
 8001628:	f7ff ffaa 	bl	8001580 <crc_accumulate>
	while (length--) {
 800162c:	887b      	ldrh	r3, [r7, #2]
 800162e:	1e5a      	subs	r2, r3, #1
 8001630:	807a      	strh	r2, [r7, #2]
 8001632:	2b00      	cmp	r3, #0
 8001634:	d1f0      	bne.n	8001618 <crc_calculate+0x18>
        }
        return crcTmp;
 8001636:	89fb      	ldrh	r3, [r7, #14]
}
 8001638:	4618      	mov	r0, r3
 800163a:	3710      	adds	r7, #16
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}

08001640 <crc_accumulate_buffer>:
 *
 * @param data new bytes to hash
 * @param crcAccum the already accumulated checksum
 **/
static inline void crc_accumulate_buffer(uint16_t *crcAccum, const char *pBuffer, uint16_t length)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b086      	sub	sp, #24
 8001644:	af00      	add	r7, sp, #0
 8001646:	60f8      	str	r0, [r7, #12]
 8001648:	60b9      	str	r1, [r7, #8]
 800164a:	4613      	mov	r3, r2
 800164c:	80fb      	strh	r3, [r7, #6]
	const uint8_t *p = (const uint8_t *)pBuffer;
 800164e:	68bb      	ldr	r3, [r7, #8]
 8001650:	617b      	str	r3, [r7, #20]
	while (length--) {
 8001652:	e007      	b.n	8001664 <crc_accumulate_buffer+0x24>
                crc_accumulate(*p++, crcAccum);
 8001654:	697b      	ldr	r3, [r7, #20]
 8001656:	1c5a      	adds	r2, r3, #1
 8001658:	617a      	str	r2, [r7, #20]
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	68f9      	ldr	r1, [r7, #12]
 800165e:	4618      	mov	r0, r3
 8001660:	f7ff ff8e 	bl	8001580 <crc_accumulate>
	while (length--) {
 8001664:	88fb      	ldrh	r3, [r7, #6]
 8001666:	1e5a      	subs	r2, r3, #1
 8001668:	80fa      	strh	r2, [r7, #6]
 800166a:	2b00      	cmp	r3, #0
 800166c:	d1f2      	bne.n	8001654 <crc_accumulate_buffer+0x14>
        }
}
 800166e:	bf00      	nop
 8001670:	bf00      	nop
 8001672:	3718      	adds	r7, #24
 8001674:	46bd      	mov	sp, r7
 8001676:	bd80      	pop	{r7, pc}

08001678 <mavlink_sha256_init>:
    0x748f82ee, 0x78a5636f, 0x84c87814, 0x8cc70208,
    0x90befffa, 0xa4506ceb, 0xbef9a3f7, 0xc67178f2
};

MAVLINK_HELPER void mavlink_sha256_init(mavlink_sha256_ctx *m)
{
 8001678:	b480      	push	{r7}
 800167a:	b083      	sub	sp, #12
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
    m->sz[0] = 0;
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	2200      	movs	r2, #0
 8001684:	601a      	str	r2, [r3, #0]
    m->sz[1] = 0;
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	2200      	movs	r2, #0
 800168a:	605a      	str	r2, [r3, #4]
    m->counter[0] = 0x6a09e667;
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	4a0e      	ldr	r2, [pc, #56]	; (80016c8 <mavlink_sha256_init+0x50>)
 8001690:	609a      	str	r2, [r3, #8]
    m->counter[1] = 0xbb67ae85;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	4a0d      	ldr	r2, [pc, #52]	; (80016cc <mavlink_sha256_init+0x54>)
 8001696:	60da      	str	r2, [r3, #12]
    m->counter[2] = 0x3c6ef372;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	4a0d      	ldr	r2, [pc, #52]	; (80016d0 <mavlink_sha256_init+0x58>)
 800169c:	611a      	str	r2, [r3, #16]
    m->counter[3] = 0xa54ff53a;
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	4a0c      	ldr	r2, [pc, #48]	; (80016d4 <mavlink_sha256_init+0x5c>)
 80016a2:	615a      	str	r2, [r3, #20]
    m->counter[4] = 0x510e527f;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	4a0c      	ldr	r2, [pc, #48]	; (80016d8 <mavlink_sha256_init+0x60>)
 80016a8:	619a      	str	r2, [r3, #24]
    m->counter[5] = 0x9b05688c;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	4a0b      	ldr	r2, [pc, #44]	; (80016dc <mavlink_sha256_init+0x64>)
 80016ae:	61da      	str	r2, [r3, #28]
    m->counter[6] = 0x1f83d9ab;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	4a0b      	ldr	r2, [pc, #44]	; (80016e0 <mavlink_sha256_init+0x68>)
 80016b4:	621a      	str	r2, [r3, #32]
    m->counter[7] = 0x5be0cd19;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	4a0a      	ldr	r2, [pc, #40]	; (80016e4 <mavlink_sha256_init+0x6c>)
 80016ba:	625a      	str	r2, [r3, #36]	; 0x24
}
 80016bc:	bf00      	nop
 80016be:	370c      	adds	r7, #12
 80016c0:	46bd      	mov	sp, r7
 80016c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c6:	4770      	bx	lr
 80016c8:	6a09e667 	.word	0x6a09e667
 80016cc:	bb67ae85 	.word	0xbb67ae85
 80016d0:	3c6ef372 	.word	0x3c6ef372
 80016d4:	a54ff53a 	.word	0xa54ff53a
 80016d8:	510e527f 	.word	0x510e527f
 80016dc:	9b05688c 	.word	0x9b05688c
 80016e0:	1f83d9ab 	.word	0x1f83d9ab
 80016e4:	5be0cd19 	.word	0x5be0cd19

080016e8 <mavlink_sha256_calc>:

static inline void mavlink_sha256_calc(mavlink_sha256_ctx *m, uint32_t *in)
{
 80016e8:	b480      	push	{r7}
 80016ea:	b0cf      	sub	sp, #316	; 0x13c
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80016f2:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80016f6:	6018      	str	r0, [r3, #0]
 80016f8:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80016fc:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8001700:	6019      	str	r1, [r3, #0]
    uint32_t AA, BB, CC, DD, EE, FF, GG, HH;
    uint32_t data[64];
    int i;

    AA = m->counter[0];
 8001702:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8001706:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	689b      	ldr	r3, [r3, #8]
 800170e:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
    BB = m->counter[1];
 8001712:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8001716:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	68db      	ldr	r3, [r3, #12]
 800171e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    CC = m->counter[2];
 8001722:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8001726:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	691b      	ldr	r3, [r3, #16]
 800172e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
    DD = m->counter[3];
 8001732:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8001736:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	695b      	ldr	r3, [r3, #20]
 800173e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    EE = m->counter[4];
 8001742:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8001746:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	699b      	ldr	r3, [r3, #24]
 800174e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
    FF = m->counter[5];
 8001752:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8001756:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	69db      	ldr	r3, [r3, #28]
 800175e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
    GG = m->counter[6];
 8001762:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8001766:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	6a1b      	ldr	r3, [r3, #32]
 800176e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
    HH = m->counter[7];
 8001772:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8001776:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800177e:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118

    for (i = 0; i < 16; ++i)
 8001782:	2300      	movs	r3, #0
 8001784:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8001788:	e016      	b.n	80017b8 <mavlink_sha256_calc+0xd0>
	data[i] = in[i];
 800178a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800178e:	009b      	lsls	r3, r3, #2
 8001790:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8001794:	f5a2 729c 	sub.w	r2, r2, #312	; 0x138
 8001798:	6812      	ldr	r2, [r2, #0]
 800179a:	4413      	add	r3, r2
 800179c:	6819      	ldr	r1, [r3, #0]
 800179e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80017a2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80017a6:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80017aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (i = 0; i < 16; ++i)
 80017ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80017b2:	3301      	adds	r3, #1
 80017b4:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80017b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80017bc:	2b0f      	cmp	r3, #15
 80017be:	dde4      	ble.n	800178a <mavlink_sha256_calc+0xa2>
    for (i = 16; i < 64; ++i)
 80017c0:	2310      	movs	r3, #16
 80017c2:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80017c6:	e069      	b.n	800189c <mavlink_sha256_calc+0x1b4>
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 80017c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80017cc:	1e9a      	subs	r2, r3, #2
 80017ce:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80017d2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80017d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017da:	ea4f 4273 	mov.w	r2, r3, ror #17
 80017de:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80017e2:	1e99      	subs	r1, r3, #2
 80017e4:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80017e8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80017ec:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80017f0:	ea4f 43f3 	mov.w	r3, r3, ror #19
 80017f4:	405a      	eors	r2, r3
 80017f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80017fa:	1e99      	subs	r1, r3, #2
 80017fc:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8001800:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8001804:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001808:	0a9b      	lsrs	r3, r3, #10
 800180a:	405a      	eors	r2, r3
 800180c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001810:	1fd9      	subs	r1, r3, #7
 8001812:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8001816:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800181a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800181e:	441a      	add	r2, r3
	    sigma0(data[i-15]) + data[i - 16];
 8001820:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001824:	f1a3 010f 	sub.w	r1, r3, #15
 8001828:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800182c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8001830:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001834:	ea4f 11f3 	mov.w	r1, r3, ror #7
 8001838:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800183c:	f1a3 000f 	sub.w	r0, r3, #15
 8001840:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8001844:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8001848:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800184c:	ea4f 43b3 	mov.w	r3, r3, ror #18
 8001850:	4059      	eors	r1, r3
 8001852:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001856:	f1a3 000f 	sub.w	r0, r3, #15
 800185a:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800185e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8001862:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8001866:	08db      	lsrs	r3, r3, #3
 8001868:	404b      	eors	r3, r1
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 800186a:	441a      	add	r2, r3
	    sigma0(data[i-15]) + data[i - 16];
 800186c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001870:	f1a3 0110 	sub.w	r1, r3, #16
 8001874:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8001878:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800187c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001880:	18d1      	adds	r1, r2, r3
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 8001882:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8001886:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800188a:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800188e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (i = 16; i < 64; ++i)
 8001892:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001896:	3301      	adds	r3, #1
 8001898:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800189c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80018a0:	2b3f      	cmp	r3, #63	; 0x3f
 80018a2:	dd91      	ble.n	80017c8 <mavlink_sha256_calc+0xe0>

    for (i = 0; i < 64; i++) {
 80018a4:	2300      	movs	r3, #0
 80018a6:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80018aa:	e078      	b.n	800199e <mavlink_sha256_calc+0x2b6>
	uint32_t T1, T2;

	T1 = HH + Sigma1(EE) + Ch(EE, FF, GG) + mavlink_sha256_constant_256[i] + data[i];
 80018ac:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80018b0:	ea4f 12b3 	mov.w	r2, r3, ror #6
 80018b4:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80018b8:	ea4f 23f3 	mov.w	r3, r3, ror #11
 80018bc:	405a      	eors	r2, r3
 80018be:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80018c2:	ea4f 6373 	mov.w	r3, r3, ror #25
 80018c6:	405a      	eors	r2, r3
 80018c8:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80018cc:	441a      	add	r2, r3
 80018ce:	f8d7 1124 	ldr.w	r1, [r7, #292]	; 0x124
 80018d2:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80018d6:	4019      	ands	r1, r3
 80018d8:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80018dc:	43d8      	mvns	r0, r3
 80018de:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80018e2:	4003      	ands	r3, r0
 80018e4:	404b      	eors	r3, r1
 80018e6:	441a      	add	r2, r3
 80018e8:	496e      	ldr	r1, [pc, #440]	; (8001aa4 <mavlink_sha256_calc+0x3bc>)
 80018ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80018ee:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80018f2:	441a      	add	r2, r3
 80018f4:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80018f8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80018fc:	f8d7 1114 	ldr.w	r1, [r7, #276]	; 0x114
 8001900:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001904:	4413      	add	r3, r2
 8001906:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	T2 = Sigma0(AA) + Maj(AA,BB,CC);
 800190a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800190e:	ea4f 02b3 	mov.w	r2, r3, ror #2
 8001912:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8001916:	ea4f 3373 	mov.w	r3, r3, ror #13
 800191a:	405a      	eors	r2, r3
 800191c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8001920:	ea4f 53b3 	mov.w	r3, r3, ror #22
 8001924:	405a      	eors	r2, r3
 8001926:	f8d7 1130 	ldr.w	r1, [r7, #304]	; 0x130
 800192a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800192e:	4059      	eors	r1, r3
 8001930:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8001934:	4019      	ands	r1, r3
 8001936:	f8d7 0130 	ldr.w	r0, [r7, #304]	; 0x130
 800193a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800193e:	4003      	ands	r3, r0
 8001940:	404b      	eors	r3, r1
 8001942:	4413      	add	r3, r2
 8001944:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
			     
	HH = GG;
 8001948:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800194c:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
	GG = FF;
 8001950:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001954:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
	FF = EE;
 8001958:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800195c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
	EE = DD + T1;
 8001960:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 8001964:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001968:	4413      	add	r3, r2
 800196a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
	DD = CC;
 800196e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8001972:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
	CC = BB;
 8001976:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800197a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
	BB = AA;
 800197e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8001982:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
	AA = T1 + T2;
 8001986:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 800198a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800198e:	4413      	add	r3, r2
 8001990:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
    for (i = 0; i < 64; i++) {
 8001994:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001998:	3301      	adds	r3, #1
 800199a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800199e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80019a2:	2b3f      	cmp	r3, #63	; 0x3f
 80019a4:	dd82      	ble.n	80018ac <mavlink_sha256_calc+0x1c4>
    }

    m->counter[0] += AA;
 80019a6:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80019aa:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	689a      	ldr	r2, [r3, #8]
 80019b2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80019b6:	441a      	add	r2, r3
 80019b8:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80019bc:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	609a      	str	r2, [r3, #8]
    m->counter[1] += BB;
 80019c4:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80019c8:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	68da      	ldr	r2, [r3, #12]
 80019d0:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80019d4:	441a      	add	r2, r3
 80019d6:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80019da:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	60da      	str	r2, [r3, #12]
    m->counter[2] += CC;
 80019e2:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80019e6:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	691a      	ldr	r2, [r3, #16]
 80019ee:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80019f2:	441a      	add	r2, r3
 80019f4:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80019f8:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	611a      	str	r2, [r3, #16]
    m->counter[3] += DD;
 8001a00:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8001a04:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	695a      	ldr	r2, [r3, #20]
 8001a0c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001a10:	441a      	add	r2, r3
 8001a12:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8001a16:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	615a      	str	r2, [r3, #20]
    m->counter[4] += EE;
 8001a1e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8001a22:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	699a      	ldr	r2, [r3, #24]
 8001a2a:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8001a2e:	441a      	add	r2, r3
 8001a30:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8001a34:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	619a      	str	r2, [r3, #24]
    m->counter[5] += FF;
 8001a3c:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8001a40:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	69da      	ldr	r2, [r3, #28]
 8001a48:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001a4c:	441a      	add	r2, r3
 8001a4e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8001a52:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	61da      	str	r2, [r3, #28]
    m->counter[6] += GG;
 8001a5a:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8001a5e:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	6a1a      	ldr	r2, [r3, #32]
 8001a66:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8001a6a:	441a      	add	r2, r3
 8001a6c:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8001a70:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	621a      	str	r2, [r3, #32]
    m->counter[7] += HH;
 8001a78:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8001a7c:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001a84:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8001a88:	441a      	add	r2, r3
 8001a8a:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8001a8e:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001a96:	bf00      	nop
 8001a98:	f507 779e 	add.w	r7, r7, #316	; 0x13c
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa2:	4770      	bx	lr
 8001aa4:	08012dd0 	.word	0x08012dd0

08001aa8 <mavlink_sha256_update>:

MAVLINK_HELPER void mavlink_sha256_update(mavlink_sha256_ctx *m, const void *v, uint32_t len)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b09c      	sub	sp, #112	; 0x70
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	60f8      	str	r0, [r7, #12]
 8001ab0:	60b9      	str	r1, [r7, #8]
 8001ab2:	607a      	str	r2, [r7, #4]
    const unsigned char *p = (const unsigned char *)v;
 8001ab4:	68bb      	ldr	r3, [r7, #8]
 8001ab6:	66fb      	str	r3, [r7, #108]	; 0x6c
    uint32_t old_sz = m->sz[0];
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	65fb      	str	r3, [r7, #92]	; 0x5c
    uint32_t offset;

    m->sz[0] += len * 8;
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	681a      	ldr	r2, [r3, #0]
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	00db      	lsls	r3, r3, #3
 8001ac6:	441a      	add	r2, r3
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	601a      	str	r2, [r3, #0]
    if (m->sz[0] < old_sz)
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8001ad2:	429a      	cmp	r2, r3
 8001ad4:	d904      	bls.n	8001ae0 <mavlink_sha256_update+0x38>
	++m->sz[1];
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	1c5a      	adds	r2, r3, #1
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	605a      	str	r2, [r3, #4]
    offset = (old_sz / 8) % 64;
 8001ae0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001ae2:	08db      	lsrs	r3, r3, #3
 8001ae4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001ae8:	66bb      	str	r3, [r7, #104]	; 0x68
    while(len > 0){
 8001aea:	e054      	b.n	8001b96 <mavlink_sha256_update+0xee>
	uint32_t l = 64 - offset;
 8001aec:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001aee:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8001af2:	667b      	str	r3, [r7, #100]	; 0x64
        if (len < l) {
 8001af4:	687a      	ldr	r2, [r7, #4]
 8001af6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001af8:	429a      	cmp	r2, r3
 8001afa:	d201      	bcs.n	8001b00 <mavlink_sha256_update+0x58>
            l = len;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	667b      	str	r3, [r7, #100]	; 0x64
        }
	memcpy(m->u.save_bytes + offset, p, l);
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	f103 0228 	add.w	r2, r3, #40	; 0x28
 8001b06:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001b08:	4413      	add	r3, r2
 8001b0a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8001b0c:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f00b fc7e 	bl	800d410 <memcpy>
	offset += l;
 8001b14:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8001b16:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001b18:	4413      	add	r3, r2
 8001b1a:	66bb      	str	r3, [r7, #104]	; 0x68
	p += l;
 8001b1c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8001b1e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001b20:	4413      	add	r3, r2
 8001b22:	66fb      	str	r3, [r7, #108]	; 0x6c
	len -= l;
 8001b24:	687a      	ldr	r2, [r7, #4]
 8001b26:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001b28:	1ad3      	subs	r3, r2, r3
 8001b2a:	607b      	str	r3, [r7, #4]
	if(offset == 64){
 8001b2c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001b2e:	2b40      	cmp	r3, #64	; 0x40
 8001b30:	d131      	bne.n	8001b96 <mavlink_sha256_update+0xee>
	    int i;
	    uint32_t current[16];
	    const uint32_t *u = m->u.save_u32;
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	3328      	adds	r3, #40	; 0x28
 8001b36:	65bb      	str	r3, [r7, #88]	; 0x58
	    for (i = 0; i < 16; i++){
 8001b38:	2300      	movs	r3, #0
 8001b3a:	663b      	str	r3, [r7, #96]	; 0x60
 8001b3c:	e020      	b.n	8001b80 <mavlink_sha256_update+0xd8>
                const uint8_t *p1 = (const uint8_t *)&u[i];
 8001b3e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001b40:	009b      	lsls	r3, r3, #2
 8001b42:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001b44:	4413      	add	r3, r2
 8001b46:	657b      	str	r3, [r7, #84]	; 0x54
                uint8_t *p2 = (uint8_t *)&current[i];
 8001b48:	f107 0210 	add.w	r2, r7, #16
 8001b4c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001b4e:	009b      	lsls	r3, r3, #2
 8001b50:	4413      	add	r3, r2
 8001b52:	653b      	str	r3, [r7, #80]	; 0x50
                p2[0] = p1[3];
 8001b54:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001b56:	78da      	ldrb	r2, [r3, #3]
 8001b58:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001b5a:	701a      	strb	r2, [r3, #0]
                p2[1] = p1[2];
 8001b5c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001b5e:	3301      	adds	r3, #1
 8001b60:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001b62:	7892      	ldrb	r2, [r2, #2]
 8001b64:	701a      	strb	r2, [r3, #0]
                p2[2] = p1[1];
 8001b66:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001b68:	3302      	adds	r3, #2
 8001b6a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001b6c:	7852      	ldrb	r2, [r2, #1]
 8001b6e:	701a      	strb	r2, [r3, #0]
                p2[3] = p1[0];
 8001b70:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001b72:	3303      	adds	r3, #3
 8001b74:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001b76:	7812      	ldrb	r2, [r2, #0]
 8001b78:	701a      	strb	r2, [r3, #0]
	    for (i = 0; i < 16; i++){
 8001b7a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001b7c:	3301      	adds	r3, #1
 8001b7e:	663b      	str	r3, [r7, #96]	; 0x60
 8001b80:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001b82:	2b0f      	cmp	r3, #15
 8001b84:	dddb      	ble.n	8001b3e <mavlink_sha256_update+0x96>
	    }
	    mavlink_sha256_calc(m, current);
 8001b86:	f107 0310 	add.w	r3, r7, #16
 8001b8a:	4619      	mov	r1, r3
 8001b8c:	68f8      	ldr	r0, [r7, #12]
 8001b8e:	f7ff fdab 	bl	80016e8 <mavlink_sha256_calc>
	    offset = 0;
 8001b92:	2300      	movs	r3, #0
 8001b94:	66bb      	str	r3, [r7, #104]	; 0x68
    while(len > 0){
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d1a7      	bne.n	8001aec <mavlink_sha256_update+0x44>
	}
    }
}
 8001b9c:	bf00      	nop
 8001b9e:	bf00      	nop
 8001ba0:	3770      	adds	r7, #112	; 0x70
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}

08001ba6 <mavlink_sha256_final_48>:

/*
  get first 48 bits of final sha256 hash
 */
MAVLINK_HELPER void mavlink_sha256_final_48(mavlink_sha256_ctx *m, uint8_t result[6])
{
 8001ba6:	b580      	push	{r7, lr}
 8001ba8:	b098      	sub	sp, #96	; 0x60
 8001baa:	af00      	add	r7, sp, #0
 8001bac:	6078      	str	r0, [r7, #4]
 8001bae:	6039      	str	r1, [r7, #0]
    unsigned char zeros[72];
    unsigned offset = (m->sz[0] / 8) % 64;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	08db      	lsrs	r3, r3, #3
 8001bb6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001bba:	65fb      	str	r3, [r7, #92]	; 0x5c
    unsigned int dstart = (120 - offset - 1) % 64 + 1;
 8001bbc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001bbe:	f1c3 0377 	rsb	r3, r3, #119	; 0x77
 8001bc2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001bc6:	3301      	adds	r3, #1
 8001bc8:	65bb      	str	r3, [r7, #88]	; 0x58
    uint8_t *p = (uint8_t *)&m->counter[0];
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	3308      	adds	r3, #8
 8001bce:	657b      	str	r3, [r7, #84]	; 0x54
    
    *zeros = 0x80;
 8001bd0:	2380      	movs	r3, #128	; 0x80
 8001bd2:	733b      	strb	r3, [r7, #12]
    memset (zeros + 1, 0, sizeof(zeros) - 1);
 8001bd4:	f107 030c 	add.w	r3, r7, #12
 8001bd8:	3301      	adds	r3, #1
 8001bda:	2247      	movs	r2, #71	; 0x47
 8001bdc:	2100      	movs	r1, #0
 8001bde:	4618      	mov	r0, r3
 8001be0:	f00b fc24 	bl	800d42c <memset>
    zeros[dstart+7] = (m->sz[0] >> 0) & 0xff;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681a      	ldr	r2, [r3, #0]
 8001be8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001bea:	3307      	adds	r3, #7
 8001bec:	b2d2      	uxtb	r2, r2
 8001bee:	3360      	adds	r3, #96	; 0x60
 8001bf0:	443b      	add	r3, r7
 8001bf2:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+6] = (m->sz[0] >> 8) & 0xff;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	0a1a      	lsrs	r2, r3, #8
 8001bfc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001bfe:	3306      	adds	r3, #6
 8001c00:	b2d2      	uxtb	r2, r2
 8001c02:	3360      	adds	r3, #96	; 0x60
 8001c04:	443b      	add	r3, r7
 8001c06:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+5] = (m->sz[0] >> 16) & 0xff;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	0c1a      	lsrs	r2, r3, #16
 8001c10:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001c12:	3305      	adds	r3, #5
 8001c14:	b2d2      	uxtb	r2, r2
 8001c16:	3360      	adds	r3, #96	; 0x60
 8001c18:	443b      	add	r3, r7
 8001c1a:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+4] = (m->sz[0] >> 24) & 0xff;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	0e1a      	lsrs	r2, r3, #24
 8001c24:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001c26:	3304      	adds	r3, #4
 8001c28:	b2d2      	uxtb	r2, r2
 8001c2a:	3360      	adds	r3, #96	; 0x60
 8001c2c:	443b      	add	r3, r7
 8001c2e:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+3] = (m->sz[1] >> 0) & 0xff;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	685a      	ldr	r2, [r3, #4]
 8001c36:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001c38:	3303      	adds	r3, #3
 8001c3a:	b2d2      	uxtb	r2, r2
 8001c3c:	3360      	adds	r3, #96	; 0x60
 8001c3e:	443b      	add	r3, r7
 8001c40:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+2] = (m->sz[1] >> 8) & 0xff;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	685b      	ldr	r3, [r3, #4]
 8001c48:	0a1a      	lsrs	r2, r3, #8
 8001c4a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001c4c:	3302      	adds	r3, #2
 8001c4e:	b2d2      	uxtb	r2, r2
 8001c50:	3360      	adds	r3, #96	; 0x60
 8001c52:	443b      	add	r3, r7
 8001c54:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+1] = (m->sz[1] >> 16) & 0xff;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	0c1a      	lsrs	r2, r3, #16
 8001c5e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001c60:	3301      	adds	r3, #1
 8001c62:	b2d2      	uxtb	r2, r2
 8001c64:	3360      	adds	r3, #96	; 0x60
 8001c66:	443b      	add	r3, r7
 8001c68:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+0] = (m->sz[1] >> 24) & 0xff;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	685b      	ldr	r3, [r3, #4]
 8001c70:	0e1b      	lsrs	r3, r3, #24
 8001c72:	b2d9      	uxtb	r1, r3
 8001c74:	f107 020c 	add.w	r2, r7, #12
 8001c78:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001c7a:	4413      	add	r3, r2
 8001c7c:	460a      	mov	r2, r1
 8001c7e:	701a      	strb	r2, [r3, #0]

    mavlink_sha256_update(m, zeros, dstart + 8);
 8001c80:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001c82:	f103 0208 	add.w	r2, r3, #8
 8001c86:	f107 030c 	add.w	r3, r7, #12
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	6878      	ldr	r0, [r7, #4]
 8001c8e:	f7ff ff0b 	bl	8001aa8 <mavlink_sha256_update>

    // this ordering makes the result consistent with taking the first
    // 6 bytes of more conventional sha256 functions. It assumes
    // little-endian ordering of m->counter
    result[0] = p[3];
 8001c92:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001c94:	78da      	ldrb	r2, [r3, #3]
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	701a      	strb	r2, [r3, #0]
    result[1] = p[2];
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	3301      	adds	r3, #1
 8001c9e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001ca0:	7892      	ldrb	r2, [r2, #2]
 8001ca2:	701a      	strb	r2, [r3, #0]
    result[2] = p[1];
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	3302      	adds	r3, #2
 8001ca8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001caa:	7852      	ldrb	r2, [r2, #1]
 8001cac:	701a      	strb	r2, [r3, #0]
    result[3] = p[0];
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	3303      	adds	r3, #3
 8001cb2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001cb4:	7812      	ldrb	r2, [r2, #0]
 8001cb6:	701a      	strb	r2, [r3, #0]
    result[4] = p[7];
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	3304      	adds	r3, #4
 8001cbc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001cbe:	79d2      	ldrb	r2, [r2, #7]
 8001cc0:	701a      	strb	r2, [r3, #0]
    result[5] = p[6];
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	3305      	adds	r3, #5
 8001cc6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001cc8:	7992      	ldrb	r2, [r2, #6]
 8001cca:	701a      	strb	r2, [r3, #0]
}
 8001ccc:	bf00      	nop
 8001cce:	3760      	adds	r7, #96	; 0x60
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	bd80      	pop	{r7, pc}

08001cd4 <mavlink_get_channel_status>:
/*
 * Internal function to give access to the channel status for each channel
 */
#ifndef MAVLINK_GET_CHANNEL_STATUS
MAVLINK_HELPER mavlink_status_t* mavlink_get_channel_status(uint8_t chan)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	b083      	sub	sp, #12
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	4603      	mov	r3, r0
 8001cdc:	71fb      	strb	r3, [r7, #7]
	// No m_mavlink_status array defined in function,
	// has to be defined externally
#else
	static mavlink_status_t m_mavlink_status[MAVLINK_COMM_NUM_BUFFERS];
#endif
	return &m_mavlink_status[chan];
 8001cde:	79fa      	ldrb	r2, [r7, #7]
 8001ce0:	4613      	mov	r3, r2
 8001ce2:	005b      	lsls	r3, r3, #1
 8001ce4:	4413      	add	r3, r2
 8001ce6:	00db      	lsls	r3, r3, #3
 8001ce8:	4a03      	ldr	r2, [pc, #12]	; (8001cf8 <mavlink_get_channel_status+0x24>)
 8001cea:	4413      	add	r3, r2
}
 8001cec:	4618      	mov	r0, r3
 8001cee:	370c      	adds	r7, #12
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf6:	4770      	bx	lr
 8001cf8:	200003d8 	.word	0x200003d8

08001cfc <mavlink_sign_packet>:
MAVLINK_HELPER uint8_t mavlink_sign_packet(mavlink_signing_t *signing,
					   uint8_t signature[MAVLINK_SIGNATURE_BLOCK_LEN],
					   const uint8_t *header, uint8_t header_len,
					   const uint8_t *packet, uint8_t packet_len,
					   const uint8_t crc[2])
{
 8001cfc:	b5b0      	push	{r4, r5, r7, lr}
 8001cfe:	b0a0      	sub	sp, #128	; 0x80
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	60f8      	str	r0, [r7, #12]
 8001d04:	60b9      	str	r1, [r7, #8]
 8001d06:	607a      	str	r2, [r7, #4]
 8001d08:	70fb      	strb	r3, [r7, #3]
	mavlink_sha256_ctx ctx;
	union {
	    uint64_t t64;
	    uint8_t t8[8];
	} tstamp;
	if (signing == NULL || !(signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING)) {
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d005      	beq.n	8001d1c <mavlink_sign_packet+0x20>
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	781b      	ldrb	r3, [r3, #0]
 8001d14:	f003 0301 	and.w	r3, r3, #1
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d101      	bne.n	8001d20 <mavlink_sign_packet+0x24>
	    return 0;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	e04f      	b.n	8001dc0 <mavlink_sign_packet+0xc4>
	}
	signature[0] = signing->link_id;
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	785a      	ldrb	r2, [r3, #1]
 8001d24:	68bb      	ldr	r3, [r7, #8]
 8001d26:	701a      	strb	r2, [r3, #0]
	tstamp.t64 = signing->timestamp;
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001d2e:	e9c7 2304 	strd	r2, r3, [r7, #16]
	memcpy(&signature[1], tstamp.t8, 6);
 8001d32:	68bb      	ldr	r3, [r7, #8]
 8001d34:	3301      	adds	r3, #1
 8001d36:	f107 0110 	add.w	r1, r7, #16
 8001d3a:	2206      	movs	r2, #6
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f00b fb67 	bl	800d410 <memcpy>
	signing->timestamp++;
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001d48:	1c54      	adds	r4, r2, #1
 8001d4a:	f143 0500 	adc.w	r5, r3, #0
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	e9c3 4502 	strd	r4, r5, [r3, #8]
	
	mavlink_sha256_init(&ctx);
 8001d54:	f107 0318 	add.w	r3, r7, #24
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f7ff fc8d 	bl	8001678 <mavlink_sha256_init>
	mavlink_sha256_update(&ctx, signing->secret_key, sizeof(signing->secret_key));
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	f103 0110 	add.w	r1, r3, #16
 8001d64:	f107 0318 	add.w	r3, r7, #24
 8001d68:	2220      	movs	r2, #32
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f7ff fe9c 	bl	8001aa8 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, header, header_len);
 8001d70:	78fa      	ldrb	r2, [r7, #3]
 8001d72:	f107 0318 	add.w	r3, r7, #24
 8001d76:	6879      	ldr	r1, [r7, #4]
 8001d78:	4618      	mov	r0, r3
 8001d7a:	f7ff fe95 	bl	8001aa8 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, packet, packet_len);
 8001d7e:	f897 2094 	ldrb.w	r2, [r7, #148]	; 0x94
 8001d82:	f107 0318 	add.w	r3, r7, #24
 8001d86:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f7ff fe8c 	bl	8001aa8 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, crc, 2);
 8001d90:	f107 0318 	add.w	r3, r7, #24
 8001d94:	2202      	movs	r2, #2
 8001d96:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f7ff fe84 	bl	8001aa8 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, signature, 7);
 8001da0:	f107 0318 	add.w	r3, r7, #24
 8001da4:	2207      	movs	r2, #7
 8001da6:	68b9      	ldr	r1, [r7, #8]
 8001da8:	4618      	mov	r0, r3
 8001daa:	f7ff fe7d 	bl	8001aa8 <mavlink_sha256_update>
	mavlink_sha256_final_48(&ctx, &signature[7]);
 8001dae:	68bb      	ldr	r3, [r7, #8]
 8001db0:	1dda      	adds	r2, r3, #7
 8001db2:	f107 0318 	add.w	r3, r7, #24
 8001db6:	4611      	mov	r1, r2
 8001db8:	4618      	mov	r0, r3
 8001dba:	f7ff fef4 	bl	8001ba6 <mavlink_sha256_final_48>
	
	return MAVLINK_SIGNATURE_BLOCK_LEN;
 8001dbe:	230d      	movs	r3, #13
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	3780      	adds	r7, #128	; 0x80
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bdb0      	pop	{r4, r5, r7, pc}

08001dc8 <_mav_trim_payload>:
 * @param payload Serialised payload buffer.
 * @param length Length of full-width payload buffer.
 * @return Length of payload after zero-filled bytes are trimmed.
 */
MAVLINK_HELPER uint8_t _mav_trim_payload(const char *payload, uint8_t length)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	b083      	sub	sp, #12
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
 8001dd0:	460b      	mov	r3, r1
 8001dd2:	70fb      	strb	r3, [r7, #3]
	while (length > 1 && payload[length-1] == 0) {
 8001dd4:	e002      	b.n	8001ddc <_mav_trim_payload+0x14>
		length--;
 8001dd6:	78fb      	ldrb	r3, [r7, #3]
 8001dd8:	3b01      	subs	r3, #1
 8001dda:	70fb      	strb	r3, [r7, #3]
	while (length > 1 && payload[length-1] == 0) {
 8001ddc:	78fb      	ldrb	r3, [r7, #3]
 8001dde:	2b01      	cmp	r3, #1
 8001de0:	d906      	bls.n	8001df0 <_mav_trim_payload+0x28>
 8001de2:	78fb      	ldrb	r3, [r7, #3]
 8001de4:	3b01      	subs	r3, #1
 8001de6:	687a      	ldr	r2, [r7, #4]
 8001de8:	4413      	add	r3, r2
 8001dea:	781b      	ldrb	r3, [r3, #0]
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d0f2      	beq.n	8001dd6 <_mav_trim_payload+0xe>
	}
	return length;
 8001df0:	78fb      	ldrb	r3, [r7, #3]
}
 8001df2:	4618      	mov	r0, r3
 8001df4:	370c      	adds	r7, #12
 8001df6:	46bd      	mov	sp, r7
 8001df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfc:	4770      	bx	lr

08001dfe <mavlink_finalize_message_buffer>:
 * @param system_id Id of the sending (this) system, 1-127
 * @param length Message length
 */
MAVLINK_HELPER uint16_t mavlink_finalize_message_buffer(mavlink_message_t* msg, uint8_t system_id, uint8_t component_id,
						      mavlink_status_t* status, uint8_t min_length, uint8_t length, uint8_t crc_extra)
{
 8001dfe:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e00:	b08f      	sub	sp, #60	; 0x3c
 8001e02:	af04      	add	r7, sp, #16
 8001e04:	60f8      	str	r0, [r7, #12]
 8001e06:	607b      	str	r3, [r7, #4]
 8001e08:	460b      	mov	r3, r1
 8001e0a:	72fb      	strb	r3, [r7, #11]
 8001e0c:	4613      	mov	r3, r2
 8001e0e:	72bb      	strb	r3, [r7, #10]
	bool mavlink1 = (status->flags & MAVLINK_STATUS_FLAG_OUT_MAVLINK1) != 0;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	7b1b      	ldrb	r3, [r3, #12]
 8001e14:	f003 0302 	and.w	r3, r3, #2
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	bf14      	ite	ne
 8001e1c:	2301      	movne	r3, #1
 8001e1e:	2300      	moveq	r3, #0
 8001e20:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 8001e24:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001e28:	f083 0301 	eor.w	r3, r3, #1
 8001e2c:	b2db      	uxtb	r3, r3
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d00c      	beq.n	8001e4c <mavlink_finalize_message_buffer+0x4e>
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	691b      	ldr	r3, [r3, #16]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d008      	beq.n	8001e4c <mavlink_finalize_message_buffer+0x4e>
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	691b      	ldr	r3, [r3, #16]
 8001e3e:	781b      	ldrb	r3, [r3, #0]
 8001e40:	f003 0301 	and.w	r3, r3, #1
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d001      	beq.n	8001e4c <mavlink_finalize_message_buffer+0x4e>
 8001e48:	2301      	movs	r3, #1
 8001e4a:	e000      	b.n	8001e4e <mavlink_finalize_message_buffer+0x50>
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8001e52:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001e56:	f003 0301 	and.w	r3, r3, #1
 8001e5a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	uint8_t signature_len = signing? MAVLINK_SIGNATURE_BLOCK_LEN : 0;
 8001e5e:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d001      	beq.n	8001e6a <mavlink_finalize_message_buffer+0x6c>
 8001e66:	230d      	movs	r3, #13
 8001e68:	e000      	b.n	8001e6c <mavlink_finalize_message_buffer+0x6e>
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
        uint8_t header_len = MAVLINK_CORE_HEADER_LEN+1;
 8001e70:	230a      	movs	r3, #10
 8001e72:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t buf[MAVLINK_CORE_HEADER_LEN+1];
	if (mavlink1) {
 8001e76:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d006      	beq.n	8001e8c <mavlink_finalize_message_buffer+0x8e>
		msg->magic = MAVLINK_STX_MAVLINK1;
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	22fe      	movs	r2, #254	; 0xfe
 8001e82:	709a      	strb	r2, [r3, #2]
		header_len = MAVLINK_CORE_HEADER_MAVLINK1_LEN+1;
 8001e84:	2306      	movs	r3, #6
 8001e86:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001e8a:	e002      	b.n	8001e92 <mavlink_finalize_message_buffer+0x94>
	} else {
		msg->magic = MAVLINK_STX;
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	22fd      	movs	r2, #253	; 0xfd
 8001e90:	709a      	strb	r2, [r3, #2]
	}
	msg->len = mavlink1?min_length:_mav_trim_payload(_MAV_PAYLOAD(msg), length);
 8001e92:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d10a      	bne.n	8001eb0 <mavlink_finalize_message_buffer+0xb2>
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	330c      	adds	r3, #12
 8001e9e:	f897 2044 	ldrb.w	r2, [r7, #68]	; 0x44
 8001ea2:	4611      	mov	r1, r2
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	f7ff ff8f 	bl	8001dc8 <_mav_trim_payload>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	461a      	mov	r2, r3
 8001eae:	e001      	b.n	8001eb4 <mavlink_finalize_message_buffer+0xb6>
 8001eb0:	f897 2040 	ldrb.w	r2, [r7, #64]	; 0x40
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	70da      	strb	r2, [r3, #3]
	msg->sysid = system_id;
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	7afa      	ldrb	r2, [r7, #11]
 8001ebc:	71da      	strb	r2, [r3, #7]
	msg->compid = component_id;
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	7aba      	ldrb	r2, [r7, #10]
 8001ec2:	721a      	strb	r2, [r3, #8]
	msg->incompat_flags = 0;
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	711a      	strb	r2, [r3, #4]
	if (signing) {
 8001eca:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d006      	beq.n	8001ee0 <mavlink_finalize_message_buffer+0xe2>
		msg->incompat_flags |= MAVLINK_IFLAG_SIGNED;
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	791b      	ldrb	r3, [r3, #4]
 8001ed6:	f043 0301 	orr.w	r3, r3, #1
 8001eda:	b2da      	uxtb	r2, r3
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	711a      	strb	r2, [r3, #4]
	}
	msg->compat_flags = 0;
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	715a      	strb	r2, [r3, #5]
	msg->seq = status->current_tx_seq;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	799a      	ldrb	r2, [r3, #6]
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	719a      	strb	r2, [r3, #6]
	status->current_tx_seq = status->current_tx_seq + 1;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	799b      	ldrb	r3, [r3, #6]
 8001ef2:	3301      	adds	r3, #1
 8001ef4:	b2da      	uxtb	r2, r3
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	719a      	strb	r2, [r3, #6]

	// form the header as a byte array for the crc
	buf[0] = msg->magic;
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	789b      	ldrb	r3, [r3, #2]
 8001efe:	763b      	strb	r3, [r7, #24]
	buf[1] = msg->len;
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	78db      	ldrb	r3, [r3, #3]
 8001f04:	767b      	strb	r3, [r7, #25]
	if (mavlink1) {
 8001f06:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d013      	beq.n	8001f36 <mavlink_finalize_message_buffer+0x138>
		buf[2] = msg->seq;
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	799b      	ldrb	r3, [r3, #6]
 8001f12:	76bb      	strb	r3, [r7, #26]
		buf[3] = msg->sysid;
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	79db      	ldrb	r3, [r3, #7]
 8001f18:	76fb      	strb	r3, [r7, #27]
		buf[4] = msg->compid;
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	7a1b      	ldrb	r3, [r3, #8]
 8001f1e:	773b      	strb	r3, [r7, #28]
		buf[5] = msg->msgid & 0xFF;
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	7a5a      	ldrb	r2, [r3, #9]
 8001f24:	7a99      	ldrb	r1, [r3, #10]
 8001f26:	0209      	lsls	r1, r1, #8
 8001f28:	430a      	orrs	r2, r1
 8001f2a:	7adb      	ldrb	r3, [r3, #11]
 8001f2c:	041b      	lsls	r3, r3, #16
 8001f2e:	4313      	orrs	r3, r2
 8001f30:	b2db      	uxtb	r3, r3
 8001f32:	777b      	strb	r3, [r7, #29]
 8001f34:	e030      	b.n	8001f98 <mavlink_finalize_message_buffer+0x19a>
	} else {
		buf[2] = msg->incompat_flags;
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	791b      	ldrb	r3, [r3, #4]
 8001f3a:	76bb      	strb	r3, [r7, #26]
		buf[3] = msg->compat_flags;
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	795b      	ldrb	r3, [r3, #5]
 8001f40:	76fb      	strb	r3, [r7, #27]
		buf[4] = msg->seq;
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	799b      	ldrb	r3, [r3, #6]
 8001f46:	773b      	strb	r3, [r7, #28]
		buf[5] = msg->sysid;
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	79db      	ldrb	r3, [r3, #7]
 8001f4c:	777b      	strb	r3, [r7, #29]
		buf[6] = msg->compid;
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	7a1b      	ldrb	r3, [r3, #8]
 8001f52:	77bb      	strb	r3, [r7, #30]
		buf[7] = msg->msgid & 0xFF;
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	7a5a      	ldrb	r2, [r3, #9]
 8001f58:	7a99      	ldrb	r1, [r3, #10]
 8001f5a:	0209      	lsls	r1, r1, #8
 8001f5c:	430a      	orrs	r2, r1
 8001f5e:	7adb      	ldrb	r3, [r3, #11]
 8001f60:	041b      	lsls	r3, r3, #16
 8001f62:	4313      	orrs	r3, r2
 8001f64:	b2db      	uxtb	r3, r3
 8001f66:	77fb      	strb	r3, [r7, #31]
		buf[8] = (msg->msgid >> 8) & 0xFF;
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	7a5a      	ldrb	r2, [r3, #9]
 8001f6c:	7a99      	ldrb	r1, [r3, #10]
 8001f6e:	0209      	lsls	r1, r1, #8
 8001f70:	430a      	orrs	r2, r1
 8001f72:	7adb      	ldrb	r3, [r3, #11]
 8001f74:	041b      	lsls	r3, r3, #16
 8001f76:	4313      	orrs	r3, r2
 8001f78:	121b      	asrs	r3, r3, #8
 8001f7a:	b2db      	uxtb	r3, r3
 8001f7c:	f887 3020 	strb.w	r3, [r7, #32]
		buf[9] = (msg->msgid >> 16) & 0xFF;
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	7a5a      	ldrb	r2, [r3, #9]
 8001f84:	7a99      	ldrb	r1, [r3, #10]
 8001f86:	0209      	lsls	r1, r1, #8
 8001f88:	430a      	orrs	r2, r1
 8001f8a:	7adb      	ldrb	r3, [r3, #11]
 8001f8c:	041b      	lsls	r3, r3, #16
 8001f8e:	4313      	orrs	r3, r2
 8001f90:	141b      	asrs	r3, r3, #16
 8001f92:	b2db      	uxtb	r3, r3
 8001f94:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	}
	
	uint16_t checksum = crc_calculate(&buf[1], header_len-1);
 8001f98:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001f9c:	b29b      	uxth	r3, r3
 8001f9e:	3b01      	subs	r3, #1
 8001fa0:	b29a      	uxth	r2, r3
 8001fa2:	f107 0318 	add.w	r3, r7, #24
 8001fa6:	3301      	adds	r3, #1
 8001fa8:	4611      	mov	r1, r2
 8001faa:	4618      	mov	r0, r3
 8001fac:	f7ff fb28 	bl	8001600 <crc_calculate>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	82fb      	strh	r3, [r7, #22]
	crc_accumulate_buffer(&checksum, _MAV_PAYLOAD(msg), msg->len);
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	f103 010c 	add.w	r1, r3, #12
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	78db      	ldrb	r3, [r3, #3]
 8001fbe:	b29a      	uxth	r2, r3
 8001fc0:	f107 0316 	add.w	r3, r7, #22
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	f7ff fb3b 	bl	8001640 <crc_accumulate_buffer>
	crc_accumulate(crc_extra, &checksum);
 8001fca:	f107 0216 	add.w	r2, r7, #22
 8001fce:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8001fd2:	4611      	mov	r1, r2
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f7ff fad3 	bl	8001580 <crc_accumulate>
	mavlink_ck_a(msg) = (uint8_t)(checksum & 0xFF);
 8001fda:	8af9      	ldrh	r1, [r7, #22]
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	330c      	adds	r3, #12
 8001fe0:	68fa      	ldr	r2, [r7, #12]
 8001fe2:	78d2      	ldrb	r2, [r2, #3]
 8001fe4:	4413      	add	r3, r2
 8001fe6:	b2ca      	uxtb	r2, r1
 8001fe8:	701a      	strb	r2, [r3, #0]
	mavlink_ck_b(msg) = (uint8_t)(checksum >> 8);
 8001fea:	8afb      	ldrh	r3, [r7, #22]
 8001fec:	0a1b      	lsrs	r3, r3, #8
 8001fee:	b299      	uxth	r1, r3
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	f103 020c 	add.w	r2, r3, #12
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	78db      	ldrb	r3, [r3, #3]
 8001ffa:	3301      	adds	r3, #1
 8001ffc:	4413      	add	r3, r2
 8001ffe:	b2ca      	uxtb	r2, r1
 8002000:	701a      	strb	r2, [r3, #0]

	msg->checksum = checksum;
 8002002:	8afa      	ldrh	r2, [r7, #22]
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	801a      	strh	r2, [r3, #0]

	if (signing) {
 8002008:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800200c:	2b00      	cmp	r3, #0
 800200e:	d01a      	beq.n	8002046 <mavlink_finalize_message_buffer+0x248>
		mavlink_sign_packet(status->signing,
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	691c      	ldr	r4, [r3, #16]
				    msg->signature,
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	f503 758b 	add.w	r5, r3, #278	; 0x116
				    (const uint8_t *)buf, header_len,
				    (const uint8_t *)_MAV_PAYLOAD(msg), msg->len,
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	330c      	adds	r3, #12
		mavlink_sign_packet(status->signing,
 800201e:	68fa      	ldr	r2, [r7, #12]
 8002020:	78d2      	ldrb	r2, [r2, #3]
				    (const uint8_t *)_MAV_PAYLOAD(msg)+(uint16_t)msg->len);
 8002022:	68f9      	ldr	r1, [r7, #12]
 8002024:	310c      	adds	r1, #12
 8002026:	68f8      	ldr	r0, [r7, #12]
 8002028:	78c0      	ldrb	r0, [r0, #3]
		mavlink_sign_packet(status->signing,
 800202a:	4401      	add	r1, r0
 800202c:	f897 6027 	ldrb.w	r6, [r7, #39]	; 0x27
 8002030:	f107 0018 	add.w	r0, r7, #24
 8002034:	9102      	str	r1, [sp, #8]
 8002036:	9201      	str	r2, [sp, #4]
 8002038:	9300      	str	r3, [sp, #0]
 800203a:	4633      	mov	r3, r6
 800203c:	4602      	mov	r2, r0
 800203e:	4629      	mov	r1, r5
 8002040:	4620      	mov	r0, r4
 8002042:	f7ff fe5b 	bl	8001cfc <mavlink_sign_packet>
	}
	
	return msg->len + header_len + 2 + signature_len;
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	78db      	ldrb	r3, [r3, #3]
 800204a:	b29a      	uxth	r2, r3
 800204c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002050:	b29b      	uxth	r3, r3
 8002052:	4413      	add	r3, r2
 8002054:	b29a      	uxth	r2, r3
 8002056:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800205a:	b29b      	uxth	r3, r3
 800205c:	4413      	add	r3, r2
 800205e:	b29b      	uxth	r3, r3
 8002060:	3302      	adds	r3, #2
 8002062:	b29b      	uxth	r3, r3
}
 8002064:	4618      	mov	r0, r3
 8002066:	372c      	adds	r7, #44	; 0x2c
 8002068:	46bd      	mov	sp, r7
 800206a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800206c <mavlink_finalize_message_chan>:

MAVLINK_HELPER uint16_t mavlink_finalize_message_chan(mavlink_message_t* msg, uint8_t system_id, uint8_t component_id,
						      uint8_t chan, uint8_t min_length, uint8_t length, uint8_t crc_extra)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b088      	sub	sp, #32
 8002070:	af04      	add	r7, sp, #16
 8002072:	6078      	str	r0, [r7, #4]
 8002074:	4608      	mov	r0, r1
 8002076:	4611      	mov	r1, r2
 8002078:	461a      	mov	r2, r3
 800207a:	4603      	mov	r3, r0
 800207c:	70fb      	strb	r3, [r7, #3]
 800207e:	460b      	mov	r3, r1
 8002080:	70bb      	strb	r3, [r7, #2]
 8002082:	4613      	mov	r3, r2
 8002084:	707b      	strb	r3, [r7, #1]
	mavlink_status_t *status = mavlink_get_channel_status(chan);
 8002086:	787b      	ldrb	r3, [r7, #1]
 8002088:	4618      	mov	r0, r3
 800208a:	f7ff fe23 	bl	8001cd4 <mavlink_get_channel_status>
 800208e:	60f8      	str	r0, [r7, #12]
	return mavlink_finalize_message_buffer(msg, system_id, component_id, status, min_length, length, crc_extra);
 8002090:	78ba      	ldrb	r2, [r7, #2]
 8002092:	78f9      	ldrb	r1, [r7, #3]
 8002094:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002098:	9302      	str	r3, [sp, #8]
 800209a:	7f3b      	ldrb	r3, [r7, #28]
 800209c:	9301      	str	r3, [sp, #4]
 800209e:	7e3b      	ldrb	r3, [r7, #24]
 80020a0:	9300      	str	r3, [sp, #0]
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	6878      	ldr	r0, [r7, #4]
 80020a6:	f7ff feaa 	bl	8001dfe <mavlink_finalize_message_buffer>
 80020aa:	4603      	mov	r3, r0
}
 80020ac:	4618      	mov	r0, r3
 80020ae:	3710      	adds	r7, #16
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}

080020b4 <mavlink_finalize_message>:
/**
 * @brief Finalize a MAVLink message with MAVLINK_COMM_0 as default channel
 */
MAVLINK_HELPER uint16_t mavlink_finalize_message(mavlink_message_t* msg, uint8_t system_id, uint8_t component_id, 
						 uint8_t min_length, uint8_t length, uint8_t crc_extra)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b086      	sub	sp, #24
 80020b8:	af04      	add	r7, sp, #16
 80020ba:	6078      	str	r0, [r7, #4]
 80020bc:	4608      	mov	r0, r1
 80020be:	4611      	mov	r1, r2
 80020c0:	461a      	mov	r2, r3
 80020c2:	4603      	mov	r3, r0
 80020c4:	70fb      	strb	r3, [r7, #3]
 80020c6:	460b      	mov	r3, r1
 80020c8:	70bb      	strb	r3, [r7, #2]
 80020ca:	4613      	mov	r3, r2
 80020cc:	707b      	strb	r3, [r7, #1]
    return mavlink_finalize_message_chan(msg, system_id, component_id, MAVLINK_COMM_0, min_length, length, crc_extra);
 80020ce:	78ba      	ldrb	r2, [r7, #2]
 80020d0:	78f9      	ldrb	r1, [r7, #3]
 80020d2:	7d3b      	ldrb	r3, [r7, #20]
 80020d4:	9302      	str	r3, [sp, #8]
 80020d6:	7c3b      	ldrb	r3, [r7, #16]
 80020d8:	9301      	str	r3, [sp, #4]
 80020da:	787b      	ldrb	r3, [r7, #1]
 80020dc:	9300      	str	r3, [sp, #0]
 80020de:	2300      	movs	r3, #0
 80020e0:	6878      	ldr	r0, [r7, #4]
 80020e2:	f7ff ffc3 	bl	800206c <mavlink_finalize_message_chan>
 80020e6:	4603      	mov	r3, r0
}
 80020e8:	4618      	mov	r0, r3
 80020ea:	3708      	adds	r7, #8
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bd80      	pop	{r7, pc}

080020f0 <mavlink_msg_to_send_buffer>:

/**
 * @brief Pack a message to send it over a serial byte stream
 */
MAVLINK_HELPER uint16_t mavlink_msg_to_send_buffer(uint8_t *buf, const mavlink_message_t *msg)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b086      	sub	sp, #24
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
 80020f8:	6039      	str	r1, [r7, #0]
	uint8_t signature_len, header_len;
	uint8_t *ck;
        uint8_t length = msg->len;
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	78db      	ldrb	r3, [r3, #3]
 80020fe:	73fb      	strb	r3, [r7, #15]
        
	if (msg->magic == MAVLINK_STX_MAVLINK1) {
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	789b      	ldrb	r3, [r3, #2]
 8002104:	2bfe      	cmp	r3, #254	; 0xfe
 8002106:	d13a      	bne.n	800217e <mavlink_msg_to_send_buffer+0x8e>
		signature_len = 0;
 8002108:	2300      	movs	r3, #0
 800210a:	75fb      	strb	r3, [r7, #23]
		header_len = MAVLINK_CORE_HEADER_MAVLINK1_LEN;
 800210c:	2305      	movs	r3, #5
 800210e:	75bb      	strb	r3, [r7, #22]
		buf[0] = msg->magic;
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	789a      	ldrb	r2, [r3, #2]
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	701a      	strb	r2, [r3, #0]
		buf[1] = length;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	3301      	adds	r3, #1
 800211c:	7bfa      	ldrb	r2, [r7, #15]
 800211e:	701a      	strb	r2, [r3, #0]
		buf[2] = msg->seq;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	3302      	adds	r3, #2
 8002124:	683a      	ldr	r2, [r7, #0]
 8002126:	7992      	ldrb	r2, [r2, #6]
 8002128:	701a      	strb	r2, [r3, #0]
		buf[3] = msg->sysid;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	3303      	adds	r3, #3
 800212e:	683a      	ldr	r2, [r7, #0]
 8002130:	79d2      	ldrb	r2, [r2, #7]
 8002132:	701a      	strb	r2, [r3, #0]
		buf[4] = msg->compid;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	3304      	adds	r3, #4
 8002138:	683a      	ldr	r2, [r7, #0]
 800213a:	7a12      	ldrb	r2, [r2, #8]
 800213c:	701a      	strb	r2, [r3, #0]
		buf[5] = msg->msgid & 0xFF;
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	7a5a      	ldrb	r2, [r3, #9]
 8002142:	7a99      	ldrb	r1, [r3, #10]
 8002144:	0209      	lsls	r1, r1, #8
 8002146:	430a      	orrs	r2, r1
 8002148:	7adb      	ldrb	r3, [r3, #11]
 800214a:	041b      	lsls	r3, r3, #16
 800214c:	4313      	orrs	r3, r2
 800214e:	461a      	mov	r2, r3
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	3305      	adds	r3, #5
 8002154:	b2d2      	uxtb	r2, r2
 8002156:	701a      	strb	r2, [r3, #0]
		memcpy(&buf[6], _MAV_PAYLOAD(msg), msg->len);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	1d98      	adds	r0, r3, #6
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	f103 010c 	add.w	r1, r3, #12
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	78db      	ldrb	r3, [r3, #3]
 8002166:	461a      	mov	r2, r3
 8002168:	f00b f952 	bl	800d410 <memcpy>
		ck = buf + header_len + 1 + (uint16_t)msg->len;
 800216c:	7dbb      	ldrb	r3, [r7, #22]
 800216e:	683a      	ldr	r2, [r7, #0]
 8002170:	78d2      	ldrb	r2, [r2, #3]
 8002172:	4413      	add	r3, r2
 8002174:	3301      	adds	r3, #1
 8002176:	687a      	ldr	r2, [r7, #4]
 8002178:	4413      	add	r3, r2
 800217a:	613b      	str	r3, [r7, #16]
 800217c:	e06c      	b.n	8002258 <mavlink_msg_to_send_buffer+0x168>
	} else {
		length = _mav_trim_payload(_MAV_PAYLOAD(msg), length);
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	330c      	adds	r3, #12
 8002182:	7bfa      	ldrb	r2, [r7, #15]
 8002184:	4611      	mov	r1, r2
 8002186:	4618      	mov	r0, r3
 8002188:	f7ff fe1e 	bl	8001dc8 <_mav_trim_payload>
 800218c:	4603      	mov	r3, r0
 800218e:	73fb      	strb	r3, [r7, #15]
		header_len = MAVLINK_CORE_HEADER_LEN;
 8002190:	2309      	movs	r3, #9
 8002192:	75bb      	strb	r3, [r7, #22]
		buf[0] = msg->magic;
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	789a      	ldrb	r2, [r3, #2]
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	701a      	strb	r2, [r3, #0]
		buf[1] = length;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	3301      	adds	r3, #1
 80021a0:	7bfa      	ldrb	r2, [r7, #15]
 80021a2:	701a      	strb	r2, [r3, #0]
		buf[2] = msg->incompat_flags;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	3302      	adds	r3, #2
 80021a8:	683a      	ldr	r2, [r7, #0]
 80021aa:	7912      	ldrb	r2, [r2, #4]
 80021ac:	701a      	strb	r2, [r3, #0]
		buf[3] = msg->compat_flags;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	3303      	adds	r3, #3
 80021b2:	683a      	ldr	r2, [r7, #0]
 80021b4:	7952      	ldrb	r2, [r2, #5]
 80021b6:	701a      	strb	r2, [r3, #0]
		buf[4] = msg->seq;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	3304      	adds	r3, #4
 80021bc:	683a      	ldr	r2, [r7, #0]
 80021be:	7992      	ldrb	r2, [r2, #6]
 80021c0:	701a      	strb	r2, [r3, #0]
		buf[5] = msg->sysid;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	3305      	adds	r3, #5
 80021c6:	683a      	ldr	r2, [r7, #0]
 80021c8:	79d2      	ldrb	r2, [r2, #7]
 80021ca:	701a      	strb	r2, [r3, #0]
		buf[6] = msg->compid;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	3306      	adds	r3, #6
 80021d0:	683a      	ldr	r2, [r7, #0]
 80021d2:	7a12      	ldrb	r2, [r2, #8]
 80021d4:	701a      	strb	r2, [r3, #0]
		buf[7] = msg->msgid & 0xFF;
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	7a5a      	ldrb	r2, [r3, #9]
 80021da:	7a99      	ldrb	r1, [r3, #10]
 80021dc:	0209      	lsls	r1, r1, #8
 80021de:	430a      	orrs	r2, r1
 80021e0:	7adb      	ldrb	r3, [r3, #11]
 80021e2:	041b      	lsls	r3, r3, #16
 80021e4:	4313      	orrs	r3, r2
 80021e6:	461a      	mov	r2, r3
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	3307      	adds	r3, #7
 80021ec:	b2d2      	uxtb	r2, r2
 80021ee:	701a      	strb	r2, [r3, #0]
		buf[8] = (msg->msgid >> 8) & 0xFF;
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	7a5a      	ldrb	r2, [r3, #9]
 80021f4:	7a99      	ldrb	r1, [r3, #10]
 80021f6:	0209      	lsls	r1, r1, #8
 80021f8:	430a      	orrs	r2, r1
 80021fa:	7adb      	ldrb	r3, [r3, #11]
 80021fc:	041b      	lsls	r3, r3, #16
 80021fe:	4313      	orrs	r3, r2
 8002200:	121a      	asrs	r2, r3, #8
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	3308      	adds	r3, #8
 8002206:	b2d2      	uxtb	r2, r2
 8002208:	701a      	strb	r2, [r3, #0]
		buf[9] = (msg->msgid >> 16) & 0xFF;
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	7a5a      	ldrb	r2, [r3, #9]
 800220e:	7a99      	ldrb	r1, [r3, #10]
 8002210:	0209      	lsls	r1, r1, #8
 8002212:	430a      	orrs	r2, r1
 8002214:	7adb      	ldrb	r3, [r3, #11]
 8002216:	041b      	lsls	r3, r3, #16
 8002218:	4313      	orrs	r3, r2
 800221a:	141a      	asrs	r2, r3, #16
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	3309      	adds	r3, #9
 8002220:	b2d2      	uxtb	r2, r2
 8002222:	701a      	strb	r2, [r3, #0]
		memcpy(&buf[10], _MAV_PAYLOAD(msg), length);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	f103 000a 	add.w	r0, r3, #10
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	330c      	adds	r3, #12
 800222e:	7bfa      	ldrb	r2, [r7, #15]
 8002230:	4619      	mov	r1, r3
 8002232:	f00b f8ed 	bl	800d410 <memcpy>
		ck = buf + header_len + 1 + (uint16_t)length;
 8002236:	7dba      	ldrb	r2, [r7, #22]
 8002238:	7bfb      	ldrb	r3, [r7, #15]
 800223a:	4413      	add	r3, r2
 800223c:	3301      	adds	r3, #1
 800223e:	687a      	ldr	r2, [r7, #4]
 8002240:	4413      	add	r3, r2
 8002242:	613b      	str	r3, [r7, #16]
		signature_len = (msg->incompat_flags & MAVLINK_IFLAG_SIGNED)?MAVLINK_SIGNATURE_BLOCK_LEN:0;
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	791b      	ldrb	r3, [r3, #4]
 8002248:	f003 0301 	and.w	r3, r3, #1
 800224c:	2b00      	cmp	r3, #0
 800224e:	d001      	beq.n	8002254 <mavlink_msg_to_send_buffer+0x164>
 8002250:	230d      	movs	r3, #13
 8002252:	e000      	b.n	8002256 <mavlink_msg_to_send_buffer+0x166>
 8002254:	2300      	movs	r3, #0
 8002256:	75fb      	strb	r3, [r7, #23]
	}
	ck[0] = (uint8_t)(msg->checksum & 0xFF);
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	881b      	ldrh	r3, [r3, #0]
 800225c:	b29b      	uxth	r3, r3
 800225e:	b2da      	uxtb	r2, r3
 8002260:	693b      	ldr	r3, [r7, #16]
 8002262:	701a      	strb	r2, [r3, #0]
	ck[1] = (uint8_t)(msg->checksum >> 8);
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	881b      	ldrh	r3, [r3, #0]
 8002268:	b29b      	uxth	r3, r3
 800226a:	0a1b      	lsrs	r3, r3, #8
 800226c:	b29a      	uxth	r2, r3
 800226e:	693b      	ldr	r3, [r7, #16]
 8002270:	3301      	adds	r3, #1
 8002272:	b2d2      	uxtb	r2, r2
 8002274:	701a      	strb	r2, [r3, #0]
	if (signature_len > 0) {
 8002276:	7dfb      	ldrb	r3, [r7, #23]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d008      	beq.n	800228e <mavlink_msg_to_send_buffer+0x19e>
		memcpy(&ck[2], msg->signature, signature_len);
 800227c:	693b      	ldr	r3, [r7, #16]
 800227e:	1c98      	adds	r0, r3, #2
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	f503 738b 	add.w	r3, r3, #278	; 0x116
 8002286:	7dfa      	ldrb	r2, [r7, #23]
 8002288:	4619      	mov	r1, r3
 800228a:	f00b f8c1 	bl	800d410 <memcpy>
	}

	return header_len + 1 + 2 + (uint16_t)length + (uint16_t)signature_len;
 800228e:	7dbb      	ldrb	r3, [r7, #22]
 8002290:	b29a      	uxth	r2, r3
 8002292:	7bfb      	ldrb	r3, [r7, #15]
 8002294:	b29b      	uxth	r3, r3
 8002296:	4413      	add	r3, r2
 8002298:	b29a      	uxth	r2, r3
 800229a:	7dfb      	ldrb	r3, [r7, #23]
 800229c:	b29b      	uxth	r3, r3
 800229e:	4413      	add	r3, r2
 80022a0:	b29b      	uxth	r3, r3
 80022a2:	3303      	adds	r3, #3
 80022a4:	b29b      	uxth	r3, r3
}
 80022a6:	4618      	mov	r0, r3
 80022a8:	3718      	adds	r7, #24
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bd80      	pop	{r7, pc}

080022ae <mavlink_msg_gps_raw_int_pack>:
 * @param yaw [cdeg] Yaw in earth frame from north. Use 0 if this GPS does not provide yaw. Use UINT16_MAX if this GPS is configured to provide yaw and is currently unable to provide it. Use 36000 for north.
 * @return length of the message in bytes (excluding serial stream start sign)
 */
static inline uint16_t mavlink_msg_gps_raw_int_pack(uint8_t system_id, uint8_t component_id, mavlink_message_t* msg,
                               uint64_t time_usec, uint8_t fix_type, int32_t lat, int32_t lon, int32_t alt, uint16_t eph, uint16_t epv, uint16_t vel, uint16_t cog, uint8_t satellites_visible, int32_t alt_ellipsoid, uint32_t h_acc, uint32_t v_acc, uint32_t vel_acc, uint32_t hdg_acc, uint16_t yaw)
{
 80022ae:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022b0:	b093      	sub	sp, #76	; 0x4c
 80022b2:	af02      	add	r7, sp, #8
 80022b4:	4603      	mov	r3, r0
 80022b6:	603a      	str	r2, [r7, #0]
 80022b8:	71fb      	strb	r3, [r7, #7]
 80022ba:	460b      	mov	r3, r1
 80022bc:	71bb      	strb	r3, [r7, #6]
    _mav_put_uint16_t(buf, 50, yaw);

        memcpy(_MAV_PAYLOAD_NON_CONST(msg), buf, MAVLINK_MSG_ID_GPS_RAW_INT_LEN);
#else
    mavlink_gps_raw_int_t packet;
    packet.time_usec = time_usec;
 80022be:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80022c0:	60fb      	str	r3, [r7, #12]
 80022c2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80022c4:	613b      	str	r3, [r7, #16]
    packet.lat = lat;
 80022c6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80022c8:	617b      	str	r3, [r7, #20]
    packet.lon = lon;
 80022ca:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80022cc:	61bb      	str	r3, [r7, #24]
    packet.alt = alt;
 80022ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80022d0:	61fb      	str	r3, [r7, #28]
    packet.eph = eph;
 80022d2:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 80022d6:	843b      	strh	r3, [r7, #32]
    packet.epv = epv;
 80022d8:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 80022dc:	847b      	strh	r3, [r7, #34]	; 0x22
    packet.vel = vel;
 80022de:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 80022e2:	84bb      	strh	r3, [r7, #36]	; 0x24
    packet.cog = cog;
 80022e4:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80022e8:	84fb      	strh	r3, [r7, #38]	; 0x26
    packet.fix_type = fix_type;
 80022ea:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 80022ee:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    packet.satellites_visible = satellites_visible;
 80022f2:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 80022f6:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
    packet.alt_ellipsoid = alt_ellipsoid;
 80022fa:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80022fe:	f8c7 302a 	str.w	r3, [r7, #42]	; 0x2a
    packet.h_acc = h_acc;
 8002302:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002306:	f8c7 302e 	str.w	r3, [r7, #46]	; 0x2e
    packet.v_acc = v_acc;
 800230a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800230e:	f8c7 3032 	str.w	r3, [r7, #50]	; 0x32
    packet.vel_acc = vel_acc;
 8002312:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002316:	f8c7 3036 	str.w	r3, [r7, #54]	; 0x36
    packet.hdg_acc = hdg_acc;
 800231a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800231e:	f8c7 303a 	str.w	r3, [r7, #58]	; 0x3a
    packet.yaw = yaw;
 8002322:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 8002326:	87fb      	strh	r3, [r7, #62]	; 0x3e

        memcpy(_MAV_PAYLOAD_NON_CONST(msg), &packet, MAVLINK_MSG_ID_GPS_RAW_INT_LEN);
 8002328:	683b      	ldr	r3, [r7, #0]
 800232a:	330c      	adds	r3, #12
 800232c:	f107 040c 	add.w	r4, r7, #12
 8002330:	469c      	mov	ip, r3
 8002332:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8002336:	4665      	mov	r5, ip
 8002338:	4626      	mov	r6, r4
 800233a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800233c:	6028      	str	r0, [r5, #0]
 800233e:	6069      	str	r1, [r5, #4]
 8002340:	60aa      	str	r2, [r5, #8]
 8002342:	60eb      	str	r3, [r5, #12]
 8002344:	3410      	adds	r4, #16
 8002346:	f10c 0c10 	add.w	ip, ip, #16
 800234a:	4574      	cmp	r4, lr
 800234c:	d1f3      	bne.n	8002336 <mavlink_msg_gps_raw_int_pack+0x88>
 800234e:	4663      	mov	r3, ip
 8002350:	4622      	mov	r2, r4
 8002352:	6810      	ldr	r0, [r2, #0]
 8002354:	6018      	str	r0, [r3, #0]
#endif

    msg->msgid = MAVLINK_MSG_ID_GPS_RAW_INT;
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	2200      	movs	r2, #0
 800235a:	f042 0218 	orr.w	r2, r2, #24
 800235e:	725a      	strb	r2, [r3, #9]
 8002360:	2200      	movs	r2, #0
 8002362:	729a      	strb	r2, [r3, #10]
 8002364:	2200      	movs	r2, #0
 8002366:	72da      	strb	r2, [r3, #11]
    return mavlink_finalize_message(msg, system_id, component_id, MAVLINK_MSG_ID_GPS_RAW_INT_MIN_LEN, MAVLINK_MSG_ID_GPS_RAW_INT_LEN, MAVLINK_MSG_ID_GPS_RAW_INT_CRC);
 8002368:	79ba      	ldrb	r2, [r7, #6]
 800236a:	79f9      	ldrb	r1, [r7, #7]
 800236c:	2318      	movs	r3, #24
 800236e:	9301      	str	r3, [sp, #4]
 8002370:	2334      	movs	r3, #52	; 0x34
 8002372:	9300      	str	r3, [sp, #0]
 8002374:	231e      	movs	r3, #30
 8002376:	6838      	ldr	r0, [r7, #0]
 8002378:	f7ff fe9c 	bl	80020b4 <mavlink_finalize_message>
 800237c:	4603      	mov	r3, r0
}
 800237e:	4618      	mov	r0, r3
 8002380:	3744      	adds	r7, #68	; 0x44
 8002382:	46bd      	mov	sp, r7
 8002384:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002386 <mavlink_msg_gps_raw_int_encode>:
 * @param component_id ID of this component (e.g. 200 for IMU)
 * @param msg The MAVLink message to compress the data into
 * @param gps_raw_int C-struct to read the message contents from
 */
static inline uint16_t mavlink_msg_gps_raw_int_encode(uint8_t system_id, uint8_t component_id, mavlink_message_t* msg, const mavlink_gps_raw_int_t* gps_raw_int)
{
 8002386:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002388:	b0a3      	sub	sp, #140	; 0x8c
 800238a:	af12      	add	r7, sp, #72	; 0x48
 800238c:	63ba      	str	r2, [r7, #56]	; 0x38
 800238e:	637b      	str	r3, [r7, #52]	; 0x34
 8002390:	4603      	mov	r3, r0
 8002392:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8002396:	460b      	mov	r3, r1
 8002398:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    return mavlink_msg_gps_raw_int_pack(system_id, component_id, msg, gps_raw_int->time_usec, gps_raw_int->fix_type, gps_raw_int->lat, gps_raw_int->lon, gps_raw_int->alt, gps_raw_int->eph, gps_raw_int->epv, gps_raw_int->vel, gps_raw_int->cog, gps_raw_int->satellites_visible, gps_raw_int->alt_ellipsoid, gps_raw_int->h_acc, gps_raw_int->v_acc, gps_raw_int->vel_acc, gps_raw_int->hdg_acc, gps_raw_int->yaw);
 800239c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800239e:	6818      	ldr	r0, [r3, #0]
 80023a0:	6859      	ldr	r1, [r3, #4]
 80023a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80023a4:	7f1b      	ldrb	r3, [r3, #28]
 80023a6:	633b      	str	r3, [r7, #48]	; 0x30
 80023a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80023aa:	689a      	ldr	r2, [r3, #8]
 80023ac:	62fa      	str	r2, [r7, #44]	; 0x2c
 80023ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80023b0:	68dc      	ldr	r4, [r3, #12]
 80023b2:	62bc      	str	r4, [r7, #40]	; 0x28
 80023b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80023b6:	691d      	ldr	r5, [r3, #16]
 80023b8:	627d      	str	r5, [r7, #36]	; 0x24
 80023ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80023bc:	8a9b      	ldrh	r3, [r3, #20]
 80023be:	b29c      	uxth	r4, r3
 80023c0:	623c      	str	r4, [r7, #32]
 80023c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80023c4:	8adb      	ldrh	r3, [r3, #22]
 80023c6:	b29d      	uxth	r5, r3
 80023c8:	61fd      	str	r5, [r7, #28]
 80023ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80023cc:	8b1b      	ldrh	r3, [r3, #24]
 80023ce:	fa1f fc83 	uxth.w	ip, r3
 80023d2:	4664      	mov	r4, ip
 80023d4:	61bc      	str	r4, [r7, #24]
 80023d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80023d8:	8b5b      	ldrh	r3, [r3, #26]
 80023da:	fa1f fc83 	uxth.w	ip, r3
 80023de:	4665      	mov	r5, ip
 80023e0:	617d      	str	r5, [r7, #20]
 80023e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80023e4:	f893 c01d 	ldrb.w	ip, [r3, #29]
 80023e8:	4662      	mov	r2, ip
 80023ea:	613a      	str	r2, [r7, #16]
 80023ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80023ee:	f8d3 c01e 	ldr.w	ip, [r3, #30]
 80023f2:	4664      	mov	r4, ip
 80023f4:	60fc      	str	r4, [r7, #12]
 80023f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80023f8:	f8d3 c022 	ldr.w	ip, [r3, #34]	; 0x22
 80023fc:	4665      	mov	r5, ip
 80023fe:	60bd      	str	r5, [r7, #8]
 8002400:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002402:	f8d3 c026 	ldr.w	ip, [r3, #38]	; 0x26
 8002406:	4664      	mov	r4, ip
 8002408:	607c      	str	r4, [r7, #4]
 800240a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800240c:	f8d3 602a 	ldr.w	r6, [r3, #42]	; 0x2a
 8002410:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002412:	f8d3 202e 	ldr.w	r2, [r3, #46]	; 0x2e
 8002416:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002418:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800241a:	b29b      	uxth	r3, r3
 800241c:	f897 503e 	ldrb.w	r5, [r7, #62]	; 0x3e
 8002420:	f897 403f 	ldrb.w	r4, [r7, #63]	; 0x3f
 8002424:	9310      	str	r3, [sp, #64]	; 0x40
 8002426:	920f      	str	r2, [sp, #60]	; 0x3c
 8002428:	960e      	str	r6, [sp, #56]	; 0x38
 800242a:	687e      	ldr	r6, [r7, #4]
 800242c:	960d      	str	r6, [sp, #52]	; 0x34
 800242e:	68bb      	ldr	r3, [r7, #8]
 8002430:	930c      	str	r3, [sp, #48]	; 0x30
 8002432:	68fe      	ldr	r6, [r7, #12]
 8002434:	960b      	str	r6, [sp, #44]	; 0x2c
 8002436:	693a      	ldr	r2, [r7, #16]
 8002438:	920a      	str	r2, [sp, #40]	; 0x28
 800243a:	697b      	ldr	r3, [r7, #20]
 800243c:	9309      	str	r3, [sp, #36]	; 0x24
 800243e:	69be      	ldr	r6, [r7, #24]
 8002440:	9608      	str	r6, [sp, #32]
 8002442:	69fa      	ldr	r2, [r7, #28]
 8002444:	9207      	str	r2, [sp, #28]
 8002446:	6a3b      	ldr	r3, [r7, #32]
 8002448:	9306      	str	r3, [sp, #24]
 800244a:	6a7e      	ldr	r6, [r7, #36]	; 0x24
 800244c:	9605      	str	r6, [sp, #20]
 800244e:	6abe      	ldr	r6, [r7, #40]	; 0x28
 8002450:	9604      	str	r6, [sp, #16]
 8002452:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002454:	9203      	str	r2, [sp, #12]
 8002456:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002458:	9302      	str	r3, [sp, #8]
 800245a:	e9cd 0100 	strd	r0, r1, [sp]
 800245e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002460:	4629      	mov	r1, r5
 8002462:	4620      	mov	r0, r4
 8002464:	f7ff ff23 	bl	80022ae <mavlink_msg_gps_raw_int_pack>
 8002468:	4603      	mov	r3, r0
}
 800246a:	4618      	mov	r0, r3
 800246c:	3744      	adds	r7, #68	; 0x44
 800246e:	46bd      	mov	sp, r7
 8002470:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002472 <mavlink_msg_heartbeat_pack>:
 * @param system_status  System status flag.
 * @return length of the message in bytes (excluding serial stream start sign)
 */
static inline uint16_t mavlink_msg_heartbeat_pack(uint8_t system_id, uint8_t component_id, mavlink_message_t* msg,
                               uint8_t type, uint8_t autopilot, uint8_t base_mode, uint32_t custom_mode, uint8_t system_status)
{
 8002472:	b580      	push	{r7, lr}
 8002474:	b088      	sub	sp, #32
 8002476:	af02      	add	r7, sp, #8
 8002478:	603a      	str	r2, [r7, #0]
 800247a:	461a      	mov	r2, r3
 800247c:	4603      	mov	r3, r0
 800247e:	71fb      	strb	r3, [r7, #7]
 8002480:	460b      	mov	r3, r1
 8002482:	71bb      	strb	r3, [r7, #6]
 8002484:	4613      	mov	r3, r2
 8002486:	717b      	strb	r3, [r7, #5]
    _mav_put_uint8_t(buf, 8, 3);

        memcpy(_MAV_PAYLOAD_NON_CONST(msg), buf, MAVLINK_MSG_ID_HEARTBEAT_LEN);
#else
    mavlink_heartbeat_t packet;
    packet.custom_mode = custom_mode;
 8002488:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800248a:	60fb      	str	r3, [r7, #12]
    packet.type = type;
 800248c:	797b      	ldrb	r3, [r7, #5]
 800248e:	743b      	strb	r3, [r7, #16]
    packet.autopilot = autopilot;
 8002490:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002494:	747b      	strb	r3, [r7, #17]
    packet.base_mode = base_mode;
 8002496:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800249a:	74bb      	strb	r3, [r7, #18]
    packet.system_status = system_status;
 800249c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80024a0:	74fb      	strb	r3, [r7, #19]
    packet.mavlink_version = 3;
 80024a2:	2303      	movs	r3, #3
 80024a4:	753b      	strb	r3, [r7, #20]

        memcpy(_MAV_PAYLOAD_NON_CONST(msg), &packet, MAVLINK_MSG_ID_HEARTBEAT_LEN);
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	330c      	adds	r3, #12
 80024aa:	f107 010c 	add.w	r1, r7, #12
 80024ae:	2209      	movs	r2, #9
 80024b0:	4618      	mov	r0, r3
 80024b2:	f00a ffad 	bl	800d410 <memcpy>
#endif

    msg->msgid = MAVLINK_MSG_ID_HEARTBEAT;
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	2200      	movs	r2, #0
 80024ba:	725a      	strb	r2, [r3, #9]
 80024bc:	2200      	movs	r2, #0
 80024be:	729a      	strb	r2, [r3, #10]
 80024c0:	2200      	movs	r2, #0
 80024c2:	72da      	strb	r2, [r3, #11]
    return mavlink_finalize_message(msg, system_id, component_id, MAVLINK_MSG_ID_HEARTBEAT_MIN_LEN, MAVLINK_MSG_ID_HEARTBEAT_LEN, MAVLINK_MSG_ID_HEARTBEAT_CRC);
 80024c4:	79ba      	ldrb	r2, [r7, #6]
 80024c6:	79f9      	ldrb	r1, [r7, #7]
 80024c8:	2332      	movs	r3, #50	; 0x32
 80024ca:	9301      	str	r3, [sp, #4]
 80024cc:	2309      	movs	r3, #9
 80024ce:	9300      	str	r3, [sp, #0]
 80024d0:	2309      	movs	r3, #9
 80024d2:	6838      	ldr	r0, [r7, #0]
 80024d4:	f7ff fdee 	bl	80020b4 <mavlink_finalize_message>
 80024d8:	4603      	mov	r3, r0
}
 80024da:	4618      	mov	r0, r3
 80024dc:	3718      	adds	r7, #24
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}
	...

080024e4 <GPS_Init>:
	CDC_Transmit_FS((unsigned char *) buf, (uint16_t) strlen(buf));
}
#endif

void GPS_Init()
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(GPS_USART, &rx_data, 1);
 80024e8:	2201      	movs	r2, #1
 80024ea:	4903      	ldr	r1, [pc, #12]	; (80024f8 <GPS_Init+0x14>)
 80024ec:	4803      	ldr	r0, [pc, #12]	; (80024fc <GPS_Init+0x18>)
 80024ee:	f006 fe18 	bl	8009122 <HAL_UART_Receive_IT>
}
 80024f2:	bf00      	nop
 80024f4:	bd80      	pop	{r7, pc}
 80024f6:	bf00      	nop
 80024f8:	200002e0 	.word	0x200002e0
 80024fc:	200006e0 	.word	0x200006e0

08002500 <Mavlink_TX_Heartbeat>:

void Mavlink_TX_Heartbeat() {
 8002500:	b580      	push	{r7, lr}
 8002502:	b0d4      	sub	sp, #336	; 0x150
 8002504:	af04      	add	r7, sp, #16
	mavlink_message_t MSG;
	uint16_t len = mavlink_msg_heartbeat_pack(
 8002506:	f107 0218 	add.w	r2, r7, #24
 800250a:	2303      	movs	r3, #3
 800250c:	9303      	str	r3, [sp, #12]
 800250e:	2300      	movs	r3, #0
 8002510:	9302      	str	r3, [sp, #8]
 8002512:	2351      	movs	r3, #81	; 0x51
 8002514:	9301      	str	r3, [sp, #4]
 8002516:	2303      	movs	r3, #3
 8002518:	9300      	str	r3, [sp, #0]
 800251a:	2302      	movs	r3, #2
 800251c:	2101      	movs	r1, #1
 800251e:	2001      	movs	r0, #1
 8002520:	f7ff ffa7 	bl	8002472 <mavlink_msg_heartbeat_pack>
 8002524:	4603      	mov	r3, r0
 8002526:	f8a7 313e 	strh.w	r3, [r7, #318]	; 0x13e
		0x01, 0x01, &MSG, 0x02, 0x03,  0x51,  0x00,  0x03);
	uint8_t  MAVLink_Buf[6 + 9 + 2];
	len = mavlink_msg_to_send_buffer(MAVLink_Buf, &MSG);
 800252a:	f107 0218 	add.w	r2, r7, #24
 800252e:	1d3b      	adds	r3, r7, #4
 8002530:	4611      	mov	r1, r2
 8002532:	4618      	mov	r0, r3
 8002534:	f7ff fddc 	bl	80020f0 <mavlink_msg_to_send_buffer>
 8002538:	4603      	mov	r3, r0
 800253a:	f8a7 313e 	strh.w	r3, [r7, #318]	; 0x13e
	HAL_UART_Transmit(&huart2, MAVLink_Buf, len, 100);
 800253e:	f8b7 213e 	ldrh.w	r2, [r7, #318]	; 0x13e
 8002542:	1d39      	adds	r1, r7, #4
 8002544:	2364      	movs	r3, #100	; 0x64
 8002546:	4804      	ldr	r0, [pc, #16]	; (8002558 <Mavlink_TX_Heartbeat+0x58>)
 8002548:	f006 fd59 	bl	8008ffe <HAL_UART_Transmit>
}
 800254c:	bf00      	nop
 800254e:	f507 77a0 	add.w	r7, r7, #320	; 0x140
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}
 8002556:	bf00      	nop
 8002558:	20000724 	.word	0x20000724

0800255c <GPS_UART_CallBack>:
	for (int i = 0; i < sizeof(rx_buffer); i++){
		tx_buffer[i] = rx_buffer[i];
	}
	HAL_UART_Transmit(&huart2, tx_buffer, sizeof(tx_buffer), 100);
}*/
void GPS_UART_CallBack(){
 800255c:	b580      	push	{r7, lr}
 800255e:	af00      	add	r7, sp, #0
	if (rx_data != '\n\n' && rx_index < sizeof(rx_buffer)) {
 8002560:	4b15      	ldr	r3, [pc, #84]	; (80025b8 <GPS_UART_CallBack+0x5c>)
 8002562:	781b      	ldrb	r3, [r3, #0]
 8002564:	b25b      	sxtb	r3, r3
 8002566:	2b00      	cmp	r3, #0
 8002568:	db0b      	blt.n	8002582 <GPS_UART_CallBack+0x26>
		rx_buffer[rx_index++] = rx_data;
 800256a:	4b13      	ldr	r3, [pc, #76]	; (80025b8 <GPS_UART_CallBack+0x5c>)
 800256c:	781b      	ldrb	r3, [r3, #0]
 800256e:	1c5a      	adds	r2, r3, #1
 8002570:	b2d1      	uxtb	r1, r2
 8002572:	4a11      	ldr	r2, [pc, #68]	; (80025b8 <GPS_UART_CallBack+0x5c>)
 8002574:	7011      	strb	r1, [r2, #0]
 8002576:	461a      	mov	r2, r3
 8002578:	4b10      	ldr	r3, [pc, #64]	; (80025bc <GPS_UART_CallBack+0x60>)
 800257a:	7819      	ldrb	r1, [r3, #0]
 800257c:	4b10      	ldr	r3, [pc, #64]	; (80025c0 <GPS_UART_CallBack+0x64>)
 800257e:	5499      	strb	r1, [r3, r2]
 8002580:	e013      	b.n	80025aa <GPS_UART_CallBack+0x4e>
	} else {
		#if (GPS_DEBUG == 1)
		GPS_print((char*)rx_buffer);
		#endif

		if(GPS_validate((char*) rx_buffer))
 8002582:	480f      	ldr	r0, [pc, #60]	; (80025c0 <GPS_UART_CallBack+0x64>)
 8002584:	f000 f822 	bl	80025cc <GPS_validate>
 8002588:	4603      	mov	r3, r0
 800258a:	2b00      	cmp	r3, #0
 800258c:	d002      	beq.n	8002594 <GPS_UART_CallBack+0x38>
			GPS_parse((char*) rx_buffer);
 800258e:	480c      	ldr	r0, [pc, #48]	; (80025c0 <GPS_UART_CallBack+0x64>)
 8002590:	f000 f87e 	bl	8002690 <GPS_parse>
		flag_gps = 1;
 8002594:	4b0b      	ldr	r3, [pc, #44]	; (80025c4 <GPS_UART_CallBack+0x68>)
 8002596:	2201      	movs	r2, #1
 8002598:	701a      	strb	r2, [r3, #0]
		rx_index = 0;
 800259a:	4b07      	ldr	r3, [pc, #28]	; (80025b8 <GPS_UART_CallBack+0x5c>)
 800259c:	2200      	movs	r2, #0
 800259e:	701a      	strb	r2, [r3, #0]
		memset(rx_buffer, 0, sizeof(rx_buffer));
 80025a0:	2280      	movs	r2, #128	; 0x80
 80025a2:	2100      	movs	r1, #0
 80025a4:	4806      	ldr	r0, [pc, #24]	; (80025c0 <GPS_UART_CallBack+0x64>)
 80025a6:	f00a ff41 	bl	800d42c <memset>
	}
	HAL_UART_Receive_IT(GPS_USART, &rx_data, 1);
 80025aa:	2201      	movs	r2, #1
 80025ac:	4903      	ldr	r1, [pc, #12]	; (80025bc <GPS_UART_CallBack+0x60>)
 80025ae:	4806      	ldr	r0, [pc, #24]	; (80025c8 <GPS_UART_CallBack+0x6c>)
 80025b0:	f006 fdb7 	bl	8009122 <HAL_UART_Receive_IT>
}
 80025b4:	bf00      	nop
 80025b6:	bd80      	pop	{r7, pc}
 80025b8:	20000364 	.word	0x20000364
 80025bc:	200002e0 	.word	0x200002e0
 80025c0:	200002e4 	.word	0x200002e4
 80025c4:	20000505 	.word	0x20000505
 80025c8:	200006e0 	.word	0x200006e0

080025cc <GPS_validate>:


int GPS_validate(char *nmeastr){
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b086      	sub	sp, #24
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
    char check[3];
    char checkcalcstr[3];
    int i;
    int calculated_check;

    i=0;
 80025d4:	2300      	movs	r3, #0
 80025d6:	617b      	str	r3, [r7, #20]
    calculated_check=0;
 80025d8:	2300      	movs	r3, #0
 80025da:	613b      	str	r3, [r7, #16]

    // check to ensure that the string starts with a $
    if(nmeastr[i] == '$')
 80025dc:	697b      	ldr	r3, [r7, #20]
 80025de:	687a      	ldr	r2, [r7, #4]
 80025e0:	4413      	add	r3, r2
 80025e2:	781b      	ldrb	r3, [r3, #0]
 80025e4:	2b24      	cmp	r3, #36	; 0x24
 80025e6:	d103      	bne.n	80025f0 <GPS_validate+0x24>
        i++;
 80025e8:	697b      	ldr	r3, [r7, #20]
 80025ea:	3301      	adds	r3, #1
 80025ec:	617b      	str	r3, [r7, #20]
    else
        return 0;

    //No NULL reached, 75 char largest possible NMEA message, no '*' reached
    while((nmeastr[i] != 0) && (nmeastr[i] != '*') && (i < 75)){
 80025ee:	e00c      	b.n	800260a <GPS_validate+0x3e>
        return 0;
 80025f0:	2300      	movs	r3, #0
 80025f2:	e047      	b.n	8002684 <GPS_validate+0xb8>
        calculated_check ^= nmeastr[i];// calculate the checksum
 80025f4:	697b      	ldr	r3, [r7, #20]
 80025f6:	687a      	ldr	r2, [r7, #4]
 80025f8:	4413      	add	r3, r2
 80025fa:	781b      	ldrb	r3, [r3, #0]
 80025fc:	461a      	mov	r2, r3
 80025fe:	693b      	ldr	r3, [r7, #16]
 8002600:	4053      	eors	r3, r2
 8002602:	613b      	str	r3, [r7, #16]
        i++;
 8002604:	697b      	ldr	r3, [r7, #20]
 8002606:	3301      	adds	r3, #1
 8002608:	617b      	str	r3, [r7, #20]
    while((nmeastr[i] != 0) && (nmeastr[i] != '*') && (i < 75)){
 800260a:	697b      	ldr	r3, [r7, #20]
 800260c:	687a      	ldr	r2, [r7, #4]
 800260e:	4413      	add	r3, r2
 8002610:	781b      	ldrb	r3, [r3, #0]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d008      	beq.n	8002628 <GPS_validate+0x5c>
 8002616:	697b      	ldr	r3, [r7, #20]
 8002618:	687a      	ldr	r2, [r7, #4]
 800261a:	4413      	add	r3, r2
 800261c:	781b      	ldrb	r3, [r3, #0]
 800261e:	2b2a      	cmp	r3, #42	; 0x2a
 8002620:	d002      	beq.n	8002628 <GPS_validate+0x5c>
 8002622:	697b      	ldr	r3, [r7, #20]
 8002624:	2b4a      	cmp	r3, #74	; 0x4a
 8002626:	dde5      	ble.n	80025f4 <GPS_validate+0x28>
    }

    if(i >= 75){
 8002628:	697b      	ldr	r3, [r7, #20]
 800262a:	2b4a      	cmp	r3, #74	; 0x4a
 800262c:	dd01      	ble.n	8002632 <GPS_validate+0x66>
        return 0;// the string was too long so return an error
 800262e:	2300      	movs	r3, #0
 8002630:	e028      	b.n	8002684 <GPS_validate+0xb8>
    }

    if (nmeastr[i] == '*'){
 8002632:	697b      	ldr	r3, [r7, #20]
 8002634:	687a      	ldr	r2, [r7, #4]
 8002636:	4413      	add	r3, r2
 8002638:	781b      	ldrb	r3, [r3, #0]
 800263a:	2b2a      	cmp	r3, #42	; 0x2a
 800263c:	d119      	bne.n	8002672 <GPS_validate+0xa6>
        check[0] = nmeastr[i+1];    //put hex chars in check string
 800263e:	697b      	ldr	r3, [r7, #20]
 8002640:	3301      	adds	r3, #1
 8002642:	687a      	ldr	r2, [r7, #4]
 8002644:	4413      	add	r3, r2
 8002646:	781b      	ldrb	r3, [r3, #0]
 8002648:	733b      	strb	r3, [r7, #12]
        check[1] = nmeastr[i+2];
 800264a:	697b      	ldr	r3, [r7, #20]
 800264c:	3302      	adds	r3, #2
 800264e:	687a      	ldr	r2, [r7, #4]
 8002650:	4413      	add	r3, r2
 8002652:	781b      	ldrb	r3, [r3, #0]
 8002654:	737b      	strb	r3, [r7, #13]
        check[2] = 0;
 8002656:	2300      	movs	r3, #0
 8002658:	73bb      	strb	r3, [r7, #14]
    }
    else
        return 0;// no checksum separator found there for invalid

    sprintf(checkcalcstr,"%02X",calculated_check);
 800265a:	f107 0308 	add.w	r3, r7, #8
 800265e:	693a      	ldr	r2, [r7, #16]
 8002660:	490a      	ldr	r1, [pc, #40]	; (800268c <GPS_validate+0xc0>)
 8002662:	4618      	mov	r0, r3
 8002664:	f00b fd6a 	bl	800e13c <siprintf>
    return((checkcalcstr[0] == check[0])
 8002668:	7a3a      	ldrb	r2, [r7, #8]
 800266a:	7b3b      	ldrb	r3, [r7, #12]
        && (checkcalcstr[1] == check[1])) ? 1 : 0 ;
 800266c:	429a      	cmp	r2, r3
 800266e:	d108      	bne.n	8002682 <GPS_validate+0xb6>
 8002670:	e001      	b.n	8002676 <GPS_validate+0xaa>
        return 0;// no checksum separator found there for invalid
 8002672:	2300      	movs	r3, #0
 8002674:	e006      	b.n	8002684 <GPS_validate+0xb8>
        && (checkcalcstr[1] == check[1])) ? 1 : 0 ;
 8002676:	7a7a      	ldrb	r2, [r7, #9]
 8002678:	7b7b      	ldrb	r3, [r7, #13]
 800267a:	429a      	cmp	r2, r3
 800267c:	d101      	bne.n	8002682 <GPS_validate+0xb6>
 800267e:	2301      	movs	r3, #1
 8002680:	e000      	b.n	8002684 <GPS_validate+0xb8>
 8002682:	2300      	movs	r3, #0
}
 8002684:	4618      	mov	r0, r3
 8002686:	3718      	adds	r7, #24
 8002688:	46bd      	mov	sp, r7
 800268a:	bd80      	pop	{r7, pc}
 800268c:	08012c30 	.word	0x08012c30

08002690 <GPS_parse>:

void GPS_parse(char *GPSstrParse){
 8002690:	b580      	push	{r7, lr}
 8002692:	b09e      	sub	sp, #120	; 0x78
 8002694:	af10      	add	r7, sp, #64	; 0x40
 8002696:	6078      	str	r0, [r7, #4]
    if(!strncmp(GPSstrParse, "$GPGGA", 6)){
 8002698:	2206      	movs	r2, #6
 800269a:	4976      	ldr	r1, [pc, #472]	; (8002874 <GPS_parse+0x1e4>)
 800269c:	6878      	ldr	r0, [r7, #4]
 800269e:	f00b fdde 	bl	800e25e <strncmp>
 80026a2:	4603      	mov	r3, r0
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d13a      	bne.n	800271e <GPS_parse+0x8e>
    	if (sscanf(GPSstrParse, "$GPGGA,%f,%f,%c,%f,%c,%d,%d,%f,%f,%c,%d", &GPS.utc_time, &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.lock, &GPS.satelites, &GPS.hdop, &GPS.msl_altitude, &GPS.msl_units, &GPS.ellipsoid) >= 1){
 80026a8:	4b73      	ldr	r3, [pc, #460]	; (8002878 <GPS_parse+0x1e8>)
 80026aa:	9308      	str	r3, [sp, #32]
 80026ac:	4b73      	ldr	r3, [pc, #460]	; (800287c <GPS_parse+0x1ec>)
 80026ae:	9307      	str	r3, [sp, #28]
 80026b0:	4b73      	ldr	r3, [pc, #460]	; (8002880 <GPS_parse+0x1f0>)
 80026b2:	9306      	str	r3, [sp, #24]
 80026b4:	4b73      	ldr	r3, [pc, #460]	; (8002884 <GPS_parse+0x1f4>)
 80026b6:	9305      	str	r3, [sp, #20]
 80026b8:	4b73      	ldr	r3, [pc, #460]	; (8002888 <GPS_parse+0x1f8>)
 80026ba:	9304      	str	r3, [sp, #16]
 80026bc:	4b73      	ldr	r3, [pc, #460]	; (800288c <GPS_parse+0x1fc>)
 80026be:	9303      	str	r3, [sp, #12]
 80026c0:	4b73      	ldr	r3, [pc, #460]	; (8002890 <GPS_parse+0x200>)
 80026c2:	9302      	str	r3, [sp, #8]
 80026c4:	4b73      	ldr	r3, [pc, #460]	; (8002894 <GPS_parse+0x204>)
 80026c6:	9301      	str	r3, [sp, #4]
 80026c8:	4b73      	ldr	r3, [pc, #460]	; (8002898 <GPS_parse+0x208>)
 80026ca:	9300      	str	r3, [sp, #0]
 80026cc:	4b73      	ldr	r3, [pc, #460]	; (800289c <GPS_parse+0x20c>)
 80026ce:	4a74      	ldr	r2, [pc, #464]	; (80028a0 <GPS_parse+0x210>)
 80026d0:	4974      	ldr	r1, [pc, #464]	; (80028a4 <GPS_parse+0x214>)
 80026d2:	6878      	ldr	r0, [r7, #4]
 80026d4:	f00b fd52 	bl	800e17c <siscanf>
 80026d8:	4603      	mov	r3, r0
 80026da:	2b00      	cmp	r3, #0
 80026dc:	f340 80c6 	ble.w	800286c <GPS_parse+0x1dc>
    		GPS.dec_latitude = GPS_nmea_to_dec(GPS.nmea_latitude, GPS.ns);
 80026e0:	4b71      	ldr	r3, [pc, #452]	; (80028a8 <GPS_parse+0x218>)
 80026e2:	edd3 7a04 	vldr	s15, [r3, #16]
 80026e6:	4b70      	ldr	r3, [pc, #448]	; (80028a8 <GPS_parse+0x218>)
 80026e8:	7e1b      	ldrb	r3, [r3, #24]
 80026ea:	4618      	mov	r0, r3
 80026ec:	eeb0 0a67 	vmov.f32	s0, s15
 80026f0:	f000 f912 	bl	8002918 <GPS_nmea_to_dec>
 80026f4:	eef0 7a40 	vmov.f32	s15, s0
 80026f8:	4b6b      	ldr	r3, [pc, #428]	; (80028a8 <GPS_parse+0x218>)
 80026fa:	edc3 7a01 	vstr	s15, [r3, #4]
    		GPS.dec_longitude = GPS_nmea_to_dec(GPS.nmea_longitude, GPS.ew);
 80026fe:	4b6a      	ldr	r3, [pc, #424]	; (80028a8 <GPS_parse+0x218>)
 8002700:	edd3 7a03 	vldr	s15, [r3, #12]
 8002704:	4b68      	ldr	r3, [pc, #416]	; (80028a8 <GPS_parse+0x218>)
 8002706:	7e5b      	ldrb	r3, [r3, #25]
 8002708:	4618      	mov	r0, r3
 800270a:	eeb0 0a67 	vmov.f32	s0, s15
 800270e:	f000 f903 	bl	8002918 <GPS_nmea_to_dec>
 8002712:	eef0 7a40 	vmov.f32	s15, s0
 8002716:	4b64      	ldr	r3, [pc, #400]	; (80028a8 <GPS_parse+0x218>)
 8002718:	edc3 7a00 	vstr	s15, [r3]
    		return;
 800271c:	e0a6      	b.n	800286c <GPS_parse+0x1dc>
    	}
    }
    else if (!strncmp(GPSstrParse, "$GPRMC", 6)){
 800271e:	2206      	movs	r2, #6
 8002720:	4962      	ldr	r1, [pc, #392]	; (80028ac <GPS_parse+0x21c>)
 8002722:	6878      	ldr	r0, [r7, #4]
 8002724:	f00b fd9b 	bl	800e25e <strncmp>
 8002728:	4603      	mov	r3, r0
 800272a:	2b00      	cmp	r3, #0
 800272c:	d114      	bne.n	8002758 <GPS_parse+0xc8>
    	if(sscanf(GPSstrParse, "$GPRMC,%f,%f,%c,%f,%c,%f,%f,%d", &GPS.utc_time, &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.speed_k, &GPS.course_d, &GPS.date) >= 1)
 800272e:	4b60      	ldr	r3, [pc, #384]	; (80028b0 <GPS_parse+0x220>)
 8002730:	9305      	str	r3, [sp, #20]
 8002732:	4b60      	ldr	r3, [pc, #384]	; (80028b4 <GPS_parse+0x224>)
 8002734:	9304      	str	r3, [sp, #16]
 8002736:	4b60      	ldr	r3, [pc, #384]	; (80028b8 <GPS_parse+0x228>)
 8002738:	9303      	str	r3, [sp, #12]
 800273a:	4b55      	ldr	r3, [pc, #340]	; (8002890 <GPS_parse+0x200>)
 800273c:	9302      	str	r3, [sp, #8]
 800273e:	4b55      	ldr	r3, [pc, #340]	; (8002894 <GPS_parse+0x204>)
 8002740:	9301      	str	r3, [sp, #4]
 8002742:	4b55      	ldr	r3, [pc, #340]	; (8002898 <GPS_parse+0x208>)
 8002744:	9300      	str	r3, [sp, #0]
 8002746:	4b55      	ldr	r3, [pc, #340]	; (800289c <GPS_parse+0x20c>)
 8002748:	4a55      	ldr	r2, [pc, #340]	; (80028a0 <GPS_parse+0x210>)
 800274a:	495c      	ldr	r1, [pc, #368]	; (80028bc <GPS_parse+0x22c>)
 800274c:	6878      	ldr	r0, [r7, #4]
 800274e:	f00b fd15 	bl	800e17c <siscanf>
 8002752:	4603      	mov	r3, r0
 8002754:	2b00      	cmp	r3, #0
 8002756:	e089      	b.n	800286c <GPS_parse+0x1dc>
    		return;

    }
    else if (!strncmp(GPSstrParse, "$GPGLL", 6)){
 8002758:	2206      	movs	r2, #6
 800275a:	4959      	ldr	r1, [pc, #356]	; (80028c0 <GPS_parse+0x230>)
 800275c:	6878      	ldr	r0, [r7, #4]
 800275e:	f00b fd7e 	bl	800e25e <strncmp>
 8002762:	4603      	mov	r3, r0
 8002764:	2b00      	cmp	r3, #0
 8002766:	d110      	bne.n	800278a <GPS_parse+0xfa>
        if(sscanf(GPSstrParse, "$GPGLL,%f,%c,%f,%c,%f,%c", &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.utc_time, &GPS.gll_status) >= 1)
 8002768:	4b56      	ldr	r3, [pc, #344]	; (80028c4 <GPS_parse+0x234>)
 800276a:	9303      	str	r3, [sp, #12]
 800276c:	4b4c      	ldr	r3, [pc, #304]	; (80028a0 <GPS_parse+0x210>)
 800276e:	9302      	str	r3, [sp, #8]
 8002770:	4b47      	ldr	r3, [pc, #284]	; (8002890 <GPS_parse+0x200>)
 8002772:	9301      	str	r3, [sp, #4]
 8002774:	4b47      	ldr	r3, [pc, #284]	; (8002894 <GPS_parse+0x204>)
 8002776:	9300      	str	r3, [sp, #0]
 8002778:	4b47      	ldr	r3, [pc, #284]	; (8002898 <GPS_parse+0x208>)
 800277a:	4a48      	ldr	r2, [pc, #288]	; (800289c <GPS_parse+0x20c>)
 800277c:	4952      	ldr	r1, [pc, #328]	; (80028c8 <GPS_parse+0x238>)
 800277e:	6878      	ldr	r0, [r7, #4]
 8002780:	f00b fcfc 	bl	800e17c <siscanf>
 8002784:	4603      	mov	r3, r0
 8002786:	2b00      	cmp	r3, #0
 8002788:	e070      	b.n	800286c <GPS_parse+0x1dc>
            return;
    }
    else if (!strncmp(GPSstrParse, "$GPVTG", 6)){
 800278a:	2206      	movs	r2, #6
 800278c:	494f      	ldr	r1, [pc, #316]	; (80028cc <GPS_parse+0x23c>)
 800278e:	6878      	ldr	r0, [r7, #4]
 8002790:	f00b fd65 	bl	800e25e <strncmp>
 8002794:	4603      	mov	r3, r0
 8002796:	2b00      	cmp	r3, #0
 8002798:	d114      	bne.n	80027c4 <GPS_parse+0x134>
        if(sscanf(GPSstrParse, "$GPVTG,%f,%c,%f,%c,%f,%c,%f,%c", &GPS.course_t, &GPS.course_t_unit, &GPS.course_m, &GPS.course_m_unit, &GPS.speed_k, &GPS.speed_k_unit, &GPS.speed_km, &GPS.speed_km_unit) >= 1)
 800279a:	4b4d      	ldr	r3, [pc, #308]	; (80028d0 <GPS_parse+0x240>)
 800279c:	9305      	str	r3, [sp, #20]
 800279e:	4b4d      	ldr	r3, [pc, #308]	; (80028d4 <GPS_parse+0x244>)
 80027a0:	9304      	str	r3, [sp, #16]
 80027a2:	4b4d      	ldr	r3, [pc, #308]	; (80028d8 <GPS_parse+0x248>)
 80027a4:	9303      	str	r3, [sp, #12]
 80027a6:	4b44      	ldr	r3, [pc, #272]	; (80028b8 <GPS_parse+0x228>)
 80027a8:	9302      	str	r3, [sp, #8]
 80027aa:	4b4c      	ldr	r3, [pc, #304]	; (80028dc <GPS_parse+0x24c>)
 80027ac:	9301      	str	r3, [sp, #4]
 80027ae:	4b4c      	ldr	r3, [pc, #304]	; (80028e0 <GPS_parse+0x250>)
 80027b0:	9300      	str	r3, [sp, #0]
 80027b2:	4b4c      	ldr	r3, [pc, #304]	; (80028e4 <GPS_parse+0x254>)
 80027b4:	4a4c      	ldr	r2, [pc, #304]	; (80028e8 <GPS_parse+0x258>)
 80027b6:	494d      	ldr	r1, [pc, #308]	; (80028ec <GPS_parse+0x25c>)
 80027b8:	6878      	ldr	r0, [r7, #4]
 80027ba:	f00b fcdf 	bl	800e17c <siscanf>
 80027be:	4603      	mov	r3, r0
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	e053      	b.n	800286c <GPS_parse+0x1dc>
            return;
    }
    else if (!strncmp(GPSstrParse, "GPGSA", 6)){
 80027c4:	494a      	ldr	r1, [pc, #296]	; (80028f0 <GPS_parse+0x260>)
 80027c6:	6878      	ldr	r0, [r7, #4]
 80027c8:	f7fd fd0a 	bl	80001e0 <strcmp>
 80027cc:	4603      	mov	r3, r0
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d13d      	bne.n	800284e <GPS_parse+0x1be>
    	int a[12];
        if(sscanf(GPSstrParse, "$GPGSA,%c,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%d,%f,%f,%f", &GPS.mode, &GPS.fix_type,&a[0],&a[1],&a[2],&a[3],&a[4],&a[5],&a[6],&a[7],&a[8],&a[9],&a[10],&a[11], &GPS.PDOP, &GPS.HDOP, &GPS.VDOP) >= 1)
 80027d2:	4b48      	ldr	r3, [pc, #288]	; (80028f4 <GPS_parse+0x264>)
 80027d4:	930e      	str	r3, [sp, #56]	; 0x38
 80027d6:	4b48      	ldr	r3, [pc, #288]	; (80028f8 <GPS_parse+0x268>)
 80027d8:	930d      	str	r3, [sp, #52]	; 0x34
 80027da:	4b48      	ldr	r3, [pc, #288]	; (80028fc <GPS_parse+0x26c>)
 80027dc:	930c      	str	r3, [sp, #48]	; 0x30
 80027de:	f107 0308 	add.w	r3, r7, #8
 80027e2:	332c      	adds	r3, #44	; 0x2c
 80027e4:	930b      	str	r3, [sp, #44]	; 0x2c
 80027e6:	f107 0308 	add.w	r3, r7, #8
 80027ea:	3328      	adds	r3, #40	; 0x28
 80027ec:	930a      	str	r3, [sp, #40]	; 0x28
 80027ee:	f107 0308 	add.w	r3, r7, #8
 80027f2:	3324      	adds	r3, #36	; 0x24
 80027f4:	9309      	str	r3, [sp, #36]	; 0x24
 80027f6:	f107 0308 	add.w	r3, r7, #8
 80027fa:	3320      	adds	r3, #32
 80027fc:	9308      	str	r3, [sp, #32]
 80027fe:	f107 0308 	add.w	r3, r7, #8
 8002802:	331c      	adds	r3, #28
 8002804:	9307      	str	r3, [sp, #28]
 8002806:	f107 0308 	add.w	r3, r7, #8
 800280a:	3318      	adds	r3, #24
 800280c:	9306      	str	r3, [sp, #24]
 800280e:	f107 0308 	add.w	r3, r7, #8
 8002812:	3314      	adds	r3, #20
 8002814:	9305      	str	r3, [sp, #20]
 8002816:	f107 0308 	add.w	r3, r7, #8
 800281a:	3310      	adds	r3, #16
 800281c:	9304      	str	r3, [sp, #16]
 800281e:	f107 0308 	add.w	r3, r7, #8
 8002822:	330c      	adds	r3, #12
 8002824:	9303      	str	r3, [sp, #12]
 8002826:	f107 0308 	add.w	r3, r7, #8
 800282a:	3308      	adds	r3, #8
 800282c:	9302      	str	r3, [sp, #8]
 800282e:	f107 0308 	add.w	r3, r7, #8
 8002832:	3304      	adds	r3, #4
 8002834:	9301      	str	r3, [sp, #4]
 8002836:	f107 0308 	add.w	r3, r7, #8
 800283a:	9300      	str	r3, [sp, #0]
 800283c:	4b30      	ldr	r3, [pc, #192]	; (8002900 <GPS_parse+0x270>)
 800283e:	4a31      	ldr	r2, [pc, #196]	; (8002904 <GPS_parse+0x274>)
 8002840:	4931      	ldr	r1, [pc, #196]	; (8002908 <GPS_parse+0x278>)
 8002842:	6878      	ldr	r0, [r7, #4]
 8002844:	f00b fc9a 	bl	800e17c <siscanf>
 8002848:	4603      	mov	r3, r0
 800284a:	2b00      	cmp	r3, #0
 800284c:	e00e      	b.n	800286c <GPS_parse+0x1dc>
            return;
    }
    else if (!strncmp(GPSstrParse, "$GPRMA", 6)){
 800284e:	2206      	movs	r2, #6
 8002850:	492e      	ldr	r1, [pc, #184]	; (800290c <GPS_parse+0x27c>)
 8002852:	6878      	ldr	r0, [r7, #4]
 8002854:	f00b fd03 	bl	800e25e <strncmp>
 8002858:	4603      	mov	r3, r0
 800285a:	2b00      	cmp	r3, #0
 800285c:	d106      	bne.n	800286c <GPS_parse+0x1dc>
        if(sscanf(GPSstrParse, "$GPRMA,%*[^,],%*[^,],%*[^,],%*[^,],%*[^,],%*[^,],%*[^,],%*[^,], %f", &GPS.cog) >= 1)
 800285e:	4a2c      	ldr	r2, [pc, #176]	; (8002910 <GPS_parse+0x280>)
 8002860:	492c      	ldr	r1, [pc, #176]	; (8002914 <GPS_parse+0x284>)
 8002862:	6878      	ldr	r0, [r7, #4]
 8002864:	f00b fc8a 	bl	800e17c <siscanf>
 8002868:	4603      	mov	r3, r0
 800286a:	2b00      	cmp	r3, #0
            return;
    }

}
 800286c:	3738      	adds	r7, #56	; 0x38
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}
 8002872:	bf00      	nop
 8002874:	08012c38 	.word	0x08012c38
 8002878:	200003d4 	.word	0x200003d4
 800287c:	20000394 	.word	0x20000394
 8002880:	20000390 	.word	0x20000390
 8002884:	2000038c 	.word	0x2000038c
 8002888:	20000388 	.word	0x20000388
 800288c:	20000384 	.word	0x20000384
 8002890:	20000381 	.word	0x20000381
 8002894:	20000374 	.word	0x20000374
 8002898:	20000380 	.word	0x20000380
 800289c:	20000378 	.word	0x20000378
 80028a0:	2000037c 	.word	0x2000037c
 80028a4:	08012c40 	.word	0x08012c40
 80028a8:	20000368 	.word	0x20000368
 80028ac:	08012c68 	.word	0x08012c68
 80028b0:	200003a0 	.word	0x200003a0
 80028b4:	2000039c 	.word	0x2000039c
 80028b8:	20000398 	.word	0x20000398
 80028bc:	08012c70 	.word	0x08012c70
 80028c0:	08012c90 	.word	0x08012c90
 80028c4:	200003a4 	.word	0x200003a4
 80028c8:	08012c98 	.word	0x08012c98
 80028cc:	08012cb4 	.word	0x08012cb4
 80028d0:	200003bc 	.word	0x200003bc
 80028d4:	200003b8 	.word	0x200003b8
 80028d8:	200003b5 	.word	0x200003b5
 80028dc:	200003b4 	.word	0x200003b4
 80028e0:	200003b0 	.word	0x200003b0
 80028e4:	200003ac 	.word	0x200003ac
 80028e8:	200003a8 	.word	0x200003a8
 80028ec:	08012cbc 	.word	0x08012cbc
 80028f0:	08012cdc 	.word	0x08012cdc
 80028f4:	200003c4 	.word	0x200003c4
 80028f8:	200003c8 	.word	0x200003c8
 80028fc:	200003c0 	.word	0x200003c0
 8002900:	200003cc 	.word	0x200003cc
 8002904:	200003bd 	.word	0x200003bd
 8002908:	08012ce4 	.word	0x08012ce4
 800290c:	08012d20 	.word	0x08012d20
 8002910:	200003d0 	.word	0x200003d0
 8002914:	08012d28 	.word	0x08012d28

08002918 <GPS_nmea_to_dec>:

float GPS_nmea_to_dec(float deg_coord, char nsew) {
 8002918:	b480      	push	{r7}
 800291a:	b087      	sub	sp, #28
 800291c:	af00      	add	r7, sp, #0
 800291e:	ed87 0a01 	vstr	s0, [r7, #4]
 8002922:	4603      	mov	r3, r0
 8002924:	70fb      	strb	r3, [r7, #3]
    int degree = (int)(deg_coord/100);
 8002926:	ed97 7a01 	vldr	s14, [r7, #4]
 800292a:	eddf 6a20 	vldr	s13, [pc, #128]	; 80029ac <GPS_nmea_to_dec+0x94>
 800292e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002932:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002936:	ee17 3a90 	vmov	r3, s15
 800293a:	613b      	str	r3, [r7, #16]
    float minutes = deg_coord - degree*100;
 800293c:	693b      	ldr	r3, [r7, #16]
 800293e:	2264      	movs	r2, #100	; 0x64
 8002940:	fb02 f303 	mul.w	r3, r2, r3
 8002944:	ee07 3a90 	vmov	s15, r3
 8002948:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800294c:	ed97 7a01 	vldr	s14, [r7, #4]
 8002950:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002954:	edc7 7a03 	vstr	s15, [r7, #12]
    float dec_deg = minutes / 60;
 8002958:	ed97 7a03 	vldr	s14, [r7, #12]
 800295c:	eddf 6a14 	vldr	s13, [pc, #80]	; 80029b0 <GPS_nmea_to_dec+0x98>
 8002960:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002964:	edc7 7a02 	vstr	s15, [r7, #8]
    float decimal = degree + dec_deg;
 8002968:	693b      	ldr	r3, [r7, #16]
 800296a:	ee07 3a90 	vmov	s15, r3
 800296e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002972:	ed97 7a02 	vldr	s14, [r7, #8]
 8002976:	ee77 7a27 	vadd.f32	s15, s14, s15
 800297a:	edc7 7a05 	vstr	s15, [r7, #20]
    if (nsew == 'S' || nsew == 'W') { // return negative
 800297e:	78fb      	ldrb	r3, [r7, #3]
 8002980:	2b53      	cmp	r3, #83	; 0x53
 8002982:	d002      	beq.n	800298a <GPS_nmea_to_dec+0x72>
 8002984:	78fb      	ldrb	r3, [r7, #3]
 8002986:	2b57      	cmp	r3, #87	; 0x57
 8002988:	d105      	bne.n	8002996 <GPS_nmea_to_dec+0x7e>
        decimal *= -1;
 800298a:	edd7 7a05 	vldr	s15, [r7, #20]
 800298e:	eef1 7a67 	vneg.f32	s15, s15
 8002992:	edc7 7a05 	vstr	s15, [r7, #20]
    }
    return decimal;
 8002996:	697b      	ldr	r3, [r7, #20]
 8002998:	ee07 3a90 	vmov	s15, r3
}
 800299c:	eeb0 0a67 	vmov.f32	s0, s15
 80029a0:	371c      	adds	r7, #28
 80029a2:	46bd      	mov	sp, r7
 80029a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a8:	4770      	bx	lr
 80029aa:	bf00      	nop
 80029ac:	42c80000 	.word	0x42c80000
 80029b0:	42700000 	.word	0x42700000
 80029b4:	00000000 	.word	0x00000000

080029b8 <Transmit_mavlink_data_GPS>:

void Transmit_mavlink_data_GPS(mavlink_gps_raw_int_t data){
 80029b8:	b084      	sub	sp, #16
 80029ba:	b580      	push	{r7, lr}
 80029bc:	b0e2      	sub	sp, #392	; 0x188
 80029be:	af00      	add	r7, sp, #0
 80029c0:	f507 7cc8 	add.w	ip, r7, #400	; 0x190
 80029c4:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	mavlink_message_t msg;
	uint8_t _buffer[100] = {0};
 80029c8:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 80029cc:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80029d0:	2200      	movs	r2, #0
 80029d2:	601a      	str	r2, [r3, #0]
 80029d4:	3304      	adds	r3, #4
 80029d6:	2260      	movs	r2, #96	; 0x60
 80029d8:	2100      	movs	r1, #0
 80029da:	4618      	mov	r0, r3
 80029dc:	f00a fd26 	bl	800d42c <memset>
	data.time_usec = GPS.utc_time;
 80029e0:	4b5f      	ldr	r3, [pc, #380]	; (8002b60 <Transmit_mavlink_data_GPS+0x1a8>)
 80029e2:	695b      	ldr	r3, [r3, #20]
 80029e4:	4618      	mov	r0, r3
 80029e6:	f7fe f997 	bl	8000d18 <__aeabi_f2ulz>
 80029ea:	4602      	mov	r2, r0
 80029ec:	460b      	mov	r3, r1
 80029ee:	4611      	mov	r1, r2
 80029f0:	f8c7 1190 	str.w	r1, [r7, #400]	; 0x190
 80029f4:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
	data.alt = GPS.altitude_ft;
 80029f8:	4b59      	ldr	r3, [pc, #356]	; (8002b60 <Transmit_mavlink_data_GPS+0x1a8>)
 80029fa:	edd3 7a02 	vldr	s15, [r3, #8]
 80029fe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002a02:	ee17 3a90 	vmov	r3, s15
 8002a06:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
	data.alt_ellipsoid = GPS.ellipsoid;
 8002a0a:	4b55      	ldr	r3, [pc, #340]	; (8002b60 <Transmit_mavlink_data_GPS+0x1a8>)
 8002a0c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002a0e:	f8c7 31ae 	str.w	r3, [r7, #430]	; 0x1ae
	data.lat = GPS.dec_latitude;
 8002a12:	4b53      	ldr	r3, [pc, #332]	; (8002b60 <Transmit_mavlink_data_GPS+0x1a8>)
 8002a14:	edd3 7a01 	vldr	s15, [r3, #4]
 8002a18:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002a1c:	ee17 3a90 	vmov	r3, s15
 8002a20:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
	data.lon = GPS.dec_longitude;
 8002a24:	4b4e      	ldr	r3, [pc, #312]	; (8002b60 <Transmit_mavlink_data_GPS+0x1a8>)
 8002a26:	edd3 7a00 	vldr	s15, [r3]
 8002a2a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002a2e:	ee17 3a90 	vmov	r3, s15
 8002a32:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
	data.eph = GPS.HDOP * 100;
 8002a36:	4b4a      	ldr	r3, [pc, #296]	; (8002b60 <Transmit_mavlink_data_GPS+0x1a8>)
 8002a38:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8002a3c:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8002b64 <Transmit_mavlink_data_GPS+0x1ac>
 8002a40:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a44:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a48:	ee17 3a90 	vmov	r3, s15
 8002a4c:	b29b      	uxth	r3, r3
 8002a4e:	f8a7 31a4 	strh.w	r3, [r7, #420]	; 0x1a4
	data.epv = GPS.VDOP * 100;
 8002a52:	4b43      	ldr	r3, [pc, #268]	; (8002b60 <Transmit_mavlink_data_GPS+0x1a8>)
 8002a54:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8002a58:	ed9f 7a42 	vldr	s14, [pc, #264]	; 8002b64 <Transmit_mavlink_data_GPS+0x1ac>
 8002a5c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a60:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a64:	ee17 3a90 	vmov	r3, s15
 8002a68:	b29b      	uxth	r3, r3
 8002a6a:	f8a7 31a6 	strh.w	r3, [r7, #422]	; 0x1a6
	data.fix_type = GPS.fix_type;
 8002a6e:	4b3c      	ldr	r3, [pc, #240]	; (8002b60 <Transmit_mavlink_data_GPS+0x1a8>)
 8002a70:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002a72:	b2db      	uxtb	r3, r3
 8002a74:	f887 31ac 	strb.w	r3, [r7, #428]	; 0x1ac
	data.vel = GPS.speed_km * 0.277778;
 8002a78:	4b39      	ldr	r3, [pc, #228]	; (8002b60 <Transmit_mavlink_data_GPS+0x1a8>)
 8002a7a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	f7fd fd7b 	bl	8000578 <__aeabi_f2d>
 8002a82:	a335      	add	r3, pc, #212	; (adr r3, 8002b58 <Transmit_mavlink_data_GPS+0x1a0>)
 8002a84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a88:	f7fd fdce 	bl	8000628 <__aeabi_dmul>
 8002a8c:	4602      	mov	r2, r0
 8002a8e:	460b      	mov	r3, r1
 8002a90:	4610      	mov	r0, r2
 8002a92:	4619      	mov	r1, r3
 8002a94:	f7fe f8a0 	bl	8000bd8 <__aeabi_d2uiz>
 8002a98:	4603      	mov	r3, r0
 8002a9a:	b29b      	uxth	r3, r3
 8002a9c:	f8a7 31a8 	strh.w	r3, [r7, #424]	; 0x1a8
	data.cog = GPS.cog;
 8002aa0:	4b2f      	ldr	r3, [pc, #188]	; (8002b60 <Transmit_mavlink_data_GPS+0x1a8>)
 8002aa2:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 8002aa6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002aaa:	ee17 3a90 	vmov	r3, s15
 8002aae:	b29b      	uxth	r3, r3
 8002ab0:	f8a7 31aa 	strh.w	r3, [r7, #426]	; 0x1aa
	data.satellites_visible = GPS.satelites;
 8002ab4:	4b2a      	ldr	r3, [pc, #168]	; (8002b60 <Transmit_mavlink_data_GPS+0x1a8>)
 8002ab6:	6a1b      	ldr	r3, [r3, #32]
 8002ab8:	b2db      	uxtb	r3, r3
 8002aba:	f887 31ad 	strb.w	r3, [r7, #429]	; 0x1ad
	data.alt_ellipsoid = 0;
 8002abe:	2300      	movs	r3, #0
 8002ac0:	f8a7 31ae 	strh.w	r3, [r7, #430]	; 0x1ae
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	f8a7 31b0 	strh.w	r3, [r7, #432]	; 0x1b0
	data.h_acc = 1;
 8002aca:	2300      	movs	r3, #0
 8002acc:	f043 0301 	orr.w	r3, r3, #1
 8002ad0:	f8a7 31b2 	strh.w	r3, [r7, #434]	; 0x1b2
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	f8a7 31b4 	strh.w	r3, [r7, #436]	; 0x1b4
	data.v_acc = 1;
 8002ada:	2300      	movs	r3, #0
 8002adc:	f043 0301 	orr.w	r3, r3, #1
 8002ae0:	f8a7 31b6 	strh.w	r3, [r7, #438]	; 0x1b6
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	f8a7 31b8 	strh.w	r3, [r7, #440]	; 0x1b8
	data.vel_acc = 1;
 8002aea:	2300      	movs	r3, #0
 8002aec:	f043 0301 	orr.w	r3, r3, #1
 8002af0:	f8a7 31ba 	strh.w	r3, [r7, #442]	; 0x1ba
 8002af4:	2300      	movs	r3, #0
 8002af6:	f8a7 31bc 	strh.w	r3, [r7, #444]	; 0x1bc
	data.hdg_acc = 1;
 8002afa:	2300      	movs	r3, #0
 8002afc:	f043 0301 	orr.w	r3, r3, #1
 8002b00:	f8a7 31be 	strh.w	r3, [r7, #446]	; 0x1be
 8002b04:	2300      	movs	r3, #0
 8002b06:	f8a7 31c0 	strh.w	r3, [r7, #448]	; 0x1c0
	data.yaw = 0;
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	f8a7 31c2 	strh.w	r3, [r7, #450]	; 0x1c2
	mavlink_msg_gps_raw_int_encode(0x01, 0x01, &msg, &data);
 8002b10:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8002b14:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8002b18:	2101      	movs	r1, #1
 8002b1a:	2001      	movs	r0, #1
 8002b1c:	f7ff fc33 	bl	8002386 <mavlink_msg_gps_raw_int_encode>
	uint8_t len = mavlink_msg_to_send_buffer(_buffer, &msg);
 8002b20:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8002b24:	463b      	mov	r3, r7
 8002b26:	4611      	mov	r1, r2
 8002b28:	4618      	mov	r0, r3
 8002b2a:	f7ff fae1 	bl	80020f0 <mavlink_msg_to_send_buffer>
 8002b2e:	4603      	mov	r3, r0
 8002b30:	f887 3187 	strb.w	r3, [r7, #391]	; 0x187
	HAL_UART_Transmit(&huart2, _buffer, len, 1000);
 8002b34:	f897 3187 	ldrb.w	r3, [r7, #391]	; 0x187
 8002b38:	b29a      	uxth	r2, r3
 8002b3a:	4639      	mov	r1, r7
 8002b3c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b40:	4809      	ldr	r0, [pc, #36]	; (8002b68 <Transmit_mavlink_data_GPS+0x1b0>)
 8002b42:	f006 fa5c 	bl	8008ffe <HAL_UART_Transmit>
}
 8002b46:	bf00      	nop
 8002b48:	f507 77c4 	add.w	r7, r7, #392	; 0x188
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002b52:	b004      	add	sp, #16
 8002b54:	4770      	bx	lr
 8002b56:	bf00      	nop
 8002b58:	60631727 	.word	0x60631727
 8002b5c:	3fd1c71d 	.word	0x3fd1c71d
 8002b60:	20000368 	.word	0x20000368
 8002b64:	42c80000 	.word	0x42c80000
 8002b68:	20000724 	.word	0x20000724

08002b6c <crc_accumulate>:
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	b085      	sub	sp, #20
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	4603      	mov	r3, r0
 8002b74:	6039      	str	r1, [r7, #0]
 8002b76:	71fb      	strb	r3, [r7, #7]
        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	881b      	ldrh	r3, [r3, #0]
 8002b7c:	b2da      	uxtb	r2, r3
 8002b7e:	79fb      	ldrb	r3, [r7, #7]
 8002b80:	4053      	eors	r3, r2
 8002b82:	73fb      	strb	r3, [r7, #15]
        tmp ^= (tmp<<4);
 8002b84:	7bfb      	ldrb	r3, [r7, #15]
 8002b86:	011b      	lsls	r3, r3, #4
 8002b88:	b25a      	sxtb	r2, r3
 8002b8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b8e:	4053      	eors	r3, r2
 8002b90:	b25b      	sxtb	r3, r3
 8002b92:	73fb      	strb	r3, [r7, #15]
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	881b      	ldrh	r3, [r3, #0]
 8002b98:	0a1b      	lsrs	r3, r3, #8
 8002b9a:	b29b      	uxth	r3, r3
 8002b9c:	b21a      	sxth	r2, r3
 8002b9e:	7bfb      	ldrb	r3, [r7, #15]
 8002ba0:	021b      	lsls	r3, r3, #8
 8002ba2:	b21b      	sxth	r3, r3
 8002ba4:	4053      	eors	r3, r2
 8002ba6:	b21a      	sxth	r2, r3
 8002ba8:	7bfb      	ldrb	r3, [r7, #15]
 8002baa:	00db      	lsls	r3, r3, #3
 8002bac:	b21b      	sxth	r3, r3
 8002bae:	4053      	eors	r3, r2
 8002bb0:	b21a      	sxth	r2, r3
 8002bb2:	7bfb      	ldrb	r3, [r7, #15]
 8002bb4:	091b      	lsrs	r3, r3, #4
 8002bb6:	b2db      	uxtb	r3, r3
 8002bb8:	b21b      	sxth	r3, r3
 8002bba:	4053      	eors	r3, r2
 8002bbc:	b21b      	sxth	r3, r3
 8002bbe:	b29a      	uxth	r2, r3
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	801a      	strh	r2, [r3, #0]
}
 8002bc4:	bf00      	nop
 8002bc6:	3714      	adds	r7, #20
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bce:	4770      	bx	lr

08002bd0 <crc_init>:
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	b083      	sub	sp, #12
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
        *crcAccum = X25_INIT_CRC;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002bde:	801a      	strh	r2, [r3, #0]
}
 8002be0:	bf00      	nop
 8002be2:	370c      	adds	r7, #12
 8002be4:	46bd      	mov	sp, r7
 8002be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bea:	4770      	bx	lr

08002bec <crc_calculate>:
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b084      	sub	sp, #16
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
 8002bf4:	460b      	mov	r3, r1
 8002bf6:	807b      	strh	r3, [r7, #2]
        crc_init(&crcTmp);
 8002bf8:	f107 030e 	add.w	r3, r7, #14
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	f7ff ffe7 	bl	8002bd0 <crc_init>
	while (length--) {
 8002c02:	e009      	b.n	8002c18 <crc_calculate+0x2c>
                crc_accumulate(*pBuffer++, &crcTmp);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	1c5a      	adds	r2, r3, #1
 8002c08:	607a      	str	r2, [r7, #4]
 8002c0a:	781b      	ldrb	r3, [r3, #0]
 8002c0c:	f107 020e 	add.w	r2, r7, #14
 8002c10:	4611      	mov	r1, r2
 8002c12:	4618      	mov	r0, r3
 8002c14:	f7ff ffaa 	bl	8002b6c <crc_accumulate>
	while (length--) {
 8002c18:	887b      	ldrh	r3, [r7, #2]
 8002c1a:	1e5a      	subs	r2, r3, #1
 8002c1c:	807a      	strh	r2, [r7, #2]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d1f0      	bne.n	8002c04 <crc_calculate+0x18>
        return crcTmp;
 8002c22:	89fb      	ldrh	r3, [r7, #14]
}
 8002c24:	4618      	mov	r0, r3
 8002c26:	3710      	adds	r7, #16
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bd80      	pop	{r7, pc}

08002c2c <crc_accumulate_buffer>:
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b086      	sub	sp, #24
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	60f8      	str	r0, [r7, #12]
 8002c34:	60b9      	str	r1, [r7, #8]
 8002c36:	4613      	mov	r3, r2
 8002c38:	80fb      	strh	r3, [r7, #6]
	const uint8_t *p = (const uint8_t *)pBuffer;
 8002c3a:	68bb      	ldr	r3, [r7, #8]
 8002c3c:	617b      	str	r3, [r7, #20]
	while (length--) {
 8002c3e:	e007      	b.n	8002c50 <crc_accumulate_buffer+0x24>
                crc_accumulate(*p++, crcAccum);
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	1c5a      	adds	r2, r3, #1
 8002c44:	617a      	str	r2, [r7, #20]
 8002c46:	781b      	ldrb	r3, [r3, #0]
 8002c48:	68f9      	ldr	r1, [r7, #12]
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	f7ff ff8e 	bl	8002b6c <crc_accumulate>
	while (length--) {
 8002c50:	88fb      	ldrh	r3, [r7, #6]
 8002c52:	1e5a      	subs	r2, r3, #1
 8002c54:	80fa      	strh	r2, [r7, #6]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d1f2      	bne.n	8002c40 <crc_accumulate_buffer+0x14>
}
 8002c5a:	bf00      	nop
 8002c5c:	bf00      	nop
 8002c5e:	3718      	adds	r7, #24
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bd80      	pop	{r7, pc}

08002c64 <mavlink_sha256_init>:
{
 8002c64:	b480      	push	{r7}
 8002c66:	b083      	sub	sp, #12
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
    m->sz[0] = 0;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2200      	movs	r2, #0
 8002c70:	601a      	str	r2, [r3, #0]
    m->sz[1] = 0;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2200      	movs	r2, #0
 8002c76:	605a      	str	r2, [r3, #4]
    m->counter[0] = 0x6a09e667;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	4a0e      	ldr	r2, [pc, #56]	; (8002cb4 <mavlink_sha256_init+0x50>)
 8002c7c:	609a      	str	r2, [r3, #8]
    m->counter[1] = 0xbb67ae85;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	4a0d      	ldr	r2, [pc, #52]	; (8002cb8 <mavlink_sha256_init+0x54>)
 8002c82:	60da      	str	r2, [r3, #12]
    m->counter[2] = 0x3c6ef372;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	4a0d      	ldr	r2, [pc, #52]	; (8002cbc <mavlink_sha256_init+0x58>)
 8002c88:	611a      	str	r2, [r3, #16]
    m->counter[3] = 0xa54ff53a;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	4a0c      	ldr	r2, [pc, #48]	; (8002cc0 <mavlink_sha256_init+0x5c>)
 8002c8e:	615a      	str	r2, [r3, #20]
    m->counter[4] = 0x510e527f;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	4a0c      	ldr	r2, [pc, #48]	; (8002cc4 <mavlink_sha256_init+0x60>)
 8002c94:	619a      	str	r2, [r3, #24]
    m->counter[5] = 0x9b05688c;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	4a0b      	ldr	r2, [pc, #44]	; (8002cc8 <mavlink_sha256_init+0x64>)
 8002c9a:	61da      	str	r2, [r3, #28]
    m->counter[6] = 0x1f83d9ab;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	4a0b      	ldr	r2, [pc, #44]	; (8002ccc <mavlink_sha256_init+0x68>)
 8002ca0:	621a      	str	r2, [r3, #32]
    m->counter[7] = 0x5be0cd19;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	4a0a      	ldr	r2, [pc, #40]	; (8002cd0 <mavlink_sha256_init+0x6c>)
 8002ca6:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002ca8:	bf00      	nop
 8002caa:	370c      	adds	r7, #12
 8002cac:	46bd      	mov	sp, r7
 8002cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb2:	4770      	bx	lr
 8002cb4:	6a09e667 	.word	0x6a09e667
 8002cb8:	bb67ae85 	.word	0xbb67ae85
 8002cbc:	3c6ef372 	.word	0x3c6ef372
 8002cc0:	a54ff53a 	.word	0xa54ff53a
 8002cc4:	510e527f 	.word	0x510e527f
 8002cc8:	9b05688c 	.word	0x9b05688c
 8002ccc:	1f83d9ab 	.word	0x1f83d9ab
 8002cd0:	5be0cd19 	.word	0x5be0cd19

08002cd4 <mavlink_sha256_calc>:
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	b0cf      	sub	sp, #316	; 0x13c
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002cde:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8002ce2:	6018      	str	r0, [r3, #0]
 8002ce4:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002ce8:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8002cec:	6019      	str	r1, [r3, #0]
    AA = m->counter[0];
 8002cee:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002cf2:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	689b      	ldr	r3, [r3, #8]
 8002cfa:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
    BB = m->counter[1];
 8002cfe:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002d02:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	68db      	ldr	r3, [r3, #12]
 8002d0a:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    CC = m->counter[2];
 8002d0e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002d12:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	691b      	ldr	r3, [r3, #16]
 8002d1a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
    DD = m->counter[3];
 8002d1e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002d22:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	695b      	ldr	r3, [r3, #20]
 8002d2a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    EE = m->counter[4];
 8002d2e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002d32:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	699b      	ldr	r3, [r3, #24]
 8002d3a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
    FF = m->counter[5];
 8002d3e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002d42:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	69db      	ldr	r3, [r3, #28]
 8002d4a:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
    GG = m->counter[6];
 8002d4e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002d52:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	6a1b      	ldr	r3, [r3, #32]
 8002d5a:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
    HH = m->counter[7];
 8002d5e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002d62:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d6a:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
    for (i = 0; i < 16; ++i)
 8002d6e:	2300      	movs	r3, #0
 8002d70:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8002d74:	e016      	b.n	8002da4 <mavlink_sha256_calc+0xd0>
	data[i] = in[i];
 8002d76:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002d7a:	009b      	lsls	r3, r3, #2
 8002d7c:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8002d80:	f5a2 729c 	sub.w	r2, r2, #312	; 0x138
 8002d84:	6812      	ldr	r2, [r2, #0]
 8002d86:	4413      	add	r3, r2
 8002d88:	6819      	ldr	r1, [r3, #0]
 8002d8a:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002d8e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8002d92:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002d96:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (i = 0; i < 16; ++i)
 8002d9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002d9e:	3301      	adds	r3, #1
 8002da0:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8002da4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002da8:	2b0f      	cmp	r3, #15
 8002daa:	dde4      	ble.n	8002d76 <mavlink_sha256_calc+0xa2>
    for (i = 16; i < 64; ++i)
 8002dac:	2310      	movs	r3, #16
 8002dae:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8002db2:	e069      	b.n	8002e88 <mavlink_sha256_calc+0x1b4>
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 8002db4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002db8:	1e9a      	subs	r2, r3, #2
 8002dba:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002dbe:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8002dc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002dc6:	ea4f 4273 	mov.w	r2, r3, ror #17
 8002dca:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002dce:	1e99      	subs	r1, r3, #2
 8002dd0:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002dd4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8002dd8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002ddc:	ea4f 43f3 	mov.w	r3, r3, ror #19
 8002de0:	405a      	eors	r2, r3
 8002de2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002de6:	1e99      	subs	r1, r3, #2
 8002de8:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002dec:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8002df0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002df4:	0a9b      	lsrs	r3, r3, #10
 8002df6:	405a      	eors	r2, r3
 8002df8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002dfc:	1fd9      	subs	r1, r3, #7
 8002dfe:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002e02:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8002e06:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002e0a:	441a      	add	r2, r3
	    sigma0(data[i-15]) + data[i - 16];
 8002e0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002e10:	f1a3 010f 	sub.w	r1, r3, #15
 8002e14:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002e18:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8002e1c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002e20:	ea4f 11f3 	mov.w	r1, r3, ror #7
 8002e24:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002e28:	f1a3 000f 	sub.w	r0, r3, #15
 8002e2c:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002e30:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8002e34:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8002e38:	ea4f 43b3 	mov.w	r3, r3, ror #18
 8002e3c:	4059      	eors	r1, r3
 8002e3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002e42:	f1a3 000f 	sub.w	r0, r3, #15
 8002e46:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002e4a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8002e4e:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8002e52:	08db      	lsrs	r3, r3, #3
 8002e54:	404b      	eors	r3, r1
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 8002e56:	441a      	add	r2, r3
	    sigma0(data[i-15]) + data[i - 16];
 8002e58:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002e5c:	f1a3 0110 	sub.w	r1, r3, #16
 8002e60:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002e64:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8002e68:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002e6c:	18d1      	adds	r1, r2, r3
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 8002e6e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002e72:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8002e76:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002e7a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (i = 16; i < 64; ++i)
 8002e7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002e82:	3301      	adds	r3, #1
 8002e84:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8002e88:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002e8c:	2b3f      	cmp	r3, #63	; 0x3f
 8002e8e:	dd91      	ble.n	8002db4 <mavlink_sha256_calc+0xe0>
    for (i = 0; i < 64; i++) {
 8002e90:	2300      	movs	r3, #0
 8002e92:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8002e96:	e078      	b.n	8002f8a <mavlink_sha256_calc+0x2b6>
	T1 = HH + Sigma1(EE) + Ch(EE, FF, GG) + mavlink_sha256_constant_256[i] + data[i];
 8002e98:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8002e9c:	ea4f 12b3 	mov.w	r2, r3, ror #6
 8002ea0:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8002ea4:	ea4f 23f3 	mov.w	r3, r3, ror #11
 8002ea8:	405a      	eors	r2, r3
 8002eaa:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8002eae:	ea4f 6373 	mov.w	r3, r3, ror #25
 8002eb2:	405a      	eors	r2, r3
 8002eb4:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8002eb8:	441a      	add	r2, r3
 8002eba:	f8d7 1124 	ldr.w	r1, [r7, #292]	; 0x124
 8002ebe:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8002ec2:	4019      	ands	r1, r3
 8002ec4:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8002ec8:	43d8      	mvns	r0, r3
 8002eca:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8002ece:	4003      	ands	r3, r0
 8002ed0:	404b      	eors	r3, r1
 8002ed2:	441a      	add	r2, r3
 8002ed4:	496e      	ldr	r1, [pc, #440]	; (8003090 <mavlink_sha256_calc+0x3bc>)
 8002ed6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002eda:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002ede:	441a      	add	r2, r3
 8002ee0:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002ee4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8002ee8:	f8d7 1114 	ldr.w	r1, [r7, #276]	; 0x114
 8002eec:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002ef0:	4413      	add	r3, r2
 8002ef2:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	T2 = Sigma0(AA) + Maj(AA,BB,CC);
 8002ef6:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8002efa:	ea4f 02b3 	mov.w	r2, r3, ror #2
 8002efe:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8002f02:	ea4f 3373 	mov.w	r3, r3, ror #13
 8002f06:	405a      	eors	r2, r3
 8002f08:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8002f0c:	ea4f 53b3 	mov.w	r3, r3, ror #22
 8002f10:	405a      	eors	r2, r3
 8002f12:	f8d7 1130 	ldr.w	r1, [r7, #304]	; 0x130
 8002f16:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8002f1a:	4059      	eors	r1, r3
 8002f1c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8002f20:	4019      	ands	r1, r3
 8002f22:	f8d7 0130 	ldr.w	r0, [r7, #304]	; 0x130
 8002f26:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8002f2a:	4003      	ands	r3, r0
 8002f2c:	404b      	eors	r3, r1
 8002f2e:	4413      	add	r3, r2
 8002f30:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	HH = GG;
 8002f34:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8002f38:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
	GG = FF;
 8002f3c:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8002f40:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
	FF = EE;
 8002f44:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8002f48:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
	EE = DD + T1;
 8002f4c:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 8002f50:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002f54:	4413      	add	r3, r2
 8002f56:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
	DD = CC;
 8002f5a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8002f5e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
	CC = BB;
 8002f62:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002f66:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
	BB = AA;
 8002f6a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8002f6e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
	AA = T1 + T2;
 8002f72:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8002f76:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002f7a:	4413      	add	r3, r2
 8002f7c:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
    for (i = 0; i < 64; i++) {
 8002f80:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002f84:	3301      	adds	r3, #1
 8002f86:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8002f8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002f8e:	2b3f      	cmp	r3, #63	; 0x3f
 8002f90:	dd82      	ble.n	8002e98 <mavlink_sha256_calc+0x1c4>
    m->counter[0] += AA;
 8002f92:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002f96:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	689a      	ldr	r2, [r3, #8]
 8002f9e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8002fa2:	441a      	add	r2, r3
 8002fa4:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002fa8:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	609a      	str	r2, [r3, #8]
    m->counter[1] += BB;
 8002fb0:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002fb4:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	68da      	ldr	r2, [r3, #12]
 8002fbc:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002fc0:	441a      	add	r2, r3
 8002fc2:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002fc6:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	60da      	str	r2, [r3, #12]
    m->counter[2] += CC;
 8002fce:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002fd2:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	691a      	ldr	r2, [r3, #16]
 8002fda:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8002fde:	441a      	add	r2, r3
 8002fe0:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002fe4:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	611a      	str	r2, [r3, #16]
    m->counter[3] += DD;
 8002fec:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002ff0:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	695a      	ldr	r2, [r3, #20]
 8002ff8:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8002ffc:	441a      	add	r2, r3
 8002ffe:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8003002:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	615a      	str	r2, [r3, #20]
    m->counter[4] += EE;
 800300a:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800300e:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	699a      	ldr	r2, [r3, #24]
 8003016:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800301a:	441a      	add	r2, r3
 800301c:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8003020:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	619a      	str	r2, [r3, #24]
    m->counter[5] += FF;
 8003028:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800302c:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	69da      	ldr	r2, [r3, #28]
 8003034:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8003038:	441a      	add	r2, r3
 800303a:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800303e:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	61da      	str	r2, [r3, #28]
    m->counter[6] += GG;
 8003046:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800304a:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	6a1a      	ldr	r2, [r3, #32]
 8003052:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8003056:	441a      	add	r2, r3
 8003058:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800305c:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	621a      	str	r2, [r3, #32]
    m->counter[7] += HH;
 8003064:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8003068:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003070:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8003074:	441a      	add	r2, r3
 8003076:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800307a:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	625a      	str	r2, [r3, #36]	; 0x24
}
 8003082:	bf00      	nop
 8003084:	f507 779e 	add.w	r7, r7, #316	; 0x13c
 8003088:	46bd      	mov	sp, r7
 800308a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308e:	4770      	bx	lr
 8003090:	08012ed0 	.word	0x08012ed0

08003094 <mavlink_sha256_update>:
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b09c      	sub	sp, #112	; 0x70
 8003098:	af00      	add	r7, sp, #0
 800309a:	60f8      	str	r0, [r7, #12]
 800309c:	60b9      	str	r1, [r7, #8]
 800309e:	607a      	str	r2, [r7, #4]
    const unsigned char *p = (const unsigned char *)v;
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	66fb      	str	r3, [r7, #108]	; 0x6c
    uint32_t old_sz = m->sz[0];
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	65fb      	str	r3, [r7, #92]	; 0x5c
    m->sz[0] += len * 8;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681a      	ldr	r2, [r3, #0]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	00db      	lsls	r3, r3, #3
 80030b2:	441a      	add	r2, r3
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	601a      	str	r2, [r3, #0]
    if (m->sz[0] < old_sz)
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80030be:	429a      	cmp	r2, r3
 80030c0:	d904      	bls.n	80030cc <mavlink_sha256_update+0x38>
	++m->sz[1];
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	685b      	ldr	r3, [r3, #4]
 80030c6:	1c5a      	adds	r2, r3, #1
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	605a      	str	r2, [r3, #4]
    offset = (old_sz / 8) % 64;
 80030cc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80030ce:	08db      	lsrs	r3, r3, #3
 80030d0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80030d4:	66bb      	str	r3, [r7, #104]	; 0x68
    while(len > 0){
 80030d6:	e054      	b.n	8003182 <mavlink_sha256_update+0xee>
	uint32_t l = 64 - offset;
 80030d8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80030da:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80030de:	667b      	str	r3, [r7, #100]	; 0x64
        if (len < l) {
 80030e0:	687a      	ldr	r2, [r7, #4]
 80030e2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80030e4:	429a      	cmp	r2, r3
 80030e6:	d201      	bcs.n	80030ec <mavlink_sha256_update+0x58>
            l = len;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	667b      	str	r3, [r7, #100]	; 0x64
	memcpy(m->u.save_bytes + offset, p, l);
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	f103 0228 	add.w	r2, r3, #40	; 0x28
 80030f2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80030f4:	4413      	add	r3, r2
 80030f6:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80030f8:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 80030fa:	4618      	mov	r0, r3
 80030fc:	f00a f988 	bl	800d410 <memcpy>
	offset += l;
 8003100:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003102:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003104:	4413      	add	r3, r2
 8003106:	66bb      	str	r3, [r7, #104]	; 0x68
	p += l;
 8003108:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800310a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800310c:	4413      	add	r3, r2
 800310e:	66fb      	str	r3, [r7, #108]	; 0x6c
	len -= l;
 8003110:	687a      	ldr	r2, [r7, #4]
 8003112:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003114:	1ad3      	subs	r3, r2, r3
 8003116:	607b      	str	r3, [r7, #4]
	if(offset == 64){
 8003118:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800311a:	2b40      	cmp	r3, #64	; 0x40
 800311c:	d131      	bne.n	8003182 <mavlink_sha256_update+0xee>
	    const uint32_t *u = m->u.save_u32;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	3328      	adds	r3, #40	; 0x28
 8003122:	65bb      	str	r3, [r7, #88]	; 0x58
	    for (i = 0; i < 16; i++){
 8003124:	2300      	movs	r3, #0
 8003126:	663b      	str	r3, [r7, #96]	; 0x60
 8003128:	e020      	b.n	800316c <mavlink_sha256_update+0xd8>
                const uint8_t *p1 = (const uint8_t *)&u[i];
 800312a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800312c:	009b      	lsls	r3, r3, #2
 800312e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003130:	4413      	add	r3, r2
 8003132:	657b      	str	r3, [r7, #84]	; 0x54
                uint8_t *p2 = (uint8_t *)&current[i];
 8003134:	f107 0210 	add.w	r2, r7, #16
 8003138:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800313a:	009b      	lsls	r3, r3, #2
 800313c:	4413      	add	r3, r2
 800313e:	653b      	str	r3, [r7, #80]	; 0x50
                p2[0] = p1[3];
 8003140:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003142:	78da      	ldrb	r2, [r3, #3]
 8003144:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003146:	701a      	strb	r2, [r3, #0]
                p2[1] = p1[2];
 8003148:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800314a:	3301      	adds	r3, #1
 800314c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800314e:	7892      	ldrb	r2, [r2, #2]
 8003150:	701a      	strb	r2, [r3, #0]
                p2[2] = p1[1];
 8003152:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003154:	3302      	adds	r3, #2
 8003156:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003158:	7852      	ldrb	r2, [r2, #1]
 800315a:	701a      	strb	r2, [r3, #0]
                p2[3] = p1[0];
 800315c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800315e:	3303      	adds	r3, #3
 8003160:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003162:	7812      	ldrb	r2, [r2, #0]
 8003164:	701a      	strb	r2, [r3, #0]
	    for (i = 0; i < 16; i++){
 8003166:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003168:	3301      	adds	r3, #1
 800316a:	663b      	str	r3, [r7, #96]	; 0x60
 800316c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800316e:	2b0f      	cmp	r3, #15
 8003170:	dddb      	ble.n	800312a <mavlink_sha256_update+0x96>
	    mavlink_sha256_calc(m, current);
 8003172:	f107 0310 	add.w	r3, r7, #16
 8003176:	4619      	mov	r1, r3
 8003178:	68f8      	ldr	r0, [r7, #12]
 800317a:	f7ff fdab 	bl	8002cd4 <mavlink_sha256_calc>
	    offset = 0;
 800317e:	2300      	movs	r3, #0
 8003180:	66bb      	str	r3, [r7, #104]	; 0x68
    while(len > 0){
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d1a7      	bne.n	80030d8 <mavlink_sha256_update+0x44>
}
 8003188:	bf00      	nop
 800318a:	bf00      	nop
 800318c:	3770      	adds	r7, #112	; 0x70
 800318e:	46bd      	mov	sp, r7
 8003190:	bd80      	pop	{r7, pc}

08003192 <mavlink_sha256_final_48>:
{
 8003192:	b580      	push	{r7, lr}
 8003194:	b098      	sub	sp, #96	; 0x60
 8003196:	af00      	add	r7, sp, #0
 8003198:	6078      	str	r0, [r7, #4]
 800319a:	6039      	str	r1, [r7, #0]
    unsigned offset = (m->sz[0] / 8) % 64;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	08db      	lsrs	r3, r3, #3
 80031a2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80031a6:	65fb      	str	r3, [r7, #92]	; 0x5c
    unsigned int dstart = (120 - offset - 1) % 64 + 1;
 80031a8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80031aa:	f1c3 0377 	rsb	r3, r3, #119	; 0x77
 80031ae:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80031b2:	3301      	adds	r3, #1
 80031b4:	65bb      	str	r3, [r7, #88]	; 0x58
    uint8_t *p = (uint8_t *)&m->counter[0];
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	3308      	adds	r3, #8
 80031ba:	657b      	str	r3, [r7, #84]	; 0x54
    *zeros = 0x80;
 80031bc:	2380      	movs	r3, #128	; 0x80
 80031be:	733b      	strb	r3, [r7, #12]
    memset (zeros + 1, 0, sizeof(zeros) - 1);
 80031c0:	f107 030c 	add.w	r3, r7, #12
 80031c4:	3301      	adds	r3, #1
 80031c6:	2247      	movs	r2, #71	; 0x47
 80031c8:	2100      	movs	r1, #0
 80031ca:	4618      	mov	r0, r3
 80031cc:	f00a f92e 	bl	800d42c <memset>
    zeros[dstart+7] = (m->sz[0] >> 0) & 0xff;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681a      	ldr	r2, [r3, #0]
 80031d4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80031d6:	3307      	adds	r3, #7
 80031d8:	b2d2      	uxtb	r2, r2
 80031da:	3360      	adds	r3, #96	; 0x60
 80031dc:	443b      	add	r3, r7
 80031de:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+6] = (m->sz[0] >> 8) & 0xff;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	0a1a      	lsrs	r2, r3, #8
 80031e8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80031ea:	3306      	adds	r3, #6
 80031ec:	b2d2      	uxtb	r2, r2
 80031ee:	3360      	adds	r3, #96	; 0x60
 80031f0:	443b      	add	r3, r7
 80031f2:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+5] = (m->sz[0] >> 16) & 0xff;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	0c1a      	lsrs	r2, r3, #16
 80031fc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80031fe:	3305      	adds	r3, #5
 8003200:	b2d2      	uxtb	r2, r2
 8003202:	3360      	adds	r3, #96	; 0x60
 8003204:	443b      	add	r3, r7
 8003206:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+4] = (m->sz[0] >> 24) & 0xff;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	0e1a      	lsrs	r2, r3, #24
 8003210:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003212:	3304      	adds	r3, #4
 8003214:	b2d2      	uxtb	r2, r2
 8003216:	3360      	adds	r3, #96	; 0x60
 8003218:	443b      	add	r3, r7
 800321a:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+3] = (m->sz[1] >> 0) & 0xff;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	685a      	ldr	r2, [r3, #4]
 8003222:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003224:	3303      	adds	r3, #3
 8003226:	b2d2      	uxtb	r2, r2
 8003228:	3360      	adds	r3, #96	; 0x60
 800322a:	443b      	add	r3, r7
 800322c:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+2] = (m->sz[1] >> 8) & 0xff;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	685b      	ldr	r3, [r3, #4]
 8003234:	0a1a      	lsrs	r2, r3, #8
 8003236:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003238:	3302      	adds	r3, #2
 800323a:	b2d2      	uxtb	r2, r2
 800323c:	3360      	adds	r3, #96	; 0x60
 800323e:	443b      	add	r3, r7
 8003240:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+1] = (m->sz[1] >> 16) & 0xff;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	0c1a      	lsrs	r2, r3, #16
 800324a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800324c:	3301      	adds	r3, #1
 800324e:	b2d2      	uxtb	r2, r2
 8003250:	3360      	adds	r3, #96	; 0x60
 8003252:	443b      	add	r3, r7
 8003254:	f803 2c54 	strb.w	r2, [r3, #-84]
    zeros[dstart+0] = (m->sz[1] >> 24) & 0xff;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	0e1b      	lsrs	r3, r3, #24
 800325e:	b2d9      	uxtb	r1, r3
 8003260:	f107 020c 	add.w	r2, r7, #12
 8003264:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003266:	4413      	add	r3, r2
 8003268:	460a      	mov	r2, r1
 800326a:	701a      	strb	r2, [r3, #0]
    mavlink_sha256_update(m, zeros, dstart + 8);
 800326c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800326e:	f103 0208 	add.w	r2, r3, #8
 8003272:	f107 030c 	add.w	r3, r7, #12
 8003276:	4619      	mov	r1, r3
 8003278:	6878      	ldr	r0, [r7, #4]
 800327a:	f7ff ff0b 	bl	8003094 <mavlink_sha256_update>
    result[0] = p[3];
 800327e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003280:	78da      	ldrb	r2, [r3, #3]
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	701a      	strb	r2, [r3, #0]
    result[1] = p[2];
 8003286:	683b      	ldr	r3, [r7, #0]
 8003288:	3301      	adds	r3, #1
 800328a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800328c:	7892      	ldrb	r2, [r2, #2]
 800328e:	701a      	strb	r2, [r3, #0]
    result[2] = p[1];
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	3302      	adds	r3, #2
 8003294:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003296:	7852      	ldrb	r2, [r2, #1]
 8003298:	701a      	strb	r2, [r3, #0]
    result[3] = p[0];
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	3303      	adds	r3, #3
 800329e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80032a0:	7812      	ldrb	r2, [r2, #0]
 80032a2:	701a      	strb	r2, [r3, #0]
    result[4] = p[7];
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	3304      	adds	r3, #4
 80032a8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80032aa:	79d2      	ldrb	r2, [r2, #7]
 80032ac:	701a      	strb	r2, [r3, #0]
    result[5] = p[6];
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	3305      	adds	r3, #5
 80032b2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80032b4:	7992      	ldrb	r2, [r2, #6]
 80032b6:	701a      	strb	r2, [r3, #0]
}
 80032b8:	bf00      	nop
 80032ba:	3760      	adds	r7, #96	; 0x60
 80032bc:	46bd      	mov	sp, r7
 80032be:	bd80      	pop	{r7, pc}

080032c0 <mavlink_get_channel_status>:
{
 80032c0:	b480      	push	{r7}
 80032c2:	b083      	sub	sp, #12
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	4603      	mov	r3, r0
 80032c8:	71fb      	strb	r3, [r7, #7]
	return &m_mavlink_status[chan];
 80032ca:	79fa      	ldrb	r2, [r7, #7]
 80032cc:	4613      	mov	r3, r2
 80032ce:	005b      	lsls	r3, r3, #1
 80032d0:	4413      	add	r3, r2
 80032d2:	00db      	lsls	r3, r3, #3
 80032d4:	4a03      	ldr	r2, [pc, #12]	; (80032e4 <mavlink_get_channel_status+0x24>)
 80032d6:	4413      	add	r3, r2
}
 80032d8:	4618      	mov	r0, r3
 80032da:	370c      	adds	r7, #12
 80032dc:	46bd      	mov	sp, r7
 80032de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e2:	4770      	bx	lr
 80032e4:	2000043c 	.word	0x2000043c

080032e8 <mavlink_sign_packet>:
{
 80032e8:	b5b0      	push	{r4, r5, r7, lr}
 80032ea:	b0a0      	sub	sp, #128	; 0x80
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	60f8      	str	r0, [r7, #12]
 80032f0:	60b9      	str	r1, [r7, #8]
 80032f2:	607a      	str	r2, [r7, #4]
 80032f4:	70fb      	strb	r3, [r7, #3]
	if (signing == NULL || !(signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING)) {
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d005      	beq.n	8003308 <mavlink_sign_packet+0x20>
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	781b      	ldrb	r3, [r3, #0]
 8003300:	f003 0301 	and.w	r3, r3, #1
 8003304:	2b00      	cmp	r3, #0
 8003306:	d101      	bne.n	800330c <mavlink_sign_packet+0x24>
	    return 0;
 8003308:	2300      	movs	r3, #0
 800330a:	e04f      	b.n	80033ac <mavlink_sign_packet+0xc4>
	signature[0] = signing->link_id;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	785a      	ldrb	r2, [r3, #1]
 8003310:	68bb      	ldr	r3, [r7, #8]
 8003312:	701a      	strb	r2, [r3, #0]
	tstamp.t64 = signing->timestamp;
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800331a:	e9c7 2304 	strd	r2, r3, [r7, #16]
	memcpy(&signature[1], tstamp.t8, 6);
 800331e:	68bb      	ldr	r3, [r7, #8]
 8003320:	3301      	adds	r3, #1
 8003322:	f107 0110 	add.w	r1, r7, #16
 8003326:	2206      	movs	r2, #6
 8003328:	4618      	mov	r0, r3
 800332a:	f00a f871 	bl	800d410 <memcpy>
	signing->timestamp++;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8003334:	1c54      	adds	r4, r2, #1
 8003336:	f143 0500 	adc.w	r5, r3, #0
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	e9c3 4502 	strd	r4, r5, [r3, #8]
	mavlink_sha256_init(&ctx);
 8003340:	f107 0318 	add.w	r3, r7, #24
 8003344:	4618      	mov	r0, r3
 8003346:	f7ff fc8d 	bl	8002c64 <mavlink_sha256_init>
	mavlink_sha256_update(&ctx, signing->secret_key, sizeof(signing->secret_key));
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	f103 0110 	add.w	r1, r3, #16
 8003350:	f107 0318 	add.w	r3, r7, #24
 8003354:	2220      	movs	r2, #32
 8003356:	4618      	mov	r0, r3
 8003358:	f7ff fe9c 	bl	8003094 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, header, header_len);
 800335c:	78fa      	ldrb	r2, [r7, #3]
 800335e:	f107 0318 	add.w	r3, r7, #24
 8003362:	6879      	ldr	r1, [r7, #4]
 8003364:	4618      	mov	r0, r3
 8003366:	f7ff fe95 	bl	8003094 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, packet, packet_len);
 800336a:	f897 2094 	ldrb.w	r2, [r7, #148]	; 0x94
 800336e:	f107 0318 	add.w	r3, r7, #24
 8003372:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003376:	4618      	mov	r0, r3
 8003378:	f7ff fe8c 	bl	8003094 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, crc, 2);
 800337c:	f107 0318 	add.w	r3, r7, #24
 8003380:	2202      	movs	r2, #2
 8003382:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
 8003386:	4618      	mov	r0, r3
 8003388:	f7ff fe84 	bl	8003094 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, signature, 7);
 800338c:	f107 0318 	add.w	r3, r7, #24
 8003390:	2207      	movs	r2, #7
 8003392:	68b9      	ldr	r1, [r7, #8]
 8003394:	4618      	mov	r0, r3
 8003396:	f7ff fe7d 	bl	8003094 <mavlink_sha256_update>
	mavlink_sha256_final_48(&ctx, &signature[7]);
 800339a:	68bb      	ldr	r3, [r7, #8]
 800339c:	1dda      	adds	r2, r3, #7
 800339e:	f107 0318 	add.w	r3, r7, #24
 80033a2:	4611      	mov	r1, r2
 80033a4:	4618      	mov	r0, r3
 80033a6:	f7ff fef4 	bl	8003192 <mavlink_sha256_final_48>
	return MAVLINK_SIGNATURE_BLOCK_LEN;
 80033aa:	230d      	movs	r3, #13
}
 80033ac:	4618      	mov	r0, r3
 80033ae:	3780      	adds	r7, #128	; 0x80
 80033b0:	46bd      	mov	sp, r7
 80033b2:	bdb0      	pop	{r4, r5, r7, pc}

080033b4 <_mav_trim_payload>:
{
 80033b4:	b480      	push	{r7}
 80033b6:	b083      	sub	sp, #12
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
 80033bc:	460b      	mov	r3, r1
 80033be:	70fb      	strb	r3, [r7, #3]
	while (length > 1 && payload[length-1] == 0) {
 80033c0:	e002      	b.n	80033c8 <_mav_trim_payload+0x14>
		length--;
 80033c2:	78fb      	ldrb	r3, [r7, #3]
 80033c4:	3b01      	subs	r3, #1
 80033c6:	70fb      	strb	r3, [r7, #3]
	while (length > 1 && payload[length-1] == 0) {
 80033c8:	78fb      	ldrb	r3, [r7, #3]
 80033ca:	2b01      	cmp	r3, #1
 80033cc:	d906      	bls.n	80033dc <_mav_trim_payload+0x28>
 80033ce:	78fb      	ldrb	r3, [r7, #3]
 80033d0:	3b01      	subs	r3, #1
 80033d2:	687a      	ldr	r2, [r7, #4]
 80033d4:	4413      	add	r3, r2
 80033d6:	781b      	ldrb	r3, [r3, #0]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d0f2      	beq.n	80033c2 <_mav_trim_payload+0xe>
	return length;
 80033dc:	78fb      	ldrb	r3, [r7, #3]
}
 80033de:	4618      	mov	r0, r3
 80033e0:	370c      	adds	r7, #12
 80033e2:	46bd      	mov	sp, r7
 80033e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e8:	4770      	bx	lr

080033ea <mavlink_finalize_message_buffer>:
{
 80033ea:	b5f0      	push	{r4, r5, r6, r7, lr}
 80033ec:	b08f      	sub	sp, #60	; 0x3c
 80033ee:	af04      	add	r7, sp, #16
 80033f0:	60f8      	str	r0, [r7, #12]
 80033f2:	607b      	str	r3, [r7, #4]
 80033f4:	460b      	mov	r3, r1
 80033f6:	72fb      	strb	r3, [r7, #11]
 80033f8:	4613      	mov	r3, r2
 80033fa:	72bb      	strb	r3, [r7, #10]
	bool mavlink1 = (status->flags & MAVLINK_STATUS_FLAG_OUT_MAVLINK1) != 0;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	7b1b      	ldrb	r3, [r3, #12]
 8003400:	f003 0302 	and.w	r3, r3, #2
 8003404:	2b00      	cmp	r3, #0
 8003406:	bf14      	ite	ne
 8003408:	2301      	movne	r3, #1
 800340a:	2300      	moveq	r3, #0
 800340c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 8003410:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8003414:	f083 0301 	eor.w	r3, r3, #1
 8003418:	b2db      	uxtb	r3, r3
 800341a:	2b00      	cmp	r3, #0
 800341c:	d00c      	beq.n	8003438 <mavlink_finalize_message_buffer+0x4e>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	691b      	ldr	r3, [r3, #16]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d008      	beq.n	8003438 <mavlink_finalize_message_buffer+0x4e>
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	691b      	ldr	r3, [r3, #16]
 800342a:	781b      	ldrb	r3, [r3, #0]
 800342c:	f003 0301 	and.w	r3, r3, #1
 8003430:	2b00      	cmp	r3, #0
 8003432:	d001      	beq.n	8003438 <mavlink_finalize_message_buffer+0x4e>
 8003434:	2301      	movs	r3, #1
 8003436:	e000      	b.n	800343a <mavlink_finalize_message_buffer+0x50>
 8003438:	2300      	movs	r3, #0
 800343a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800343e:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8003442:	f003 0301 	and.w	r3, r3, #1
 8003446:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	uint8_t signature_len = signing? MAVLINK_SIGNATURE_BLOCK_LEN : 0;
 800344a:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800344e:	2b00      	cmp	r3, #0
 8003450:	d001      	beq.n	8003456 <mavlink_finalize_message_buffer+0x6c>
 8003452:	230d      	movs	r3, #13
 8003454:	e000      	b.n	8003458 <mavlink_finalize_message_buffer+0x6e>
 8003456:	2300      	movs	r3, #0
 8003458:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
        uint8_t header_len = MAVLINK_CORE_HEADER_LEN+1;
 800345c:	230a      	movs	r3, #10
 800345e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (mavlink1) {
 8003462:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8003466:	2b00      	cmp	r3, #0
 8003468:	d006      	beq.n	8003478 <mavlink_finalize_message_buffer+0x8e>
		msg->magic = MAVLINK_STX_MAVLINK1;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	22fe      	movs	r2, #254	; 0xfe
 800346e:	709a      	strb	r2, [r3, #2]
		header_len = MAVLINK_CORE_HEADER_MAVLINK1_LEN+1;
 8003470:	2306      	movs	r3, #6
 8003472:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003476:	e002      	b.n	800347e <mavlink_finalize_message_buffer+0x94>
		msg->magic = MAVLINK_STX;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	22fd      	movs	r2, #253	; 0xfd
 800347c:	709a      	strb	r2, [r3, #2]
	msg->len = mavlink1?min_length:_mav_trim_payload(_MAV_PAYLOAD(msg), length);
 800347e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8003482:	2b00      	cmp	r3, #0
 8003484:	d10a      	bne.n	800349c <mavlink_finalize_message_buffer+0xb2>
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	330c      	adds	r3, #12
 800348a:	f897 2044 	ldrb.w	r2, [r7, #68]	; 0x44
 800348e:	4611      	mov	r1, r2
 8003490:	4618      	mov	r0, r3
 8003492:	f7ff ff8f 	bl	80033b4 <_mav_trim_payload>
 8003496:	4603      	mov	r3, r0
 8003498:	461a      	mov	r2, r3
 800349a:	e001      	b.n	80034a0 <mavlink_finalize_message_buffer+0xb6>
 800349c:	f897 2040 	ldrb.w	r2, [r7, #64]	; 0x40
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	70da      	strb	r2, [r3, #3]
	msg->sysid = system_id;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	7afa      	ldrb	r2, [r7, #11]
 80034a8:	71da      	strb	r2, [r3, #7]
	msg->compid = component_id;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	7aba      	ldrb	r2, [r7, #10]
 80034ae:	721a      	strb	r2, [r3, #8]
	msg->incompat_flags = 0;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	2200      	movs	r2, #0
 80034b4:	711a      	strb	r2, [r3, #4]
	if (signing) {
 80034b6:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d006      	beq.n	80034cc <mavlink_finalize_message_buffer+0xe2>
		msg->incompat_flags |= MAVLINK_IFLAG_SIGNED;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	791b      	ldrb	r3, [r3, #4]
 80034c2:	f043 0301 	orr.w	r3, r3, #1
 80034c6:	b2da      	uxtb	r2, r3
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	711a      	strb	r2, [r3, #4]
	msg->compat_flags = 0;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	2200      	movs	r2, #0
 80034d0:	715a      	strb	r2, [r3, #5]
	msg->seq = status->current_tx_seq;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	799a      	ldrb	r2, [r3, #6]
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	719a      	strb	r2, [r3, #6]
	status->current_tx_seq = status->current_tx_seq + 1;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	799b      	ldrb	r3, [r3, #6]
 80034de:	3301      	adds	r3, #1
 80034e0:	b2da      	uxtb	r2, r3
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	719a      	strb	r2, [r3, #6]
	buf[0] = msg->magic;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	789b      	ldrb	r3, [r3, #2]
 80034ea:	763b      	strb	r3, [r7, #24]
	buf[1] = msg->len;
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	78db      	ldrb	r3, [r3, #3]
 80034f0:	767b      	strb	r3, [r7, #25]
	if (mavlink1) {
 80034f2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d013      	beq.n	8003522 <mavlink_finalize_message_buffer+0x138>
		buf[2] = msg->seq;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	799b      	ldrb	r3, [r3, #6]
 80034fe:	76bb      	strb	r3, [r7, #26]
		buf[3] = msg->sysid;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	79db      	ldrb	r3, [r3, #7]
 8003504:	76fb      	strb	r3, [r7, #27]
		buf[4] = msg->compid;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	7a1b      	ldrb	r3, [r3, #8]
 800350a:	773b      	strb	r3, [r7, #28]
		buf[5] = msg->msgid & 0xFF;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	7a5a      	ldrb	r2, [r3, #9]
 8003510:	7a99      	ldrb	r1, [r3, #10]
 8003512:	0209      	lsls	r1, r1, #8
 8003514:	430a      	orrs	r2, r1
 8003516:	7adb      	ldrb	r3, [r3, #11]
 8003518:	041b      	lsls	r3, r3, #16
 800351a:	4313      	orrs	r3, r2
 800351c:	b2db      	uxtb	r3, r3
 800351e:	777b      	strb	r3, [r7, #29]
 8003520:	e030      	b.n	8003584 <mavlink_finalize_message_buffer+0x19a>
		buf[2] = msg->incompat_flags;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	791b      	ldrb	r3, [r3, #4]
 8003526:	76bb      	strb	r3, [r7, #26]
		buf[3] = msg->compat_flags;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	795b      	ldrb	r3, [r3, #5]
 800352c:	76fb      	strb	r3, [r7, #27]
		buf[4] = msg->seq;
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	799b      	ldrb	r3, [r3, #6]
 8003532:	773b      	strb	r3, [r7, #28]
		buf[5] = msg->sysid;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	79db      	ldrb	r3, [r3, #7]
 8003538:	777b      	strb	r3, [r7, #29]
		buf[6] = msg->compid;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	7a1b      	ldrb	r3, [r3, #8]
 800353e:	77bb      	strb	r3, [r7, #30]
		buf[7] = msg->msgid & 0xFF;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	7a5a      	ldrb	r2, [r3, #9]
 8003544:	7a99      	ldrb	r1, [r3, #10]
 8003546:	0209      	lsls	r1, r1, #8
 8003548:	430a      	orrs	r2, r1
 800354a:	7adb      	ldrb	r3, [r3, #11]
 800354c:	041b      	lsls	r3, r3, #16
 800354e:	4313      	orrs	r3, r2
 8003550:	b2db      	uxtb	r3, r3
 8003552:	77fb      	strb	r3, [r7, #31]
		buf[8] = (msg->msgid >> 8) & 0xFF;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	7a5a      	ldrb	r2, [r3, #9]
 8003558:	7a99      	ldrb	r1, [r3, #10]
 800355a:	0209      	lsls	r1, r1, #8
 800355c:	430a      	orrs	r2, r1
 800355e:	7adb      	ldrb	r3, [r3, #11]
 8003560:	041b      	lsls	r3, r3, #16
 8003562:	4313      	orrs	r3, r2
 8003564:	121b      	asrs	r3, r3, #8
 8003566:	b2db      	uxtb	r3, r3
 8003568:	f887 3020 	strb.w	r3, [r7, #32]
		buf[9] = (msg->msgid >> 16) & 0xFF;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	7a5a      	ldrb	r2, [r3, #9]
 8003570:	7a99      	ldrb	r1, [r3, #10]
 8003572:	0209      	lsls	r1, r1, #8
 8003574:	430a      	orrs	r2, r1
 8003576:	7adb      	ldrb	r3, [r3, #11]
 8003578:	041b      	lsls	r3, r3, #16
 800357a:	4313      	orrs	r3, r2
 800357c:	141b      	asrs	r3, r3, #16
 800357e:	b2db      	uxtb	r3, r3
 8003580:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	uint16_t checksum = crc_calculate(&buf[1], header_len-1);
 8003584:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003588:	b29b      	uxth	r3, r3
 800358a:	3b01      	subs	r3, #1
 800358c:	b29a      	uxth	r2, r3
 800358e:	f107 0318 	add.w	r3, r7, #24
 8003592:	3301      	adds	r3, #1
 8003594:	4611      	mov	r1, r2
 8003596:	4618      	mov	r0, r3
 8003598:	f7ff fb28 	bl	8002bec <crc_calculate>
 800359c:	4603      	mov	r3, r0
 800359e:	82fb      	strh	r3, [r7, #22]
	crc_accumulate_buffer(&checksum, _MAV_PAYLOAD(msg), msg->len);
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	f103 010c 	add.w	r1, r3, #12
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	78db      	ldrb	r3, [r3, #3]
 80035aa:	b29a      	uxth	r2, r3
 80035ac:	f107 0316 	add.w	r3, r7, #22
 80035b0:	4618      	mov	r0, r3
 80035b2:	f7ff fb3b 	bl	8002c2c <crc_accumulate_buffer>
	crc_accumulate(crc_extra, &checksum);
 80035b6:	f107 0216 	add.w	r2, r7, #22
 80035ba:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 80035be:	4611      	mov	r1, r2
 80035c0:	4618      	mov	r0, r3
 80035c2:	f7ff fad3 	bl	8002b6c <crc_accumulate>
	mavlink_ck_a(msg) = (uint8_t)(checksum & 0xFF);
 80035c6:	8af9      	ldrh	r1, [r7, #22]
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	330c      	adds	r3, #12
 80035cc:	68fa      	ldr	r2, [r7, #12]
 80035ce:	78d2      	ldrb	r2, [r2, #3]
 80035d0:	4413      	add	r3, r2
 80035d2:	b2ca      	uxtb	r2, r1
 80035d4:	701a      	strb	r2, [r3, #0]
	mavlink_ck_b(msg) = (uint8_t)(checksum >> 8);
 80035d6:	8afb      	ldrh	r3, [r7, #22]
 80035d8:	0a1b      	lsrs	r3, r3, #8
 80035da:	b299      	uxth	r1, r3
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	f103 020c 	add.w	r2, r3, #12
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	78db      	ldrb	r3, [r3, #3]
 80035e6:	3301      	adds	r3, #1
 80035e8:	4413      	add	r3, r2
 80035ea:	b2ca      	uxtb	r2, r1
 80035ec:	701a      	strb	r2, [r3, #0]
	msg->checksum = checksum;
 80035ee:	8afa      	ldrh	r2, [r7, #22]
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	801a      	strh	r2, [r3, #0]
	if (signing) {
 80035f4:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d01a      	beq.n	8003632 <mavlink_finalize_message_buffer+0x248>
		mavlink_sign_packet(status->signing,
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	691c      	ldr	r4, [r3, #16]
				    msg->signature,
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	f503 758b 	add.w	r5, r3, #278	; 0x116
				    (const uint8_t *)_MAV_PAYLOAD(msg), msg->len,
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	330c      	adds	r3, #12
		mavlink_sign_packet(status->signing,
 800360a:	68fa      	ldr	r2, [r7, #12]
 800360c:	78d2      	ldrb	r2, [r2, #3]
				    (const uint8_t *)_MAV_PAYLOAD(msg)+(uint16_t)msg->len);
 800360e:	68f9      	ldr	r1, [r7, #12]
 8003610:	310c      	adds	r1, #12
 8003612:	68f8      	ldr	r0, [r7, #12]
 8003614:	78c0      	ldrb	r0, [r0, #3]
		mavlink_sign_packet(status->signing,
 8003616:	4401      	add	r1, r0
 8003618:	f897 6027 	ldrb.w	r6, [r7, #39]	; 0x27
 800361c:	f107 0018 	add.w	r0, r7, #24
 8003620:	9102      	str	r1, [sp, #8]
 8003622:	9201      	str	r2, [sp, #4]
 8003624:	9300      	str	r3, [sp, #0]
 8003626:	4633      	mov	r3, r6
 8003628:	4602      	mov	r2, r0
 800362a:	4629      	mov	r1, r5
 800362c:	4620      	mov	r0, r4
 800362e:	f7ff fe5b 	bl	80032e8 <mavlink_sign_packet>
	return msg->len + header_len + 2 + signature_len;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	78db      	ldrb	r3, [r3, #3]
 8003636:	b29a      	uxth	r2, r3
 8003638:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800363c:	b29b      	uxth	r3, r3
 800363e:	4413      	add	r3, r2
 8003640:	b29a      	uxth	r2, r3
 8003642:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003646:	b29b      	uxth	r3, r3
 8003648:	4413      	add	r3, r2
 800364a:	b29b      	uxth	r3, r3
 800364c:	3302      	adds	r3, #2
 800364e:	b29b      	uxth	r3, r3
}
 8003650:	4618      	mov	r0, r3
 8003652:	372c      	adds	r7, #44	; 0x2c
 8003654:	46bd      	mov	sp, r7
 8003656:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003658 <mavlink_finalize_message_chan>:
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b088      	sub	sp, #32
 800365c:	af04      	add	r7, sp, #16
 800365e:	6078      	str	r0, [r7, #4]
 8003660:	4608      	mov	r0, r1
 8003662:	4611      	mov	r1, r2
 8003664:	461a      	mov	r2, r3
 8003666:	4603      	mov	r3, r0
 8003668:	70fb      	strb	r3, [r7, #3]
 800366a:	460b      	mov	r3, r1
 800366c:	70bb      	strb	r3, [r7, #2]
 800366e:	4613      	mov	r3, r2
 8003670:	707b      	strb	r3, [r7, #1]
	mavlink_status_t *status = mavlink_get_channel_status(chan);
 8003672:	787b      	ldrb	r3, [r7, #1]
 8003674:	4618      	mov	r0, r3
 8003676:	f7ff fe23 	bl	80032c0 <mavlink_get_channel_status>
 800367a:	60f8      	str	r0, [r7, #12]
	return mavlink_finalize_message_buffer(msg, system_id, component_id, status, min_length, length, crc_extra);
 800367c:	78ba      	ldrb	r2, [r7, #2]
 800367e:	78f9      	ldrb	r1, [r7, #3]
 8003680:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003684:	9302      	str	r3, [sp, #8]
 8003686:	7f3b      	ldrb	r3, [r7, #28]
 8003688:	9301      	str	r3, [sp, #4]
 800368a:	7e3b      	ldrb	r3, [r7, #24]
 800368c:	9300      	str	r3, [sp, #0]
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	6878      	ldr	r0, [r7, #4]
 8003692:	f7ff feaa 	bl	80033ea <mavlink_finalize_message_buffer>
 8003696:	4603      	mov	r3, r0
}
 8003698:	4618      	mov	r0, r3
 800369a:	3710      	adds	r7, #16
 800369c:	46bd      	mov	sp, r7
 800369e:	bd80      	pop	{r7, pc}

080036a0 <mavlink_finalize_message>:
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b086      	sub	sp, #24
 80036a4:	af04      	add	r7, sp, #16
 80036a6:	6078      	str	r0, [r7, #4]
 80036a8:	4608      	mov	r0, r1
 80036aa:	4611      	mov	r1, r2
 80036ac:	461a      	mov	r2, r3
 80036ae:	4603      	mov	r3, r0
 80036b0:	70fb      	strb	r3, [r7, #3]
 80036b2:	460b      	mov	r3, r1
 80036b4:	70bb      	strb	r3, [r7, #2]
 80036b6:	4613      	mov	r3, r2
 80036b8:	707b      	strb	r3, [r7, #1]
    return mavlink_finalize_message_chan(msg, system_id, component_id, MAVLINK_COMM_0, min_length, length, crc_extra);
 80036ba:	78ba      	ldrb	r2, [r7, #2]
 80036bc:	78f9      	ldrb	r1, [r7, #3]
 80036be:	7d3b      	ldrb	r3, [r7, #20]
 80036c0:	9302      	str	r3, [sp, #8]
 80036c2:	7c3b      	ldrb	r3, [r7, #16]
 80036c4:	9301      	str	r3, [sp, #4]
 80036c6:	787b      	ldrb	r3, [r7, #1]
 80036c8:	9300      	str	r3, [sp, #0]
 80036ca:	2300      	movs	r3, #0
 80036cc:	6878      	ldr	r0, [r7, #4]
 80036ce:	f7ff ffc3 	bl	8003658 <mavlink_finalize_message_chan>
 80036d2:	4603      	mov	r3, r0
}
 80036d4:	4618      	mov	r0, r3
 80036d6:	3708      	adds	r7, #8
 80036d8:	46bd      	mov	sp, r7
 80036da:	bd80      	pop	{r7, pc}

080036dc <mavlink_msg_to_send_buffer>:
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b086      	sub	sp, #24
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
 80036e4:	6039      	str	r1, [r7, #0]
        uint8_t length = msg->len;
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	78db      	ldrb	r3, [r3, #3]
 80036ea:	73fb      	strb	r3, [r7, #15]
	if (msg->magic == MAVLINK_STX_MAVLINK1) {
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	789b      	ldrb	r3, [r3, #2]
 80036f0:	2bfe      	cmp	r3, #254	; 0xfe
 80036f2:	d13a      	bne.n	800376a <mavlink_msg_to_send_buffer+0x8e>
		signature_len = 0;
 80036f4:	2300      	movs	r3, #0
 80036f6:	75fb      	strb	r3, [r7, #23]
		header_len = MAVLINK_CORE_HEADER_MAVLINK1_LEN;
 80036f8:	2305      	movs	r3, #5
 80036fa:	75bb      	strb	r3, [r7, #22]
		buf[0] = msg->magic;
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	789a      	ldrb	r2, [r3, #2]
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	701a      	strb	r2, [r3, #0]
		buf[1] = length;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	3301      	adds	r3, #1
 8003708:	7bfa      	ldrb	r2, [r7, #15]
 800370a:	701a      	strb	r2, [r3, #0]
		buf[2] = msg->seq;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	3302      	adds	r3, #2
 8003710:	683a      	ldr	r2, [r7, #0]
 8003712:	7992      	ldrb	r2, [r2, #6]
 8003714:	701a      	strb	r2, [r3, #0]
		buf[3] = msg->sysid;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	3303      	adds	r3, #3
 800371a:	683a      	ldr	r2, [r7, #0]
 800371c:	79d2      	ldrb	r2, [r2, #7]
 800371e:	701a      	strb	r2, [r3, #0]
		buf[4] = msg->compid;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	3304      	adds	r3, #4
 8003724:	683a      	ldr	r2, [r7, #0]
 8003726:	7a12      	ldrb	r2, [r2, #8]
 8003728:	701a      	strb	r2, [r3, #0]
		buf[5] = msg->msgid & 0xFF;
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	7a5a      	ldrb	r2, [r3, #9]
 800372e:	7a99      	ldrb	r1, [r3, #10]
 8003730:	0209      	lsls	r1, r1, #8
 8003732:	430a      	orrs	r2, r1
 8003734:	7adb      	ldrb	r3, [r3, #11]
 8003736:	041b      	lsls	r3, r3, #16
 8003738:	4313      	orrs	r3, r2
 800373a:	461a      	mov	r2, r3
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	3305      	adds	r3, #5
 8003740:	b2d2      	uxtb	r2, r2
 8003742:	701a      	strb	r2, [r3, #0]
		memcpy(&buf[6], _MAV_PAYLOAD(msg), msg->len);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	1d98      	adds	r0, r3, #6
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	f103 010c 	add.w	r1, r3, #12
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	78db      	ldrb	r3, [r3, #3]
 8003752:	461a      	mov	r2, r3
 8003754:	f009 fe5c 	bl	800d410 <memcpy>
		ck = buf + header_len + 1 + (uint16_t)msg->len;
 8003758:	7dbb      	ldrb	r3, [r7, #22]
 800375a:	683a      	ldr	r2, [r7, #0]
 800375c:	78d2      	ldrb	r2, [r2, #3]
 800375e:	4413      	add	r3, r2
 8003760:	3301      	adds	r3, #1
 8003762:	687a      	ldr	r2, [r7, #4]
 8003764:	4413      	add	r3, r2
 8003766:	613b      	str	r3, [r7, #16]
 8003768:	e06c      	b.n	8003844 <mavlink_msg_to_send_buffer+0x168>
		length = _mav_trim_payload(_MAV_PAYLOAD(msg), length);
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	330c      	adds	r3, #12
 800376e:	7bfa      	ldrb	r2, [r7, #15]
 8003770:	4611      	mov	r1, r2
 8003772:	4618      	mov	r0, r3
 8003774:	f7ff fe1e 	bl	80033b4 <_mav_trim_payload>
 8003778:	4603      	mov	r3, r0
 800377a:	73fb      	strb	r3, [r7, #15]
		header_len = MAVLINK_CORE_HEADER_LEN;
 800377c:	2309      	movs	r3, #9
 800377e:	75bb      	strb	r3, [r7, #22]
		buf[0] = msg->magic;
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	789a      	ldrb	r2, [r3, #2]
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	701a      	strb	r2, [r3, #0]
		buf[1] = length;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	3301      	adds	r3, #1
 800378c:	7bfa      	ldrb	r2, [r7, #15]
 800378e:	701a      	strb	r2, [r3, #0]
		buf[2] = msg->incompat_flags;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	3302      	adds	r3, #2
 8003794:	683a      	ldr	r2, [r7, #0]
 8003796:	7912      	ldrb	r2, [r2, #4]
 8003798:	701a      	strb	r2, [r3, #0]
		buf[3] = msg->compat_flags;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	3303      	adds	r3, #3
 800379e:	683a      	ldr	r2, [r7, #0]
 80037a0:	7952      	ldrb	r2, [r2, #5]
 80037a2:	701a      	strb	r2, [r3, #0]
		buf[4] = msg->seq;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	3304      	adds	r3, #4
 80037a8:	683a      	ldr	r2, [r7, #0]
 80037aa:	7992      	ldrb	r2, [r2, #6]
 80037ac:	701a      	strb	r2, [r3, #0]
		buf[5] = msg->sysid;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	3305      	adds	r3, #5
 80037b2:	683a      	ldr	r2, [r7, #0]
 80037b4:	79d2      	ldrb	r2, [r2, #7]
 80037b6:	701a      	strb	r2, [r3, #0]
		buf[6] = msg->compid;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	3306      	adds	r3, #6
 80037bc:	683a      	ldr	r2, [r7, #0]
 80037be:	7a12      	ldrb	r2, [r2, #8]
 80037c0:	701a      	strb	r2, [r3, #0]
		buf[7] = msg->msgid & 0xFF;
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	7a5a      	ldrb	r2, [r3, #9]
 80037c6:	7a99      	ldrb	r1, [r3, #10]
 80037c8:	0209      	lsls	r1, r1, #8
 80037ca:	430a      	orrs	r2, r1
 80037cc:	7adb      	ldrb	r3, [r3, #11]
 80037ce:	041b      	lsls	r3, r3, #16
 80037d0:	4313      	orrs	r3, r2
 80037d2:	461a      	mov	r2, r3
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	3307      	adds	r3, #7
 80037d8:	b2d2      	uxtb	r2, r2
 80037da:	701a      	strb	r2, [r3, #0]
		buf[8] = (msg->msgid >> 8) & 0xFF;
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	7a5a      	ldrb	r2, [r3, #9]
 80037e0:	7a99      	ldrb	r1, [r3, #10]
 80037e2:	0209      	lsls	r1, r1, #8
 80037e4:	430a      	orrs	r2, r1
 80037e6:	7adb      	ldrb	r3, [r3, #11]
 80037e8:	041b      	lsls	r3, r3, #16
 80037ea:	4313      	orrs	r3, r2
 80037ec:	121a      	asrs	r2, r3, #8
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	3308      	adds	r3, #8
 80037f2:	b2d2      	uxtb	r2, r2
 80037f4:	701a      	strb	r2, [r3, #0]
		buf[9] = (msg->msgid >> 16) & 0xFF;
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	7a5a      	ldrb	r2, [r3, #9]
 80037fa:	7a99      	ldrb	r1, [r3, #10]
 80037fc:	0209      	lsls	r1, r1, #8
 80037fe:	430a      	orrs	r2, r1
 8003800:	7adb      	ldrb	r3, [r3, #11]
 8003802:	041b      	lsls	r3, r3, #16
 8003804:	4313      	orrs	r3, r2
 8003806:	141a      	asrs	r2, r3, #16
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	3309      	adds	r3, #9
 800380c:	b2d2      	uxtb	r2, r2
 800380e:	701a      	strb	r2, [r3, #0]
		memcpy(&buf[10], _MAV_PAYLOAD(msg), length);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	f103 000a 	add.w	r0, r3, #10
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	330c      	adds	r3, #12
 800381a:	7bfa      	ldrb	r2, [r7, #15]
 800381c:	4619      	mov	r1, r3
 800381e:	f009 fdf7 	bl	800d410 <memcpy>
		ck = buf + header_len + 1 + (uint16_t)length;
 8003822:	7dba      	ldrb	r2, [r7, #22]
 8003824:	7bfb      	ldrb	r3, [r7, #15]
 8003826:	4413      	add	r3, r2
 8003828:	3301      	adds	r3, #1
 800382a:	687a      	ldr	r2, [r7, #4]
 800382c:	4413      	add	r3, r2
 800382e:	613b      	str	r3, [r7, #16]
		signature_len = (msg->incompat_flags & MAVLINK_IFLAG_SIGNED)?MAVLINK_SIGNATURE_BLOCK_LEN:0;
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	791b      	ldrb	r3, [r3, #4]
 8003834:	f003 0301 	and.w	r3, r3, #1
 8003838:	2b00      	cmp	r3, #0
 800383a:	d001      	beq.n	8003840 <mavlink_msg_to_send_buffer+0x164>
 800383c:	230d      	movs	r3, #13
 800383e:	e000      	b.n	8003842 <mavlink_msg_to_send_buffer+0x166>
 8003840:	2300      	movs	r3, #0
 8003842:	75fb      	strb	r3, [r7, #23]
	ck[0] = (uint8_t)(msg->checksum & 0xFF);
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	881b      	ldrh	r3, [r3, #0]
 8003848:	b29b      	uxth	r3, r3
 800384a:	b2da      	uxtb	r2, r3
 800384c:	693b      	ldr	r3, [r7, #16]
 800384e:	701a      	strb	r2, [r3, #0]
	ck[1] = (uint8_t)(msg->checksum >> 8);
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	881b      	ldrh	r3, [r3, #0]
 8003854:	b29b      	uxth	r3, r3
 8003856:	0a1b      	lsrs	r3, r3, #8
 8003858:	b29a      	uxth	r2, r3
 800385a:	693b      	ldr	r3, [r7, #16]
 800385c:	3301      	adds	r3, #1
 800385e:	b2d2      	uxtb	r2, r2
 8003860:	701a      	strb	r2, [r3, #0]
	if (signature_len > 0) {
 8003862:	7dfb      	ldrb	r3, [r7, #23]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d008      	beq.n	800387a <mavlink_msg_to_send_buffer+0x19e>
		memcpy(&ck[2], msg->signature, signature_len);
 8003868:	693b      	ldr	r3, [r7, #16]
 800386a:	1c98      	adds	r0, r3, #2
 800386c:	683b      	ldr	r3, [r7, #0]
 800386e:	f503 738b 	add.w	r3, r3, #278	; 0x116
 8003872:	7dfa      	ldrb	r2, [r7, #23]
 8003874:	4619      	mov	r1, r3
 8003876:	f009 fdcb 	bl	800d410 <memcpy>
	return header_len + 1 + 2 + (uint16_t)length + (uint16_t)signature_len;
 800387a:	7dbb      	ldrb	r3, [r7, #22]
 800387c:	b29a      	uxth	r2, r3
 800387e:	7bfb      	ldrb	r3, [r7, #15]
 8003880:	b29b      	uxth	r3, r3
 8003882:	4413      	add	r3, r2
 8003884:	b29a      	uxth	r2, r3
 8003886:	7dfb      	ldrb	r3, [r7, #23]
 8003888:	b29b      	uxth	r3, r3
 800388a:	4413      	add	r3, r2
 800388c:	b29b      	uxth	r3, r3
 800388e:	3303      	adds	r3, #3
 8003890:	b29b      	uxth	r3, r3
}
 8003892:	4618      	mov	r0, r3
 8003894:	3718      	adds	r7, #24
 8003896:	46bd      	mov	sp, r7
 8003898:	bd80      	pop	{r7, pc}

0800389a <mavlink_msg_raw_imu_pack>:
 * @param temperature [cdegC] Temperature, 0: IMU does not provide temperature values. If the IMU is at 0C it must send 1 (0.01C).
 * @return length of the message in bytes (excluding serial stream start sign)
 */
static inline uint16_t mavlink_msg_raw_imu_pack(uint8_t system_id, uint8_t component_id, mavlink_message_t* msg,
                               uint64_t time_usec, int16_t xacc, int16_t yacc, int16_t zacc, int16_t xgyro, int16_t ygyro, int16_t zgyro, int16_t xmag, int16_t ymag, int16_t zmag, uint8_t id, int16_t temperature)
{
 800389a:	b5b0      	push	{r4, r5, r7, lr}
 800389c:	b08c      	sub	sp, #48	; 0x30
 800389e:	af02      	add	r7, sp, #8
 80038a0:	4603      	mov	r3, r0
 80038a2:	603a      	str	r2, [r7, #0]
 80038a4:	71fb      	strb	r3, [r7, #7]
 80038a6:	460b      	mov	r3, r1
 80038a8:	71bb      	strb	r3, [r7, #6]
    _mav_put_int16_t(buf, 27, temperature);

        memcpy(_MAV_PAYLOAD_NON_CONST(msg), buf, MAVLINK_MSG_ID_RAW_IMU_LEN);
#else
    mavlink_raw_imu_t packet;
    packet.time_usec = time_usec;
 80038aa:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80038ae:	e9c7 2302 	strd	r2, r3, [r7, #8]
    packet.xacc = xacc;
 80038b2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80038b6:	823b      	strh	r3, [r7, #16]
    packet.yacc = yacc;
 80038b8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80038bc:	827b      	strh	r3, [r7, #18]
    packet.zacc = zacc;
 80038be:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80038c2:	82bb      	strh	r3, [r7, #20]
    packet.xgyro = xgyro;
 80038c4:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80038c8:	82fb      	strh	r3, [r7, #22]
    packet.ygyro = ygyro;
 80038ca:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80038ce:	833b      	strh	r3, [r7, #24]
    packet.zgyro = zgyro;
 80038d0:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80038d4:	837b      	strh	r3, [r7, #26]
    packet.xmag = xmag;
 80038d6:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 80038da:	83bb      	strh	r3, [r7, #28]
    packet.ymag = ymag;
 80038dc:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 80038e0:	83fb      	strh	r3, [r7, #30]
    packet.zmag = zmag;
 80038e2:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 80038e6:	843b      	strh	r3, [r7, #32]
    packet.id = id;
 80038e8:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 80038ec:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    packet.temperature = temperature;
 80038f0:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 80038f4:	f8a7 3023 	strh.w	r3, [r7, #35]	; 0x23

        memcpy(_MAV_PAYLOAD_NON_CONST(msg), &packet, MAVLINK_MSG_ID_RAW_IMU_LEN);
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	330c      	adds	r3, #12
 80038fc:	461d      	mov	r5, r3
 80038fe:	f107 0408 	add.w	r4, r7, #8
 8003902:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003904:	6028      	str	r0, [r5, #0]
 8003906:	6069      	str	r1, [r5, #4]
 8003908:	60aa      	str	r2, [r5, #8]
 800390a:	60eb      	str	r3, [r5, #12]
 800390c:	cc07      	ldmia	r4!, {r0, r1, r2}
 800390e:	6128      	str	r0, [r5, #16]
 8003910:	6169      	str	r1, [r5, #20]
 8003912:	61aa      	str	r2, [r5, #24]
 8003914:	7823      	ldrb	r3, [r4, #0]
 8003916:	772b      	strb	r3, [r5, #28]
#endif

    msg->msgid = MAVLINK_MSG_ID_RAW_IMU;
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	2200      	movs	r2, #0
 800391c:	f042 021b 	orr.w	r2, r2, #27
 8003920:	725a      	strb	r2, [r3, #9]
 8003922:	2200      	movs	r2, #0
 8003924:	729a      	strb	r2, [r3, #10]
 8003926:	2200      	movs	r2, #0
 8003928:	72da      	strb	r2, [r3, #11]
    return mavlink_finalize_message(msg, system_id, component_id, MAVLINK_MSG_ID_RAW_IMU_MIN_LEN, MAVLINK_MSG_ID_RAW_IMU_LEN, MAVLINK_MSG_ID_RAW_IMU_CRC);
 800392a:	79ba      	ldrb	r2, [r7, #6]
 800392c:	79f9      	ldrb	r1, [r7, #7]
 800392e:	2390      	movs	r3, #144	; 0x90
 8003930:	9301      	str	r3, [sp, #4]
 8003932:	231d      	movs	r3, #29
 8003934:	9300      	str	r3, [sp, #0]
 8003936:	231a      	movs	r3, #26
 8003938:	6838      	ldr	r0, [r7, #0]
 800393a:	f7ff feb1 	bl	80036a0 <mavlink_finalize_message>
 800393e:	4603      	mov	r3, r0
}
 8003940:	4618      	mov	r0, r3
 8003942:	3728      	adds	r7, #40	; 0x28
 8003944:	46bd      	mov	sp, r7
 8003946:	bdb0      	pop	{r4, r5, r7, pc}

08003948 <mavlink_msg_raw_imu_encode>:
 * @param component_id ID of this component (e.g. 200 for IMU)
 * @param msg The MAVLink message to compress the data into
 * @param raw_imu C-struct to read the message contents from
 */
static inline uint16_t mavlink_msg_raw_imu_encode(uint8_t system_id, uint8_t component_id, mavlink_message_t* msg, const mavlink_raw_imu_t* raw_imu)
{
 8003948:	b5f0      	push	{r4, r5, r6, r7, lr}
 800394a:	b099      	sub	sp, #100	; 0x64
 800394c:	af0e      	add	r7, sp, #56	; 0x38
 800394e:	623a      	str	r2, [r7, #32]
 8003950:	61fb      	str	r3, [r7, #28]
 8003952:	4603      	mov	r3, r0
 8003954:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003958:	460b      	mov	r3, r1
 800395a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    return mavlink_msg_raw_imu_pack(system_id, component_id, msg, raw_imu->time_usec, raw_imu->xacc, raw_imu->yacc, raw_imu->zacc, raw_imu->xgyro, raw_imu->ygyro, raw_imu->zgyro, raw_imu->xmag, raw_imu->ymag, raw_imu->zmag, raw_imu->id, raw_imu->temperature);
 800395e:	69fb      	ldr	r3, [r7, #28]
 8003960:	6818      	ldr	r0, [r3, #0]
 8003962:	6859      	ldr	r1, [r3, #4]
 8003964:	69fb      	ldr	r3, [r7, #28]
 8003966:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800396a:	b21a      	sxth	r2, r3
 800396c:	69fb      	ldr	r3, [r7, #28]
 800396e:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8003972:	b21d      	sxth	r5, r3
 8003974:	69fb      	ldr	r3, [r7, #28]
 8003976:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800397a:	b21e      	sxth	r6, r3
 800397c:	69fb      	ldr	r3, [r7, #28]
 800397e:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8003982:	b21b      	sxth	r3, r3
 8003984:	61bb      	str	r3, [r7, #24]
 8003986:	69fb      	ldr	r3, [r7, #28]
 8003988:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 800398c:	b21c      	sxth	r4, r3
 800398e:	617c      	str	r4, [r7, #20]
 8003990:	69fb      	ldr	r3, [r7, #28]
 8003992:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8003996:	b21c      	sxth	r4, r3
 8003998:	613c      	str	r4, [r7, #16]
 800399a:	69fb      	ldr	r3, [r7, #28]
 800399c:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80039a0:	fa0f fc83 	sxth.w	ip, r3
 80039a4:	4664      	mov	r4, ip
 80039a6:	60fc      	str	r4, [r7, #12]
 80039a8:	69fb      	ldr	r3, [r7, #28]
 80039aa:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 80039ae:	fa0f fc83 	sxth.w	ip, r3
 80039b2:	4664      	mov	r4, ip
 80039b4:	60bc      	str	r4, [r7, #8]
 80039b6:	69fb      	ldr	r3, [r7, #28]
 80039b8:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 80039bc:	fa0f fc83 	sxth.w	ip, r3
 80039c0:	4664      	mov	r4, ip
 80039c2:	607c      	str	r4, [r7, #4]
 80039c4:	69fb      	ldr	r3, [r7, #28]
 80039c6:	f893 c01a 	ldrb.w	ip, [r3, #26]
 80039ca:	4664      	mov	r4, ip
 80039cc:	603c      	str	r4, [r7, #0]
 80039ce:	69fb      	ldr	r3, [r7, #28]
 80039d0:	f9b3 301b 	ldrsh.w	r3, [r3, #27]
 80039d4:	b21b      	sxth	r3, r3
 80039d6:	f897 c026 	ldrb.w	ip, [r7, #38]	; 0x26
 80039da:	f897 4027 	ldrb.w	r4, [r7, #39]	; 0x27
 80039de:	930c      	str	r3, [sp, #48]	; 0x30
 80039e0:	683b      	ldr	r3, [r7, #0]
 80039e2:	930b      	str	r3, [sp, #44]	; 0x2c
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	930a      	str	r3, [sp, #40]	; 0x28
 80039e8:	68bb      	ldr	r3, [r7, #8]
 80039ea:	9309      	str	r3, [sp, #36]	; 0x24
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	9308      	str	r3, [sp, #32]
 80039f0:	693b      	ldr	r3, [r7, #16]
 80039f2:	9307      	str	r3, [sp, #28]
 80039f4:	697b      	ldr	r3, [r7, #20]
 80039f6:	9306      	str	r3, [sp, #24]
 80039f8:	69bb      	ldr	r3, [r7, #24]
 80039fa:	9305      	str	r3, [sp, #20]
 80039fc:	9604      	str	r6, [sp, #16]
 80039fe:	9503      	str	r5, [sp, #12]
 8003a00:	9202      	str	r2, [sp, #8]
 8003a02:	e9cd 0100 	strd	r0, r1, [sp]
 8003a06:	6a3a      	ldr	r2, [r7, #32]
 8003a08:	4661      	mov	r1, ip
 8003a0a:	4620      	mov	r0, r4
 8003a0c:	f7ff ff45 	bl	800389a <mavlink_msg_raw_imu_pack>
 8003a10:	4603      	mov	r3, r0
}
 8003a12:	4618      	mov	r0, r3
 8003a14:	372c      	adds	r7, #44	; 0x2c
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003a1a <MPU6050_Init>:
    .Q_bias = 0.003f,
    .R_measure = 0.03f,
};

uint8_t MPU6050_Init(I2C_HandleTypeDef *I2Cx)
{
 8003a1a:	b580      	push	{r7, lr}
 8003a1c:	b088      	sub	sp, #32
 8003a1e:	af04      	add	r7, sp, #16
 8003a20:	6078      	str	r0, [r7, #4]
	MX_GPIO_Init();
 8003a22:	f000 ff5f 	bl	80048e4 <MX_GPIO_Init>
	MX_I2C2_Init();
 8003a26:	f000 ffd5 	bl	80049d4 <MX_I2C2_Init>
    uint8_t check;
    uint8_t Data;

    // check device ID WHO_AM_I

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, i2c_timeout);
 8003a2a:	2364      	movs	r3, #100	; 0x64
 8003a2c:	9302      	str	r3, [sp, #8]
 8003a2e:	2301      	movs	r3, #1
 8003a30:	9301      	str	r3, [sp, #4]
 8003a32:	f107 030f 	add.w	r3, r7, #15
 8003a36:	9300      	str	r3, [sp, #0]
 8003a38:	2301      	movs	r3, #1
 8003a3a:	2275      	movs	r2, #117	; 0x75
 8003a3c:	21d0      	movs	r1, #208	; 0xd0
 8003a3e:	6878      	ldr	r0, [r7, #4]
 8003a40:	f002 fbe2 	bl	8006208 <HAL_I2C_Mem_Read>

    if (check == 104) // 0x68 will be returned by the sensor if everything goes well
 8003a44:	7bfb      	ldrb	r3, [r7, #15]
 8003a46:	2b68      	cmp	r3, #104	; 0x68
 8003a48:	d15b      	bne.n	8003b02 <MPU6050_Init+0xe8>
    {
        // power management register 0X6B we should write all 0's to wake the sensor up
        Data = 0;
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, i2c_timeout);
 8003a4e:	2364      	movs	r3, #100	; 0x64
 8003a50:	9302      	str	r3, [sp, #8]
 8003a52:	2301      	movs	r3, #1
 8003a54:	9301      	str	r3, [sp, #4]
 8003a56:	f107 030e 	add.w	r3, r7, #14
 8003a5a:	9300      	str	r3, [sp, #0]
 8003a5c:	2301      	movs	r3, #1
 8003a5e:	226b      	movs	r2, #107	; 0x6b
 8003a60:	21d0      	movs	r1, #208	; 0xd0
 8003a62:	6878      	ldr	r0, [r7, #4]
 8003a64:	f002 fad6 	bl	8006014 <HAL_I2C_Mem_Write>

        // Set DATA RATE of 1KHz by writing SMPLRT_DIV register
        Data = 0x07;
 8003a68:	2307      	movs	r3, #7
 8003a6a:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, i2c_timeout);
 8003a6c:	2364      	movs	r3, #100	; 0x64
 8003a6e:	9302      	str	r3, [sp, #8]
 8003a70:	2301      	movs	r3, #1
 8003a72:	9301      	str	r3, [sp, #4]
 8003a74:	f107 030e 	add.w	r3, r7, #14
 8003a78:	9300      	str	r3, [sp, #0]
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	2219      	movs	r2, #25
 8003a7e:	21d0      	movs	r1, #208	; 0xd0
 8003a80:	6878      	ldr	r0, [r7, #4]
 8003a82:	f002 fac7 	bl	8006014 <HAL_I2C_Mem_Write>

        // Set accelerometer configuration in ACCEL_CONFIG Register
        // XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  2g
        Data = 0x00;
 8003a86:	2300      	movs	r3, #0
 8003a88:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8003a8a:	2364      	movs	r3, #100	; 0x64
 8003a8c:	9302      	str	r3, [sp, #8]
 8003a8e:	2301      	movs	r3, #1
 8003a90:	9301      	str	r3, [sp, #4]
 8003a92:	f107 030e 	add.w	r3, r7, #14
 8003a96:	9300      	str	r3, [sp, #0]
 8003a98:	2301      	movs	r3, #1
 8003a9a:	221c      	movs	r2, #28
 8003a9c:	21d0      	movs	r1, #208	; 0xd0
 8003a9e:	6878      	ldr	r0, [r7, #4]
 8003aa0:	f002 fab8 	bl	8006014 <HAL_I2C_Mem_Write>

        // Set Gyroscopic configuration in GYRO_CONFIG Register
        // XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 ->  250 /s
        Data = 0x00;
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8003aa8:	2364      	movs	r3, #100	; 0x64
 8003aaa:	9302      	str	r3, [sp, #8]
 8003aac:	2301      	movs	r3, #1
 8003aae:	9301      	str	r3, [sp, #4]
 8003ab0:	f107 030e 	add.w	r3, r7, #14
 8003ab4:	9300      	str	r3, [sp, #0]
 8003ab6:	2301      	movs	r3, #1
 8003ab8:	221b      	movs	r2, #27
 8003aba:	21d0      	movs	r1, #208	; 0xd0
 8003abc:	6878      	ldr	r0, [r7, #4]
 8003abe:	f002 faa9 	bl	8006014 <HAL_I2C_Mem_Write>

        // Set INT Level
        Data = 0x90;
 8003ac2:	2390      	movs	r3, #144	; 0x90
 8003ac4:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, 0x37, 1, &Data, 1, i2c_timeout);
 8003ac6:	2364      	movs	r3, #100	; 0x64
 8003ac8:	9302      	str	r3, [sp, #8]
 8003aca:	2301      	movs	r3, #1
 8003acc:	9301      	str	r3, [sp, #4]
 8003ace:	f107 030e 	add.w	r3, r7, #14
 8003ad2:	9300      	str	r3, [sp, #0]
 8003ad4:	2301      	movs	r3, #1
 8003ad6:	2237      	movs	r2, #55	; 0x37
 8003ad8:	21d0      	movs	r1, #208	; 0xd0
 8003ada:	6878      	ldr	r0, [r7, #4]
 8003adc:	f002 fa9a 	bl	8006014 <HAL_I2C_Mem_Write>
        // Set interrupt
        Data = 0x01;
 8003ae0:	2301      	movs	r3, #1
 8003ae2:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, INT_ENABLE_REG, 1, &Data, 1, i2c_timeout);
 8003ae4:	2364      	movs	r3, #100	; 0x64
 8003ae6:	9302      	str	r3, [sp, #8]
 8003ae8:	2301      	movs	r3, #1
 8003aea:	9301      	str	r3, [sp, #4]
 8003aec:	f107 030e 	add.w	r3, r7, #14
 8003af0:	9300      	str	r3, [sp, #0]
 8003af2:	2301      	movs	r3, #1
 8003af4:	2238      	movs	r2, #56	; 0x38
 8003af6:	21d0      	movs	r1, #208	; 0xd0
 8003af8:	6878      	ldr	r0, [r7, #4]
 8003afa:	f002 fa8b 	bl	8006014 <HAL_I2C_Mem_Write>
        return 0;
 8003afe:	2300      	movs	r3, #0
 8003b00:	e000      	b.n	8003b04 <MPU6050_Init+0xea>
    }
    return 1;
 8003b02:	2301      	movs	r3, #1
}
 8003b04:	4618      	mov	r0, r3
 8003b06:	3710      	adds	r7, #16
 8003b08:	46bd      	mov	sp, r7
 8003b0a:	bd80      	pop	{r7, pc}
 8003b0c:	0000      	movs	r0, r0
	...

08003b10 <MPU6050_Read_All>:
    temp = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
    DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
}

void MPU6050_Read_All(I2C_HandleTypeDef *I2Cx, MPU6050_t *DataStruct)
{
 8003b10:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003b14:	b094      	sub	sp, #80	; 0x50
 8003b16:	af04      	add	r7, sp, #16
 8003b18:	6078      	str	r0, [r7, #4]
 8003b1a:	6039      	str	r1, [r7, #0]
    uint8_t Rec_Data[14];
    int16_t temp;

    // Read 14 BYTES of data starting from ACCEL_XOUT_H register

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 14, i2c_timeout);
 8003b1c:	2364      	movs	r3, #100	; 0x64
 8003b1e:	9302      	str	r3, [sp, #8]
 8003b20:	230e      	movs	r3, #14
 8003b22:	9301      	str	r3, [sp, #4]
 8003b24:	f107 0308 	add.w	r3, r7, #8
 8003b28:	9300      	str	r3, [sp, #0]
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	223b      	movs	r2, #59	; 0x3b
 8003b2e:	21d0      	movs	r1, #208	; 0xd0
 8003b30:	6878      	ldr	r0, [r7, #4]
 8003b32:	f002 fb69 	bl	8006208 <HAL_I2C_Mem_Read>

    DataStruct->Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
 8003b36:	7a3b      	ldrb	r3, [r7, #8]
 8003b38:	021b      	lsls	r3, r3, #8
 8003b3a:	b21a      	sxth	r2, r3
 8003b3c:	7a7b      	ldrb	r3, [r7, #9]
 8003b3e:	b21b      	sxth	r3, r3
 8003b40:	4313      	orrs	r3, r2
 8003b42:	b21a      	sxth	r2, r3
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	801a      	strh	r2, [r3, #0]
    DataStruct->Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data[3]);
 8003b48:	7abb      	ldrb	r3, [r7, #10]
 8003b4a:	021b      	lsls	r3, r3, #8
 8003b4c:	b21a      	sxth	r2, r3
 8003b4e:	7afb      	ldrb	r3, [r7, #11]
 8003b50:	b21b      	sxth	r3, r3
 8003b52:	4313      	orrs	r3, r2
 8003b54:	b21a      	sxth	r2, r3
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	805a      	strh	r2, [r3, #2]
    DataStruct->Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data[5]);
 8003b5a:	7b3b      	ldrb	r3, [r7, #12]
 8003b5c:	021b      	lsls	r3, r3, #8
 8003b5e:	b21a      	sxth	r2, r3
 8003b60:	7b7b      	ldrb	r3, [r7, #13]
 8003b62:	b21b      	sxth	r3, r3
 8003b64:	4313      	orrs	r3, r2
 8003b66:	b21a      	sxth	r2, r3
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	809a      	strh	r2, [r3, #4]
    temp = (int16_t)(Rec_Data[6] << 8 | Rec_Data[7]);
 8003b6c:	7bbb      	ldrb	r3, [r7, #14]
 8003b6e:	021b      	lsls	r3, r3, #8
 8003b70:	b21a      	sxth	r2, r3
 8003b72:	7bfb      	ldrb	r3, [r7, #15]
 8003b74:	b21b      	sxth	r3, r3
 8003b76:	4313      	orrs	r3, r2
 8003b78:	86fb      	strh	r3, [r7, #54]	; 0x36
    DataStruct->Gyro_X_RAW = (int16_t)(Rec_Data[8] << 8 | Rec_Data[9]);
 8003b7a:	7c3b      	ldrb	r3, [r7, #16]
 8003b7c:	021b      	lsls	r3, r3, #8
 8003b7e:	b21a      	sxth	r2, r3
 8003b80:	7c7b      	ldrb	r3, [r7, #17]
 8003b82:	b21b      	sxth	r3, r3
 8003b84:	4313      	orrs	r3, r2
 8003b86:	b21a      	sxth	r2, r3
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	841a      	strh	r2, [r3, #32]
    DataStruct->Gyro_Y_RAW = (int16_t)(Rec_Data[10] << 8 | Rec_Data[11]);
 8003b8c:	7cbb      	ldrb	r3, [r7, #18]
 8003b8e:	021b      	lsls	r3, r3, #8
 8003b90:	b21a      	sxth	r2, r3
 8003b92:	7cfb      	ldrb	r3, [r7, #19]
 8003b94:	b21b      	sxth	r3, r3
 8003b96:	4313      	orrs	r3, r2
 8003b98:	b21a      	sxth	r2, r3
 8003b9a:	683b      	ldr	r3, [r7, #0]
 8003b9c:	845a      	strh	r2, [r3, #34]	; 0x22
    DataStruct->Gyro_Z_RAW = (int16_t)(Rec_Data[12] << 8 | Rec_Data[13]);
 8003b9e:	7d3b      	ldrb	r3, [r7, #20]
 8003ba0:	021b      	lsls	r3, r3, #8
 8003ba2:	b21a      	sxth	r2, r3
 8003ba4:	7d7b      	ldrb	r3, [r7, #21]
 8003ba6:	b21b      	sxth	r3, r3
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	b21a      	sxth	r2, r3
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	849a      	strh	r2, [r3, #36]	; 0x24

    DataStruct->Ax = DataStruct->Accel_X_RAW / 16384.0;
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	f7fc fccc 	bl	8000554 <__aeabi_i2d>
 8003bbc:	f04f 0200 	mov.w	r2, #0
 8003bc0:	4bbd      	ldr	r3, [pc, #756]	; (8003eb8 <MPU6050_Read_All+0x3a8>)
 8003bc2:	f7fc fe5b 	bl	800087c <__aeabi_ddiv>
 8003bc6:	4602      	mov	r2, r0
 8003bc8:	460b      	mov	r3, r1
 8003bca:	6839      	ldr	r1, [r7, #0]
 8003bcc:	e9c1 2302 	strd	r2, r3, [r1, #8]
    DataStruct->Ay = DataStruct->Accel_Y_RAW / 16384.0;
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	f7fc fcbc 	bl	8000554 <__aeabi_i2d>
 8003bdc:	f04f 0200 	mov.w	r2, #0
 8003be0:	4bb5      	ldr	r3, [pc, #724]	; (8003eb8 <MPU6050_Read_All+0x3a8>)
 8003be2:	f7fc fe4b 	bl	800087c <__aeabi_ddiv>
 8003be6:	4602      	mov	r2, r0
 8003be8:	460b      	mov	r3, r1
 8003bea:	6839      	ldr	r1, [r7, #0]
 8003bec:	e9c1 2304 	strd	r2, r3, [r1, #16]
    DataStruct->Az = DataStruct->Accel_Z_RAW / Accel_Z_corrector;
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	f7fc fcac 	bl	8000554 <__aeabi_i2d>
 8003bfc:	a3a8      	add	r3, pc, #672	; (adr r3, 8003ea0 <MPU6050_Read_All+0x390>)
 8003bfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c02:	f7fc fe3b 	bl	800087c <__aeabi_ddiv>
 8003c06:	4602      	mov	r2, r0
 8003c08:	460b      	mov	r3, r1
 8003c0a:	6839      	ldr	r1, [r7, #0]
 8003c0c:	e9c1 2306 	strd	r2, r3, [r1, #24]
    DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
 8003c10:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8003c14:	ee07 3a90 	vmov	s15, r3
 8003c18:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003c1c:	eddf 6aa7 	vldr	s13, [pc, #668]	; 8003ebc <MPU6050_Read_All+0x3ac>
 8003c20:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003c24:	ed9f 7aa6 	vldr	s14, [pc, #664]	; 8003ec0 <MPU6050_Read_All+0x3b0>
 8003c28:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
    DataStruct->Gx = DataStruct->Gyro_X_RAW / 131.0;
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8003c38:	4618      	mov	r0, r3
 8003c3a:	f7fc fc8b 	bl	8000554 <__aeabi_i2d>
 8003c3e:	a39a      	add	r3, pc, #616	; (adr r3, 8003ea8 <MPU6050_Read_All+0x398>)
 8003c40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c44:	f7fc fe1a 	bl	800087c <__aeabi_ddiv>
 8003c48:	4602      	mov	r2, r0
 8003c4a:	460b      	mov	r3, r1
 8003c4c:	6839      	ldr	r1, [r7, #0]
 8003c4e:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    DataStruct->Gy = DataStruct->Gyro_Y_RAW / 131.0;
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 8003c58:	4618      	mov	r0, r3
 8003c5a:	f7fc fc7b 	bl	8000554 <__aeabi_i2d>
 8003c5e:	a392      	add	r3, pc, #584	; (adr r3, 8003ea8 <MPU6050_Read_All+0x398>)
 8003c60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c64:	f7fc fe0a 	bl	800087c <__aeabi_ddiv>
 8003c68:	4602      	mov	r2, r0
 8003c6a:	460b      	mov	r3, r1
 8003c6c:	6839      	ldr	r1, [r7, #0]
 8003c6e:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    DataStruct->Gz = DataStruct->Gyro_Z_RAW / 131.0;
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 8003c78:	4618      	mov	r0, r3
 8003c7a:	f7fc fc6b 	bl	8000554 <__aeabi_i2d>
 8003c7e:	a38a      	add	r3, pc, #552	; (adr r3, 8003ea8 <MPU6050_Read_All+0x398>)
 8003c80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c84:	f7fc fdfa 	bl	800087c <__aeabi_ddiv>
 8003c88:	4602      	mov	r2, r0
 8003c8a:	460b      	mov	r3, r1
 8003c8c:	6839      	ldr	r1, [r7, #0]
 8003c8e:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38

    // Kalman angle solve
    double dt = (double)(HAL_GetTick() - timer) / 1000;
 8003c92:	f001 fd23 	bl	80056dc <HAL_GetTick>
 8003c96:	4602      	mov	r2, r0
 8003c98:	4b8a      	ldr	r3, [pc, #552]	; (8003ec4 <MPU6050_Read_All+0x3b4>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	1ad3      	subs	r3, r2, r3
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	f7fc fc48 	bl	8000534 <__aeabi_ui2d>
 8003ca4:	f04f 0200 	mov.w	r2, #0
 8003ca8:	4b87      	ldr	r3, [pc, #540]	; (8003ec8 <MPU6050_Read_All+0x3b8>)
 8003caa:	f7fc fde7 	bl	800087c <__aeabi_ddiv>
 8003cae:	4602      	mov	r2, r0
 8003cb0:	460b      	mov	r3, r1
 8003cb2:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    timer = HAL_GetTick();
 8003cb6:	f001 fd11 	bl	80056dc <HAL_GetTick>
 8003cba:	4603      	mov	r3, r0
 8003cbc:	4a81      	ldr	r2, [pc, #516]	; (8003ec4 <MPU6050_Read_All+0x3b4>)
 8003cbe:	6013      	str	r3, [r2, #0]
    double roll;
    double roll_sqrt = sqrt(
        DataStruct->Accel_X_RAW * DataStruct->Accel_X_RAW + DataStruct->Accel_Z_RAW * DataStruct->Accel_Z_RAW);
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003cc6:	461a      	mov	r2, r3
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003cce:	fb03 f202 	mul.w	r2, r3, r2
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003cd8:	4619      	mov	r1, r3
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003ce0:	fb01 f303 	mul.w	r3, r1, r3
 8003ce4:	4413      	add	r3, r2
    double roll_sqrt = sqrt(
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	f7fc fc34 	bl	8000554 <__aeabi_i2d>
 8003cec:	4602      	mov	r2, r0
 8003cee:	460b      	mov	r3, r1
 8003cf0:	ec43 2b10 	vmov	d0, r2, r3
 8003cf4:	f00e fde7 	bl	80128c6 <sqrt>
 8003cf8:	ed87 0b08 	vstr	d0, [r7, #32]
    if (roll_sqrt != 0.0)
 8003cfc:	f04f 0200 	mov.w	r2, #0
 8003d00:	f04f 0300 	mov.w	r3, #0
 8003d04:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8003d08:	f7fc fef6 	bl	8000af8 <__aeabi_dcmpeq>
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d11f      	bne.n	8003d52 <MPU6050_Read_All+0x242>
    {
        roll = atan(DataStruct->Accel_Y_RAW / roll_sqrt) * RAD_TO_DEG;
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8003d18:	4618      	mov	r0, r3
 8003d1a:	f7fc fc1b 	bl	8000554 <__aeabi_i2d>
 8003d1e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003d22:	f7fc fdab 	bl	800087c <__aeabi_ddiv>
 8003d26:	4602      	mov	r2, r0
 8003d28:	460b      	mov	r3, r1
 8003d2a:	ec43 2b17 	vmov	d7, r2, r3
 8003d2e:	eeb0 0a47 	vmov.f32	s0, s14
 8003d32:	eef0 0a67 	vmov.f32	s1, s15
 8003d36:	f00e fc1b 	bl	8012570 <atan>
 8003d3a:	ec51 0b10 	vmov	r0, r1, d0
 8003d3e:	a35c      	add	r3, pc, #368	; (adr r3, 8003eb0 <MPU6050_Read_All+0x3a0>)
 8003d40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d44:	f7fc fc70 	bl	8000628 <__aeabi_dmul>
 8003d48:	4602      	mov	r2, r0
 8003d4a:	460b      	mov	r3, r1
 8003d4c:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 8003d50:	e005      	b.n	8003d5e <MPU6050_Read_All+0x24e>
    }
    else
    {
        roll = 0.0;
 8003d52:	f04f 0200 	mov.w	r2, #0
 8003d56:	f04f 0300 	mov.w	r3, #0
 8003d5a:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    }
    double pitch = atan2(-DataStruct->Accel_X_RAW, DataStruct->Accel_Z_RAW) * RAD_TO_DEG;
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003d64:	425b      	negs	r3, r3
 8003d66:	4618      	mov	r0, r3
 8003d68:	f7fc fbf4 	bl	8000554 <__aeabi_i2d>
 8003d6c:	4682      	mov	sl, r0
 8003d6e:	468b      	mov	fp, r1
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003d76:	4618      	mov	r0, r3
 8003d78:	f7fc fbec 	bl	8000554 <__aeabi_i2d>
 8003d7c:	4602      	mov	r2, r0
 8003d7e:	460b      	mov	r3, r1
 8003d80:	ec43 2b11 	vmov	d1, r2, r3
 8003d84:	ec4b ab10 	vmov	d0, sl, fp
 8003d88:	f00e fd9b 	bl	80128c2 <atan2>
 8003d8c:	ec51 0b10 	vmov	r0, r1, d0
 8003d90:	a347      	add	r3, pc, #284	; (adr r3, 8003eb0 <MPU6050_Read_All+0x3a0>)
 8003d92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d96:	f7fc fc47 	bl	8000628 <__aeabi_dmul>
 8003d9a:	4602      	mov	r2, r0
 8003d9c:	460b      	mov	r3, r1
 8003d9e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if ((pitch < -90 && DataStruct->KalmanAngleY > 90) || (pitch > 90 && DataStruct->KalmanAngleY < -90))
 8003da2:	f04f 0200 	mov.w	r2, #0
 8003da6:	4b49      	ldr	r3, [pc, #292]	; (8003ecc <MPU6050_Read_All+0x3bc>)
 8003da8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8003dac:	f7fc feae 	bl	8000b0c <__aeabi_dcmplt>
 8003db0:	4603      	mov	r3, r0
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d00a      	beq.n	8003dcc <MPU6050_Read_All+0x2bc>
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8003dbc:	f04f 0200 	mov.w	r2, #0
 8003dc0:	4b43      	ldr	r3, [pc, #268]	; (8003ed0 <MPU6050_Read_All+0x3c0>)
 8003dc2:	f7fc fec1 	bl	8000b48 <__aeabi_dcmpgt>
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d114      	bne.n	8003df6 <MPU6050_Read_All+0x2e6>
 8003dcc:	f04f 0200 	mov.w	r2, #0
 8003dd0:	4b3f      	ldr	r3, [pc, #252]	; (8003ed0 <MPU6050_Read_All+0x3c0>)
 8003dd2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8003dd6:	f7fc feb7 	bl	8000b48 <__aeabi_dcmpgt>
 8003dda:	4603      	mov	r3, r0
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d015      	beq.n	8003e0c <MPU6050_Read_All+0x2fc>
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8003de6:	f04f 0200 	mov.w	r2, #0
 8003dea:	4b38      	ldr	r3, [pc, #224]	; (8003ecc <MPU6050_Read_All+0x3bc>)
 8003dec:	f7fc fe8e 	bl	8000b0c <__aeabi_dcmplt>
 8003df0:	4603      	mov	r3, r0
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d00a      	beq.n	8003e0c <MPU6050_Read_All+0x2fc>
    {
        KalmanY.angle = pitch;
 8003df6:	4937      	ldr	r1, [pc, #220]	; (8003ed4 <MPU6050_Read_All+0x3c4>)
 8003df8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003dfc:	e9c1 2306 	strd	r2, r3, [r1, #24]
        DataStruct->KalmanAngleY = pitch;
 8003e00:	6839      	ldr	r1, [r7, #0]
 8003e02:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003e06:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 8003e0a:	e014      	b.n	8003e36 <MPU6050_Read_All+0x326>
    }
    else
    {
        DataStruct->KalmanAngleY = Kalman_getAngle(&KalmanY, pitch, DataStruct->Gy, dt);
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	ed93 7b0c 	vldr	d7, [r3, #48]	; 0x30
 8003e12:	ed97 2b0a 	vldr	d2, [r7, #40]	; 0x28
 8003e16:	eeb0 1a47 	vmov.f32	s2, s14
 8003e1a:	eef0 1a67 	vmov.f32	s3, s15
 8003e1e:	ed97 0b06 	vldr	d0, [r7, #24]
 8003e22:	482c      	ldr	r0, [pc, #176]	; (8003ed4 <MPU6050_Read_All+0x3c4>)
 8003e24:	f000 f85a 	bl	8003edc <Kalman_getAngle>
 8003e28:	eeb0 7a40 	vmov.f32	s14, s0
 8003e2c:	eef0 7a60 	vmov.f32	s15, s1
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	ed83 7b14 	vstr	d7, [r3, #80]	; 0x50
    }
    if (fabs(DataStruct->KalmanAngleY) > 90)
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 8003e3c:	4690      	mov	r8, r2
 8003e3e:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 8003e42:	f04f 0200 	mov.w	r2, #0
 8003e46:	4b22      	ldr	r3, [pc, #136]	; (8003ed0 <MPU6050_Read_All+0x3c0>)
 8003e48:	4640      	mov	r0, r8
 8003e4a:	4649      	mov	r1, r9
 8003e4c:	f7fc fe7c 	bl	8000b48 <__aeabi_dcmpgt>
 8003e50:	4603      	mov	r3, r0
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d008      	beq.n	8003e68 <MPU6050_Read_All+0x358>
        DataStruct->Gx = -DataStruct->Gx;
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8003e5c:	4614      	mov	r4, r2
 8003e5e:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	e9c3 450a 	strd	r4, r5, [r3, #40]	; 0x28
    DataStruct->KalmanAngleX = Kalman_getAngle(&KalmanX, roll, DataStruct->Gx, dt);
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	ed93 7b0a 	vldr	d7, [r3, #40]	; 0x28
 8003e6e:	ed97 2b0a 	vldr	d2, [r7, #40]	; 0x28
 8003e72:	eeb0 1a47 	vmov.f32	s2, s14
 8003e76:	eef0 1a67 	vmov.f32	s3, s15
 8003e7a:	ed97 0b0e 	vldr	d0, [r7, #56]	; 0x38
 8003e7e:	4816      	ldr	r0, [pc, #88]	; (8003ed8 <MPU6050_Read_All+0x3c8>)
 8003e80:	f000 f82c 	bl	8003edc <Kalman_getAngle>
 8003e84:	eeb0 7a40 	vmov.f32	s14, s0
 8003e88:	eef0 7a60 	vmov.f32	s15, s1
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	ed83 7b12 	vstr	d7, [r3, #72]	; 0x48
}
 8003e92:	bf00      	nop
 8003e94:	3740      	adds	r7, #64	; 0x40
 8003e96:	46bd      	mov	sp, r7
 8003e98:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e9c:	f3af 8000 	nop.w
 8003ea0:	00000000 	.word	0x00000000
 8003ea4:	40cc2900 	.word	0x40cc2900
 8003ea8:	00000000 	.word	0x00000000
 8003eac:	40606000 	.word	0x40606000
 8003eb0:	1a63c1f8 	.word	0x1a63c1f8
 8003eb4:	404ca5dc 	.word	0x404ca5dc
 8003eb8:	40d00000 	.word	0x40d00000
 8003ebc:	43aa0000 	.word	0x43aa0000
 8003ec0:	42121eb8 	.word	0x42121eb8
 8003ec4:	20000438 	.word	0x20000438
 8003ec8:	408f4000 	.word	0x408f4000
 8003ecc:	c0568000 	.word	0xc0568000
 8003ed0:	40568000 	.word	0x40568000
 8003ed4:	20000048 	.word	0x20000048
 8003ed8:	20000000 	.word	0x20000000

08003edc <Kalman_getAngle>:

double Kalman_getAngle(Kalman_t *Kalman, double newAngle, double newRate, double dt)
{
 8003edc:	b5b0      	push	{r4, r5, r7, lr}
 8003ede:	b096      	sub	sp, #88	; 0x58
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	61f8      	str	r0, [r7, #28]
 8003ee4:	ed87 0b04 	vstr	d0, [r7, #16]
 8003ee8:	ed87 1b02 	vstr	d1, [r7, #8]
 8003eec:	ed87 2b00 	vstr	d2, [r7]
    double rate = newRate - Kalman->bias;
 8003ef0:	69fb      	ldr	r3, [r7, #28]
 8003ef2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003ef6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003efa:	f7fc f9dd 	bl	80002b8 <__aeabi_dsub>
 8003efe:	4602      	mov	r2, r0
 8003f00:	460b      	mov	r3, r1
 8003f02:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
    Kalman->angle += dt * rate;
 8003f06:	69fb      	ldr	r3, [r7, #28]
 8003f08:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8003f0c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003f10:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003f14:	f7fc fb88 	bl	8000628 <__aeabi_dmul>
 8003f18:	4602      	mov	r2, r0
 8003f1a:	460b      	mov	r3, r1
 8003f1c:	4620      	mov	r0, r4
 8003f1e:	4629      	mov	r1, r5
 8003f20:	f7fc f9cc 	bl	80002bc <__adddf3>
 8003f24:	4602      	mov	r2, r0
 8003f26:	460b      	mov	r3, r1
 8003f28:	69f9      	ldr	r1, [r7, #28]
 8003f2a:	e9c1 2306 	strd	r2, r3, [r1, #24]

    Kalman->P[0][0] += dt * (dt * Kalman->P[1][1] - Kalman->P[0][1] - Kalman->P[1][0] + Kalman->Q_angle);
 8003f2e:	69fb      	ldr	r3, [r7, #28]
 8003f30:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 8003f34:	69fb      	ldr	r3, [r7, #28]
 8003f36:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8003f3a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003f3e:	f7fc fb73 	bl	8000628 <__aeabi_dmul>
 8003f42:	4602      	mov	r2, r0
 8003f44:	460b      	mov	r3, r1
 8003f46:	4610      	mov	r0, r2
 8003f48:	4619      	mov	r1, r3
 8003f4a:	69fb      	ldr	r3, [r7, #28]
 8003f4c:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8003f50:	f7fc f9b2 	bl	80002b8 <__aeabi_dsub>
 8003f54:	4602      	mov	r2, r0
 8003f56:	460b      	mov	r3, r1
 8003f58:	4610      	mov	r0, r2
 8003f5a:	4619      	mov	r1, r3
 8003f5c:	69fb      	ldr	r3, [r7, #28]
 8003f5e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8003f62:	f7fc f9a9 	bl	80002b8 <__aeabi_dsub>
 8003f66:	4602      	mov	r2, r0
 8003f68:	460b      	mov	r3, r1
 8003f6a:	4610      	mov	r0, r2
 8003f6c:	4619      	mov	r1, r3
 8003f6e:	69fb      	ldr	r3, [r7, #28]
 8003f70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f74:	f7fc f9a2 	bl	80002bc <__adddf3>
 8003f78:	4602      	mov	r2, r0
 8003f7a:	460b      	mov	r3, r1
 8003f7c:	4610      	mov	r0, r2
 8003f7e:	4619      	mov	r1, r3
 8003f80:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003f84:	f7fc fb50 	bl	8000628 <__aeabi_dmul>
 8003f88:	4602      	mov	r2, r0
 8003f8a:	460b      	mov	r3, r1
 8003f8c:	4620      	mov	r0, r4
 8003f8e:	4629      	mov	r1, r5
 8003f90:	f7fc f994 	bl	80002bc <__adddf3>
 8003f94:	4602      	mov	r2, r0
 8003f96:	460b      	mov	r3, r1
 8003f98:	69f9      	ldr	r1, [r7, #28]
 8003f9a:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    Kalman->P[0][1] -= dt * Kalman->P[1][1];
 8003f9e:	69fb      	ldr	r3, [r7, #28]
 8003fa0:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 8003fa4:	69fb      	ldr	r3, [r7, #28]
 8003fa6:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8003faa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003fae:	f7fc fb3b 	bl	8000628 <__aeabi_dmul>
 8003fb2:	4602      	mov	r2, r0
 8003fb4:	460b      	mov	r3, r1
 8003fb6:	4620      	mov	r0, r4
 8003fb8:	4629      	mov	r1, r5
 8003fba:	f7fc f97d 	bl	80002b8 <__aeabi_dsub>
 8003fbe:	4602      	mov	r2, r0
 8003fc0:	460b      	mov	r3, r1
 8003fc2:	69f9      	ldr	r1, [r7, #28]
 8003fc4:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    Kalman->P[1][0] -= dt * Kalman->P[1][1];
 8003fc8:	69fb      	ldr	r3, [r7, #28]
 8003fca:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 8003fce:	69fb      	ldr	r3, [r7, #28]
 8003fd0:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8003fd4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003fd8:	f7fc fb26 	bl	8000628 <__aeabi_dmul>
 8003fdc:	4602      	mov	r2, r0
 8003fde:	460b      	mov	r3, r1
 8003fe0:	4620      	mov	r0, r4
 8003fe2:	4629      	mov	r1, r5
 8003fe4:	f7fc f968 	bl	80002b8 <__aeabi_dsub>
 8003fe8:	4602      	mov	r2, r0
 8003fea:	460b      	mov	r3, r1
 8003fec:	69f9      	ldr	r1, [r7, #28]
 8003fee:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
    Kalman->P[1][1] += Kalman->Q_bias * dt;
 8003ff2:	69fb      	ldr	r3, [r7, #28]
 8003ff4:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	; 0x40
 8003ff8:	69fb      	ldr	r3, [r7, #28]
 8003ffa:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8003ffe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004002:	f7fc fb11 	bl	8000628 <__aeabi_dmul>
 8004006:	4602      	mov	r2, r0
 8004008:	460b      	mov	r3, r1
 800400a:	4620      	mov	r0, r4
 800400c:	4629      	mov	r1, r5
 800400e:	f7fc f955 	bl	80002bc <__adddf3>
 8004012:	4602      	mov	r2, r0
 8004014:	460b      	mov	r3, r1
 8004016:	69f9      	ldr	r1, [r7, #28]
 8004018:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40

    double S = Kalman->P[0][0] + Kalman->R_measure;
 800401c:	69fb      	ldr	r3, [r7, #28]
 800401e:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8004022:	69fb      	ldr	r3, [r7, #28]
 8004024:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8004028:	f7fc f948 	bl	80002bc <__adddf3>
 800402c:	4602      	mov	r2, r0
 800402e:	460b      	mov	r3, r1
 8004030:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
    double K[2];
    K[0] = Kalman->P[0][0] / S;
 8004034:	69fb      	ldr	r3, [r7, #28]
 8004036:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 800403a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800403e:	f7fc fc1d 	bl	800087c <__aeabi_ddiv>
 8004042:	4602      	mov	r2, r0
 8004044:	460b      	mov	r3, r1
 8004046:	e9c7 2308 	strd	r2, r3, [r7, #32]
    K[1] = Kalman->P[1][0] / S;
 800404a:	69fb      	ldr	r3, [r7, #28]
 800404c:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8004050:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004054:	f7fc fc12 	bl	800087c <__aeabi_ddiv>
 8004058:	4602      	mov	r2, r0
 800405a:	460b      	mov	r3, r1
 800405c:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

    double y = newAngle - Kalman->angle;
 8004060:	69fb      	ldr	r3, [r7, #28]
 8004062:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8004066:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800406a:	f7fc f925 	bl	80002b8 <__aeabi_dsub>
 800406e:	4602      	mov	r2, r0
 8004070:	460b      	mov	r3, r1
 8004072:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    Kalman->angle += K[0] * y;
 8004076:	69fb      	ldr	r3, [r7, #28]
 8004078:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 800407c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8004080:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004084:	f7fc fad0 	bl	8000628 <__aeabi_dmul>
 8004088:	4602      	mov	r2, r0
 800408a:	460b      	mov	r3, r1
 800408c:	4620      	mov	r0, r4
 800408e:	4629      	mov	r1, r5
 8004090:	f7fc f914 	bl	80002bc <__adddf3>
 8004094:	4602      	mov	r2, r0
 8004096:	460b      	mov	r3, r1
 8004098:	69f9      	ldr	r1, [r7, #28]
 800409a:	e9c1 2306 	strd	r2, r3, [r1, #24]
    Kalman->bias += K[1] * y;
 800409e:	69fb      	ldr	r3, [r7, #28]
 80040a0:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 80040a4:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80040a8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80040ac:	f7fc fabc 	bl	8000628 <__aeabi_dmul>
 80040b0:	4602      	mov	r2, r0
 80040b2:	460b      	mov	r3, r1
 80040b4:	4620      	mov	r0, r4
 80040b6:	4629      	mov	r1, r5
 80040b8:	f7fc f900 	bl	80002bc <__adddf3>
 80040bc:	4602      	mov	r2, r0
 80040be:	460b      	mov	r3, r1
 80040c0:	69f9      	ldr	r1, [r7, #28]
 80040c2:	e9c1 2308 	strd	r2, r3, [r1, #32]

    double P00_temp = Kalman->P[0][0];
 80040c6:	69fb      	ldr	r3, [r7, #28]
 80040c8:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 80040cc:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    double P01_temp = Kalman->P[0][1];
 80040d0:	69fb      	ldr	r3, [r7, #28]
 80040d2:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 80040d6:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

    Kalman->P[0][0] -= K[0] * P00_temp;
 80040da:	69fb      	ldr	r3, [r7, #28]
 80040dc:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 80040e0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80040e4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80040e8:	f7fc fa9e 	bl	8000628 <__aeabi_dmul>
 80040ec:	4602      	mov	r2, r0
 80040ee:	460b      	mov	r3, r1
 80040f0:	4620      	mov	r0, r4
 80040f2:	4629      	mov	r1, r5
 80040f4:	f7fc f8e0 	bl	80002b8 <__aeabi_dsub>
 80040f8:	4602      	mov	r2, r0
 80040fa:	460b      	mov	r3, r1
 80040fc:	69f9      	ldr	r1, [r7, #28]
 80040fe:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    Kalman->P[0][1] -= K[0] * P01_temp;
 8004102:	69fb      	ldr	r3, [r7, #28]
 8004104:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 8004108:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800410c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8004110:	f7fc fa8a 	bl	8000628 <__aeabi_dmul>
 8004114:	4602      	mov	r2, r0
 8004116:	460b      	mov	r3, r1
 8004118:	4620      	mov	r0, r4
 800411a:	4629      	mov	r1, r5
 800411c:	f7fc f8cc 	bl	80002b8 <__aeabi_dsub>
 8004120:	4602      	mov	r2, r0
 8004122:	460b      	mov	r3, r1
 8004124:	69f9      	ldr	r1, [r7, #28]
 8004126:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    Kalman->P[1][0] -= K[1] * P00_temp;
 800412a:	69fb      	ldr	r3, [r7, #28]
 800412c:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 8004130:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8004134:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004138:	f7fc fa76 	bl	8000628 <__aeabi_dmul>
 800413c:	4602      	mov	r2, r0
 800413e:	460b      	mov	r3, r1
 8004140:	4620      	mov	r0, r4
 8004142:	4629      	mov	r1, r5
 8004144:	f7fc f8b8 	bl	80002b8 <__aeabi_dsub>
 8004148:	4602      	mov	r2, r0
 800414a:	460b      	mov	r3, r1
 800414c:	69f9      	ldr	r1, [r7, #28]
 800414e:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
    Kalman->P[1][1] -= K[1] * P01_temp;
 8004152:	69fb      	ldr	r3, [r7, #28]
 8004154:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	; 0x40
 8004158:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800415c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8004160:	f7fc fa62 	bl	8000628 <__aeabi_dmul>
 8004164:	4602      	mov	r2, r0
 8004166:	460b      	mov	r3, r1
 8004168:	4620      	mov	r0, r4
 800416a:	4629      	mov	r1, r5
 800416c:	f7fc f8a4 	bl	80002b8 <__aeabi_dsub>
 8004170:	4602      	mov	r2, r0
 8004172:	460b      	mov	r3, r1
 8004174:	69f9      	ldr	r1, [r7, #28]
 8004176:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40

    return Kalman->angle;
 800417a:	69fb      	ldr	r3, [r7, #28]
 800417c:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8004180:	ec43 2b17 	vmov	d7, r2, r3
};
 8004184:	eeb0 0a47 	vmov.f32	s0, s14
 8004188:	eef0 0a67 	vmov.f32	s1, s15
 800418c:	3758      	adds	r7, #88	; 0x58
 800418e:	46bd      	mov	sp, r7
 8004190:	bdb0      	pop	{r4, r5, r7, pc}
	...

08004194 <Transmit_raw_data_IMU>:

uint8_t Data_Ready(){
	return HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4);
}

void Transmit_raw_data_IMU(MPU6050_t* Datastruct, mavlink_raw_imu_t raw_imu){
 8004194:	b084      	sub	sp, #16
 8004196:	b590      	push	{r4, r7, lr}
 8004198:	b0e5      	sub	sp, #404	; 0x194
 800419a:	af00      	add	r7, sp, #0
 800419c:	f507 74c8 	add.w	r4, r7, #400	; 0x190
 80041a0:	f5a4 74c6 	sub.w	r4, r4, #396	; 0x18c
 80041a4:	6020      	str	r0, [r4, #0]
 80041a6:	f507 70d2 	add.w	r0, r7, #420	; 0x1a4
 80041aa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	mavlink_message_t msg;
	uint8_t _buffer[100];
	raw_imu.id = 0;
 80041ae:	2300      	movs	r3, #0
 80041b0:	f887 31be 	strb.w	r3, [r7, #446]	; 0x1be
	raw_imu.xacc = Datastruct->Accel_X_RAW;
 80041b4:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 80041b8:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f9b3 3000 	ldrsh.w	r3, [r3]
 80041c2:	f8a7 31ac 	strh.w	r3, [r7, #428]	; 0x1ac
	raw_imu.yacc = Datastruct->Accel_Y_RAW;
 80041c6:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 80041ca:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80041d4:	f8a7 31ae 	strh.w	r3, [r7, #430]	; 0x1ae
	raw_imu.zacc = Datastruct->Accel_Z_RAW;
 80041d8:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 80041dc:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80041e6:	f8a7 31b0 	strh.w	r3, [r7, #432]	; 0x1b0
	raw_imu.xgyro = Datastruct->Gyro_X_RAW;
 80041ea:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 80041ee:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 80041f8:	f8a7 31b2 	strh.w	r3, [r7, #434]	; 0x1b2
	raw_imu.ygyro = Datastruct->Gyro_Y_RAW;
 80041fc:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8004200:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 800420a:	f8a7 31b4 	strh.w	r3, [r7, #436]	; 0x1b4
	raw_imu.zgyro = Datastruct->Gyro_Z_RAW;
 800420e:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8004212:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 800421c:	f8a7 31b6 	strh.w	r3, [r7, #438]	; 0x1b6
	raw_imu.xmag = 0;
 8004220:	2300      	movs	r3, #0
 8004222:	f8a7 31b8 	strh.w	r3, [r7, #440]	; 0x1b8
	raw_imu.ymag = 0;
 8004226:	2300      	movs	r3, #0
 8004228:	f8a7 31ba 	strh.w	r3, [r7, #442]	; 0x1ba
	raw_imu.zmag = 0;
 800422c:	2300      	movs	r3, #0
 800422e:	f8a7 31bc 	strh.w	r3, [r7, #444]	; 0x1bc
	raw_imu.temperature = Datastruct->Temperature;
 8004232:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8004236:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8004240:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004244:	ee17 3a90 	vmov	r3, s15
 8004248:	b21b      	sxth	r3, r3
 800424a:	f8a7 31bf 	strh.w	r3, [r7, #447]	; 0x1bf
	raw_imu.time_usec = 0;
 800424e:	2300      	movs	r3, #0
 8004250:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8004254:	2300      	movs	r3, #0
 8004256:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
	mavlink_msg_raw_imu_encode(0x01, 0x01, &msg, &raw_imu);
 800425a:	f507 73d2 	add.w	r3, r7, #420	; 0x1a4
 800425e:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 8004262:	2101      	movs	r1, #1
 8004264:	2001      	movs	r0, #1
 8004266:	f7ff fb6f 	bl	8003948 <mavlink_msg_raw_imu_encode>
	uint8_t len = mavlink_msg_to_send_buffer(_buffer, &msg);
 800426a:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 800426e:	f107 0308 	add.w	r3, r7, #8
 8004272:	4611      	mov	r1, r2
 8004274:	4618      	mov	r0, r3
 8004276:	f7ff fa31 	bl	80036dc <mavlink_msg_to_send_buffer>
 800427a:	4603      	mov	r3, r0
 800427c:	f887 318f 	strb.w	r3, [r7, #399]	; 0x18f
	HAL_UART_Transmit(&huart2, _buffer, len, 100);
 8004280:	f897 318f 	ldrb.w	r3, [r7, #399]	; 0x18f
 8004284:	b29a      	uxth	r2, r3
 8004286:	f107 0108 	add.w	r1, r7, #8
 800428a:	2364      	movs	r3, #100	; 0x64
 800428c:	4805      	ldr	r0, [pc, #20]	; (80042a4 <Transmit_raw_data_IMU+0x110>)
 800428e:	f004 feb6 	bl	8008ffe <HAL_UART_Transmit>
}
 8004292:	bf00      	nop
 8004294:	f507 77ca 	add.w	r7, r7, #404	; 0x194
 8004298:	46bd      	mov	sp, r7
 800429a:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 800429e:	b004      	add	sp, #16
 80042a0:	4770      	bx	lr
 80042a2:	bf00      	nop
 80042a4:	20000724 	.word	0x20000724

080042a8 <HAL_TIM_IC_CaptureCallback>:
extern uint16_t esc_2;
extern uint16_t esc_3;
extern uint16_t esc_4;
extern uint16_t throttle;

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b082      	sub	sp, #8
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
	if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2){
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	7f1b      	ldrb	r3, [r3, #28]
 80042b4:	2b02      	cmp	r3, #2
 80042b6:	d154      	bne.n	8004362 <HAL_TIM_IC_CaptureCallback+0xba>
		chanel_seclect_counter++;
 80042b8:	4b2c      	ldr	r3, [pc, #176]	; (800436c <HAL_TIM_IC_CaptureCallback+0xc4>)
 80042ba:	781b      	ldrb	r3, [r3, #0]
 80042bc:	3301      	adds	r3, #1
 80042be:	b2da      	uxtb	r2, r3
 80042c0:	4b2a      	ldr	r3, [pc, #168]	; (800436c <HAL_TIM_IC_CaptureCallback+0xc4>)
 80042c2:	701a      	strb	r2, [r3, #0]
		if(chanel_seclect_counter > 10)chanel_seclect_counter = 0;
 80042c4:	4b29      	ldr	r3, [pc, #164]	; (800436c <HAL_TIM_IC_CaptureCallback+0xc4>)
 80042c6:	781b      	ldrb	r3, [r3, #0]
 80042c8:	2b0a      	cmp	r3, #10
 80042ca:	d902      	bls.n	80042d2 <HAL_TIM_IC_CaptureCallback+0x2a>
 80042cc:	4b27      	ldr	r3, [pc, #156]	; (800436c <HAL_TIM_IC_CaptureCallback+0xc4>)
 80042ce:	2200      	movs	r2, #0
 80042d0:	701a      	strb	r2, [r3, #0]
		measured_time = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 80042d2:	2104      	movs	r1, #4
 80042d4:	6878      	ldr	r0, [r7, #4]
 80042d6:	f004 f8db 	bl	8008490 <HAL_TIM_ReadCapturedValue>
 80042da:	4603      	mov	r3, r0
 80042dc:	4a24      	ldr	r2, [pc, #144]	; (8004370 <HAL_TIM_IC_CaptureCallback+0xc8>)
 80042de:	6013      	str	r3, [r2, #0]
		if (measured_time > 3000)chanel_seclect_counter = 0;
 80042e0:	4b23      	ldr	r3, [pc, #140]	; (8004370 <HAL_TIM_IC_CaptureCallback+0xc8>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80042e8:	4293      	cmp	r3, r2
 80042ea:	d902      	bls.n	80042f2 <HAL_TIM_IC_CaptureCallback+0x4a>
 80042ec:	4b1f      	ldr	r3, [pc, #124]	; (800436c <HAL_TIM_IC_CaptureCallback+0xc4>)
 80042ee:	2200      	movs	r2, #0
 80042f0:	701a      	strb	r2, [r3, #0]
		if(chanel_seclect_counter == 1)Chanel_1 = measured_time + 424;
 80042f2:	4b1e      	ldr	r3, [pc, #120]	; (800436c <HAL_TIM_IC_CaptureCallback+0xc4>)
 80042f4:	781b      	ldrb	r3, [r3, #0]
 80042f6:	2b01      	cmp	r3, #1
 80042f8:	d105      	bne.n	8004306 <HAL_TIM_IC_CaptureCallback+0x5e>
 80042fa:	4b1d      	ldr	r3, [pc, #116]	; (8004370 <HAL_TIM_IC_CaptureCallback+0xc8>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f503 73d4 	add.w	r3, r3, #424	; 0x1a8
 8004302:	4a1c      	ldr	r2, [pc, #112]	; (8004374 <HAL_TIM_IC_CaptureCallback+0xcc>)
 8004304:	6013      	str	r3, [r2, #0]
		if(chanel_seclect_counter == 2)Chanel_2 = measured_time + 424;
 8004306:	4b19      	ldr	r3, [pc, #100]	; (800436c <HAL_TIM_IC_CaptureCallback+0xc4>)
 8004308:	781b      	ldrb	r3, [r3, #0]
 800430a:	2b02      	cmp	r3, #2
 800430c:	d105      	bne.n	800431a <HAL_TIM_IC_CaptureCallback+0x72>
 800430e:	4b18      	ldr	r3, [pc, #96]	; (8004370 <HAL_TIM_IC_CaptureCallback+0xc8>)
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f503 73d4 	add.w	r3, r3, #424	; 0x1a8
 8004316:	4a18      	ldr	r2, [pc, #96]	; (8004378 <HAL_TIM_IC_CaptureCallback+0xd0>)
 8004318:	6013      	str	r3, [r2, #0]
		if(chanel_seclect_counter == 3)Chanel_3 = measured_time + 424;
 800431a:	4b14      	ldr	r3, [pc, #80]	; (800436c <HAL_TIM_IC_CaptureCallback+0xc4>)
 800431c:	781b      	ldrb	r3, [r3, #0]
 800431e:	2b03      	cmp	r3, #3
 8004320:	d105      	bne.n	800432e <HAL_TIM_IC_CaptureCallback+0x86>
 8004322:	4b13      	ldr	r3, [pc, #76]	; (8004370 <HAL_TIM_IC_CaptureCallback+0xc8>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f503 73d4 	add.w	r3, r3, #424	; 0x1a8
 800432a:	4a14      	ldr	r2, [pc, #80]	; (800437c <HAL_TIM_IC_CaptureCallback+0xd4>)
 800432c:	6013      	str	r3, [r2, #0]
		if(chanel_seclect_counter == 4)Chanel_4 = measured_time + 424;
 800432e:	4b0f      	ldr	r3, [pc, #60]	; (800436c <HAL_TIM_IC_CaptureCallback+0xc4>)
 8004330:	781b      	ldrb	r3, [r3, #0]
 8004332:	2b04      	cmp	r3, #4
 8004334:	d105      	bne.n	8004342 <HAL_TIM_IC_CaptureCallback+0x9a>
 8004336:	4b0e      	ldr	r3, [pc, #56]	; (8004370 <HAL_TIM_IC_CaptureCallback+0xc8>)
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f503 73d4 	add.w	r3, r3, #424	; 0x1a8
 800433e:	4a10      	ldr	r2, [pc, #64]	; (8004380 <HAL_TIM_IC_CaptureCallback+0xd8>)
 8004340:	6013      	str	r3, [r2, #0]
		if(chanel_seclect_counter == 5)Chanel_5 = measured_time;
 8004342:	4b0a      	ldr	r3, [pc, #40]	; (800436c <HAL_TIM_IC_CaptureCallback+0xc4>)
 8004344:	781b      	ldrb	r3, [r3, #0]
 8004346:	2b05      	cmp	r3, #5
 8004348:	d103      	bne.n	8004352 <HAL_TIM_IC_CaptureCallback+0xaa>
 800434a:	4b09      	ldr	r3, [pc, #36]	; (8004370 <HAL_TIM_IC_CaptureCallback+0xc8>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	4a0d      	ldr	r2, [pc, #52]	; (8004384 <HAL_TIM_IC_CaptureCallback+0xdc>)
 8004350:	6013      	str	r3, [r2, #0]
		if(chanel_seclect_counter == 6)Chanel_6 = measured_time;
 8004352:	4b06      	ldr	r3, [pc, #24]	; (800436c <HAL_TIM_IC_CaptureCallback+0xc4>)
 8004354:	781b      	ldrb	r3, [r3, #0]
 8004356:	2b06      	cmp	r3, #6
 8004358:	d103      	bne.n	8004362 <HAL_TIM_IC_CaptureCallback+0xba>
 800435a:	4b05      	ldr	r3, [pc, #20]	; (8004370 <HAL_TIM_IC_CaptureCallback+0xc8>)
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	4a0a      	ldr	r2, [pc, #40]	; (8004388 <HAL_TIM_IC_CaptureCallback+0xe0>)
 8004360:	6013      	str	r3, [r2, #0]
	}
}
 8004362:	bf00      	nop
 8004364:	3708      	adds	r7, #8
 8004366:	46bd      	mov	sp, r7
 8004368:	bd80      	pop	{r7, pc}
 800436a:	bf00      	nop
 800436c:	20000588 	.word	0x20000588
 8004370:	20000584 	.word	0x20000584
 8004374:	20000090 	.word	0x20000090
 8004378:	20000094 	.word	0x20000094
 800437c:	20000098 	.word	0x20000098
 8004380:	2000009c 	.word	0x2000009c
 8004384:	200000a0 	.word	0x200000a0
 8004388:	200000a4 	.word	0x200000a4

0800438c <PWM_Init>:

void PWM_Init(){
 800438c:	b580      	push	{r7, lr}
 800438e:	af00      	add	r7, sp, #0
	MX_TIM4_Init();
 8004390:	f000 ff06 	bl	80051a0 <MX_TIM4_Init>
	MX_TIM2_Init();
 8004394:	f000 fe68 	bl	8005068 <MX_TIM2_Init>
	PWM_config.OCMode = TIM_OCMODE_PWM1;
 8004398:	4b18      	ldr	r3, [pc, #96]	; (80043fc <PWM_Init+0x70>)
 800439a:	2260      	movs	r2, #96	; 0x60
 800439c:	601a      	str	r2, [r3, #0]
	HAL_TIM_PWM_ConfigChannel(&htim4, &PWM_config, TIM_CHANNEL_1);
 800439e:	2200      	movs	r2, #0
 80043a0:	4916      	ldr	r1, [pc, #88]	; (80043fc <PWM_Init+0x70>)
 80043a2:	4817      	ldr	r0, [pc, #92]	; (8004400 <PWM_Init+0x74>)
 80043a4:	f003 fea8 	bl	80080f8 <HAL_TIM_PWM_ConfigChannel>
	HAL_TIM_PWM_ConfigChannel(&htim4, &PWM_config, TIM_CHANNEL_2);
 80043a8:	2204      	movs	r2, #4
 80043aa:	4914      	ldr	r1, [pc, #80]	; (80043fc <PWM_Init+0x70>)
 80043ac:	4814      	ldr	r0, [pc, #80]	; (8004400 <PWM_Init+0x74>)
 80043ae:	f003 fea3 	bl	80080f8 <HAL_TIM_PWM_ConfigChannel>
	HAL_TIM_PWM_ConfigChannel(&htim4, &PWM_config, TIM_CHANNEL_3);
 80043b2:	2208      	movs	r2, #8
 80043b4:	4911      	ldr	r1, [pc, #68]	; (80043fc <PWM_Init+0x70>)
 80043b6:	4812      	ldr	r0, [pc, #72]	; (8004400 <PWM_Init+0x74>)
 80043b8:	f003 fe9e 	bl	80080f8 <HAL_TIM_PWM_ConfigChannel>
	HAL_TIM_PWM_ConfigChannel(&htim4, &PWM_config, TIM_CHANNEL_4);
 80043bc:	220c      	movs	r2, #12
 80043be:	490f      	ldr	r1, [pc, #60]	; (80043fc <PWM_Init+0x70>)
 80043c0:	480f      	ldr	r0, [pc, #60]	; (8004400 <PWM_Init+0x74>)
 80043c2:	f003 fe99 	bl	80080f8 <HAL_TIM_PWM_ConfigChannel>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80043c6:	2100      	movs	r1, #0
 80043c8:	480d      	ldr	r0, [pc, #52]	; (8004400 <PWM_Init+0x74>)
 80043ca:	f003 facd 	bl	8007968 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 80043ce:	2104      	movs	r1, #4
 80043d0:	480b      	ldr	r0, [pc, #44]	; (8004400 <PWM_Init+0x74>)
 80043d2:	f003 fac9 	bl	8007968 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 80043d6:	2108      	movs	r1, #8
 80043d8:	4809      	ldr	r0, [pc, #36]	; (8004400 <PWM_Init+0x74>)
 80043da:	f003 fac5 	bl	8007968 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 80043de:	210c      	movs	r1, #12
 80043e0:	4807      	ldr	r0, [pc, #28]	; (8004400 <PWM_Init+0x74>)
 80043e2:	f003 fac1 	bl	8007968 <HAL_TIM_PWM_Start>
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 80043e6:	2100      	movs	r1, #0
 80043e8:	4806      	ldr	r0, [pc, #24]	; (8004404 <PWM_Init+0x78>)
 80043ea:	f003 fbc7 	bl	8007b7c <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);
 80043ee:	2104      	movs	r1, #4
 80043f0:	4804      	ldr	r0, [pc, #16]	; (8004404 <PWM_Init+0x78>)
 80043f2:	f003 fbc3 	bl	8007b7c <HAL_TIM_IC_Start_IT>
}
 80043f6:	bf00      	nop
 80043f8:	bd80      	pop	{r7, pc}
 80043fa:	bf00      	nop
 80043fc:	2000055c 	.word	0x2000055c
 8004400:	20000698 	.word	0x20000698
 8004404:	20000650 	.word	0x20000650

08004408 <map>:
  .name = "UART2_Transmit_Lock"
};

/* Private function prototypes -----------------------------------------------*/
/* USER CODE BEGIN FunctionPrototypes */
long map(long x, long in_min, long in_max, long out_min, long out_max){
 8004408:	b480      	push	{r7}
 800440a:	b085      	sub	sp, #20
 800440c:	af00      	add	r7, sp, #0
 800440e:	60f8      	str	r0, [r7, #12]
 8004410:	60b9      	str	r1, [r7, #8]
 8004412:	607a      	str	r2, [r7, #4]
 8004414:	603b      	str	r3, [r7, #0]
	return (x - in_min) * (out_max - out_min + 1) / (in_max - in_min + 1) + out_min;
 8004416:	68fa      	ldr	r2, [r7, #12]
 8004418:	68bb      	ldr	r3, [r7, #8]
 800441a:	1ad3      	subs	r3, r2, r3
 800441c:	69b9      	ldr	r1, [r7, #24]
 800441e:	683a      	ldr	r2, [r7, #0]
 8004420:	1a8a      	subs	r2, r1, r2
 8004422:	3201      	adds	r2, #1
 8004424:	fb03 f202 	mul.w	r2, r3, r2
 8004428:	6879      	ldr	r1, [r7, #4]
 800442a:	68bb      	ldr	r3, [r7, #8]
 800442c:	1acb      	subs	r3, r1, r3
 800442e:	3301      	adds	r3, #1
 8004430:	fb92 f2f3 	sdiv	r2, r2, r3
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	4413      	add	r3, r2
}
 8004438:	4618      	mov	r0, r3
 800443a:	3714      	adds	r7, #20
 800443c:	46bd      	mov	sp, r7
 800443e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004442:	4770      	bx	lr

08004444 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8004444:	b580      	push	{r7, lr}
 8004446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* creation of UART2_Transmit_Lock */
  UART2_Transmit_LockHandle = osMutexNew(&UART2_Transmit_Lock_attributes);
 8004448:	4817      	ldr	r0, [pc, #92]	; (80044a8 <MX_FREERTOS_Init+0x64>)
 800444a:	f005 ff2e 	bl	800a2aa <osMutexNew>
 800444e:	4603      	mov	r3, r0
 8004450:	4a16      	ldr	r2, [pc, #88]	; (80044ac <MX_FREERTOS_Init+0x68>)
 8004452:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8004454:	4a16      	ldr	r2, [pc, #88]	; (80044b0 <MX_FREERTOS_Init+0x6c>)
 8004456:	2100      	movs	r1, #0
 8004458:	4816      	ldr	r0, [pc, #88]	; (80044b4 <MX_FREERTOS_Init+0x70>)
 800445a:	f005 fe79 	bl	800a150 <osThreadNew>
 800445e:	4603      	mov	r3, r0
 8004460:	4a15      	ldr	r2, [pc, #84]	; (80044b8 <MX_FREERTOS_Init+0x74>)
 8004462:	6013      	str	r3, [r2, #0]

  /* creation of _BMP180 */
  _BMP180Handle = osThreadNew(BMP180_Func, NULL, &_BMP180_attributes);
 8004464:	4a15      	ldr	r2, [pc, #84]	; (80044bc <MX_FREERTOS_Init+0x78>)
 8004466:	2100      	movs	r1, #0
 8004468:	4815      	ldr	r0, [pc, #84]	; (80044c0 <MX_FREERTOS_Init+0x7c>)
 800446a:	f005 fe71 	bl	800a150 <osThreadNew>
 800446e:	4603      	mov	r3, r0
 8004470:	4a14      	ldr	r2, [pc, #80]	; (80044c4 <MX_FREERTOS_Init+0x80>)
 8004472:	6013      	str	r3, [r2, #0]

  /* creation of _IMU */
  _IMUHandle = osThreadNew(IMU_Func, NULL, &_IMU_attributes);
 8004474:	4a14      	ldr	r2, [pc, #80]	; (80044c8 <MX_FREERTOS_Init+0x84>)
 8004476:	2100      	movs	r1, #0
 8004478:	4814      	ldr	r0, [pc, #80]	; (80044cc <MX_FREERTOS_Init+0x88>)
 800447a:	f005 fe69 	bl	800a150 <osThreadNew>
 800447e:	4603      	mov	r3, r0
 8004480:	4a13      	ldr	r2, [pc, #76]	; (80044d0 <MX_FREERTOS_Init+0x8c>)
 8004482:	6013      	str	r3, [r2, #0]

  /* creation of _GPS */
  _GPSHandle = osThreadNew(GPS_Func, NULL, &_GPS_attributes);
 8004484:	4a13      	ldr	r2, [pc, #76]	; (80044d4 <MX_FREERTOS_Init+0x90>)
 8004486:	2100      	movs	r1, #0
 8004488:	4813      	ldr	r0, [pc, #76]	; (80044d8 <MX_FREERTOS_Init+0x94>)
 800448a:	f005 fe61 	bl	800a150 <osThreadNew>
 800448e:	4603      	mov	r3, r0
 8004490:	4a12      	ldr	r2, [pc, #72]	; (80044dc <MX_FREERTOS_Init+0x98>)
 8004492:	6013      	str	r3, [r2, #0]

  /* creation of _main */
  _mainHandle = osThreadNew(main_Func, NULL, &_main_attributes);
 8004494:	4a12      	ldr	r2, [pc, #72]	; (80044e0 <MX_FREERTOS_Init+0x9c>)
 8004496:	2100      	movs	r1, #0
 8004498:	4812      	ldr	r0, [pc, #72]	; (80044e4 <MX_FREERTOS_Init+0xa0>)
 800449a:	f005 fe59 	bl	800a150 <osThreadNew>
 800449e:	4603      	mov	r3, r0
 80044a0:	4a11      	ldr	r2, [pc, #68]	; (80044e8 <MX_FREERTOS_Init+0xa4>)
 80044a2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80044a4:	bf00      	nop
 80044a6:	bd80      	pop	{r7, pc}
 80044a8:	08013084 	.word	0x08013084
 80044ac:	200005a0 	.word	0x200005a0
 80044b0:	08012fd0 	.word	0x08012fd0
 80044b4:	080044ed 	.word	0x080044ed
 80044b8:	2000058c 	.word	0x2000058c
 80044bc:	08012ff4 	.word	0x08012ff4
 80044c0:	08004525 	.word	0x08004525
 80044c4:	20000590 	.word	0x20000590
 80044c8:	08013018 	.word	0x08013018
 80044cc:	08004581 	.word	0x08004581
 80044d0:	20000594 	.word	0x20000594
 80044d4:	0801303c 	.word	0x0801303c
 80044d8:	080045e9 	.word	0x080045e9
 80044dc:	20000598 	.word	0x20000598
 80044e0:	08013060 	.word	0x08013060
 80044e4:	0800465d 	.word	0x0800465d
 80044e8:	2000059c 	.word	0x2000059c

080044ec <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	b082      	sub	sp, #8
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
	  if(osMutexAcquire(UART2_Transmit_LockHandle, 100) == osOK){
 80044f4:	4b0a      	ldr	r3, [pc, #40]	; (8004520 <StartDefaultTask+0x34>)
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	2164      	movs	r1, #100	; 0x64
 80044fa:	4618      	mov	r0, r3
 80044fc:	f005 ff5b 	bl	800a3b6 <osMutexAcquire>
 8004500:	4603      	mov	r3, r0
 8004502:	2b00      	cmp	r3, #0
 8004504:	d101      	bne.n	800450a <StartDefaultTask+0x1e>
	  		  Mavlink_TX_Heartbeat();
 8004506:	f7fd fffb 	bl	8002500 <Mavlink_TX_Heartbeat>
	  	  }
	  	 osMutexRelease(UART2_Transmit_LockHandle);
 800450a:	4b05      	ldr	r3, [pc, #20]	; (8004520 <StartDefaultTask+0x34>)
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	4618      	mov	r0, r3
 8004510:	f005 ff9c 	bl	800a44c <osMutexRelease>
	  	 osDelay(10000);
 8004514:	f242 7010 	movw	r0, #10000	; 0x2710
 8004518:	f005 feac 	bl	800a274 <osDelay>
	  if(osMutexAcquire(UART2_Transmit_LockHandle, 100) == osOK){
 800451c:	e7ea      	b.n	80044f4 <StartDefaultTask+0x8>
 800451e:	bf00      	nop
 8004520:	200005a0 	.word	0x200005a0

08004524 <BMP180_Func>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_BMP180_Func */
void BMP180_Func(void *argument)
{
 8004524:	b580      	push	{r7, lr}
 8004526:	b084      	sub	sp, #16
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN BMP180_Func */
	status = BMP180_Init();
 800452c:	f7fc fd9c 	bl	8001068 <BMP180_Init>
 8004530:	4603      	mov	r3, r0
 8004532:	461a      	mov	r2, r3
 8004534:	4b0e      	ldr	r3, [pc, #56]	; (8004570 <BMP180_Func+0x4c>)
 8004536:	701a      	strb	r2, [r3, #0]
	uint8_t oss = 2;
 8004538:	2302      	movs	r3, #2
 800453a:	73fb      	strb	r3, [r7, #15]
	BMP180_ReadCalibration();
 800453c:	f7fc fdca 	bl	80010d4 <BMP180_ReadCalibration>
  /* Infinite loop */
  for(;;)
  {
	  temp = BMP180_Calculate_RT();
 8004540:	f7fc ff20 	bl	8001384 <BMP180_Calculate_RT>
 8004544:	4603      	mov	r3, r0
 8004546:	4a0b      	ldr	r2, [pc, #44]	; (8004574 <BMP180_Func+0x50>)
 8004548:	6013      	str	r3, [r2, #0]
	  preasure = BMP180_Calculate_RP(oss);
 800454a:	7bfb      	ldrb	r3, [r7, #15]
 800454c:	4618      	mov	r0, r3
 800454e:	f7fc ff45 	bl	80013dc <BMP180_Calculate_RP>
 8004552:	4603      	mov	r3, r0
 8004554:	4a08      	ldr	r2, [pc, #32]	; (8004578 <BMP180_Func+0x54>)
 8004556:	6013      	str	r3, [r2, #0]
	  altitude = BMP180_Calculate_Altitude(oss);
 8004558:	7bfb      	ldrb	r3, [r7, #15]
 800455a:	4618      	mov	r0, r3
 800455c:	f7fc ffcc 	bl	80014f8 <BMP180_Calculate_Altitude>
 8004560:	4603      	mov	r3, r0
 8004562:	4a06      	ldr	r2, [pc, #24]	; (800457c <BMP180_Func+0x58>)
 8004564:	6013      	str	r3, [r2, #0]
	  osDelay(500);
 8004566:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800456a:	f005 fe83 	bl	800a274 <osDelay>
	  temp = BMP180_Calculate_RT();
 800456e:	e7e7      	b.n	8004540 <BMP180_Func+0x1c>
 8004570:	20000504 	.word	0x20000504
 8004574:	200004f8 	.word	0x200004f8
 8004578:	200004fc 	.word	0x200004fc
 800457c:	20000500 	.word	0x20000500

08004580 <IMU_Func>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_IMU_Func */
void IMU_Func(void *argument)
{
 8004580:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004582:	b089      	sub	sp, #36	; 0x24
 8004584:	af06      	add	r7, sp, #24
 8004586:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN IMU_Func */
	MPU6050_Init(&hi2c2);
 8004588:	4813      	ldr	r0, [pc, #76]	; (80045d8 <IMU_Func+0x58>)
 800458a:	f7ff fa46 	bl	8003a1a <MPU6050_Init>
  /* Infinite loop */
  for(;;)
  {
	  MPU6050_Read_All(&hi2c2, &data);
 800458e:	4913      	ldr	r1, [pc, #76]	; (80045dc <IMU_Func+0x5c>)
 8004590:	4811      	ldr	r0, [pc, #68]	; (80045d8 <IMU_Func+0x58>)
 8004592:	f7ff fabd 	bl	8003b10 <MPU6050_Read_All>
	  if(osMutexAcquire(UART2_Transmit_LockHandle, 1000) == osOK){
 8004596:	4b12      	ldr	r3, [pc, #72]	; (80045e0 <IMU_Func+0x60>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800459e:	4618      	mov	r0, r3
 80045a0:	f005 ff09 	bl	800a3b6 <osMutexAcquire>
 80045a4:	4603      	mov	r3, r0
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d10c      	bne.n	80045c4 <IMU_Func+0x44>
		  Transmit_raw_data_IMU(&data, raw_imu);
 80045aa:	4e0e      	ldr	r6, [pc, #56]	; (80045e4 <IMU_Func+0x64>)
 80045ac:	466d      	mov	r5, sp
 80045ae:	f106 040c 	add.w	r4, r6, #12
 80045b2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80045b4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80045b6:	6823      	ldr	r3, [r4, #0]
 80045b8:	702b      	strb	r3, [r5, #0]
 80045ba:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 80045be:	4807      	ldr	r0, [pc, #28]	; (80045dc <IMU_Func+0x5c>)
 80045c0:	f7ff fde8 	bl	8004194 <Transmit_raw_data_IMU>
	  }
	osMutexRelease(UART2_Transmit_LockHandle);
 80045c4:	4b06      	ldr	r3, [pc, #24]	; (80045e0 <IMU_Func+0x60>)
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	4618      	mov	r0, r3
 80045ca:	f005 ff3f 	bl	800a44c <osMutexRelease>

    osDelay(600);
 80045ce:	f44f 7016 	mov.w	r0, #600	; 0x258
 80045d2:	f005 fe4f 	bl	800a274 <osDelay>
	  MPU6050_Read_All(&hi2c2, &data);
 80045d6:	e7da      	b.n	800458e <IMU_Func+0xe>
 80045d8:	200005f8 	.word	0x200005f8
 80045dc:	200004a0 	.word	0x200004a0
 80045e0:	200005a0 	.word	0x200005a0
 80045e4:	2000053c 	.word	0x2000053c

080045e8 <GPS_Func>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_GPS_Func */
void GPS_Func(void *argument)
{
 80045e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80045ea:	b08d      	sub	sp, #52	; 0x34
 80045ec:	af0a      	add	r7, sp, #40	; 0x28
 80045ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GPS_Func */
	  MX_USART2_UART_Init();
 80045f0:	f000 ff36 	bl	8005460 <MX_USART2_UART_Init>
	  MX_USART1_UART_Init();
 80045f4:	f000 ff0a 	bl	800540c <MX_USART1_UART_Init>
	  //MX_USB_DEVICE_Init();
	  GPS_Init();
 80045f8:	f7fd ff74 	bl	80024e4 <GPS_Init>

  /* Infinite loop */
  for(;;)
  {
	  if(flag_gps == 1){
 80045fc:	4b14      	ldr	r3, [pc, #80]	; (8004650 <GPS_Func+0x68>)
 80045fe:	781b      	ldrb	r3, [r3, #0]
 8004600:	2b01      	cmp	r3, #1
 8004602:	d11f      	bne.n	8004644 <GPS_Func+0x5c>
		  if(osMutexAcquire(UART2_Transmit_LockHandle, 1000) == osOK){
 8004604:	4b13      	ldr	r3, [pc, #76]	; (8004654 <GPS_Func+0x6c>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800460c:	4618      	mov	r0, r3
 800460e:	f005 fed2 	bl	800a3b6 <osMutexAcquire>
 8004612:	4603      	mov	r3, r0
 8004614:	2b00      	cmp	r3, #0
 8004616:	d10d      	bne.n	8004634 <GPS_Func+0x4c>
			  Transmit_mavlink_data_GPS(data_GPS);
 8004618:	4e0f      	ldr	r6, [pc, #60]	; (8004658 <GPS_Func+0x70>)
 800461a:	466d      	mov	r5, sp
 800461c:	f106 0410 	add.w	r4, r6, #16
 8004620:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004622:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004624:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004626:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004628:	6823      	ldr	r3, [r4, #0]
 800462a:	602b      	str	r3, [r5, #0]
 800462c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8004630:	f7fe f9c2 	bl	80029b8 <Transmit_mavlink_data_GPS>
		  }
		osMutexRelease(UART2_Transmit_LockHandle);
 8004634:	4b07      	ldr	r3, [pc, #28]	; (8004654 <GPS_Func+0x6c>)
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	4618      	mov	r0, r3
 800463a:	f005 ff07 	bl	800a44c <osMutexRelease>
		flag_gps = 0;
 800463e:	4b04      	ldr	r3, [pc, #16]	; (8004650 <GPS_Func+0x68>)
 8004640:	2200      	movs	r2, #0
 8004642:	701a      	strb	r2, [r3, #0]
	  }
    osDelay(500);
 8004644:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004648:	f005 fe14 	bl	800a274 <osDelay>
	  if(flag_gps == 1){
 800464c:	e7d6      	b.n	80045fc <GPS_Func+0x14>
 800464e:	bf00      	nop
 8004650:	20000505 	.word	0x20000505
 8004654:	200005a0 	.word	0x200005a0
 8004658:	20000508 	.word	0x20000508

0800465c <main_Func>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_main_Func */
void main_Func(void *argument)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	ed2d 8b04 	vpush	{d8-d9}
 8004662:	b086      	sub	sp, #24
 8004664:	af02      	add	r7, sp, #8
 8004666:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN main_Func */
	PWM_Init();
 8004668:	f7ff fe90 	bl	800438c <PWM_Init>
	uint16_t pid_output_pitch = 0;
 800466c:	2300      	movs	r3, #0
 800466e:	81fb      	strh	r3, [r7, #14]
	uint16_t pid_output_roll = 0;
 8004670:	2300      	movs	r3, #0
 8004672:	81bb      	strh	r3, [r7, #12]
	uint16_t pid_output_yaw = 0;
 8004674:	2300      	movs	r3, #0
 8004676:	817b      	strh	r3, [r7, #10]
#if calibrate
	htim4.Instance->CCR1 = 400;
 8004678:	4b8a      	ldr	r3, [pc, #552]	; (80048a4 <main_Func+0x248>)
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8004680:	635a      	str	r2, [r3, #52]	; 0x34
	htim4.Instance->CCR2 = 400;
 8004682:	4b88      	ldr	r3, [pc, #544]	; (80048a4 <main_Func+0x248>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800468a:	639a      	str	r2, [r3, #56]	; 0x38
	osDelay(2000);
 800468c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8004690:	f005 fdf0 	bl	800a274 <osDelay>
	htim4.Instance->CCR1 = 200;
 8004694:	4b83      	ldr	r3, [pc, #524]	; (80048a4 <main_Func+0x248>)
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	22c8      	movs	r2, #200	; 0xc8
 800469a:	635a      	str	r2, [r3, #52]	; 0x34
	htim4.Instance->CCR2 = 200;
 800469c:	4b81      	ldr	r3, [pc, #516]	; (80048a4 <main_Func+0x248>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	22c8      	movs	r2, #200	; 0xc8
 80046a2:	639a      	str	r2, [r3, #56]	; 0x38
	osDelay(1000);
 80046a4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80046a8:	f005 fde4 	bl	800a274 <osDelay>
	htim4.Instance->CCR1 = 0;
 80046ac:	4b7d      	ldr	r3, [pc, #500]	; (80048a4 <main_Func+0x248>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	2200      	movs	r2, #0
 80046b2:	635a      	str	r2, [r3, #52]	; 0x34
	htim4.Instance->CCR2 = 0;
 80046b4:	4b7b      	ldr	r3, [pc, #492]	; (80048a4 <main_Func+0x248>)
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	2200      	movs	r2, #0
 80046ba:	639a      	str	r2, [r3, #56]	; 0x38
#endif
  /* Infinite loop */
  for(;;)
  {
	pid_output_pitch = calculate_pid(pid_p_gain_pitch, pid_i_gain_pitch, pid_d_gain_pitch, data.KalmanAngleY, Chanel_2);
 80046bc:	4b7a      	ldr	r3, [pc, #488]	; (80048a8 <main_Func+0x24c>)
 80046be:	ed93 8a00 	vldr	s16, [r3]
 80046c2:	4b7a      	ldr	r3, [pc, #488]	; (80048ac <main_Func+0x250>)
 80046c4:	edd3 8a00 	vldr	s17, [r3]
 80046c8:	4b79      	ldr	r3, [pc, #484]	; (80048b0 <main_Func+0x254>)
 80046ca:	ed93 9a00 	vldr	s18, [r3]
 80046ce:	4b79      	ldr	r3, [pc, #484]	; (80048b4 <main_Func+0x258>)
 80046d0:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 80046d4:	4610      	mov	r0, r2
 80046d6:	4619      	mov	r1, r3
 80046d8:	f7fc fa9e 	bl	8000c18 <__aeabi_d2f>
 80046dc:	4602      	mov	r2, r0
 80046de:	4b76      	ldr	r3, [pc, #472]	; (80048b8 <main_Func+0x25c>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	4618      	mov	r0, r3
 80046e4:	ee01 2a90 	vmov	s3, r2
 80046e8:	eeb0 1a49 	vmov.f32	s2, s18
 80046ec:	eef0 0a68 	vmov.f32	s1, s17
 80046f0:	eeb0 0a48 	vmov.f32	s0, s16
 80046f4:	f000 fab5 	bl	8004c62 <calculate_pid>
 80046f8:	eef0 7a40 	vmov.f32	s15, s0
 80046fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004700:	ee17 3a90 	vmov	r3, s15
 8004704:	81fb      	strh	r3, [r7, #14]
	pid_output_roll  = calculate_pid(pid_p_gain_roll, pid_i_gain_roll, pid_d_gain_roll, data.KalmanAngleX, Chanel_1);
 8004706:	4b6d      	ldr	r3, [pc, #436]	; (80048bc <main_Func+0x260>)
 8004708:	ed93 8a00 	vldr	s16, [r3]
 800470c:	4b6c      	ldr	r3, [pc, #432]	; (80048c0 <main_Func+0x264>)
 800470e:	edd3 8a00 	vldr	s17, [r3]
 8004712:	4b6c      	ldr	r3, [pc, #432]	; (80048c4 <main_Func+0x268>)
 8004714:	ed93 9a00 	vldr	s18, [r3]
 8004718:	4b66      	ldr	r3, [pc, #408]	; (80048b4 <main_Func+0x258>)
 800471a:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 800471e:	4610      	mov	r0, r2
 8004720:	4619      	mov	r1, r3
 8004722:	f7fc fa79 	bl	8000c18 <__aeabi_d2f>
 8004726:	4602      	mov	r2, r0
 8004728:	4b67      	ldr	r3, [pc, #412]	; (80048c8 <main_Func+0x26c>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	4618      	mov	r0, r3
 800472e:	ee01 2a90 	vmov	s3, r2
 8004732:	eeb0 1a49 	vmov.f32	s2, s18
 8004736:	eef0 0a68 	vmov.f32	s1, s17
 800473a:	eeb0 0a48 	vmov.f32	s0, s16
 800473e:	f000 fa90 	bl	8004c62 <calculate_pid>
 8004742:	eef0 7a40 	vmov.f32	s15, s0
 8004746:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800474a:	ee17 3a90 	vmov	r3, s15
 800474e:	81bb      	strh	r3, [r7, #12]
	//pid_output_yaw   = calculate_pid(pid_p_gain, pid_i_gain, pid_d_gain, gyro_input)
	throttle = Chanel_3;
 8004750:	4b5e      	ldr	r3, [pc, #376]	; (80048cc <main_Func+0x270>)
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	b29a      	uxth	r2, r3
 8004756:	4b5e      	ldr	r3, [pc, #376]	; (80048d0 <main_Func+0x274>)
 8004758:	801a      	strh	r2, [r3, #0]
	if(throttle < 1090) throttle = 1000;
 800475a:	4b5d      	ldr	r3, [pc, #372]	; (80048d0 <main_Func+0x274>)
 800475c:	881b      	ldrh	r3, [r3, #0]
 800475e:	f240 4241 	movw	r2, #1089	; 0x441
 8004762:	4293      	cmp	r3, r2
 8004764:	d803      	bhi.n	800476e <main_Func+0x112>
 8004766:	4b5a      	ldr	r3, [pc, #360]	; (80048d0 <main_Func+0x274>)
 8004768:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800476c:	801a      	strh	r2, [r3, #0]
	if(throttle > 1977) throttle = 2000;
 800476e:	4b58      	ldr	r3, [pc, #352]	; (80048d0 <main_Func+0x274>)
 8004770:	881b      	ldrh	r3, [r3, #0]
 8004772:	f240 72b9 	movw	r2, #1977	; 0x7b9
 8004776:	4293      	cmp	r3, r2
 8004778:	d903      	bls.n	8004782 <main_Func+0x126>
 800477a:	4b55      	ldr	r3, [pc, #340]	; (80048d0 <main_Func+0x274>)
 800477c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8004780:	801a      	strh	r2, [r3, #0]

	esc_1 = throttle - pid_output_pitch + pid_output_roll - pid_output_yaw;        //Calculate the pulse for esc 1 (front-right - CCW).
 8004782:	4b53      	ldr	r3, [pc, #332]	; (80048d0 <main_Func+0x274>)
 8004784:	881a      	ldrh	r2, [r3, #0]
 8004786:	89fb      	ldrh	r3, [r7, #14]
 8004788:	1ad3      	subs	r3, r2, r3
 800478a:	b29a      	uxth	r2, r3
 800478c:	89bb      	ldrh	r3, [r7, #12]
 800478e:	4413      	add	r3, r2
 8004790:	b29a      	uxth	r2, r3
 8004792:	897b      	ldrh	r3, [r7, #10]
 8004794:	1ad3      	subs	r3, r2, r3
 8004796:	b29a      	uxth	r2, r3
 8004798:	4b4e      	ldr	r3, [pc, #312]	; (80048d4 <main_Func+0x278>)
 800479a:	801a      	strh	r2, [r3, #0]
	esc_2 = throttle + pid_output_pitch + pid_output_roll + pid_output_yaw;        //Calculate the pulse for esc 2 (rear-right - CW).
 800479c:	4b4c      	ldr	r3, [pc, #304]	; (80048d0 <main_Func+0x274>)
 800479e:	881a      	ldrh	r2, [r3, #0]
 80047a0:	89fb      	ldrh	r3, [r7, #14]
 80047a2:	4413      	add	r3, r2
 80047a4:	b29a      	uxth	r2, r3
 80047a6:	89bb      	ldrh	r3, [r7, #12]
 80047a8:	4413      	add	r3, r2
 80047aa:	b29a      	uxth	r2, r3
 80047ac:	897b      	ldrh	r3, [r7, #10]
 80047ae:	4413      	add	r3, r2
 80047b0:	b29a      	uxth	r2, r3
 80047b2:	4b49      	ldr	r3, [pc, #292]	; (80048d8 <main_Func+0x27c>)
 80047b4:	801a      	strh	r2, [r3, #0]
	esc_3 = throttle + pid_output_pitch - pid_output_roll - pid_output_yaw;        //Calculate the pulse for esc 3 (rear-left - CCW).
 80047b6:	4b46      	ldr	r3, [pc, #280]	; (80048d0 <main_Func+0x274>)
 80047b8:	881a      	ldrh	r2, [r3, #0]
 80047ba:	89fb      	ldrh	r3, [r7, #14]
 80047bc:	4413      	add	r3, r2
 80047be:	b29a      	uxth	r2, r3
 80047c0:	89bb      	ldrh	r3, [r7, #12]
 80047c2:	1ad3      	subs	r3, r2, r3
 80047c4:	b29a      	uxth	r2, r3
 80047c6:	897b      	ldrh	r3, [r7, #10]
 80047c8:	1ad3      	subs	r3, r2, r3
 80047ca:	b29a      	uxth	r2, r3
 80047cc:	4b43      	ldr	r3, [pc, #268]	; (80048dc <main_Func+0x280>)
 80047ce:	801a      	strh	r2, [r3, #0]
	esc_4 = throttle - pid_output_pitch - pid_output_roll + pid_output_yaw;        //Calculate the pulse for esc 4 (front-left - CW).
 80047d0:	4b3f      	ldr	r3, [pc, #252]	; (80048d0 <main_Func+0x274>)
 80047d2:	881a      	ldrh	r2, [r3, #0]
 80047d4:	89fb      	ldrh	r3, [r7, #14]
 80047d6:	1ad3      	subs	r3, r2, r3
 80047d8:	b29a      	uxth	r2, r3
 80047da:	89bb      	ldrh	r3, [r7, #12]
 80047dc:	1ad3      	subs	r3, r2, r3
 80047de:	b29a      	uxth	r2, r3
 80047e0:	897b      	ldrh	r3, [r7, #10]
 80047e2:	4413      	add	r3, r2
 80047e4:	b29a      	uxth	r2, r3
 80047e6:	4b3e      	ldr	r3, [pc, #248]	; (80048e0 <main_Func+0x284>)
 80047e8:	801a      	strh	r2, [r3, #0]


	esc_1 = map(esc_1, 1000, 2000, 200, 400);
 80047ea:	4b3a      	ldr	r3, [pc, #232]	; (80048d4 <main_Func+0x278>)
 80047ec:	881b      	ldrh	r3, [r3, #0]
 80047ee:	4618      	mov	r0, r3
 80047f0:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80047f4:	9300      	str	r3, [sp, #0]
 80047f6:	23c8      	movs	r3, #200	; 0xc8
 80047f8:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80047fc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004800:	f7ff fe02 	bl	8004408 <map>
 8004804:	4603      	mov	r3, r0
 8004806:	b29a      	uxth	r2, r3
 8004808:	4b32      	ldr	r3, [pc, #200]	; (80048d4 <main_Func+0x278>)
 800480a:	801a      	strh	r2, [r3, #0]
	esc_2 = map(esc_2, 1000, 2000, 200, 400);
 800480c:	4b32      	ldr	r3, [pc, #200]	; (80048d8 <main_Func+0x27c>)
 800480e:	881b      	ldrh	r3, [r3, #0]
 8004810:	4618      	mov	r0, r3
 8004812:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8004816:	9300      	str	r3, [sp, #0]
 8004818:	23c8      	movs	r3, #200	; 0xc8
 800481a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800481e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004822:	f7ff fdf1 	bl	8004408 <map>
 8004826:	4603      	mov	r3, r0
 8004828:	b29a      	uxth	r2, r3
 800482a:	4b2b      	ldr	r3, [pc, #172]	; (80048d8 <main_Func+0x27c>)
 800482c:	801a      	strh	r2, [r3, #0]
	esc_3 = map(esc_3, 1000, 2000, 200, 400);
 800482e:	4b2b      	ldr	r3, [pc, #172]	; (80048dc <main_Func+0x280>)
 8004830:	881b      	ldrh	r3, [r3, #0]
 8004832:	4618      	mov	r0, r3
 8004834:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8004838:	9300      	str	r3, [sp, #0]
 800483a:	23c8      	movs	r3, #200	; 0xc8
 800483c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8004840:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004844:	f7ff fde0 	bl	8004408 <map>
 8004848:	4603      	mov	r3, r0
 800484a:	b29a      	uxth	r2, r3
 800484c:	4b23      	ldr	r3, [pc, #140]	; (80048dc <main_Func+0x280>)
 800484e:	801a      	strh	r2, [r3, #0]
	esc_4 = map(esc_4, 1000, 2000, 200, 400);
 8004850:	4b23      	ldr	r3, [pc, #140]	; (80048e0 <main_Func+0x284>)
 8004852:	881b      	ldrh	r3, [r3, #0]
 8004854:	4618      	mov	r0, r3
 8004856:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800485a:	9300      	str	r3, [sp, #0]
 800485c:	23c8      	movs	r3, #200	; 0xc8
 800485e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8004862:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004866:	f7ff fdcf 	bl	8004408 <map>
 800486a:	4603      	mov	r3, r0
 800486c:	b29a      	uxth	r2, r3
 800486e:	4b1c      	ldr	r3, [pc, #112]	; (80048e0 <main_Func+0x284>)
 8004870:	801a      	strh	r2, [r3, #0]
	htim4.Instance->CCR1 = esc_1;
 8004872:	4b18      	ldr	r3, [pc, #96]	; (80048d4 <main_Func+0x278>)
 8004874:	881a      	ldrh	r2, [r3, #0]
 8004876:	4b0b      	ldr	r3, [pc, #44]	; (80048a4 <main_Func+0x248>)
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	635a      	str	r2, [r3, #52]	; 0x34
	htim4.Instance->CCR2 = esc_2;
 800487c:	4b16      	ldr	r3, [pc, #88]	; (80048d8 <main_Func+0x27c>)
 800487e:	881a      	ldrh	r2, [r3, #0]
 8004880:	4b08      	ldr	r3, [pc, #32]	; (80048a4 <main_Func+0x248>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	639a      	str	r2, [r3, #56]	; 0x38
	htim4.Instance->CCR3 = esc_3;
 8004886:	4b15      	ldr	r3, [pc, #84]	; (80048dc <main_Func+0x280>)
 8004888:	881a      	ldrh	r2, [r3, #0]
 800488a:	4b06      	ldr	r3, [pc, #24]	; (80048a4 <main_Func+0x248>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	63da      	str	r2, [r3, #60]	; 0x3c
	htim4.Instance->CCR4 = esc_4;
 8004890:	4b13      	ldr	r3, [pc, #76]	; (80048e0 <main_Func+0x284>)
 8004892:	881a      	ldrh	r2, [r3, #0]
 8004894:	4b03      	ldr	r3, [pc, #12]	; (80048a4 <main_Func+0x248>)
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	641a      	str	r2, [r3, #64]	; 0x40
    osDelay(150);
 800489a:	2096      	movs	r0, #150	; 0x96
 800489c:	f005 fcea 	bl	800a274 <osDelay>
	pid_output_pitch = calculate_pid(pid_p_gain_pitch, pid_i_gain_pitch, pid_d_gain_pitch, data.KalmanAngleY, Chanel_2);
 80048a0:	e70c      	b.n	80046bc <main_Func+0x60>
 80048a2:	bf00      	nop
 80048a4:	20000698 	.word	0x20000698
 80048a8:	200000b4 	.word	0x200000b4
 80048ac:	200000b8 	.word	0x200000b8
 80048b0:	200000bc 	.word	0x200000bc
 80048b4:	200004a0 	.word	0x200004a0
 80048b8:	20000094 	.word	0x20000094
 80048bc:	200000a8 	.word	0x200000a8
 80048c0:	200000ac 	.word	0x200000ac
 80048c4:	200000b0 	.word	0x200000b0
 80048c8:	20000090 	.word	0x20000090
 80048cc:	20000098 	.word	0x20000098
 80048d0:	20000578 	.word	0x20000578
 80048d4:	2000057a 	.word	0x2000057a
 80048d8:	2000057c 	.word	0x2000057c
 80048dc:	2000057e 	.word	0x2000057e
 80048e0:	20000580 	.word	0x20000580

080048e4 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 80048e4:	b580      	push	{r7, lr}
 80048e6:	b088      	sub	sp, #32
 80048e8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048ea:	f107 030c 	add.w	r3, r7, #12
 80048ee:	2200      	movs	r2, #0
 80048f0:	601a      	str	r2, [r3, #0]
 80048f2:	605a      	str	r2, [r3, #4]
 80048f4:	609a      	str	r2, [r3, #8]
 80048f6:	60da      	str	r2, [r3, #12]
 80048f8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80048fa:	2300      	movs	r3, #0
 80048fc:	60bb      	str	r3, [r7, #8]
 80048fe:	4b1c      	ldr	r3, [pc, #112]	; (8004970 <MX_GPIO_Init+0x8c>)
 8004900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004902:	4a1b      	ldr	r2, [pc, #108]	; (8004970 <MX_GPIO_Init+0x8c>)
 8004904:	f043 0301 	orr.w	r3, r3, #1
 8004908:	6313      	str	r3, [r2, #48]	; 0x30
 800490a:	4b19      	ldr	r3, [pc, #100]	; (8004970 <MX_GPIO_Init+0x8c>)
 800490c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800490e:	f003 0301 	and.w	r3, r3, #1
 8004912:	60bb      	str	r3, [r7, #8]
 8004914:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004916:	2300      	movs	r3, #0
 8004918:	607b      	str	r3, [r7, #4]
 800491a:	4b15      	ldr	r3, [pc, #84]	; (8004970 <MX_GPIO_Init+0x8c>)
 800491c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800491e:	4a14      	ldr	r2, [pc, #80]	; (8004970 <MX_GPIO_Init+0x8c>)
 8004920:	f043 0302 	orr.w	r3, r3, #2
 8004924:	6313      	str	r3, [r2, #48]	; 0x30
 8004926:	4b12      	ldr	r3, [pc, #72]	; (8004970 <MX_GPIO_Init+0x8c>)
 8004928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800492a:	f003 0302 	and.w	r3, r3, #2
 800492e:	607b      	str	r3, [r7, #4]
 8004930:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004932:	2300      	movs	r3, #0
 8004934:	603b      	str	r3, [r7, #0]
 8004936:	4b0e      	ldr	r3, [pc, #56]	; (8004970 <MX_GPIO_Init+0x8c>)
 8004938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800493a:	4a0d      	ldr	r2, [pc, #52]	; (8004970 <MX_GPIO_Init+0x8c>)
 800493c:	f043 0308 	orr.w	r3, r3, #8
 8004940:	6313      	str	r3, [r2, #48]	; 0x30
 8004942:	4b0b      	ldr	r3, [pc, #44]	; (8004970 <MX_GPIO_Init+0x8c>)
 8004944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004946:	f003 0308 	and.w	r3, r3, #8
 800494a:	603b      	str	r3, [r7, #0]
 800494c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800494e:	2310      	movs	r3, #16
 8004950:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004952:	2300      	movs	r3, #0
 8004954:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004956:	2302      	movs	r3, #2
 8004958:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800495a:	f107 030c 	add.w	r3, r7, #12
 800495e:	4619      	mov	r1, r3
 8004960:	4804      	ldr	r0, [pc, #16]	; (8004974 <MX_GPIO_Init+0x90>)
 8004962:	f001 f88f 	bl	8005a84 <HAL_GPIO_Init>

}
 8004966:	bf00      	nop
 8004968:	3720      	adds	r7, #32
 800496a:	46bd      	mov	sp, r7
 800496c:	bd80      	pop	{r7, pc}
 800496e:	bf00      	nop
 8004970:	40023800 	.word	0x40023800
 8004974:	40020400 	.word	0x40020400

08004978 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8004978:	b580      	push	{r7, lr}
 800497a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800497c:	4b12      	ldr	r3, [pc, #72]	; (80049c8 <MX_I2C1_Init+0x50>)
 800497e:	4a13      	ldr	r2, [pc, #76]	; (80049cc <MX_I2C1_Init+0x54>)
 8004980:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8004982:	4b11      	ldr	r3, [pc, #68]	; (80049c8 <MX_I2C1_Init+0x50>)
 8004984:	4a12      	ldr	r2, [pc, #72]	; (80049d0 <MX_I2C1_Init+0x58>)
 8004986:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004988:	4b0f      	ldr	r3, [pc, #60]	; (80049c8 <MX_I2C1_Init+0x50>)
 800498a:	2200      	movs	r2, #0
 800498c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800498e:	4b0e      	ldr	r3, [pc, #56]	; (80049c8 <MX_I2C1_Init+0x50>)
 8004990:	2200      	movs	r2, #0
 8004992:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004994:	4b0c      	ldr	r3, [pc, #48]	; (80049c8 <MX_I2C1_Init+0x50>)
 8004996:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800499a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800499c:	4b0a      	ldr	r3, [pc, #40]	; (80049c8 <MX_I2C1_Init+0x50>)
 800499e:	2200      	movs	r2, #0
 80049a0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80049a2:	4b09      	ldr	r3, [pc, #36]	; (80049c8 <MX_I2C1_Init+0x50>)
 80049a4:	2200      	movs	r2, #0
 80049a6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80049a8:	4b07      	ldr	r3, [pc, #28]	; (80049c8 <MX_I2C1_Init+0x50>)
 80049aa:	2200      	movs	r2, #0
 80049ac:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80049ae:	4b06      	ldr	r3, [pc, #24]	; (80049c8 <MX_I2C1_Init+0x50>)
 80049b0:	2200      	movs	r2, #0
 80049b2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80049b4:	4804      	ldr	r0, [pc, #16]	; (80049c8 <MX_I2C1_Init+0x50>)
 80049b6:	f001 f9e9 	bl	8005d8c <HAL_I2C_Init>
 80049ba:	4603      	mov	r3, r0
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d001      	beq.n	80049c4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80049c0:	f000 f94a 	bl	8004c58 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80049c4:	bf00      	nop
 80049c6:	bd80      	pop	{r7, pc}
 80049c8:	200005a4 	.word	0x200005a4
 80049cc:	40005400 	.word	0x40005400
 80049d0:	000186a0 	.word	0x000186a0

080049d4 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80049d8:	4b12      	ldr	r3, [pc, #72]	; (8004a24 <MX_I2C2_Init+0x50>)
 80049da:	4a13      	ldr	r2, [pc, #76]	; (8004a28 <MX_I2C2_Init+0x54>)
 80049dc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80049de:	4b11      	ldr	r3, [pc, #68]	; (8004a24 <MX_I2C2_Init+0x50>)
 80049e0:	4a12      	ldr	r2, [pc, #72]	; (8004a2c <MX_I2C2_Init+0x58>)
 80049e2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80049e4:	4b0f      	ldr	r3, [pc, #60]	; (8004a24 <MX_I2C2_Init+0x50>)
 80049e6:	2200      	movs	r2, #0
 80049e8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80049ea:	4b0e      	ldr	r3, [pc, #56]	; (8004a24 <MX_I2C2_Init+0x50>)
 80049ec:	2200      	movs	r2, #0
 80049ee:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80049f0:	4b0c      	ldr	r3, [pc, #48]	; (8004a24 <MX_I2C2_Init+0x50>)
 80049f2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80049f6:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80049f8:	4b0a      	ldr	r3, [pc, #40]	; (8004a24 <MX_I2C2_Init+0x50>)
 80049fa:	2200      	movs	r2, #0
 80049fc:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80049fe:	4b09      	ldr	r3, [pc, #36]	; (8004a24 <MX_I2C2_Init+0x50>)
 8004a00:	2200      	movs	r2, #0
 8004a02:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004a04:	4b07      	ldr	r3, [pc, #28]	; (8004a24 <MX_I2C2_Init+0x50>)
 8004a06:	2200      	movs	r2, #0
 8004a08:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004a0a:	4b06      	ldr	r3, [pc, #24]	; (8004a24 <MX_I2C2_Init+0x50>)
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8004a10:	4804      	ldr	r0, [pc, #16]	; (8004a24 <MX_I2C2_Init+0x50>)
 8004a12:	f001 f9bb 	bl	8005d8c <HAL_I2C_Init>
 8004a16:	4603      	mov	r3, r0
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d001      	beq.n	8004a20 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8004a1c:	f000 f91c 	bl	8004c58 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8004a20:	bf00      	nop
 8004a22:	bd80      	pop	{r7, pc}
 8004a24:	200005f8 	.word	0x200005f8
 8004a28:	40005800 	.word	0x40005800
 8004a2c:	000186a0 	.word	0x000186a0

08004a30 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b08c      	sub	sp, #48	; 0x30
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a38:	f107 031c 	add.w	r3, r7, #28
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	601a      	str	r2, [r3, #0]
 8004a40:	605a      	str	r2, [r3, #4]
 8004a42:	609a      	str	r2, [r3, #8]
 8004a44:	60da      	str	r2, [r3, #12]
 8004a46:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	4a3a      	ldr	r2, [pc, #232]	; (8004b38 <HAL_I2C_MspInit+0x108>)
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	d12c      	bne.n	8004aac <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a52:	2300      	movs	r3, #0
 8004a54:	61bb      	str	r3, [r7, #24]
 8004a56:	4b39      	ldr	r3, [pc, #228]	; (8004b3c <HAL_I2C_MspInit+0x10c>)
 8004a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a5a:	4a38      	ldr	r2, [pc, #224]	; (8004b3c <HAL_I2C_MspInit+0x10c>)
 8004a5c:	f043 0302 	orr.w	r3, r3, #2
 8004a60:	6313      	str	r3, [r2, #48]	; 0x30
 8004a62:	4b36      	ldr	r3, [pc, #216]	; (8004b3c <HAL_I2C_MspInit+0x10c>)
 8004a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a66:	f003 0302 	and.w	r3, r3, #2
 8004a6a:	61bb      	str	r3, [r7, #24]
 8004a6c:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004a6e:	23c0      	movs	r3, #192	; 0xc0
 8004a70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004a72:	2312      	movs	r3, #18
 8004a74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a76:	2300      	movs	r3, #0
 8004a78:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a7a:	2303      	movs	r3, #3
 8004a7c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004a7e:	2304      	movs	r3, #4
 8004a80:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a82:	f107 031c 	add.w	r3, r7, #28
 8004a86:	4619      	mov	r1, r3
 8004a88:	482d      	ldr	r0, [pc, #180]	; (8004b40 <HAL_I2C_MspInit+0x110>)
 8004a8a:	f000 fffb 	bl	8005a84 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004a8e:	2300      	movs	r3, #0
 8004a90:	617b      	str	r3, [r7, #20]
 8004a92:	4b2a      	ldr	r3, [pc, #168]	; (8004b3c <HAL_I2C_MspInit+0x10c>)
 8004a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a96:	4a29      	ldr	r2, [pc, #164]	; (8004b3c <HAL_I2C_MspInit+0x10c>)
 8004a98:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004a9c:	6413      	str	r3, [r2, #64]	; 0x40
 8004a9e:	4b27      	ldr	r3, [pc, #156]	; (8004b3c <HAL_I2C_MspInit+0x10c>)
 8004aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aa2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004aa6:	617b      	str	r3, [r7, #20]
 8004aa8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8004aaa:	e041      	b.n	8004b30 <HAL_I2C_MspInit+0x100>
  else if(i2cHandle->Instance==I2C2)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	4a24      	ldr	r2, [pc, #144]	; (8004b44 <HAL_I2C_MspInit+0x114>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d13c      	bne.n	8004b30 <HAL_I2C_MspInit+0x100>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	613b      	str	r3, [r7, #16]
 8004aba:	4b20      	ldr	r3, [pc, #128]	; (8004b3c <HAL_I2C_MspInit+0x10c>)
 8004abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004abe:	4a1f      	ldr	r2, [pc, #124]	; (8004b3c <HAL_I2C_MspInit+0x10c>)
 8004ac0:	f043 0302 	orr.w	r3, r3, #2
 8004ac4:	6313      	str	r3, [r2, #48]	; 0x30
 8004ac6:	4b1d      	ldr	r3, [pc, #116]	; (8004b3c <HAL_I2C_MspInit+0x10c>)
 8004ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004aca:	f003 0302 	and.w	r3, r3, #2
 8004ace:	613b      	str	r3, [r7, #16]
 8004ad0:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004ad2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004ad6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004ad8:	2312      	movs	r3, #18
 8004ada:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004adc:	2300      	movs	r3, #0
 8004ade:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004ae0:	2303      	movs	r3, #3
 8004ae2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8004ae4:	2304      	movs	r3, #4
 8004ae6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004ae8:	f107 031c 	add.w	r3, r7, #28
 8004aec:	4619      	mov	r1, r3
 8004aee:	4814      	ldr	r0, [pc, #80]	; (8004b40 <HAL_I2C_MspInit+0x110>)
 8004af0:	f000 ffc8 	bl	8005a84 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004af4:	2308      	movs	r3, #8
 8004af6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004af8:	2312      	movs	r3, #18
 8004afa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004afc:	2300      	movs	r3, #0
 8004afe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b00:	2303      	movs	r3, #3
 8004b02:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8004b04:	2309      	movs	r3, #9
 8004b06:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b08:	f107 031c 	add.w	r3, r7, #28
 8004b0c:	4619      	mov	r1, r3
 8004b0e:	480c      	ldr	r0, [pc, #48]	; (8004b40 <HAL_I2C_MspInit+0x110>)
 8004b10:	f000 ffb8 	bl	8005a84 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8004b14:	2300      	movs	r3, #0
 8004b16:	60fb      	str	r3, [r7, #12]
 8004b18:	4b08      	ldr	r3, [pc, #32]	; (8004b3c <HAL_I2C_MspInit+0x10c>)
 8004b1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b1c:	4a07      	ldr	r2, [pc, #28]	; (8004b3c <HAL_I2C_MspInit+0x10c>)
 8004b1e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004b22:	6413      	str	r3, [r2, #64]	; 0x40
 8004b24:	4b05      	ldr	r3, [pc, #20]	; (8004b3c <HAL_I2C_MspInit+0x10c>)
 8004b26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b28:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b2c:	60fb      	str	r3, [r7, #12]
 8004b2e:	68fb      	ldr	r3, [r7, #12]
}
 8004b30:	bf00      	nop
 8004b32:	3730      	adds	r7, #48	; 0x30
 8004b34:	46bd      	mov	sp, r7
 8004b36:	bd80      	pop	{r7, pc}
 8004b38:	40005400 	.word	0x40005400
 8004b3c:	40023800 	.word	0x40023800
 8004b40:	40020400 	.word	0x40020400
 8004b44:	40005800 	.word	0x40005800

08004b48 <HAL_UART_RxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b082      	sub	sp, #8
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
	if(huart == &huart1) GPS_UART_CallBack();
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	4a04      	ldr	r2, [pc, #16]	; (8004b64 <HAL_UART_RxCpltCallback+0x1c>)
 8004b54:	4293      	cmp	r3, r2
 8004b56:	d101      	bne.n	8004b5c <HAL_UART_RxCpltCallback+0x14>
 8004b58:	f7fd fd00 	bl	800255c <GPS_UART_CallBack>
}
 8004b5c:	bf00      	nop
 8004b5e:	3708      	adds	r7, #8
 8004b60:	46bd      	mov	sp, r7
 8004b62:	bd80      	pop	{r7, pc}
 8004b64:	200006e0 	.word	0x200006e0

08004b68 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

  HAL_Init();
 8004b6c:	f000 fd50 	bl	8005610 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004b70:	f000 f80a 	bl	8004b88 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004b74:	f7ff feb6 	bl	80048e4 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8004b78:	f005 faa0 	bl	800a0bc <osKernelInitialize>
  MX_FREERTOS_Init();
 8004b7c:	f7ff fc62 	bl	8004444 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8004b80:	f005 fac0 	bl	800a104 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8004b84:	e7fe      	b.n	8004b84 <main+0x1c>
	...

08004b88 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b094      	sub	sp, #80	; 0x50
 8004b8c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004b8e:	f107 0320 	add.w	r3, r7, #32
 8004b92:	2230      	movs	r2, #48	; 0x30
 8004b94:	2100      	movs	r1, #0
 8004b96:	4618      	mov	r0, r3
 8004b98:	f008 fc48 	bl	800d42c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004b9c:	f107 030c 	add.w	r3, r7, #12
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	601a      	str	r2, [r3, #0]
 8004ba4:	605a      	str	r2, [r3, #4]
 8004ba6:	609a      	str	r2, [r3, #8]
 8004ba8:	60da      	str	r2, [r3, #12]
 8004baa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004bac:	2300      	movs	r3, #0
 8004bae:	60bb      	str	r3, [r7, #8]
 8004bb0:	4b27      	ldr	r3, [pc, #156]	; (8004c50 <SystemClock_Config+0xc8>)
 8004bb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bb4:	4a26      	ldr	r2, [pc, #152]	; (8004c50 <SystemClock_Config+0xc8>)
 8004bb6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004bba:	6413      	str	r3, [r2, #64]	; 0x40
 8004bbc:	4b24      	ldr	r3, [pc, #144]	; (8004c50 <SystemClock_Config+0xc8>)
 8004bbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bc0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004bc4:	60bb      	str	r3, [r7, #8]
 8004bc6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004bc8:	2300      	movs	r3, #0
 8004bca:	607b      	str	r3, [r7, #4]
 8004bcc:	4b21      	ldr	r3, [pc, #132]	; (8004c54 <SystemClock_Config+0xcc>)
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	4a20      	ldr	r2, [pc, #128]	; (8004c54 <SystemClock_Config+0xcc>)
 8004bd2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004bd6:	6013      	str	r3, [r2, #0]
 8004bd8:	4b1e      	ldr	r3, [pc, #120]	; (8004c54 <SystemClock_Config+0xcc>)
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004be0:	607b      	str	r3, [r7, #4]
 8004be2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004be4:	2302      	movs	r3, #2
 8004be6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004be8:	2301      	movs	r3, #1
 8004bea:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004bec:	2310      	movs	r3, #16
 8004bee:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004bf0:	2302      	movs	r3, #2
 8004bf2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8004bf8:	2310      	movs	r3, #16
 8004bfa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 8004bfc:	2390      	movs	r3, #144	; 0x90
 8004bfe:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004c00:	2302      	movs	r3, #2
 8004c02:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8004c04:	2304      	movs	r3, #4
 8004c06:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004c08:	f107 0320 	add.w	r3, r7, #32
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	f002 f9ab 	bl	8006f68 <HAL_RCC_OscConfig>
 8004c12:	4603      	mov	r3, r0
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d001      	beq.n	8004c1c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8004c18:	f000 f81e 	bl	8004c58 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004c1c:	230f      	movs	r3, #15
 8004c1e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004c20:	2302      	movs	r3, #2
 8004c22:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004c24:	2300      	movs	r3, #0
 8004c26:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004c28:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004c2c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004c2e:	2300      	movs	r3, #0
 8004c30:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8004c32:	f107 030c 	add.w	r3, r7, #12
 8004c36:	2102      	movs	r1, #2
 8004c38:	4618      	mov	r0, r3
 8004c3a:	f002 fc0d 	bl	8007458 <HAL_RCC_ClockConfig>
 8004c3e:	4603      	mov	r3, r0
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d001      	beq.n	8004c48 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8004c44:	f000 f808 	bl	8004c58 <Error_Handler>
  }
}
 8004c48:	bf00      	nop
 8004c4a:	3750      	adds	r7, #80	; 0x50
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	bd80      	pop	{r7, pc}
 8004c50:	40023800 	.word	0x40023800
 8004c54:	40007000 	.word	0x40007000

08004c58 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004c58:	b480      	push	{r7}
 8004c5a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004c5c:	b672      	cpsid	i
}
 8004c5e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004c60:	e7fe      	b.n	8004c60 <Error_Handler+0x8>

08004c62 <calculate_pid>:

#include "pid.h"



float calculate_pid(float pid_p_gain,float pid_i_gain,float pid_d_gain, float gyro_input,uint32_t channel_value){
 8004c62:	b480      	push	{r7}
 8004c64:	b08d      	sub	sp, #52	; 0x34
 8004c66:	af00      	add	r7, sp, #0
 8004c68:	ed87 0a05 	vstr	s0, [r7, #20]
 8004c6c:	edc7 0a04 	vstr	s1, [r7, #16]
 8004c70:	ed87 1a03 	vstr	s2, [r7, #12]
 8004c74:	edc7 1a02 	vstr	s3, [r7, #8]
 8004c78:	6078      	str	r0, [r7, #4]
	float pid_setpoint = 0;
 8004c7a:	f04f 0300 	mov.w	r3, #0
 8004c7e:	62fb      	str	r3, [r7, #44]	; 0x2c
	float pid_i_mem = 0;
 8004c80:	f04f 0300 	mov.w	r3, #0
 8004c84:	62bb      	str	r3, [r7, #40]	; 0x28
	int pid_max = 0;
 8004c86:	2300      	movs	r3, #0
 8004c88:	623b      	str	r3, [r7, #32]
	float pid_last_d_error = 0;
 8004c8a:	f04f 0300 	mov.w	r3, #0
 8004c8e:	61fb      	str	r3, [r7, #28]
	float pid_output;

	if (channel_value > 1508){
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	f240 52e4 	movw	r2, #1508	; 0x5e4
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d909      	bls.n	8004cae <calculate_pid+0x4c>
		pid_setpoint = channel_value - 1508;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	f2a3 53e4 	subw	r3, r3, #1508	; 0x5e4
 8004ca0:	ee07 3a90 	vmov	s15, r3
 8004ca4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ca8:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
 8004cac:	e00d      	b.n	8004cca <calculate_pid+0x68>
	}
  	else if (channel_value < 1492){
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	f240 52d3 	movw	r2, #1491	; 0x5d3
 8004cb4:	4293      	cmp	r3, r2
 8004cb6:	d808      	bhi.n	8004cca <calculate_pid+0x68>
		pid_setpoint = channel_value - 1492;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	f2a3 53d4 	subw	r3, r3, #1492	; 0x5d4
 8004cbe:	ee07 3a90 	vmov	s15, r3
 8004cc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004cc6:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	}

	pid_setpoint /= 3.0;
 8004cca:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8004cce:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 8004cd2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004cd6:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	
	float pid_error_temp = gyro_input - pid_setpoint;
 8004cda:	ed97 7a02 	vldr	s14, [r7, #8]
 8004cde:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8004ce2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004ce6:	edc7 7a06 	vstr	s15, [r7, #24]
	pid_i_mem += pid_i_gain*pid_error_temp;
 8004cea:	ed97 7a04 	vldr	s14, [r7, #16]
 8004cee:	edd7 7a06 	vldr	s15, [r7, #24]
 8004cf2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004cf6:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8004cfa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004cfe:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	if(pid_i_mem>pid_max){
 8004d02:	6a3b      	ldr	r3, [r7, #32]
 8004d04:	ee07 3a90 	vmov	s15, r3
 8004d08:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004d0c:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8004d10:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004d14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d18:	dd07      	ble.n	8004d2a <calculate_pid+0xc8>
		pid_i_mem = pid_max;
 8004d1a:	6a3b      	ldr	r3, [r7, #32]
 8004d1c:	ee07 3a90 	vmov	s15, r3
 8004d20:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004d24:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
 8004d28:	e014      	b.n	8004d54 <calculate_pid+0xf2>
	}
	else if(pid_i_mem < -1*pid_max){
 8004d2a:	6a3b      	ldr	r3, [r7, #32]
 8004d2c:	425b      	negs	r3, r3
 8004d2e:	ee07 3a90 	vmov	s15, r3
 8004d32:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004d36:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8004d3a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004d3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d42:	d507      	bpl.n	8004d54 <calculate_pid+0xf2>
		pid_i_mem = -1*pid_max;
 8004d44:	6a3b      	ldr	r3, [r7, #32]
 8004d46:	425b      	negs	r3, r3
 8004d48:	ee07 3a90 	vmov	s15, r3
 8004d4c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004d50:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	}
	pid_output = pid_p_gain*pid_error_temp + pid_i_mem + pid_d_gain*(pid_error_temp-pid_last_d_error);
 8004d54:	ed97 7a05 	vldr	s14, [r7, #20]
 8004d58:	edd7 7a06 	vldr	s15, [r7, #24]
 8004d5c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004d60:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8004d64:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004d68:	edd7 6a06 	vldr	s13, [r7, #24]
 8004d6c:	edd7 7a07 	vldr	s15, [r7, #28]
 8004d70:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8004d74:	edd7 7a03 	vldr	s15, [r7, #12]
 8004d78:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004d7c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004d80:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	if(pid_output > pid_max){
 8004d84:	6a3b      	ldr	r3, [r7, #32]
 8004d86:	ee07 3a90 	vmov	s15, r3
 8004d8a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004d8e:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8004d92:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004d96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d9a:	dd07      	ble.n	8004dac <calculate_pid+0x14a>
		pid_output = pid_max;
 8004d9c:	6a3b      	ldr	r3, [r7, #32]
 8004d9e:	ee07 3a90 	vmov	s15, r3
 8004da2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004da6:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
 8004daa:	e014      	b.n	8004dd6 <calculate_pid+0x174>
	}
	else if(pid_output < -1 * pid_max){
 8004dac:	6a3b      	ldr	r3, [r7, #32]
 8004dae:	425b      	negs	r3, r3
 8004db0:	ee07 3a90 	vmov	s15, r3
 8004db4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004db8:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8004dbc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004dc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004dc4:	d507      	bpl.n	8004dd6 <calculate_pid+0x174>
		pid_output = -1 * pid_max;
 8004dc6:	6a3b      	ldr	r3, [r7, #32]
 8004dc8:	425b      	negs	r3, r3
 8004dca:	ee07 3a90 	vmov	s15, r3
 8004dce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004dd2:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	}
	pid_last_d_error = pid_error_temp;
 8004dd6:	69bb      	ldr	r3, [r7, #24]
 8004dd8:	61fb      	str	r3, [r7, #28]

	return pid_output;
 8004dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ddc:	ee07 3a90 	vmov	s15, r3
}
 8004de0:	eeb0 0a67 	vmov.f32	s0, s15
 8004de4:	3734      	adds	r7, #52	; 0x34
 8004de6:	46bd      	mov	sp, r7
 8004de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dec:	4770      	bx	lr
	...

08004df0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b082      	sub	sp, #8
 8004df4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004df6:	2300      	movs	r3, #0
 8004df8:	607b      	str	r3, [r7, #4]
 8004dfa:	4b12      	ldr	r3, [pc, #72]	; (8004e44 <HAL_MspInit+0x54>)
 8004dfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dfe:	4a11      	ldr	r2, [pc, #68]	; (8004e44 <HAL_MspInit+0x54>)
 8004e00:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004e04:	6453      	str	r3, [r2, #68]	; 0x44
 8004e06:	4b0f      	ldr	r3, [pc, #60]	; (8004e44 <HAL_MspInit+0x54>)
 8004e08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e0a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004e0e:	607b      	str	r3, [r7, #4]
 8004e10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004e12:	2300      	movs	r3, #0
 8004e14:	603b      	str	r3, [r7, #0]
 8004e16:	4b0b      	ldr	r3, [pc, #44]	; (8004e44 <HAL_MspInit+0x54>)
 8004e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e1a:	4a0a      	ldr	r2, [pc, #40]	; (8004e44 <HAL_MspInit+0x54>)
 8004e1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e20:	6413      	str	r3, [r2, #64]	; 0x40
 8004e22:	4b08      	ldr	r3, [pc, #32]	; (8004e44 <HAL_MspInit+0x54>)
 8004e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e2a:	603b      	str	r3, [r7, #0]
 8004e2c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004e2e:	2200      	movs	r2, #0
 8004e30:	210f      	movs	r1, #15
 8004e32:	f06f 0001 	mvn.w	r0, #1
 8004e36:	f000 fd5c 	bl	80058f2 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004e3a:	bf00      	nop
 8004e3c:	3708      	adds	r7, #8
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	bd80      	pop	{r7, pc}
 8004e42:	bf00      	nop
 8004e44:	40023800 	.word	0x40023800

08004e48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004e48:	b480      	push	{r7}
 8004e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004e4c:	e7fe      	b.n	8004e4c <NMI_Handler+0x4>

08004e4e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004e4e:	b480      	push	{r7}
 8004e50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004e52:	e7fe      	b.n	8004e52 <HardFault_Handler+0x4>

08004e54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004e54:	b480      	push	{r7}
 8004e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004e58:	e7fe      	b.n	8004e58 <MemManage_Handler+0x4>

08004e5a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004e5a:	b480      	push	{r7}
 8004e5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004e5e:	e7fe      	b.n	8004e5e <BusFault_Handler+0x4>

08004e60 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004e60:	b480      	push	{r7}
 8004e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004e64:	e7fe      	b.n	8004e64 <UsageFault_Handler+0x4>

08004e66 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004e66:	b480      	push	{r7}
 8004e68:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004e6a:	bf00      	nop
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e72:	4770      	bx	lr

08004e74 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004e78:	f000 fc1c 	bl	80056b4 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8004e7c:	f007 f93a 	bl	800c0f4 <xTaskGetSchedulerState>
 8004e80:	4603      	mov	r3, r0
 8004e82:	2b01      	cmp	r3, #1
 8004e84:	d001      	beq.n	8004e8a <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8004e86:	f008 f81f 	bl	800cec8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004e8a:	bf00      	nop
 8004e8c:	bd80      	pop	{r7, pc}
	...

08004e90 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004e94:	4802      	ldr	r0, [pc, #8]	; (8004ea0 <TIM2_IRQHandler+0x10>)
 8004e96:	f002 ff8b 	bl	8007db0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004e9a:	bf00      	nop
 8004e9c:	bd80      	pop	{r7, pc}
 8004e9e:	bf00      	nop
 8004ea0:	20000650 	.word	0x20000650

08004ea4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004ea8:	4802      	ldr	r0, [pc, #8]	; (8004eb4 <USART1_IRQHandler+0x10>)
 8004eaa:	f004 f96b 	bl	8009184 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004eae:	bf00      	nop
 8004eb0:	bd80      	pop	{r7, pc}
 8004eb2:	bf00      	nop
 8004eb4:	200006e0 	.word	0x200006e0

08004eb8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004eb8:	b480      	push	{r7}
 8004eba:	af00      	add	r7, sp, #0
  return 1;
 8004ebc:	2301      	movs	r3, #1
}
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec6:	4770      	bx	lr

08004ec8 <_kill>:

int _kill(int pid, int sig)
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b082      	sub	sp, #8
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
 8004ed0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004ed2:	f008 fa73 	bl	800d3bc <__errno>
 8004ed6:	4603      	mov	r3, r0
 8004ed8:	2216      	movs	r2, #22
 8004eda:	601a      	str	r2, [r3, #0]
  return -1;
 8004edc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	3708      	adds	r7, #8
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	bd80      	pop	{r7, pc}

08004ee8 <_exit>:

void _exit (int status)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b082      	sub	sp, #8
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004ef0:	f04f 31ff 	mov.w	r1, #4294967295
 8004ef4:	6878      	ldr	r0, [r7, #4]
 8004ef6:	f7ff ffe7 	bl	8004ec8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004efa:	e7fe      	b.n	8004efa <_exit+0x12>

08004efc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b086      	sub	sp, #24
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	60f8      	str	r0, [r7, #12]
 8004f04:	60b9      	str	r1, [r7, #8]
 8004f06:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004f08:	2300      	movs	r3, #0
 8004f0a:	617b      	str	r3, [r7, #20]
 8004f0c:	e00a      	b.n	8004f24 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004f0e:	f3af 8000 	nop.w
 8004f12:	4601      	mov	r1, r0
 8004f14:	68bb      	ldr	r3, [r7, #8]
 8004f16:	1c5a      	adds	r2, r3, #1
 8004f18:	60ba      	str	r2, [r7, #8]
 8004f1a:	b2ca      	uxtb	r2, r1
 8004f1c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004f1e:	697b      	ldr	r3, [r7, #20]
 8004f20:	3301      	adds	r3, #1
 8004f22:	617b      	str	r3, [r7, #20]
 8004f24:	697a      	ldr	r2, [r7, #20]
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	429a      	cmp	r2, r3
 8004f2a:	dbf0      	blt.n	8004f0e <_read+0x12>
  }

  return len;
 8004f2c:	687b      	ldr	r3, [r7, #4]
}
 8004f2e:	4618      	mov	r0, r3
 8004f30:	3718      	adds	r7, #24
 8004f32:	46bd      	mov	sp, r7
 8004f34:	bd80      	pop	{r7, pc}

08004f36 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004f36:	b580      	push	{r7, lr}
 8004f38:	b086      	sub	sp, #24
 8004f3a:	af00      	add	r7, sp, #0
 8004f3c:	60f8      	str	r0, [r7, #12]
 8004f3e:	60b9      	str	r1, [r7, #8]
 8004f40:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004f42:	2300      	movs	r3, #0
 8004f44:	617b      	str	r3, [r7, #20]
 8004f46:	e009      	b.n	8004f5c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004f48:	68bb      	ldr	r3, [r7, #8]
 8004f4a:	1c5a      	adds	r2, r3, #1
 8004f4c:	60ba      	str	r2, [r7, #8]
 8004f4e:	781b      	ldrb	r3, [r3, #0]
 8004f50:	4618      	mov	r0, r3
 8004f52:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004f56:	697b      	ldr	r3, [r7, #20]
 8004f58:	3301      	adds	r3, #1
 8004f5a:	617b      	str	r3, [r7, #20]
 8004f5c:	697a      	ldr	r2, [r7, #20]
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	429a      	cmp	r2, r3
 8004f62:	dbf1      	blt.n	8004f48 <_write+0x12>
  }
  return len;
 8004f64:	687b      	ldr	r3, [r7, #4]
}
 8004f66:	4618      	mov	r0, r3
 8004f68:	3718      	adds	r7, #24
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	bd80      	pop	{r7, pc}

08004f6e <_close>:

int _close(int file)
{
 8004f6e:	b480      	push	{r7}
 8004f70:	b083      	sub	sp, #12
 8004f72:	af00      	add	r7, sp, #0
 8004f74:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004f76:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	370c      	adds	r7, #12
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f84:	4770      	bx	lr

08004f86 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004f86:	b480      	push	{r7}
 8004f88:	b083      	sub	sp, #12
 8004f8a:	af00      	add	r7, sp, #0
 8004f8c:	6078      	str	r0, [r7, #4]
 8004f8e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004f96:	605a      	str	r2, [r3, #4]
  return 0;
 8004f98:	2300      	movs	r3, #0
}
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	370c      	adds	r7, #12
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa4:	4770      	bx	lr

08004fa6 <_isatty>:

int _isatty(int file)
{
 8004fa6:	b480      	push	{r7}
 8004fa8:	b083      	sub	sp, #12
 8004faa:	af00      	add	r7, sp, #0
 8004fac:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004fae:	2301      	movs	r3, #1
}
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	370c      	adds	r7, #12
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fba:	4770      	bx	lr

08004fbc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004fbc:	b480      	push	{r7}
 8004fbe:	b085      	sub	sp, #20
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	60f8      	str	r0, [r7, #12]
 8004fc4:	60b9      	str	r1, [r7, #8]
 8004fc6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004fc8:	2300      	movs	r3, #0
}
 8004fca:	4618      	mov	r0, r3
 8004fcc:	3714      	adds	r7, #20
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd4:	4770      	bx	lr
	...

08004fd8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	b086      	sub	sp, #24
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004fe0:	4a14      	ldr	r2, [pc, #80]	; (8005034 <_sbrk+0x5c>)
 8004fe2:	4b15      	ldr	r3, [pc, #84]	; (8005038 <_sbrk+0x60>)
 8004fe4:	1ad3      	subs	r3, r2, r3
 8004fe6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004fe8:	697b      	ldr	r3, [r7, #20]
 8004fea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004fec:	4b13      	ldr	r3, [pc, #76]	; (800503c <_sbrk+0x64>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d102      	bne.n	8004ffa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004ff4:	4b11      	ldr	r3, [pc, #68]	; (800503c <_sbrk+0x64>)
 8004ff6:	4a12      	ldr	r2, [pc, #72]	; (8005040 <_sbrk+0x68>)
 8004ff8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004ffa:	4b10      	ldr	r3, [pc, #64]	; (800503c <_sbrk+0x64>)
 8004ffc:	681a      	ldr	r2, [r3, #0]
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	4413      	add	r3, r2
 8005002:	693a      	ldr	r2, [r7, #16]
 8005004:	429a      	cmp	r2, r3
 8005006:	d207      	bcs.n	8005018 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005008:	f008 f9d8 	bl	800d3bc <__errno>
 800500c:	4603      	mov	r3, r0
 800500e:	220c      	movs	r2, #12
 8005010:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005012:	f04f 33ff 	mov.w	r3, #4294967295
 8005016:	e009      	b.n	800502c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005018:	4b08      	ldr	r3, [pc, #32]	; (800503c <_sbrk+0x64>)
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800501e:	4b07      	ldr	r3, [pc, #28]	; (800503c <_sbrk+0x64>)
 8005020:	681a      	ldr	r2, [r3, #0]
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	4413      	add	r3, r2
 8005026:	4a05      	ldr	r2, [pc, #20]	; (800503c <_sbrk+0x64>)
 8005028:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800502a:	68fb      	ldr	r3, [r7, #12]
}
 800502c:	4618      	mov	r0, r3
 800502e:	3718      	adds	r7, #24
 8005030:	46bd      	mov	sp, r7
 8005032:	bd80      	pop	{r7, pc}
 8005034:	20020000 	.word	0x20020000
 8005038:	00000400 	.word	0x00000400
 800503c:	2000064c 	.word	0x2000064c
 8005040:	200050d0 	.word	0x200050d0

08005044 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005044:	b480      	push	{r7}
 8005046:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005048:	4b06      	ldr	r3, [pc, #24]	; (8005064 <SystemInit+0x20>)
 800504a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800504e:	4a05      	ldr	r2, [pc, #20]	; (8005064 <SystemInit+0x20>)
 8005050:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005054:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005058:	bf00      	nop
 800505a:	46bd      	mov	sp, r7
 800505c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005060:	4770      	bx	lr
 8005062:	bf00      	nop
 8005064:	e000ed00 	.word	0xe000ed00

08005068 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b090      	sub	sp, #64	; 0x40
 800506c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800506e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005072:	2200      	movs	r2, #0
 8005074:	601a      	str	r2, [r3, #0]
 8005076:	605a      	str	r2, [r3, #4]
 8005078:	609a      	str	r2, [r3, #8]
 800507a:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800507c:	f107 031c 	add.w	r3, r7, #28
 8005080:	2200      	movs	r2, #0
 8005082:	601a      	str	r2, [r3, #0]
 8005084:	605a      	str	r2, [r3, #4]
 8005086:	609a      	str	r2, [r3, #8]
 8005088:	60da      	str	r2, [r3, #12]
 800508a:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800508c:	f107 030c 	add.w	r3, r7, #12
 8005090:	2200      	movs	r2, #0
 8005092:	601a      	str	r2, [r3, #0]
 8005094:	605a      	str	r2, [r3, #4]
 8005096:	609a      	str	r2, [r3, #8]
 8005098:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800509a:	1d3b      	adds	r3, r7, #4
 800509c:	2200      	movs	r2, #0
 800509e:	601a      	str	r2, [r3, #0]
 80050a0:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80050a2:	4b3e      	ldr	r3, [pc, #248]	; (800519c <MX_TIM2_Init+0x134>)
 80050a4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80050a8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 65;
 80050aa:	4b3c      	ldr	r3, [pc, #240]	; (800519c <MX_TIM2_Init+0x134>)
 80050ac:	2241      	movs	r2, #65	; 0x41
 80050ae:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80050b0:	4b3a      	ldr	r3, [pc, #232]	; (800519c <MX_TIM2_Init+0x134>)
 80050b2:	2200      	movs	r2, #0
 80050b4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967294;
 80050b6:	4b39      	ldr	r3, [pc, #228]	; (800519c <MX_TIM2_Init+0x134>)
 80050b8:	f06f 0201 	mvn.w	r2, #1
 80050bc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80050be:	4b37      	ldr	r3, [pc, #220]	; (800519c <MX_TIM2_Init+0x134>)
 80050c0:	2200      	movs	r2, #0
 80050c2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80050c4:	4b35      	ldr	r3, [pc, #212]	; (800519c <MX_TIM2_Init+0x134>)
 80050c6:	2200      	movs	r2, #0
 80050c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80050ca:	4834      	ldr	r0, [pc, #208]	; (800519c <MX_TIM2_Init+0x134>)
 80050cc:	f002 fba4 	bl	8007818 <HAL_TIM_Base_Init>
 80050d0:	4603      	mov	r3, r0
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d001      	beq.n	80050da <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80050d6:	f7ff fdbf 	bl	8004c58 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80050da:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80050de:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80050e0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80050e4:	4619      	mov	r1, r3
 80050e6:	482d      	ldr	r0, [pc, #180]	; (800519c <MX_TIM2_Init+0x134>)
 80050e8:	f003 f8c8 	bl	800827c <HAL_TIM_ConfigClockSource>
 80050ec:	4603      	mov	r3, r0
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d001      	beq.n	80050f6 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80050f2:	f7ff fdb1 	bl	8004c58 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80050f6:	4829      	ldr	r0, [pc, #164]	; (800519c <MX_TIM2_Init+0x134>)
 80050f8:	f002 fce6 	bl	8007ac8 <HAL_TIM_IC_Init>
 80050fc:	4603      	mov	r3, r0
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d001      	beq.n	8005106 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8005102:	f7ff fda9 	bl	8004c58 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8005106:	2304      	movs	r3, #4
 8005108:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 800510a:	2350      	movs	r3, #80	; 0x50
 800510c:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800510e:	2300      	movs	r3, #0
 8005110:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 8005112:	2300      	movs	r3, #0
 8005114:	62bb      	str	r3, [r7, #40]	; 0x28
  sSlaveConfig.TriggerFilter = 0;
 8005116:	2300      	movs	r3, #0
 8005118:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 800511a:	f107 031c 	add.w	r3, r7, #28
 800511e:	4619      	mov	r1, r3
 8005120:	481e      	ldr	r0, [pc, #120]	; (800519c <MX_TIM2_Init+0x134>)
 8005122:	f003 f972 	bl	800840a <HAL_TIM_SlaveConfigSynchro>
 8005126:	4603      	mov	r3, r0
 8005128:	2b00      	cmp	r3, #0
 800512a:	d001      	beq.n	8005130 <MX_TIM2_Init+0xc8>
  {
    Error_Handler();
 800512c:	f7ff fd94 	bl	8004c58 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8005130:	2300      	movs	r3, #0
 8005132:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8005134:	2301      	movs	r3, #1
 8005136:	613b      	str	r3, [r7, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8005138:	2300      	movs	r3, #0
 800513a:	617b      	str	r3, [r7, #20]
  sConfigIC.ICFilter = 0;
 800513c:	2300      	movs	r3, #0
 800513e:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8005140:	f107 030c 	add.w	r3, r7, #12
 8005144:	2200      	movs	r2, #0
 8005146:	4619      	mov	r1, r3
 8005148:	4814      	ldr	r0, [pc, #80]	; (800519c <MX_TIM2_Init+0x134>)
 800514a:	f002 ff39 	bl	8007fc0 <HAL_TIM_IC_ConfigChannel>
 800514e:	4603      	mov	r3, r0
 8005150:	2b00      	cmp	r3, #0
 8005152:	d001      	beq.n	8005158 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 8005154:	f7ff fd80 	bl	8004c58 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8005158:	2302      	movs	r3, #2
 800515a:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 800515c:	2302      	movs	r3, #2
 800515e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8005160:	f107 030c 	add.w	r3, r7, #12
 8005164:	2204      	movs	r2, #4
 8005166:	4619      	mov	r1, r3
 8005168:	480c      	ldr	r0, [pc, #48]	; (800519c <MX_TIM2_Init+0x134>)
 800516a:	f002 ff29 	bl	8007fc0 <HAL_TIM_IC_ConfigChannel>
 800516e:	4603      	mov	r3, r0
 8005170:	2b00      	cmp	r3, #0
 8005172:	d001      	beq.n	8005178 <MX_TIM2_Init+0x110>
  {
    Error_Handler();
 8005174:	f7ff fd70 	bl	8004c58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005178:	2300      	movs	r3, #0
 800517a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800517c:	2300      	movs	r3, #0
 800517e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005180:	1d3b      	adds	r3, r7, #4
 8005182:	4619      	mov	r1, r3
 8005184:	4805      	ldr	r0, [pc, #20]	; (800519c <MX_TIM2_Init+0x134>)
 8005186:	f003 fe6b 	bl	8008e60 <HAL_TIMEx_MasterConfigSynchronization>
 800518a:	4603      	mov	r3, r0
 800518c:	2b00      	cmp	r3, #0
 800518e:	d001      	beq.n	8005194 <MX_TIM2_Init+0x12c>
  {
    Error_Handler();
 8005190:	f7ff fd62 	bl	8004c58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8005194:	bf00      	nop
 8005196:	3740      	adds	r7, #64	; 0x40
 8005198:	46bd      	mov	sp, r7
 800519a:	bd80      	pop	{r7, pc}
 800519c:	20000650 	.word	0x20000650

080051a0 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b08e      	sub	sp, #56	; 0x38
 80051a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80051a6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80051aa:	2200      	movs	r2, #0
 80051ac:	601a      	str	r2, [r3, #0]
 80051ae:	605a      	str	r2, [r3, #4]
 80051b0:	609a      	str	r2, [r3, #8]
 80051b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80051b4:	f107 0320 	add.w	r3, r7, #32
 80051b8:	2200      	movs	r2, #0
 80051ba:	601a      	str	r2, [r3, #0]
 80051bc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80051be:	1d3b      	adds	r3, r7, #4
 80051c0:	2200      	movs	r2, #0
 80051c2:	601a      	str	r2, [r3, #0]
 80051c4:	605a      	str	r2, [r3, #4]
 80051c6:	609a      	str	r2, [r3, #8]
 80051c8:	60da      	str	r2, [r3, #12]
 80051ca:	611a      	str	r2, [r3, #16]
 80051cc:	615a      	str	r2, [r3, #20]
 80051ce:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80051d0:	4b3d      	ldr	r3, [pc, #244]	; (80052c8 <MX_TIM4_Init+0x128>)
 80051d2:	4a3e      	ldr	r2, [pc, #248]	; (80052cc <MX_TIM4_Init+0x12c>)
 80051d4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 360-1;
 80051d6:	4b3c      	ldr	r3, [pc, #240]	; (80052c8 <MX_TIM4_Init+0x128>)
 80051d8:	f240 1267 	movw	r2, #359	; 0x167
 80051dc:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80051de:	4b3a      	ldr	r3, [pc, #232]	; (80052c8 <MX_TIM4_Init+0x128>)
 80051e0:	2200      	movs	r2, #0
 80051e2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 4000-1;
 80051e4:	4b38      	ldr	r3, [pc, #224]	; (80052c8 <MX_TIM4_Init+0x128>)
 80051e6:	f640 729f 	movw	r2, #3999	; 0xf9f
 80051ea:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80051ec:	4b36      	ldr	r3, [pc, #216]	; (80052c8 <MX_TIM4_Init+0x128>)
 80051ee:	2200      	movs	r2, #0
 80051f0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80051f2:	4b35      	ldr	r3, [pc, #212]	; (80052c8 <MX_TIM4_Init+0x128>)
 80051f4:	2280      	movs	r2, #128	; 0x80
 80051f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80051f8:	4833      	ldr	r0, [pc, #204]	; (80052c8 <MX_TIM4_Init+0x128>)
 80051fa:	f002 fb0d 	bl	8007818 <HAL_TIM_Base_Init>
 80051fe:	4603      	mov	r3, r0
 8005200:	2b00      	cmp	r3, #0
 8005202:	d001      	beq.n	8005208 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8005204:	f7ff fd28 	bl	8004c58 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005208:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800520c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800520e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005212:	4619      	mov	r1, r3
 8005214:	482c      	ldr	r0, [pc, #176]	; (80052c8 <MX_TIM4_Init+0x128>)
 8005216:	f003 f831 	bl	800827c <HAL_TIM_ConfigClockSource>
 800521a:	4603      	mov	r3, r0
 800521c:	2b00      	cmp	r3, #0
 800521e:	d001      	beq.n	8005224 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8005220:	f7ff fd1a 	bl	8004c58 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8005224:	4828      	ldr	r0, [pc, #160]	; (80052c8 <MX_TIM4_Init+0x128>)
 8005226:	f002 fb46 	bl	80078b6 <HAL_TIM_PWM_Init>
 800522a:	4603      	mov	r3, r0
 800522c:	2b00      	cmp	r3, #0
 800522e:	d001      	beq.n	8005234 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8005230:	f7ff fd12 	bl	8004c58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005234:	2300      	movs	r3, #0
 8005236:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005238:	2300      	movs	r3, #0
 800523a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800523c:	f107 0320 	add.w	r3, r7, #32
 8005240:	4619      	mov	r1, r3
 8005242:	4821      	ldr	r0, [pc, #132]	; (80052c8 <MX_TIM4_Init+0x128>)
 8005244:	f003 fe0c 	bl	8008e60 <HAL_TIMEx_MasterConfigSynchronization>
 8005248:	4603      	mov	r3, r0
 800524a:	2b00      	cmp	r3, #0
 800524c:	d001      	beq.n	8005252 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 800524e:	f7ff fd03 	bl	8004c58 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005252:	2360      	movs	r3, #96	; 0x60
 8005254:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8005256:	2300      	movs	r3, #0
 8005258:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800525a:	2300      	movs	r3, #0
 800525c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800525e:	2300      	movs	r3, #0
 8005260:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005262:	1d3b      	adds	r3, r7, #4
 8005264:	2200      	movs	r2, #0
 8005266:	4619      	mov	r1, r3
 8005268:	4817      	ldr	r0, [pc, #92]	; (80052c8 <MX_TIM4_Init+0x128>)
 800526a:	f002 ff45 	bl	80080f8 <HAL_TIM_PWM_ConfigChannel>
 800526e:	4603      	mov	r3, r0
 8005270:	2b00      	cmp	r3, #0
 8005272:	d001      	beq.n	8005278 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 8005274:	f7ff fcf0 	bl	8004c58 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005278:	1d3b      	adds	r3, r7, #4
 800527a:	2204      	movs	r2, #4
 800527c:	4619      	mov	r1, r3
 800527e:	4812      	ldr	r0, [pc, #72]	; (80052c8 <MX_TIM4_Init+0x128>)
 8005280:	f002 ff3a 	bl	80080f8 <HAL_TIM_PWM_ConfigChannel>
 8005284:	4603      	mov	r3, r0
 8005286:	2b00      	cmp	r3, #0
 8005288:	d001      	beq.n	800528e <MX_TIM4_Init+0xee>
  {
    Error_Handler();
 800528a:	f7ff fce5 	bl	8004c58 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800528e:	1d3b      	adds	r3, r7, #4
 8005290:	2208      	movs	r2, #8
 8005292:	4619      	mov	r1, r3
 8005294:	480c      	ldr	r0, [pc, #48]	; (80052c8 <MX_TIM4_Init+0x128>)
 8005296:	f002 ff2f 	bl	80080f8 <HAL_TIM_PWM_ConfigChannel>
 800529a:	4603      	mov	r3, r0
 800529c:	2b00      	cmp	r3, #0
 800529e:	d001      	beq.n	80052a4 <MX_TIM4_Init+0x104>
  {
    Error_Handler();
 80052a0:	f7ff fcda 	bl	8004c58 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80052a4:	1d3b      	adds	r3, r7, #4
 80052a6:	220c      	movs	r2, #12
 80052a8:	4619      	mov	r1, r3
 80052aa:	4807      	ldr	r0, [pc, #28]	; (80052c8 <MX_TIM4_Init+0x128>)
 80052ac:	f002 ff24 	bl	80080f8 <HAL_TIM_PWM_ConfigChannel>
 80052b0:	4603      	mov	r3, r0
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d001      	beq.n	80052ba <MX_TIM4_Init+0x11a>
  {
    Error_Handler();
 80052b6:	f7ff fccf 	bl	8004c58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80052ba:	4803      	ldr	r0, [pc, #12]	; (80052c8 <MX_TIM4_Init+0x128>)
 80052bc:	f000 f86c 	bl	8005398 <HAL_TIM_MspPostInit>

}
 80052c0:	bf00      	nop
 80052c2:	3738      	adds	r7, #56	; 0x38
 80052c4:	46bd      	mov	sp, r7
 80052c6:	bd80      	pop	{r7, pc}
 80052c8:	20000698 	.word	0x20000698
 80052cc:	40000800 	.word	0x40000800

080052d0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b08a      	sub	sp, #40	; 0x28
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80052d8:	f107 0314 	add.w	r3, r7, #20
 80052dc:	2200      	movs	r2, #0
 80052de:	601a      	str	r2, [r3, #0]
 80052e0:	605a      	str	r2, [r3, #4]
 80052e2:	609a      	str	r2, [r3, #8]
 80052e4:	60da      	str	r2, [r3, #12]
 80052e6:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052f0:	d134      	bne.n	800535c <HAL_TIM_Base_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80052f2:	2300      	movs	r3, #0
 80052f4:	613b      	str	r3, [r7, #16]
 80052f6:	4b25      	ldr	r3, [pc, #148]	; (800538c <HAL_TIM_Base_MspInit+0xbc>)
 80052f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052fa:	4a24      	ldr	r2, [pc, #144]	; (800538c <HAL_TIM_Base_MspInit+0xbc>)
 80052fc:	f043 0301 	orr.w	r3, r3, #1
 8005300:	6413      	str	r3, [r2, #64]	; 0x40
 8005302:	4b22      	ldr	r3, [pc, #136]	; (800538c <HAL_TIM_Base_MspInit+0xbc>)
 8005304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005306:	f003 0301 	and.w	r3, r3, #1
 800530a:	613b      	str	r3, [r7, #16]
 800530c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800530e:	2300      	movs	r3, #0
 8005310:	60fb      	str	r3, [r7, #12]
 8005312:	4b1e      	ldr	r3, [pc, #120]	; (800538c <HAL_TIM_Base_MspInit+0xbc>)
 8005314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005316:	4a1d      	ldr	r2, [pc, #116]	; (800538c <HAL_TIM_Base_MspInit+0xbc>)
 8005318:	f043 0301 	orr.w	r3, r3, #1
 800531c:	6313      	str	r3, [r2, #48]	; 0x30
 800531e:	4b1b      	ldr	r3, [pc, #108]	; (800538c <HAL_TIM_Base_MspInit+0xbc>)
 8005320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005322:	f003 0301 	and.w	r3, r3, #1
 8005326:	60fb      	str	r3, [r7, #12]
 8005328:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800532a:	2301      	movs	r3, #1
 800532c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800532e:	2302      	movs	r3, #2
 8005330:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005332:	2300      	movs	r3, #0
 8005334:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005336:	2300      	movs	r3, #0
 8005338:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800533a:	2301      	movs	r3, #1
 800533c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800533e:	f107 0314 	add.w	r3, r7, #20
 8005342:	4619      	mov	r1, r3
 8005344:	4812      	ldr	r0, [pc, #72]	; (8005390 <HAL_TIM_Base_MspInit+0xc0>)
 8005346:	f000 fb9d 	bl	8005a84 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 800534a:	2200      	movs	r2, #0
 800534c:	2105      	movs	r1, #5
 800534e:	201c      	movs	r0, #28
 8005350:	f000 facf 	bl	80058f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8005354:	201c      	movs	r0, #28
 8005356:	f000 fae8 	bl	800592a <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800535a:	e012      	b.n	8005382 <HAL_TIM_Base_MspInit+0xb2>
  else if(tim_baseHandle->Instance==TIM4)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	4a0c      	ldr	r2, [pc, #48]	; (8005394 <HAL_TIM_Base_MspInit+0xc4>)
 8005362:	4293      	cmp	r3, r2
 8005364:	d10d      	bne.n	8005382 <HAL_TIM_Base_MspInit+0xb2>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005366:	2300      	movs	r3, #0
 8005368:	60bb      	str	r3, [r7, #8]
 800536a:	4b08      	ldr	r3, [pc, #32]	; (800538c <HAL_TIM_Base_MspInit+0xbc>)
 800536c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800536e:	4a07      	ldr	r2, [pc, #28]	; (800538c <HAL_TIM_Base_MspInit+0xbc>)
 8005370:	f043 0304 	orr.w	r3, r3, #4
 8005374:	6413      	str	r3, [r2, #64]	; 0x40
 8005376:	4b05      	ldr	r3, [pc, #20]	; (800538c <HAL_TIM_Base_MspInit+0xbc>)
 8005378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800537a:	f003 0304 	and.w	r3, r3, #4
 800537e:	60bb      	str	r3, [r7, #8]
 8005380:	68bb      	ldr	r3, [r7, #8]
}
 8005382:	bf00      	nop
 8005384:	3728      	adds	r7, #40	; 0x28
 8005386:	46bd      	mov	sp, r7
 8005388:	bd80      	pop	{r7, pc}
 800538a:	bf00      	nop
 800538c:	40023800 	.word	0x40023800
 8005390:	40020000 	.word	0x40020000
 8005394:	40000800 	.word	0x40000800

08005398 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005398:	b580      	push	{r7, lr}
 800539a:	b088      	sub	sp, #32
 800539c:	af00      	add	r7, sp, #0
 800539e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80053a0:	f107 030c 	add.w	r3, r7, #12
 80053a4:	2200      	movs	r2, #0
 80053a6:	601a      	str	r2, [r3, #0]
 80053a8:	605a      	str	r2, [r3, #4]
 80053aa:	609a      	str	r2, [r3, #8]
 80053ac:	60da      	str	r2, [r3, #12]
 80053ae:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	4a12      	ldr	r2, [pc, #72]	; (8005400 <HAL_TIM_MspPostInit+0x68>)
 80053b6:	4293      	cmp	r3, r2
 80053b8:	d11e      	bne.n	80053f8 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80053ba:	2300      	movs	r3, #0
 80053bc:	60bb      	str	r3, [r7, #8]
 80053be:	4b11      	ldr	r3, [pc, #68]	; (8005404 <HAL_TIM_MspPostInit+0x6c>)
 80053c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053c2:	4a10      	ldr	r2, [pc, #64]	; (8005404 <HAL_TIM_MspPostInit+0x6c>)
 80053c4:	f043 0308 	orr.w	r3, r3, #8
 80053c8:	6313      	str	r3, [r2, #48]	; 0x30
 80053ca:	4b0e      	ldr	r3, [pc, #56]	; (8005404 <HAL_TIM_MspPostInit+0x6c>)
 80053cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053ce:	f003 0308 	and.w	r3, r3, #8
 80053d2:	60bb      	str	r3, [r7, #8]
 80053d4:	68bb      	ldr	r3, [r7, #8]
    PD12     ------> TIM4_CH1
    PD13     ------> TIM4_CH2
    PD14     ------> TIM4_CH3
    PD15     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80053d6:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80053da:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80053dc:	2302      	movs	r3, #2
 80053de:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053e0:	2300      	movs	r3, #0
 80053e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80053e4:	2300      	movs	r3, #0
 80053e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80053e8:	2302      	movs	r3, #2
 80053ea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80053ec:	f107 030c 	add.w	r3, r7, #12
 80053f0:	4619      	mov	r1, r3
 80053f2:	4805      	ldr	r0, [pc, #20]	; (8005408 <HAL_TIM_MspPostInit+0x70>)
 80053f4:	f000 fb46 	bl	8005a84 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80053f8:	bf00      	nop
 80053fa:	3720      	adds	r7, #32
 80053fc:	46bd      	mov	sp, r7
 80053fe:	bd80      	pop	{r7, pc}
 8005400:	40000800 	.word	0x40000800
 8005404:	40023800 	.word	0x40023800
 8005408:	40020c00 	.word	0x40020c00

0800540c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800540c:	b580      	push	{r7, lr}
 800540e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8005410:	4b11      	ldr	r3, [pc, #68]	; (8005458 <MX_USART1_UART_Init+0x4c>)
 8005412:	4a12      	ldr	r2, [pc, #72]	; (800545c <MX_USART1_UART_Init+0x50>)
 8005414:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8005416:	4b10      	ldr	r3, [pc, #64]	; (8005458 <MX_USART1_UART_Init+0x4c>)
 8005418:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800541c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800541e:	4b0e      	ldr	r3, [pc, #56]	; (8005458 <MX_USART1_UART_Init+0x4c>)
 8005420:	2200      	movs	r2, #0
 8005422:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8005424:	4b0c      	ldr	r3, [pc, #48]	; (8005458 <MX_USART1_UART_Init+0x4c>)
 8005426:	2200      	movs	r2, #0
 8005428:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800542a:	4b0b      	ldr	r3, [pc, #44]	; (8005458 <MX_USART1_UART_Init+0x4c>)
 800542c:	2200      	movs	r2, #0
 800542e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005430:	4b09      	ldr	r3, [pc, #36]	; (8005458 <MX_USART1_UART_Init+0x4c>)
 8005432:	220c      	movs	r2, #12
 8005434:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005436:	4b08      	ldr	r3, [pc, #32]	; (8005458 <MX_USART1_UART_Init+0x4c>)
 8005438:	2200      	movs	r2, #0
 800543a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800543c:	4b06      	ldr	r3, [pc, #24]	; (8005458 <MX_USART1_UART_Init+0x4c>)
 800543e:	2200      	movs	r2, #0
 8005440:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005442:	4805      	ldr	r0, [pc, #20]	; (8005458 <MX_USART1_UART_Init+0x4c>)
 8005444:	f003 fd8e 	bl	8008f64 <HAL_UART_Init>
 8005448:	4603      	mov	r3, r0
 800544a:	2b00      	cmp	r3, #0
 800544c:	d001      	beq.n	8005452 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800544e:	f7ff fc03 	bl	8004c58 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8005452:	bf00      	nop
 8005454:	bd80      	pop	{r7, pc}
 8005456:	bf00      	nop
 8005458:	200006e0 	.word	0x200006e0
 800545c:	40011000 	.word	0x40011000

08005460 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005464:	4b11      	ldr	r3, [pc, #68]	; (80054ac <MX_USART2_UART_Init+0x4c>)
 8005466:	4a12      	ldr	r2, [pc, #72]	; (80054b0 <MX_USART2_UART_Init+0x50>)
 8005468:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800546a:	4b10      	ldr	r3, [pc, #64]	; (80054ac <MX_USART2_UART_Init+0x4c>)
 800546c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005470:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005472:	4b0e      	ldr	r3, [pc, #56]	; (80054ac <MX_USART2_UART_Init+0x4c>)
 8005474:	2200      	movs	r2, #0
 8005476:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_2;
 8005478:	4b0c      	ldr	r3, [pc, #48]	; (80054ac <MX_USART2_UART_Init+0x4c>)
 800547a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800547e:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005480:	4b0a      	ldr	r3, [pc, #40]	; (80054ac <MX_USART2_UART_Init+0x4c>)
 8005482:	2200      	movs	r2, #0
 8005484:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005486:	4b09      	ldr	r3, [pc, #36]	; (80054ac <MX_USART2_UART_Init+0x4c>)
 8005488:	220c      	movs	r2, #12
 800548a:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800548c:	4b07      	ldr	r3, [pc, #28]	; (80054ac <MX_USART2_UART_Init+0x4c>)
 800548e:	2200      	movs	r2, #0
 8005490:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005492:	4b06      	ldr	r3, [pc, #24]	; (80054ac <MX_USART2_UART_Init+0x4c>)
 8005494:	2200      	movs	r2, #0
 8005496:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005498:	4804      	ldr	r0, [pc, #16]	; (80054ac <MX_USART2_UART_Init+0x4c>)
 800549a:	f003 fd63 	bl	8008f64 <HAL_UART_Init>
 800549e:	4603      	mov	r3, r0
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d001      	beq.n	80054a8 <MX_USART2_UART_Init+0x48>
  {
    Error_Handler();
 80054a4:	f7ff fbd8 	bl	8004c58 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80054a8:	bf00      	nop
 80054aa:	bd80      	pop	{r7, pc}
 80054ac:	20000724 	.word	0x20000724
 80054b0:	40004400 	.word	0x40004400

080054b4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b08c      	sub	sp, #48	; 0x30
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80054bc:	f107 031c 	add.w	r3, r7, #28
 80054c0:	2200      	movs	r2, #0
 80054c2:	601a      	str	r2, [r3, #0]
 80054c4:	605a      	str	r2, [r3, #4]
 80054c6:	609a      	str	r2, [r3, #8]
 80054c8:	60da      	str	r2, [r3, #12]
 80054ca:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	4a36      	ldr	r2, [pc, #216]	; (80055ac <HAL_UART_MspInit+0xf8>)
 80054d2:	4293      	cmp	r3, r2
 80054d4:	d135      	bne.n	8005542 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80054d6:	2300      	movs	r3, #0
 80054d8:	61bb      	str	r3, [r7, #24]
 80054da:	4b35      	ldr	r3, [pc, #212]	; (80055b0 <HAL_UART_MspInit+0xfc>)
 80054dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054de:	4a34      	ldr	r2, [pc, #208]	; (80055b0 <HAL_UART_MspInit+0xfc>)
 80054e0:	f043 0310 	orr.w	r3, r3, #16
 80054e4:	6453      	str	r3, [r2, #68]	; 0x44
 80054e6:	4b32      	ldr	r3, [pc, #200]	; (80055b0 <HAL_UART_MspInit+0xfc>)
 80054e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054ea:	f003 0310 	and.w	r3, r3, #16
 80054ee:	61bb      	str	r3, [r7, #24]
 80054f0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80054f2:	2300      	movs	r3, #0
 80054f4:	617b      	str	r3, [r7, #20]
 80054f6:	4b2e      	ldr	r3, [pc, #184]	; (80055b0 <HAL_UART_MspInit+0xfc>)
 80054f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054fa:	4a2d      	ldr	r2, [pc, #180]	; (80055b0 <HAL_UART_MspInit+0xfc>)
 80054fc:	f043 0301 	orr.w	r3, r3, #1
 8005500:	6313      	str	r3, [r2, #48]	; 0x30
 8005502:	4b2b      	ldr	r3, [pc, #172]	; (80055b0 <HAL_UART_MspInit+0xfc>)
 8005504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005506:	f003 0301 	and.w	r3, r3, #1
 800550a:	617b      	str	r3, [r7, #20]
 800550c:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800550e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8005512:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005514:	2302      	movs	r3, #2
 8005516:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005518:	2300      	movs	r3, #0
 800551a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800551c:	2303      	movs	r3, #3
 800551e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005520:	2307      	movs	r3, #7
 8005522:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005524:	f107 031c 	add.w	r3, r7, #28
 8005528:	4619      	mov	r1, r3
 800552a:	4822      	ldr	r0, [pc, #136]	; (80055b4 <HAL_UART_MspInit+0x100>)
 800552c:	f000 faaa 	bl	8005a84 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8005530:	2200      	movs	r2, #0
 8005532:	2105      	movs	r1, #5
 8005534:	2025      	movs	r0, #37	; 0x25
 8005536:	f000 f9dc 	bl	80058f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800553a:	2025      	movs	r0, #37	; 0x25
 800553c:	f000 f9f5 	bl	800592a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8005540:	e030      	b.n	80055a4 <HAL_UART_MspInit+0xf0>
  else if(uartHandle->Instance==USART2)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	4a1c      	ldr	r2, [pc, #112]	; (80055b8 <HAL_UART_MspInit+0x104>)
 8005548:	4293      	cmp	r3, r2
 800554a:	d12b      	bne.n	80055a4 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 800554c:	2300      	movs	r3, #0
 800554e:	613b      	str	r3, [r7, #16]
 8005550:	4b17      	ldr	r3, [pc, #92]	; (80055b0 <HAL_UART_MspInit+0xfc>)
 8005552:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005554:	4a16      	ldr	r2, [pc, #88]	; (80055b0 <HAL_UART_MspInit+0xfc>)
 8005556:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800555a:	6413      	str	r3, [r2, #64]	; 0x40
 800555c:	4b14      	ldr	r3, [pc, #80]	; (80055b0 <HAL_UART_MspInit+0xfc>)
 800555e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005560:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005564:	613b      	str	r3, [r7, #16]
 8005566:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005568:	2300      	movs	r3, #0
 800556a:	60fb      	str	r3, [r7, #12]
 800556c:	4b10      	ldr	r3, [pc, #64]	; (80055b0 <HAL_UART_MspInit+0xfc>)
 800556e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005570:	4a0f      	ldr	r2, [pc, #60]	; (80055b0 <HAL_UART_MspInit+0xfc>)
 8005572:	f043 0301 	orr.w	r3, r3, #1
 8005576:	6313      	str	r3, [r2, #48]	; 0x30
 8005578:	4b0d      	ldr	r3, [pc, #52]	; (80055b0 <HAL_UART_MspInit+0xfc>)
 800557a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800557c:	f003 0301 	and.w	r3, r3, #1
 8005580:	60fb      	str	r3, [r7, #12]
 8005582:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8005584:	230c      	movs	r3, #12
 8005586:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005588:	2302      	movs	r3, #2
 800558a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800558c:	2300      	movs	r3, #0
 800558e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005590:	2303      	movs	r3, #3
 8005592:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005594:	2307      	movs	r3, #7
 8005596:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005598:	f107 031c 	add.w	r3, r7, #28
 800559c:	4619      	mov	r1, r3
 800559e:	4805      	ldr	r0, [pc, #20]	; (80055b4 <HAL_UART_MspInit+0x100>)
 80055a0:	f000 fa70 	bl	8005a84 <HAL_GPIO_Init>
}
 80055a4:	bf00      	nop
 80055a6:	3730      	adds	r7, #48	; 0x30
 80055a8:	46bd      	mov	sp, r7
 80055aa:	bd80      	pop	{r7, pc}
 80055ac:	40011000 	.word	0x40011000
 80055b0:	40023800 	.word	0x40023800
 80055b4:	40020000 	.word	0x40020000
 80055b8:	40004400 	.word	0x40004400

080055bc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80055bc:	f8df d034 	ldr.w	sp, [pc, #52]	; 80055f4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80055c0:	480d      	ldr	r0, [pc, #52]	; (80055f8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80055c2:	490e      	ldr	r1, [pc, #56]	; (80055fc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80055c4:	4a0e      	ldr	r2, [pc, #56]	; (8005600 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80055c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80055c8:	e002      	b.n	80055d0 <LoopCopyDataInit>

080055ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80055ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80055cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80055ce:	3304      	adds	r3, #4

080055d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80055d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80055d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80055d4:	d3f9      	bcc.n	80055ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80055d6:	4a0b      	ldr	r2, [pc, #44]	; (8005604 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80055d8:	4c0b      	ldr	r4, [pc, #44]	; (8005608 <LoopFillZerobss+0x26>)
  movs r3, #0
 80055da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80055dc:	e001      	b.n	80055e2 <LoopFillZerobss>

080055de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80055de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80055e0:	3204      	adds	r2, #4

080055e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80055e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80055e4:	d3fb      	bcc.n	80055de <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80055e6:	f7ff fd2d 	bl	8005044 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80055ea:	f007 feed 	bl	800d3c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80055ee:	f7ff fabb 	bl	8004b68 <main>
  bx  lr    
 80055f2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80055f4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80055f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80055fc:	200002a4 	.word	0x200002a4
  ldr r2, =_sidata
 8005600:	080135e8 	.word	0x080135e8
  ldr r2, =_sbss
 8005604:	200002a8 	.word	0x200002a8
  ldr r4, =_ebss
 8005608:	200050cc 	.word	0x200050cc

0800560c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800560c:	e7fe      	b.n	800560c <ADC_IRQHandler>
	...

08005610 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005610:	b580      	push	{r7, lr}
 8005612:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005614:	4b0e      	ldr	r3, [pc, #56]	; (8005650 <HAL_Init+0x40>)
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	4a0d      	ldr	r2, [pc, #52]	; (8005650 <HAL_Init+0x40>)
 800561a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800561e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005620:	4b0b      	ldr	r3, [pc, #44]	; (8005650 <HAL_Init+0x40>)
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	4a0a      	ldr	r2, [pc, #40]	; (8005650 <HAL_Init+0x40>)
 8005626:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800562a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800562c:	4b08      	ldr	r3, [pc, #32]	; (8005650 <HAL_Init+0x40>)
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	4a07      	ldr	r2, [pc, #28]	; (8005650 <HAL_Init+0x40>)
 8005632:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005636:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005638:	2003      	movs	r0, #3
 800563a:	f000 f94f 	bl	80058dc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800563e:	200f      	movs	r0, #15
 8005640:	f000 f808 	bl	8005654 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005644:	f7ff fbd4 	bl	8004df0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005648:	2300      	movs	r3, #0
}
 800564a:	4618      	mov	r0, r3
 800564c:	bd80      	pop	{r7, pc}
 800564e:	bf00      	nop
 8005650:	40023c00 	.word	0x40023c00

08005654 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	b082      	sub	sp, #8
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800565c:	4b12      	ldr	r3, [pc, #72]	; (80056a8 <HAL_InitTick+0x54>)
 800565e:	681a      	ldr	r2, [r3, #0]
 8005660:	4b12      	ldr	r3, [pc, #72]	; (80056ac <HAL_InitTick+0x58>)
 8005662:	781b      	ldrb	r3, [r3, #0]
 8005664:	4619      	mov	r1, r3
 8005666:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800566a:	fbb3 f3f1 	udiv	r3, r3, r1
 800566e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005672:	4618      	mov	r0, r3
 8005674:	f000 f967 	bl	8005946 <HAL_SYSTICK_Config>
 8005678:	4603      	mov	r3, r0
 800567a:	2b00      	cmp	r3, #0
 800567c:	d001      	beq.n	8005682 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800567e:	2301      	movs	r3, #1
 8005680:	e00e      	b.n	80056a0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	2b0f      	cmp	r3, #15
 8005686:	d80a      	bhi.n	800569e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005688:	2200      	movs	r2, #0
 800568a:	6879      	ldr	r1, [r7, #4]
 800568c:	f04f 30ff 	mov.w	r0, #4294967295
 8005690:	f000 f92f 	bl	80058f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005694:	4a06      	ldr	r2, [pc, #24]	; (80056b0 <HAL_InitTick+0x5c>)
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800569a:	2300      	movs	r3, #0
 800569c:	e000      	b.n	80056a0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800569e:	2301      	movs	r3, #1
}
 80056a0:	4618      	mov	r0, r3
 80056a2:	3708      	adds	r7, #8
 80056a4:	46bd      	mov	sp, r7
 80056a6:	bd80      	pop	{r7, pc}
 80056a8:	200000c0 	.word	0x200000c0
 80056ac:	200000c8 	.word	0x200000c8
 80056b0:	200000c4 	.word	0x200000c4

080056b4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80056b4:	b480      	push	{r7}
 80056b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80056b8:	4b06      	ldr	r3, [pc, #24]	; (80056d4 <HAL_IncTick+0x20>)
 80056ba:	781b      	ldrb	r3, [r3, #0]
 80056bc:	461a      	mov	r2, r3
 80056be:	4b06      	ldr	r3, [pc, #24]	; (80056d8 <HAL_IncTick+0x24>)
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	4413      	add	r3, r2
 80056c4:	4a04      	ldr	r2, [pc, #16]	; (80056d8 <HAL_IncTick+0x24>)
 80056c6:	6013      	str	r3, [r2, #0]
}
 80056c8:	bf00      	nop
 80056ca:	46bd      	mov	sp, r7
 80056cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d0:	4770      	bx	lr
 80056d2:	bf00      	nop
 80056d4:	200000c8 	.word	0x200000c8
 80056d8:	20000768 	.word	0x20000768

080056dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80056dc:	b480      	push	{r7}
 80056de:	af00      	add	r7, sp, #0
  return uwTick;
 80056e0:	4b03      	ldr	r3, [pc, #12]	; (80056f0 <HAL_GetTick+0x14>)
 80056e2:	681b      	ldr	r3, [r3, #0]
}
 80056e4:	4618      	mov	r0, r3
 80056e6:	46bd      	mov	sp, r7
 80056e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ec:	4770      	bx	lr
 80056ee:	bf00      	nop
 80056f0:	20000768 	.word	0x20000768

080056f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80056f4:	b580      	push	{r7, lr}
 80056f6:	b084      	sub	sp, #16
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80056fc:	f7ff ffee 	bl	80056dc <HAL_GetTick>
 8005700:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	f1b3 3fff 	cmp.w	r3, #4294967295
 800570c:	d005      	beq.n	800571a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800570e:	4b0a      	ldr	r3, [pc, #40]	; (8005738 <HAL_Delay+0x44>)
 8005710:	781b      	ldrb	r3, [r3, #0]
 8005712:	461a      	mov	r2, r3
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	4413      	add	r3, r2
 8005718:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800571a:	bf00      	nop
 800571c:	f7ff ffde 	bl	80056dc <HAL_GetTick>
 8005720:	4602      	mov	r2, r0
 8005722:	68bb      	ldr	r3, [r7, #8]
 8005724:	1ad3      	subs	r3, r2, r3
 8005726:	68fa      	ldr	r2, [r7, #12]
 8005728:	429a      	cmp	r2, r3
 800572a:	d8f7      	bhi.n	800571c <HAL_Delay+0x28>
  {
  }
}
 800572c:	bf00      	nop
 800572e:	bf00      	nop
 8005730:	3710      	adds	r7, #16
 8005732:	46bd      	mov	sp, r7
 8005734:	bd80      	pop	{r7, pc}
 8005736:	bf00      	nop
 8005738:	200000c8 	.word	0x200000c8

0800573c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800573c:	b480      	push	{r7}
 800573e:	b085      	sub	sp, #20
 8005740:	af00      	add	r7, sp, #0
 8005742:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	f003 0307 	and.w	r3, r3, #7
 800574a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800574c:	4b0c      	ldr	r3, [pc, #48]	; (8005780 <__NVIC_SetPriorityGrouping+0x44>)
 800574e:	68db      	ldr	r3, [r3, #12]
 8005750:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005752:	68ba      	ldr	r2, [r7, #8]
 8005754:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005758:	4013      	ands	r3, r2
 800575a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005764:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005768:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800576c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800576e:	4a04      	ldr	r2, [pc, #16]	; (8005780 <__NVIC_SetPriorityGrouping+0x44>)
 8005770:	68bb      	ldr	r3, [r7, #8]
 8005772:	60d3      	str	r3, [r2, #12]
}
 8005774:	bf00      	nop
 8005776:	3714      	adds	r7, #20
 8005778:	46bd      	mov	sp, r7
 800577a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577e:	4770      	bx	lr
 8005780:	e000ed00 	.word	0xe000ed00

08005784 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005784:	b480      	push	{r7}
 8005786:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005788:	4b04      	ldr	r3, [pc, #16]	; (800579c <__NVIC_GetPriorityGrouping+0x18>)
 800578a:	68db      	ldr	r3, [r3, #12]
 800578c:	0a1b      	lsrs	r3, r3, #8
 800578e:	f003 0307 	and.w	r3, r3, #7
}
 8005792:	4618      	mov	r0, r3
 8005794:	46bd      	mov	sp, r7
 8005796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579a:	4770      	bx	lr
 800579c:	e000ed00 	.word	0xe000ed00

080057a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80057a0:	b480      	push	{r7}
 80057a2:	b083      	sub	sp, #12
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	4603      	mov	r3, r0
 80057a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80057aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	db0b      	blt.n	80057ca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80057b2:	79fb      	ldrb	r3, [r7, #7]
 80057b4:	f003 021f 	and.w	r2, r3, #31
 80057b8:	4907      	ldr	r1, [pc, #28]	; (80057d8 <__NVIC_EnableIRQ+0x38>)
 80057ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057be:	095b      	lsrs	r3, r3, #5
 80057c0:	2001      	movs	r0, #1
 80057c2:	fa00 f202 	lsl.w	r2, r0, r2
 80057c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80057ca:	bf00      	nop
 80057cc:	370c      	adds	r7, #12
 80057ce:	46bd      	mov	sp, r7
 80057d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d4:	4770      	bx	lr
 80057d6:	bf00      	nop
 80057d8:	e000e100 	.word	0xe000e100

080057dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80057dc:	b480      	push	{r7}
 80057de:	b083      	sub	sp, #12
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	4603      	mov	r3, r0
 80057e4:	6039      	str	r1, [r7, #0]
 80057e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80057e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	db0a      	blt.n	8005806 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	b2da      	uxtb	r2, r3
 80057f4:	490c      	ldr	r1, [pc, #48]	; (8005828 <__NVIC_SetPriority+0x4c>)
 80057f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057fa:	0112      	lsls	r2, r2, #4
 80057fc:	b2d2      	uxtb	r2, r2
 80057fe:	440b      	add	r3, r1
 8005800:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005804:	e00a      	b.n	800581c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005806:	683b      	ldr	r3, [r7, #0]
 8005808:	b2da      	uxtb	r2, r3
 800580a:	4908      	ldr	r1, [pc, #32]	; (800582c <__NVIC_SetPriority+0x50>)
 800580c:	79fb      	ldrb	r3, [r7, #7]
 800580e:	f003 030f 	and.w	r3, r3, #15
 8005812:	3b04      	subs	r3, #4
 8005814:	0112      	lsls	r2, r2, #4
 8005816:	b2d2      	uxtb	r2, r2
 8005818:	440b      	add	r3, r1
 800581a:	761a      	strb	r2, [r3, #24]
}
 800581c:	bf00      	nop
 800581e:	370c      	adds	r7, #12
 8005820:	46bd      	mov	sp, r7
 8005822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005826:	4770      	bx	lr
 8005828:	e000e100 	.word	0xe000e100
 800582c:	e000ed00 	.word	0xe000ed00

08005830 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005830:	b480      	push	{r7}
 8005832:	b089      	sub	sp, #36	; 0x24
 8005834:	af00      	add	r7, sp, #0
 8005836:	60f8      	str	r0, [r7, #12]
 8005838:	60b9      	str	r1, [r7, #8]
 800583a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	f003 0307 	and.w	r3, r3, #7
 8005842:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005844:	69fb      	ldr	r3, [r7, #28]
 8005846:	f1c3 0307 	rsb	r3, r3, #7
 800584a:	2b04      	cmp	r3, #4
 800584c:	bf28      	it	cs
 800584e:	2304      	movcs	r3, #4
 8005850:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005852:	69fb      	ldr	r3, [r7, #28]
 8005854:	3304      	adds	r3, #4
 8005856:	2b06      	cmp	r3, #6
 8005858:	d902      	bls.n	8005860 <NVIC_EncodePriority+0x30>
 800585a:	69fb      	ldr	r3, [r7, #28]
 800585c:	3b03      	subs	r3, #3
 800585e:	e000      	b.n	8005862 <NVIC_EncodePriority+0x32>
 8005860:	2300      	movs	r3, #0
 8005862:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005864:	f04f 32ff 	mov.w	r2, #4294967295
 8005868:	69bb      	ldr	r3, [r7, #24]
 800586a:	fa02 f303 	lsl.w	r3, r2, r3
 800586e:	43da      	mvns	r2, r3
 8005870:	68bb      	ldr	r3, [r7, #8]
 8005872:	401a      	ands	r2, r3
 8005874:	697b      	ldr	r3, [r7, #20]
 8005876:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005878:	f04f 31ff 	mov.w	r1, #4294967295
 800587c:	697b      	ldr	r3, [r7, #20]
 800587e:	fa01 f303 	lsl.w	r3, r1, r3
 8005882:	43d9      	mvns	r1, r3
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005888:	4313      	orrs	r3, r2
         );
}
 800588a:	4618      	mov	r0, r3
 800588c:	3724      	adds	r7, #36	; 0x24
 800588e:	46bd      	mov	sp, r7
 8005890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005894:	4770      	bx	lr
	...

08005898 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005898:	b580      	push	{r7, lr}
 800589a:	b082      	sub	sp, #8
 800589c:	af00      	add	r7, sp, #0
 800589e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	3b01      	subs	r3, #1
 80058a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80058a8:	d301      	bcc.n	80058ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80058aa:	2301      	movs	r3, #1
 80058ac:	e00f      	b.n	80058ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80058ae:	4a0a      	ldr	r2, [pc, #40]	; (80058d8 <SysTick_Config+0x40>)
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	3b01      	subs	r3, #1
 80058b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80058b6:	210f      	movs	r1, #15
 80058b8:	f04f 30ff 	mov.w	r0, #4294967295
 80058bc:	f7ff ff8e 	bl	80057dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80058c0:	4b05      	ldr	r3, [pc, #20]	; (80058d8 <SysTick_Config+0x40>)
 80058c2:	2200      	movs	r2, #0
 80058c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80058c6:	4b04      	ldr	r3, [pc, #16]	; (80058d8 <SysTick_Config+0x40>)
 80058c8:	2207      	movs	r2, #7
 80058ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80058cc:	2300      	movs	r3, #0
}
 80058ce:	4618      	mov	r0, r3
 80058d0:	3708      	adds	r7, #8
 80058d2:	46bd      	mov	sp, r7
 80058d4:	bd80      	pop	{r7, pc}
 80058d6:	bf00      	nop
 80058d8:	e000e010 	.word	0xe000e010

080058dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80058dc:	b580      	push	{r7, lr}
 80058de:	b082      	sub	sp, #8
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80058e4:	6878      	ldr	r0, [r7, #4]
 80058e6:	f7ff ff29 	bl	800573c <__NVIC_SetPriorityGrouping>
}
 80058ea:	bf00      	nop
 80058ec:	3708      	adds	r7, #8
 80058ee:	46bd      	mov	sp, r7
 80058f0:	bd80      	pop	{r7, pc}

080058f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80058f2:	b580      	push	{r7, lr}
 80058f4:	b086      	sub	sp, #24
 80058f6:	af00      	add	r7, sp, #0
 80058f8:	4603      	mov	r3, r0
 80058fa:	60b9      	str	r1, [r7, #8]
 80058fc:	607a      	str	r2, [r7, #4]
 80058fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005900:	2300      	movs	r3, #0
 8005902:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005904:	f7ff ff3e 	bl	8005784 <__NVIC_GetPriorityGrouping>
 8005908:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800590a:	687a      	ldr	r2, [r7, #4]
 800590c:	68b9      	ldr	r1, [r7, #8]
 800590e:	6978      	ldr	r0, [r7, #20]
 8005910:	f7ff ff8e 	bl	8005830 <NVIC_EncodePriority>
 8005914:	4602      	mov	r2, r0
 8005916:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800591a:	4611      	mov	r1, r2
 800591c:	4618      	mov	r0, r3
 800591e:	f7ff ff5d 	bl	80057dc <__NVIC_SetPriority>
}
 8005922:	bf00      	nop
 8005924:	3718      	adds	r7, #24
 8005926:	46bd      	mov	sp, r7
 8005928:	bd80      	pop	{r7, pc}

0800592a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800592a:	b580      	push	{r7, lr}
 800592c:	b082      	sub	sp, #8
 800592e:	af00      	add	r7, sp, #0
 8005930:	4603      	mov	r3, r0
 8005932:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005934:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005938:	4618      	mov	r0, r3
 800593a:	f7ff ff31 	bl	80057a0 <__NVIC_EnableIRQ>
}
 800593e:	bf00      	nop
 8005940:	3708      	adds	r7, #8
 8005942:	46bd      	mov	sp, r7
 8005944:	bd80      	pop	{r7, pc}

08005946 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005946:	b580      	push	{r7, lr}
 8005948:	b082      	sub	sp, #8
 800594a:	af00      	add	r7, sp, #0
 800594c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800594e:	6878      	ldr	r0, [r7, #4]
 8005950:	f7ff ffa2 	bl	8005898 <SysTick_Config>
 8005954:	4603      	mov	r3, r0
}
 8005956:	4618      	mov	r0, r3
 8005958:	3708      	adds	r7, #8
 800595a:	46bd      	mov	sp, r7
 800595c:	bd80      	pop	{r7, pc}

0800595e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800595e:	b580      	push	{r7, lr}
 8005960:	b084      	sub	sp, #16
 8005962:	af00      	add	r7, sp, #0
 8005964:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800596a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800596c:	f7ff feb6 	bl	80056dc <HAL_GetTick>
 8005970:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005978:	b2db      	uxtb	r3, r3
 800597a:	2b02      	cmp	r3, #2
 800597c:	d008      	beq.n	8005990 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	2280      	movs	r2, #128	; 0x80
 8005982:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2200      	movs	r2, #0
 8005988:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800598c:	2301      	movs	r3, #1
 800598e:	e052      	b.n	8005a36 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	681a      	ldr	r2, [r3, #0]
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f022 0216 	bic.w	r2, r2, #22
 800599e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	695a      	ldr	r2, [r3, #20]
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80059ae:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d103      	bne.n	80059c0 <HAL_DMA_Abort+0x62>
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d007      	beq.n	80059d0 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	681a      	ldr	r2, [r3, #0]
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f022 0208 	bic.w	r2, r2, #8
 80059ce:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	681a      	ldr	r2, [r3, #0]
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f022 0201 	bic.w	r2, r2, #1
 80059de:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80059e0:	e013      	b.n	8005a0a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80059e2:	f7ff fe7b 	bl	80056dc <HAL_GetTick>
 80059e6:	4602      	mov	r2, r0
 80059e8:	68bb      	ldr	r3, [r7, #8]
 80059ea:	1ad3      	subs	r3, r2, r3
 80059ec:	2b05      	cmp	r3, #5
 80059ee:	d90c      	bls.n	8005a0a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2220      	movs	r2, #32
 80059f4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	2203      	movs	r2, #3
 80059fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2200      	movs	r2, #0
 8005a02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8005a06:	2303      	movs	r3, #3
 8005a08:	e015      	b.n	8005a36 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f003 0301 	and.w	r3, r3, #1
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d1e4      	bne.n	80059e2 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a1c:	223f      	movs	r2, #63	; 0x3f
 8005a1e:	409a      	lsls	r2, r3
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2201      	movs	r2, #1
 8005a28:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2200      	movs	r2, #0
 8005a30:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8005a34:	2300      	movs	r3, #0
}
 8005a36:	4618      	mov	r0, r3
 8005a38:	3710      	adds	r7, #16
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	bd80      	pop	{r7, pc}

08005a3e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005a3e:	b480      	push	{r7}
 8005a40:	b083      	sub	sp, #12
 8005a42:	af00      	add	r7, sp, #0
 8005a44:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005a4c:	b2db      	uxtb	r3, r3
 8005a4e:	2b02      	cmp	r3, #2
 8005a50:	d004      	beq.n	8005a5c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	2280      	movs	r2, #128	; 0x80
 8005a56:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005a58:	2301      	movs	r3, #1
 8005a5a:	e00c      	b.n	8005a76 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2205      	movs	r2, #5
 8005a60:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	681a      	ldr	r2, [r3, #0]
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f022 0201 	bic.w	r2, r2, #1
 8005a72:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005a74:	2300      	movs	r3, #0
}
 8005a76:	4618      	mov	r0, r3
 8005a78:	370c      	adds	r7, #12
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a80:	4770      	bx	lr
	...

08005a84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005a84:	b480      	push	{r7}
 8005a86:	b089      	sub	sp, #36	; 0x24
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
 8005a8c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005a8e:	2300      	movs	r3, #0
 8005a90:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005a92:	2300      	movs	r3, #0
 8005a94:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005a96:	2300      	movs	r3, #0
 8005a98:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	61fb      	str	r3, [r7, #28]
 8005a9e:	e159      	b.n	8005d54 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005aa0:	2201      	movs	r2, #1
 8005aa2:	69fb      	ldr	r3, [r7, #28]
 8005aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8005aa8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	697a      	ldr	r2, [r7, #20]
 8005ab0:	4013      	ands	r3, r2
 8005ab2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005ab4:	693a      	ldr	r2, [r7, #16]
 8005ab6:	697b      	ldr	r3, [r7, #20]
 8005ab8:	429a      	cmp	r2, r3
 8005aba:	f040 8148 	bne.w	8005d4e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	685b      	ldr	r3, [r3, #4]
 8005ac2:	f003 0303 	and.w	r3, r3, #3
 8005ac6:	2b01      	cmp	r3, #1
 8005ac8:	d005      	beq.n	8005ad6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005aca:	683b      	ldr	r3, [r7, #0]
 8005acc:	685b      	ldr	r3, [r3, #4]
 8005ace:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005ad2:	2b02      	cmp	r3, #2
 8005ad4:	d130      	bne.n	8005b38 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	689b      	ldr	r3, [r3, #8]
 8005ada:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005adc:	69fb      	ldr	r3, [r7, #28]
 8005ade:	005b      	lsls	r3, r3, #1
 8005ae0:	2203      	movs	r2, #3
 8005ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ae6:	43db      	mvns	r3, r3
 8005ae8:	69ba      	ldr	r2, [r7, #24]
 8005aea:	4013      	ands	r3, r2
 8005aec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005aee:	683b      	ldr	r3, [r7, #0]
 8005af0:	68da      	ldr	r2, [r3, #12]
 8005af2:	69fb      	ldr	r3, [r7, #28]
 8005af4:	005b      	lsls	r3, r3, #1
 8005af6:	fa02 f303 	lsl.w	r3, r2, r3
 8005afa:	69ba      	ldr	r2, [r7, #24]
 8005afc:	4313      	orrs	r3, r2
 8005afe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	69ba      	ldr	r2, [r7, #24]
 8005b04:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	685b      	ldr	r3, [r3, #4]
 8005b0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005b0c:	2201      	movs	r2, #1
 8005b0e:	69fb      	ldr	r3, [r7, #28]
 8005b10:	fa02 f303 	lsl.w	r3, r2, r3
 8005b14:	43db      	mvns	r3, r3
 8005b16:	69ba      	ldr	r2, [r7, #24]
 8005b18:	4013      	ands	r3, r2
 8005b1a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	685b      	ldr	r3, [r3, #4]
 8005b20:	091b      	lsrs	r3, r3, #4
 8005b22:	f003 0201 	and.w	r2, r3, #1
 8005b26:	69fb      	ldr	r3, [r7, #28]
 8005b28:	fa02 f303 	lsl.w	r3, r2, r3
 8005b2c:	69ba      	ldr	r2, [r7, #24]
 8005b2e:	4313      	orrs	r3, r2
 8005b30:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	69ba      	ldr	r2, [r7, #24]
 8005b36:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	685b      	ldr	r3, [r3, #4]
 8005b3c:	f003 0303 	and.w	r3, r3, #3
 8005b40:	2b03      	cmp	r3, #3
 8005b42:	d017      	beq.n	8005b74 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	68db      	ldr	r3, [r3, #12]
 8005b48:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005b4a:	69fb      	ldr	r3, [r7, #28]
 8005b4c:	005b      	lsls	r3, r3, #1
 8005b4e:	2203      	movs	r2, #3
 8005b50:	fa02 f303 	lsl.w	r3, r2, r3
 8005b54:	43db      	mvns	r3, r3
 8005b56:	69ba      	ldr	r2, [r7, #24]
 8005b58:	4013      	ands	r3, r2
 8005b5a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	689a      	ldr	r2, [r3, #8]
 8005b60:	69fb      	ldr	r3, [r7, #28]
 8005b62:	005b      	lsls	r3, r3, #1
 8005b64:	fa02 f303 	lsl.w	r3, r2, r3
 8005b68:	69ba      	ldr	r2, [r7, #24]
 8005b6a:	4313      	orrs	r3, r2
 8005b6c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	69ba      	ldr	r2, [r7, #24]
 8005b72:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	685b      	ldr	r3, [r3, #4]
 8005b78:	f003 0303 	and.w	r3, r3, #3
 8005b7c:	2b02      	cmp	r3, #2
 8005b7e:	d123      	bne.n	8005bc8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005b80:	69fb      	ldr	r3, [r7, #28]
 8005b82:	08da      	lsrs	r2, r3, #3
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	3208      	adds	r2, #8
 8005b88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005b8e:	69fb      	ldr	r3, [r7, #28]
 8005b90:	f003 0307 	and.w	r3, r3, #7
 8005b94:	009b      	lsls	r3, r3, #2
 8005b96:	220f      	movs	r2, #15
 8005b98:	fa02 f303 	lsl.w	r3, r2, r3
 8005b9c:	43db      	mvns	r3, r3
 8005b9e:	69ba      	ldr	r2, [r7, #24]
 8005ba0:	4013      	ands	r3, r2
 8005ba2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	691a      	ldr	r2, [r3, #16]
 8005ba8:	69fb      	ldr	r3, [r7, #28]
 8005baa:	f003 0307 	and.w	r3, r3, #7
 8005bae:	009b      	lsls	r3, r3, #2
 8005bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8005bb4:	69ba      	ldr	r2, [r7, #24]
 8005bb6:	4313      	orrs	r3, r2
 8005bb8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005bba:	69fb      	ldr	r3, [r7, #28]
 8005bbc:	08da      	lsrs	r2, r3, #3
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	3208      	adds	r2, #8
 8005bc2:	69b9      	ldr	r1, [r7, #24]
 8005bc4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005bce:	69fb      	ldr	r3, [r7, #28]
 8005bd0:	005b      	lsls	r3, r3, #1
 8005bd2:	2203      	movs	r2, #3
 8005bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8005bd8:	43db      	mvns	r3, r3
 8005bda:	69ba      	ldr	r2, [r7, #24]
 8005bdc:	4013      	ands	r3, r2
 8005bde:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005be0:	683b      	ldr	r3, [r7, #0]
 8005be2:	685b      	ldr	r3, [r3, #4]
 8005be4:	f003 0203 	and.w	r2, r3, #3
 8005be8:	69fb      	ldr	r3, [r7, #28]
 8005bea:	005b      	lsls	r3, r3, #1
 8005bec:	fa02 f303 	lsl.w	r3, r2, r3
 8005bf0:	69ba      	ldr	r2, [r7, #24]
 8005bf2:	4313      	orrs	r3, r2
 8005bf4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	69ba      	ldr	r2, [r7, #24]
 8005bfa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	685b      	ldr	r3, [r3, #4]
 8005c00:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	f000 80a2 	beq.w	8005d4e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	60fb      	str	r3, [r7, #12]
 8005c0e:	4b57      	ldr	r3, [pc, #348]	; (8005d6c <HAL_GPIO_Init+0x2e8>)
 8005c10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c12:	4a56      	ldr	r2, [pc, #344]	; (8005d6c <HAL_GPIO_Init+0x2e8>)
 8005c14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005c18:	6453      	str	r3, [r2, #68]	; 0x44
 8005c1a:	4b54      	ldr	r3, [pc, #336]	; (8005d6c <HAL_GPIO_Init+0x2e8>)
 8005c1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005c22:	60fb      	str	r3, [r7, #12]
 8005c24:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005c26:	4a52      	ldr	r2, [pc, #328]	; (8005d70 <HAL_GPIO_Init+0x2ec>)
 8005c28:	69fb      	ldr	r3, [r7, #28]
 8005c2a:	089b      	lsrs	r3, r3, #2
 8005c2c:	3302      	adds	r3, #2
 8005c2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005c32:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005c34:	69fb      	ldr	r3, [r7, #28]
 8005c36:	f003 0303 	and.w	r3, r3, #3
 8005c3a:	009b      	lsls	r3, r3, #2
 8005c3c:	220f      	movs	r2, #15
 8005c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8005c42:	43db      	mvns	r3, r3
 8005c44:	69ba      	ldr	r2, [r7, #24]
 8005c46:	4013      	ands	r3, r2
 8005c48:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	4a49      	ldr	r2, [pc, #292]	; (8005d74 <HAL_GPIO_Init+0x2f0>)
 8005c4e:	4293      	cmp	r3, r2
 8005c50:	d019      	beq.n	8005c86 <HAL_GPIO_Init+0x202>
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	4a48      	ldr	r2, [pc, #288]	; (8005d78 <HAL_GPIO_Init+0x2f4>)
 8005c56:	4293      	cmp	r3, r2
 8005c58:	d013      	beq.n	8005c82 <HAL_GPIO_Init+0x1fe>
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	4a47      	ldr	r2, [pc, #284]	; (8005d7c <HAL_GPIO_Init+0x2f8>)
 8005c5e:	4293      	cmp	r3, r2
 8005c60:	d00d      	beq.n	8005c7e <HAL_GPIO_Init+0x1fa>
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	4a46      	ldr	r2, [pc, #280]	; (8005d80 <HAL_GPIO_Init+0x2fc>)
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d007      	beq.n	8005c7a <HAL_GPIO_Init+0x1f6>
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	4a45      	ldr	r2, [pc, #276]	; (8005d84 <HAL_GPIO_Init+0x300>)
 8005c6e:	4293      	cmp	r3, r2
 8005c70:	d101      	bne.n	8005c76 <HAL_GPIO_Init+0x1f2>
 8005c72:	2304      	movs	r3, #4
 8005c74:	e008      	b.n	8005c88 <HAL_GPIO_Init+0x204>
 8005c76:	2307      	movs	r3, #7
 8005c78:	e006      	b.n	8005c88 <HAL_GPIO_Init+0x204>
 8005c7a:	2303      	movs	r3, #3
 8005c7c:	e004      	b.n	8005c88 <HAL_GPIO_Init+0x204>
 8005c7e:	2302      	movs	r3, #2
 8005c80:	e002      	b.n	8005c88 <HAL_GPIO_Init+0x204>
 8005c82:	2301      	movs	r3, #1
 8005c84:	e000      	b.n	8005c88 <HAL_GPIO_Init+0x204>
 8005c86:	2300      	movs	r3, #0
 8005c88:	69fa      	ldr	r2, [r7, #28]
 8005c8a:	f002 0203 	and.w	r2, r2, #3
 8005c8e:	0092      	lsls	r2, r2, #2
 8005c90:	4093      	lsls	r3, r2
 8005c92:	69ba      	ldr	r2, [r7, #24]
 8005c94:	4313      	orrs	r3, r2
 8005c96:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005c98:	4935      	ldr	r1, [pc, #212]	; (8005d70 <HAL_GPIO_Init+0x2ec>)
 8005c9a:	69fb      	ldr	r3, [r7, #28]
 8005c9c:	089b      	lsrs	r3, r3, #2
 8005c9e:	3302      	adds	r3, #2
 8005ca0:	69ba      	ldr	r2, [r7, #24]
 8005ca2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005ca6:	4b38      	ldr	r3, [pc, #224]	; (8005d88 <HAL_GPIO_Init+0x304>)
 8005ca8:	689b      	ldr	r3, [r3, #8]
 8005caa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005cac:	693b      	ldr	r3, [r7, #16]
 8005cae:	43db      	mvns	r3, r3
 8005cb0:	69ba      	ldr	r2, [r7, #24]
 8005cb2:	4013      	ands	r3, r2
 8005cb4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005cb6:	683b      	ldr	r3, [r7, #0]
 8005cb8:	685b      	ldr	r3, [r3, #4]
 8005cba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d003      	beq.n	8005cca <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8005cc2:	69ba      	ldr	r2, [r7, #24]
 8005cc4:	693b      	ldr	r3, [r7, #16]
 8005cc6:	4313      	orrs	r3, r2
 8005cc8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005cca:	4a2f      	ldr	r2, [pc, #188]	; (8005d88 <HAL_GPIO_Init+0x304>)
 8005ccc:	69bb      	ldr	r3, [r7, #24]
 8005cce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005cd0:	4b2d      	ldr	r3, [pc, #180]	; (8005d88 <HAL_GPIO_Init+0x304>)
 8005cd2:	68db      	ldr	r3, [r3, #12]
 8005cd4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005cd6:	693b      	ldr	r3, [r7, #16]
 8005cd8:	43db      	mvns	r3, r3
 8005cda:	69ba      	ldr	r2, [r7, #24]
 8005cdc:	4013      	ands	r3, r2
 8005cde:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005ce0:	683b      	ldr	r3, [r7, #0]
 8005ce2:	685b      	ldr	r3, [r3, #4]
 8005ce4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d003      	beq.n	8005cf4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8005cec:	69ba      	ldr	r2, [r7, #24]
 8005cee:	693b      	ldr	r3, [r7, #16]
 8005cf0:	4313      	orrs	r3, r2
 8005cf2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005cf4:	4a24      	ldr	r2, [pc, #144]	; (8005d88 <HAL_GPIO_Init+0x304>)
 8005cf6:	69bb      	ldr	r3, [r7, #24]
 8005cf8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005cfa:	4b23      	ldr	r3, [pc, #140]	; (8005d88 <HAL_GPIO_Init+0x304>)
 8005cfc:	685b      	ldr	r3, [r3, #4]
 8005cfe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005d00:	693b      	ldr	r3, [r7, #16]
 8005d02:	43db      	mvns	r3, r3
 8005d04:	69ba      	ldr	r2, [r7, #24]
 8005d06:	4013      	ands	r3, r2
 8005d08:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	685b      	ldr	r3, [r3, #4]
 8005d0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d003      	beq.n	8005d1e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8005d16:	69ba      	ldr	r2, [r7, #24]
 8005d18:	693b      	ldr	r3, [r7, #16]
 8005d1a:	4313      	orrs	r3, r2
 8005d1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005d1e:	4a1a      	ldr	r2, [pc, #104]	; (8005d88 <HAL_GPIO_Init+0x304>)
 8005d20:	69bb      	ldr	r3, [r7, #24]
 8005d22:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005d24:	4b18      	ldr	r3, [pc, #96]	; (8005d88 <HAL_GPIO_Init+0x304>)
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005d2a:	693b      	ldr	r3, [r7, #16]
 8005d2c:	43db      	mvns	r3, r3
 8005d2e:	69ba      	ldr	r2, [r7, #24]
 8005d30:	4013      	ands	r3, r2
 8005d32:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	685b      	ldr	r3, [r3, #4]
 8005d38:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d003      	beq.n	8005d48 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8005d40:	69ba      	ldr	r2, [r7, #24]
 8005d42:	693b      	ldr	r3, [r7, #16]
 8005d44:	4313      	orrs	r3, r2
 8005d46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005d48:	4a0f      	ldr	r2, [pc, #60]	; (8005d88 <HAL_GPIO_Init+0x304>)
 8005d4a:	69bb      	ldr	r3, [r7, #24]
 8005d4c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005d4e:	69fb      	ldr	r3, [r7, #28]
 8005d50:	3301      	adds	r3, #1
 8005d52:	61fb      	str	r3, [r7, #28]
 8005d54:	69fb      	ldr	r3, [r7, #28]
 8005d56:	2b0f      	cmp	r3, #15
 8005d58:	f67f aea2 	bls.w	8005aa0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005d5c:	bf00      	nop
 8005d5e:	bf00      	nop
 8005d60:	3724      	adds	r7, #36	; 0x24
 8005d62:	46bd      	mov	sp, r7
 8005d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d68:	4770      	bx	lr
 8005d6a:	bf00      	nop
 8005d6c:	40023800 	.word	0x40023800
 8005d70:	40013800 	.word	0x40013800
 8005d74:	40020000 	.word	0x40020000
 8005d78:	40020400 	.word	0x40020400
 8005d7c:	40020800 	.word	0x40020800
 8005d80:	40020c00 	.word	0x40020c00
 8005d84:	40021000 	.word	0x40021000
 8005d88:	40013c00 	.word	0x40013c00

08005d8c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b084      	sub	sp, #16
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d101      	bne.n	8005d9e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005d9a:	2301      	movs	r3, #1
 8005d9c:	e12b      	b.n	8005ff6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005da4:	b2db      	uxtb	r3, r3
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d106      	bne.n	8005db8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	2200      	movs	r2, #0
 8005dae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005db2:	6878      	ldr	r0, [r7, #4]
 8005db4:	f7fe fe3c 	bl	8004a30 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2224      	movs	r2, #36	; 0x24
 8005dbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	681a      	ldr	r2, [r3, #0]
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f022 0201 	bic.w	r2, r2, #1
 8005dce:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	681a      	ldr	r2, [r3, #0]
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005dde:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	681a      	ldr	r2, [r3, #0]
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005dee:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005df0:	f001 fcea 	bl	80077c8 <HAL_RCC_GetPCLK1Freq>
 8005df4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	685b      	ldr	r3, [r3, #4]
 8005dfa:	4a81      	ldr	r2, [pc, #516]	; (8006000 <HAL_I2C_Init+0x274>)
 8005dfc:	4293      	cmp	r3, r2
 8005dfe:	d807      	bhi.n	8005e10 <HAL_I2C_Init+0x84>
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	4a80      	ldr	r2, [pc, #512]	; (8006004 <HAL_I2C_Init+0x278>)
 8005e04:	4293      	cmp	r3, r2
 8005e06:	bf94      	ite	ls
 8005e08:	2301      	movls	r3, #1
 8005e0a:	2300      	movhi	r3, #0
 8005e0c:	b2db      	uxtb	r3, r3
 8005e0e:	e006      	b.n	8005e1e <HAL_I2C_Init+0x92>
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	4a7d      	ldr	r2, [pc, #500]	; (8006008 <HAL_I2C_Init+0x27c>)
 8005e14:	4293      	cmp	r3, r2
 8005e16:	bf94      	ite	ls
 8005e18:	2301      	movls	r3, #1
 8005e1a:	2300      	movhi	r3, #0
 8005e1c:	b2db      	uxtb	r3, r3
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d001      	beq.n	8005e26 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005e22:	2301      	movs	r3, #1
 8005e24:	e0e7      	b.n	8005ff6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	4a78      	ldr	r2, [pc, #480]	; (800600c <HAL_I2C_Init+0x280>)
 8005e2a:	fba2 2303 	umull	r2, r3, r2, r3
 8005e2e:	0c9b      	lsrs	r3, r3, #18
 8005e30:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	685b      	ldr	r3, [r3, #4]
 8005e38:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	68ba      	ldr	r2, [r7, #8]
 8005e42:	430a      	orrs	r2, r1
 8005e44:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	6a1b      	ldr	r3, [r3, #32]
 8005e4c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	685b      	ldr	r3, [r3, #4]
 8005e54:	4a6a      	ldr	r2, [pc, #424]	; (8006000 <HAL_I2C_Init+0x274>)
 8005e56:	4293      	cmp	r3, r2
 8005e58:	d802      	bhi.n	8005e60 <HAL_I2C_Init+0xd4>
 8005e5a:	68bb      	ldr	r3, [r7, #8]
 8005e5c:	3301      	adds	r3, #1
 8005e5e:	e009      	b.n	8005e74 <HAL_I2C_Init+0xe8>
 8005e60:	68bb      	ldr	r3, [r7, #8]
 8005e62:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005e66:	fb02 f303 	mul.w	r3, r2, r3
 8005e6a:	4a69      	ldr	r2, [pc, #420]	; (8006010 <HAL_I2C_Init+0x284>)
 8005e6c:	fba2 2303 	umull	r2, r3, r2, r3
 8005e70:	099b      	lsrs	r3, r3, #6
 8005e72:	3301      	adds	r3, #1
 8005e74:	687a      	ldr	r2, [r7, #4]
 8005e76:	6812      	ldr	r2, [r2, #0]
 8005e78:	430b      	orrs	r3, r1
 8005e7a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	69db      	ldr	r3, [r3, #28]
 8005e82:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005e86:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	685b      	ldr	r3, [r3, #4]
 8005e8e:	495c      	ldr	r1, [pc, #368]	; (8006000 <HAL_I2C_Init+0x274>)
 8005e90:	428b      	cmp	r3, r1
 8005e92:	d819      	bhi.n	8005ec8 <HAL_I2C_Init+0x13c>
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	1e59      	subs	r1, r3, #1
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	685b      	ldr	r3, [r3, #4]
 8005e9c:	005b      	lsls	r3, r3, #1
 8005e9e:	fbb1 f3f3 	udiv	r3, r1, r3
 8005ea2:	1c59      	adds	r1, r3, #1
 8005ea4:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005ea8:	400b      	ands	r3, r1
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d00a      	beq.n	8005ec4 <HAL_I2C_Init+0x138>
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	1e59      	subs	r1, r3, #1
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	685b      	ldr	r3, [r3, #4]
 8005eb6:	005b      	lsls	r3, r3, #1
 8005eb8:	fbb1 f3f3 	udiv	r3, r1, r3
 8005ebc:	3301      	adds	r3, #1
 8005ebe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005ec2:	e051      	b.n	8005f68 <HAL_I2C_Init+0x1dc>
 8005ec4:	2304      	movs	r3, #4
 8005ec6:	e04f      	b.n	8005f68 <HAL_I2C_Init+0x1dc>
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	689b      	ldr	r3, [r3, #8]
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d111      	bne.n	8005ef4 <HAL_I2C_Init+0x168>
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	1e58      	subs	r0, r3, #1
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	6859      	ldr	r1, [r3, #4]
 8005ed8:	460b      	mov	r3, r1
 8005eda:	005b      	lsls	r3, r3, #1
 8005edc:	440b      	add	r3, r1
 8005ede:	fbb0 f3f3 	udiv	r3, r0, r3
 8005ee2:	3301      	adds	r3, #1
 8005ee4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	bf0c      	ite	eq
 8005eec:	2301      	moveq	r3, #1
 8005eee:	2300      	movne	r3, #0
 8005ef0:	b2db      	uxtb	r3, r3
 8005ef2:	e012      	b.n	8005f1a <HAL_I2C_Init+0x18e>
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	1e58      	subs	r0, r3, #1
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	6859      	ldr	r1, [r3, #4]
 8005efc:	460b      	mov	r3, r1
 8005efe:	009b      	lsls	r3, r3, #2
 8005f00:	440b      	add	r3, r1
 8005f02:	0099      	lsls	r1, r3, #2
 8005f04:	440b      	add	r3, r1
 8005f06:	fbb0 f3f3 	udiv	r3, r0, r3
 8005f0a:	3301      	adds	r3, #1
 8005f0c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	bf0c      	ite	eq
 8005f14:	2301      	moveq	r3, #1
 8005f16:	2300      	movne	r3, #0
 8005f18:	b2db      	uxtb	r3, r3
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d001      	beq.n	8005f22 <HAL_I2C_Init+0x196>
 8005f1e:	2301      	movs	r3, #1
 8005f20:	e022      	b.n	8005f68 <HAL_I2C_Init+0x1dc>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	689b      	ldr	r3, [r3, #8]
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d10e      	bne.n	8005f48 <HAL_I2C_Init+0x1bc>
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	1e58      	subs	r0, r3, #1
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6859      	ldr	r1, [r3, #4]
 8005f32:	460b      	mov	r3, r1
 8005f34:	005b      	lsls	r3, r3, #1
 8005f36:	440b      	add	r3, r1
 8005f38:	fbb0 f3f3 	udiv	r3, r0, r3
 8005f3c:	3301      	adds	r3, #1
 8005f3e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005f42:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005f46:	e00f      	b.n	8005f68 <HAL_I2C_Init+0x1dc>
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	1e58      	subs	r0, r3, #1
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	6859      	ldr	r1, [r3, #4]
 8005f50:	460b      	mov	r3, r1
 8005f52:	009b      	lsls	r3, r3, #2
 8005f54:	440b      	add	r3, r1
 8005f56:	0099      	lsls	r1, r3, #2
 8005f58:	440b      	add	r3, r1
 8005f5a:	fbb0 f3f3 	udiv	r3, r0, r3
 8005f5e:	3301      	adds	r3, #1
 8005f60:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005f64:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005f68:	6879      	ldr	r1, [r7, #4]
 8005f6a:	6809      	ldr	r1, [r1, #0]
 8005f6c:	4313      	orrs	r3, r2
 8005f6e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	69da      	ldr	r2, [r3, #28]
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6a1b      	ldr	r3, [r3, #32]
 8005f82:	431a      	orrs	r2, r3
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	430a      	orrs	r2, r1
 8005f8a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	689b      	ldr	r3, [r3, #8]
 8005f92:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005f96:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005f9a:	687a      	ldr	r2, [r7, #4]
 8005f9c:	6911      	ldr	r1, [r2, #16]
 8005f9e:	687a      	ldr	r2, [r7, #4]
 8005fa0:	68d2      	ldr	r2, [r2, #12]
 8005fa2:	4311      	orrs	r1, r2
 8005fa4:	687a      	ldr	r2, [r7, #4]
 8005fa6:	6812      	ldr	r2, [r2, #0]
 8005fa8:	430b      	orrs	r3, r1
 8005faa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	68db      	ldr	r3, [r3, #12]
 8005fb2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	695a      	ldr	r2, [r3, #20]
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	699b      	ldr	r3, [r3, #24]
 8005fbe:	431a      	orrs	r2, r3
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	430a      	orrs	r2, r1
 8005fc6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	681a      	ldr	r2, [r3, #0]
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f042 0201 	orr.w	r2, r2, #1
 8005fd6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2200      	movs	r2, #0
 8005fdc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	2220      	movs	r2, #32
 8005fe2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	2200      	movs	r2, #0
 8005fea:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2200      	movs	r2, #0
 8005ff0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005ff4:	2300      	movs	r3, #0
}
 8005ff6:	4618      	mov	r0, r3
 8005ff8:	3710      	adds	r7, #16
 8005ffa:	46bd      	mov	sp, r7
 8005ffc:	bd80      	pop	{r7, pc}
 8005ffe:	bf00      	nop
 8006000:	000186a0 	.word	0x000186a0
 8006004:	001e847f 	.word	0x001e847f
 8006008:	003d08ff 	.word	0x003d08ff
 800600c:	431bde83 	.word	0x431bde83
 8006010:	10624dd3 	.word	0x10624dd3

08006014 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006014:	b580      	push	{r7, lr}
 8006016:	b088      	sub	sp, #32
 8006018:	af02      	add	r7, sp, #8
 800601a:	60f8      	str	r0, [r7, #12]
 800601c:	4608      	mov	r0, r1
 800601e:	4611      	mov	r1, r2
 8006020:	461a      	mov	r2, r3
 8006022:	4603      	mov	r3, r0
 8006024:	817b      	strh	r3, [r7, #10]
 8006026:	460b      	mov	r3, r1
 8006028:	813b      	strh	r3, [r7, #8]
 800602a:	4613      	mov	r3, r2
 800602c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800602e:	f7ff fb55 	bl	80056dc <HAL_GetTick>
 8006032:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800603a:	b2db      	uxtb	r3, r3
 800603c:	2b20      	cmp	r3, #32
 800603e:	f040 80d9 	bne.w	80061f4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006042:	697b      	ldr	r3, [r7, #20]
 8006044:	9300      	str	r3, [sp, #0]
 8006046:	2319      	movs	r3, #25
 8006048:	2201      	movs	r2, #1
 800604a:	496d      	ldr	r1, [pc, #436]	; (8006200 <HAL_I2C_Mem_Write+0x1ec>)
 800604c:	68f8      	ldr	r0, [r7, #12]
 800604e:	f000 fdad 	bl	8006bac <I2C_WaitOnFlagUntilTimeout>
 8006052:	4603      	mov	r3, r0
 8006054:	2b00      	cmp	r3, #0
 8006056:	d001      	beq.n	800605c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006058:	2302      	movs	r3, #2
 800605a:	e0cc      	b.n	80061f6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006062:	2b01      	cmp	r3, #1
 8006064:	d101      	bne.n	800606a <HAL_I2C_Mem_Write+0x56>
 8006066:	2302      	movs	r3, #2
 8006068:	e0c5      	b.n	80061f6 <HAL_I2C_Mem_Write+0x1e2>
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	2201      	movs	r2, #1
 800606e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	f003 0301 	and.w	r3, r3, #1
 800607c:	2b01      	cmp	r3, #1
 800607e:	d007      	beq.n	8006090 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	681a      	ldr	r2, [r3, #0]
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f042 0201 	orr.w	r2, r2, #1
 800608e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	681a      	ldr	r2, [r3, #0]
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800609e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	2221      	movs	r2, #33	; 0x21
 80060a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	2240      	movs	r2, #64	; 0x40
 80060ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	2200      	movs	r2, #0
 80060b4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	6a3a      	ldr	r2, [r7, #32]
 80060ba:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80060c0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060c6:	b29a      	uxth	r2, r3
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	4a4d      	ldr	r2, [pc, #308]	; (8006204 <HAL_I2C_Mem_Write+0x1f0>)
 80060d0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80060d2:	88f8      	ldrh	r0, [r7, #6]
 80060d4:	893a      	ldrh	r2, [r7, #8]
 80060d6:	8979      	ldrh	r1, [r7, #10]
 80060d8:	697b      	ldr	r3, [r7, #20]
 80060da:	9301      	str	r3, [sp, #4]
 80060dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060de:	9300      	str	r3, [sp, #0]
 80060e0:	4603      	mov	r3, r0
 80060e2:	68f8      	ldr	r0, [r7, #12]
 80060e4:	f000 fbe4 	bl	80068b0 <I2C_RequestMemoryWrite>
 80060e8:	4603      	mov	r3, r0
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d052      	beq.n	8006194 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80060ee:	2301      	movs	r3, #1
 80060f0:	e081      	b.n	80061f6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80060f2:	697a      	ldr	r2, [r7, #20]
 80060f4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80060f6:	68f8      	ldr	r0, [r7, #12]
 80060f8:	f000 fe2e 	bl	8006d58 <I2C_WaitOnTXEFlagUntilTimeout>
 80060fc:	4603      	mov	r3, r0
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d00d      	beq.n	800611e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006106:	2b04      	cmp	r3, #4
 8006108:	d107      	bne.n	800611a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	681a      	ldr	r2, [r3, #0]
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006118:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800611a:	2301      	movs	r3, #1
 800611c:	e06b      	b.n	80061f6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006122:	781a      	ldrb	r2, [r3, #0]
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800612e:	1c5a      	adds	r2, r3, #1
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006138:	3b01      	subs	r3, #1
 800613a:	b29a      	uxth	r2, r3
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006144:	b29b      	uxth	r3, r3
 8006146:	3b01      	subs	r3, #1
 8006148:	b29a      	uxth	r2, r3
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	695b      	ldr	r3, [r3, #20]
 8006154:	f003 0304 	and.w	r3, r3, #4
 8006158:	2b04      	cmp	r3, #4
 800615a:	d11b      	bne.n	8006194 <HAL_I2C_Mem_Write+0x180>
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006160:	2b00      	cmp	r3, #0
 8006162:	d017      	beq.n	8006194 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006168:	781a      	ldrb	r2, [r3, #0]
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006174:	1c5a      	adds	r2, r3, #1
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800617e:	3b01      	subs	r3, #1
 8006180:	b29a      	uxth	r2, r3
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800618a:	b29b      	uxth	r3, r3
 800618c:	3b01      	subs	r3, #1
 800618e:	b29a      	uxth	r2, r3
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006198:	2b00      	cmp	r3, #0
 800619a:	d1aa      	bne.n	80060f2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800619c:	697a      	ldr	r2, [r7, #20]
 800619e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80061a0:	68f8      	ldr	r0, [r7, #12]
 80061a2:	f000 fe1a 	bl	8006dda <I2C_WaitOnBTFFlagUntilTimeout>
 80061a6:	4603      	mov	r3, r0
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d00d      	beq.n	80061c8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061b0:	2b04      	cmp	r3, #4
 80061b2:	d107      	bne.n	80061c4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	681a      	ldr	r2, [r3, #0]
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80061c2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80061c4:	2301      	movs	r3, #1
 80061c6:	e016      	b.n	80061f6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	681a      	ldr	r2, [r3, #0]
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80061d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	2220      	movs	r2, #32
 80061dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	2200      	movs	r2, #0
 80061e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	2200      	movs	r2, #0
 80061ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80061f0:	2300      	movs	r3, #0
 80061f2:	e000      	b.n	80061f6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80061f4:	2302      	movs	r3, #2
  }
}
 80061f6:	4618      	mov	r0, r3
 80061f8:	3718      	adds	r7, #24
 80061fa:	46bd      	mov	sp, r7
 80061fc:	bd80      	pop	{r7, pc}
 80061fe:	bf00      	nop
 8006200:	00100002 	.word	0x00100002
 8006204:	ffff0000 	.word	0xffff0000

08006208 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006208:	b580      	push	{r7, lr}
 800620a:	b08c      	sub	sp, #48	; 0x30
 800620c:	af02      	add	r7, sp, #8
 800620e:	60f8      	str	r0, [r7, #12]
 8006210:	4608      	mov	r0, r1
 8006212:	4611      	mov	r1, r2
 8006214:	461a      	mov	r2, r3
 8006216:	4603      	mov	r3, r0
 8006218:	817b      	strh	r3, [r7, #10]
 800621a:	460b      	mov	r3, r1
 800621c:	813b      	strh	r3, [r7, #8]
 800621e:	4613      	mov	r3, r2
 8006220:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006222:	f7ff fa5b 	bl	80056dc <HAL_GetTick>
 8006226:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800622e:	b2db      	uxtb	r3, r3
 8006230:	2b20      	cmp	r3, #32
 8006232:	f040 8208 	bne.w	8006646 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006238:	9300      	str	r3, [sp, #0]
 800623a:	2319      	movs	r3, #25
 800623c:	2201      	movs	r2, #1
 800623e:	497b      	ldr	r1, [pc, #492]	; (800642c <HAL_I2C_Mem_Read+0x224>)
 8006240:	68f8      	ldr	r0, [r7, #12]
 8006242:	f000 fcb3 	bl	8006bac <I2C_WaitOnFlagUntilTimeout>
 8006246:	4603      	mov	r3, r0
 8006248:	2b00      	cmp	r3, #0
 800624a:	d001      	beq.n	8006250 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800624c:	2302      	movs	r3, #2
 800624e:	e1fb      	b.n	8006648 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006256:	2b01      	cmp	r3, #1
 8006258:	d101      	bne.n	800625e <HAL_I2C_Mem_Read+0x56>
 800625a:	2302      	movs	r3, #2
 800625c:	e1f4      	b.n	8006648 <HAL_I2C_Mem_Read+0x440>
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	2201      	movs	r2, #1
 8006262:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	f003 0301 	and.w	r3, r3, #1
 8006270:	2b01      	cmp	r3, #1
 8006272:	d007      	beq.n	8006284 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	681a      	ldr	r2, [r3, #0]
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	f042 0201 	orr.w	r2, r2, #1
 8006282:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	681a      	ldr	r2, [r3, #0]
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006292:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	2222      	movs	r2, #34	; 0x22
 8006298:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	2240      	movs	r2, #64	; 0x40
 80062a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	2200      	movs	r2, #0
 80062a8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80062ae:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80062b4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062ba:	b29a      	uxth	r2, r3
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	4a5b      	ldr	r2, [pc, #364]	; (8006430 <HAL_I2C_Mem_Read+0x228>)
 80062c4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80062c6:	88f8      	ldrh	r0, [r7, #6]
 80062c8:	893a      	ldrh	r2, [r7, #8]
 80062ca:	8979      	ldrh	r1, [r7, #10]
 80062cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062ce:	9301      	str	r3, [sp, #4]
 80062d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062d2:	9300      	str	r3, [sp, #0]
 80062d4:	4603      	mov	r3, r0
 80062d6:	68f8      	ldr	r0, [r7, #12]
 80062d8:	f000 fb80 	bl	80069dc <I2C_RequestMemoryRead>
 80062dc:	4603      	mov	r3, r0
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d001      	beq.n	80062e6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80062e2:	2301      	movs	r3, #1
 80062e4:	e1b0      	b.n	8006648 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d113      	bne.n	8006316 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80062ee:	2300      	movs	r3, #0
 80062f0:	623b      	str	r3, [r7, #32]
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	695b      	ldr	r3, [r3, #20]
 80062f8:	623b      	str	r3, [r7, #32]
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	699b      	ldr	r3, [r3, #24]
 8006300:	623b      	str	r3, [r7, #32]
 8006302:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	681a      	ldr	r2, [r3, #0]
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006312:	601a      	str	r2, [r3, #0]
 8006314:	e184      	b.n	8006620 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800631a:	2b01      	cmp	r3, #1
 800631c:	d11b      	bne.n	8006356 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	681a      	ldr	r2, [r3, #0]
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800632c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800632e:	2300      	movs	r3, #0
 8006330:	61fb      	str	r3, [r7, #28]
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	695b      	ldr	r3, [r3, #20]
 8006338:	61fb      	str	r3, [r7, #28]
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	699b      	ldr	r3, [r3, #24]
 8006340:	61fb      	str	r3, [r7, #28]
 8006342:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	681a      	ldr	r2, [r3, #0]
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006352:	601a      	str	r2, [r3, #0]
 8006354:	e164      	b.n	8006620 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800635a:	2b02      	cmp	r3, #2
 800635c:	d11b      	bne.n	8006396 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	681a      	ldr	r2, [r3, #0]
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800636c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	681a      	ldr	r2, [r3, #0]
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800637c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800637e:	2300      	movs	r3, #0
 8006380:	61bb      	str	r3, [r7, #24]
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	695b      	ldr	r3, [r3, #20]
 8006388:	61bb      	str	r3, [r7, #24]
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	699b      	ldr	r3, [r3, #24]
 8006390:	61bb      	str	r3, [r7, #24]
 8006392:	69bb      	ldr	r3, [r7, #24]
 8006394:	e144      	b.n	8006620 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006396:	2300      	movs	r3, #0
 8006398:	617b      	str	r3, [r7, #20]
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	695b      	ldr	r3, [r3, #20]
 80063a0:	617b      	str	r3, [r7, #20]
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	699b      	ldr	r3, [r3, #24]
 80063a8:	617b      	str	r3, [r7, #20]
 80063aa:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80063ac:	e138      	b.n	8006620 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063b2:	2b03      	cmp	r3, #3
 80063b4:	f200 80f1 	bhi.w	800659a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063bc:	2b01      	cmp	r3, #1
 80063be:	d123      	bne.n	8006408 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80063c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80063c2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80063c4:	68f8      	ldr	r0, [r7, #12]
 80063c6:	f000 fd49 	bl	8006e5c <I2C_WaitOnRXNEFlagUntilTimeout>
 80063ca:	4603      	mov	r3, r0
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d001      	beq.n	80063d4 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80063d0:	2301      	movs	r3, #1
 80063d2:	e139      	b.n	8006648 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	691a      	ldr	r2, [r3, #16]
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063de:	b2d2      	uxtb	r2, r2
 80063e0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063e6:	1c5a      	adds	r2, r3, #1
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063f0:	3b01      	subs	r3, #1
 80063f2:	b29a      	uxth	r2, r3
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063fc:	b29b      	uxth	r3, r3
 80063fe:	3b01      	subs	r3, #1
 8006400:	b29a      	uxth	r2, r3
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006406:	e10b      	b.n	8006620 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800640c:	2b02      	cmp	r3, #2
 800640e:	d14e      	bne.n	80064ae <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006412:	9300      	str	r3, [sp, #0]
 8006414:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006416:	2200      	movs	r2, #0
 8006418:	4906      	ldr	r1, [pc, #24]	; (8006434 <HAL_I2C_Mem_Read+0x22c>)
 800641a:	68f8      	ldr	r0, [r7, #12]
 800641c:	f000 fbc6 	bl	8006bac <I2C_WaitOnFlagUntilTimeout>
 8006420:	4603      	mov	r3, r0
 8006422:	2b00      	cmp	r3, #0
 8006424:	d008      	beq.n	8006438 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8006426:	2301      	movs	r3, #1
 8006428:	e10e      	b.n	8006648 <HAL_I2C_Mem_Read+0x440>
 800642a:	bf00      	nop
 800642c:	00100002 	.word	0x00100002
 8006430:	ffff0000 	.word	0xffff0000
 8006434:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	681a      	ldr	r2, [r3, #0]
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006446:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	691a      	ldr	r2, [r3, #16]
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006452:	b2d2      	uxtb	r2, r2
 8006454:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800645a:	1c5a      	adds	r2, r3, #1
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006464:	3b01      	subs	r3, #1
 8006466:	b29a      	uxth	r2, r3
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006470:	b29b      	uxth	r3, r3
 8006472:	3b01      	subs	r3, #1
 8006474:	b29a      	uxth	r2, r3
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	691a      	ldr	r2, [r3, #16]
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006484:	b2d2      	uxtb	r2, r2
 8006486:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800648c:	1c5a      	adds	r2, r3, #1
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006496:	3b01      	subs	r3, #1
 8006498:	b29a      	uxth	r2, r3
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064a2:	b29b      	uxth	r3, r3
 80064a4:	3b01      	subs	r3, #1
 80064a6:	b29a      	uxth	r2, r3
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	855a      	strh	r2, [r3, #42]	; 0x2a
 80064ac:	e0b8      	b.n	8006620 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80064ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064b0:	9300      	str	r3, [sp, #0]
 80064b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064b4:	2200      	movs	r2, #0
 80064b6:	4966      	ldr	r1, [pc, #408]	; (8006650 <HAL_I2C_Mem_Read+0x448>)
 80064b8:	68f8      	ldr	r0, [r7, #12]
 80064ba:	f000 fb77 	bl	8006bac <I2C_WaitOnFlagUntilTimeout>
 80064be:	4603      	mov	r3, r0
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d001      	beq.n	80064c8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80064c4:	2301      	movs	r3, #1
 80064c6:	e0bf      	b.n	8006648 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	681a      	ldr	r2, [r3, #0]
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80064d6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	691a      	ldr	r2, [r3, #16]
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064e2:	b2d2      	uxtb	r2, r2
 80064e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064ea:	1c5a      	adds	r2, r3, #1
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064f4:	3b01      	subs	r3, #1
 80064f6:	b29a      	uxth	r2, r3
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006500:	b29b      	uxth	r3, r3
 8006502:	3b01      	subs	r3, #1
 8006504:	b29a      	uxth	r2, r3
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800650a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800650c:	9300      	str	r3, [sp, #0]
 800650e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006510:	2200      	movs	r2, #0
 8006512:	494f      	ldr	r1, [pc, #316]	; (8006650 <HAL_I2C_Mem_Read+0x448>)
 8006514:	68f8      	ldr	r0, [r7, #12]
 8006516:	f000 fb49 	bl	8006bac <I2C_WaitOnFlagUntilTimeout>
 800651a:	4603      	mov	r3, r0
 800651c:	2b00      	cmp	r3, #0
 800651e:	d001      	beq.n	8006524 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006520:	2301      	movs	r3, #1
 8006522:	e091      	b.n	8006648 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	681a      	ldr	r2, [r3, #0]
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006532:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	691a      	ldr	r2, [r3, #16]
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800653e:	b2d2      	uxtb	r2, r2
 8006540:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006546:	1c5a      	adds	r2, r3, #1
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006550:	3b01      	subs	r3, #1
 8006552:	b29a      	uxth	r2, r3
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800655c:	b29b      	uxth	r3, r3
 800655e:	3b01      	subs	r3, #1
 8006560:	b29a      	uxth	r2, r3
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	691a      	ldr	r2, [r3, #16]
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006570:	b2d2      	uxtb	r2, r2
 8006572:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006578:	1c5a      	adds	r2, r3, #1
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006582:	3b01      	subs	r3, #1
 8006584:	b29a      	uxth	r2, r3
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800658e:	b29b      	uxth	r3, r3
 8006590:	3b01      	subs	r3, #1
 8006592:	b29a      	uxth	r2, r3
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006598:	e042      	b.n	8006620 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800659a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800659c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800659e:	68f8      	ldr	r0, [r7, #12]
 80065a0:	f000 fc5c 	bl	8006e5c <I2C_WaitOnRXNEFlagUntilTimeout>
 80065a4:	4603      	mov	r3, r0
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d001      	beq.n	80065ae <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80065aa:	2301      	movs	r3, #1
 80065ac:	e04c      	b.n	8006648 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	691a      	ldr	r2, [r3, #16]
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065b8:	b2d2      	uxtb	r2, r2
 80065ba:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065c0:	1c5a      	adds	r2, r3, #1
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80065ca:	3b01      	subs	r3, #1
 80065cc:	b29a      	uxth	r2, r3
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065d6:	b29b      	uxth	r3, r3
 80065d8:	3b01      	subs	r3, #1
 80065da:	b29a      	uxth	r2, r3
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	695b      	ldr	r3, [r3, #20]
 80065e6:	f003 0304 	and.w	r3, r3, #4
 80065ea:	2b04      	cmp	r3, #4
 80065ec:	d118      	bne.n	8006620 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	691a      	ldr	r2, [r3, #16]
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065f8:	b2d2      	uxtb	r2, r2
 80065fa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006600:	1c5a      	adds	r2, r3, #1
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800660a:	3b01      	subs	r3, #1
 800660c:	b29a      	uxth	r2, r3
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006616:	b29b      	uxth	r3, r3
 8006618:	3b01      	subs	r3, #1
 800661a:	b29a      	uxth	r2, r3
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006624:	2b00      	cmp	r3, #0
 8006626:	f47f aec2 	bne.w	80063ae <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	2220      	movs	r2, #32
 800662e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	2200      	movs	r2, #0
 8006636:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	2200      	movs	r2, #0
 800663e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006642:	2300      	movs	r3, #0
 8006644:	e000      	b.n	8006648 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8006646:	2302      	movs	r3, #2
  }
}
 8006648:	4618      	mov	r0, r3
 800664a:	3728      	adds	r7, #40	; 0x28
 800664c:	46bd      	mov	sp, r7
 800664e:	bd80      	pop	{r7, pc}
 8006650:	00010004 	.word	0x00010004

08006654 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8006654:	b580      	push	{r7, lr}
 8006656:	b08a      	sub	sp, #40	; 0x28
 8006658:	af02      	add	r7, sp, #8
 800665a:	60f8      	str	r0, [r7, #12]
 800665c:	607a      	str	r2, [r7, #4]
 800665e:	603b      	str	r3, [r7, #0]
 8006660:	460b      	mov	r3, r1
 8006662:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8006664:	f7ff f83a 	bl	80056dc <HAL_GetTick>
 8006668:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800666a:	2300      	movs	r3, #0
 800666c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006674:	b2db      	uxtb	r3, r3
 8006676:	2b20      	cmp	r3, #32
 8006678:	f040 8111 	bne.w	800689e <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800667c:	69fb      	ldr	r3, [r7, #28]
 800667e:	9300      	str	r3, [sp, #0]
 8006680:	2319      	movs	r3, #25
 8006682:	2201      	movs	r2, #1
 8006684:	4988      	ldr	r1, [pc, #544]	; (80068a8 <HAL_I2C_IsDeviceReady+0x254>)
 8006686:	68f8      	ldr	r0, [r7, #12]
 8006688:	f000 fa90 	bl	8006bac <I2C_WaitOnFlagUntilTimeout>
 800668c:	4603      	mov	r3, r0
 800668e:	2b00      	cmp	r3, #0
 8006690:	d001      	beq.n	8006696 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8006692:	2302      	movs	r3, #2
 8006694:	e104      	b.n	80068a0 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800669c:	2b01      	cmp	r3, #1
 800669e:	d101      	bne.n	80066a4 <HAL_I2C_IsDeviceReady+0x50>
 80066a0:	2302      	movs	r3, #2
 80066a2:	e0fd      	b.n	80068a0 <HAL_I2C_IsDeviceReady+0x24c>
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	2201      	movs	r2, #1
 80066a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	f003 0301 	and.w	r3, r3, #1
 80066b6:	2b01      	cmp	r3, #1
 80066b8:	d007      	beq.n	80066ca <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	681a      	ldr	r2, [r3, #0]
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f042 0201 	orr.w	r2, r2, #1
 80066c8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	681a      	ldr	r2, [r3, #0]
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80066d8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	2224      	movs	r2, #36	; 0x24
 80066de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	2200      	movs	r2, #0
 80066e6:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	4a70      	ldr	r2, [pc, #448]	; (80068ac <HAL_I2C_IsDeviceReady+0x258>)
 80066ec:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	681a      	ldr	r2, [r3, #0]
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80066fc:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80066fe:	69fb      	ldr	r3, [r7, #28]
 8006700:	9300      	str	r3, [sp, #0]
 8006702:	683b      	ldr	r3, [r7, #0]
 8006704:	2200      	movs	r2, #0
 8006706:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800670a:	68f8      	ldr	r0, [r7, #12]
 800670c:	f000 fa4e 	bl	8006bac <I2C_WaitOnFlagUntilTimeout>
 8006710:	4603      	mov	r3, r0
 8006712:	2b00      	cmp	r3, #0
 8006714:	d00d      	beq.n	8006732 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006720:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006724:	d103      	bne.n	800672e <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	f44f 7200 	mov.w	r2, #512	; 0x200
 800672c:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 800672e:	2303      	movs	r3, #3
 8006730:	e0b6      	b.n	80068a0 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006732:	897b      	ldrh	r3, [r7, #10]
 8006734:	b2db      	uxtb	r3, r3
 8006736:	461a      	mov	r2, r3
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006740:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8006742:	f7fe ffcb 	bl	80056dc <HAL_GetTick>
 8006746:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	695b      	ldr	r3, [r3, #20]
 800674e:	f003 0302 	and.w	r3, r3, #2
 8006752:	2b02      	cmp	r3, #2
 8006754:	bf0c      	ite	eq
 8006756:	2301      	moveq	r3, #1
 8006758:	2300      	movne	r3, #0
 800675a:	b2db      	uxtb	r3, r3
 800675c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	695b      	ldr	r3, [r3, #20]
 8006764:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006768:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800676c:	bf0c      	ite	eq
 800676e:	2301      	moveq	r3, #1
 8006770:	2300      	movne	r3, #0
 8006772:	b2db      	uxtb	r3, r3
 8006774:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8006776:	e025      	b.n	80067c4 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006778:	f7fe ffb0 	bl	80056dc <HAL_GetTick>
 800677c:	4602      	mov	r2, r0
 800677e:	69fb      	ldr	r3, [r7, #28]
 8006780:	1ad3      	subs	r3, r2, r3
 8006782:	683a      	ldr	r2, [r7, #0]
 8006784:	429a      	cmp	r2, r3
 8006786:	d302      	bcc.n	800678e <HAL_I2C_IsDeviceReady+0x13a>
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	2b00      	cmp	r3, #0
 800678c:	d103      	bne.n	8006796 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	22a0      	movs	r2, #160	; 0xa0
 8006792:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	695b      	ldr	r3, [r3, #20]
 800679c:	f003 0302 	and.w	r3, r3, #2
 80067a0:	2b02      	cmp	r3, #2
 80067a2:	bf0c      	ite	eq
 80067a4:	2301      	moveq	r3, #1
 80067a6:	2300      	movne	r3, #0
 80067a8:	b2db      	uxtb	r3, r3
 80067aa:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	695b      	ldr	r3, [r3, #20]
 80067b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80067b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80067ba:	bf0c      	ite	eq
 80067bc:	2301      	moveq	r3, #1
 80067be:	2300      	movne	r3, #0
 80067c0:	b2db      	uxtb	r3, r3
 80067c2:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80067ca:	b2db      	uxtb	r3, r3
 80067cc:	2ba0      	cmp	r3, #160	; 0xa0
 80067ce:	d005      	beq.n	80067dc <HAL_I2C_IsDeviceReady+0x188>
 80067d0:	7dfb      	ldrb	r3, [r7, #23]
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d102      	bne.n	80067dc <HAL_I2C_IsDeviceReady+0x188>
 80067d6:	7dbb      	ldrb	r3, [r7, #22]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d0cd      	beq.n	8006778 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	2220      	movs	r2, #32
 80067e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	695b      	ldr	r3, [r3, #20]
 80067ea:	f003 0302 	and.w	r3, r3, #2
 80067ee:	2b02      	cmp	r3, #2
 80067f0:	d129      	bne.n	8006846 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	681a      	ldr	r2, [r3, #0]
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006800:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006802:	2300      	movs	r3, #0
 8006804:	613b      	str	r3, [r7, #16]
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	695b      	ldr	r3, [r3, #20]
 800680c:	613b      	str	r3, [r7, #16]
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	699b      	ldr	r3, [r3, #24]
 8006814:	613b      	str	r3, [r7, #16]
 8006816:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006818:	69fb      	ldr	r3, [r7, #28]
 800681a:	9300      	str	r3, [sp, #0]
 800681c:	2319      	movs	r3, #25
 800681e:	2201      	movs	r2, #1
 8006820:	4921      	ldr	r1, [pc, #132]	; (80068a8 <HAL_I2C_IsDeviceReady+0x254>)
 8006822:	68f8      	ldr	r0, [r7, #12]
 8006824:	f000 f9c2 	bl	8006bac <I2C_WaitOnFlagUntilTimeout>
 8006828:	4603      	mov	r3, r0
 800682a:	2b00      	cmp	r3, #0
 800682c:	d001      	beq.n	8006832 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800682e:	2301      	movs	r3, #1
 8006830:	e036      	b.n	80068a0 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	2220      	movs	r2, #32
 8006836:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	2200      	movs	r2, #0
 800683e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8006842:	2300      	movs	r3, #0
 8006844:	e02c      	b.n	80068a0 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	681a      	ldr	r2, [r3, #0]
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006854:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800685e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006860:	69fb      	ldr	r3, [r7, #28]
 8006862:	9300      	str	r3, [sp, #0]
 8006864:	2319      	movs	r3, #25
 8006866:	2201      	movs	r2, #1
 8006868:	490f      	ldr	r1, [pc, #60]	; (80068a8 <HAL_I2C_IsDeviceReady+0x254>)
 800686a:	68f8      	ldr	r0, [r7, #12]
 800686c:	f000 f99e 	bl	8006bac <I2C_WaitOnFlagUntilTimeout>
 8006870:	4603      	mov	r3, r0
 8006872:	2b00      	cmp	r3, #0
 8006874:	d001      	beq.n	800687a <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8006876:	2301      	movs	r3, #1
 8006878:	e012      	b.n	80068a0 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800687a:	69bb      	ldr	r3, [r7, #24]
 800687c:	3301      	adds	r3, #1
 800687e:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8006880:	69ba      	ldr	r2, [r7, #24]
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	429a      	cmp	r2, r3
 8006886:	f4ff af32 	bcc.w	80066ee <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	2220      	movs	r2, #32
 800688e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	2200      	movs	r2, #0
 8006896:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800689a:	2301      	movs	r3, #1
 800689c:	e000      	b.n	80068a0 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800689e:	2302      	movs	r3, #2
  }
}
 80068a0:	4618      	mov	r0, r3
 80068a2:	3720      	adds	r7, #32
 80068a4:	46bd      	mov	sp, r7
 80068a6:	bd80      	pop	{r7, pc}
 80068a8:	00100002 	.word	0x00100002
 80068ac:	ffff0000 	.word	0xffff0000

080068b0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80068b0:	b580      	push	{r7, lr}
 80068b2:	b088      	sub	sp, #32
 80068b4:	af02      	add	r7, sp, #8
 80068b6:	60f8      	str	r0, [r7, #12]
 80068b8:	4608      	mov	r0, r1
 80068ba:	4611      	mov	r1, r2
 80068bc:	461a      	mov	r2, r3
 80068be:	4603      	mov	r3, r0
 80068c0:	817b      	strh	r3, [r7, #10]
 80068c2:	460b      	mov	r3, r1
 80068c4:	813b      	strh	r3, [r7, #8]
 80068c6:	4613      	mov	r3, r2
 80068c8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	681a      	ldr	r2, [r3, #0]
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80068d8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80068da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068dc:	9300      	str	r3, [sp, #0]
 80068de:	6a3b      	ldr	r3, [r7, #32]
 80068e0:	2200      	movs	r2, #0
 80068e2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80068e6:	68f8      	ldr	r0, [r7, #12]
 80068e8:	f000 f960 	bl	8006bac <I2C_WaitOnFlagUntilTimeout>
 80068ec:	4603      	mov	r3, r0
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d00d      	beq.n	800690e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80068fc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006900:	d103      	bne.n	800690a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006908:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800690a:	2303      	movs	r3, #3
 800690c:	e05f      	b.n	80069ce <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800690e:	897b      	ldrh	r3, [r7, #10]
 8006910:	b2db      	uxtb	r3, r3
 8006912:	461a      	mov	r2, r3
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800691c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800691e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006920:	6a3a      	ldr	r2, [r7, #32]
 8006922:	492d      	ldr	r1, [pc, #180]	; (80069d8 <I2C_RequestMemoryWrite+0x128>)
 8006924:	68f8      	ldr	r0, [r7, #12]
 8006926:	f000 f998 	bl	8006c5a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800692a:	4603      	mov	r3, r0
 800692c:	2b00      	cmp	r3, #0
 800692e:	d001      	beq.n	8006934 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006930:	2301      	movs	r3, #1
 8006932:	e04c      	b.n	80069ce <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006934:	2300      	movs	r3, #0
 8006936:	617b      	str	r3, [r7, #20]
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	695b      	ldr	r3, [r3, #20]
 800693e:	617b      	str	r3, [r7, #20]
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	699b      	ldr	r3, [r3, #24]
 8006946:	617b      	str	r3, [r7, #20]
 8006948:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800694a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800694c:	6a39      	ldr	r1, [r7, #32]
 800694e:	68f8      	ldr	r0, [r7, #12]
 8006950:	f000 fa02 	bl	8006d58 <I2C_WaitOnTXEFlagUntilTimeout>
 8006954:	4603      	mov	r3, r0
 8006956:	2b00      	cmp	r3, #0
 8006958:	d00d      	beq.n	8006976 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800695e:	2b04      	cmp	r3, #4
 8006960:	d107      	bne.n	8006972 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	681a      	ldr	r2, [r3, #0]
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006970:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006972:	2301      	movs	r3, #1
 8006974:	e02b      	b.n	80069ce <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006976:	88fb      	ldrh	r3, [r7, #6]
 8006978:	2b01      	cmp	r3, #1
 800697a:	d105      	bne.n	8006988 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800697c:	893b      	ldrh	r3, [r7, #8]
 800697e:	b2da      	uxtb	r2, r3
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	611a      	str	r2, [r3, #16]
 8006986:	e021      	b.n	80069cc <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006988:	893b      	ldrh	r3, [r7, #8]
 800698a:	0a1b      	lsrs	r3, r3, #8
 800698c:	b29b      	uxth	r3, r3
 800698e:	b2da      	uxtb	r2, r3
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006996:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006998:	6a39      	ldr	r1, [r7, #32]
 800699a:	68f8      	ldr	r0, [r7, #12]
 800699c:	f000 f9dc 	bl	8006d58 <I2C_WaitOnTXEFlagUntilTimeout>
 80069a0:	4603      	mov	r3, r0
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d00d      	beq.n	80069c2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069aa:	2b04      	cmp	r3, #4
 80069ac:	d107      	bne.n	80069be <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	681a      	ldr	r2, [r3, #0]
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80069bc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80069be:	2301      	movs	r3, #1
 80069c0:	e005      	b.n	80069ce <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80069c2:	893b      	ldrh	r3, [r7, #8]
 80069c4:	b2da      	uxtb	r2, r3
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80069cc:	2300      	movs	r3, #0
}
 80069ce:	4618      	mov	r0, r3
 80069d0:	3718      	adds	r7, #24
 80069d2:	46bd      	mov	sp, r7
 80069d4:	bd80      	pop	{r7, pc}
 80069d6:	bf00      	nop
 80069d8:	00010002 	.word	0x00010002

080069dc <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80069dc:	b580      	push	{r7, lr}
 80069de:	b088      	sub	sp, #32
 80069e0:	af02      	add	r7, sp, #8
 80069e2:	60f8      	str	r0, [r7, #12]
 80069e4:	4608      	mov	r0, r1
 80069e6:	4611      	mov	r1, r2
 80069e8:	461a      	mov	r2, r3
 80069ea:	4603      	mov	r3, r0
 80069ec:	817b      	strh	r3, [r7, #10]
 80069ee:	460b      	mov	r3, r1
 80069f0:	813b      	strh	r3, [r7, #8]
 80069f2:	4613      	mov	r3, r2
 80069f4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	681a      	ldr	r2, [r3, #0]
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006a04:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	681a      	ldr	r2, [r3, #0]
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006a14:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a18:	9300      	str	r3, [sp, #0]
 8006a1a:	6a3b      	ldr	r3, [r7, #32]
 8006a1c:	2200      	movs	r2, #0
 8006a1e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006a22:	68f8      	ldr	r0, [r7, #12]
 8006a24:	f000 f8c2 	bl	8006bac <I2C_WaitOnFlagUntilTimeout>
 8006a28:	4603      	mov	r3, r0
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d00d      	beq.n	8006a4a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a38:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006a3c:	d103      	bne.n	8006a46 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006a44:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006a46:	2303      	movs	r3, #3
 8006a48:	e0aa      	b.n	8006ba0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006a4a:	897b      	ldrh	r3, [r7, #10]
 8006a4c:	b2db      	uxtb	r3, r3
 8006a4e:	461a      	mov	r2, r3
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006a58:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006a5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a5c:	6a3a      	ldr	r2, [r7, #32]
 8006a5e:	4952      	ldr	r1, [pc, #328]	; (8006ba8 <I2C_RequestMemoryRead+0x1cc>)
 8006a60:	68f8      	ldr	r0, [r7, #12]
 8006a62:	f000 f8fa 	bl	8006c5a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006a66:	4603      	mov	r3, r0
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d001      	beq.n	8006a70 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006a6c:	2301      	movs	r3, #1
 8006a6e:	e097      	b.n	8006ba0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006a70:	2300      	movs	r3, #0
 8006a72:	617b      	str	r3, [r7, #20]
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	695b      	ldr	r3, [r3, #20]
 8006a7a:	617b      	str	r3, [r7, #20]
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	699b      	ldr	r3, [r3, #24]
 8006a82:	617b      	str	r3, [r7, #20]
 8006a84:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006a86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a88:	6a39      	ldr	r1, [r7, #32]
 8006a8a:	68f8      	ldr	r0, [r7, #12]
 8006a8c:	f000 f964 	bl	8006d58 <I2C_WaitOnTXEFlagUntilTimeout>
 8006a90:	4603      	mov	r3, r0
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d00d      	beq.n	8006ab2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a9a:	2b04      	cmp	r3, #4
 8006a9c:	d107      	bne.n	8006aae <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	681a      	ldr	r2, [r3, #0]
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006aac:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006aae:	2301      	movs	r3, #1
 8006ab0:	e076      	b.n	8006ba0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006ab2:	88fb      	ldrh	r3, [r7, #6]
 8006ab4:	2b01      	cmp	r3, #1
 8006ab6:	d105      	bne.n	8006ac4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006ab8:	893b      	ldrh	r3, [r7, #8]
 8006aba:	b2da      	uxtb	r2, r3
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	611a      	str	r2, [r3, #16]
 8006ac2:	e021      	b.n	8006b08 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006ac4:	893b      	ldrh	r3, [r7, #8]
 8006ac6:	0a1b      	lsrs	r3, r3, #8
 8006ac8:	b29b      	uxth	r3, r3
 8006aca:	b2da      	uxtb	r2, r3
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006ad2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ad4:	6a39      	ldr	r1, [r7, #32]
 8006ad6:	68f8      	ldr	r0, [r7, #12]
 8006ad8:	f000 f93e 	bl	8006d58 <I2C_WaitOnTXEFlagUntilTimeout>
 8006adc:	4603      	mov	r3, r0
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d00d      	beq.n	8006afe <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ae6:	2b04      	cmp	r3, #4
 8006ae8:	d107      	bne.n	8006afa <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	681a      	ldr	r2, [r3, #0]
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006af8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006afa:	2301      	movs	r3, #1
 8006afc:	e050      	b.n	8006ba0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006afe:	893b      	ldrh	r3, [r7, #8]
 8006b00:	b2da      	uxtb	r2, r3
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006b08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b0a:	6a39      	ldr	r1, [r7, #32]
 8006b0c:	68f8      	ldr	r0, [r7, #12]
 8006b0e:	f000 f923 	bl	8006d58 <I2C_WaitOnTXEFlagUntilTimeout>
 8006b12:	4603      	mov	r3, r0
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d00d      	beq.n	8006b34 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b1c:	2b04      	cmp	r3, #4
 8006b1e:	d107      	bne.n	8006b30 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	681a      	ldr	r2, [r3, #0]
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b2e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006b30:	2301      	movs	r3, #1
 8006b32:	e035      	b.n	8006ba0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	681a      	ldr	r2, [r3, #0]
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006b42:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b46:	9300      	str	r3, [sp, #0]
 8006b48:	6a3b      	ldr	r3, [r7, #32]
 8006b4a:	2200      	movs	r2, #0
 8006b4c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006b50:	68f8      	ldr	r0, [r7, #12]
 8006b52:	f000 f82b 	bl	8006bac <I2C_WaitOnFlagUntilTimeout>
 8006b56:	4603      	mov	r3, r0
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d00d      	beq.n	8006b78 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b66:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006b6a:	d103      	bne.n	8006b74 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006b72:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006b74:	2303      	movs	r3, #3
 8006b76:	e013      	b.n	8006ba0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006b78:	897b      	ldrh	r3, [r7, #10]
 8006b7a:	b2db      	uxtb	r3, r3
 8006b7c:	f043 0301 	orr.w	r3, r3, #1
 8006b80:	b2da      	uxtb	r2, r3
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006b88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b8a:	6a3a      	ldr	r2, [r7, #32]
 8006b8c:	4906      	ldr	r1, [pc, #24]	; (8006ba8 <I2C_RequestMemoryRead+0x1cc>)
 8006b8e:	68f8      	ldr	r0, [r7, #12]
 8006b90:	f000 f863 	bl	8006c5a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006b94:	4603      	mov	r3, r0
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d001      	beq.n	8006b9e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8006b9a:	2301      	movs	r3, #1
 8006b9c:	e000      	b.n	8006ba0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8006b9e:	2300      	movs	r3, #0
}
 8006ba0:	4618      	mov	r0, r3
 8006ba2:	3718      	adds	r7, #24
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	bd80      	pop	{r7, pc}
 8006ba8:	00010002 	.word	0x00010002

08006bac <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006bac:	b580      	push	{r7, lr}
 8006bae:	b084      	sub	sp, #16
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	60f8      	str	r0, [r7, #12]
 8006bb4:	60b9      	str	r1, [r7, #8]
 8006bb6:	603b      	str	r3, [r7, #0]
 8006bb8:	4613      	mov	r3, r2
 8006bba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006bbc:	e025      	b.n	8006c0a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006bbe:	683b      	ldr	r3, [r7, #0]
 8006bc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bc4:	d021      	beq.n	8006c0a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006bc6:	f7fe fd89 	bl	80056dc <HAL_GetTick>
 8006bca:	4602      	mov	r2, r0
 8006bcc:	69bb      	ldr	r3, [r7, #24]
 8006bce:	1ad3      	subs	r3, r2, r3
 8006bd0:	683a      	ldr	r2, [r7, #0]
 8006bd2:	429a      	cmp	r2, r3
 8006bd4:	d302      	bcc.n	8006bdc <I2C_WaitOnFlagUntilTimeout+0x30>
 8006bd6:	683b      	ldr	r3, [r7, #0]
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d116      	bne.n	8006c0a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	2200      	movs	r2, #0
 8006be0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	2220      	movs	r2, #32
 8006be6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	2200      	movs	r2, #0
 8006bee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bf6:	f043 0220 	orr.w	r2, r3, #32
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	2200      	movs	r2, #0
 8006c02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006c06:	2301      	movs	r3, #1
 8006c08:	e023      	b.n	8006c52 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006c0a:	68bb      	ldr	r3, [r7, #8]
 8006c0c:	0c1b      	lsrs	r3, r3, #16
 8006c0e:	b2db      	uxtb	r3, r3
 8006c10:	2b01      	cmp	r3, #1
 8006c12:	d10d      	bne.n	8006c30 <I2C_WaitOnFlagUntilTimeout+0x84>
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	695b      	ldr	r3, [r3, #20]
 8006c1a:	43da      	mvns	r2, r3
 8006c1c:	68bb      	ldr	r3, [r7, #8]
 8006c1e:	4013      	ands	r3, r2
 8006c20:	b29b      	uxth	r3, r3
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	bf0c      	ite	eq
 8006c26:	2301      	moveq	r3, #1
 8006c28:	2300      	movne	r3, #0
 8006c2a:	b2db      	uxtb	r3, r3
 8006c2c:	461a      	mov	r2, r3
 8006c2e:	e00c      	b.n	8006c4a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	699b      	ldr	r3, [r3, #24]
 8006c36:	43da      	mvns	r2, r3
 8006c38:	68bb      	ldr	r3, [r7, #8]
 8006c3a:	4013      	ands	r3, r2
 8006c3c:	b29b      	uxth	r3, r3
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	bf0c      	ite	eq
 8006c42:	2301      	moveq	r3, #1
 8006c44:	2300      	movne	r3, #0
 8006c46:	b2db      	uxtb	r3, r3
 8006c48:	461a      	mov	r2, r3
 8006c4a:	79fb      	ldrb	r3, [r7, #7]
 8006c4c:	429a      	cmp	r2, r3
 8006c4e:	d0b6      	beq.n	8006bbe <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006c50:	2300      	movs	r3, #0
}
 8006c52:	4618      	mov	r0, r3
 8006c54:	3710      	adds	r7, #16
 8006c56:	46bd      	mov	sp, r7
 8006c58:	bd80      	pop	{r7, pc}

08006c5a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006c5a:	b580      	push	{r7, lr}
 8006c5c:	b084      	sub	sp, #16
 8006c5e:	af00      	add	r7, sp, #0
 8006c60:	60f8      	str	r0, [r7, #12]
 8006c62:	60b9      	str	r1, [r7, #8]
 8006c64:	607a      	str	r2, [r7, #4]
 8006c66:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006c68:	e051      	b.n	8006d0e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	695b      	ldr	r3, [r3, #20]
 8006c70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006c74:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c78:	d123      	bne.n	8006cc2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	681a      	ldr	r2, [r3, #0]
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c88:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006c92:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	2200      	movs	r2, #0
 8006c98:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	2220      	movs	r2, #32
 8006c9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cae:	f043 0204 	orr.w	r2, r3, #4
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	2200      	movs	r2, #0
 8006cba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006cbe:	2301      	movs	r3, #1
 8006cc0:	e046      	b.n	8006d50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cc8:	d021      	beq.n	8006d0e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006cca:	f7fe fd07 	bl	80056dc <HAL_GetTick>
 8006cce:	4602      	mov	r2, r0
 8006cd0:	683b      	ldr	r3, [r7, #0]
 8006cd2:	1ad3      	subs	r3, r2, r3
 8006cd4:	687a      	ldr	r2, [r7, #4]
 8006cd6:	429a      	cmp	r2, r3
 8006cd8:	d302      	bcc.n	8006ce0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d116      	bne.n	8006d0e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	2220      	movs	r2, #32
 8006cea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	2200      	movs	r2, #0
 8006cf2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cfa:	f043 0220 	orr.w	r2, r3, #32
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	2200      	movs	r2, #0
 8006d06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006d0a:	2301      	movs	r3, #1
 8006d0c:	e020      	b.n	8006d50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006d0e:	68bb      	ldr	r3, [r7, #8]
 8006d10:	0c1b      	lsrs	r3, r3, #16
 8006d12:	b2db      	uxtb	r3, r3
 8006d14:	2b01      	cmp	r3, #1
 8006d16:	d10c      	bne.n	8006d32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	695b      	ldr	r3, [r3, #20]
 8006d1e:	43da      	mvns	r2, r3
 8006d20:	68bb      	ldr	r3, [r7, #8]
 8006d22:	4013      	ands	r3, r2
 8006d24:	b29b      	uxth	r3, r3
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	bf14      	ite	ne
 8006d2a:	2301      	movne	r3, #1
 8006d2c:	2300      	moveq	r3, #0
 8006d2e:	b2db      	uxtb	r3, r3
 8006d30:	e00b      	b.n	8006d4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	699b      	ldr	r3, [r3, #24]
 8006d38:	43da      	mvns	r2, r3
 8006d3a:	68bb      	ldr	r3, [r7, #8]
 8006d3c:	4013      	ands	r3, r2
 8006d3e:	b29b      	uxth	r3, r3
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	bf14      	ite	ne
 8006d44:	2301      	movne	r3, #1
 8006d46:	2300      	moveq	r3, #0
 8006d48:	b2db      	uxtb	r3, r3
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d18d      	bne.n	8006c6a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8006d4e:	2300      	movs	r3, #0
}
 8006d50:	4618      	mov	r0, r3
 8006d52:	3710      	adds	r7, #16
 8006d54:	46bd      	mov	sp, r7
 8006d56:	bd80      	pop	{r7, pc}

08006d58 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006d58:	b580      	push	{r7, lr}
 8006d5a:	b084      	sub	sp, #16
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	60f8      	str	r0, [r7, #12]
 8006d60:	60b9      	str	r1, [r7, #8]
 8006d62:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006d64:	e02d      	b.n	8006dc2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006d66:	68f8      	ldr	r0, [r7, #12]
 8006d68:	f000 f8ce 	bl	8006f08 <I2C_IsAcknowledgeFailed>
 8006d6c:	4603      	mov	r3, r0
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d001      	beq.n	8006d76 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006d72:	2301      	movs	r3, #1
 8006d74:	e02d      	b.n	8006dd2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006d76:	68bb      	ldr	r3, [r7, #8]
 8006d78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d7c:	d021      	beq.n	8006dc2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006d7e:	f7fe fcad 	bl	80056dc <HAL_GetTick>
 8006d82:	4602      	mov	r2, r0
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	1ad3      	subs	r3, r2, r3
 8006d88:	68ba      	ldr	r2, [r7, #8]
 8006d8a:	429a      	cmp	r2, r3
 8006d8c:	d302      	bcc.n	8006d94 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006d8e:	68bb      	ldr	r3, [r7, #8]
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d116      	bne.n	8006dc2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	2200      	movs	r2, #0
 8006d98:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	2220      	movs	r2, #32
 8006d9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	2200      	movs	r2, #0
 8006da6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dae:	f043 0220 	orr.w	r2, r3, #32
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	2200      	movs	r2, #0
 8006dba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006dbe:	2301      	movs	r3, #1
 8006dc0:	e007      	b.n	8006dd2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	695b      	ldr	r3, [r3, #20]
 8006dc8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006dcc:	2b80      	cmp	r3, #128	; 0x80
 8006dce:	d1ca      	bne.n	8006d66 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006dd0:	2300      	movs	r3, #0
}
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	3710      	adds	r7, #16
 8006dd6:	46bd      	mov	sp, r7
 8006dd8:	bd80      	pop	{r7, pc}

08006dda <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006dda:	b580      	push	{r7, lr}
 8006ddc:	b084      	sub	sp, #16
 8006dde:	af00      	add	r7, sp, #0
 8006de0:	60f8      	str	r0, [r7, #12]
 8006de2:	60b9      	str	r1, [r7, #8]
 8006de4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006de6:	e02d      	b.n	8006e44 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006de8:	68f8      	ldr	r0, [r7, #12]
 8006dea:	f000 f88d 	bl	8006f08 <I2C_IsAcknowledgeFailed>
 8006dee:	4603      	mov	r3, r0
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d001      	beq.n	8006df8 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006df4:	2301      	movs	r3, #1
 8006df6:	e02d      	b.n	8006e54 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006df8:	68bb      	ldr	r3, [r7, #8]
 8006dfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dfe:	d021      	beq.n	8006e44 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006e00:	f7fe fc6c 	bl	80056dc <HAL_GetTick>
 8006e04:	4602      	mov	r2, r0
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	1ad3      	subs	r3, r2, r3
 8006e0a:	68ba      	ldr	r2, [r7, #8]
 8006e0c:	429a      	cmp	r2, r3
 8006e0e:	d302      	bcc.n	8006e16 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006e10:	68bb      	ldr	r3, [r7, #8]
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d116      	bne.n	8006e44 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	2200      	movs	r2, #0
 8006e1a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	2220      	movs	r2, #32
 8006e20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	2200      	movs	r2, #0
 8006e28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e30:	f043 0220 	orr.w	r2, r3, #32
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	2200      	movs	r2, #0
 8006e3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006e40:	2301      	movs	r3, #1
 8006e42:	e007      	b.n	8006e54 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	695b      	ldr	r3, [r3, #20]
 8006e4a:	f003 0304 	and.w	r3, r3, #4
 8006e4e:	2b04      	cmp	r3, #4
 8006e50:	d1ca      	bne.n	8006de8 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006e52:	2300      	movs	r3, #0
}
 8006e54:	4618      	mov	r0, r3
 8006e56:	3710      	adds	r7, #16
 8006e58:	46bd      	mov	sp, r7
 8006e5a:	bd80      	pop	{r7, pc}

08006e5c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006e5c:	b580      	push	{r7, lr}
 8006e5e:	b084      	sub	sp, #16
 8006e60:	af00      	add	r7, sp, #0
 8006e62:	60f8      	str	r0, [r7, #12]
 8006e64:	60b9      	str	r1, [r7, #8]
 8006e66:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006e68:	e042      	b.n	8006ef0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	695b      	ldr	r3, [r3, #20]
 8006e70:	f003 0310 	and.w	r3, r3, #16
 8006e74:	2b10      	cmp	r3, #16
 8006e76:	d119      	bne.n	8006eac <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	f06f 0210 	mvn.w	r2, #16
 8006e80:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	2200      	movs	r2, #0
 8006e86:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	2220      	movs	r2, #32
 8006e8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	2200      	movs	r2, #0
 8006e94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006ea8:	2301      	movs	r3, #1
 8006eaa:	e029      	b.n	8006f00 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006eac:	f7fe fc16 	bl	80056dc <HAL_GetTick>
 8006eb0:	4602      	mov	r2, r0
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	1ad3      	subs	r3, r2, r3
 8006eb6:	68ba      	ldr	r2, [r7, #8]
 8006eb8:	429a      	cmp	r2, r3
 8006eba:	d302      	bcc.n	8006ec2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006ebc:	68bb      	ldr	r3, [r7, #8]
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d116      	bne.n	8006ef0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	2200      	movs	r2, #0
 8006ec6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	2220      	movs	r2, #32
 8006ecc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	2200      	movs	r2, #0
 8006ed4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006edc:	f043 0220 	orr.w	r2, r3, #32
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006eec:	2301      	movs	r3, #1
 8006eee:	e007      	b.n	8006f00 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	695b      	ldr	r3, [r3, #20]
 8006ef6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006efa:	2b40      	cmp	r3, #64	; 0x40
 8006efc:	d1b5      	bne.n	8006e6a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006efe:	2300      	movs	r3, #0
}
 8006f00:	4618      	mov	r0, r3
 8006f02:	3710      	adds	r7, #16
 8006f04:	46bd      	mov	sp, r7
 8006f06:	bd80      	pop	{r7, pc}

08006f08 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006f08:	b480      	push	{r7}
 8006f0a:	b083      	sub	sp, #12
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	695b      	ldr	r3, [r3, #20]
 8006f16:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006f1a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006f1e:	d11b      	bne.n	8006f58 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006f28:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2220      	movs	r2, #32
 8006f34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2200      	movs	r2, #0
 8006f3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f44:	f043 0204 	orr.w	r2, r3, #4
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	2200      	movs	r2, #0
 8006f50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006f54:	2301      	movs	r3, #1
 8006f56:	e000      	b.n	8006f5a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006f58:	2300      	movs	r3, #0
}
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	370c      	adds	r7, #12
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f64:	4770      	bx	lr
	...

08006f68 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006f68:	b580      	push	{r7, lr}
 8006f6a:	b086      	sub	sp, #24
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d101      	bne.n	8006f7a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006f76:	2301      	movs	r3, #1
 8006f78:	e267      	b.n	800744a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	f003 0301 	and.w	r3, r3, #1
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d075      	beq.n	8007072 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006f86:	4b88      	ldr	r3, [pc, #544]	; (80071a8 <HAL_RCC_OscConfig+0x240>)
 8006f88:	689b      	ldr	r3, [r3, #8]
 8006f8a:	f003 030c 	and.w	r3, r3, #12
 8006f8e:	2b04      	cmp	r3, #4
 8006f90:	d00c      	beq.n	8006fac <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006f92:	4b85      	ldr	r3, [pc, #532]	; (80071a8 <HAL_RCC_OscConfig+0x240>)
 8006f94:	689b      	ldr	r3, [r3, #8]
 8006f96:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006f9a:	2b08      	cmp	r3, #8
 8006f9c:	d112      	bne.n	8006fc4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006f9e:	4b82      	ldr	r3, [pc, #520]	; (80071a8 <HAL_RCC_OscConfig+0x240>)
 8006fa0:	685b      	ldr	r3, [r3, #4]
 8006fa2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006fa6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006faa:	d10b      	bne.n	8006fc4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006fac:	4b7e      	ldr	r3, [pc, #504]	; (80071a8 <HAL_RCC_OscConfig+0x240>)
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d05b      	beq.n	8007070 <HAL_RCC_OscConfig+0x108>
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	685b      	ldr	r3, [r3, #4]
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d157      	bne.n	8007070 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006fc0:	2301      	movs	r3, #1
 8006fc2:	e242      	b.n	800744a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	685b      	ldr	r3, [r3, #4]
 8006fc8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006fcc:	d106      	bne.n	8006fdc <HAL_RCC_OscConfig+0x74>
 8006fce:	4b76      	ldr	r3, [pc, #472]	; (80071a8 <HAL_RCC_OscConfig+0x240>)
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	4a75      	ldr	r2, [pc, #468]	; (80071a8 <HAL_RCC_OscConfig+0x240>)
 8006fd4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006fd8:	6013      	str	r3, [r2, #0]
 8006fda:	e01d      	b.n	8007018 <HAL_RCC_OscConfig+0xb0>
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	685b      	ldr	r3, [r3, #4]
 8006fe0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006fe4:	d10c      	bne.n	8007000 <HAL_RCC_OscConfig+0x98>
 8006fe6:	4b70      	ldr	r3, [pc, #448]	; (80071a8 <HAL_RCC_OscConfig+0x240>)
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	4a6f      	ldr	r2, [pc, #444]	; (80071a8 <HAL_RCC_OscConfig+0x240>)
 8006fec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006ff0:	6013      	str	r3, [r2, #0]
 8006ff2:	4b6d      	ldr	r3, [pc, #436]	; (80071a8 <HAL_RCC_OscConfig+0x240>)
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	4a6c      	ldr	r2, [pc, #432]	; (80071a8 <HAL_RCC_OscConfig+0x240>)
 8006ff8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006ffc:	6013      	str	r3, [r2, #0]
 8006ffe:	e00b      	b.n	8007018 <HAL_RCC_OscConfig+0xb0>
 8007000:	4b69      	ldr	r3, [pc, #420]	; (80071a8 <HAL_RCC_OscConfig+0x240>)
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	4a68      	ldr	r2, [pc, #416]	; (80071a8 <HAL_RCC_OscConfig+0x240>)
 8007006:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800700a:	6013      	str	r3, [r2, #0]
 800700c:	4b66      	ldr	r3, [pc, #408]	; (80071a8 <HAL_RCC_OscConfig+0x240>)
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	4a65      	ldr	r2, [pc, #404]	; (80071a8 <HAL_RCC_OscConfig+0x240>)
 8007012:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007016:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	685b      	ldr	r3, [r3, #4]
 800701c:	2b00      	cmp	r3, #0
 800701e:	d013      	beq.n	8007048 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007020:	f7fe fb5c 	bl	80056dc <HAL_GetTick>
 8007024:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007026:	e008      	b.n	800703a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007028:	f7fe fb58 	bl	80056dc <HAL_GetTick>
 800702c:	4602      	mov	r2, r0
 800702e:	693b      	ldr	r3, [r7, #16]
 8007030:	1ad3      	subs	r3, r2, r3
 8007032:	2b64      	cmp	r3, #100	; 0x64
 8007034:	d901      	bls.n	800703a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007036:	2303      	movs	r3, #3
 8007038:	e207      	b.n	800744a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800703a:	4b5b      	ldr	r3, [pc, #364]	; (80071a8 <HAL_RCC_OscConfig+0x240>)
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007042:	2b00      	cmp	r3, #0
 8007044:	d0f0      	beq.n	8007028 <HAL_RCC_OscConfig+0xc0>
 8007046:	e014      	b.n	8007072 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007048:	f7fe fb48 	bl	80056dc <HAL_GetTick>
 800704c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800704e:	e008      	b.n	8007062 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007050:	f7fe fb44 	bl	80056dc <HAL_GetTick>
 8007054:	4602      	mov	r2, r0
 8007056:	693b      	ldr	r3, [r7, #16]
 8007058:	1ad3      	subs	r3, r2, r3
 800705a:	2b64      	cmp	r3, #100	; 0x64
 800705c:	d901      	bls.n	8007062 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800705e:	2303      	movs	r3, #3
 8007060:	e1f3      	b.n	800744a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007062:	4b51      	ldr	r3, [pc, #324]	; (80071a8 <HAL_RCC_OscConfig+0x240>)
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800706a:	2b00      	cmp	r3, #0
 800706c:	d1f0      	bne.n	8007050 <HAL_RCC_OscConfig+0xe8>
 800706e:	e000      	b.n	8007072 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007070:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	f003 0302 	and.w	r3, r3, #2
 800707a:	2b00      	cmp	r3, #0
 800707c:	d063      	beq.n	8007146 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800707e:	4b4a      	ldr	r3, [pc, #296]	; (80071a8 <HAL_RCC_OscConfig+0x240>)
 8007080:	689b      	ldr	r3, [r3, #8]
 8007082:	f003 030c 	and.w	r3, r3, #12
 8007086:	2b00      	cmp	r3, #0
 8007088:	d00b      	beq.n	80070a2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800708a:	4b47      	ldr	r3, [pc, #284]	; (80071a8 <HAL_RCC_OscConfig+0x240>)
 800708c:	689b      	ldr	r3, [r3, #8]
 800708e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007092:	2b08      	cmp	r3, #8
 8007094:	d11c      	bne.n	80070d0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007096:	4b44      	ldr	r3, [pc, #272]	; (80071a8 <HAL_RCC_OscConfig+0x240>)
 8007098:	685b      	ldr	r3, [r3, #4]
 800709a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d116      	bne.n	80070d0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80070a2:	4b41      	ldr	r3, [pc, #260]	; (80071a8 <HAL_RCC_OscConfig+0x240>)
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	f003 0302 	and.w	r3, r3, #2
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d005      	beq.n	80070ba <HAL_RCC_OscConfig+0x152>
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	68db      	ldr	r3, [r3, #12]
 80070b2:	2b01      	cmp	r3, #1
 80070b4:	d001      	beq.n	80070ba <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80070b6:	2301      	movs	r3, #1
 80070b8:	e1c7      	b.n	800744a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80070ba:	4b3b      	ldr	r3, [pc, #236]	; (80071a8 <HAL_RCC_OscConfig+0x240>)
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	691b      	ldr	r3, [r3, #16]
 80070c6:	00db      	lsls	r3, r3, #3
 80070c8:	4937      	ldr	r1, [pc, #220]	; (80071a8 <HAL_RCC_OscConfig+0x240>)
 80070ca:	4313      	orrs	r3, r2
 80070cc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80070ce:	e03a      	b.n	8007146 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	68db      	ldr	r3, [r3, #12]
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d020      	beq.n	800711a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80070d8:	4b34      	ldr	r3, [pc, #208]	; (80071ac <HAL_RCC_OscConfig+0x244>)
 80070da:	2201      	movs	r2, #1
 80070dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070de:	f7fe fafd 	bl	80056dc <HAL_GetTick>
 80070e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80070e4:	e008      	b.n	80070f8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80070e6:	f7fe faf9 	bl	80056dc <HAL_GetTick>
 80070ea:	4602      	mov	r2, r0
 80070ec:	693b      	ldr	r3, [r7, #16]
 80070ee:	1ad3      	subs	r3, r2, r3
 80070f0:	2b02      	cmp	r3, #2
 80070f2:	d901      	bls.n	80070f8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80070f4:	2303      	movs	r3, #3
 80070f6:	e1a8      	b.n	800744a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80070f8:	4b2b      	ldr	r3, [pc, #172]	; (80071a8 <HAL_RCC_OscConfig+0x240>)
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	f003 0302 	and.w	r3, r3, #2
 8007100:	2b00      	cmp	r3, #0
 8007102:	d0f0      	beq.n	80070e6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007104:	4b28      	ldr	r3, [pc, #160]	; (80071a8 <HAL_RCC_OscConfig+0x240>)
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	691b      	ldr	r3, [r3, #16]
 8007110:	00db      	lsls	r3, r3, #3
 8007112:	4925      	ldr	r1, [pc, #148]	; (80071a8 <HAL_RCC_OscConfig+0x240>)
 8007114:	4313      	orrs	r3, r2
 8007116:	600b      	str	r3, [r1, #0]
 8007118:	e015      	b.n	8007146 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800711a:	4b24      	ldr	r3, [pc, #144]	; (80071ac <HAL_RCC_OscConfig+0x244>)
 800711c:	2200      	movs	r2, #0
 800711e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007120:	f7fe fadc 	bl	80056dc <HAL_GetTick>
 8007124:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007126:	e008      	b.n	800713a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007128:	f7fe fad8 	bl	80056dc <HAL_GetTick>
 800712c:	4602      	mov	r2, r0
 800712e:	693b      	ldr	r3, [r7, #16]
 8007130:	1ad3      	subs	r3, r2, r3
 8007132:	2b02      	cmp	r3, #2
 8007134:	d901      	bls.n	800713a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007136:	2303      	movs	r3, #3
 8007138:	e187      	b.n	800744a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800713a:	4b1b      	ldr	r3, [pc, #108]	; (80071a8 <HAL_RCC_OscConfig+0x240>)
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	f003 0302 	and.w	r3, r3, #2
 8007142:	2b00      	cmp	r3, #0
 8007144:	d1f0      	bne.n	8007128 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	f003 0308 	and.w	r3, r3, #8
 800714e:	2b00      	cmp	r3, #0
 8007150:	d036      	beq.n	80071c0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	695b      	ldr	r3, [r3, #20]
 8007156:	2b00      	cmp	r3, #0
 8007158:	d016      	beq.n	8007188 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800715a:	4b15      	ldr	r3, [pc, #84]	; (80071b0 <HAL_RCC_OscConfig+0x248>)
 800715c:	2201      	movs	r2, #1
 800715e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007160:	f7fe fabc 	bl	80056dc <HAL_GetTick>
 8007164:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007166:	e008      	b.n	800717a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007168:	f7fe fab8 	bl	80056dc <HAL_GetTick>
 800716c:	4602      	mov	r2, r0
 800716e:	693b      	ldr	r3, [r7, #16]
 8007170:	1ad3      	subs	r3, r2, r3
 8007172:	2b02      	cmp	r3, #2
 8007174:	d901      	bls.n	800717a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007176:	2303      	movs	r3, #3
 8007178:	e167      	b.n	800744a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800717a:	4b0b      	ldr	r3, [pc, #44]	; (80071a8 <HAL_RCC_OscConfig+0x240>)
 800717c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800717e:	f003 0302 	and.w	r3, r3, #2
 8007182:	2b00      	cmp	r3, #0
 8007184:	d0f0      	beq.n	8007168 <HAL_RCC_OscConfig+0x200>
 8007186:	e01b      	b.n	80071c0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007188:	4b09      	ldr	r3, [pc, #36]	; (80071b0 <HAL_RCC_OscConfig+0x248>)
 800718a:	2200      	movs	r2, #0
 800718c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800718e:	f7fe faa5 	bl	80056dc <HAL_GetTick>
 8007192:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007194:	e00e      	b.n	80071b4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007196:	f7fe faa1 	bl	80056dc <HAL_GetTick>
 800719a:	4602      	mov	r2, r0
 800719c:	693b      	ldr	r3, [r7, #16]
 800719e:	1ad3      	subs	r3, r2, r3
 80071a0:	2b02      	cmp	r3, #2
 80071a2:	d907      	bls.n	80071b4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80071a4:	2303      	movs	r3, #3
 80071a6:	e150      	b.n	800744a <HAL_RCC_OscConfig+0x4e2>
 80071a8:	40023800 	.word	0x40023800
 80071ac:	42470000 	.word	0x42470000
 80071b0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80071b4:	4b88      	ldr	r3, [pc, #544]	; (80073d8 <HAL_RCC_OscConfig+0x470>)
 80071b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80071b8:	f003 0302 	and.w	r3, r3, #2
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d1ea      	bne.n	8007196 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	f003 0304 	and.w	r3, r3, #4
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	f000 8097 	beq.w	80072fc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80071ce:	2300      	movs	r3, #0
 80071d0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80071d2:	4b81      	ldr	r3, [pc, #516]	; (80073d8 <HAL_RCC_OscConfig+0x470>)
 80071d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d10f      	bne.n	80071fe <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80071de:	2300      	movs	r3, #0
 80071e0:	60bb      	str	r3, [r7, #8]
 80071e2:	4b7d      	ldr	r3, [pc, #500]	; (80073d8 <HAL_RCC_OscConfig+0x470>)
 80071e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071e6:	4a7c      	ldr	r2, [pc, #496]	; (80073d8 <HAL_RCC_OscConfig+0x470>)
 80071e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80071ec:	6413      	str	r3, [r2, #64]	; 0x40
 80071ee:	4b7a      	ldr	r3, [pc, #488]	; (80073d8 <HAL_RCC_OscConfig+0x470>)
 80071f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80071f6:	60bb      	str	r3, [r7, #8]
 80071f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80071fa:	2301      	movs	r3, #1
 80071fc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80071fe:	4b77      	ldr	r3, [pc, #476]	; (80073dc <HAL_RCC_OscConfig+0x474>)
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007206:	2b00      	cmp	r3, #0
 8007208:	d118      	bne.n	800723c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800720a:	4b74      	ldr	r3, [pc, #464]	; (80073dc <HAL_RCC_OscConfig+0x474>)
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	4a73      	ldr	r2, [pc, #460]	; (80073dc <HAL_RCC_OscConfig+0x474>)
 8007210:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007214:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007216:	f7fe fa61 	bl	80056dc <HAL_GetTick>
 800721a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800721c:	e008      	b.n	8007230 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800721e:	f7fe fa5d 	bl	80056dc <HAL_GetTick>
 8007222:	4602      	mov	r2, r0
 8007224:	693b      	ldr	r3, [r7, #16]
 8007226:	1ad3      	subs	r3, r2, r3
 8007228:	2b02      	cmp	r3, #2
 800722a:	d901      	bls.n	8007230 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800722c:	2303      	movs	r3, #3
 800722e:	e10c      	b.n	800744a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007230:	4b6a      	ldr	r3, [pc, #424]	; (80073dc <HAL_RCC_OscConfig+0x474>)
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007238:	2b00      	cmp	r3, #0
 800723a:	d0f0      	beq.n	800721e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	689b      	ldr	r3, [r3, #8]
 8007240:	2b01      	cmp	r3, #1
 8007242:	d106      	bne.n	8007252 <HAL_RCC_OscConfig+0x2ea>
 8007244:	4b64      	ldr	r3, [pc, #400]	; (80073d8 <HAL_RCC_OscConfig+0x470>)
 8007246:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007248:	4a63      	ldr	r2, [pc, #396]	; (80073d8 <HAL_RCC_OscConfig+0x470>)
 800724a:	f043 0301 	orr.w	r3, r3, #1
 800724e:	6713      	str	r3, [r2, #112]	; 0x70
 8007250:	e01c      	b.n	800728c <HAL_RCC_OscConfig+0x324>
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	689b      	ldr	r3, [r3, #8]
 8007256:	2b05      	cmp	r3, #5
 8007258:	d10c      	bne.n	8007274 <HAL_RCC_OscConfig+0x30c>
 800725a:	4b5f      	ldr	r3, [pc, #380]	; (80073d8 <HAL_RCC_OscConfig+0x470>)
 800725c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800725e:	4a5e      	ldr	r2, [pc, #376]	; (80073d8 <HAL_RCC_OscConfig+0x470>)
 8007260:	f043 0304 	orr.w	r3, r3, #4
 8007264:	6713      	str	r3, [r2, #112]	; 0x70
 8007266:	4b5c      	ldr	r3, [pc, #368]	; (80073d8 <HAL_RCC_OscConfig+0x470>)
 8007268:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800726a:	4a5b      	ldr	r2, [pc, #364]	; (80073d8 <HAL_RCC_OscConfig+0x470>)
 800726c:	f043 0301 	orr.w	r3, r3, #1
 8007270:	6713      	str	r3, [r2, #112]	; 0x70
 8007272:	e00b      	b.n	800728c <HAL_RCC_OscConfig+0x324>
 8007274:	4b58      	ldr	r3, [pc, #352]	; (80073d8 <HAL_RCC_OscConfig+0x470>)
 8007276:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007278:	4a57      	ldr	r2, [pc, #348]	; (80073d8 <HAL_RCC_OscConfig+0x470>)
 800727a:	f023 0301 	bic.w	r3, r3, #1
 800727e:	6713      	str	r3, [r2, #112]	; 0x70
 8007280:	4b55      	ldr	r3, [pc, #340]	; (80073d8 <HAL_RCC_OscConfig+0x470>)
 8007282:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007284:	4a54      	ldr	r2, [pc, #336]	; (80073d8 <HAL_RCC_OscConfig+0x470>)
 8007286:	f023 0304 	bic.w	r3, r3, #4
 800728a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	689b      	ldr	r3, [r3, #8]
 8007290:	2b00      	cmp	r3, #0
 8007292:	d015      	beq.n	80072c0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007294:	f7fe fa22 	bl	80056dc <HAL_GetTick>
 8007298:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800729a:	e00a      	b.n	80072b2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800729c:	f7fe fa1e 	bl	80056dc <HAL_GetTick>
 80072a0:	4602      	mov	r2, r0
 80072a2:	693b      	ldr	r3, [r7, #16]
 80072a4:	1ad3      	subs	r3, r2, r3
 80072a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80072aa:	4293      	cmp	r3, r2
 80072ac:	d901      	bls.n	80072b2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80072ae:	2303      	movs	r3, #3
 80072b0:	e0cb      	b.n	800744a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80072b2:	4b49      	ldr	r3, [pc, #292]	; (80073d8 <HAL_RCC_OscConfig+0x470>)
 80072b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072b6:	f003 0302 	and.w	r3, r3, #2
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d0ee      	beq.n	800729c <HAL_RCC_OscConfig+0x334>
 80072be:	e014      	b.n	80072ea <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80072c0:	f7fe fa0c 	bl	80056dc <HAL_GetTick>
 80072c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80072c6:	e00a      	b.n	80072de <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80072c8:	f7fe fa08 	bl	80056dc <HAL_GetTick>
 80072cc:	4602      	mov	r2, r0
 80072ce:	693b      	ldr	r3, [r7, #16]
 80072d0:	1ad3      	subs	r3, r2, r3
 80072d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80072d6:	4293      	cmp	r3, r2
 80072d8:	d901      	bls.n	80072de <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80072da:	2303      	movs	r3, #3
 80072dc:	e0b5      	b.n	800744a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80072de:	4b3e      	ldr	r3, [pc, #248]	; (80073d8 <HAL_RCC_OscConfig+0x470>)
 80072e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072e2:	f003 0302 	and.w	r3, r3, #2
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d1ee      	bne.n	80072c8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80072ea:	7dfb      	ldrb	r3, [r7, #23]
 80072ec:	2b01      	cmp	r3, #1
 80072ee:	d105      	bne.n	80072fc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80072f0:	4b39      	ldr	r3, [pc, #228]	; (80073d8 <HAL_RCC_OscConfig+0x470>)
 80072f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072f4:	4a38      	ldr	r2, [pc, #224]	; (80073d8 <HAL_RCC_OscConfig+0x470>)
 80072f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80072fa:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	699b      	ldr	r3, [r3, #24]
 8007300:	2b00      	cmp	r3, #0
 8007302:	f000 80a1 	beq.w	8007448 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007306:	4b34      	ldr	r3, [pc, #208]	; (80073d8 <HAL_RCC_OscConfig+0x470>)
 8007308:	689b      	ldr	r3, [r3, #8]
 800730a:	f003 030c 	and.w	r3, r3, #12
 800730e:	2b08      	cmp	r3, #8
 8007310:	d05c      	beq.n	80073cc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	699b      	ldr	r3, [r3, #24]
 8007316:	2b02      	cmp	r3, #2
 8007318:	d141      	bne.n	800739e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800731a:	4b31      	ldr	r3, [pc, #196]	; (80073e0 <HAL_RCC_OscConfig+0x478>)
 800731c:	2200      	movs	r2, #0
 800731e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007320:	f7fe f9dc 	bl	80056dc <HAL_GetTick>
 8007324:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007326:	e008      	b.n	800733a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007328:	f7fe f9d8 	bl	80056dc <HAL_GetTick>
 800732c:	4602      	mov	r2, r0
 800732e:	693b      	ldr	r3, [r7, #16]
 8007330:	1ad3      	subs	r3, r2, r3
 8007332:	2b02      	cmp	r3, #2
 8007334:	d901      	bls.n	800733a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007336:	2303      	movs	r3, #3
 8007338:	e087      	b.n	800744a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800733a:	4b27      	ldr	r3, [pc, #156]	; (80073d8 <HAL_RCC_OscConfig+0x470>)
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007342:	2b00      	cmp	r3, #0
 8007344:	d1f0      	bne.n	8007328 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	69da      	ldr	r2, [r3, #28]
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	6a1b      	ldr	r3, [r3, #32]
 800734e:	431a      	orrs	r2, r3
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007354:	019b      	lsls	r3, r3, #6
 8007356:	431a      	orrs	r2, r3
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800735c:	085b      	lsrs	r3, r3, #1
 800735e:	3b01      	subs	r3, #1
 8007360:	041b      	lsls	r3, r3, #16
 8007362:	431a      	orrs	r2, r3
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007368:	061b      	lsls	r3, r3, #24
 800736a:	491b      	ldr	r1, [pc, #108]	; (80073d8 <HAL_RCC_OscConfig+0x470>)
 800736c:	4313      	orrs	r3, r2
 800736e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007370:	4b1b      	ldr	r3, [pc, #108]	; (80073e0 <HAL_RCC_OscConfig+0x478>)
 8007372:	2201      	movs	r2, #1
 8007374:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007376:	f7fe f9b1 	bl	80056dc <HAL_GetTick>
 800737a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800737c:	e008      	b.n	8007390 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800737e:	f7fe f9ad 	bl	80056dc <HAL_GetTick>
 8007382:	4602      	mov	r2, r0
 8007384:	693b      	ldr	r3, [r7, #16]
 8007386:	1ad3      	subs	r3, r2, r3
 8007388:	2b02      	cmp	r3, #2
 800738a:	d901      	bls.n	8007390 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800738c:	2303      	movs	r3, #3
 800738e:	e05c      	b.n	800744a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007390:	4b11      	ldr	r3, [pc, #68]	; (80073d8 <HAL_RCC_OscConfig+0x470>)
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007398:	2b00      	cmp	r3, #0
 800739a:	d0f0      	beq.n	800737e <HAL_RCC_OscConfig+0x416>
 800739c:	e054      	b.n	8007448 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800739e:	4b10      	ldr	r3, [pc, #64]	; (80073e0 <HAL_RCC_OscConfig+0x478>)
 80073a0:	2200      	movs	r2, #0
 80073a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80073a4:	f7fe f99a 	bl	80056dc <HAL_GetTick>
 80073a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80073aa:	e008      	b.n	80073be <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80073ac:	f7fe f996 	bl	80056dc <HAL_GetTick>
 80073b0:	4602      	mov	r2, r0
 80073b2:	693b      	ldr	r3, [r7, #16]
 80073b4:	1ad3      	subs	r3, r2, r3
 80073b6:	2b02      	cmp	r3, #2
 80073b8:	d901      	bls.n	80073be <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80073ba:	2303      	movs	r3, #3
 80073bc:	e045      	b.n	800744a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80073be:	4b06      	ldr	r3, [pc, #24]	; (80073d8 <HAL_RCC_OscConfig+0x470>)
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d1f0      	bne.n	80073ac <HAL_RCC_OscConfig+0x444>
 80073ca:	e03d      	b.n	8007448 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	699b      	ldr	r3, [r3, #24]
 80073d0:	2b01      	cmp	r3, #1
 80073d2:	d107      	bne.n	80073e4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80073d4:	2301      	movs	r3, #1
 80073d6:	e038      	b.n	800744a <HAL_RCC_OscConfig+0x4e2>
 80073d8:	40023800 	.word	0x40023800
 80073dc:	40007000 	.word	0x40007000
 80073e0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80073e4:	4b1b      	ldr	r3, [pc, #108]	; (8007454 <HAL_RCC_OscConfig+0x4ec>)
 80073e6:	685b      	ldr	r3, [r3, #4]
 80073e8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	699b      	ldr	r3, [r3, #24]
 80073ee:	2b01      	cmp	r3, #1
 80073f0:	d028      	beq.n	8007444 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80073fc:	429a      	cmp	r2, r3
 80073fe:	d121      	bne.n	8007444 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800740a:	429a      	cmp	r2, r3
 800740c:	d11a      	bne.n	8007444 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800740e:	68fa      	ldr	r2, [r7, #12]
 8007410:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007414:	4013      	ands	r3, r2
 8007416:	687a      	ldr	r2, [r7, #4]
 8007418:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800741a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800741c:	4293      	cmp	r3, r2
 800741e:	d111      	bne.n	8007444 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800742a:	085b      	lsrs	r3, r3, #1
 800742c:	3b01      	subs	r3, #1
 800742e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007430:	429a      	cmp	r2, r3
 8007432:	d107      	bne.n	8007444 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800743e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007440:	429a      	cmp	r2, r3
 8007442:	d001      	beq.n	8007448 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8007444:	2301      	movs	r3, #1
 8007446:	e000      	b.n	800744a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007448:	2300      	movs	r3, #0
}
 800744a:	4618      	mov	r0, r3
 800744c:	3718      	adds	r7, #24
 800744e:	46bd      	mov	sp, r7
 8007450:	bd80      	pop	{r7, pc}
 8007452:	bf00      	nop
 8007454:	40023800 	.word	0x40023800

08007458 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007458:	b580      	push	{r7, lr}
 800745a:	b084      	sub	sp, #16
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]
 8007460:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	2b00      	cmp	r3, #0
 8007466:	d101      	bne.n	800746c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007468:	2301      	movs	r3, #1
 800746a:	e0cc      	b.n	8007606 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800746c:	4b68      	ldr	r3, [pc, #416]	; (8007610 <HAL_RCC_ClockConfig+0x1b8>)
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	f003 0307 	and.w	r3, r3, #7
 8007474:	683a      	ldr	r2, [r7, #0]
 8007476:	429a      	cmp	r2, r3
 8007478:	d90c      	bls.n	8007494 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800747a:	4b65      	ldr	r3, [pc, #404]	; (8007610 <HAL_RCC_ClockConfig+0x1b8>)
 800747c:	683a      	ldr	r2, [r7, #0]
 800747e:	b2d2      	uxtb	r2, r2
 8007480:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007482:	4b63      	ldr	r3, [pc, #396]	; (8007610 <HAL_RCC_ClockConfig+0x1b8>)
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	f003 0307 	and.w	r3, r3, #7
 800748a:	683a      	ldr	r2, [r7, #0]
 800748c:	429a      	cmp	r2, r3
 800748e:	d001      	beq.n	8007494 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007490:	2301      	movs	r3, #1
 8007492:	e0b8      	b.n	8007606 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	f003 0302 	and.w	r3, r3, #2
 800749c:	2b00      	cmp	r3, #0
 800749e:	d020      	beq.n	80074e2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	f003 0304 	and.w	r3, r3, #4
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d005      	beq.n	80074b8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80074ac:	4b59      	ldr	r3, [pc, #356]	; (8007614 <HAL_RCC_ClockConfig+0x1bc>)
 80074ae:	689b      	ldr	r3, [r3, #8]
 80074b0:	4a58      	ldr	r2, [pc, #352]	; (8007614 <HAL_RCC_ClockConfig+0x1bc>)
 80074b2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80074b6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	f003 0308 	and.w	r3, r3, #8
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d005      	beq.n	80074d0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80074c4:	4b53      	ldr	r3, [pc, #332]	; (8007614 <HAL_RCC_ClockConfig+0x1bc>)
 80074c6:	689b      	ldr	r3, [r3, #8]
 80074c8:	4a52      	ldr	r2, [pc, #328]	; (8007614 <HAL_RCC_ClockConfig+0x1bc>)
 80074ca:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80074ce:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80074d0:	4b50      	ldr	r3, [pc, #320]	; (8007614 <HAL_RCC_ClockConfig+0x1bc>)
 80074d2:	689b      	ldr	r3, [r3, #8]
 80074d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	689b      	ldr	r3, [r3, #8]
 80074dc:	494d      	ldr	r1, [pc, #308]	; (8007614 <HAL_RCC_ClockConfig+0x1bc>)
 80074de:	4313      	orrs	r3, r2
 80074e0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	f003 0301 	and.w	r3, r3, #1
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d044      	beq.n	8007578 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	685b      	ldr	r3, [r3, #4]
 80074f2:	2b01      	cmp	r3, #1
 80074f4:	d107      	bne.n	8007506 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80074f6:	4b47      	ldr	r3, [pc, #284]	; (8007614 <HAL_RCC_ClockConfig+0x1bc>)
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d119      	bne.n	8007536 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007502:	2301      	movs	r3, #1
 8007504:	e07f      	b.n	8007606 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	685b      	ldr	r3, [r3, #4]
 800750a:	2b02      	cmp	r3, #2
 800750c:	d003      	beq.n	8007516 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007512:	2b03      	cmp	r3, #3
 8007514:	d107      	bne.n	8007526 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007516:	4b3f      	ldr	r3, [pc, #252]	; (8007614 <HAL_RCC_ClockConfig+0x1bc>)
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800751e:	2b00      	cmp	r3, #0
 8007520:	d109      	bne.n	8007536 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007522:	2301      	movs	r3, #1
 8007524:	e06f      	b.n	8007606 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007526:	4b3b      	ldr	r3, [pc, #236]	; (8007614 <HAL_RCC_ClockConfig+0x1bc>)
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	f003 0302 	and.w	r3, r3, #2
 800752e:	2b00      	cmp	r3, #0
 8007530:	d101      	bne.n	8007536 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007532:	2301      	movs	r3, #1
 8007534:	e067      	b.n	8007606 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007536:	4b37      	ldr	r3, [pc, #220]	; (8007614 <HAL_RCC_ClockConfig+0x1bc>)
 8007538:	689b      	ldr	r3, [r3, #8]
 800753a:	f023 0203 	bic.w	r2, r3, #3
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	685b      	ldr	r3, [r3, #4]
 8007542:	4934      	ldr	r1, [pc, #208]	; (8007614 <HAL_RCC_ClockConfig+0x1bc>)
 8007544:	4313      	orrs	r3, r2
 8007546:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007548:	f7fe f8c8 	bl	80056dc <HAL_GetTick>
 800754c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800754e:	e00a      	b.n	8007566 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007550:	f7fe f8c4 	bl	80056dc <HAL_GetTick>
 8007554:	4602      	mov	r2, r0
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	1ad3      	subs	r3, r2, r3
 800755a:	f241 3288 	movw	r2, #5000	; 0x1388
 800755e:	4293      	cmp	r3, r2
 8007560:	d901      	bls.n	8007566 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007562:	2303      	movs	r3, #3
 8007564:	e04f      	b.n	8007606 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007566:	4b2b      	ldr	r3, [pc, #172]	; (8007614 <HAL_RCC_ClockConfig+0x1bc>)
 8007568:	689b      	ldr	r3, [r3, #8]
 800756a:	f003 020c 	and.w	r2, r3, #12
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	685b      	ldr	r3, [r3, #4]
 8007572:	009b      	lsls	r3, r3, #2
 8007574:	429a      	cmp	r2, r3
 8007576:	d1eb      	bne.n	8007550 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007578:	4b25      	ldr	r3, [pc, #148]	; (8007610 <HAL_RCC_ClockConfig+0x1b8>)
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	f003 0307 	and.w	r3, r3, #7
 8007580:	683a      	ldr	r2, [r7, #0]
 8007582:	429a      	cmp	r2, r3
 8007584:	d20c      	bcs.n	80075a0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007586:	4b22      	ldr	r3, [pc, #136]	; (8007610 <HAL_RCC_ClockConfig+0x1b8>)
 8007588:	683a      	ldr	r2, [r7, #0]
 800758a:	b2d2      	uxtb	r2, r2
 800758c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800758e:	4b20      	ldr	r3, [pc, #128]	; (8007610 <HAL_RCC_ClockConfig+0x1b8>)
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	f003 0307 	and.w	r3, r3, #7
 8007596:	683a      	ldr	r2, [r7, #0]
 8007598:	429a      	cmp	r2, r3
 800759a:	d001      	beq.n	80075a0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800759c:	2301      	movs	r3, #1
 800759e:	e032      	b.n	8007606 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	f003 0304 	and.w	r3, r3, #4
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d008      	beq.n	80075be <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80075ac:	4b19      	ldr	r3, [pc, #100]	; (8007614 <HAL_RCC_ClockConfig+0x1bc>)
 80075ae:	689b      	ldr	r3, [r3, #8]
 80075b0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	68db      	ldr	r3, [r3, #12]
 80075b8:	4916      	ldr	r1, [pc, #88]	; (8007614 <HAL_RCC_ClockConfig+0x1bc>)
 80075ba:	4313      	orrs	r3, r2
 80075bc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	f003 0308 	and.w	r3, r3, #8
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d009      	beq.n	80075de <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80075ca:	4b12      	ldr	r3, [pc, #72]	; (8007614 <HAL_RCC_ClockConfig+0x1bc>)
 80075cc:	689b      	ldr	r3, [r3, #8]
 80075ce:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	691b      	ldr	r3, [r3, #16]
 80075d6:	00db      	lsls	r3, r3, #3
 80075d8:	490e      	ldr	r1, [pc, #56]	; (8007614 <HAL_RCC_ClockConfig+0x1bc>)
 80075da:	4313      	orrs	r3, r2
 80075dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80075de:	f000 f821 	bl	8007624 <HAL_RCC_GetSysClockFreq>
 80075e2:	4602      	mov	r2, r0
 80075e4:	4b0b      	ldr	r3, [pc, #44]	; (8007614 <HAL_RCC_ClockConfig+0x1bc>)
 80075e6:	689b      	ldr	r3, [r3, #8]
 80075e8:	091b      	lsrs	r3, r3, #4
 80075ea:	f003 030f 	and.w	r3, r3, #15
 80075ee:	490a      	ldr	r1, [pc, #40]	; (8007618 <HAL_RCC_ClockConfig+0x1c0>)
 80075f0:	5ccb      	ldrb	r3, [r1, r3]
 80075f2:	fa22 f303 	lsr.w	r3, r2, r3
 80075f6:	4a09      	ldr	r2, [pc, #36]	; (800761c <HAL_RCC_ClockConfig+0x1c4>)
 80075f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80075fa:	4b09      	ldr	r3, [pc, #36]	; (8007620 <HAL_RCC_ClockConfig+0x1c8>)
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	4618      	mov	r0, r3
 8007600:	f7fe f828 	bl	8005654 <HAL_InitTick>

  return HAL_OK;
 8007604:	2300      	movs	r3, #0
}
 8007606:	4618      	mov	r0, r3
 8007608:	3710      	adds	r7, #16
 800760a:	46bd      	mov	sp, r7
 800760c:	bd80      	pop	{r7, pc}
 800760e:	bf00      	nop
 8007610:	40023c00 	.word	0x40023c00
 8007614:	40023800 	.word	0x40023800
 8007618:	08013094 	.word	0x08013094
 800761c:	200000c0 	.word	0x200000c0
 8007620:	200000c4 	.word	0x200000c4

08007624 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007624:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007628:	b090      	sub	sp, #64	; 0x40
 800762a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800762c:	2300      	movs	r3, #0
 800762e:	637b      	str	r3, [r7, #52]	; 0x34
 8007630:	2300      	movs	r3, #0
 8007632:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007634:	2300      	movs	r3, #0
 8007636:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8007638:	2300      	movs	r3, #0
 800763a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800763c:	4b59      	ldr	r3, [pc, #356]	; (80077a4 <HAL_RCC_GetSysClockFreq+0x180>)
 800763e:	689b      	ldr	r3, [r3, #8]
 8007640:	f003 030c 	and.w	r3, r3, #12
 8007644:	2b08      	cmp	r3, #8
 8007646:	d00d      	beq.n	8007664 <HAL_RCC_GetSysClockFreq+0x40>
 8007648:	2b08      	cmp	r3, #8
 800764a:	f200 80a1 	bhi.w	8007790 <HAL_RCC_GetSysClockFreq+0x16c>
 800764e:	2b00      	cmp	r3, #0
 8007650:	d002      	beq.n	8007658 <HAL_RCC_GetSysClockFreq+0x34>
 8007652:	2b04      	cmp	r3, #4
 8007654:	d003      	beq.n	800765e <HAL_RCC_GetSysClockFreq+0x3a>
 8007656:	e09b      	b.n	8007790 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007658:	4b53      	ldr	r3, [pc, #332]	; (80077a8 <HAL_RCC_GetSysClockFreq+0x184>)
 800765a:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 800765c:	e09b      	b.n	8007796 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800765e:	4b53      	ldr	r3, [pc, #332]	; (80077ac <HAL_RCC_GetSysClockFreq+0x188>)
 8007660:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8007662:	e098      	b.n	8007796 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007664:	4b4f      	ldr	r3, [pc, #316]	; (80077a4 <HAL_RCC_GetSysClockFreq+0x180>)
 8007666:	685b      	ldr	r3, [r3, #4]
 8007668:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800766c:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800766e:	4b4d      	ldr	r3, [pc, #308]	; (80077a4 <HAL_RCC_GetSysClockFreq+0x180>)
 8007670:	685b      	ldr	r3, [r3, #4]
 8007672:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007676:	2b00      	cmp	r3, #0
 8007678:	d028      	beq.n	80076cc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800767a:	4b4a      	ldr	r3, [pc, #296]	; (80077a4 <HAL_RCC_GetSysClockFreq+0x180>)
 800767c:	685b      	ldr	r3, [r3, #4]
 800767e:	099b      	lsrs	r3, r3, #6
 8007680:	2200      	movs	r2, #0
 8007682:	623b      	str	r3, [r7, #32]
 8007684:	627a      	str	r2, [r7, #36]	; 0x24
 8007686:	6a3b      	ldr	r3, [r7, #32]
 8007688:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800768c:	2100      	movs	r1, #0
 800768e:	4b47      	ldr	r3, [pc, #284]	; (80077ac <HAL_RCC_GetSysClockFreq+0x188>)
 8007690:	fb03 f201 	mul.w	r2, r3, r1
 8007694:	2300      	movs	r3, #0
 8007696:	fb00 f303 	mul.w	r3, r0, r3
 800769a:	4413      	add	r3, r2
 800769c:	4a43      	ldr	r2, [pc, #268]	; (80077ac <HAL_RCC_GetSysClockFreq+0x188>)
 800769e:	fba0 1202 	umull	r1, r2, r0, r2
 80076a2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80076a4:	460a      	mov	r2, r1
 80076a6:	62ba      	str	r2, [r7, #40]	; 0x28
 80076a8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80076aa:	4413      	add	r3, r2
 80076ac:	62fb      	str	r3, [r7, #44]	; 0x2c
 80076ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80076b0:	2200      	movs	r2, #0
 80076b2:	61bb      	str	r3, [r7, #24]
 80076b4:	61fa      	str	r2, [r7, #28]
 80076b6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80076ba:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80076be:	f7f9 fafb 	bl	8000cb8 <__aeabi_uldivmod>
 80076c2:	4602      	mov	r2, r0
 80076c4:	460b      	mov	r3, r1
 80076c6:	4613      	mov	r3, r2
 80076c8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80076ca:	e053      	b.n	8007774 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80076cc:	4b35      	ldr	r3, [pc, #212]	; (80077a4 <HAL_RCC_GetSysClockFreq+0x180>)
 80076ce:	685b      	ldr	r3, [r3, #4]
 80076d0:	099b      	lsrs	r3, r3, #6
 80076d2:	2200      	movs	r2, #0
 80076d4:	613b      	str	r3, [r7, #16]
 80076d6:	617a      	str	r2, [r7, #20]
 80076d8:	693b      	ldr	r3, [r7, #16]
 80076da:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80076de:	f04f 0b00 	mov.w	fp, #0
 80076e2:	4652      	mov	r2, sl
 80076e4:	465b      	mov	r3, fp
 80076e6:	f04f 0000 	mov.w	r0, #0
 80076ea:	f04f 0100 	mov.w	r1, #0
 80076ee:	0159      	lsls	r1, r3, #5
 80076f0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80076f4:	0150      	lsls	r0, r2, #5
 80076f6:	4602      	mov	r2, r0
 80076f8:	460b      	mov	r3, r1
 80076fa:	ebb2 080a 	subs.w	r8, r2, sl
 80076fe:	eb63 090b 	sbc.w	r9, r3, fp
 8007702:	f04f 0200 	mov.w	r2, #0
 8007706:	f04f 0300 	mov.w	r3, #0
 800770a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800770e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8007712:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8007716:	ebb2 0408 	subs.w	r4, r2, r8
 800771a:	eb63 0509 	sbc.w	r5, r3, r9
 800771e:	f04f 0200 	mov.w	r2, #0
 8007722:	f04f 0300 	mov.w	r3, #0
 8007726:	00eb      	lsls	r3, r5, #3
 8007728:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800772c:	00e2      	lsls	r2, r4, #3
 800772e:	4614      	mov	r4, r2
 8007730:	461d      	mov	r5, r3
 8007732:	eb14 030a 	adds.w	r3, r4, sl
 8007736:	603b      	str	r3, [r7, #0]
 8007738:	eb45 030b 	adc.w	r3, r5, fp
 800773c:	607b      	str	r3, [r7, #4]
 800773e:	f04f 0200 	mov.w	r2, #0
 8007742:	f04f 0300 	mov.w	r3, #0
 8007746:	e9d7 4500 	ldrd	r4, r5, [r7]
 800774a:	4629      	mov	r1, r5
 800774c:	028b      	lsls	r3, r1, #10
 800774e:	4621      	mov	r1, r4
 8007750:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007754:	4621      	mov	r1, r4
 8007756:	028a      	lsls	r2, r1, #10
 8007758:	4610      	mov	r0, r2
 800775a:	4619      	mov	r1, r3
 800775c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800775e:	2200      	movs	r2, #0
 8007760:	60bb      	str	r3, [r7, #8]
 8007762:	60fa      	str	r2, [r7, #12]
 8007764:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007768:	f7f9 faa6 	bl	8000cb8 <__aeabi_uldivmod>
 800776c:	4602      	mov	r2, r0
 800776e:	460b      	mov	r3, r1
 8007770:	4613      	mov	r3, r2
 8007772:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007774:	4b0b      	ldr	r3, [pc, #44]	; (80077a4 <HAL_RCC_GetSysClockFreq+0x180>)
 8007776:	685b      	ldr	r3, [r3, #4]
 8007778:	0c1b      	lsrs	r3, r3, #16
 800777a:	f003 0303 	and.w	r3, r3, #3
 800777e:	3301      	adds	r3, #1
 8007780:	005b      	lsls	r3, r3, #1
 8007782:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8007784:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007786:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007788:	fbb2 f3f3 	udiv	r3, r2, r3
 800778c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800778e:	e002      	b.n	8007796 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007790:	4b05      	ldr	r3, [pc, #20]	; (80077a8 <HAL_RCC_GetSysClockFreq+0x184>)
 8007792:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8007794:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007796:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8007798:	4618      	mov	r0, r3
 800779a:	3740      	adds	r7, #64	; 0x40
 800779c:	46bd      	mov	sp, r7
 800779e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80077a2:	bf00      	nop
 80077a4:	40023800 	.word	0x40023800
 80077a8:	00f42400 	.word	0x00f42400
 80077ac:	017d7840 	.word	0x017d7840

080077b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80077b0:	b480      	push	{r7}
 80077b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80077b4:	4b03      	ldr	r3, [pc, #12]	; (80077c4 <HAL_RCC_GetHCLKFreq+0x14>)
 80077b6:	681b      	ldr	r3, [r3, #0]
}
 80077b8:	4618      	mov	r0, r3
 80077ba:	46bd      	mov	sp, r7
 80077bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c0:	4770      	bx	lr
 80077c2:	bf00      	nop
 80077c4:	200000c0 	.word	0x200000c0

080077c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80077c8:	b580      	push	{r7, lr}
 80077ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80077cc:	f7ff fff0 	bl	80077b0 <HAL_RCC_GetHCLKFreq>
 80077d0:	4602      	mov	r2, r0
 80077d2:	4b05      	ldr	r3, [pc, #20]	; (80077e8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80077d4:	689b      	ldr	r3, [r3, #8]
 80077d6:	0a9b      	lsrs	r3, r3, #10
 80077d8:	f003 0307 	and.w	r3, r3, #7
 80077dc:	4903      	ldr	r1, [pc, #12]	; (80077ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80077de:	5ccb      	ldrb	r3, [r1, r3]
 80077e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80077e4:	4618      	mov	r0, r3
 80077e6:	bd80      	pop	{r7, pc}
 80077e8:	40023800 	.word	0x40023800
 80077ec:	080130a4 	.word	0x080130a4

080077f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80077f0:	b580      	push	{r7, lr}
 80077f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80077f4:	f7ff ffdc 	bl	80077b0 <HAL_RCC_GetHCLKFreq>
 80077f8:	4602      	mov	r2, r0
 80077fa:	4b05      	ldr	r3, [pc, #20]	; (8007810 <HAL_RCC_GetPCLK2Freq+0x20>)
 80077fc:	689b      	ldr	r3, [r3, #8]
 80077fe:	0b5b      	lsrs	r3, r3, #13
 8007800:	f003 0307 	and.w	r3, r3, #7
 8007804:	4903      	ldr	r1, [pc, #12]	; (8007814 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007806:	5ccb      	ldrb	r3, [r1, r3]
 8007808:	fa22 f303 	lsr.w	r3, r2, r3
}
 800780c:	4618      	mov	r0, r3
 800780e:	bd80      	pop	{r7, pc}
 8007810:	40023800 	.word	0x40023800
 8007814:	080130a4 	.word	0x080130a4

08007818 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007818:	b580      	push	{r7, lr}
 800781a:	b082      	sub	sp, #8
 800781c:	af00      	add	r7, sp, #0
 800781e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	2b00      	cmp	r3, #0
 8007824:	d101      	bne.n	800782a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007826:	2301      	movs	r3, #1
 8007828:	e041      	b.n	80078ae <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007830:	b2db      	uxtb	r3, r3
 8007832:	2b00      	cmp	r3, #0
 8007834:	d106      	bne.n	8007844 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	2200      	movs	r2, #0
 800783a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800783e:	6878      	ldr	r0, [r7, #4]
 8007840:	f7fd fd46 	bl	80052d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	2202      	movs	r2, #2
 8007848:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681a      	ldr	r2, [r3, #0]
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	3304      	adds	r3, #4
 8007854:	4619      	mov	r1, r3
 8007856:	4610      	mov	r0, r2
 8007858:	f000 fe86 	bl	8008568 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	2201      	movs	r2, #1
 8007860:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	2201      	movs	r2, #1
 8007868:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	2201      	movs	r2, #1
 8007870:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	2201      	movs	r2, #1
 8007878:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	2201      	movs	r2, #1
 8007880:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	2201      	movs	r2, #1
 8007888:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	2201      	movs	r2, #1
 8007890:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	2201      	movs	r2, #1
 8007898:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	2201      	movs	r2, #1
 80078a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	2201      	movs	r2, #1
 80078a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80078ac:	2300      	movs	r3, #0
}
 80078ae:	4618      	mov	r0, r3
 80078b0:	3708      	adds	r7, #8
 80078b2:	46bd      	mov	sp, r7
 80078b4:	bd80      	pop	{r7, pc}

080078b6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80078b6:	b580      	push	{r7, lr}
 80078b8:	b082      	sub	sp, #8
 80078ba:	af00      	add	r7, sp, #0
 80078bc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d101      	bne.n	80078c8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80078c4:	2301      	movs	r3, #1
 80078c6:	e041      	b.n	800794c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80078ce:	b2db      	uxtb	r3, r3
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d106      	bne.n	80078e2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	2200      	movs	r2, #0
 80078d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80078dc:	6878      	ldr	r0, [r7, #4]
 80078de:	f000 f839 	bl	8007954 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	2202      	movs	r2, #2
 80078e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681a      	ldr	r2, [r3, #0]
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	3304      	adds	r3, #4
 80078f2:	4619      	mov	r1, r3
 80078f4:	4610      	mov	r0, r2
 80078f6:	f000 fe37 	bl	8008568 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	2201      	movs	r2, #1
 80078fe:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	2201      	movs	r2, #1
 8007906:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	2201      	movs	r2, #1
 800790e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	2201      	movs	r2, #1
 8007916:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	2201      	movs	r2, #1
 800791e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	2201      	movs	r2, #1
 8007926:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	2201      	movs	r2, #1
 800792e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	2201      	movs	r2, #1
 8007936:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	2201      	movs	r2, #1
 800793e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	2201      	movs	r2, #1
 8007946:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800794a:	2300      	movs	r3, #0
}
 800794c:	4618      	mov	r0, r3
 800794e:	3708      	adds	r7, #8
 8007950:	46bd      	mov	sp, r7
 8007952:	bd80      	pop	{r7, pc}

08007954 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007954:	b480      	push	{r7}
 8007956:	b083      	sub	sp, #12
 8007958:	af00      	add	r7, sp, #0
 800795a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800795c:	bf00      	nop
 800795e:	370c      	adds	r7, #12
 8007960:	46bd      	mov	sp, r7
 8007962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007966:	4770      	bx	lr

08007968 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007968:	b580      	push	{r7, lr}
 800796a:	b084      	sub	sp, #16
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]
 8007970:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007972:	683b      	ldr	r3, [r7, #0]
 8007974:	2b00      	cmp	r3, #0
 8007976:	d109      	bne.n	800798c <HAL_TIM_PWM_Start+0x24>
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800797e:	b2db      	uxtb	r3, r3
 8007980:	2b01      	cmp	r3, #1
 8007982:	bf14      	ite	ne
 8007984:	2301      	movne	r3, #1
 8007986:	2300      	moveq	r3, #0
 8007988:	b2db      	uxtb	r3, r3
 800798a:	e022      	b.n	80079d2 <HAL_TIM_PWM_Start+0x6a>
 800798c:	683b      	ldr	r3, [r7, #0]
 800798e:	2b04      	cmp	r3, #4
 8007990:	d109      	bne.n	80079a6 <HAL_TIM_PWM_Start+0x3e>
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007998:	b2db      	uxtb	r3, r3
 800799a:	2b01      	cmp	r3, #1
 800799c:	bf14      	ite	ne
 800799e:	2301      	movne	r3, #1
 80079a0:	2300      	moveq	r3, #0
 80079a2:	b2db      	uxtb	r3, r3
 80079a4:	e015      	b.n	80079d2 <HAL_TIM_PWM_Start+0x6a>
 80079a6:	683b      	ldr	r3, [r7, #0]
 80079a8:	2b08      	cmp	r3, #8
 80079aa:	d109      	bne.n	80079c0 <HAL_TIM_PWM_Start+0x58>
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80079b2:	b2db      	uxtb	r3, r3
 80079b4:	2b01      	cmp	r3, #1
 80079b6:	bf14      	ite	ne
 80079b8:	2301      	movne	r3, #1
 80079ba:	2300      	moveq	r3, #0
 80079bc:	b2db      	uxtb	r3, r3
 80079be:	e008      	b.n	80079d2 <HAL_TIM_PWM_Start+0x6a>
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80079c6:	b2db      	uxtb	r3, r3
 80079c8:	2b01      	cmp	r3, #1
 80079ca:	bf14      	ite	ne
 80079cc:	2301      	movne	r3, #1
 80079ce:	2300      	moveq	r3, #0
 80079d0:	b2db      	uxtb	r3, r3
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d001      	beq.n	80079da <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80079d6:	2301      	movs	r3, #1
 80079d8:	e068      	b.n	8007aac <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80079da:	683b      	ldr	r3, [r7, #0]
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d104      	bne.n	80079ea <HAL_TIM_PWM_Start+0x82>
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	2202      	movs	r2, #2
 80079e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80079e8:	e013      	b.n	8007a12 <HAL_TIM_PWM_Start+0xaa>
 80079ea:	683b      	ldr	r3, [r7, #0]
 80079ec:	2b04      	cmp	r3, #4
 80079ee:	d104      	bne.n	80079fa <HAL_TIM_PWM_Start+0x92>
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	2202      	movs	r2, #2
 80079f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80079f8:	e00b      	b.n	8007a12 <HAL_TIM_PWM_Start+0xaa>
 80079fa:	683b      	ldr	r3, [r7, #0]
 80079fc:	2b08      	cmp	r3, #8
 80079fe:	d104      	bne.n	8007a0a <HAL_TIM_PWM_Start+0xa2>
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	2202      	movs	r2, #2
 8007a04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007a08:	e003      	b.n	8007a12 <HAL_TIM_PWM_Start+0xaa>
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	2202      	movs	r2, #2
 8007a0e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	2201      	movs	r2, #1
 8007a18:	6839      	ldr	r1, [r7, #0]
 8007a1a:	4618      	mov	r0, r3
 8007a1c:	f001 f9fa 	bl	8008e14 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	4a23      	ldr	r2, [pc, #140]	; (8007ab4 <HAL_TIM_PWM_Start+0x14c>)
 8007a26:	4293      	cmp	r3, r2
 8007a28:	d107      	bne.n	8007a3a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007a38:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	4a1d      	ldr	r2, [pc, #116]	; (8007ab4 <HAL_TIM_PWM_Start+0x14c>)
 8007a40:	4293      	cmp	r3, r2
 8007a42:	d018      	beq.n	8007a76 <HAL_TIM_PWM_Start+0x10e>
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a4c:	d013      	beq.n	8007a76 <HAL_TIM_PWM_Start+0x10e>
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	4a19      	ldr	r2, [pc, #100]	; (8007ab8 <HAL_TIM_PWM_Start+0x150>)
 8007a54:	4293      	cmp	r3, r2
 8007a56:	d00e      	beq.n	8007a76 <HAL_TIM_PWM_Start+0x10e>
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	4a17      	ldr	r2, [pc, #92]	; (8007abc <HAL_TIM_PWM_Start+0x154>)
 8007a5e:	4293      	cmp	r3, r2
 8007a60:	d009      	beq.n	8007a76 <HAL_TIM_PWM_Start+0x10e>
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	4a16      	ldr	r2, [pc, #88]	; (8007ac0 <HAL_TIM_PWM_Start+0x158>)
 8007a68:	4293      	cmp	r3, r2
 8007a6a:	d004      	beq.n	8007a76 <HAL_TIM_PWM_Start+0x10e>
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	4a14      	ldr	r2, [pc, #80]	; (8007ac4 <HAL_TIM_PWM_Start+0x15c>)
 8007a72:	4293      	cmp	r3, r2
 8007a74:	d111      	bne.n	8007a9a <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	689b      	ldr	r3, [r3, #8]
 8007a7c:	f003 0307 	and.w	r3, r3, #7
 8007a80:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	2b06      	cmp	r3, #6
 8007a86:	d010      	beq.n	8007aaa <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	681a      	ldr	r2, [r3, #0]
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	f042 0201 	orr.w	r2, r2, #1
 8007a96:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a98:	e007      	b.n	8007aaa <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	681a      	ldr	r2, [r3, #0]
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	f042 0201 	orr.w	r2, r2, #1
 8007aa8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007aaa:	2300      	movs	r3, #0
}
 8007aac:	4618      	mov	r0, r3
 8007aae:	3710      	adds	r7, #16
 8007ab0:	46bd      	mov	sp, r7
 8007ab2:	bd80      	pop	{r7, pc}
 8007ab4:	40010000 	.word	0x40010000
 8007ab8:	40000400 	.word	0x40000400
 8007abc:	40000800 	.word	0x40000800
 8007ac0:	40000c00 	.word	0x40000c00
 8007ac4:	40014000 	.word	0x40014000

08007ac8 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8007ac8:	b580      	push	{r7, lr}
 8007aca:	b082      	sub	sp, #8
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d101      	bne.n	8007ada <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8007ad6:	2301      	movs	r3, #1
 8007ad8:	e041      	b.n	8007b5e <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ae0:	b2db      	uxtb	r3, r3
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d106      	bne.n	8007af4 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	2200      	movs	r2, #0
 8007aea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8007aee:	6878      	ldr	r0, [r7, #4]
 8007af0:	f000 f839 	bl	8007b66 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	2202      	movs	r2, #2
 8007af8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681a      	ldr	r2, [r3, #0]
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	3304      	adds	r3, #4
 8007b04:	4619      	mov	r1, r3
 8007b06:	4610      	mov	r0, r2
 8007b08:	f000 fd2e 	bl	8008568 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	2201      	movs	r2, #1
 8007b10:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	2201      	movs	r2, #1
 8007b18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	2201      	movs	r2, #1
 8007b20:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	2201      	movs	r2, #1
 8007b28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	2201      	movs	r2, #1
 8007b30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	2201      	movs	r2, #1
 8007b38:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	2201      	movs	r2, #1
 8007b40:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	2201      	movs	r2, #1
 8007b48:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	2201      	movs	r2, #1
 8007b50:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	2201      	movs	r2, #1
 8007b58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007b5c:	2300      	movs	r3, #0
}
 8007b5e:	4618      	mov	r0, r3
 8007b60:	3708      	adds	r7, #8
 8007b62:	46bd      	mov	sp, r7
 8007b64:	bd80      	pop	{r7, pc}

08007b66 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8007b66:	b480      	push	{r7}
 8007b68:	b083      	sub	sp, #12
 8007b6a:	af00      	add	r7, sp, #0
 8007b6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8007b6e:	bf00      	nop
 8007b70:	370c      	adds	r7, #12
 8007b72:	46bd      	mov	sp, r7
 8007b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b78:	4770      	bx	lr
	...

08007b7c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007b7c:	b580      	push	{r7, lr}
 8007b7e:	b084      	sub	sp, #16
 8007b80:	af00      	add	r7, sp, #0
 8007b82:	6078      	str	r0, [r7, #4]
 8007b84:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007b86:	2300      	movs	r3, #0
 8007b88:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8007b8a:	683b      	ldr	r3, [r7, #0]
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d104      	bne.n	8007b9a <HAL_TIM_IC_Start_IT+0x1e>
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007b96:	b2db      	uxtb	r3, r3
 8007b98:	e013      	b.n	8007bc2 <HAL_TIM_IC_Start_IT+0x46>
 8007b9a:	683b      	ldr	r3, [r7, #0]
 8007b9c:	2b04      	cmp	r3, #4
 8007b9e:	d104      	bne.n	8007baa <HAL_TIM_IC_Start_IT+0x2e>
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007ba6:	b2db      	uxtb	r3, r3
 8007ba8:	e00b      	b.n	8007bc2 <HAL_TIM_IC_Start_IT+0x46>
 8007baa:	683b      	ldr	r3, [r7, #0]
 8007bac:	2b08      	cmp	r3, #8
 8007bae:	d104      	bne.n	8007bba <HAL_TIM_IC_Start_IT+0x3e>
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007bb6:	b2db      	uxtb	r3, r3
 8007bb8:	e003      	b.n	8007bc2 <HAL_TIM_IC_Start_IT+0x46>
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007bc0:	b2db      	uxtb	r3, r3
 8007bc2:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007bc4:	683b      	ldr	r3, [r7, #0]
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d104      	bne.n	8007bd4 <HAL_TIM_IC_Start_IT+0x58>
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007bd0:	b2db      	uxtb	r3, r3
 8007bd2:	e013      	b.n	8007bfc <HAL_TIM_IC_Start_IT+0x80>
 8007bd4:	683b      	ldr	r3, [r7, #0]
 8007bd6:	2b04      	cmp	r3, #4
 8007bd8:	d104      	bne.n	8007be4 <HAL_TIM_IC_Start_IT+0x68>
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007be0:	b2db      	uxtb	r3, r3
 8007be2:	e00b      	b.n	8007bfc <HAL_TIM_IC_Start_IT+0x80>
 8007be4:	683b      	ldr	r3, [r7, #0]
 8007be6:	2b08      	cmp	r3, #8
 8007be8:	d104      	bne.n	8007bf4 <HAL_TIM_IC_Start_IT+0x78>
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007bf0:	b2db      	uxtb	r3, r3
 8007bf2:	e003      	b.n	8007bfc <HAL_TIM_IC_Start_IT+0x80>
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007bfa:	b2db      	uxtb	r3, r3
 8007bfc:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8007bfe:	7bbb      	ldrb	r3, [r7, #14]
 8007c00:	2b01      	cmp	r3, #1
 8007c02:	d102      	bne.n	8007c0a <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8007c04:	7b7b      	ldrb	r3, [r7, #13]
 8007c06:	2b01      	cmp	r3, #1
 8007c08:	d001      	beq.n	8007c0e <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8007c0a:	2301      	movs	r3, #1
 8007c0c:	e0c2      	b.n	8007d94 <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007c0e:	683b      	ldr	r3, [r7, #0]
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d104      	bne.n	8007c1e <HAL_TIM_IC_Start_IT+0xa2>
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	2202      	movs	r2, #2
 8007c18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007c1c:	e013      	b.n	8007c46 <HAL_TIM_IC_Start_IT+0xca>
 8007c1e:	683b      	ldr	r3, [r7, #0]
 8007c20:	2b04      	cmp	r3, #4
 8007c22:	d104      	bne.n	8007c2e <HAL_TIM_IC_Start_IT+0xb2>
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	2202      	movs	r2, #2
 8007c28:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007c2c:	e00b      	b.n	8007c46 <HAL_TIM_IC_Start_IT+0xca>
 8007c2e:	683b      	ldr	r3, [r7, #0]
 8007c30:	2b08      	cmp	r3, #8
 8007c32:	d104      	bne.n	8007c3e <HAL_TIM_IC_Start_IT+0xc2>
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	2202      	movs	r2, #2
 8007c38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007c3c:	e003      	b.n	8007c46 <HAL_TIM_IC_Start_IT+0xca>
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	2202      	movs	r2, #2
 8007c42:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007c46:	683b      	ldr	r3, [r7, #0]
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d104      	bne.n	8007c56 <HAL_TIM_IC_Start_IT+0xda>
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	2202      	movs	r2, #2
 8007c50:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007c54:	e013      	b.n	8007c7e <HAL_TIM_IC_Start_IT+0x102>
 8007c56:	683b      	ldr	r3, [r7, #0]
 8007c58:	2b04      	cmp	r3, #4
 8007c5a:	d104      	bne.n	8007c66 <HAL_TIM_IC_Start_IT+0xea>
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	2202      	movs	r2, #2
 8007c60:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007c64:	e00b      	b.n	8007c7e <HAL_TIM_IC_Start_IT+0x102>
 8007c66:	683b      	ldr	r3, [r7, #0]
 8007c68:	2b08      	cmp	r3, #8
 8007c6a:	d104      	bne.n	8007c76 <HAL_TIM_IC_Start_IT+0xfa>
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	2202      	movs	r2, #2
 8007c70:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007c74:	e003      	b.n	8007c7e <HAL_TIM_IC_Start_IT+0x102>
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	2202      	movs	r2, #2
 8007c7a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 8007c7e:	683b      	ldr	r3, [r7, #0]
 8007c80:	2b0c      	cmp	r3, #12
 8007c82:	d841      	bhi.n	8007d08 <HAL_TIM_IC_Start_IT+0x18c>
 8007c84:	a201      	add	r2, pc, #4	; (adr r2, 8007c8c <HAL_TIM_IC_Start_IT+0x110>)
 8007c86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c8a:	bf00      	nop
 8007c8c:	08007cc1 	.word	0x08007cc1
 8007c90:	08007d09 	.word	0x08007d09
 8007c94:	08007d09 	.word	0x08007d09
 8007c98:	08007d09 	.word	0x08007d09
 8007c9c:	08007cd3 	.word	0x08007cd3
 8007ca0:	08007d09 	.word	0x08007d09
 8007ca4:	08007d09 	.word	0x08007d09
 8007ca8:	08007d09 	.word	0x08007d09
 8007cac:	08007ce5 	.word	0x08007ce5
 8007cb0:	08007d09 	.word	0x08007d09
 8007cb4:	08007d09 	.word	0x08007d09
 8007cb8:	08007d09 	.word	0x08007d09
 8007cbc:	08007cf7 	.word	0x08007cf7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	68da      	ldr	r2, [r3, #12]
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	f042 0202 	orr.w	r2, r2, #2
 8007cce:	60da      	str	r2, [r3, #12]
      break;
 8007cd0:	e01d      	b.n	8007d0e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	68da      	ldr	r2, [r3, #12]
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	f042 0204 	orr.w	r2, r2, #4
 8007ce0:	60da      	str	r2, [r3, #12]
      break;
 8007ce2:	e014      	b.n	8007d0e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	68da      	ldr	r2, [r3, #12]
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	f042 0208 	orr.w	r2, r2, #8
 8007cf2:	60da      	str	r2, [r3, #12]
      break;
 8007cf4:	e00b      	b.n	8007d0e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	68da      	ldr	r2, [r3, #12]
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	f042 0210 	orr.w	r2, r2, #16
 8007d04:	60da      	str	r2, [r3, #12]
      break;
 8007d06:	e002      	b.n	8007d0e <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8007d08:	2301      	movs	r3, #1
 8007d0a:	73fb      	strb	r3, [r7, #15]
      break;
 8007d0c:	bf00      	nop
  }

  if (status == HAL_OK)
 8007d0e:	7bfb      	ldrb	r3, [r7, #15]
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d13e      	bne.n	8007d92 <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	2201      	movs	r2, #1
 8007d1a:	6839      	ldr	r1, [r7, #0]
 8007d1c:	4618      	mov	r0, r3
 8007d1e:	f001 f879 	bl	8008e14 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	4a1d      	ldr	r2, [pc, #116]	; (8007d9c <HAL_TIM_IC_Start_IT+0x220>)
 8007d28:	4293      	cmp	r3, r2
 8007d2a:	d018      	beq.n	8007d5e <HAL_TIM_IC_Start_IT+0x1e2>
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d34:	d013      	beq.n	8007d5e <HAL_TIM_IC_Start_IT+0x1e2>
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	4a19      	ldr	r2, [pc, #100]	; (8007da0 <HAL_TIM_IC_Start_IT+0x224>)
 8007d3c:	4293      	cmp	r3, r2
 8007d3e:	d00e      	beq.n	8007d5e <HAL_TIM_IC_Start_IT+0x1e2>
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	4a17      	ldr	r2, [pc, #92]	; (8007da4 <HAL_TIM_IC_Start_IT+0x228>)
 8007d46:	4293      	cmp	r3, r2
 8007d48:	d009      	beq.n	8007d5e <HAL_TIM_IC_Start_IT+0x1e2>
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	4a16      	ldr	r2, [pc, #88]	; (8007da8 <HAL_TIM_IC_Start_IT+0x22c>)
 8007d50:	4293      	cmp	r3, r2
 8007d52:	d004      	beq.n	8007d5e <HAL_TIM_IC_Start_IT+0x1e2>
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	4a14      	ldr	r2, [pc, #80]	; (8007dac <HAL_TIM_IC_Start_IT+0x230>)
 8007d5a:	4293      	cmp	r3, r2
 8007d5c:	d111      	bne.n	8007d82 <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	689b      	ldr	r3, [r3, #8]
 8007d64:	f003 0307 	and.w	r3, r3, #7
 8007d68:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d6a:	68bb      	ldr	r3, [r7, #8]
 8007d6c:	2b06      	cmp	r3, #6
 8007d6e:	d010      	beq.n	8007d92 <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	681a      	ldr	r2, [r3, #0]
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	f042 0201 	orr.w	r2, r2, #1
 8007d7e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d80:	e007      	b.n	8007d92 <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	681a      	ldr	r2, [r3, #0]
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	f042 0201 	orr.w	r2, r2, #1
 8007d90:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8007d92:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d94:	4618      	mov	r0, r3
 8007d96:	3710      	adds	r7, #16
 8007d98:	46bd      	mov	sp, r7
 8007d9a:	bd80      	pop	{r7, pc}
 8007d9c:	40010000 	.word	0x40010000
 8007da0:	40000400 	.word	0x40000400
 8007da4:	40000800 	.word	0x40000800
 8007da8:	40000c00 	.word	0x40000c00
 8007dac:	40014000 	.word	0x40014000

08007db0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007db0:	b580      	push	{r7, lr}
 8007db2:	b082      	sub	sp, #8
 8007db4:	af00      	add	r7, sp, #0
 8007db6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	691b      	ldr	r3, [r3, #16]
 8007dbe:	f003 0302 	and.w	r3, r3, #2
 8007dc2:	2b02      	cmp	r3, #2
 8007dc4:	d122      	bne.n	8007e0c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	68db      	ldr	r3, [r3, #12]
 8007dcc:	f003 0302 	and.w	r3, r3, #2
 8007dd0:	2b02      	cmp	r3, #2
 8007dd2:	d11b      	bne.n	8007e0c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	f06f 0202 	mvn.w	r2, #2
 8007ddc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	2201      	movs	r2, #1
 8007de2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	699b      	ldr	r3, [r3, #24]
 8007dea:	f003 0303 	and.w	r3, r3, #3
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d003      	beq.n	8007dfa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007df2:	6878      	ldr	r0, [r7, #4]
 8007df4:	f7fc fa58 	bl	80042a8 <HAL_TIM_IC_CaptureCallback>
 8007df8:	e005      	b.n	8007e06 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007dfa:	6878      	ldr	r0, [r7, #4]
 8007dfc:	f000 fb96 	bl	800852c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007e00:	6878      	ldr	r0, [r7, #4]
 8007e02:	f000 fb9d 	bl	8008540 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	2200      	movs	r2, #0
 8007e0a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	691b      	ldr	r3, [r3, #16]
 8007e12:	f003 0304 	and.w	r3, r3, #4
 8007e16:	2b04      	cmp	r3, #4
 8007e18:	d122      	bne.n	8007e60 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	68db      	ldr	r3, [r3, #12]
 8007e20:	f003 0304 	and.w	r3, r3, #4
 8007e24:	2b04      	cmp	r3, #4
 8007e26:	d11b      	bne.n	8007e60 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	f06f 0204 	mvn.w	r2, #4
 8007e30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	2202      	movs	r2, #2
 8007e36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	699b      	ldr	r3, [r3, #24]
 8007e3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d003      	beq.n	8007e4e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007e46:	6878      	ldr	r0, [r7, #4]
 8007e48:	f7fc fa2e 	bl	80042a8 <HAL_TIM_IC_CaptureCallback>
 8007e4c:	e005      	b.n	8007e5a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007e4e:	6878      	ldr	r0, [r7, #4]
 8007e50:	f000 fb6c 	bl	800852c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007e54:	6878      	ldr	r0, [r7, #4]
 8007e56:	f000 fb73 	bl	8008540 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	691b      	ldr	r3, [r3, #16]
 8007e66:	f003 0308 	and.w	r3, r3, #8
 8007e6a:	2b08      	cmp	r3, #8
 8007e6c:	d122      	bne.n	8007eb4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	68db      	ldr	r3, [r3, #12]
 8007e74:	f003 0308 	and.w	r3, r3, #8
 8007e78:	2b08      	cmp	r3, #8
 8007e7a:	d11b      	bne.n	8007eb4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	f06f 0208 	mvn.w	r2, #8
 8007e84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	2204      	movs	r2, #4
 8007e8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	69db      	ldr	r3, [r3, #28]
 8007e92:	f003 0303 	and.w	r3, r3, #3
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d003      	beq.n	8007ea2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007e9a:	6878      	ldr	r0, [r7, #4]
 8007e9c:	f7fc fa04 	bl	80042a8 <HAL_TIM_IC_CaptureCallback>
 8007ea0:	e005      	b.n	8007eae <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007ea2:	6878      	ldr	r0, [r7, #4]
 8007ea4:	f000 fb42 	bl	800852c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007ea8:	6878      	ldr	r0, [r7, #4]
 8007eaa:	f000 fb49 	bl	8008540 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	2200      	movs	r2, #0
 8007eb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	691b      	ldr	r3, [r3, #16]
 8007eba:	f003 0310 	and.w	r3, r3, #16
 8007ebe:	2b10      	cmp	r3, #16
 8007ec0:	d122      	bne.n	8007f08 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	68db      	ldr	r3, [r3, #12]
 8007ec8:	f003 0310 	and.w	r3, r3, #16
 8007ecc:	2b10      	cmp	r3, #16
 8007ece:	d11b      	bne.n	8007f08 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	f06f 0210 	mvn.w	r2, #16
 8007ed8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	2208      	movs	r2, #8
 8007ede:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	69db      	ldr	r3, [r3, #28]
 8007ee6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d003      	beq.n	8007ef6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007eee:	6878      	ldr	r0, [r7, #4]
 8007ef0:	f7fc f9da 	bl	80042a8 <HAL_TIM_IC_CaptureCallback>
 8007ef4:	e005      	b.n	8007f02 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007ef6:	6878      	ldr	r0, [r7, #4]
 8007ef8:	f000 fb18 	bl	800852c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007efc:	6878      	ldr	r0, [r7, #4]
 8007efe:	f000 fb1f 	bl	8008540 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	2200      	movs	r2, #0
 8007f06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	691b      	ldr	r3, [r3, #16]
 8007f0e:	f003 0301 	and.w	r3, r3, #1
 8007f12:	2b01      	cmp	r3, #1
 8007f14:	d10e      	bne.n	8007f34 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	68db      	ldr	r3, [r3, #12]
 8007f1c:	f003 0301 	and.w	r3, r3, #1
 8007f20:	2b01      	cmp	r3, #1
 8007f22:	d107      	bne.n	8007f34 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	f06f 0201 	mvn.w	r2, #1
 8007f2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007f2e:	6878      	ldr	r0, [r7, #4]
 8007f30:	f000 faf2 	bl	8008518 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	691b      	ldr	r3, [r3, #16]
 8007f3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f3e:	2b80      	cmp	r3, #128	; 0x80
 8007f40:	d10e      	bne.n	8007f60 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	68db      	ldr	r3, [r3, #12]
 8007f48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f4c:	2b80      	cmp	r3, #128	; 0x80
 8007f4e:	d107      	bne.n	8007f60 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007f58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007f5a:	6878      	ldr	r0, [r7, #4]
 8007f5c:	f000 fff8 	bl	8008f50 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	691b      	ldr	r3, [r3, #16]
 8007f66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f6a:	2b40      	cmp	r3, #64	; 0x40
 8007f6c:	d10e      	bne.n	8007f8c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	68db      	ldr	r3, [r3, #12]
 8007f74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f78:	2b40      	cmp	r3, #64	; 0x40
 8007f7a:	d107      	bne.n	8007f8c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007f84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007f86:	6878      	ldr	r0, [r7, #4]
 8007f88:	f000 fae4 	bl	8008554 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	691b      	ldr	r3, [r3, #16]
 8007f92:	f003 0320 	and.w	r3, r3, #32
 8007f96:	2b20      	cmp	r3, #32
 8007f98:	d10e      	bne.n	8007fb8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	68db      	ldr	r3, [r3, #12]
 8007fa0:	f003 0320 	and.w	r3, r3, #32
 8007fa4:	2b20      	cmp	r3, #32
 8007fa6:	d107      	bne.n	8007fb8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	f06f 0220 	mvn.w	r2, #32
 8007fb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007fb2:	6878      	ldr	r0, [r7, #4]
 8007fb4:	f000 ffc2 	bl	8008f3c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007fb8:	bf00      	nop
 8007fba:	3708      	adds	r7, #8
 8007fbc:	46bd      	mov	sp, r7
 8007fbe:	bd80      	pop	{r7, pc}

08007fc0 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007fc0:	b580      	push	{r7, lr}
 8007fc2:	b086      	sub	sp, #24
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	60f8      	str	r0, [r7, #12]
 8007fc8:	60b9      	str	r1, [r7, #8]
 8007fca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007fcc:	2300      	movs	r3, #0
 8007fce:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007fd6:	2b01      	cmp	r3, #1
 8007fd8:	d101      	bne.n	8007fde <HAL_TIM_IC_ConfigChannel+0x1e>
 8007fda:	2302      	movs	r3, #2
 8007fdc:	e088      	b.n	80080f0 <HAL_TIM_IC_ConfigChannel+0x130>
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	2201      	movs	r2, #1
 8007fe2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d11b      	bne.n	8008024 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	6818      	ldr	r0, [r3, #0]
 8007ff0:	68bb      	ldr	r3, [r7, #8]
 8007ff2:	6819      	ldr	r1, [r3, #0]
 8007ff4:	68bb      	ldr	r3, [r7, #8]
 8007ff6:	685a      	ldr	r2, [r3, #4]
 8007ff8:	68bb      	ldr	r3, [r7, #8]
 8007ffa:	68db      	ldr	r3, [r3, #12]
 8007ffc:	f000 fd52 	bl	8008aa4 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	699a      	ldr	r2, [r3, #24]
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	f022 020c 	bic.w	r2, r2, #12
 800800e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	6999      	ldr	r1, [r3, #24]
 8008016:	68bb      	ldr	r3, [r7, #8]
 8008018:	689a      	ldr	r2, [r3, #8]
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	430a      	orrs	r2, r1
 8008020:	619a      	str	r2, [r3, #24]
 8008022:	e060      	b.n	80080e6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	2b04      	cmp	r3, #4
 8008028:	d11c      	bne.n	8008064 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	6818      	ldr	r0, [r3, #0]
 800802e:	68bb      	ldr	r3, [r7, #8]
 8008030:	6819      	ldr	r1, [r3, #0]
 8008032:	68bb      	ldr	r3, [r7, #8]
 8008034:	685a      	ldr	r2, [r3, #4]
 8008036:	68bb      	ldr	r3, [r7, #8]
 8008038:	68db      	ldr	r3, [r3, #12]
 800803a:	f000 fdca 	bl	8008bd2 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	699a      	ldr	r2, [r3, #24]
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800804c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	6999      	ldr	r1, [r3, #24]
 8008054:	68bb      	ldr	r3, [r7, #8]
 8008056:	689b      	ldr	r3, [r3, #8]
 8008058:	021a      	lsls	r2, r3, #8
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	430a      	orrs	r2, r1
 8008060:	619a      	str	r2, [r3, #24]
 8008062:	e040      	b.n	80080e6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	2b08      	cmp	r3, #8
 8008068:	d11b      	bne.n	80080a2 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	6818      	ldr	r0, [r3, #0]
 800806e:	68bb      	ldr	r3, [r7, #8]
 8008070:	6819      	ldr	r1, [r3, #0]
 8008072:	68bb      	ldr	r3, [r7, #8]
 8008074:	685a      	ldr	r2, [r3, #4]
 8008076:	68bb      	ldr	r3, [r7, #8]
 8008078:	68db      	ldr	r3, [r3, #12]
 800807a:	f000 fe17 	bl	8008cac <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	69da      	ldr	r2, [r3, #28]
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	f022 020c 	bic.w	r2, r2, #12
 800808c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	69d9      	ldr	r1, [r3, #28]
 8008094:	68bb      	ldr	r3, [r7, #8]
 8008096:	689a      	ldr	r2, [r3, #8]
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	430a      	orrs	r2, r1
 800809e:	61da      	str	r2, [r3, #28]
 80080a0:	e021      	b.n	80080e6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	2b0c      	cmp	r3, #12
 80080a6:	d11c      	bne.n	80080e2 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	6818      	ldr	r0, [r3, #0]
 80080ac:	68bb      	ldr	r3, [r7, #8]
 80080ae:	6819      	ldr	r1, [r3, #0]
 80080b0:	68bb      	ldr	r3, [r7, #8]
 80080b2:	685a      	ldr	r2, [r3, #4]
 80080b4:	68bb      	ldr	r3, [r7, #8]
 80080b6:	68db      	ldr	r3, [r3, #12]
 80080b8:	f000 fe34 	bl	8008d24 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	69da      	ldr	r2, [r3, #28]
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80080ca:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	69d9      	ldr	r1, [r3, #28]
 80080d2:	68bb      	ldr	r3, [r7, #8]
 80080d4:	689b      	ldr	r3, [r3, #8]
 80080d6:	021a      	lsls	r2, r3, #8
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	430a      	orrs	r2, r1
 80080de:	61da      	str	r2, [r3, #28]
 80080e0:	e001      	b.n	80080e6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80080e2:	2301      	movs	r3, #1
 80080e4:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	2200      	movs	r2, #0
 80080ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80080ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80080f0:	4618      	mov	r0, r3
 80080f2:	3718      	adds	r7, #24
 80080f4:	46bd      	mov	sp, r7
 80080f6:	bd80      	pop	{r7, pc}

080080f8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80080f8:	b580      	push	{r7, lr}
 80080fa:	b086      	sub	sp, #24
 80080fc:	af00      	add	r7, sp, #0
 80080fe:	60f8      	str	r0, [r7, #12]
 8008100:	60b9      	str	r1, [r7, #8]
 8008102:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008104:	2300      	movs	r3, #0
 8008106:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800810e:	2b01      	cmp	r3, #1
 8008110:	d101      	bne.n	8008116 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008112:	2302      	movs	r3, #2
 8008114:	e0ae      	b.n	8008274 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	2201      	movs	r2, #1
 800811a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	2b0c      	cmp	r3, #12
 8008122:	f200 809f 	bhi.w	8008264 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008126:	a201      	add	r2, pc, #4	; (adr r2, 800812c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008128:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800812c:	08008161 	.word	0x08008161
 8008130:	08008265 	.word	0x08008265
 8008134:	08008265 	.word	0x08008265
 8008138:	08008265 	.word	0x08008265
 800813c:	080081a1 	.word	0x080081a1
 8008140:	08008265 	.word	0x08008265
 8008144:	08008265 	.word	0x08008265
 8008148:	08008265 	.word	0x08008265
 800814c:	080081e3 	.word	0x080081e3
 8008150:	08008265 	.word	0x08008265
 8008154:	08008265 	.word	0x08008265
 8008158:	08008265 	.word	0x08008265
 800815c:	08008223 	.word	0x08008223
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	68b9      	ldr	r1, [r7, #8]
 8008166:	4618      	mov	r0, r3
 8008168:	f000 fa7e 	bl	8008668 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	699a      	ldr	r2, [r3, #24]
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	f042 0208 	orr.w	r2, r2, #8
 800817a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	699a      	ldr	r2, [r3, #24]
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	f022 0204 	bic.w	r2, r2, #4
 800818a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	6999      	ldr	r1, [r3, #24]
 8008192:	68bb      	ldr	r3, [r7, #8]
 8008194:	691a      	ldr	r2, [r3, #16]
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	430a      	orrs	r2, r1
 800819c:	619a      	str	r2, [r3, #24]
      break;
 800819e:	e064      	b.n	800826a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	68b9      	ldr	r1, [r7, #8]
 80081a6:	4618      	mov	r0, r3
 80081a8:	f000 fac4 	bl	8008734 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	699a      	ldr	r2, [r3, #24]
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80081ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	699a      	ldr	r2, [r3, #24]
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80081ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	6999      	ldr	r1, [r3, #24]
 80081d2:	68bb      	ldr	r3, [r7, #8]
 80081d4:	691b      	ldr	r3, [r3, #16]
 80081d6:	021a      	lsls	r2, r3, #8
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	430a      	orrs	r2, r1
 80081de:	619a      	str	r2, [r3, #24]
      break;
 80081e0:	e043      	b.n	800826a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	68b9      	ldr	r1, [r7, #8]
 80081e8:	4618      	mov	r0, r3
 80081ea:	f000 fb0f 	bl	800880c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	69da      	ldr	r2, [r3, #28]
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	f042 0208 	orr.w	r2, r2, #8
 80081fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	69da      	ldr	r2, [r3, #28]
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	f022 0204 	bic.w	r2, r2, #4
 800820c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	69d9      	ldr	r1, [r3, #28]
 8008214:	68bb      	ldr	r3, [r7, #8]
 8008216:	691a      	ldr	r2, [r3, #16]
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	430a      	orrs	r2, r1
 800821e:	61da      	str	r2, [r3, #28]
      break;
 8008220:	e023      	b.n	800826a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	68b9      	ldr	r1, [r7, #8]
 8008228:	4618      	mov	r0, r3
 800822a:	f000 fb59 	bl	80088e0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	69da      	ldr	r2, [r3, #28]
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800823c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	69da      	ldr	r2, [r3, #28]
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800824c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	69d9      	ldr	r1, [r3, #28]
 8008254:	68bb      	ldr	r3, [r7, #8]
 8008256:	691b      	ldr	r3, [r3, #16]
 8008258:	021a      	lsls	r2, r3, #8
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	430a      	orrs	r2, r1
 8008260:	61da      	str	r2, [r3, #28]
      break;
 8008262:	e002      	b.n	800826a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008264:	2301      	movs	r3, #1
 8008266:	75fb      	strb	r3, [r7, #23]
      break;
 8008268:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	2200      	movs	r2, #0
 800826e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008272:	7dfb      	ldrb	r3, [r7, #23]
}
 8008274:	4618      	mov	r0, r3
 8008276:	3718      	adds	r7, #24
 8008278:	46bd      	mov	sp, r7
 800827a:	bd80      	pop	{r7, pc}

0800827c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800827c:	b580      	push	{r7, lr}
 800827e:	b084      	sub	sp, #16
 8008280:	af00      	add	r7, sp, #0
 8008282:	6078      	str	r0, [r7, #4]
 8008284:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008286:	2300      	movs	r3, #0
 8008288:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008290:	2b01      	cmp	r3, #1
 8008292:	d101      	bne.n	8008298 <HAL_TIM_ConfigClockSource+0x1c>
 8008294:	2302      	movs	r3, #2
 8008296:	e0b4      	b.n	8008402 <HAL_TIM_ConfigClockSource+0x186>
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	2201      	movs	r2, #1
 800829c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	2202      	movs	r2, #2
 80082a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	689b      	ldr	r3, [r3, #8]
 80082ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80082b0:	68bb      	ldr	r3, [r7, #8]
 80082b2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80082b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80082b8:	68bb      	ldr	r3, [r7, #8]
 80082ba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80082be:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	68ba      	ldr	r2, [r7, #8]
 80082c6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80082c8:	683b      	ldr	r3, [r7, #0]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80082d0:	d03e      	beq.n	8008350 <HAL_TIM_ConfigClockSource+0xd4>
 80082d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80082d6:	f200 8087 	bhi.w	80083e8 <HAL_TIM_ConfigClockSource+0x16c>
 80082da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80082de:	f000 8086 	beq.w	80083ee <HAL_TIM_ConfigClockSource+0x172>
 80082e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80082e6:	d87f      	bhi.n	80083e8 <HAL_TIM_ConfigClockSource+0x16c>
 80082e8:	2b70      	cmp	r3, #112	; 0x70
 80082ea:	d01a      	beq.n	8008322 <HAL_TIM_ConfigClockSource+0xa6>
 80082ec:	2b70      	cmp	r3, #112	; 0x70
 80082ee:	d87b      	bhi.n	80083e8 <HAL_TIM_ConfigClockSource+0x16c>
 80082f0:	2b60      	cmp	r3, #96	; 0x60
 80082f2:	d050      	beq.n	8008396 <HAL_TIM_ConfigClockSource+0x11a>
 80082f4:	2b60      	cmp	r3, #96	; 0x60
 80082f6:	d877      	bhi.n	80083e8 <HAL_TIM_ConfigClockSource+0x16c>
 80082f8:	2b50      	cmp	r3, #80	; 0x50
 80082fa:	d03c      	beq.n	8008376 <HAL_TIM_ConfigClockSource+0xfa>
 80082fc:	2b50      	cmp	r3, #80	; 0x50
 80082fe:	d873      	bhi.n	80083e8 <HAL_TIM_ConfigClockSource+0x16c>
 8008300:	2b40      	cmp	r3, #64	; 0x40
 8008302:	d058      	beq.n	80083b6 <HAL_TIM_ConfigClockSource+0x13a>
 8008304:	2b40      	cmp	r3, #64	; 0x40
 8008306:	d86f      	bhi.n	80083e8 <HAL_TIM_ConfigClockSource+0x16c>
 8008308:	2b30      	cmp	r3, #48	; 0x30
 800830a:	d064      	beq.n	80083d6 <HAL_TIM_ConfigClockSource+0x15a>
 800830c:	2b30      	cmp	r3, #48	; 0x30
 800830e:	d86b      	bhi.n	80083e8 <HAL_TIM_ConfigClockSource+0x16c>
 8008310:	2b20      	cmp	r3, #32
 8008312:	d060      	beq.n	80083d6 <HAL_TIM_ConfigClockSource+0x15a>
 8008314:	2b20      	cmp	r3, #32
 8008316:	d867      	bhi.n	80083e8 <HAL_TIM_ConfigClockSource+0x16c>
 8008318:	2b00      	cmp	r3, #0
 800831a:	d05c      	beq.n	80083d6 <HAL_TIM_ConfigClockSource+0x15a>
 800831c:	2b10      	cmp	r3, #16
 800831e:	d05a      	beq.n	80083d6 <HAL_TIM_ConfigClockSource+0x15a>
 8008320:	e062      	b.n	80083e8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	6818      	ldr	r0, [r3, #0]
 8008326:	683b      	ldr	r3, [r7, #0]
 8008328:	6899      	ldr	r1, [r3, #8]
 800832a:	683b      	ldr	r3, [r7, #0]
 800832c:	685a      	ldr	r2, [r3, #4]
 800832e:	683b      	ldr	r3, [r7, #0]
 8008330:	68db      	ldr	r3, [r3, #12]
 8008332:	f000 fd4f 	bl	8008dd4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	689b      	ldr	r3, [r3, #8]
 800833c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800833e:	68bb      	ldr	r3, [r7, #8]
 8008340:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008344:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	68ba      	ldr	r2, [r7, #8]
 800834c:	609a      	str	r2, [r3, #8]
      break;
 800834e:	e04f      	b.n	80083f0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	6818      	ldr	r0, [r3, #0]
 8008354:	683b      	ldr	r3, [r7, #0]
 8008356:	6899      	ldr	r1, [r3, #8]
 8008358:	683b      	ldr	r3, [r7, #0]
 800835a:	685a      	ldr	r2, [r3, #4]
 800835c:	683b      	ldr	r3, [r7, #0]
 800835e:	68db      	ldr	r3, [r3, #12]
 8008360:	f000 fd38 	bl	8008dd4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	689a      	ldr	r2, [r3, #8]
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008372:	609a      	str	r2, [r3, #8]
      break;
 8008374:	e03c      	b.n	80083f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	6818      	ldr	r0, [r3, #0]
 800837a:	683b      	ldr	r3, [r7, #0]
 800837c:	6859      	ldr	r1, [r3, #4]
 800837e:	683b      	ldr	r3, [r7, #0]
 8008380:	68db      	ldr	r3, [r3, #12]
 8008382:	461a      	mov	r2, r3
 8008384:	f000 fbf6 	bl	8008b74 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	2150      	movs	r1, #80	; 0x50
 800838e:	4618      	mov	r0, r3
 8008390:	f000 fd05 	bl	8008d9e <TIM_ITRx_SetConfig>
      break;
 8008394:	e02c      	b.n	80083f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	6818      	ldr	r0, [r3, #0]
 800839a:	683b      	ldr	r3, [r7, #0]
 800839c:	6859      	ldr	r1, [r3, #4]
 800839e:	683b      	ldr	r3, [r7, #0]
 80083a0:	68db      	ldr	r3, [r3, #12]
 80083a2:	461a      	mov	r2, r3
 80083a4:	f000 fc52 	bl	8008c4c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	2160      	movs	r1, #96	; 0x60
 80083ae:	4618      	mov	r0, r3
 80083b0:	f000 fcf5 	bl	8008d9e <TIM_ITRx_SetConfig>
      break;
 80083b4:	e01c      	b.n	80083f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	6818      	ldr	r0, [r3, #0]
 80083ba:	683b      	ldr	r3, [r7, #0]
 80083bc:	6859      	ldr	r1, [r3, #4]
 80083be:	683b      	ldr	r3, [r7, #0]
 80083c0:	68db      	ldr	r3, [r3, #12]
 80083c2:	461a      	mov	r2, r3
 80083c4:	f000 fbd6 	bl	8008b74 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	2140      	movs	r1, #64	; 0x40
 80083ce:	4618      	mov	r0, r3
 80083d0:	f000 fce5 	bl	8008d9e <TIM_ITRx_SetConfig>
      break;
 80083d4:	e00c      	b.n	80083f0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681a      	ldr	r2, [r3, #0]
 80083da:	683b      	ldr	r3, [r7, #0]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	4619      	mov	r1, r3
 80083e0:	4610      	mov	r0, r2
 80083e2:	f000 fcdc 	bl	8008d9e <TIM_ITRx_SetConfig>
      break;
 80083e6:	e003      	b.n	80083f0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80083e8:	2301      	movs	r3, #1
 80083ea:	73fb      	strb	r3, [r7, #15]
      break;
 80083ec:	e000      	b.n	80083f0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80083ee:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	2201      	movs	r2, #1
 80083f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	2200      	movs	r2, #0
 80083fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008400:	7bfb      	ldrb	r3, [r7, #15]
}
 8008402:	4618      	mov	r0, r3
 8008404:	3710      	adds	r7, #16
 8008406:	46bd      	mov	sp, r7
 8008408:	bd80      	pop	{r7, pc}

0800840a <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800840a:	b580      	push	{r7, lr}
 800840c:	b082      	sub	sp, #8
 800840e:	af00      	add	r7, sp, #0
 8008410:	6078      	str	r0, [r7, #4]
 8008412:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800841a:	2b01      	cmp	r3, #1
 800841c:	d101      	bne.n	8008422 <HAL_TIM_SlaveConfigSynchro+0x18>
 800841e:	2302      	movs	r3, #2
 8008420:	e031      	b.n	8008486 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	2201      	movs	r2, #1
 8008426:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	2202      	movs	r2, #2
 800842e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8008432:	6839      	ldr	r1, [r7, #0]
 8008434:	6878      	ldr	r0, [r7, #4]
 8008436:	f000 faa3 	bl	8008980 <TIM_SlaveTimer_SetConfig>
 800843a:	4603      	mov	r3, r0
 800843c:	2b00      	cmp	r3, #0
 800843e:	d009      	beq.n	8008454 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	2201      	movs	r2, #1
 8008444:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	2200      	movs	r2, #0
 800844c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8008450:	2301      	movs	r3, #1
 8008452:	e018      	b.n	8008486 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	68da      	ldr	r2, [r3, #12]
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008462:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	68da      	ldr	r2, [r3, #12]
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008472:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	2201      	movs	r2, #1
 8008478:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	2200      	movs	r2, #0
 8008480:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008484:	2300      	movs	r3, #0
}
 8008486:	4618      	mov	r0, r3
 8008488:	3708      	adds	r7, #8
 800848a:	46bd      	mov	sp, r7
 800848c:	bd80      	pop	{r7, pc}
	...

08008490 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008490:	b480      	push	{r7}
 8008492:	b085      	sub	sp, #20
 8008494:	af00      	add	r7, sp, #0
 8008496:	6078      	str	r0, [r7, #4]
 8008498:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800849a:	2300      	movs	r3, #0
 800849c:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800849e:	683b      	ldr	r3, [r7, #0]
 80084a0:	2b0c      	cmp	r3, #12
 80084a2:	d831      	bhi.n	8008508 <HAL_TIM_ReadCapturedValue+0x78>
 80084a4:	a201      	add	r2, pc, #4	; (adr r2, 80084ac <HAL_TIM_ReadCapturedValue+0x1c>)
 80084a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084aa:	bf00      	nop
 80084ac:	080084e1 	.word	0x080084e1
 80084b0:	08008509 	.word	0x08008509
 80084b4:	08008509 	.word	0x08008509
 80084b8:	08008509 	.word	0x08008509
 80084bc:	080084eb 	.word	0x080084eb
 80084c0:	08008509 	.word	0x08008509
 80084c4:	08008509 	.word	0x08008509
 80084c8:	08008509 	.word	0x08008509
 80084cc:	080084f5 	.word	0x080084f5
 80084d0:	08008509 	.word	0x08008509
 80084d4:	08008509 	.word	0x08008509
 80084d8:	08008509 	.word	0x08008509
 80084dc:	080084ff 	.word	0x080084ff
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80084e6:	60fb      	str	r3, [r7, #12]

      break;
 80084e8:	e00f      	b.n	800850a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084f0:	60fb      	str	r3, [r7, #12]

      break;
 80084f2:	e00a      	b.n	800850a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80084fa:	60fb      	str	r3, [r7, #12]

      break;
 80084fc:	e005      	b.n	800850a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008504:	60fb      	str	r3, [r7, #12]

      break;
 8008506:	e000      	b.n	800850a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8008508:	bf00      	nop
  }

  return tmpreg;
 800850a:	68fb      	ldr	r3, [r7, #12]
}
 800850c:	4618      	mov	r0, r3
 800850e:	3714      	adds	r7, #20
 8008510:	46bd      	mov	sp, r7
 8008512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008516:	4770      	bx	lr

08008518 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008518:	b480      	push	{r7}
 800851a:	b083      	sub	sp, #12
 800851c:	af00      	add	r7, sp, #0
 800851e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8008520:	bf00      	nop
 8008522:	370c      	adds	r7, #12
 8008524:	46bd      	mov	sp, r7
 8008526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800852a:	4770      	bx	lr

0800852c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800852c:	b480      	push	{r7}
 800852e:	b083      	sub	sp, #12
 8008530:	af00      	add	r7, sp, #0
 8008532:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008534:	bf00      	nop
 8008536:	370c      	adds	r7, #12
 8008538:	46bd      	mov	sp, r7
 800853a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853e:	4770      	bx	lr

08008540 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008540:	b480      	push	{r7}
 8008542:	b083      	sub	sp, #12
 8008544:	af00      	add	r7, sp, #0
 8008546:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008548:	bf00      	nop
 800854a:	370c      	adds	r7, #12
 800854c:	46bd      	mov	sp, r7
 800854e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008552:	4770      	bx	lr

08008554 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008554:	b480      	push	{r7}
 8008556:	b083      	sub	sp, #12
 8008558:	af00      	add	r7, sp, #0
 800855a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800855c:	bf00      	nop
 800855e:	370c      	adds	r7, #12
 8008560:	46bd      	mov	sp, r7
 8008562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008566:	4770      	bx	lr

08008568 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008568:	b480      	push	{r7}
 800856a:	b085      	sub	sp, #20
 800856c:	af00      	add	r7, sp, #0
 800856e:	6078      	str	r0, [r7, #4]
 8008570:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	4a34      	ldr	r2, [pc, #208]	; (800864c <TIM_Base_SetConfig+0xe4>)
 800857c:	4293      	cmp	r3, r2
 800857e:	d00f      	beq.n	80085a0 <TIM_Base_SetConfig+0x38>
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008586:	d00b      	beq.n	80085a0 <TIM_Base_SetConfig+0x38>
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	4a31      	ldr	r2, [pc, #196]	; (8008650 <TIM_Base_SetConfig+0xe8>)
 800858c:	4293      	cmp	r3, r2
 800858e:	d007      	beq.n	80085a0 <TIM_Base_SetConfig+0x38>
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	4a30      	ldr	r2, [pc, #192]	; (8008654 <TIM_Base_SetConfig+0xec>)
 8008594:	4293      	cmp	r3, r2
 8008596:	d003      	beq.n	80085a0 <TIM_Base_SetConfig+0x38>
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	4a2f      	ldr	r2, [pc, #188]	; (8008658 <TIM_Base_SetConfig+0xf0>)
 800859c:	4293      	cmp	r3, r2
 800859e:	d108      	bne.n	80085b2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80085a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80085a8:	683b      	ldr	r3, [r7, #0]
 80085aa:	685b      	ldr	r3, [r3, #4]
 80085ac:	68fa      	ldr	r2, [r7, #12]
 80085ae:	4313      	orrs	r3, r2
 80085b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	4a25      	ldr	r2, [pc, #148]	; (800864c <TIM_Base_SetConfig+0xe4>)
 80085b6:	4293      	cmp	r3, r2
 80085b8:	d01b      	beq.n	80085f2 <TIM_Base_SetConfig+0x8a>
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80085c0:	d017      	beq.n	80085f2 <TIM_Base_SetConfig+0x8a>
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	4a22      	ldr	r2, [pc, #136]	; (8008650 <TIM_Base_SetConfig+0xe8>)
 80085c6:	4293      	cmp	r3, r2
 80085c8:	d013      	beq.n	80085f2 <TIM_Base_SetConfig+0x8a>
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	4a21      	ldr	r2, [pc, #132]	; (8008654 <TIM_Base_SetConfig+0xec>)
 80085ce:	4293      	cmp	r3, r2
 80085d0:	d00f      	beq.n	80085f2 <TIM_Base_SetConfig+0x8a>
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	4a20      	ldr	r2, [pc, #128]	; (8008658 <TIM_Base_SetConfig+0xf0>)
 80085d6:	4293      	cmp	r3, r2
 80085d8:	d00b      	beq.n	80085f2 <TIM_Base_SetConfig+0x8a>
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	4a1f      	ldr	r2, [pc, #124]	; (800865c <TIM_Base_SetConfig+0xf4>)
 80085de:	4293      	cmp	r3, r2
 80085e0:	d007      	beq.n	80085f2 <TIM_Base_SetConfig+0x8a>
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	4a1e      	ldr	r2, [pc, #120]	; (8008660 <TIM_Base_SetConfig+0xf8>)
 80085e6:	4293      	cmp	r3, r2
 80085e8:	d003      	beq.n	80085f2 <TIM_Base_SetConfig+0x8a>
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	4a1d      	ldr	r2, [pc, #116]	; (8008664 <TIM_Base_SetConfig+0xfc>)
 80085ee:	4293      	cmp	r3, r2
 80085f0:	d108      	bne.n	8008604 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80085f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80085fa:	683b      	ldr	r3, [r7, #0]
 80085fc:	68db      	ldr	r3, [r3, #12]
 80085fe:	68fa      	ldr	r2, [r7, #12]
 8008600:	4313      	orrs	r3, r2
 8008602:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800860a:	683b      	ldr	r3, [r7, #0]
 800860c:	695b      	ldr	r3, [r3, #20]
 800860e:	4313      	orrs	r3, r2
 8008610:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	68fa      	ldr	r2, [r7, #12]
 8008616:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008618:	683b      	ldr	r3, [r7, #0]
 800861a:	689a      	ldr	r2, [r3, #8]
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008620:	683b      	ldr	r3, [r7, #0]
 8008622:	681a      	ldr	r2, [r3, #0]
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	4a08      	ldr	r2, [pc, #32]	; (800864c <TIM_Base_SetConfig+0xe4>)
 800862c:	4293      	cmp	r3, r2
 800862e:	d103      	bne.n	8008638 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008630:	683b      	ldr	r3, [r7, #0]
 8008632:	691a      	ldr	r2, [r3, #16]
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	2201      	movs	r2, #1
 800863c:	615a      	str	r2, [r3, #20]
}
 800863e:	bf00      	nop
 8008640:	3714      	adds	r7, #20
 8008642:	46bd      	mov	sp, r7
 8008644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008648:	4770      	bx	lr
 800864a:	bf00      	nop
 800864c:	40010000 	.word	0x40010000
 8008650:	40000400 	.word	0x40000400
 8008654:	40000800 	.word	0x40000800
 8008658:	40000c00 	.word	0x40000c00
 800865c:	40014000 	.word	0x40014000
 8008660:	40014400 	.word	0x40014400
 8008664:	40014800 	.word	0x40014800

08008668 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008668:	b480      	push	{r7}
 800866a:	b087      	sub	sp, #28
 800866c:	af00      	add	r7, sp, #0
 800866e:	6078      	str	r0, [r7, #4]
 8008670:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	6a1b      	ldr	r3, [r3, #32]
 8008676:	f023 0201 	bic.w	r2, r3, #1
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	6a1b      	ldr	r3, [r3, #32]
 8008682:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	685b      	ldr	r3, [r3, #4]
 8008688:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	699b      	ldr	r3, [r3, #24]
 800868e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008696:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	f023 0303 	bic.w	r3, r3, #3
 800869e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80086a0:	683b      	ldr	r3, [r7, #0]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	68fa      	ldr	r2, [r7, #12]
 80086a6:	4313      	orrs	r3, r2
 80086a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80086aa:	697b      	ldr	r3, [r7, #20]
 80086ac:	f023 0302 	bic.w	r3, r3, #2
 80086b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80086b2:	683b      	ldr	r3, [r7, #0]
 80086b4:	689b      	ldr	r3, [r3, #8]
 80086b6:	697a      	ldr	r2, [r7, #20]
 80086b8:	4313      	orrs	r3, r2
 80086ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	4a1c      	ldr	r2, [pc, #112]	; (8008730 <TIM_OC1_SetConfig+0xc8>)
 80086c0:	4293      	cmp	r3, r2
 80086c2:	d10c      	bne.n	80086de <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80086c4:	697b      	ldr	r3, [r7, #20]
 80086c6:	f023 0308 	bic.w	r3, r3, #8
 80086ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80086cc:	683b      	ldr	r3, [r7, #0]
 80086ce:	68db      	ldr	r3, [r3, #12]
 80086d0:	697a      	ldr	r2, [r7, #20]
 80086d2:	4313      	orrs	r3, r2
 80086d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80086d6:	697b      	ldr	r3, [r7, #20]
 80086d8:	f023 0304 	bic.w	r3, r3, #4
 80086dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	4a13      	ldr	r2, [pc, #76]	; (8008730 <TIM_OC1_SetConfig+0xc8>)
 80086e2:	4293      	cmp	r3, r2
 80086e4:	d111      	bne.n	800870a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80086e6:	693b      	ldr	r3, [r7, #16]
 80086e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80086ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80086ee:	693b      	ldr	r3, [r7, #16]
 80086f0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80086f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80086f6:	683b      	ldr	r3, [r7, #0]
 80086f8:	695b      	ldr	r3, [r3, #20]
 80086fa:	693a      	ldr	r2, [r7, #16]
 80086fc:	4313      	orrs	r3, r2
 80086fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008700:	683b      	ldr	r3, [r7, #0]
 8008702:	699b      	ldr	r3, [r3, #24]
 8008704:	693a      	ldr	r2, [r7, #16]
 8008706:	4313      	orrs	r3, r2
 8008708:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	693a      	ldr	r2, [r7, #16]
 800870e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	68fa      	ldr	r2, [r7, #12]
 8008714:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008716:	683b      	ldr	r3, [r7, #0]
 8008718:	685a      	ldr	r2, [r3, #4]
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	697a      	ldr	r2, [r7, #20]
 8008722:	621a      	str	r2, [r3, #32]
}
 8008724:	bf00      	nop
 8008726:	371c      	adds	r7, #28
 8008728:	46bd      	mov	sp, r7
 800872a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800872e:	4770      	bx	lr
 8008730:	40010000 	.word	0x40010000

08008734 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008734:	b480      	push	{r7}
 8008736:	b087      	sub	sp, #28
 8008738:	af00      	add	r7, sp, #0
 800873a:	6078      	str	r0, [r7, #4]
 800873c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	6a1b      	ldr	r3, [r3, #32]
 8008742:	f023 0210 	bic.w	r2, r3, #16
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	6a1b      	ldr	r3, [r3, #32]
 800874e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	685b      	ldr	r3, [r3, #4]
 8008754:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	699b      	ldr	r3, [r3, #24]
 800875a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008762:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800876a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800876c:	683b      	ldr	r3, [r7, #0]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	021b      	lsls	r3, r3, #8
 8008772:	68fa      	ldr	r2, [r7, #12]
 8008774:	4313      	orrs	r3, r2
 8008776:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008778:	697b      	ldr	r3, [r7, #20]
 800877a:	f023 0320 	bic.w	r3, r3, #32
 800877e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008780:	683b      	ldr	r3, [r7, #0]
 8008782:	689b      	ldr	r3, [r3, #8]
 8008784:	011b      	lsls	r3, r3, #4
 8008786:	697a      	ldr	r2, [r7, #20]
 8008788:	4313      	orrs	r3, r2
 800878a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	4a1e      	ldr	r2, [pc, #120]	; (8008808 <TIM_OC2_SetConfig+0xd4>)
 8008790:	4293      	cmp	r3, r2
 8008792:	d10d      	bne.n	80087b0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008794:	697b      	ldr	r3, [r7, #20]
 8008796:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800879a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800879c:	683b      	ldr	r3, [r7, #0]
 800879e:	68db      	ldr	r3, [r3, #12]
 80087a0:	011b      	lsls	r3, r3, #4
 80087a2:	697a      	ldr	r2, [r7, #20]
 80087a4:	4313      	orrs	r3, r2
 80087a6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80087a8:	697b      	ldr	r3, [r7, #20]
 80087aa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80087ae:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	4a15      	ldr	r2, [pc, #84]	; (8008808 <TIM_OC2_SetConfig+0xd4>)
 80087b4:	4293      	cmp	r3, r2
 80087b6:	d113      	bne.n	80087e0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80087b8:	693b      	ldr	r3, [r7, #16]
 80087ba:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80087be:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80087c0:	693b      	ldr	r3, [r7, #16]
 80087c2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80087c6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80087c8:	683b      	ldr	r3, [r7, #0]
 80087ca:	695b      	ldr	r3, [r3, #20]
 80087cc:	009b      	lsls	r3, r3, #2
 80087ce:	693a      	ldr	r2, [r7, #16]
 80087d0:	4313      	orrs	r3, r2
 80087d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80087d4:	683b      	ldr	r3, [r7, #0]
 80087d6:	699b      	ldr	r3, [r3, #24]
 80087d8:	009b      	lsls	r3, r3, #2
 80087da:	693a      	ldr	r2, [r7, #16]
 80087dc:	4313      	orrs	r3, r2
 80087de:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	693a      	ldr	r2, [r7, #16]
 80087e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	68fa      	ldr	r2, [r7, #12]
 80087ea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80087ec:	683b      	ldr	r3, [r7, #0]
 80087ee:	685a      	ldr	r2, [r3, #4]
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	697a      	ldr	r2, [r7, #20]
 80087f8:	621a      	str	r2, [r3, #32]
}
 80087fa:	bf00      	nop
 80087fc:	371c      	adds	r7, #28
 80087fe:	46bd      	mov	sp, r7
 8008800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008804:	4770      	bx	lr
 8008806:	bf00      	nop
 8008808:	40010000 	.word	0x40010000

0800880c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800880c:	b480      	push	{r7}
 800880e:	b087      	sub	sp, #28
 8008810:	af00      	add	r7, sp, #0
 8008812:	6078      	str	r0, [r7, #4]
 8008814:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	6a1b      	ldr	r3, [r3, #32]
 800881a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	6a1b      	ldr	r3, [r3, #32]
 8008826:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	685b      	ldr	r3, [r3, #4]
 800882c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	69db      	ldr	r3, [r3, #28]
 8008832:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800883a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	f023 0303 	bic.w	r3, r3, #3
 8008842:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008844:	683b      	ldr	r3, [r7, #0]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	68fa      	ldr	r2, [r7, #12]
 800884a:	4313      	orrs	r3, r2
 800884c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800884e:	697b      	ldr	r3, [r7, #20]
 8008850:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008854:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008856:	683b      	ldr	r3, [r7, #0]
 8008858:	689b      	ldr	r3, [r3, #8]
 800885a:	021b      	lsls	r3, r3, #8
 800885c:	697a      	ldr	r2, [r7, #20]
 800885e:	4313      	orrs	r3, r2
 8008860:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	4a1d      	ldr	r2, [pc, #116]	; (80088dc <TIM_OC3_SetConfig+0xd0>)
 8008866:	4293      	cmp	r3, r2
 8008868:	d10d      	bne.n	8008886 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800886a:	697b      	ldr	r3, [r7, #20]
 800886c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008870:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008872:	683b      	ldr	r3, [r7, #0]
 8008874:	68db      	ldr	r3, [r3, #12]
 8008876:	021b      	lsls	r3, r3, #8
 8008878:	697a      	ldr	r2, [r7, #20]
 800887a:	4313      	orrs	r3, r2
 800887c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800887e:	697b      	ldr	r3, [r7, #20]
 8008880:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008884:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	4a14      	ldr	r2, [pc, #80]	; (80088dc <TIM_OC3_SetConfig+0xd0>)
 800888a:	4293      	cmp	r3, r2
 800888c:	d113      	bne.n	80088b6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800888e:	693b      	ldr	r3, [r7, #16]
 8008890:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008894:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008896:	693b      	ldr	r3, [r7, #16]
 8008898:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800889c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800889e:	683b      	ldr	r3, [r7, #0]
 80088a0:	695b      	ldr	r3, [r3, #20]
 80088a2:	011b      	lsls	r3, r3, #4
 80088a4:	693a      	ldr	r2, [r7, #16]
 80088a6:	4313      	orrs	r3, r2
 80088a8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80088aa:	683b      	ldr	r3, [r7, #0]
 80088ac:	699b      	ldr	r3, [r3, #24]
 80088ae:	011b      	lsls	r3, r3, #4
 80088b0:	693a      	ldr	r2, [r7, #16]
 80088b2:	4313      	orrs	r3, r2
 80088b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	693a      	ldr	r2, [r7, #16]
 80088ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	68fa      	ldr	r2, [r7, #12]
 80088c0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80088c2:	683b      	ldr	r3, [r7, #0]
 80088c4:	685a      	ldr	r2, [r3, #4]
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	697a      	ldr	r2, [r7, #20]
 80088ce:	621a      	str	r2, [r3, #32]
}
 80088d0:	bf00      	nop
 80088d2:	371c      	adds	r7, #28
 80088d4:	46bd      	mov	sp, r7
 80088d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088da:	4770      	bx	lr
 80088dc:	40010000 	.word	0x40010000

080088e0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80088e0:	b480      	push	{r7}
 80088e2:	b087      	sub	sp, #28
 80088e4:	af00      	add	r7, sp, #0
 80088e6:	6078      	str	r0, [r7, #4]
 80088e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	6a1b      	ldr	r3, [r3, #32]
 80088ee:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	6a1b      	ldr	r3, [r3, #32]
 80088fa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	685b      	ldr	r3, [r3, #4]
 8008900:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	69db      	ldr	r3, [r3, #28]
 8008906:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800890e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008916:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008918:	683b      	ldr	r3, [r7, #0]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	021b      	lsls	r3, r3, #8
 800891e:	68fa      	ldr	r2, [r7, #12]
 8008920:	4313      	orrs	r3, r2
 8008922:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008924:	693b      	ldr	r3, [r7, #16]
 8008926:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800892a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800892c:	683b      	ldr	r3, [r7, #0]
 800892e:	689b      	ldr	r3, [r3, #8]
 8008930:	031b      	lsls	r3, r3, #12
 8008932:	693a      	ldr	r2, [r7, #16]
 8008934:	4313      	orrs	r3, r2
 8008936:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	4a10      	ldr	r2, [pc, #64]	; (800897c <TIM_OC4_SetConfig+0x9c>)
 800893c:	4293      	cmp	r3, r2
 800893e:	d109      	bne.n	8008954 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008940:	697b      	ldr	r3, [r7, #20]
 8008942:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008946:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008948:	683b      	ldr	r3, [r7, #0]
 800894a:	695b      	ldr	r3, [r3, #20]
 800894c:	019b      	lsls	r3, r3, #6
 800894e:	697a      	ldr	r2, [r7, #20]
 8008950:	4313      	orrs	r3, r2
 8008952:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	697a      	ldr	r2, [r7, #20]
 8008958:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	68fa      	ldr	r2, [r7, #12]
 800895e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008960:	683b      	ldr	r3, [r7, #0]
 8008962:	685a      	ldr	r2, [r3, #4]
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	693a      	ldr	r2, [r7, #16]
 800896c:	621a      	str	r2, [r3, #32]
}
 800896e:	bf00      	nop
 8008970:	371c      	adds	r7, #28
 8008972:	46bd      	mov	sp, r7
 8008974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008978:	4770      	bx	lr
 800897a:	bf00      	nop
 800897c:	40010000 	.word	0x40010000

08008980 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8008980:	b580      	push	{r7, lr}
 8008982:	b086      	sub	sp, #24
 8008984:	af00      	add	r7, sp, #0
 8008986:	6078      	str	r0, [r7, #4]
 8008988:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800898a:	2300      	movs	r3, #0
 800898c:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	689b      	ldr	r3, [r3, #8]
 8008994:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008996:	693b      	ldr	r3, [r7, #16]
 8008998:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800899c:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800899e:	683b      	ldr	r3, [r7, #0]
 80089a0:	685b      	ldr	r3, [r3, #4]
 80089a2:	693a      	ldr	r2, [r7, #16]
 80089a4:	4313      	orrs	r3, r2
 80089a6:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80089a8:	693b      	ldr	r3, [r7, #16]
 80089aa:	f023 0307 	bic.w	r3, r3, #7
 80089ae:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80089b0:	683b      	ldr	r3, [r7, #0]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	693a      	ldr	r2, [r7, #16]
 80089b6:	4313      	orrs	r3, r2
 80089b8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	693a      	ldr	r2, [r7, #16]
 80089c0:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80089c2:	683b      	ldr	r3, [r7, #0]
 80089c4:	685b      	ldr	r3, [r3, #4]
 80089c6:	2b70      	cmp	r3, #112	; 0x70
 80089c8:	d01a      	beq.n	8008a00 <TIM_SlaveTimer_SetConfig+0x80>
 80089ca:	2b70      	cmp	r3, #112	; 0x70
 80089cc:	d860      	bhi.n	8008a90 <TIM_SlaveTimer_SetConfig+0x110>
 80089ce:	2b60      	cmp	r3, #96	; 0x60
 80089d0:	d054      	beq.n	8008a7c <TIM_SlaveTimer_SetConfig+0xfc>
 80089d2:	2b60      	cmp	r3, #96	; 0x60
 80089d4:	d85c      	bhi.n	8008a90 <TIM_SlaveTimer_SetConfig+0x110>
 80089d6:	2b50      	cmp	r3, #80	; 0x50
 80089d8:	d046      	beq.n	8008a68 <TIM_SlaveTimer_SetConfig+0xe8>
 80089da:	2b50      	cmp	r3, #80	; 0x50
 80089dc:	d858      	bhi.n	8008a90 <TIM_SlaveTimer_SetConfig+0x110>
 80089de:	2b40      	cmp	r3, #64	; 0x40
 80089e0:	d019      	beq.n	8008a16 <TIM_SlaveTimer_SetConfig+0x96>
 80089e2:	2b40      	cmp	r3, #64	; 0x40
 80089e4:	d854      	bhi.n	8008a90 <TIM_SlaveTimer_SetConfig+0x110>
 80089e6:	2b30      	cmp	r3, #48	; 0x30
 80089e8:	d055      	beq.n	8008a96 <TIM_SlaveTimer_SetConfig+0x116>
 80089ea:	2b30      	cmp	r3, #48	; 0x30
 80089ec:	d850      	bhi.n	8008a90 <TIM_SlaveTimer_SetConfig+0x110>
 80089ee:	2b20      	cmp	r3, #32
 80089f0:	d051      	beq.n	8008a96 <TIM_SlaveTimer_SetConfig+0x116>
 80089f2:	2b20      	cmp	r3, #32
 80089f4:	d84c      	bhi.n	8008a90 <TIM_SlaveTimer_SetConfig+0x110>
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d04d      	beq.n	8008a96 <TIM_SlaveTimer_SetConfig+0x116>
 80089fa:	2b10      	cmp	r3, #16
 80089fc:	d04b      	beq.n	8008a96 <TIM_SlaveTimer_SetConfig+0x116>
 80089fe:	e047      	b.n	8008a90 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	6818      	ldr	r0, [r3, #0]
 8008a04:	683b      	ldr	r3, [r7, #0]
 8008a06:	68d9      	ldr	r1, [r3, #12]
 8008a08:	683b      	ldr	r3, [r7, #0]
 8008a0a:	689a      	ldr	r2, [r3, #8]
 8008a0c:	683b      	ldr	r3, [r7, #0]
 8008a0e:	691b      	ldr	r3, [r3, #16]
 8008a10:	f000 f9e0 	bl	8008dd4 <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 8008a14:	e040      	b.n	8008a98 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8008a16:	683b      	ldr	r3, [r7, #0]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	2b05      	cmp	r3, #5
 8008a1c:	d101      	bne.n	8008a22 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8008a1e:	2301      	movs	r3, #1
 8008a20:	e03b      	b.n	8008a9a <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	6a1b      	ldr	r3, [r3, #32]
 8008a28:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	6a1a      	ldr	r2, [r3, #32]
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	f022 0201 	bic.w	r2, r2, #1
 8008a38:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	699b      	ldr	r3, [r3, #24]
 8008a40:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008a42:	68bb      	ldr	r3, [r7, #8]
 8008a44:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008a48:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8008a4a:	683b      	ldr	r3, [r7, #0]
 8008a4c:	691b      	ldr	r3, [r3, #16]
 8008a4e:	011b      	lsls	r3, r3, #4
 8008a50:	68ba      	ldr	r2, [r7, #8]
 8008a52:	4313      	orrs	r3, r2
 8008a54:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	68ba      	ldr	r2, [r7, #8]
 8008a5c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	68fa      	ldr	r2, [r7, #12]
 8008a64:	621a      	str	r2, [r3, #32]
      break;
 8008a66:	e017      	b.n	8008a98 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	6818      	ldr	r0, [r3, #0]
 8008a6c:	683b      	ldr	r3, [r7, #0]
 8008a6e:	6899      	ldr	r1, [r3, #8]
 8008a70:	683b      	ldr	r3, [r7, #0]
 8008a72:	691b      	ldr	r3, [r3, #16]
 8008a74:	461a      	mov	r2, r3
 8008a76:	f000 f87d 	bl	8008b74 <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8008a7a:	e00d      	b.n	8008a98 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	6818      	ldr	r0, [r3, #0]
 8008a80:	683b      	ldr	r3, [r7, #0]
 8008a82:	6899      	ldr	r1, [r3, #8]
 8008a84:	683b      	ldr	r3, [r7, #0]
 8008a86:	691b      	ldr	r3, [r3, #16]
 8008a88:	461a      	mov	r2, r3
 8008a8a:	f000 f8df 	bl	8008c4c <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8008a8e:	e003      	b.n	8008a98 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8008a90:	2301      	movs	r3, #1
 8008a92:	75fb      	strb	r3, [r7, #23]
      break;
 8008a94:	e000      	b.n	8008a98 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8008a96:	bf00      	nop
  }

  return status;
 8008a98:	7dfb      	ldrb	r3, [r7, #23]
}
 8008a9a:	4618      	mov	r0, r3
 8008a9c:	3718      	adds	r7, #24
 8008a9e:	46bd      	mov	sp, r7
 8008aa0:	bd80      	pop	{r7, pc}
	...

08008aa4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8008aa4:	b480      	push	{r7}
 8008aa6:	b087      	sub	sp, #28
 8008aa8:	af00      	add	r7, sp, #0
 8008aaa:	60f8      	str	r0, [r7, #12]
 8008aac:	60b9      	str	r1, [r7, #8]
 8008aae:	607a      	str	r2, [r7, #4]
 8008ab0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	6a1b      	ldr	r3, [r3, #32]
 8008ab6:	f023 0201 	bic.w	r2, r3, #1
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	699b      	ldr	r3, [r3, #24]
 8008ac2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	6a1b      	ldr	r3, [r3, #32]
 8008ac8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	4a24      	ldr	r2, [pc, #144]	; (8008b60 <TIM_TI1_SetConfig+0xbc>)
 8008ace:	4293      	cmp	r3, r2
 8008ad0:	d013      	beq.n	8008afa <TIM_TI1_SetConfig+0x56>
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008ad8:	d00f      	beq.n	8008afa <TIM_TI1_SetConfig+0x56>
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	4a21      	ldr	r2, [pc, #132]	; (8008b64 <TIM_TI1_SetConfig+0xc0>)
 8008ade:	4293      	cmp	r3, r2
 8008ae0:	d00b      	beq.n	8008afa <TIM_TI1_SetConfig+0x56>
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	4a20      	ldr	r2, [pc, #128]	; (8008b68 <TIM_TI1_SetConfig+0xc4>)
 8008ae6:	4293      	cmp	r3, r2
 8008ae8:	d007      	beq.n	8008afa <TIM_TI1_SetConfig+0x56>
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	4a1f      	ldr	r2, [pc, #124]	; (8008b6c <TIM_TI1_SetConfig+0xc8>)
 8008aee:	4293      	cmp	r3, r2
 8008af0:	d003      	beq.n	8008afa <TIM_TI1_SetConfig+0x56>
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	4a1e      	ldr	r2, [pc, #120]	; (8008b70 <TIM_TI1_SetConfig+0xcc>)
 8008af6:	4293      	cmp	r3, r2
 8008af8:	d101      	bne.n	8008afe <TIM_TI1_SetConfig+0x5a>
 8008afa:	2301      	movs	r3, #1
 8008afc:	e000      	b.n	8008b00 <TIM_TI1_SetConfig+0x5c>
 8008afe:	2300      	movs	r3, #0
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d008      	beq.n	8008b16 <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8008b04:	697b      	ldr	r3, [r7, #20]
 8008b06:	f023 0303 	bic.w	r3, r3, #3
 8008b0a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8008b0c:	697a      	ldr	r2, [r7, #20]
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	4313      	orrs	r3, r2
 8008b12:	617b      	str	r3, [r7, #20]
 8008b14:	e003      	b.n	8008b1e <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8008b16:	697b      	ldr	r3, [r7, #20]
 8008b18:	f043 0301 	orr.w	r3, r3, #1
 8008b1c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008b1e:	697b      	ldr	r3, [r7, #20]
 8008b20:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008b24:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8008b26:	683b      	ldr	r3, [r7, #0]
 8008b28:	011b      	lsls	r3, r3, #4
 8008b2a:	b2db      	uxtb	r3, r3
 8008b2c:	697a      	ldr	r2, [r7, #20]
 8008b2e:	4313      	orrs	r3, r2
 8008b30:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008b32:	693b      	ldr	r3, [r7, #16]
 8008b34:	f023 030a 	bic.w	r3, r3, #10
 8008b38:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8008b3a:	68bb      	ldr	r3, [r7, #8]
 8008b3c:	f003 030a 	and.w	r3, r3, #10
 8008b40:	693a      	ldr	r2, [r7, #16]
 8008b42:	4313      	orrs	r3, r2
 8008b44:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	697a      	ldr	r2, [r7, #20]
 8008b4a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	693a      	ldr	r2, [r7, #16]
 8008b50:	621a      	str	r2, [r3, #32]
}
 8008b52:	bf00      	nop
 8008b54:	371c      	adds	r7, #28
 8008b56:	46bd      	mov	sp, r7
 8008b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b5c:	4770      	bx	lr
 8008b5e:	bf00      	nop
 8008b60:	40010000 	.word	0x40010000
 8008b64:	40000400 	.word	0x40000400
 8008b68:	40000800 	.word	0x40000800
 8008b6c:	40000c00 	.word	0x40000c00
 8008b70:	40014000 	.word	0x40014000

08008b74 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008b74:	b480      	push	{r7}
 8008b76:	b087      	sub	sp, #28
 8008b78:	af00      	add	r7, sp, #0
 8008b7a:	60f8      	str	r0, [r7, #12]
 8008b7c:	60b9      	str	r1, [r7, #8]
 8008b7e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	6a1b      	ldr	r3, [r3, #32]
 8008b84:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	6a1b      	ldr	r3, [r3, #32]
 8008b8a:	f023 0201 	bic.w	r2, r3, #1
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	699b      	ldr	r3, [r3, #24]
 8008b96:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008b98:	693b      	ldr	r3, [r7, #16]
 8008b9a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008b9e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	011b      	lsls	r3, r3, #4
 8008ba4:	693a      	ldr	r2, [r7, #16]
 8008ba6:	4313      	orrs	r3, r2
 8008ba8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008baa:	697b      	ldr	r3, [r7, #20]
 8008bac:	f023 030a 	bic.w	r3, r3, #10
 8008bb0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008bb2:	697a      	ldr	r2, [r7, #20]
 8008bb4:	68bb      	ldr	r3, [r7, #8]
 8008bb6:	4313      	orrs	r3, r2
 8008bb8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	693a      	ldr	r2, [r7, #16]
 8008bbe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	697a      	ldr	r2, [r7, #20]
 8008bc4:	621a      	str	r2, [r3, #32]
}
 8008bc6:	bf00      	nop
 8008bc8:	371c      	adds	r7, #28
 8008bca:	46bd      	mov	sp, r7
 8008bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd0:	4770      	bx	lr

08008bd2 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008bd2:	b480      	push	{r7}
 8008bd4:	b087      	sub	sp, #28
 8008bd6:	af00      	add	r7, sp, #0
 8008bd8:	60f8      	str	r0, [r7, #12]
 8008bda:	60b9      	str	r1, [r7, #8]
 8008bdc:	607a      	str	r2, [r7, #4]
 8008bde:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	6a1b      	ldr	r3, [r3, #32]
 8008be4:	f023 0210 	bic.w	r2, r3, #16
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	699b      	ldr	r3, [r3, #24]
 8008bf0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	6a1b      	ldr	r3, [r3, #32]
 8008bf6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8008bf8:	697b      	ldr	r3, [r7, #20]
 8008bfa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008bfe:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	021b      	lsls	r3, r3, #8
 8008c04:	697a      	ldr	r2, [r7, #20]
 8008c06:	4313      	orrs	r3, r2
 8008c08:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008c0a:	697b      	ldr	r3, [r7, #20]
 8008c0c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008c10:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8008c12:	683b      	ldr	r3, [r7, #0]
 8008c14:	031b      	lsls	r3, r3, #12
 8008c16:	b29b      	uxth	r3, r3
 8008c18:	697a      	ldr	r2, [r7, #20]
 8008c1a:	4313      	orrs	r3, r2
 8008c1c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008c1e:	693b      	ldr	r3, [r7, #16]
 8008c20:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008c24:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8008c26:	68bb      	ldr	r3, [r7, #8]
 8008c28:	011b      	lsls	r3, r3, #4
 8008c2a:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8008c2e:	693a      	ldr	r2, [r7, #16]
 8008c30:	4313      	orrs	r3, r2
 8008c32:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	697a      	ldr	r2, [r7, #20]
 8008c38:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	693a      	ldr	r2, [r7, #16]
 8008c3e:	621a      	str	r2, [r3, #32]
}
 8008c40:	bf00      	nop
 8008c42:	371c      	adds	r7, #28
 8008c44:	46bd      	mov	sp, r7
 8008c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c4a:	4770      	bx	lr

08008c4c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008c4c:	b480      	push	{r7}
 8008c4e:	b087      	sub	sp, #28
 8008c50:	af00      	add	r7, sp, #0
 8008c52:	60f8      	str	r0, [r7, #12]
 8008c54:	60b9      	str	r1, [r7, #8]
 8008c56:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	6a1b      	ldr	r3, [r3, #32]
 8008c5c:	f023 0210 	bic.w	r2, r3, #16
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	699b      	ldr	r3, [r3, #24]
 8008c68:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	6a1b      	ldr	r3, [r3, #32]
 8008c6e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008c70:	697b      	ldr	r3, [r7, #20]
 8008c72:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008c76:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	031b      	lsls	r3, r3, #12
 8008c7c:	697a      	ldr	r2, [r7, #20]
 8008c7e:	4313      	orrs	r3, r2
 8008c80:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008c82:	693b      	ldr	r3, [r7, #16]
 8008c84:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008c88:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008c8a:	68bb      	ldr	r3, [r7, #8]
 8008c8c:	011b      	lsls	r3, r3, #4
 8008c8e:	693a      	ldr	r2, [r7, #16]
 8008c90:	4313      	orrs	r3, r2
 8008c92:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	697a      	ldr	r2, [r7, #20]
 8008c98:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	693a      	ldr	r2, [r7, #16]
 8008c9e:	621a      	str	r2, [r3, #32]
}
 8008ca0:	bf00      	nop
 8008ca2:	371c      	adds	r7, #28
 8008ca4:	46bd      	mov	sp, r7
 8008ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008caa:	4770      	bx	lr

08008cac <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008cac:	b480      	push	{r7}
 8008cae:	b087      	sub	sp, #28
 8008cb0:	af00      	add	r7, sp, #0
 8008cb2:	60f8      	str	r0, [r7, #12]
 8008cb4:	60b9      	str	r1, [r7, #8]
 8008cb6:	607a      	str	r2, [r7, #4]
 8008cb8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	6a1b      	ldr	r3, [r3, #32]
 8008cbe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	69db      	ldr	r3, [r3, #28]
 8008cca:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	6a1b      	ldr	r3, [r3, #32]
 8008cd0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8008cd2:	697b      	ldr	r3, [r7, #20]
 8008cd4:	f023 0303 	bic.w	r3, r3, #3
 8008cd8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8008cda:	697a      	ldr	r2, [r7, #20]
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	4313      	orrs	r3, r2
 8008ce0:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8008ce2:	697b      	ldr	r3, [r7, #20]
 8008ce4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008ce8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8008cea:	683b      	ldr	r3, [r7, #0]
 8008cec:	011b      	lsls	r3, r3, #4
 8008cee:	b2db      	uxtb	r3, r3
 8008cf0:	697a      	ldr	r2, [r7, #20]
 8008cf2:	4313      	orrs	r3, r2
 8008cf4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8008cf6:	693b      	ldr	r3, [r7, #16]
 8008cf8:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8008cfc:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8008cfe:	68bb      	ldr	r3, [r7, #8]
 8008d00:	021b      	lsls	r3, r3, #8
 8008d02:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8008d06:	693a      	ldr	r2, [r7, #16]
 8008d08:	4313      	orrs	r3, r2
 8008d0a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	697a      	ldr	r2, [r7, #20]
 8008d10:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	693a      	ldr	r2, [r7, #16]
 8008d16:	621a      	str	r2, [r3, #32]
}
 8008d18:	bf00      	nop
 8008d1a:	371c      	adds	r7, #28
 8008d1c:	46bd      	mov	sp, r7
 8008d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d22:	4770      	bx	lr

08008d24 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008d24:	b480      	push	{r7}
 8008d26:	b087      	sub	sp, #28
 8008d28:	af00      	add	r7, sp, #0
 8008d2a:	60f8      	str	r0, [r7, #12]
 8008d2c:	60b9      	str	r1, [r7, #8]
 8008d2e:	607a      	str	r2, [r7, #4]
 8008d30:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	6a1b      	ldr	r3, [r3, #32]
 8008d36:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	69db      	ldr	r3, [r3, #28]
 8008d42:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	6a1b      	ldr	r3, [r3, #32]
 8008d48:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8008d4a:	697b      	ldr	r3, [r7, #20]
 8008d4c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008d50:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	021b      	lsls	r3, r3, #8
 8008d56:	697a      	ldr	r2, [r7, #20]
 8008d58:	4313      	orrs	r3, r2
 8008d5a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008d5c:	697b      	ldr	r3, [r7, #20]
 8008d5e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008d62:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008d64:	683b      	ldr	r3, [r7, #0]
 8008d66:	031b      	lsls	r3, r3, #12
 8008d68:	b29b      	uxth	r3, r3
 8008d6a:	697a      	ldr	r2, [r7, #20]
 8008d6c:	4313      	orrs	r3, r2
 8008d6e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8008d70:	693b      	ldr	r3, [r7, #16]
 8008d72:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8008d76:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8008d78:	68bb      	ldr	r3, [r7, #8]
 8008d7a:	031b      	lsls	r3, r3, #12
 8008d7c:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8008d80:	693a      	ldr	r2, [r7, #16]
 8008d82:	4313      	orrs	r3, r2
 8008d84:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	697a      	ldr	r2, [r7, #20]
 8008d8a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	693a      	ldr	r2, [r7, #16]
 8008d90:	621a      	str	r2, [r3, #32]
}
 8008d92:	bf00      	nop
 8008d94:	371c      	adds	r7, #28
 8008d96:	46bd      	mov	sp, r7
 8008d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d9c:	4770      	bx	lr

08008d9e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008d9e:	b480      	push	{r7}
 8008da0:	b085      	sub	sp, #20
 8008da2:	af00      	add	r7, sp, #0
 8008da4:	6078      	str	r0, [r7, #4]
 8008da6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	689b      	ldr	r3, [r3, #8]
 8008dac:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008db4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008db6:	683a      	ldr	r2, [r7, #0]
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	4313      	orrs	r3, r2
 8008dbc:	f043 0307 	orr.w	r3, r3, #7
 8008dc0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	68fa      	ldr	r2, [r7, #12]
 8008dc6:	609a      	str	r2, [r3, #8]
}
 8008dc8:	bf00      	nop
 8008dca:	3714      	adds	r7, #20
 8008dcc:	46bd      	mov	sp, r7
 8008dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd2:	4770      	bx	lr

08008dd4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008dd4:	b480      	push	{r7}
 8008dd6:	b087      	sub	sp, #28
 8008dd8:	af00      	add	r7, sp, #0
 8008dda:	60f8      	str	r0, [r7, #12]
 8008ddc:	60b9      	str	r1, [r7, #8]
 8008dde:	607a      	str	r2, [r7, #4]
 8008de0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	689b      	ldr	r3, [r3, #8]
 8008de6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008de8:	697b      	ldr	r3, [r7, #20]
 8008dea:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008dee:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008df0:	683b      	ldr	r3, [r7, #0]
 8008df2:	021a      	lsls	r2, r3, #8
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	431a      	orrs	r2, r3
 8008df8:	68bb      	ldr	r3, [r7, #8]
 8008dfa:	4313      	orrs	r3, r2
 8008dfc:	697a      	ldr	r2, [r7, #20]
 8008dfe:	4313      	orrs	r3, r2
 8008e00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	697a      	ldr	r2, [r7, #20]
 8008e06:	609a      	str	r2, [r3, #8]
}
 8008e08:	bf00      	nop
 8008e0a:	371c      	adds	r7, #28
 8008e0c:	46bd      	mov	sp, r7
 8008e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e12:	4770      	bx	lr

08008e14 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008e14:	b480      	push	{r7}
 8008e16:	b087      	sub	sp, #28
 8008e18:	af00      	add	r7, sp, #0
 8008e1a:	60f8      	str	r0, [r7, #12]
 8008e1c:	60b9      	str	r1, [r7, #8]
 8008e1e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008e20:	68bb      	ldr	r3, [r7, #8]
 8008e22:	f003 031f 	and.w	r3, r3, #31
 8008e26:	2201      	movs	r2, #1
 8008e28:	fa02 f303 	lsl.w	r3, r2, r3
 8008e2c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	6a1a      	ldr	r2, [r3, #32]
 8008e32:	697b      	ldr	r3, [r7, #20]
 8008e34:	43db      	mvns	r3, r3
 8008e36:	401a      	ands	r2, r3
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	6a1a      	ldr	r2, [r3, #32]
 8008e40:	68bb      	ldr	r3, [r7, #8]
 8008e42:	f003 031f 	and.w	r3, r3, #31
 8008e46:	6879      	ldr	r1, [r7, #4]
 8008e48:	fa01 f303 	lsl.w	r3, r1, r3
 8008e4c:	431a      	orrs	r2, r3
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	621a      	str	r2, [r3, #32]
}
 8008e52:	bf00      	nop
 8008e54:	371c      	adds	r7, #28
 8008e56:	46bd      	mov	sp, r7
 8008e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e5c:	4770      	bx	lr
	...

08008e60 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008e60:	b480      	push	{r7}
 8008e62:	b085      	sub	sp, #20
 8008e64:	af00      	add	r7, sp, #0
 8008e66:	6078      	str	r0, [r7, #4]
 8008e68:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008e70:	2b01      	cmp	r3, #1
 8008e72:	d101      	bne.n	8008e78 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008e74:	2302      	movs	r3, #2
 8008e76:	e050      	b.n	8008f1a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	2201      	movs	r2, #1
 8008e7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	2202      	movs	r2, #2
 8008e84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	685b      	ldr	r3, [r3, #4]
 8008e8e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	689b      	ldr	r3, [r3, #8]
 8008e96:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e9e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008ea0:	683b      	ldr	r3, [r7, #0]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	68fa      	ldr	r2, [r7, #12]
 8008ea6:	4313      	orrs	r3, r2
 8008ea8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	68fa      	ldr	r2, [r7, #12]
 8008eb0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	4a1c      	ldr	r2, [pc, #112]	; (8008f28 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8008eb8:	4293      	cmp	r3, r2
 8008eba:	d018      	beq.n	8008eee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008ec4:	d013      	beq.n	8008eee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	4a18      	ldr	r2, [pc, #96]	; (8008f2c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8008ecc:	4293      	cmp	r3, r2
 8008ece:	d00e      	beq.n	8008eee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	4a16      	ldr	r2, [pc, #88]	; (8008f30 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8008ed6:	4293      	cmp	r3, r2
 8008ed8:	d009      	beq.n	8008eee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	4a15      	ldr	r2, [pc, #84]	; (8008f34 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8008ee0:	4293      	cmp	r3, r2
 8008ee2:	d004      	beq.n	8008eee <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	4a13      	ldr	r2, [pc, #76]	; (8008f38 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8008eea:	4293      	cmp	r3, r2
 8008eec:	d10c      	bne.n	8008f08 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008eee:	68bb      	ldr	r3, [r7, #8]
 8008ef0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008ef4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008ef6:	683b      	ldr	r3, [r7, #0]
 8008ef8:	685b      	ldr	r3, [r3, #4]
 8008efa:	68ba      	ldr	r2, [r7, #8]
 8008efc:	4313      	orrs	r3, r2
 8008efe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	68ba      	ldr	r2, [r7, #8]
 8008f06:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	2201      	movs	r2, #1
 8008f0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	2200      	movs	r2, #0
 8008f14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008f18:	2300      	movs	r3, #0
}
 8008f1a:	4618      	mov	r0, r3
 8008f1c:	3714      	adds	r7, #20
 8008f1e:	46bd      	mov	sp, r7
 8008f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f24:	4770      	bx	lr
 8008f26:	bf00      	nop
 8008f28:	40010000 	.word	0x40010000
 8008f2c:	40000400 	.word	0x40000400
 8008f30:	40000800 	.word	0x40000800
 8008f34:	40000c00 	.word	0x40000c00
 8008f38:	40014000 	.word	0x40014000

08008f3c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008f3c:	b480      	push	{r7}
 8008f3e:	b083      	sub	sp, #12
 8008f40:	af00      	add	r7, sp, #0
 8008f42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008f44:	bf00      	nop
 8008f46:	370c      	adds	r7, #12
 8008f48:	46bd      	mov	sp, r7
 8008f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f4e:	4770      	bx	lr

08008f50 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008f50:	b480      	push	{r7}
 8008f52:	b083      	sub	sp, #12
 8008f54:	af00      	add	r7, sp, #0
 8008f56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008f58:	bf00      	nop
 8008f5a:	370c      	adds	r7, #12
 8008f5c:	46bd      	mov	sp, r7
 8008f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f62:	4770      	bx	lr

08008f64 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008f64:	b580      	push	{r7, lr}
 8008f66:	b082      	sub	sp, #8
 8008f68:	af00      	add	r7, sp, #0
 8008f6a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d101      	bne.n	8008f76 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008f72:	2301      	movs	r3, #1
 8008f74:	e03f      	b.n	8008ff6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008f7c:	b2db      	uxtb	r3, r3
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d106      	bne.n	8008f90 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	2200      	movs	r2, #0
 8008f86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008f8a:	6878      	ldr	r0, [r7, #4]
 8008f8c:	f7fc fa92 	bl	80054b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	2224      	movs	r2, #36	; 0x24
 8008f94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	68da      	ldr	r2, [r3, #12]
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008fa6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008fa8:	6878      	ldr	r0, [r7, #4]
 8008faa:	f000 fddf 	bl	8009b6c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	691a      	ldr	r2, [r3, #16]
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008fbc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	695a      	ldr	r2, [r3, #20]
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008fcc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	68da      	ldr	r2, [r3, #12]
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008fdc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	2200      	movs	r2, #0
 8008fe2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	2220      	movs	r2, #32
 8008fe8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	2220      	movs	r2, #32
 8008ff0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008ff4:	2300      	movs	r3, #0
}
 8008ff6:	4618      	mov	r0, r3
 8008ff8:	3708      	adds	r7, #8
 8008ffa:	46bd      	mov	sp, r7
 8008ffc:	bd80      	pop	{r7, pc}

08008ffe <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008ffe:	b580      	push	{r7, lr}
 8009000:	b08a      	sub	sp, #40	; 0x28
 8009002:	af02      	add	r7, sp, #8
 8009004:	60f8      	str	r0, [r7, #12]
 8009006:	60b9      	str	r1, [r7, #8]
 8009008:	603b      	str	r3, [r7, #0]
 800900a:	4613      	mov	r3, r2
 800900c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800900e:	2300      	movs	r3, #0
 8009010:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009018:	b2db      	uxtb	r3, r3
 800901a:	2b20      	cmp	r3, #32
 800901c:	d17c      	bne.n	8009118 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800901e:	68bb      	ldr	r3, [r7, #8]
 8009020:	2b00      	cmp	r3, #0
 8009022:	d002      	beq.n	800902a <HAL_UART_Transmit+0x2c>
 8009024:	88fb      	ldrh	r3, [r7, #6]
 8009026:	2b00      	cmp	r3, #0
 8009028:	d101      	bne.n	800902e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800902a:	2301      	movs	r3, #1
 800902c:	e075      	b.n	800911a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009034:	2b01      	cmp	r3, #1
 8009036:	d101      	bne.n	800903c <HAL_UART_Transmit+0x3e>
 8009038:	2302      	movs	r3, #2
 800903a:	e06e      	b.n	800911a <HAL_UART_Transmit+0x11c>
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	2201      	movs	r2, #1
 8009040:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	2200      	movs	r2, #0
 8009048:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	2221      	movs	r2, #33	; 0x21
 800904e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009052:	f7fc fb43 	bl	80056dc <HAL_GetTick>
 8009056:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	88fa      	ldrh	r2, [r7, #6]
 800905c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	88fa      	ldrh	r2, [r7, #6]
 8009062:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	689b      	ldr	r3, [r3, #8]
 8009068:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800906c:	d108      	bne.n	8009080 <HAL_UART_Transmit+0x82>
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	691b      	ldr	r3, [r3, #16]
 8009072:	2b00      	cmp	r3, #0
 8009074:	d104      	bne.n	8009080 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8009076:	2300      	movs	r3, #0
 8009078:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800907a:	68bb      	ldr	r3, [r7, #8]
 800907c:	61bb      	str	r3, [r7, #24]
 800907e:	e003      	b.n	8009088 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8009080:	68bb      	ldr	r3, [r7, #8]
 8009082:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009084:	2300      	movs	r3, #0
 8009086:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	2200      	movs	r2, #0
 800908c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8009090:	e02a      	b.n	80090e8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009092:	683b      	ldr	r3, [r7, #0]
 8009094:	9300      	str	r3, [sp, #0]
 8009096:	697b      	ldr	r3, [r7, #20]
 8009098:	2200      	movs	r2, #0
 800909a:	2180      	movs	r1, #128	; 0x80
 800909c:	68f8      	ldr	r0, [r7, #12]
 800909e:	f000 fb1f 	bl	80096e0 <UART_WaitOnFlagUntilTimeout>
 80090a2:	4603      	mov	r3, r0
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d001      	beq.n	80090ac <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80090a8:	2303      	movs	r3, #3
 80090aa:	e036      	b.n	800911a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80090ac:	69fb      	ldr	r3, [r7, #28]
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d10b      	bne.n	80090ca <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80090b2:	69bb      	ldr	r3, [r7, #24]
 80090b4:	881b      	ldrh	r3, [r3, #0]
 80090b6:	461a      	mov	r2, r3
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80090c0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80090c2:	69bb      	ldr	r3, [r7, #24]
 80090c4:	3302      	adds	r3, #2
 80090c6:	61bb      	str	r3, [r7, #24]
 80090c8:	e007      	b.n	80090da <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80090ca:	69fb      	ldr	r3, [r7, #28]
 80090cc:	781a      	ldrb	r2, [r3, #0]
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80090d4:	69fb      	ldr	r3, [r7, #28]
 80090d6:	3301      	adds	r3, #1
 80090d8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80090de:	b29b      	uxth	r3, r3
 80090e0:	3b01      	subs	r3, #1
 80090e2:	b29a      	uxth	r2, r3
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80090ec:	b29b      	uxth	r3, r3
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d1cf      	bne.n	8009092 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80090f2:	683b      	ldr	r3, [r7, #0]
 80090f4:	9300      	str	r3, [sp, #0]
 80090f6:	697b      	ldr	r3, [r7, #20]
 80090f8:	2200      	movs	r2, #0
 80090fa:	2140      	movs	r1, #64	; 0x40
 80090fc:	68f8      	ldr	r0, [r7, #12]
 80090fe:	f000 faef 	bl	80096e0 <UART_WaitOnFlagUntilTimeout>
 8009102:	4603      	mov	r3, r0
 8009104:	2b00      	cmp	r3, #0
 8009106:	d001      	beq.n	800910c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8009108:	2303      	movs	r3, #3
 800910a:	e006      	b.n	800911a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	2220      	movs	r2, #32
 8009110:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8009114:	2300      	movs	r3, #0
 8009116:	e000      	b.n	800911a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8009118:	2302      	movs	r3, #2
  }
}
 800911a:	4618      	mov	r0, r3
 800911c:	3720      	adds	r7, #32
 800911e:	46bd      	mov	sp, r7
 8009120:	bd80      	pop	{r7, pc}

08009122 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009122:	b580      	push	{r7, lr}
 8009124:	b084      	sub	sp, #16
 8009126:	af00      	add	r7, sp, #0
 8009128:	60f8      	str	r0, [r7, #12]
 800912a:	60b9      	str	r1, [r7, #8]
 800912c:	4613      	mov	r3, r2
 800912e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009136:	b2db      	uxtb	r3, r3
 8009138:	2b20      	cmp	r3, #32
 800913a:	d11d      	bne.n	8009178 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800913c:	68bb      	ldr	r3, [r7, #8]
 800913e:	2b00      	cmp	r3, #0
 8009140:	d002      	beq.n	8009148 <HAL_UART_Receive_IT+0x26>
 8009142:	88fb      	ldrh	r3, [r7, #6]
 8009144:	2b00      	cmp	r3, #0
 8009146:	d101      	bne.n	800914c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8009148:	2301      	movs	r3, #1
 800914a:	e016      	b.n	800917a <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009152:	2b01      	cmp	r3, #1
 8009154:	d101      	bne.n	800915a <HAL_UART_Receive_IT+0x38>
 8009156:	2302      	movs	r3, #2
 8009158:	e00f      	b.n	800917a <HAL_UART_Receive_IT+0x58>
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	2201      	movs	r2, #1
 800915e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	2200      	movs	r2, #0
 8009166:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8009168:	88fb      	ldrh	r3, [r7, #6]
 800916a:	461a      	mov	r2, r3
 800916c:	68b9      	ldr	r1, [r7, #8]
 800916e:	68f8      	ldr	r0, [r7, #12]
 8009170:	f000 fb24 	bl	80097bc <UART_Start_Receive_IT>
 8009174:	4603      	mov	r3, r0
 8009176:	e000      	b.n	800917a <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8009178:	2302      	movs	r3, #2
  }
}
 800917a:	4618      	mov	r0, r3
 800917c:	3710      	adds	r7, #16
 800917e:	46bd      	mov	sp, r7
 8009180:	bd80      	pop	{r7, pc}
	...

08009184 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009184:	b580      	push	{r7, lr}
 8009186:	b0ba      	sub	sp, #232	; 0xe8
 8009188:	af00      	add	r7, sp, #0
 800918a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	68db      	ldr	r3, [r3, #12]
 800919c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	695b      	ldr	r3, [r3, #20]
 80091a6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80091aa:	2300      	movs	r3, #0
 80091ac:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80091b0:	2300      	movs	r3, #0
 80091b2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80091b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80091ba:	f003 030f 	and.w	r3, r3, #15
 80091be:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80091c2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d10f      	bne.n	80091ea <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80091ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80091ce:	f003 0320 	and.w	r3, r3, #32
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d009      	beq.n	80091ea <HAL_UART_IRQHandler+0x66>
 80091d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80091da:	f003 0320 	and.w	r3, r3, #32
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d003      	beq.n	80091ea <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80091e2:	6878      	ldr	r0, [r7, #4]
 80091e4:	f000 fc07 	bl	80099f6 <UART_Receive_IT>
      return;
 80091e8:	e256      	b.n	8009698 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80091ea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	f000 80de 	beq.w	80093b0 <HAL_UART_IRQHandler+0x22c>
 80091f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80091f8:	f003 0301 	and.w	r3, r3, #1
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d106      	bne.n	800920e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009200:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009204:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8009208:	2b00      	cmp	r3, #0
 800920a:	f000 80d1 	beq.w	80093b0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800920e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009212:	f003 0301 	and.w	r3, r3, #1
 8009216:	2b00      	cmp	r3, #0
 8009218:	d00b      	beq.n	8009232 <HAL_UART_IRQHandler+0xae>
 800921a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800921e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009222:	2b00      	cmp	r3, #0
 8009224:	d005      	beq.n	8009232 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800922a:	f043 0201 	orr.w	r2, r3, #1
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009232:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009236:	f003 0304 	and.w	r3, r3, #4
 800923a:	2b00      	cmp	r3, #0
 800923c:	d00b      	beq.n	8009256 <HAL_UART_IRQHandler+0xd2>
 800923e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009242:	f003 0301 	and.w	r3, r3, #1
 8009246:	2b00      	cmp	r3, #0
 8009248:	d005      	beq.n	8009256 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800924e:	f043 0202 	orr.w	r2, r3, #2
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009256:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800925a:	f003 0302 	and.w	r3, r3, #2
 800925e:	2b00      	cmp	r3, #0
 8009260:	d00b      	beq.n	800927a <HAL_UART_IRQHandler+0xf6>
 8009262:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009266:	f003 0301 	and.w	r3, r3, #1
 800926a:	2b00      	cmp	r3, #0
 800926c:	d005      	beq.n	800927a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009272:	f043 0204 	orr.w	r2, r3, #4
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800927a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800927e:	f003 0308 	and.w	r3, r3, #8
 8009282:	2b00      	cmp	r3, #0
 8009284:	d011      	beq.n	80092aa <HAL_UART_IRQHandler+0x126>
 8009286:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800928a:	f003 0320 	and.w	r3, r3, #32
 800928e:	2b00      	cmp	r3, #0
 8009290:	d105      	bne.n	800929e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8009292:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009296:	f003 0301 	and.w	r3, r3, #1
 800929a:	2b00      	cmp	r3, #0
 800929c:	d005      	beq.n	80092aa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092a2:	f043 0208 	orr.w	r2, r3, #8
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	f000 81ed 	beq.w	800968e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80092b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80092b8:	f003 0320 	and.w	r3, r3, #32
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d008      	beq.n	80092d2 <HAL_UART_IRQHandler+0x14e>
 80092c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80092c4:	f003 0320 	and.w	r3, r3, #32
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d002      	beq.n	80092d2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80092cc:	6878      	ldr	r0, [r7, #4]
 80092ce:	f000 fb92 	bl	80099f6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	695b      	ldr	r3, [r3, #20]
 80092d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092dc:	2b40      	cmp	r3, #64	; 0x40
 80092de:	bf0c      	ite	eq
 80092e0:	2301      	moveq	r3, #1
 80092e2:	2300      	movne	r3, #0
 80092e4:	b2db      	uxtb	r3, r3
 80092e6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092ee:	f003 0308 	and.w	r3, r3, #8
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d103      	bne.n	80092fe <HAL_UART_IRQHandler+0x17a>
 80092f6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d04f      	beq.n	800939e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80092fe:	6878      	ldr	r0, [r7, #4]
 8009300:	f000 fa9a 	bl	8009838 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	695b      	ldr	r3, [r3, #20]
 800930a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800930e:	2b40      	cmp	r3, #64	; 0x40
 8009310:	d141      	bne.n	8009396 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	3314      	adds	r3, #20
 8009318:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800931c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009320:	e853 3f00 	ldrex	r3, [r3]
 8009324:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8009328:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800932c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009330:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	3314      	adds	r3, #20
 800933a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800933e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8009342:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009346:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800934a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800934e:	e841 2300 	strex	r3, r2, [r1]
 8009352:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8009356:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800935a:	2b00      	cmp	r3, #0
 800935c:	d1d9      	bne.n	8009312 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009362:	2b00      	cmp	r3, #0
 8009364:	d013      	beq.n	800938e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800936a:	4a7d      	ldr	r2, [pc, #500]	; (8009560 <HAL_UART_IRQHandler+0x3dc>)
 800936c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009372:	4618      	mov	r0, r3
 8009374:	f7fc fb63 	bl	8005a3e <HAL_DMA_Abort_IT>
 8009378:	4603      	mov	r3, r0
 800937a:	2b00      	cmp	r3, #0
 800937c:	d016      	beq.n	80093ac <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009382:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009384:	687a      	ldr	r2, [r7, #4]
 8009386:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009388:	4610      	mov	r0, r2
 800938a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800938c:	e00e      	b.n	80093ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800938e:	6878      	ldr	r0, [r7, #4]
 8009390:	f000 f990 	bl	80096b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009394:	e00a      	b.n	80093ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009396:	6878      	ldr	r0, [r7, #4]
 8009398:	f000 f98c 	bl	80096b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800939c:	e006      	b.n	80093ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800939e:	6878      	ldr	r0, [r7, #4]
 80093a0:	f000 f988 	bl	80096b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	2200      	movs	r2, #0
 80093a8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80093aa:	e170      	b.n	800968e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80093ac:	bf00      	nop
    return;
 80093ae:	e16e      	b.n	800968e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093b4:	2b01      	cmp	r3, #1
 80093b6:	f040 814a 	bne.w	800964e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80093ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80093be:	f003 0310 	and.w	r3, r3, #16
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	f000 8143 	beq.w	800964e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80093c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80093cc:	f003 0310 	and.w	r3, r3, #16
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	f000 813c 	beq.w	800964e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80093d6:	2300      	movs	r3, #0
 80093d8:	60bb      	str	r3, [r7, #8]
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	60bb      	str	r3, [r7, #8]
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	685b      	ldr	r3, [r3, #4]
 80093e8:	60bb      	str	r3, [r7, #8]
 80093ea:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	695b      	ldr	r3, [r3, #20]
 80093f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80093f6:	2b40      	cmp	r3, #64	; 0x40
 80093f8:	f040 80b4 	bne.w	8009564 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	685b      	ldr	r3, [r3, #4]
 8009404:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009408:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800940c:	2b00      	cmp	r3, #0
 800940e:	f000 8140 	beq.w	8009692 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009416:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800941a:	429a      	cmp	r2, r3
 800941c:	f080 8139 	bcs.w	8009692 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009426:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800942c:	69db      	ldr	r3, [r3, #28]
 800942e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009432:	f000 8088 	beq.w	8009546 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	330c      	adds	r3, #12
 800943c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009440:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009444:	e853 3f00 	ldrex	r3, [r3]
 8009448:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800944c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009450:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009454:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	330c      	adds	r3, #12
 800945e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8009462:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009466:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800946a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800946e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009472:	e841 2300 	strex	r3, r2, [r1]
 8009476:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800947a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800947e:	2b00      	cmp	r3, #0
 8009480:	d1d9      	bne.n	8009436 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	3314      	adds	r3, #20
 8009488:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800948a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800948c:	e853 3f00 	ldrex	r3, [r3]
 8009490:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8009492:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009494:	f023 0301 	bic.w	r3, r3, #1
 8009498:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	3314      	adds	r3, #20
 80094a2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80094a6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80094aa:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094ac:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80094ae:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80094b2:	e841 2300 	strex	r3, r2, [r1]
 80094b6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80094b8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d1e1      	bne.n	8009482 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	3314      	adds	r3, #20
 80094c4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094c6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80094c8:	e853 3f00 	ldrex	r3, [r3]
 80094cc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80094ce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80094d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80094d4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	3314      	adds	r3, #20
 80094de:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80094e2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80094e4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094e6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80094e8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80094ea:	e841 2300 	strex	r3, r2, [r1]
 80094ee:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80094f0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d1e3      	bne.n	80094be <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	2220      	movs	r2, #32
 80094fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	2200      	movs	r2, #0
 8009502:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	330c      	adds	r3, #12
 800950a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800950c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800950e:	e853 3f00 	ldrex	r3, [r3]
 8009512:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009514:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009516:	f023 0310 	bic.w	r3, r3, #16
 800951a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	330c      	adds	r3, #12
 8009524:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8009528:	65ba      	str	r2, [r7, #88]	; 0x58
 800952a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800952c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800952e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009530:	e841 2300 	strex	r3, r2, [r1]
 8009534:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009536:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009538:	2b00      	cmp	r3, #0
 800953a:	d1e3      	bne.n	8009504 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009540:	4618      	mov	r0, r3
 8009542:	f7fc fa0c 	bl	800595e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800954e:	b29b      	uxth	r3, r3
 8009550:	1ad3      	subs	r3, r2, r3
 8009552:	b29b      	uxth	r3, r3
 8009554:	4619      	mov	r1, r3
 8009556:	6878      	ldr	r0, [r7, #4]
 8009558:	f000 f8b6 	bl	80096c8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800955c:	e099      	b.n	8009692 <HAL_UART_IRQHandler+0x50e>
 800955e:	bf00      	nop
 8009560:	080098ff 	.word	0x080098ff
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800956c:	b29b      	uxth	r3, r3
 800956e:	1ad3      	subs	r3, r2, r3
 8009570:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009578:	b29b      	uxth	r3, r3
 800957a:	2b00      	cmp	r3, #0
 800957c:	f000 808b 	beq.w	8009696 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8009580:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009584:	2b00      	cmp	r3, #0
 8009586:	f000 8086 	beq.w	8009696 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	330c      	adds	r3, #12
 8009590:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009592:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009594:	e853 3f00 	ldrex	r3, [r3]
 8009598:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800959a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800959c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80095a0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	330c      	adds	r3, #12
 80095aa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80095ae:	647a      	str	r2, [r7, #68]	; 0x44
 80095b0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095b2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80095b4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80095b6:	e841 2300 	strex	r3, r2, [r1]
 80095ba:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80095bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d1e3      	bne.n	800958a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	3314      	adds	r3, #20
 80095c8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095cc:	e853 3f00 	ldrex	r3, [r3]
 80095d0:	623b      	str	r3, [r7, #32]
   return(result);
 80095d2:	6a3b      	ldr	r3, [r7, #32]
 80095d4:	f023 0301 	bic.w	r3, r3, #1
 80095d8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	3314      	adds	r3, #20
 80095e2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80095e6:	633a      	str	r2, [r7, #48]	; 0x30
 80095e8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095ea:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80095ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80095ee:	e841 2300 	strex	r3, r2, [r1]
 80095f2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80095f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d1e3      	bne.n	80095c2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	2220      	movs	r2, #32
 80095fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	2200      	movs	r2, #0
 8009606:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	330c      	adds	r3, #12
 800960e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009610:	693b      	ldr	r3, [r7, #16]
 8009612:	e853 3f00 	ldrex	r3, [r3]
 8009616:	60fb      	str	r3, [r7, #12]
   return(result);
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	f023 0310 	bic.w	r3, r3, #16
 800961e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	330c      	adds	r3, #12
 8009628:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800962c:	61fa      	str	r2, [r7, #28]
 800962e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009630:	69b9      	ldr	r1, [r7, #24]
 8009632:	69fa      	ldr	r2, [r7, #28]
 8009634:	e841 2300 	strex	r3, r2, [r1]
 8009638:	617b      	str	r3, [r7, #20]
   return(result);
 800963a:	697b      	ldr	r3, [r7, #20]
 800963c:	2b00      	cmp	r3, #0
 800963e:	d1e3      	bne.n	8009608 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009640:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009644:	4619      	mov	r1, r3
 8009646:	6878      	ldr	r0, [r7, #4]
 8009648:	f000 f83e 	bl	80096c8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800964c:	e023      	b.n	8009696 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800964e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009652:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009656:	2b00      	cmp	r3, #0
 8009658:	d009      	beq.n	800966e <HAL_UART_IRQHandler+0x4ea>
 800965a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800965e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009662:	2b00      	cmp	r3, #0
 8009664:	d003      	beq.n	800966e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8009666:	6878      	ldr	r0, [r7, #4]
 8009668:	f000 f95d 	bl	8009926 <UART_Transmit_IT>
    return;
 800966c:	e014      	b.n	8009698 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800966e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009672:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009676:	2b00      	cmp	r3, #0
 8009678:	d00e      	beq.n	8009698 <HAL_UART_IRQHandler+0x514>
 800967a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800967e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009682:	2b00      	cmp	r3, #0
 8009684:	d008      	beq.n	8009698 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8009686:	6878      	ldr	r0, [r7, #4]
 8009688:	f000 f99d 	bl	80099c6 <UART_EndTransmit_IT>
    return;
 800968c:	e004      	b.n	8009698 <HAL_UART_IRQHandler+0x514>
    return;
 800968e:	bf00      	nop
 8009690:	e002      	b.n	8009698 <HAL_UART_IRQHandler+0x514>
      return;
 8009692:	bf00      	nop
 8009694:	e000      	b.n	8009698 <HAL_UART_IRQHandler+0x514>
      return;
 8009696:	bf00      	nop
  }
}
 8009698:	37e8      	adds	r7, #232	; 0xe8
 800969a:	46bd      	mov	sp, r7
 800969c:	bd80      	pop	{r7, pc}
 800969e:	bf00      	nop

080096a0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80096a0:	b480      	push	{r7}
 80096a2:	b083      	sub	sp, #12
 80096a4:	af00      	add	r7, sp, #0
 80096a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80096a8:	bf00      	nop
 80096aa:	370c      	adds	r7, #12
 80096ac:	46bd      	mov	sp, r7
 80096ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096b2:	4770      	bx	lr

080096b4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80096b4:	b480      	push	{r7}
 80096b6:	b083      	sub	sp, #12
 80096b8:	af00      	add	r7, sp, #0
 80096ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80096bc:	bf00      	nop
 80096be:	370c      	adds	r7, #12
 80096c0:	46bd      	mov	sp, r7
 80096c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096c6:	4770      	bx	lr

080096c8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80096c8:	b480      	push	{r7}
 80096ca:	b083      	sub	sp, #12
 80096cc:	af00      	add	r7, sp, #0
 80096ce:	6078      	str	r0, [r7, #4]
 80096d0:	460b      	mov	r3, r1
 80096d2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80096d4:	bf00      	nop
 80096d6:	370c      	adds	r7, #12
 80096d8:	46bd      	mov	sp, r7
 80096da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096de:	4770      	bx	lr

080096e0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80096e0:	b580      	push	{r7, lr}
 80096e2:	b090      	sub	sp, #64	; 0x40
 80096e4:	af00      	add	r7, sp, #0
 80096e6:	60f8      	str	r0, [r7, #12]
 80096e8:	60b9      	str	r1, [r7, #8]
 80096ea:	603b      	str	r3, [r7, #0]
 80096ec:	4613      	mov	r3, r2
 80096ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80096f0:	e050      	b.n	8009794 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80096f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80096f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096f8:	d04c      	beq.n	8009794 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80096fa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d007      	beq.n	8009710 <UART_WaitOnFlagUntilTimeout+0x30>
 8009700:	f7fb ffec 	bl	80056dc <HAL_GetTick>
 8009704:	4602      	mov	r2, r0
 8009706:	683b      	ldr	r3, [r7, #0]
 8009708:	1ad3      	subs	r3, r2, r3
 800970a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800970c:	429a      	cmp	r2, r3
 800970e:	d241      	bcs.n	8009794 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	330c      	adds	r3, #12
 8009716:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009718:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800971a:	e853 3f00 	ldrex	r3, [r3]
 800971e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009722:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009726:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	330c      	adds	r3, #12
 800972e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009730:	637a      	str	r2, [r7, #52]	; 0x34
 8009732:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009734:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009736:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009738:	e841 2300 	strex	r3, r2, [r1]
 800973c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800973e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009740:	2b00      	cmp	r3, #0
 8009742:	d1e5      	bne.n	8009710 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	3314      	adds	r3, #20
 800974a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800974c:	697b      	ldr	r3, [r7, #20]
 800974e:	e853 3f00 	ldrex	r3, [r3]
 8009752:	613b      	str	r3, [r7, #16]
   return(result);
 8009754:	693b      	ldr	r3, [r7, #16]
 8009756:	f023 0301 	bic.w	r3, r3, #1
 800975a:	63bb      	str	r3, [r7, #56]	; 0x38
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	3314      	adds	r3, #20
 8009762:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009764:	623a      	str	r2, [r7, #32]
 8009766:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009768:	69f9      	ldr	r1, [r7, #28]
 800976a:	6a3a      	ldr	r2, [r7, #32]
 800976c:	e841 2300 	strex	r3, r2, [r1]
 8009770:	61bb      	str	r3, [r7, #24]
   return(result);
 8009772:	69bb      	ldr	r3, [r7, #24]
 8009774:	2b00      	cmp	r3, #0
 8009776:	d1e5      	bne.n	8009744 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	2220      	movs	r2, #32
 800977c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	2220      	movs	r2, #32
 8009784:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	2200      	movs	r2, #0
 800978c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8009790:	2303      	movs	r3, #3
 8009792:	e00f      	b.n	80097b4 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	681a      	ldr	r2, [r3, #0]
 800979a:	68bb      	ldr	r3, [r7, #8]
 800979c:	4013      	ands	r3, r2
 800979e:	68ba      	ldr	r2, [r7, #8]
 80097a0:	429a      	cmp	r2, r3
 80097a2:	bf0c      	ite	eq
 80097a4:	2301      	moveq	r3, #1
 80097a6:	2300      	movne	r3, #0
 80097a8:	b2db      	uxtb	r3, r3
 80097aa:	461a      	mov	r2, r3
 80097ac:	79fb      	ldrb	r3, [r7, #7]
 80097ae:	429a      	cmp	r2, r3
 80097b0:	d09f      	beq.n	80096f2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80097b2:	2300      	movs	r3, #0
}
 80097b4:	4618      	mov	r0, r3
 80097b6:	3740      	adds	r7, #64	; 0x40
 80097b8:	46bd      	mov	sp, r7
 80097ba:	bd80      	pop	{r7, pc}

080097bc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80097bc:	b480      	push	{r7}
 80097be:	b085      	sub	sp, #20
 80097c0:	af00      	add	r7, sp, #0
 80097c2:	60f8      	str	r0, [r7, #12]
 80097c4:	60b9      	str	r1, [r7, #8]
 80097c6:	4613      	mov	r3, r2
 80097c8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	68ba      	ldr	r2, [r7, #8]
 80097ce:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	88fa      	ldrh	r2, [r7, #6]
 80097d4:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	88fa      	ldrh	r2, [r7, #6]
 80097da:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	2200      	movs	r2, #0
 80097e0:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	2222      	movs	r2, #34	; 0x22
 80097e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	2200      	movs	r2, #0
 80097ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	691b      	ldr	r3, [r3, #16]
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d007      	beq.n	800980a <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	68da      	ldr	r2, [r3, #12]
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009808:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	695a      	ldr	r2, [r3, #20]
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	f042 0201 	orr.w	r2, r2, #1
 8009818:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	68da      	ldr	r2, [r3, #12]
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	f042 0220 	orr.w	r2, r2, #32
 8009828:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800982a:	2300      	movs	r3, #0
}
 800982c:	4618      	mov	r0, r3
 800982e:	3714      	adds	r7, #20
 8009830:	46bd      	mov	sp, r7
 8009832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009836:	4770      	bx	lr

08009838 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009838:	b480      	push	{r7}
 800983a:	b095      	sub	sp, #84	; 0x54
 800983c:	af00      	add	r7, sp, #0
 800983e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	330c      	adds	r3, #12
 8009846:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009848:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800984a:	e853 3f00 	ldrex	r3, [r3]
 800984e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009850:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009852:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009856:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	330c      	adds	r3, #12
 800985e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009860:	643a      	str	r2, [r7, #64]	; 0x40
 8009862:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009864:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009866:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009868:	e841 2300 	strex	r3, r2, [r1]
 800986c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800986e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009870:	2b00      	cmp	r3, #0
 8009872:	d1e5      	bne.n	8009840 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	3314      	adds	r3, #20
 800987a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800987c:	6a3b      	ldr	r3, [r7, #32]
 800987e:	e853 3f00 	ldrex	r3, [r3]
 8009882:	61fb      	str	r3, [r7, #28]
   return(result);
 8009884:	69fb      	ldr	r3, [r7, #28]
 8009886:	f023 0301 	bic.w	r3, r3, #1
 800988a:	64bb      	str	r3, [r7, #72]	; 0x48
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	3314      	adds	r3, #20
 8009892:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009894:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009896:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009898:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800989a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800989c:	e841 2300 	strex	r3, r2, [r1]
 80098a0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80098a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d1e5      	bne.n	8009874 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80098ac:	2b01      	cmp	r3, #1
 80098ae:	d119      	bne.n	80098e4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	330c      	adds	r3, #12
 80098b6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	e853 3f00 	ldrex	r3, [r3]
 80098be:	60bb      	str	r3, [r7, #8]
   return(result);
 80098c0:	68bb      	ldr	r3, [r7, #8]
 80098c2:	f023 0310 	bic.w	r3, r3, #16
 80098c6:	647b      	str	r3, [r7, #68]	; 0x44
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	330c      	adds	r3, #12
 80098ce:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80098d0:	61ba      	str	r2, [r7, #24]
 80098d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098d4:	6979      	ldr	r1, [r7, #20]
 80098d6:	69ba      	ldr	r2, [r7, #24]
 80098d8:	e841 2300 	strex	r3, r2, [r1]
 80098dc:	613b      	str	r3, [r7, #16]
   return(result);
 80098de:	693b      	ldr	r3, [r7, #16]
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	d1e5      	bne.n	80098b0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	2220      	movs	r2, #32
 80098e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	2200      	movs	r2, #0
 80098f0:	631a      	str	r2, [r3, #48]	; 0x30
}
 80098f2:	bf00      	nop
 80098f4:	3754      	adds	r7, #84	; 0x54
 80098f6:	46bd      	mov	sp, r7
 80098f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098fc:	4770      	bx	lr

080098fe <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80098fe:	b580      	push	{r7, lr}
 8009900:	b084      	sub	sp, #16
 8009902:	af00      	add	r7, sp, #0
 8009904:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800990a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	2200      	movs	r2, #0
 8009910:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	2200      	movs	r2, #0
 8009916:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009918:	68f8      	ldr	r0, [r7, #12]
 800991a:	f7ff fecb 	bl	80096b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800991e:	bf00      	nop
 8009920:	3710      	adds	r7, #16
 8009922:	46bd      	mov	sp, r7
 8009924:	bd80      	pop	{r7, pc}

08009926 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009926:	b480      	push	{r7}
 8009928:	b085      	sub	sp, #20
 800992a:	af00      	add	r7, sp, #0
 800992c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009934:	b2db      	uxtb	r3, r3
 8009936:	2b21      	cmp	r3, #33	; 0x21
 8009938:	d13e      	bne.n	80099b8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	689b      	ldr	r3, [r3, #8]
 800993e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009942:	d114      	bne.n	800996e <UART_Transmit_IT+0x48>
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	691b      	ldr	r3, [r3, #16]
 8009948:	2b00      	cmp	r3, #0
 800994a:	d110      	bne.n	800996e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	6a1b      	ldr	r3, [r3, #32]
 8009950:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	881b      	ldrh	r3, [r3, #0]
 8009956:	461a      	mov	r2, r3
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009960:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	6a1b      	ldr	r3, [r3, #32]
 8009966:	1c9a      	adds	r2, r3, #2
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	621a      	str	r2, [r3, #32]
 800996c:	e008      	b.n	8009980 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	6a1b      	ldr	r3, [r3, #32]
 8009972:	1c59      	adds	r1, r3, #1
 8009974:	687a      	ldr	r2, [r7, #4]
 8009976:	6211      	str	r1, [r2, #32]
 8009978:	781a      	ldrb	r2, [r3, #0]
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009984:	b29b      	uxth	r3, r3
 8009986:	3b01      	subs	r3, #1
 8009988:	b29b      	uxth	r3, r3
 800998a:	687a      	ldr	r2, [r7, #4]
 800998c:	4619      	mov	r1, r3
 800998e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8009990:	2b00      	cmp	r3, #0
 8009992:	d10f      	bne.n	80099b4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	68da      	ldr	r2, [r3, #12]
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80099a2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	68da      	ldr	r2, [r3, #12]
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80099b2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80099b4:	2300      	movs	r3, #0
 80099b6:	e000      	b.n	80099ba <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80099b8:	2302      	movs	r3, #2
  }
}
 80099ba:	4618      	mov	r0, r3
 80099bc:	3714      	adds	r7, #20
 80099be:	46bd      	mov	sp, r7
 80099c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c4:	4770      	bx	lr

080099c6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80099c6:	b580      	push	{r7, lr}
 80099c8:	b082      	sub	sp, #8
 80099ca:	af00      	add	r7, sp, #0
 80099cc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	68da      	ldr	r2, [r3, #12]
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80099dc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	2220      	movs	r2, #32
 80099e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80099e6:	6878      	ldr	r0, [r7, #4]
 80099e8:	f7ff fe5a 	bl	80096a0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80099ec:	2300      	movs	r3, #0
}
 80099ee:	4618      	mov	r0, r3
 80099f0:	3708      	adds	r7, #8
 80099f2:	46bd      	mov	sp, r7
 80099f4:	bd80      	pop	{r7, pc}

080099f6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80099f6:	b580      	push	{r7, lr}
 80099f8:	b08c      	sub	sp, #48	; 0x30
 80099fa:	af00      	add	r7, sp, #0
 80099fc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009a04:	b2db      	uxtb	r3, r3
 8009a06:	2b22      	cmp	r3, #34	; 0x22
 8009a08:	f040 80ab 	bne.w	8009b62 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	689b      	ldr	r3, [r3, #8]
 8009a10:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009a14:	d117      	bne.n	8009a46 <UART_Receive_IT+0x50>
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	691b      	ldr	r3, [r3, #16]
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	d113      	bne.n	8009a46 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8009a1e:	2300      	movs	r3, #0
 8009a20:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a26:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	685b      	ldr	r3, [r3, #4]
 8009a2e:	b29b      	uxth	r3, r3
 8009a30:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009a34:	b29a      	uxth	r2, r3
 8009a36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a38:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a3e:	1c9a      	adds	r2, r3, #2
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	629a      	str	r2, [r3, #40]	; 0x28
 8009a44:	e026      	b.n	8009a94 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a4a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8009a4c:	2300      	movs	r3, #0
 8009a4e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	689b      	ldr	r3, [r3, #8]
 8009a54:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009a58:	d007      	beq.n	8009a6a <UART_Receive_IT+0x74>
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	689b      	ldr	r3, [r3, #8]
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d10a      	bne.n	8009a78 <UART_Receive_IT+0x82>
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	691b      	ldr	r3, [r3, #16]
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d106      	bne.n	8009a78 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	685b      	ldr	r3, [r3, #4]
 8009a70:	b2da      	uxtb	r2, r3
 8009a72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a74:	701a      	strb	r2, [r3, #0]
 8009a76:	e008      	b.n	8009a8a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	685b      	ldr	r3, [r3, #4]
 8009a7e:	b2db      	uxtb	r3, r3
 8009a80:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009a84:	b2da      	uxtb	r2, r3
 8009a86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a88:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a8e:	1c5a      	adds	r2, r3, #1
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009a98:	b29b      	uxth	r3, r3
 8009a9a:	3b01      	subs	r3, #1
 8009a9c:	b29b      	uxth	r3, r3
 8009a9e:	687a      	ldr	r2, [r7, #4]
 8009aa0:	4619      	mov	r1, r3
 8009aa2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d15a      	bne.n	8009b5e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	68da      	ldr	r2, [r3, #12]
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	f022 0220 	bic.w	r2, r2, #32
 8009ab6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	68da      	ldr	r2, [r3, #12]
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009ac6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	695a      	ldr	r2, [r3, #20]
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	f022 0201 	bic.w	r2, r2, #1
 8009ad6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	2220      	movs	r2, #32
 8009adc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ae4:	2b01      	cmp	r3, #1
 8009ae6:	d135      	bne.n	8009b54 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	2200      	movs	r2, #0
 8009aec:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	330c      	adds	r3, #12
 8009af4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009af6:	697b      	ldr	r3, [r7, #20]
 8009af8:	e853 3f00 	ldrex	r3, [r3]
 8009afc:	613b      	str	r3, [r7, #16]
   return(result);
 8009afe:	693b      	ldr	r3, [r7, #16]
 8009b00:	f023 0310 	bic.w	r3, r3, #16
 8009b04:	627b      	str	r3, [r7, #36]	; 0x24
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	330c      	adds	r3, #12
 8009b0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009b0e:	623a      	str	r2, [r7, #32]
 8009b10:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b12:	69f9      	ldr	r1, [r7, #28]
 8009b14:	6a3a      	ldr	r2, [r7, #32]
 8009b16:	e841 2300 	strex	r3, r2, [r1]
 8009b1a:	61bb      	str	r3, [r7, #24]
   return(result);
 8009b1c:	69bb      	ldr	r3, [r7, #24]
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	d1e5      	bne.n	8009aee <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	f003 0310 	and.w	r3, r3, #16
 8009b2c:	2b10      	cmp	r3, #16
 8009b2e:	d10a      	bne.n	8009b46 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009b30:	2300      	movs	r3, #0
 8009b32:	60fb      	str	r3, [r7, #12]
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	60fb      	str	r3, [r7, #12]
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	685b      	ldr	r3, [r3, #4]
 8009b42:	60fb      	str	r3, [r7, #12]
 8009b44:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009b4a:	4619      	mov	r1, r3
 8009b4c:	6878      	ldr	r0, [r7, #4]
 8009b4e:	f7ff fdbb 	bl	80096c8 <HAL_UARTEx_RxEventCallback>
 8009b52:	e002      	b.n	8009b5a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009b54:	6878      	ldr	r0, [r7, #4]
 8009b56:	f7fa fff7 	bl	8004b48 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009b5a:	2300      	movs	r3, #0
 8009b5c:	e002      	b.n	8009b64 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8009b5e:	2300      	movs	r3, #0
 8009b60:	e000      	b.n	8009b64 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8009b62:	2302      	movs	r3, #2
  }
}
 8009b64:	4618      	mov	r0, r3
 8009b66:	3730      	adds	r7, #48	; 0x30
 8009b68:	46bd      	mov	sp, r7
 8009b6a:	bd80      	pop	{r7, pc}

08009b6c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009b6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009b70:	b0c0      	sub	sp, #256	; 0x100
 8009b72:	af00      	add	r7, sp, #0
 8009b74:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009b78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	691b      	ldr	r3, [r3, #16]
 8009b80:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8009b84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b88:	68d9      	ldr	r1, [r3, #12]
 8009b8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b8e:	681a      	ldr	r2, [r3, #0]
 8009b90:	ea40 0301 	orr.w	r3, r0, r1
 8009b94:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009b96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009b9a:	689a      	ldr	r2, [r3, #8]
 8009b9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009ba0:	691b      	ldr	r3, [r3, #16]
 8009ba2:	431a      	orrs	r2, r3
 8009ba4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009ba8:	695b      	ldr	r3, [r3, #20]
 8009baa:	431a      	orrs	r2, r3
 8009bac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009bb0:	69db      	ldr	r3, [r3, #28]
 8009bb2:	4313      	orrs	r3, r2
 8009bb4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009bb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	68db      	ldr	r3, [r3, #12]
 8009bc0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8009bc4:	f021 010c 	bic.w	r1, r1, #12
 8009bc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009bcc:	681a      	ldr	r2, [r3, #0]
 8009bce:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8009bd2:	430b      	orrs	r3, r1
 8009bd4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009bd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	695b      	ldr	r3, [r3, #20]
 8009bde:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8009be2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009be6:	6999      	ldr	r1, [r3, #24]
 8009be8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009bec:	681a      	ldr	r2, [r3, #0]
 8009bee:	ea40 0301 	orr.w	r3, r0, r1
 8009bf2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009bf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009bf8:	681a      	ldr	r2, [r3, #0]
 8009bfa:	4b8f      	ldr	r3, [pc, #572]	; (8009e38 <UART_SetConfig+0x2cc>)
 8009bfc:	429a      	cmp	r2, r3
 8009bfe:	d005      	beq.n	8009c0c <UART_SetConfig+0xa0>
 8009c00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009c04:	681a      	ldr	r2, [r3, #0]
 8009c06:	4b8d      	ldr	r3, [pc, #564]	; (8009e3c <UART_SetConfig+0x2d0>)
 8009c08:	429a      	cmp	r2, r3
 8009c0a:	d104      	bne.n	8009c16 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009c0c:	f7fd fdf0 	bl	80077f0 <HAL_RCC_GetPCLK2Freq>
 8009c10:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8009c14:	e003      	b.n	8009c1e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009c16:	f7fd fdd7 	bl	80077c8 <HAL_RCC_GetPCLK1Freq>
 8009c1a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009c1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009c22:	69db      	ldr	r3, [r3, #28]
 8009c24:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009c28:	f040 810c 	bne.w	8009e44 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009c2c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009c30:	2200      	movs	r2, #0
 8009c32:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8009c36:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8009c3a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8009c3e:	4622      	mov	r2, r4
 8009c40:	462b      	mov	r3, r5
 8009c42:	1891      	adds	r1, r2, r2
 8009c44:	65b9      	str	r1, [r7, #88]	; 0x58
 8009c46:	415b      	adcs	r3, r3
 8009c48:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009c4a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8009c4e:	4621      	mov	r1, r4
 8009c50:	eb12 0801 	adds.w	r8, r2, r1
 8009c54:	4629      	mov	r1, r5
 8009c56:	eb43 0901 	adc.w	r9, r3, r1
 8009c5a:	f04f 0200 	mov.w	r2, #0
 8009c5e:	f04f 0300 	mov.w	r3, #0
 8009c62:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009c66:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009c6a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009c6e:	4690      	mov	r8, r2
 8009c70:	4699      	mov	r9, r3
 8009c72:	4623      	mov	r3, r4
 8009c74:	eb18 0303 	adds.w	r3, r8, r3
 8009c78:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8009c7c:	462b      	mov	r3, r5
 8009c7e:	eb49 0303 	adc.w	r3, r9, r3
 8009c82:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8009c86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009c8a:	685b      	ldr	r3, [r3, #4]
 8009c8c:	2200      	movs	r2, #0
 8009c8e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8009c92:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8009c96:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8009c9a:	460b      	mov	r3, r1
 8009c9c:	18db      	adds	r3, r3, r3
 8009c9e:	653b      	str	r3, [r7, #80]	; 0x50
 8009ca0:	4613      	mov	r3, r2
 8009ca2:	eb42 0303 	adc.w	r3, r2, r3
 8009ca6:	657b      	str	r3, [r7, #84]	; 0x54
 8009ca8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8009cac:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8009cb0:	f7f7 f802 	bl	8000cb8 <__aeabi_uldivmod>
 8009cb4:	4602      	mov	r2, r0
 8009cb6:	460b      	mov	r3, r1
 8009cb8:	4b61      	ldr	r3, [pc, #388]	; (8009e40 <UART_SetConfig+0x2d4>)
 8009cba:	fba3 2302 	umull	r2, r3, r3, r2
 8009cbe:	095b      	lsrs	r3, r3, #5
 8009cc0:	011c      	lsls	r4, r3, #4
 8009cc2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009cc6:	2200      	movs	r2, #0
 8009cc8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009ccc:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8009cd0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8009cd4:	4642      	mov	r2, r8
 8009cd6:	464b      	mov	r3, r9
 8009cd8:	1891      	adds	r1, r2, r2
 8009cda:	64b9      	str	r1, [r7, #72]	; 0x48
 8009cdc:	415b      	adcs	r3, r3
 8009cde:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009ce0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8009ce4:	4641      	mov	r1, r8
 8009ce6:	eb12 0a01 	adds.w	sl, r2, r1
 8009cea:	4649      	mov	r1, r9
 8009cec:	eb43 0b01 	adc.w	fp, r3, r1
 8009cf0:	f04f 0200 	mov.w	r2, #0
 8009cf4:	f04f 0300 	mov.w	r3, #0
 8009cf8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009cfc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009d00:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009d04:	4692      	mov	sl, r2
 8009d06:	469b      	mov	fp, r3
 8009d08:	4643      	mov	r3, r8
 8009d0a:	eb1a 0303 	adds.w	r3, sl, r3
 8009d0e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009d12:	464b      	mov	r3, r9
 8009d14:	eb4b 0303 	adc.w	r3, fp, r3
 8009d18:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8009d1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009d20:	685b      	ldr	r3, [r3, #4]
 8009d22:	2200      	movs	r2, #0
 8009d24:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009d28:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8009d2c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8009d30:	460b      	mov	r3, r1
 8009d32:	18db      	adds	r3, r3, r3
 8009d34:	643b      	str	r3, [r7, #64]	; 0x40
 8009d36:	4613      	mov	r3, r2
 8009d38:	eb42 0303 	adc.w	r3, r2, r3
 8009d3c:	647b      	str	r3, [r7, #68]	; 0x44
 8009d3e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8009d42:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8009d46:	f7f6 ffb7 	bl	8000cb8 <__aeabi_uldivmod>
 8009d4a:	4602      	mov	r2, r0
 8009d4c:	460b      	mov	r3, r1
 8009d4e:	4611      	mov	r1, r2
 8009d50:	4b3b      	ldr	r3, [pc, #236]	; (8009e40 <UART_SetConfig+0x2d4>)
 8009d52:	fba3 2301 	umull	r2, r3, r3, r1
 8009d56:	095b      	lsrs	r3, r3, #5
 8009d58:	2264      	movs	r2, #100	; 0x64
 8009d5a:	fb02 f303 	mul.w	r3, r2, r3
 8009d5e:	1acb      	subs	r3, r1, r3
 8009d60:	00db      	lsls	r3, r3, #3
 8009d62:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8009d66:	4b36      	ldr	r3, [pc, #216]	; (8009e40 <UART_SetConfig+0x2d4>)
 8009d68:	fba3 2302 	umull	r2, r3, r3, r2
 8009d6c:	095b      	lsrs	r3, r3, #5
 8009d6e:	005b      	lsls	r3, r3, #1
 8009d70:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009d74:	441c      	add	r4, r3
 8009d76:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009d7a:	2200      	movs	r2, #0
 8009d7c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009d80:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8009d84:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8009d88:	4642      	mov	r2, r8
 8009d8a:	464b      	mov	r3, r9
 8009d8c:	1891      	adds	r1, r2, r2
 8009d8e:	63b9      	str	r1, [r7, #56]	; 0x38
 8009d90:	415b      	adcs	r3, r3
 8009d92:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009d94:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009d98:	4641      	mov	r1, r8
 8009d9a:	1851      	adds	r1, r2, r1
 8009d9c:	6339      	str	r1, [r7, #48]	; 0x30
 8009d9e:	4649      	mov	r1, r9
 8009da0:	414b      	adcs	r3, r1
 8009da2:	637b      	str	r3, [r7, #52]	; 0x34
 8009da4:	f04f 0200 	mov.w	r2, #0
 8009da8:	f04f 0300 	mov.w	r3, #0
 8009dac:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8009db0:	4659      	mov	r1, fp
 8009db2:	00cb      	lsls	r3, r1, #3
 8009db4:	4651      	mov	r1, sl
 8009db6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009dba:	4651      	mov	r1, sl
 8009dbc:	00ca      	lsls	r2, r1, #3
 8009dbe:	4610      	mov	r0, r2
 8009dc0:	4619      	mov	r1, r3
 8009dc2:	4603      	mov	r3, r0
 8009dc4:	4642      	mov	r2, r8
 8009dc6:	189b      	adds	r3, r3, r2
 8009dc8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009dcc:	464b      	mov	r3, r9
 8009dce:	460a      	mov	r2, r1
 8009dd0:	eb42 0303 	adc.w	r3, r2, r3
 8009dd4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009dd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009ddc:	685b      	ldr	r3, [r3, #4]
 8009dde:	2200      	movs	r2, #0
 8009de0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8009de4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8009de8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8009dec:	460b      	mov	r3, r1
 8009dee:	18db      	adds	r3, r3, r3
 8009df0:	62bb      	str	r3, [r7, #40]	; 0x28
 8009df2:	4613      	mov	r3, r2
 8009df4:	eb42 0303 	adc.w	r3, r2, r3
 8009df8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009dfa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009dfe:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8009e02:	f7f6 ff59 	bl	8000cb8 <__aeabi_uldivmod>
 8009e06:	4602      	mov	r2, r0
 8009e08:	460b      	mov	r3, r1
 8009e0a:	4b0d      	ldr	r3, [pc, #52]	; (8009e40 <UART_SetConfig+0x2d4>)
 8009e0c:	fba3 1302 	umull	r1, r3, r3, r2
 8009e10:	095b      	lsrs	r3, r3, #5
 8009e12:	2164      	movs	r1, #100	; 0x64
 8009e14:	fb01 f303 	mul.w	r3, r1, r3
 8009e18:	1ad3      	subs	r3, r2, r3
 8009e1a:	00db      	lsls	r3, r3, #3
 8009e1c:	3332      	adds	r3, #50	; 0x32
 8009e1e:	4a08      	ldr	r2, [pc, #32]	; (8009e40 <UART_SetConfig+0x2d4>)
 8009e20:	fba2 2303 	umull	r2, r3, r2, r3
 8009e24:	095b      	lsrs	r3, r3, #5
 8009e26:	f003 0207 	and.w	r2, r3, #7
 8009e2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	4422      	add	r2, r4
 8009e32:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009e34:	e105      	b.n	800a042 <UART_SetConfig+0x4d6>
 8009e36:	bf00      	nop
 8009e38:	40011000 	.word	0x40011000
 8009e3c:	40011400 	.word	0x40011400
 8009e40:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009e44:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009e48:	2200      	movs	r2, #0
 8009e4a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8009e4e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8009e52:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8009e56:	4642      	mov	r2, r8
 8009e58:	464b      	mov	r3, r9
 8009e5a:	1891      	adds	r1, r2, r2
 8009e5c:	6239      	str	r1, [r7, #32]
 8009e5e:	415b      	adcs	r3, r3
 8009e60:	627b      	str	r3, [r7, #36]	; 0x24
 8009e62:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009e66:	4641      	mov	r1, r8
 8009e68:	1854      	adds	r4, r2, r1
 8009e6a:	4649      	mov	r1, r9
 8009e6c:	eb43 0501 	adc.w	r5, r3, r1
 8009e70:	f04f 0200 	mov.w	r2, #0
 8009e74:	f04f 0300 	mov.w	r3, #0
 8009e78:	00eb      	lsls	r3, r5, #3
 8009e7a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009e7e:	00e2      	lsls	r2, r4, #3
 8009e80:	4614      	mov	r4, r2
 8009e82:	461d      	mov	r5, r3
 8009e84:	4643      	mov	r3, r8
 8009e86:	18e3      	adds	r3, r4, r3
 8009e88:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8009e8c:	464b      	mov	r3, r9
 8009e8e:	eb45 0303 	adc.w	r3, r5, r3
 8009e92:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8009e96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009e9a:	685b      	ldr	r3, [r3, #4]
 8009e9c:	2200      	movs	r2, #0
 8009e9e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8009ea2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009ea6:	f04f 0200 	mov.w	r2, #0
 8009eaa:	f04f 0300 	mov.w	r3, #0
 8009eae:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8009eb2:	4629      	mov	r1, r5
 8009eb4:	008b      	lsls	r3, r1, #2
 8009eb6:	4621      	mov	r1, r4
 8009eb8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009ebc:	4621      	mov	r1, r4
 8009ebe:	008a      	lsls	r2, r1, #2
 8009ec0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8009ec4:	f7f6 fef8 	bl	8000cb8 <__aeabi_uldivmod>
 8009ec8:	4602      	mov	r2, r0
 8009eca:	460b      	mov	r3, r1
 8009ecc:	4b60      	ldr	r3, [pc, #384]	; (800a050 <UART_SetConfig+0x4e4>)
 8009ece:	fba3 2302 	umull	r2, r3, r3, r2
 8009ed2:	095b      	lsrs	r3, r3, #5
 8009ed4:	011c      	lsls	r4, r3, #4
 8009ed6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009eda:	2200      	movs	r2, #0
 8009edc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8009ee0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8009ee4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8009ee8:	4642      	mov	r2, r8
 8009eea:	464b      	mov	r3, r9
 8009eec:	1891      	adds	r1, r2, r2
 8009eee:	61b9      	str	r1, [r7, #24]
 8009ef0:	415b      	adcs	r3, r3
 8009ef2:	61fb      	str	r3, [r7, #28]
 8009ef4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009ef8:	4641      	mov	r1, r8
 8009efa:	1851      	adds	r1, r2, r1
 8009efc:	6139      	str	r1, [r7, #16]
 8009efe:	4649      	mov	r1, r9
 8009f00:	414b      	adcs	r3, r1
 8009f02:	617b      	str	r3, [r7, #20]
 8009f04:	f04f 0200 	mov.w	r2, #0
 8009f08:	f04f 0300 	mov.w	r3, #0
 8009f0c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009f10:	4659      	mov	r1, fp
 8009f12:	00cb      	lsls	r3, r1, #3
 8009f14:	4651      	mov	r1, sl
 8009f16:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009f1a:	4651      	mov	r1, sl
 8009f1c:	00ca      	lsls	r2, r1, #3
 8009f1e:	4610      	mov	r0, r2
 8009f20:	4619      	mov	r1, r3
 8009f22:	4603      	mov	r3, r0
 8009f24:	4642      	mov	r2, r8
 8009f26:	189b      	adds	r3, r3, r2
 8009f28:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009f2c:	464b      	mov	r3, r9
 8009f2e:	460a      	mov	r2, r1
 8009f30:	eb42 0303 	adc.w	r3, r2, r3
 8009f34:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009f38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009f3c:	685b      	ldr	r3, [r3, #4]
 8009f3e:	2200      	movs	r2, #0
 8009f40:	67bb      	str	r3, [r7, #120]	; 0x78
 8009f42:	67fa      	str	r2, [r7, #124]	; 0x7c
 8009f44:	f04f 0200 	mov.w	r2, #0
 8009f48:	f04f 0300 	mov.w	r3, #0
 8009f4c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8009f50:	4649      	mov	r1, r9
 8009f52:	008b      	lsls	r3, r1, #2
 8009f54:	4641      	mov	r1, r8
 8009f56:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009f5a:	4641      	mov	r1, r8
 8009f5c:	008a      	lsls	r2, r1, #2
 8009f5e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8009f62:	f7f6 fea9 	bl	8000cb8 <__aeabi_uldivmod>
 8009f66:	4602      	mov	r2, r0
 8009f68:	460b      	mov	r3, r1
 8009f6a:	4b39      	ldr	r3, [pc, #228]	; (800a050 <UART_SetConfig+0x4e4>)
 8009f6c:	fba3 1302 	umull	r1, r3, r3, r2
 8009f70:	095b      	lsrs	r3, r3, #5
 8009f72:	2164      	movs	r1, #100	; 0x64
 8009f74:	fb01 f303 	mul.w	r3, r1, r3
 8009f78:	1ad3      	subs	r3, r2, r3
 8009f7a:	011b      	lsls	r3, r3, #4
 8009f7c:	3332      	adds	r3, #50	; 0x32
 8009f7e:	4a34      	ldr	r2, [pc, #208]	; (800a050 <UART_SetConfig+0x4e4>)
 8009f80:	fba2 2303 	umull	r2, r3, r2, r3
 8009f84:	095b      	lsrs	r3, r3, #5
 8009f86:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009f8a:	441c      	add	r4, r3
 8009f8c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009f90:	2200      	movs	r2, #0
 8009f92:	673b      	str	r3, [r7, #112]	; 0x70
 8009f94:	677a      	str	r2, [r7, #116]	; 0x74
 8009f96:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8009f9a:	4642      	mov	r2, r8
 8009f9c:	464b      	mov	r3, r9
 8009f9e:	1891      	adds	r1, r2, r2
 8009fa0:	60b9      	str	r1, [r7, #8]
 8009fa2:	415b      	adcs	r3, r3
 8009fa4:	60fb      	str	r3, [r7, #12]
 8009fa6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009faa:	4641      	mov	r1, r8
 8009fac:	1851      	adds	r1, r2, r1
 8009fae:	6039      	str	r1, [r7, #0]
 8009fb0:	4649      	mov	r1, r9
 8009fb2:	414b      	adcs	r3, r1
 8009fb4:	607b      	str	r3, [r7, #4]
 8009fb6:	f04f 0200 	mov.w	r2, #0
 8009fba:	f04f 0300 	mov.w	r3, #0
 8009fbe:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009fc2:	4659      	mov	r1, fp
 8009fc4:	00cb      	lsls	r3, r1, #3
 8009fc6:	4651      	mov	r1, sl
 8009fc8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009fcc:	4651      	mov	r1, sl
 8009fce:	00ca      	lsls	r2, r1, #3
 8009fd0:	4610      	mov	r0, r2
 8009fd2:	4619      	mov	r1, r3
 8009fd4:	4603      	mov	r3, r0
 8009fd6:	4642      	mov	r2, r8
 8009fd8:	189b      	adds	r3, r3, r2
 8009fda:	66bb      	str	r3, [r7, #104]	; 0x68
 8009fdc:	464b      	mov	r3, r9
 8009fde:	460a      	mov	r2, r1
 8009fe0:	eb42 0303 	adc.w	r3, r2, r3
 8009fe4:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009fe6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009fea:	685b      	ldr	r3, [r3, #4]
 8009fec:	2200      	movs	r2, #0
 8009fee:	663b      	str	r3, [r7, #96]	; 0x60
 8009ff0:	667a      	str	r2, [r7, #100]	; 0x64
 8009ff2:	f04f 0200 	mov.w	r2, #0
 8009ff6:	f04f 0300 	mov.w	r3, #0
 8009ffa:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8009ffe:	4649      	mov	r1, r9
 800a000:	008b      	lsls	r3, r1, #2
 800a002:	4641      	mov	r1, r8
 800a004:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a008:	4641      	mov	r1, r8
 800a00a:	008a      	lsls	r2, r1, #2
 800a00c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800a010:	f7f6 fe52 	bl	8000cb8 <__aeabi_uldivmod>
 800a014:	4602      	mov	r2, r0
 800a016:	460b      	mov	r3, r1
 800a018:	4b0d      	ldr	r3, [pc, #52]	; (800a050 <UART_SetConfig+0x4e4>)
 800a01a:	fba3 1302 	umull	r1, r3, r3, r2
 800a01e:	095b      	lsrs	r3, r3, #5
 800a020:	2164      	movs	r1, #100	; 0x64
 800a022:	fb01 f303 	mul.w	r3, r1, r3
 800a026:	1ad3      	subs	r3, r2, r3
 800a028:	011b      	lsls	r3, r3, #4
 800a02a:	3332      	adds	r3, #50	; 0x32
 800a02c:	4a08      	ldr	r2, [pc, #32]	; (800a050 <UART_SetConfig+0x4e4>)
 800a02e:	fba2 2303 	umull	r2, r3, r2, r3
 800a032:	095b      	lsrs	r3, r3, #5
 800a034:	f003 020f 	and.w	r2, r3, #15
 800a038:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	4422      	add	r2, r4
 800a040:	609a      	str	r2, [r3, #8]
}
 800a042:	bf00      	nop
 800a044:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800a048:	46bd      	mov	sp, r7
 800a04a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a04e:	bf00      	nop
 800a050:	51eb851f 	.word	0x51eb851f

0800a054 <__NVIC_SetPriority>:
{
 800a054:	b480      	push	{r7}
 800a056:	b083      	sub	sp, #12
 800a058:	af00      	add	r7, sp, #0
 800a05a:	4603      	mov	r3, r0
 800a05c:	6039      	str	r1, [r7, #0]
 800a05e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a060:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a064:	2b00      	cmp	r3, #0
 800a066:	db0a      	blt.n	800a07e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a068:	683b      	ldr	r3, [r7, #0]
 800a06a:	b2da      	uxtb	r2, r3
 800a06c:	490c      	ldr	r1, [pc, #48]	; (800a0a0 <__NVIC_SetPriority+0x4c>)
 800a06e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a072:	0112      	lsls	r2, r2, #4
 800a074:	b2d2      	uxtb	r2, r2
 800a076:	440b      	add	r3, r1
 800a078:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800a07c:	e00a      	b.n	800a094 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a07e:	683b      	ldr	r3, [r7, #0]
 800a080:	b2da      	uxtb	r2, r3
 800a082:	4908      	ldr	r1, [pc, #32]	; (800a0a4 <__NVIC_SetPriority+0x50>)
 800a084:	79fb      	ldrb	r3, [r7, #7]
 800a086:	f003 030f 	and.w	r3, r3, #15
 800a08a:	3b04      	subs	r3, #4
 800a08c:	0112      	lsls	r2, r2, #4
 800a08e:	b2d2      	uxtb	r2, r2
 800a090:	440b      	add	r3, r1
 800a092:	761a      	strb	r2, [r3, #24]
}
 800a094:	bf00      	nop
 800a096:	370c      	adds	r7, #12
 800a098:	46bd      	mov	sp, r7
 800a09a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a09e:	4770      	bx	lr
 800a0a0:	e000e100 	.word	0xe000e100
 800a0a4:	e000ed00 	.word	0xe000ed00

0800a0a8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800a0a8:	b580      	push	{r7, lr}
 800a0aa:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800a0ac:	2100      	movs	r1, #0
 800a0ae:	f06f 0004 	mvn.w	r0, #4
 800a0b2:	f7ff ffcf 	bl	800a054 <__NVIC_SetPriority>
#endif
}
 800a0b6:	bf00      	nop
 800a0b8:	bd80      	pop	{r7, pc}
	...

0800a0bc <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800a0bc:	b480      	push	{r7}
 800a0be:	b083      	sub	sp, #12
 800a0c0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a0c2:	f3ef 8305 	mrs	r3, IPSR
 800a0c6:	603b      	str	r3, [r7, #0]
  return(result);
 800a0c8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d003      	beq.n	800a0d6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800a0ce:	f06f 0305 	mvn.w	r3, #5
 800a0d2:	607b      	str	r3, [r7, #4]
 800a0d4:	e00c      	b.n	800a0f0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800a0d6:	4b0a      	ldr	r3, [pc, #40]	; (800a100 <osKernelInitialize+0x44>)
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d105      	bne.n	800a0ea <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800a0de:	4b08      	ldr	r3, [pc, #32]	; (800a100 <osKernelInitialize+0x44>)
 800a0e0:	2201      	movs	r2, #1
 800a0e2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800a0e4:	2300      	movs	r3, #0
 800a0e6:	607b      	str	r3, [r7, #4]
 800a0e8:	e002      	b.n	800a0f0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800a0ea:	f04f 33ff 	mov.w	r3, #4294967295
 800a0ee:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a0f0:	687b      	ldr	r3, [r7, #4]
}
 800a0f2:	4618      	mov	r0, r3
 800a0f4:	370c      	adds	r7, #12
 800a0f6:	46bd      	mov	sp, r7
 800a0f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0fc:	4770      	bx	lr
 800a0fe:	bf00      	nop
 800a100:	2000076c 	.word	0x2000076c

0800a104 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800a104:	b580      	push	{r7, lr}
 800a106:	b082      	sub	sp, #8
 800a108:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a10a:	f3ef 8305 	mrs	r3, IPSR
 800a10e:	603b      	str	r3, [r7, #0]
  return(result);
 800a110:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a112:	2b00      	cmp	r3, #0
 800a114:	d003      	beq.n	800a11e <osKernelStart+0x1a>
    stat = osErrorISR;
 800a116:	f06f 0305 	mvn.w	r3, #5
 800a11a:	607b      	str	r3, [r7, #4]
 800a11c:	e010      	b.n	800a140 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800a11e:	4b0b      	ldr	r3, [pc, #44]	; (800a14c <osKernelStart+0x48>)
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	2b01      	cmp	r3, #1
 800a124:	d109      	bne.n	800a13a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800a126:	f7ff ffbf 	bl	800a0a8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800a12a:	4b08      	ldr	r3, [pc, #32]	; (800a14c <osKernelStart+0x48>)
 800a12c:	2202      	movs	r2, #2
 800a12e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800a130:	f001 fb88 	bl	800b844 <vTaskStartScheduler>
      stat = osOK;
 800a134:	2300      	movs	r3, #0
 800a136:	607b      	str	r3, [r7, #4]
 800a138:	e002      	b.n	800a140 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800a13a:	f04f 33ff 	mov.w	r3, #4294967295
 800a13e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a140:	687b      	ldr	r3, [r7, #4]
}
 800a142:	4618      	mov	r0, r3
 800a144:	3708      	adds	r7, #8
 800a146:	46bd      	mov	sp, r7
 800a148:	bd80      	pop	{r7, pc}
 800a14a:	bf00      	nop
 800a14c:	2000076c 	.word	0x2000076c

0800a150 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800a150:	b580      	push	{r7, lr}
 800a152:	b08e      	sub	sp, #56	; 0x38
 800a154:	af04      	add	r7, sp, #16
 800a156:	60f8      	str	r0, [r7, #12]
 800a158:	60b9      	str	r1, [r7, #8]
 800a15a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800a15c:	2300      	movs	r3, #0
 800a15e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a160:	f3ef 8305 	mrs	r3, IPSR
 800a164:	617b      	str	r3, [r7, #20]
  return(result);
 800a166:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d17e      	bne.n	800a26a <osThreadNew+0x11a>
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d07b      	beq.n	800a26a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800a172:	2380      	movs	r3, #128	; 0x80
 800a174:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800a176:	2318      	movs	r3, #24
 800a178:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800a17a:	2300      	movs	r3, #0
 800a17c:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800a17e:	f04f 33ff 	mov.w	r3, #4294967295
 800a182:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	2b00      	cmp	r3, #0
 800a188:	d045      	beq.n	800a216 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d002      	beq.n	800a198 <osThreadNew+0x48>
        name = attr->name;
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	699b      	ldr	r3, [r3, #24]
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d002      	beq.n	800a1a6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	699b      	ldr	r3, [r3, #24]
 800a1a4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800a1a6:	69fb      	ldr	r3, [r7, #28]
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d008      	beq.n	800a1be <osThreadNew+0x6e>
 800a1ac:	69fb      	ldr	r3, [r7, #28]
 800a1ae:	2b38      	cmp	r3, #56	; 0x38
 800a1b0:	d805      	bhi.n	800a1be <osThreadNew+0x6e>
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	685b      	ldr	r3, [r3, #4]
 800a1b6:	f003 0301 	and.w	r3, r3, #1
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d001      	beq.n	800a1c2 <osThreadNew+0x72>
        return (NULL);
 800a1be:	2300      	movs	r3, #0
 800a1c0:	e054      	b.n	800a26c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	695b      	ldr	r3, [r3, #20]
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d003      	beq.n	800a1d2 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	695b      	ldr	r3, [r3, #20]
 800a1ce:	089b      	lsrs	r3, r3, #2
 800a1d0:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	689b      	ldr	r3, [r3, #8]
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d00e      	beq.n	800a1f8 <osThreadNew+0xa8>
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	68db      	ldr	r3, [r3, #12]
 800a1de:	2b5b      	cmp	r3, #91	; 0x5b
 800a1e0:	d90a      	bls.n	800a1f8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d006      	beq.n	800a1f8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	695b      	ldr	r3, [r3, #20]
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	d002      	beq.n	800a1f8 <osThreadNew+0xa8>
        mem = 1;
 800a1f2:	2301      	movs	r3, #1
 800a1f4:	61bb      	str	r3, [r7, #24]
 800a1f6:	e010      	b.n	800a21a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	689b      	ldr	r3, [r3, #8]
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d10c      	bne.n	800a21a <osThreadNew+0xca>
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	68db      	ldr	r3, [r3, #12]
 800a204:	2b00      	cmp	r3, #0
 800a206:	d108      	bne.n	800a21a <osThreadNew+0xca>
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	691b      	ldr	r3, [r3, #16]
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d104      	bne.n	800a21a <osThreadNew+0xca>
          mem = 0;
 800a210:	2300      	movs	r3, #0
 800a212:	61bb      	str	r3, [r7, #24]
 800a214:	e001      	b.n	800a21a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800a216:	2300      	movs	r3, #0
 800a218:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800a21a:	69bb      	ldr	r3, [r7, #24]
 800a21c:	2b01      	cmp	r3, #1
 800a21e:	d110      	bne.n	800a242 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800a224:	687a      	ldr	r2, [r7, #4]
 800a226:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a228:	9202      	str	r2, [sp, #8]
 800a22a:	9301      	str	r3, [sp, #4]
 800a22c:	69fb      	ldr	r3, [r7, #28]
 800a22e:	9300      	str	r3, [sp, #0]
 800a230:	68bb      	ldr	r3, [r7, #8]
 800a232:	6a3a      	ldr	r2, [r7, #32]
 800a234:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a236:	68f8      	ldr	r0, [r7, #12]
 800a238:	f001 f92e 	bl	800b498 <xTaskCreateStatic>
 800a23c:	4603      	mov	r3, r0
 800a23e:	613b      	str	r3, [r7, #16]
 800a240:	e013      	b.n	800a26a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800a242:	69bb      	ldr	r3, [r7, #24]
 800a244:	2b00      	cmp	r3, #0
 800a246:	d110      	bne.n	800a26a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800a248:	6a3b      	ldr	r3, [r7, #32]
 800a24a:	b29a      	uxth	r2, r3
 800a24c:	f107 0310 	add.w	r3, r7, #16
 800a250:	9301      	str	r3, [sp, #4]
 800a252:	69fb      	ldr	r3, [r7, #28]
 800a254:	9300      	str	r3, [sp, #0]
 800a256:	68bb      	ldr	r3, [r7, #8]
 800a258:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a25a:	68f8      	ldr	r0, [r7, #12]
 800a25c:	f001 f979 	bl	800b552 <xTaskCreate>
 800a260:	4603      	mov	r3, r0
 800a262:	2b01      	cmp	r3, #1
 800a264:	d001      	beq.n	800a26a <osThreadNew+0x11a>
            hTask = NULL;
 800a266:	2300      	movs	r3, #0
 800a268:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800a26a:	693b      	ldr	r3, [r7, #16]
}
 800a26c:	4618      	mov	r0, r3
 800a26e:	3728      	adds	r7, #40	; 0x28
 800a270:	46bd      	mov	sp, r7
 800a272:	bd80      	pop	{r7, pc}

0800a274 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800a274:	b580      	push	{r7, lr}
 800a276:	b084      	sub	sp, #16
 800a278:	af00      	add	r7, sp, #0
 800a27a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a27c:	f3ef 8305 	mrs	r3, IPSR
 800a280:	60bb      	str	r3, [r7, #8]
  return(result);
 800a282:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a284:	2b00      	cmp	r3, #0
 800a286:	d003      	beq.n	800a290 <osDelay+0x1c>
    stat = osErrorISR;
 800a288:	f06f 0305 	mvn.w	r3, #5
 800a28c:	60fb      	str	r3, [r7, #12]
 800a28e:	e007      	b.n	800a2a0 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800a290:	2300      	movs	r3, #0
 800a292:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	2b00      	cmp	r3, #0
 800a298:	d002      	beq.n	800a2a0 <osDelay+0x2c>
      vTaskDelay(ticks);
 800a29a:	6878      	ldr	r0, [r7, #4]
 800a29c:	f001 fa9e 	bl	800b7dc <vTaskDelay>
    }
  }

  return (stat);
 800a2a0:	68fb      	ldr	r3, [r7, #12]
}
 800a2a2:	4618      	mov	r0, r3
 800a2a4:	3710      	adds	r7, #16
 800a2a6:	46bd      	mov	sp, r7
 800a2a8:	bd80      	pop	{r7, pc}

0800a2aa <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800a2aa:	b580      	push	{r7, lr}
 800a2ac:	b088      	sub	sp, #32
 800a2ae:	af00      	add	r7, sp, #0
 800a2b0:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800a2b2:	2300      	movs	r3, #0
 800a2b4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a2b6:	f3ef 8305 	mrs	r3, IPSR
 800a2ba:	60bb      	str	r3, [r7, #8]
  return(result);
 800a2bc:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d174      	bne.n	800a3ac <osMutexNew+0x102>
    if (attr != NULL) {
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d003      	beq.n	800a2d0 <osMutexNew+0x26>
      type = attr->attr_bits;
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	685b      	ldr	r3, [r3, #4]
 800a2cc:	61bb      	str	r3, [r7, #24]
 800a2ce:	e001      	b.n	800a2d4 <osMutexNew+0x2a>
    } else {
      type = 0U;
 800a2d0:	2300      	movs	r3, #0
 800a2d2:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800a2d4:	69bb      	ldr	r3, [r7, #24]
 800a2d6:	f003 0301 	and.w	r3, r3, #1
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d002      	beq.n	800a2e4 <osMutexNew+0x3a>
      rmtx = 1U;
 800a2de:	2301      	movs	r3, #1
 800a2e0:	617b      	str	r3, [r7, #20]
 800a2e2:	e001      	b.n	800a2e8 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 800a2e4:	2300      	movs	r3, #0
 800a2e6:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800a2e8:	69bb      	ldr	r3, [r7, #24]
 800a2ea:	f003 0308 	and.w	r3, r3, #8
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d15c      	bne.n	800a3ac <osMutexNew+0x102>
      mem = -1;
 800a2f2:	f04f 33ff 	mov.w	r3, #4294967295
 800a2f6:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	d015      	beq.n	800a32a <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	689b      	ldr	r3, [r3, #8]
 800a302:	2b00      	cmp	r3, #0
 800a304:	d006      	beq.n	800a314 <osMutexNew+0x6a>
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	68db      	ldr	r3, [r3, #12]
 800a30a:	2b4f      	cmp	r3, #79	; 0x4f
 800a30c:	d902      	bls.n	800a314 <osMutexNew+0x6a>
          mem = 1;
 800a30e:	2301      	movs	r3, #1
 800a310:	613b      	str	r3, [r7, #16]
 800a312:	e00c      	b.n	800a32e <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	689b      	ldr	r3, [r3, #8]
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d108      	bne.n	800a32e <osMutexNew+0x84>
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	68db      	ldr	r3, [r3, #12]
 800a320:	2b00      	cmp	r3, #0
 800a322:	d104      	bne.n	800a32e <osMutexNew+0x84>
            mem = 0;
 800a324:	2300      	movs	r3, #0
 800a326:	613b      	str	r3, [r7, #16]
 800a328:	e001      	b.n	800a32e <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 800a32a:	2300      	movs	r3, #0
 800a32c:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800a32e:	693b      	ldr	r3, [r7, #16]
 800a330:	2b01      	cmp	r3, #1
 800a332:	d112      	bne.n	800a35a <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 800a334:	697b      	ldr	r3, [r7, #20]
 800a336:	2b00      	cmp	r3, #0
 800a338:	d007      	beq.n	800a34a <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	689b      	ldr	r3, [r3, #8]
 800a33e:	4619      	mov	r1, r3
 800a340:	2004      	movs	r0, #4
 800a342:	f000 fb18 	bl	800a976 <xQueueCreateMutexStatic>
 800a346:	61f8      	str	r0, [r7, #28]
 800a348:	e016      	b.n	800a378 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	689b      	ldr	r3, [r3, #8]
 800a34e:	4619      	mov	r1, r3
 800a350:	2001      	movs	r0, #1
 800a352:	f000 fb10 	bl	800a976 <xQueueCreateMutexStatic>
 800a356:	61f8      	str	r0, [r7, #28]
 800a358:	e00e      	b.n	800a378 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800a35a:	693b      	ldr	r3, [r7, #16]
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d10b      	bne.n	800a378 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800a360:	697b      	ldr	r3, [r7, #20]
 800a362:	2b00      	cmp	r3, #0
 800a364:	d004      	beq.n	800a370 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800a366:	2004      	movs	r0, #4
 800a368:	f000 faed 	bl	800a946 <xQueueCreateMutex>
 800a36c:	61f8      	str	r0, [r7, #28]
 800a36e:	e003      	b.n	800a378 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 800a370:	2001      	movs	r0, #1
 800a372:	f000 fae8 	bl	800a946 <xQueueCreateMutex>
 800a376:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800a378:	69fb      	ldr	r3, [r7, #28]
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	d00c      	beq.n	800a398 <osMutexNew+0xee>
        if (attr != NULL) {
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	2b00      	cmp	r3, #0
 800a382:	d003      	beq.n	800a38c <osMutexNew+0xe2>
          name = attr->name;
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	60fb      	str	r3, [r7, #12]
 800a38a:	e001      	b.n	800a390 <osMutexNew+0xe6>
        } else {
          name = NULL;
 800a38c:	2300      	movs	r3, #0
 800a38e:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 800a390:	68f9      	ldr	r1, [r7, #12]
 800a392:	69f8      	ldr	r0, [r7, #28]
 800a394:	f001 f822 	bl	800b3dc <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800a398:	69fb      	ldr	r3, [r7, #28]
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d006      	beq.n	800a3ac <osMutexNew+0x102>
 800a39e:	697b      	ldr	r3, [r7, #20]
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d003      	beq.n	800a3ac <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800a3a4:	69fb      	ldr	r3, [r7, #28]
 800a3a6:	f043 0301 	orr.w	r3, r3, #1
 800a3aa:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800a3ac:	69fb      	ldr	r3, [r7, #28]
}
 800a3ae:	4618      	mov	r0, r3
 800a3b0:	3720      	adds	r7, #32
 800a3b2:	46bd      	mov	sp, r7
 800a3b4:	bd80      	pop	{r7, pc}

0800a3b6 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800a3b6:	b580      	push	{r7, lr}
 800a3b8:	b086      	sub	sp, #24
 800a3ba:	af00      	add	r7, sp, #0
 800a3bc:	6078      	str	r0, [r7, #4]
 800a3be:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	f023 0301 	bic.w	r3, r3, #1
 800a3c6:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	f003 0301 	and.w	r3, r3, #1
 800a3ce:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800a3d0:	2300      	movs	r3, #0
 800a3d2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a3d4:	f3ef 8305 	mrs	r3, IPSR
 800a3d8:	60bb      	str	r3, [r7, #8]
  return(result);
 800a3da:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d003      	beq.n	800a3e8 <osMutexAcquire+0x32>
    stat = osErrorISR;
 800a3e0:	f06f 0305 	mvn.w	r3, #5
 800a3e4:	617b      	str	r3, [r7, #20]
 800a3e6:	e02c      	b.n	800a442 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 800a3e8:	693b      	ldr	r3, [r7, #16]
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d103      	bne.n	800a3f6 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 800a3ee:	f06f 0303 	mvn.w	r3, #3
 800a3f2:	617b      	str	r3, [r7, #20]
 800a3f4:	e025      	b.n	800a442 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d011      	beq.n	800a420 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800a3fc:	6839      	ldr	r1, [r7, #0]
 800a3fe:	6938      	ldr	r0, [r7, #16]
 800a400:	f000 fb08 	bl	800aa14 <xQueueTakeMutexRecursive>
 800a404:	4603      	mov	r3, r0
 800a406:	2b01      	cmp	r3, #1
 800a408:	d01b      	beq.n	800a442 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800a40a:	683b      	ldr	r3, [r7, #0]
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d003      	beq.n	800a418 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 800a410:	f06f 0301 	mvn.w	r3, #1
 800a414:	617b      	str	r3, [r7, #20]
 800a416:	e014      	b.n	800a442 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800a418:	f06f 0302 	mvn.w	r3, #2
 800a41c:	617b      	str	r3, [r7, #20]
 800a41e:	e010      	b.n	800a442 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800a420:	6839      	ldr	r1, [r7, #0]
 800a422:	6938      	ldr	r0, [r7, #16]
 800a424:	f000 fda6 	bl	800af74 <xQueueSemaphoreTake>
 800a428:	4603      	mov	r3, r0
 800a42a:	2b01      	cmp	r3, #1
 800a42c:	d009      	beq.n	800a442 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800a42e:	683b      	ldr	r3, [r7, #0]
 800a430:	2b00      	cmp	r3, #0
 800a432:	d003      	beq.n	800a43c <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 800a434:	f06f 0301 	mvn.w	r3, #1
 800a438:	617b      	str	r3, [r7, #20]
 800a43a:	e002      	b.n	800a442 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800a43c:	f06f 0302 	mvn.w	r3, #2
 800a440:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 800a442:	697b      	ldr	r3, [r7, #20]
}
 800a444:	4618      	mov	r0, r3
 800a446:	3718      	adds	r7, #24
 800a448:	46bd      	mov	sp, r7
 800a44a:	bd80      	pop	{r7, pc}

0800a44c <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800a44c:	b580      	push	{r7, lr}
 800a44e:	b086      	sub	sp, #24
 800a450:	af00      	add	r7, sp, #0
 800a452:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	f023 0301 	bic.w	r3, r3, #1
 800a45a:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	f003 0301 	and.w	r3, r3, #1
 800a462:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800a464:	2300      	movs	r3, #0
 800a466:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a468:	f3ef 8305 	mrs	r3, IPSR
 800a46c:	60bb      	str	r3, [r7, #8]
  return(result);
 800a46e:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800a470:	2b00      	cmp	r3, #0
 800a472:	d003      	beq.n	800a47c <osMutexRelease+0x30>
    stat = osErrorISR;
 800a474:	f06f 0305 	mvn.w	r3, #5
 800a478:	617b      	str	r3, [r7, #20]
 800a47a:	e01f      	b.n	800a4bc <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 800a47c:	693b      	ldr	r3, [r7, #16]
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d103      	bne.n	800a48a <osMutexRelease+0x3e>
    stat = osErrorParameter;
 800a482:	f06f 0303 	mvn.w	r3, #3
 800a486:	617b      	str	r3, [r7, #20]
 800a488:	e018      	b.n	800a4bc <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	d009      	beq.n	800a4a4 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800a490:	6938      	ldr	r0, [r7, #16]
 800a492:	f000 fa8b 	bl	800a9ac <xQueueGiveMutexRecursive>
 800a496:	4603      	mov	r3, r0
 800a498:	2b01      	cmp	r3, #1
 800a49a:	d00f      	beq.n	800a4bc <osMutexRelease+0x70>
        stat = osErrorResource;
 800a49c:	f06f 0302 	mvn.w	r3, #2
 800a4a0:	617b      	str	r3, [r7, #20]
 800a4a2:	e00b      	b.n	800a4bc <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800a4a4:	2300      	movs	r3, #0
 800a4a6:	2200      	movs	r2, #0
 800a4a8:	2100      	movs	r1, #0
 800a4aa:	6938      	ldr	r0, [r7, #16]
 800a4ac:	f000 fae8 	bl	800aa80 <xQueueGenericSend>
 800a4b0:	4603      	mov	r3, r0
 800a4b2:	2b01      	cmp	r3, #1
 800a4b4:	d002      	beq.n	800a4bc <osMutexRelease+0x70>
        stat = osErrorResource;
 800a4b6:	f06f 0302 	mvn.w	r3, #2
 800a4ba:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800a4bc:	697b      	ldr	r3, [r7, #20]
}
 800a4be:	4618      	mov	r0, r3
 800a4c0:	3718      	adds	r7, #24
 800a4c2:	46bd      	mov	sp, r7
 800a4c4:	bd80      	pop	{r7, pc}
	...

0800a4c8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800a4c8:	b480      	push	{r7}
 800a4ca:	b085      	sub	sp, #20
 800a4cc:	af00      	add	r7, sp, #0
 800a4ce:	60f8      	str	r0, [r7, #12]
 800a4d0:	60b9      	str	r1, [r7, #8]
 800a4d2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	4a07      	ldr	r2, [pc, #28]	; (800a4f4 <vApplicationGetIdleTaskMemory+0x2c>)
 800a4d8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800a4da:	68bb      	ldr	r3, [r7, #8]
 800a4dc:	4a06      	ldr	r2, [pc, #24]	; (800a4f8 <vApplicationGetIdleTaskMemory+0x30>)
 800a4de:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	2280      	movs	r2, #128	; 0x80
 800a4e4:	601a      	str	r2, [r3, #0]
}
 800a4e6:	bf00      	nop
 800a4e8:	3714      	adds	r7, #20
 800a4ea:	46bd      	mov	sp, r7
 800a4ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4f0:	4770      	bx	lr
 800a4f2:	bf00      	nop
 800a4f4:	20000770 	.word	0x20000770
 800a4f8:	200007cc 	.word	0x200007cc

0800a4fc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800a4fc:	b480      	push	{r7}
 800a4fe:	b085      	sub	sp, #20
 800a500:	af00      	add	r7, sp, #0
 800a502:	60f8      	str	r0, [r7, #12]
 800a504:	60b9      	str	r1, [r7, #8]
 800a506:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	4a07      	ldr	r2, [pc, #28]	; (800a528 <vApplicationGetTimerTaskMemory+0x2c>)
 800a50c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800a50e:	68bb      	ldr	r3, [r7, #8]
 800a510:	4a06      	ldr	r2, [pc, #24]	; (800a52c <vApplicationGetTimerTaskMemory+0x30>)
 800a512:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a51a:	601a      	str	r2, [r3, #0]
}
 800a51c:	bf00      	nop
 800a51e:	3714      	adds	r7, #20
 800a520:	46bd      	mov	sp, r7
 800a522:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a526:	4770      	bx	lr
 800a528:	200009cc 	.word	0x200009cc
 800a52c:	20000a28 	.word	0x20000a28

0800a530 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a530:	b480      	push	{r7}
 800a532:	b083      	sub	sp, #12
 800a534:	af00      	add	r7, sp, #0
 800a536:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	f103 0208 	add.w	r2, r3, #8
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	f04f 32ff 	mov.w	r2, #4294967295
 800a548:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	f103 0208 	add.w	r2, r3, #8
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	f103 0208 	add.w	r2, r3, #8
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	2200      	movs	r2, #0
 800a562:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a564:	bf00      	nop
 800a566:	370c      	adds	r7, #12
 800a568:	46bd      	mov	sp, r7
 800a56a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a56e:	4770      	bx	lr

0800a570 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a570:	b480      	push	{r7}
 800a572:	b083      	sub	sp, #12
 800a574:	af00      	add	r7, sp, #0
 800a576:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	2200      	movs	r2, #0
 800a57c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a57e:	bf00      	nop
 800a580:	370c      	adds	r7, #12
 800a582:	46bd      	mov	sp, r7
 800a584:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a588:	4770      	bx	lr

0800a58a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a58a:	b480      	push	{r7}
 800a58c:	b085      	sub	sp, #20
 800a58e:	af00      	add	r7, sp, #0
 800a590:	6078      	str	r0, [r7, #4]
 800a592:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	685b      	ldr	r3, [r3, #4]
 800a598:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a59a:	683b      	ldr	r3, [r7, #0]
 800a59c:	68fa      	ldr	r2, [r7, #12]
 800a59e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	689a      	ldr	r2, [r3, #8]
 800a5a4:	683b      	ldr	r3, [r7, #0]
 800a5a6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	689b      	ldr	r3, [r3, #8]
 800a5ac:	683a      	ldr	r2, [r7, #0]
 800a5ae:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	683a      	ldr	r2, [r7, #0]
 800a5b4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a5b6:	683b      	ldr	r3, [r7, #0]
 800a5b8:	687a      	ldr	r2, [r7, #4]
 800a5ba:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	1c5a      	adds	r2, r3, #1
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	601a      	str	r2, [r3, #0]
}
 800a5c6:	bf00      	nop
 800a5c8:	3714      	adds	r7, #20
 800a5ca:	46bd      	mov	sp, r7
 800a5cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5d0:	4770      	bx	lr

0800a5d2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a5d2:	b480      	push	{r7}
 800a5d4:	b085      	sub	sp, #20
 800a5d6:	af00      	add	r7, sp, #0
 800a5d8:	6078      	str	r0, [r7, #4]
 800a5da:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a5dc:	683b      	ldr	r3, [r7, #0]
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a5e2:	68bb      	ldr	r3, [r7, #8]
 800a5e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a5e8:	d103      	bne.n	800a5f2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	691b      	ldr	r3, [r3, #16]
 800a5ee:	60fb      	str	r3, [r7, #12]
 800a5f0:	e00c      	b.n	800a60c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	3308      	adds	r3, #8
 800a5f6:	60fb      	str	r3, [r7, #12]
 800a5f8:	e002      	b.n	800a600 <vListInsert+0x2e>
 800a5fa:	68fb      	ldr	r3, [r7, #12]
 800a5fc:	685b      	ldr	r3, [r3, #4]
 800a5fe:	60fb      	str	r3, [r7, #12]
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	685b      	ldr	r3, [r3, #4]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	68ba      	ldr	r2, [r7, #8]
 800a608:	429a      	cmp	r2, r3
 800a60a:	d2f6      	bcs.n	800a5fa <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	685a      	ldr	r2, [r3, #4]
 800a610:	683b      	ldr	r3, [r7, #0]
 800a612:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a614:	683b      	ldr	r3, [r7, #0]
 800a616:	685b      	ldr	r3, [r3, #4]
 800a618:	683a      	ldr	r2, [r7, #0]
 800a61a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a61c:	683b      	ldr	r3, [r7, #0]
 800a61e:	68fa      	ldr	r2, [r7, #12]
 800a620:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	683a      	ldr	r2, [r7, #0]
 800a626:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800a628:	683b      	ldr	r3, [r7, #0]
 800a62a:	687a      	ldr	r2, [r7, #4]
 800a62c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	1c5a      	adds	r2, r3, #1
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	601a      	str	r2, [r3, #0]
}
 800a638:	bf00      	nop
 800a63a:	3714      	adds	r7, #20
 800a63c:	46bd      	mov	sp, r7
 800a63e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a642:	4770      	bx	lr

0800a644 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a644:	b480      	push	{r7}
 800a646:	b085      	sub	sp, #20
 800a648:	af00      	add	r7, sp, #0
 800a64a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	691b      	ldr	r3, [r3, #16]
 800a650:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	685b      	ldr	r3, [r3, #4]
 800a656:	687a      	ldr	r2, [r7, #4]
 800a658:	6892      	ldr	r2, [r2, #8]
 800a65a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	689b      	ldr	r3, [r3, #8]
 800a660:	687a      	ldr	r2, [r7, #4]
 800a662:	6852      	ldr	r2, [r2, #4]
 800a664:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	685b      	ldr	r3, [r3, #4]
 800a66a:	687a      	ldr	r2, [r7, #4]
 800a66c:	429a      	cmp	r2, r3
 800a66e:	d103      	bne.n	800a678 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	689a      	ldr	r2, [r3, #8]
 800a674:	68fb      	ldr	r3, [r7, #12]
 800a676:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	2200      	movs	r2, #0
 800a67c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	1e5a      	subs	r2, r3, #1
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	681b      	ldr	r3, [r3, #0]
}
 800a68c:	4618      	mov	r0, r3
 800a68e:	3714      	adds	r7, #20
 800a690:	46bd      	mov	sp, r7
 800a692:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a696:	4770      	bx	lr

0800a698 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a698:	b580      	push	{r7, lr}
 800a69a:	b084      	sub	sp, #16
 800a69c:	af00      	add	r7, sp, #0
 800a69e:	6078      	str	r0, [r7, #4]
 800a6a0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d10a      	bne.n	800a6c2 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a6ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6b0:	f383 8811 	msr	BASEPRI, r3
 800a6b4:	f3bf 8f6f 	isb	sy
 800a6b8:	f3bf 8f4f 	dsb	sy
 800a6bc:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800a6be:	bf00      	nop
 800a6c0:	e7fe      	b.n	800a6c0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800a6c2:	f002 fb6f 	bl	800cda4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	681a      	ldr	r2, [r3, #0]
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a6ce:	68f9      	ldr	r1, [r7, #12]
 800a6d0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a6d2:	fb01 f303 	mul.w	r3, r1, r3
 800a6d6:	441a      	add	r2, r3
 800a6d8:	68fb      	ldr	r3, [r7, #12]
 800a6da:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	2200      	movs	r2, #0
 800a6e0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	681a      	ldr	r2, [r3, #0]
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a6ea:	68fb      	ldr	r3, [r7, #12]
 800a6ec:	681a      	ldr	r2, [r3, #0]
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a6f2:	3b01      	subs	r3, #1
 800a6f4:	68f9      	ldr	r1, [r7, #12]
 800a6f6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a6f8:	fb01 f303 	mul.w	r3, r1, r3
 800a6fc:	441a      	add	r2, r3
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a702:	68fb      	ldr	r3, [r7, #12]
 800a704:	22ff      	movs	r2, #255	; 0xff
 800a706:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	22ff      	movs	r2, #255	; 0xff
 800a70e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800a712:	683b      	ldr	r3, [r7, #0]
 800a714:	2b00      	cmp	r3, #0
 800a716:	d114      	bne.n	800a742 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a718:	68fb      	ldr	r3, [r7, #12]
 800a71a:	691b      	ldr	r3, [r3, #16]
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	d01a      	beq.n	800a756 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	3310      	adds	r3, #16
 800a724:	4618      	mov	r0, r3
 800a726:	f001 fb17 	bl	800bd58 <xTaskRemoveFromEventList>
 800a72a:	4603      	mov	r3, r0
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d012      	beq.n	800a756 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a730:	4b0c      	ldr	r3, [pc, #48]	; (800a764 <xQueueGenericReset+0xcc>)
 800a732:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a736:	601a      	str	r2, [r3, #0]
 800a738:	f3bf 8f4f 	dsb	sy
 800a73c:	f3bf 8f6f 	isb	sy
 800a740:	e009      	b.n	800a756 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	3310      	adds	r3, #16
 800a746:	4618      	mov	r0, r3
 800a748:	f7ff fef2 	bl	800a530 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	3324      	adds	r3, #36	; 0x24
 800a750:	4618      	mov	r0, r3
 800a752:	f7ff feed 	bl	800a530 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a756:	f002 fb55 	bl	800ce04 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a75a:	2301      	movs	r3, #1
}
 800a75c:	4618      	mov	r0, r3
 800a75e:	3710      	adds	r7, #16
 800a760:	46bd      	mov	sp, r7
 800a762:	bd80      	pop	{r7, pc}
 800a764:	e000ed04 	.word	0xe000ed04

0800a768 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a768:	b580      	push	{r7, lr}
 800a76a:	b08e      	sub	sp, #56	; 0x38
 800a76c:	af02      	add	r7, sp, #8
 800a76e:	60f8      	str	r0, [r7, #12]
 800a770:	60b9      	str	r1, [r7, #8]
 800a772:	607a      	str	r2, [r7, #4]
 800a774:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d10a      	bne.n	800a792 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800a77c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a780:	f383 8811 	msr	BASEPRI, r3
 800a784:	f3bf 8f6f 	isb	sy
 800a788:	f3bf 8f4f 	dsb	sy
 800a78c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a78e:	bf00      	nop
 800a790:	e7fe      	b.n	800a790 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a792:	683b      	ldr	r3, [r7, #0]
 800a794:	2b00      	cmp	r3, #0
 800a796:	d10a      	bne.n	800a7ae <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800a798:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a79c:	f383 8811 	msr	BASEPRI, r3
 800a7a0:	f3bf 8f6f 	isb	sy
 800a7a4:	f3bf 8f4f 	dsb	sy
 800a7a8:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a7aa:	bf00      	nop
 800a7ac:	e7fe      	b.n	800a7ac <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	d002      	beq.n	800a7ba <xQueueGenericCreateStatic+0x52>
 800a7b4:	68bb      	ldr	r3, [r7, #8]
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d001      	beq.n	800a7be <xQueueGenericCreateStatic+0x56>
 800a7ba:	2301      	movs	r3, #1
 800a7bc:	e000      	b.n	800a7c0 <xQueueGenericCreateStatic+0x58>
 800a7be:	2300      	movs	r3, #0
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d10a      	bne.n	800a7da <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800a7c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7c8:	f383 8811 	msr	BASEPRI, r3
 800a7cc:	f3bf 8f6f 	isb	sy
 800a7d0:	f3bf 8f4f 	dsb	sy
 800a7d4:	623b      	str	r3, [r7, #32]
}
 800a7d6:	bf00      	nop
 800a7d8:	e7fe      	b.n	800a7d8 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d102      	bne.n	800a7e6 <xQueueGenericCreateStatic+0x7e>
 800a7e0:	68bb      	ldr	r3, [r7, #8]
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d101      	bne.n	800a7ea <xQueueGenericCreateStatic+0x82>
 800a7e6:	2301      	movs	r3, #1
 800a7e8:	e000      	b.n	800a7ec <xQueueGenericCreateStatic+0x84>
 800a7ea:	2300      	movs	r3, #0
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d10a      	bne.n	800a806 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800a7f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7f4:	f383 8811 	msr	BASEPRI, r3
 800a7f8:	f3bf 8f6f 	isb	sy
 800a7fc:	f3bf 8f4f 	dsb	sy
 800a800:	61fb      	str	r3, [r7, #28]
}
 800a802:	bf00      	nop
 800a804:	e7fe      	b.n	800a804 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a806:	2350      	movs	r3, #80	; 0x50
 800a808:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a80a:	697b      	ldr	r3, [r7, #20]
 800a80c:	2b50      	cmp	r3, #80	; 0x50
 800a80e:	d00a      	beq.n	800a826 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800a810:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a814:	f383 8811 	msr	BASEPRI, r3
 800a818:	f3bf 8f6f 	isb	sy
 800a81c:	f3bf 8f4f 	dsb	sy
 800a820:	61bb      	str	r3, [r7, #24]
}
 800a822:	bf00      	nop
 800a824:	e7fe      	b.n	800a824 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a826:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a828:	683b      	ldr	r3, [r7, #0]
 800a82a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800a82c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d00d      	beq.n	800a84e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a832:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a834:	2201      	movs	r2, #1
 800a836:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a83a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800a83e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a840:	9300      	str	r3, [sp, #0]
 800a842:	4613      	mov	r3, r2
 800a844:	687a      	ldr	r2, [r7, #4]
 800a846:	68b9      	ldr	r1, [r7, #8]
 800a848:	68f8      	ldr	r0, [r7, #12]
 800a84a:	f000 f83f 	bl	800a8cc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a84e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800a850:	4618      	mov	r0, r3
 800a852:	3730      	adds	r7, #48	; 0x30
 800a854:	46bd      	mov	sp, r7
 800a856:	bd80      	pop	{r7, pc}

0800a858 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800a858:	b580      	push	{r7, lr}
 800a85a:	b08a      	sub	sp, #40	; 0x28
 800a85c:	af02      	add	r7, sp, #8
 800a85e:	60f8      	str	r0, [r7, #12]
 800a860:	60b9      	str	r1, [r7, #8]
 800a862:	4613      	mov	r3, r2
 800a864:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a866:	68fb      	ldr	r3, [r7, #12]
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d10a      	bne.n	800a882 <xQueueGenericCreate+0x2a>
	__asm volatile
 800a86c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a870:	f383 8811 	msr	BASEPRI, r3
 800a874:	f3bf 8f6f 	isb	sy
 800a878:	f3bf 8f4f 	dsb	sy
 800a87c:	613b      	str	r3, [r7, #16]
}
 800a87e:	bf00      	nop
 800a880:	e7fe      	b.n	800a880 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	68ba      	ldr	r2, [r7, #8]
 800a886:	fb02 f303 	mul.w	r3, r2, r3
 800a88a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800a88c:	69fb      	ldr	r3, [r7, #28]
 800a88e:	3350      	adds	r3, #80	; 0x50
 800a890:	4618      	mov	r0, r3
 800a892:	f002 fba9 	bl	800cfe8 <pvPortMalloc>
 800a896:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800a898:	69bb      	ldr	r3, [r7, #24]
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d011      	beq.n	800a8c2 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800a89e:	69bb      	ldr	r3, [r7, #24]
 800a8a0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a8a2:	697b      	ldr	r3, [r7, #20]
 800a8a4:	3350      	adds	r3, #80	; 0x50
 800a8a6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800a8a8:	69bb      	ldr	r3, [r7, #24]
 800a8aa:	2200      	movs	r2, #0
 800a8ac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a8b0:	79fa      	ldrb	r2, [r7, #7]
 800a8b2:	69bb      	ldr	r3, [r7, #24]
 800a8b4:	9300      	str	r3, [sp, #0]
 800a8b6:	4613      	mov	r3, r2
 800a8b8:	697a      	ldr	r2, [r7, #20]
 800a8ba:	68b9      	ldr	r1, [r7, #8]
 800a8bc:	68f8      	ldr	r0, [r7, #12]
 800a8be:	f000 f805 	bl	800a8cc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a8c2:	69bb      	ldr	r3, [r7, #24]
	}
 800a8c4:	4618      	mov	r0, r3
 800a8c6:	3720      	adds	r7, #32
 800a8c8:	46bd      	mov	sp, r7
 800a8ca:	bd80      	pop	{r7, pc}

0800a8cc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a8cc:	b580      	push	{r7, lr}
 800a8ce:	b084      	sub	sp, #16
 800a8d0:	af00      	add	r7, sp, #0
 800a8d2:	60f8      	str	r0, [r7, #12]
 800a8d4:	60b9      	str	r1, [r7, #8]
 800a8d6:	607a      	str	r2, [r7, #4]
 800a8d8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a8da:	68bb      	ldr	r3, [r7, #8]
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d103      	bne.n	800a8e8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a8e0:	69bb      	ldr	r3, [r7, #24]
 800a8e2:	69ba      	ldr	r2, [r7, #24]
 800a8e4:	601a      	str	r2, [r3, #0]
 800a8e6:	e002      	b.n	800a8ee <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a8e8:	69bb      	ldr	r3, [r7, #24]
 800a8ea:	687a      	ldr	r2, [r7, #4]
 800a8ec:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a8ee:	69bb      	ldr	r3, [r7, #24]
 800a8f0:	68fa      	ldr	r2, [r7, #12]
 800a8f2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a8f4:	69bb      	ldr	r3, [r7, #24]
 800a8f6:	68ba      	ldr	r2, [r7, #8]
 800a8f8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a8fa:	2101      	movs	r1, #1
 800a8fc:	69b8      	ldr	r0, [r7, #24]
 800a8fe:	f7ff fecb 	bl	800a698 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800a902:	69bb      	ldr	r3, [r7, #24]
 800a904:	78fa      	ldrb	r2, [r7, #3]
 800a906:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a90a:	bf00      	nop
 800a90c:	3710      	adds	r7, #16
 800a90e:	46bd      	mov	sp, r7
 800a910:	bd80      	pop	{r7, pc}

0800a912 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800a912:	b580      	push	{r7, lr}
 800a914:	b082      	sub	sp, #8
 800a916:	af00      	add	r7, sp, #0
 800a918:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d00e      	beq.n	800a93e <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	2200      	movs	r2, #0
 800a924:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	2200      	movs	r2, #0
 800a92a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	2200      	movs	r2, #0
 800a930:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800a932:	2300      	movs	r3, #0
 800a934:	2200      	movs	r2, #0
 800a936:	2100      	movs	r1, #0
 800a938:	6878      	ldr	r0, [r7, #4]
 800a93a:	f000 f8a1 	bl	800aa80 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800a93e:	bf00      	nop
 800a940:	3708      	adds	r7, #8
 800a942:	46bd      	mov	sp, r7
 800a944:	bd80      	pop	{r7, pc}

0800a946 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800a946:	b580      	push	{r7, lr}
 800a948:	b086      	sub	sp, #24
 800a94a:	af00      	add	r7, sp, #0
 800a94c:	4603      	mov	r3, r0
 800a94e:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800a950:	2301      	movs	r3, #1
 800a952:	617b      	str	r3, [r7, #20]
 800a954:	2300      	movs	r3, #0
 800a956:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800a958:	79fb      	ldrb	r3, [r7, #7]
 800a95a:	461a      	mov	r2, r3
 800a95c:	6939      	ldr	r1, [r7, #16]
 800a95e:	6978      	ldr	r0, [r7, #20]
 800a960:	f7ff ff7a 	bl	800a858 <xQueueGenericCreate>
 800a964:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800a966:	68f8      	ldr	r0, [r7, #12]
 800a968:	f7ff ffd3 	bl	800a912 <prvInitialiseMutex>

		return xNewQueue;
 800a96c:	68fb      	ldr	r3, [r7, #12]
	}
 800a96e:	4618      	mov	r0, r3
 800a970:	3718      	adds	r7, #24
 800a972:	46bd      	mov	sp, r7
 800a974:	bd80      	pop	{r7, pc}

0800a976 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800a976:	b580      	push	{r7, lr}
 800a978:	b088      	sub	sp, #32
 800a97a:	af02      	add	r7, sp, #8
 800a97c:	4603      	mov	r3, r0
 800a97e:	6039      	str	r1, [r7, #0]
 800a980:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800a982:	2301      	movs	r3, #1
 800a984:	617b      	str	r3, [r7, #20]
 800a986:	2300      	movs	r3, #0
 800a988:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800a98a:	79fb      	ldrb	r3, [r7, #7]
 800a98c:	9300      	str	r3, [sp, #0]
 800a98e:	683b      	ldr	r3, [r7, #0]
 800a990:	2200      	movs	r2, #0
 800a992:	6939      	ldr	r1, [r7, #16]
 800a994:	6978      	ldr	r0, [r7, #20]
 800a996:	f7ff fee7 	bl	800a768 <xQueueGenericCreateStatic>
 800a99a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800a99c:	68f8      	ldr	r0, [r7, #12]
 800a99e:	f7ff ffb8 	bl	800a912 <prvInitialiseMutex>

		return xNewQueue;
 800a9a2:	68fb      	ldr	r3, [r7, #12]
	}
 800a9a4:	4618      	mov	r0, r3
 800a9a6:	3718      	adds	r7, #24
 800a9a8:	46bd      	mov	sp, r7
 800a9aa:	bd80      	pop	{r7, pc}

0800a9ac <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800a9ac:	b590      	push	{r4, r7, lr}
 800a9ae:	b087      	sub	sp, #28
 800a9b0:	af00      	add	r7, sp, #0
 800a9b2:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800a9b8:	693b      	ldr	r3, [r7, #16]
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d10a      	bne.n	800a9d4 <xQueueGiveMutexRecursive+0x28>
	__asm volatile
 800a9be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9c2:	f383 8811 	msr	BASEPRI, r3
 800a9c6:	f3bf 8f6f 	isb	sy
 800a9ca:	f3bf 8f4f 	dsb	sy
 800a9ce:	60fb      	str	r3, [r7, #12]
}
 800a9d0:	bf00      	nop
 800a9d2:	e7fe      	b.n	800a9d2 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800a9d4:	693b      	ldr	r3, [r7, #16]
 800a9d6:	689c      	ldr	r4, [r3, #8]
 800a9d8:	f001 fb7c 	bl	800c0d4 <xTaskGetCurrentTaskHandle>
 800a9dc:	4603      	mov	r3, r0
 800a9de:	429c      	cmp	r4, r3
 800a9e0:	d111      	bne.n	800aa06 <xQueueGiveMutexRecursive+0x5a>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800a9e2:	693b      	ldr	r3, [r7, #16]
 800a9e4:	68db      	ldr	r3, [r3, #12]
 800a9e6:	1e5a      	subs	r2, r3, #1
 800a9e8:	693b      	ldr	r3, [r7, #16]
 800a9ea:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800a9ec:	693b      	ldr	r3, [r7, #16]
 800a9ee:	68db      	ldr	r3, [r3, #12]
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	d105      	bne.n	800aa00 <xQueueGiveMutexRecursive+0x54>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800a9f4:	2300      	movs	r3, #0
 800a9f6:	2200      	movs	r2, #0
 800a9f8:	2100      	movs	r1, #0
 800a9fa:	6938      	ldr	r0, [r7, #16]
 800a9fc:	f000 f840 	bl	800aa80 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800aa00:	2301      	movs	r3, #1
 800aa02:	617b      	str	r3, [r7, #20]
 800aa04:	e001      	b.n	800aa0a <xQueueGiveMutexRecursive+0x5e>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800aa06:	2300      	movs	r3, #0
 800aa08:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800aa0a:	697b      	ldr	r3, [r7, #20]
	}
 800aa0c:	4618      	mov	r0, r3
 800aa0e:	371c      	adds	r7, #28
 800aa10:	46bd      	mov	sp, r7
 800aa12:	bd90      	pop	{r4, r7, pc}

0800aa14 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800aa14:	b590      	push	{r4, r7, lr}
 800aa16:	b087      	sub	sp, #28
 800aa18:	af00      	add	r7, sp, #0
 800aa1a:	6078      	str	r0, [r7, #4]
 800aa1c:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800aa22:	693b      	ldr	r3, [r7, #16]
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	d10a      	bne.n	800aa3e <xQueueTakeMutexRecursive+0x2a>
	__asm volatile
 800aa28:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa2c:	f383 8811 	msr	BASEPRI, r3
 800aa30:	f3bf 8f6f 	isb	sy
 800aa34:	f3bf 8f4f 	dsb	sy
 800aa38:	60fb      	str	r3, [r7, #12]
}
 800aa3a:	bf00      	nop
 800aa3c:	e7fe      	b.n	800aa3c <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800aa3e:	693b      	ldr	r3, [r7, #16]
 800aa40:	689c      	ldr	r4, [r3, #8]
 800aa42:	f001 fb47 	bl	800c0d4 <xTaskGetCurrentTaskHandle>
 800aa46:	4603      	mov	r3, r0
 800aa48:	429c      	cmp	r4, r3
 800aa4a:	d107      	bne.n	800aa5c <xQueueTakeMutexRecursive+0x48>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800aa4c:	693b      	ldr	r3, [r7, #16]
 800aa4e:	68db      	ldr	r3, [r3, #12]
 800aa50:	1c5a      	adds	r2, r3, #1
 800aa52:	693b      	ldr	r3, [r7, #16]
 800aa54:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800aa56:	2301      	movs	r3, #1
 800aa58:	617b      	str	r3, [r7, #20]
 800aa5a:	e00c      	b.n	800aa76 <xQueueTakeMutexRecursive+0x62>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800aa5c:	6839      	ldr	r1, [r7, #0]
 800aa5e:	6938      	ldr	r0, [r7, #16]
 800aa60:	f000 fa88 	bl	800af74 <xQueueSemaphoreTake>
 800aa64:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800aa66:	697b      	ldr	r3, [r7, #20]
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d004      	beq.n	800aa76 <xQueueTakeMutexRecursive+0x62>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800aa6c:	693b      	ldr	r3, [r7, #16]
 800aa6e:	68db      	ldr	r3, [r3, #12]
 800aa70:	1c5a      	adds	r2, r3, #1
 800aa72:	693b      	ldr	r3, [r7, #16]
 800aa74:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800aa76:	697b      	ldr	r3, [r7, #20]
	}
 800aa78:	4618      	mov	r0, r3
 800aa7a:	371c      	adds	r7, #28
 800aa7c:	46bd      	mov	sp, r7
 800aa7e:	bd90      	pop	{r4, r7, pc}

0800aa80 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800aa80:	b580      	push	{r7, lr}
 800aa82:	b08e      	sub	sp, #56	; 0x38
 800aa84:	af00      	add	r7, sp, #0
 800aa86:	60f8      	str	r0, [r7, #12]
 800aa88:	60b9      	str	r1, [r7, #8]
 800aa8a:	607a      	str	r2, [r7, #4]
 800aa8c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800aa8e:	2300      	movs	r3, #0
 800aa90:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800aa96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d10a      	bne.n	800aab2 <xQueueGenericSend+0x32>
	__asm volatile
 800aa9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aaa0:	f383 8811 	msr	BASEPRI, r3
 800aaa4:	f3bf 8f6f 	isb	sy
 800aaa8:	f3bf 8f4f 	dsb	sy
 800aaac:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800aaae:	bf00      	nop
 800aab0:	e7fe      	b.n	800aab0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800aab2:	68bb      	ldr	r3, [r7, #8]
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	d103      	bne.n	800aac0 <xQueueGenericSend+0x40>
 800aab8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aaba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d101      	bne.n	800aac4 <xQueueGenericSend+0x44>
 800aac0:	2301      	movs	r3, #1
 800aac2:	e000      	b.n	800aac6 <xQueueGenericSend+0x46>
 800aac4:	2300      	movs	r3, #0
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	d10a      	bne.n	800aae0 <xQueueGenericSend+0x60>
	__asm volatile
 800aaca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aace:	f383 8811 	msr	BASEPRI, r3
 800aad2:	f3bf 8f6f 	isb	sy
 800aad6:	f3bf 8f4f 	dsb	sy
 800aada:	627b      	str	r3, [r7, #36]	; 0x24
}
 800aadc:	bf00      	nop
 800aade:	e7fe      	b.n	800aade <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800aae0:	683b      	ldr	r3, [r7, #0]
 800aae2:	2b02      	cmp	r3, #2
 800aae4:	d103      	bne.n	800aaee <xQueueGenericSend+0x6e>
 800aae6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aae8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aaea:	2b01      	cmp	r3, #1
 800aaec:	d101      	bne.n	800aaf2 <xQueueGenericSend+0x72>
 800aaee:	2301      	movs	r3, #1
 800aaf0:	e000      	b.n	800aaf4 <xQueueGenericSend+0x74>
 800aaf2:	2300      	movs	r3, #0
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d10a      	bne.n	800ab0e <xQueueGenericSend+0x8e>
	__asm volatile
 800aaf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aafc:	f383 8811 	msr	BASEPRI, r3
 800ab00:	f3bf 8f6f 	isb	sy
 800ab04:	f3bf 8f4f 	dsb	sy
 800ab08:	623b      	str	r3, [r7, #32]
}
 800ab0a:	bf00      	nop
 800ab0c:	e7fe      	b.n	800ab0c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ab0e:	f001 faf1 	bl	800c0f4 <xTaskGetSchedulerState>
 800ab12:	4603      	mov	r3, r0
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d102      	bne.n	800ab1e <xQueueGenericSend+0x9e>
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	d101      	bne.n	800ab22 <xQueueGenericSend+0xa2>
 800ab1e:	2301      	movs	r3, #1
 800ab20:	e000      	b.n	800ab24 <xQueueGenericSend+0xa4>
 800ab22:	2300      	movs	r3, #0
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	d10a      	bne.n	800ab3e <xQueueGenericSend+0xbe>
	__asm volatile
 800ab28:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab2c:	f383 8811 	msr	BASEPRI, r3
 800ab30:	f3bf 8f6f 	isb	sy
 800ab34:	f3bf 8f4f 	dsb	sy
 800ab38:	61fb      	str	r3, [r7, #28]
}
 800ab3a:	bf00      	nop
 800ab3c:	e7fe      	b.n	800ab3c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ab3e:	f002 f931 	bl	800cda4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800ab42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab44:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ab46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ab4a:	429a      	cmp	r2, r3
 800ab4c:	d302      	bcc.n	800ab54 <xQueueGenericSend+0xd4>
 800ab4e:	683b      	ldr	r3, [r7, #0]
 800ab50:	2b02      	cmp	r3, #2
 800ab52:	d129      	bne.n	800aba8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800ab54:	683a      	ldr	r2, [r7, #0]
 800ab56:	68b9      	ldr	r1, [r7, #8]
 800ab58:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ab5a:	f000 fb2f 	bl	800b1bc <prvCopyDataToQueue>
 800ab5e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ab60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d010      	beq.n	800ab8a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ab68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab6a:	3324      	adds	r3, #36	; 0x24
 800ab6c:	4618      	mov	r0, r3
 800ab6e:	f001 f8f3 	bl	800bd58 <xTaskRemoveFromEventList>
 800ab72:	4603      	mov	r3, r0
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	d013      	beq.n	800aba0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800ab78:	4b3f      	ldr	r3, [pc, #252]	; (800ac78 <xQueueGenericSend+0x1f8>)
 800ab7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ab7e:	601a      	str	r2, [r3, #0]
 800ab80:	f3bf 8f4f 	dsb	sy
 800ab84:	f3bf 8f6f 	isb	sy
 800ab88:	e00a      	b.n	800aba0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800ab8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d007      	beq.n	800aba0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800ab90:	4b39      	ldr	r3, [pc, #228]	; (800ac78 <xQueueGenericSend+0x1f8>)
 800ab92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ab96:	601a      	str	r2, [r3, #0]
 800ab98:	f3bf 8f4f 	dsb	sy
 800ab9c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800aba0:	f002 f930 	bl	800ce04 <vPortExitCritical>
				return pdPASS;
 800aba4:	2301      	movs	r3, #1
 800aba6:	e063      	b.n	800ac70 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	2b00      	cmp	r3, #0
 800abac:	d103      	bne.n	800abb6 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800abae:	f002 f929 	bl	800ce04 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800abb2:	2300      	movs	r3, #0
 800abb4:	e05c      	b.n	800ac70 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800abb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800abb8:	2b00      	cmp	r3, #0
 800abba:	d106      	bne.n	800abca <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800abbc:	f107 0314 	add.w	r3, r7, #20
 800abc0:	4618      	mov	r0, r3
 800abc2:	f001 f92d 	bl	800be20 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800abc6:	2301      	movs	r3, #1
 800abc8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800abca:	f002 f91b 	bl	800ce04 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800abce:	f000 fe9f 	bl	800b910 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800abd2:	f002 f8e7 	bl	800cda4 <vPortEnterCritical>
 800abd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abd8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800abdc:	b25b      	sxtb	r3, r3
 800abde:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abe2:	d103      	bne.n	800abec <xQueueGenericSend+0x16c>
 800abe4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abe6:	2200      	movs	r2, #0
 800abe8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800abec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abee:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800abf2:	b25b      	sxtb	r3, r3
 800abf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abf8:	d103      	bne.n	800ac02 <xQueueGenericSend+0x182>
 800abfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abfc:	2200      	movs	r2, #0
 800abfe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ac02:	f002 f8ff 	bl	800ce04 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ac06:	1d3a      	adds	r2, r7, #4
 800ac08:	f107 0314 	add.w	r3, r7, #20
 800ac0c:	4611      	mov	r1, r2
 800ac0e:	4618      	mov	r0, r3
 800ac10:	f001 f91c 	bl	800be4c <xTaskCheckForTimeOut>
 800ac14:	4603      	mov	r3, r0
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	d124      	bne.n	800ac64 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800ac1a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ac1c:	f000 fbc6 	bl	800b3ac <prvIsQueueFull>
 800ac20:	4603      	mov	r3, r0
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	d018      	beq.n	800ac58 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800ac26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac28:	3310      	adds	r3, #16
 800ac2a:	687a      	ldr	r2, [r7, #4]
 800ac2c:	4611      	mov	r1, r2
 800ac2e:	4618      	mov	r0, r3
 800ac30:	f001 f842 	bl	800bcb8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800ac34:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ac36:	f000 fb51 	bl	800b2dc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800ac3a:	f000 fe77 	bl	800b92c <xTaskResumeAll>
 800ac3e:	4603      	mov	r3, r0
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	f47f af7c 	bne.w	800ab3e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800ac46:	4b0c      	ldr	r3, [pc, #48]	; (800ac78 <xQueueGenericSend+0x1f8>)
 800ac48:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ac4c:	601a      	str	r2, [r3, #0]
 800ac4e:	f3bf 8f4f 	dsb	sy
 800ac52:	f3bf 8f6f 	isb	sy
 800ac56:	e772      	b.n	800ab3e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800ac58:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ac5a:	f000 fb3f 	bl	800b2dc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ac5e:	f000 fe65 	bl	800b92c <xTaskResumeAll>
 800ac62:	e76c      	b.n	800ab3e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800ac64:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ac66:	f000 fb39 	bl	800b2dc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ac6a:	f000 fe5f 	bl	800b92c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800ac6e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800ac70:	4618      	mov	r0, r3
 800ac72:	3738      	adds	r7, #56	; 0x38
 800ac74:	46bd      	mov	sp, r7
 800ac76:	bd80      	pop	{r7, pc}
 800ac78:	e000ed04 	.word	0xe000ed04

0800ac7c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800ac7c:	b580      	push	{r7, lr}
 800ac7e:	b090      	sub	sp, #64	; 0x40
 800ac80:	af00      	add	r7, sp, #0
 800ac82:	60f8      	str	r0, [r7, #12]
 800ac84:	60b9      	str	r1, [r7, #8]
 800ac86:	607a      	str	r2, [r7, #4]
 800ac88:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800ac8a:	68fb      	ldr	r3, [r7, #12]
 800ac8c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800ac8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	d10a      	bne.n	800acaa <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800ac94:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac98:	f383 8811 	msr	BASEPRI, r3
 800ac9c:	f3bf 8f6f 	isb	sy
 800aca0:	f3bf 8f4f 	dsb	sy
 800aca4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800aca6:	bf00      	nop
 800aca8:	e7fe      	b.n	800aca8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800acaa:	68bb      	ldr	r3, [r7, #8]
 800acac:	2b00      	cmp	r3, #0
 800acae:	d103      	bne.n	800acb8 <xQueueGenericSendFromISR+0x3c>
 800acb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800acb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	d101      	bne.n	800acbc <xQueueGenericSendFromISR+0x40>
 800acb8:	2301      	movs	r3, #1
 800acba:	e000      	b.n	800acbe <xQueueGenericSendFromISR+0x42>
 800acbc:	2300      	movs	r3, #0
 800acbe:	2b00      	cmp	r3, #0
 800acc0:	d10a      	bne.n	800acd8 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800acc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acc6:	f383 8811 	msr	BASEPRI, r3
 800acca:	f3bf 8f6f 	isb	sy
 800acce:	f3bf 8f4f 	dsb	sy
 800acd2:	627b      	str	r3, [r7, #36]	; 0x24
}
 800acd4:	bf00      	nop
 800acd6:	e7fe      	b.n	800acd6 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800acd8:	683b      	ldr	r3, [r7, #0]
 800acda:	2b02      	cmp	r3, #2
 800acdc:	d103      	bne.n	800ace6 <xQueueGenericSendFromISR+0x6a>
 800acde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ace0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ace2:	2b01      	cmp	r3, #1
 800ace4:	d101      	bne.n	800acea <xQueueGenericSendFromISR+0x6e>
 800ace6:	2301      	movs	r3, #1
 800ace8:	e000      	b.n	800acec <xQueueGenericSendFromISR+0x70>
 800acea:	2300      	movs	r3, #0
 800acec:	2b00      	cmp	r3, #0
 800acee:	d10a      	bne.n	800ad06 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800acf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acf4:	f383 8811 	msr	BASEPRI, r3
 800acf8:	f3bf 8f6f 	isb	sy
 800acfc:	f3bf 8f4f 	dsb	sy
 800ad00:	623b      	str	r3, [r7, #32]
}
 800ad02:	bf00      	nop
 800ad04:	e7fe      	b.n	800ad04 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ad06:	f002 f92f 	bl	800cf68 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800ad0a:	f3ef 8211 	mrs	r2, BASEPRI
 800ad0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad12:	f383 8811 	msr	BASEPRI, r3
 800ad16:	f3bf 8f6f 	isb	sy
 800ad1a:	f3bf 8f4f 	dsb	sy
 800ad1e:	61fa      	str	r2, [r7, #28]
 800ad20:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800ad22:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ad24:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800ad26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad28:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ad2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad2e:	429a      	cmp	r2, r3
 800ad30:	d302      	bcc.n	800ad38 <xQueueGenericSendFromISR+0xbc>
 800ad32:	683b      	ldr	r3, [r7, #0]
 800ad34:	2b02      	cmp	r3, #2
 800ad36:	d12f      	bne.n	800ad98 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800ad38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad3a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ad3e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ad42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad46:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800ad48:	683a      	ldr	r2, [r7, #0]
 800ad4a:	68b9      	ldr	r1, [r7, #8]
 800ad4c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800ad4e:	f000 fa35 	bl	800b1bc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800ad52:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800ad56:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad5a:	d112      	bne.n	800ad82 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ad5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d016      	beq.n	800ad92 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ad64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad66:	3324      	adds	r3, #36	; 0x24
 800ad68:	4618      	mov	r0, r3
 800ad6a:	f000 fff5 	bl	800bd58 <xTaskRemoveFromEventList>
 800ad6e:	4603      	mov	r3, r0
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	d00e      	beq.n	800ad92 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d00b      	beq.n	800ad92 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	2201      	movs	r2, #1
 800ad7e:	601a      	str	r2, [r3, #0]
 800ad80:	e007      	b.n	800ad92 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800ad82:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800ad86:	3301      	adds	r3, #1
 800ad88:	b2db      	uxtb	r3, r3
 800ad8a:	b25a      	sxtb	r2, r3
 800ad8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad8e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800ad92:	2301      	movs	r3, #1
 800ad94:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800ad96:	e001      	b.n	800ad9c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800ad98:	2300      	movs	r3, #0
 800ad9a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ad9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ad9e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800ada0:	697b      	ldr	r3, [r7, #20]
 800ada2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800ada6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ada8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800adaa:	4618      	mov	r0, r3
 800adac:	3740      	adds	r7, #64	; 0x40
 800adae:	46bd      	mov	sp, r7
 800adb0:	bd80      	pop	{r7, pc}
	...

0800adb4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800adb4:	b580      	push	{r7, lr}
 800adb6:	b08c      	sub	sp, #48	; 0x30
 800adb8:	af00      	add	r7, sp, #0
 800adba:	60f8      	str	r0, [r7, #12]
 800adbc:	60b9      	str	r1, [r7, #8]
 800adbe:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800adc0:	2300      	movs	r3, #0
 800adc2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800adc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adca:	2b00      	cmp	r3, #0
 800adcc:	d10a      	bne.n	800ade4 <xQueueReceive+0x30>
	__asm volatile
 800adce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800add2:	f383 8811 	msr	BASEPRI, r3
 800add6:	f3bf 8f6f 	isb	sy
 800adda:	f3bf 8f4f 	dsb	sy
 800adde:	623b      	str	r3, [r7, #32]
}
 800ade0:	bf00      	nop
 800ade2:	e7fe      	b.n	800ade2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ade4:	68bb      	ldr	r3, [r7, #8]
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d103      	bne.n	800adf2 <xQueueReceive+0x3e>
 800adea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d101      	bne.n	800adf6 <xQueueReceive+0x42>
 800adf2:	2301      	movs	r3, #1
 800adf4:	e000      	b.n	800adf8 <xQueueReceive+0x44>
 800adf6:	2300      	movs	r3, #0
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d10a      	bne.n	800ae12 <xQueueReceive+0x5e>
	__asm volatile
 800adfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae00:	f383 8811 	msr	BASEPRI, r3
 800ae04:	f3bf 8f6f 	isb	sy
 800ae08:	f3bf 8f4f 	dsb	sy
 800ae0c:	61fb      	str	r3, [r7, #28]
}
 800ae0e:	bf00      	nop
 800ae10:	e7fe      	b.n	800ae10 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ae12:	f001 f96f 	bl	800c0f4 <xTaskGetSchedulerState>
 800ae16:	4603      	mov	r3, r0
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	d102      	bne.n	800ae22 <xQueueReceive+0x6e>
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d101      	bne.n	800ae26 <xQueueReceive+0x72>
 800ae22:	2301      	movs	r3, #1
 800ae24:	e000      	b.n	800ae28 <xQueueReceive+0x74>
 800ae26:	2300      	movs	r3, #0
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	d10a      	bne.n	800ae42 <xQueueReceive+0x8e>
	__asm volatile
 800ae2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae30:	f383 8811 	msr	BASEPRI, r3
 800ae34:	f3bf 8f6f 	isb	sy
 800ae38:	f3bf 8f4f 	dsb	sy
 800ae3c:	61bb      	str	r3, [r7, #24]
}
 800ae3e:	bf00      	nop
 800ae40:	e7fe      	b.n	800ae40 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ae42:	f001 ffaf 	bl	800cda4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ae46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae4a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ae4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	d01f      	beq.n	800ae92 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ae52:	68b9      	ldr	r1, [r7, #8]
 800ae54:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ae56:	f000 fa1b 	bl	800b290 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800ae5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae5c:	1e5a      	subs	r2, r3, #1
 800ae5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae60:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ae62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae64:	691b      	ldr	r3, [r3, #16]
 800ae66:	2b00      	cmp	r3, #0
 800ae68:	d00f      	beq.n	800ae8a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ae6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae6c:	3310      	adds	r3, #16
 800ae6e:	4618      	mov	r0, r3
 800ae70:	f000 ff72 	bl	800bd58 <xTaskRemoveFromEventList>
 800ae74:	4603      	mov	r3, r0
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	d007      	beq.n	800ae8a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800ae7a:	4b3d      	ldr	r3, [pc, #244]	; (800af70 <xQueueReceive+0x1bc>)
 800ae7c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ae80:	601a      	str	r2, [r3, #0]
 800ae82:	f3bf 8f4f 	dsb	sy
 800ae86:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800ae8a:	f001 ffbb 	bl	800ce04 <vPortExitCritical>
				return pdPASS;
 800ae8e:	2301      	movs	r3, #1
 800ae90:	e069      	b.n	800af66 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d103      	bne.n	800aea0 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ae98:	f001 ffb4 	bl	800ce04 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800ae9c:	2300      	movs	r3, #0
 800ae9e:	e062      	b.n	800af66 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800aea0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	d106      	bne.n	800aeb4 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800aea6:	f107 0310 	add.w	r3, r7, #16
 800aeaa:	4618      	mov	r0, r3
 800aeac:	f000 ffb8 	bl	800be20 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800aeb0:	2301      	movs	r3, #1
 800aeb2:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800aeb4:	f001 ffa6 	bl	800ce04 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800aeb8:	f000 fd2a 	bl	800b910 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800aebc:	f001 ff72 	bl	800cda4 <vPortEnterCritical>
 800aec0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aec2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800aec6:	b25b      	sxtb	r3, r3
 800aec8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aecc:	d103      	bne.n	800aed6 <xQueueReceive+0x122>
 800aece:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aed0:	2200      	movs	r2, #0
 800aed2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800aed6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aed8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800aedc:	b25b      	sxtb	r3, r3
 800aede:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aee2:	d103      	bne.n	800aeec <xQueueReceive+0x138>
 800aee4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aee6:	2200      	movs	r2, #0
 800aee8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800aeec:	f001 ff8a 	bl	800ce04 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800aef0:	1d3a      	adds	r2, r7, #4
 800aef2:	f107 0310 	add.w	r3, r7, #16
 800aef6:	4611      	mov	r1, r2
 800aef8:	4618      	mov	r0, r3
 800aefa:	f000 ffa7 	bl	800be4c <xTaskCheckForTimeOut>
 800aefe:	4603      	mov	r3, r0
 800af00:	2b00      	cmp	r3, #0
 800af02:	d123      	bne.n	800af4c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800af04:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800af06:	f000 fa3b 	bl	800b380 <prvIsQueueEmpty>
 800af0a:	4603      	mov	r3, r0
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d017      	beq.n	800af40 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800af10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af12:	3324      	adds	r3, #36	; 0x24
 800af14:	687a      	ldr	r2, [r7, #4]
 800af16:	4611      	mov	r1, r2
 800af18:	4618      	mov	r0, r3
 800af1a:	f000 fecd 	bl	800bcb8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800af1e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800af20:	f000 f9dc 	bl	800b2dc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800af24:	f000 fd02 	bl	800b92c <xTaskResumeAll>
 800af28:	4603      	mov	r3, r0
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d189      	bne.n	800ae42 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800af2e:	4b10      	ldr	r3, [pc, #64]	; (800af70 <xQueueReceive+0x1bc>)
 800af30:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800af34:	601a      	str	r2, [r3, #0]
 800af36:	f3bf 8f4f 	dsb	sy
 800af3a:	f3bf 8f6f 	isb	sy
 800af3e:	e780      	b.n	800ae42 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800af40:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800af42:	f000 f9cb 	bl	800b2dc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800af46:	f000 fcf1 	bl	800b92c <xTaskResumeAll>
 800af4a:	e77a      	b.n	800ae42 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800af4c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800af4e:	f000 f9c5 	bl	800b2dc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800af52:	f000 fceb 	bl	800b92c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800af56:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800af58:	f000 fa12 	bl	800b380 <prvIsQueueEmpty>
 800af5c:	4603      	mov	r3, r0
 800af5e:	2b00      	cmp	r3, #0
 800af60:	f43f af6f 	beq.w	800ae42 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800af64:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800af66:	4618      	mov	r0, r3
 800af68:	3730      	adds	r7, #48	; 0x30
 800af6a:	46bd      	mov	sp, r7
 800af6c:	bd80      	pop	{r7, pc}
 800af6e:	bf00      	nop
 800af70:	e000ed04 	.word	0xe000ed04

0800af74 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800af74:	b580      	push	{r7, lr}
 800af76:	b08e      	sub	sp, #56	; 0x38
 800af78:	af00      	add	r7, sp, #0
 800af7a:	6078      	str	r0, [r7, #4]
 800af7c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800af7e:	2300      	movs	r3, #0
 800af80:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800af86:	2300      	movs	r3, #0
 800af88:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800af8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	d10a      	bne.n	800afa6 <xQueueSemaphoreTake+0x32>
	__asm volatile
 800af90:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af94:	f383 8811 	msr	BASEPRI, r3
 800af98:	f3bf 8f6f 	isb	sy
 800af9c:	f3bf 8f4f 	dsb	sy
 800afa0:	623b      	str	r3, [r7, #32]
}
 800afa2:	bf00      	nop
 800afa4:	e7fe      	b.n	800afa4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800afa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800afa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800afaa:	2b00      	cmp	r3, #0
 800afac:	d00a      	beq.n	800afc4 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800afae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afb2:	f383 8811 	msr	BASEPRI, r3
 800afb6:	f3bf 8f6f 	isb	sy
 800afba:	f3bf 8f4f 	dsb	sy
 800afbe:	61fb      	str	r3, [r7, #28]
}
 800afc0:	bf00      	nop
 800afc2:	e7fe      	b.n	800afc2 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800afc4:	f001 f896 	bl	800c0f4 <xTaskGetSchedulerState>
 800afc8:	4603      	mov	r3, r0
 800afca:	2b00      	cmp	r3, #0
 800afcc:	d102      	bne.n	800afd4 <xQueueSemaphoreTake+0x60>
 800afce:	683b      	ldr	r3, [r7, #0]
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d101      	bne.n	800afd8 <xQueueSemaphoreTake+0x64>
 800afd4:	2301      	movs	r3, #1
 800afd6:	e000      	b.n	800afda <xQueueSemaphoreTake+0x66>
 800afd8:	2300      	movs	r3, #0
 800afda:	2b00      	cmp	r3, #0
 800afdc:	d10a      	bne.n	800aff4 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800afde:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afe2:	f383 8811 	msr	BASEPRI, r3
 800afe6:	f3bf 8f6f 	isb	sy
 800afea:	f3bf 8f4f 	dsb	sy
 800afee:	61bb      	str	r3, [r7, #24]
}
 800aff0:	bf00      	nop
 800aff2:	e7fe      	b.n	800aff2 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800aff4:	f001 fed6 	bl	800cda4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800aff8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800affa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800affc:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800affe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b000:	2b00      	cmp	r3, #0
 800b002:	d024      	beq.n	800b04e <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800b004:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b006:	1e5a      	subs	r2, r3, #1
 800b008:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b00a:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b00c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	2b00      	cmp	r3, #0
 800b012:	d104      	bne.n	800b01e <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800b014:	f001 f9e4 	bl	800c3e0 <pvTaskIncrementMutexHeldCount>
 800b018:	4602      	mov	r2, r0
 800b01a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b01c:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b01e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b020:	691b      	ldr	r3, [r3, #16]
 800b022:	2b00      	cmp	r3, #0
 800b024:	d00f      	beq.n	800b046 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b026:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b028:	3310      	adds	r3, #16
 800b02a:	4618      	mov	r0, r3
 800b02c:	f000 fe94 	bl	800bd58 <xTaskRemoveFromEventList>
 800b030:	4603      	mov	r3, r0
 800b032:	2b00      	cmp	r3, #0
 800b034:	d007      	beq.n	800b046 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b036:	4b54      	ldr	r3, [pc, #336]	; (800b188 <xQueueSemaphoreTake+0x214>)
 800b038:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b03c:	601a      	str	r2, [r3, #0]
 800b03e:	f3bf 8f4f 	dsb	sy
 800b042:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b046:	f001 fedd 	bl	800ce04 <vPortExitCritical>
				return pdPASS;
 800b04a:	2301      	movs	r3, #1
 800b04c:	e097      	b.n	800b17e <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b04e:	683b      	ldr	r3, [r7, #0]
 800b050:	2b00      	cmp	r3, #0
 800b052:	d111      	bne.n	800b078 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800b054:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b056:	2b00      	cmp	r3, #0
 800b058:	d00a      	beq.n	800b070 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800b05a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b05e:	f383 8811 	msr	BASEPRI, r3
 800b062:	f3bf 8f6f 	isb	sy
 800b066:	f3bf 8f4f 	dsb	sy
 800b06a:	617b      	str	r3, [r7, #20]
}
 800b06c:	bf00      	nop
 800b06e:	e7fe      	b.n	800b06e <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800b070:	f001 fec8 	bl	800ce04 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b074:	2300      	movs	r3, #0
 800b076:	e082      	b.n	800b17e <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b078:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d106      	bne.n	800b08c <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b07e:	f107 030c 	add.w	r3, r7, #12
 800b082:	4618      	mov	r0, r3
 800b084:	f000 fecc 	bl	800be20 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b088:	2301      	movs	r3, #1
 800b08a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b08c:	f001 feba 	bl	800ce04 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b090:	f000 fc3e 	bl	800b910 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b094:	f001 fe86 	bl	800cda4 <vPortEnterCritical>
 800b098:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b09a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b09e:	b25b      	sxtb	r3, r3
 800b0a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b0a4:	d103      	bne.n	800b0ae <xQueueSemaphoreTake+0x13a>
 800b0a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b0a8:	2200      	movs	r2, #0
 800b0aa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b0ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b0b0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b0b4:	b25b      	sxtb	r3, r3
 800b0b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b0ba:	d103      	bne.n	800b0c4 <xQueueSemaphoreTake+0x150>
 800b0bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b0be:	2200      	movs	r2, #0
 800b0c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b0c4:	f001 fe9e 	bl	800ce04 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b0c8:	463a      	mov	r2, r7
 800b0ca:	f107 030c 	add.w	r3, r7, #12
 800b0ce:	4611      	mov	r1, r2
 800b0d0:	4618      	mov	r0, r3
 800b0d2:	f000 febb 	bl	800be4c <xTaskCheckForTimeOut>
 800b0d6:	4603      	mov	r3, r0
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	d132      	bne.n	800b142 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b0dc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b0de:	f000 f94f 	bl	800b380 <prvIsQueueEmpty>
 800b0e2:	4603      	mov	r3, r0
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	d026      	beq.n	800b136 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b0e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d109      	bne.n	800b104 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800b0f0:	f001 fe58 	bl	800cda4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b0f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b0f6:	689b      	ldr	r3, [r3, #8]
 800b0f8:	4618      	mov	r0, r3
 800b0fa:	f001 f819 	bl	800c130 <xTaskPriorityInherit>
 800b0fe:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800b100:	f001 fe80 	bl	800ce04 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b104:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b106:	3324      	adds	r3, #36	; 0x24
 800b108:	683a      	ldr	r2, [r7, #0]
 800b10a:	4611      	mov	r1, r2
 800b10c:	4618      	mov	r0, r3
 800b10e:	f000 fdd3 	bl	800bcb8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b112:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b114:	f000 f8e2 	bl	800b2dc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b118:	f000 fc08 	bl	800b92c <xTaskResumeAll>
 800b11c:	4603      	mov	r3, r0
 800b11e:	2b00      	cmp	r3, #0
 800b120:	f47f af68 	bne.w	800aff4 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800b124:	4b18      	ldr	r3, [pc, #96]	; (800b188 <xQueueSemaphoreTake+0x214>)
 800b126:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b12a:	601a      	str	r2, [r3, #0]
 800b12c:	f3bf 8f4f 	dsb	sy
 800b130:	f3bf 8f6f 	isb	sy
 800b134:	e75e      	b.n	800aff4 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800b136:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b138:	f000 f8d0 	bl	800b2dc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b13c:	f000 fbf6 	bl	800b92c <xTaskResumeAll>
 800b140:	e758      	b.n	800aff4 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800b142:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b144:	f000 f8ca 	bl	800b2dc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b148:	f000 fbf0 	bl	800b92c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b14c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b14e:	f000 f917 	bl	800b380 <prvIsQueueEmpty>
 800b152:	4603      	mov	r3, r0
 800b154:	2b00      	cmp	r3, #0
 800b156:	f43f af4d 	beq.w	800aff4 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800b15a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d00d      	beq.n	800b17c <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800b160:	f001 fe20 	bl	800cda4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800b164:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b166:	f000 f811 	bl	800b18c <prvGetDisinheritPriorityAfterTimeout>
 800b16a:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800b16c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b16e:	689b      	ldr	r3, [r3, #8]
 800b170:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b172:	4618      	mov	r0, r3
 800b174:	f001 f8b2 	bl	800c2dc <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800b178:	f001 fe44 	bl	800ce04 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b17c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b17e:	4618      	mov	r0, r3
 800b180:	3738      	adds	r7, #56	; 0x38
 800b182:	46bd      	mov	sp, r7
 800b184:	bd80      	pop	{r7, pc}
 800b186:	bf00      	nop
 800b188:	e000ed04 	.word	0xe000ed04

0800b18c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800b18c:	b480      	push	{r7}
 800b18e:	b085      	sub	sp, #20
 800b190:	af00      	add	r7, sp, #0
 800b192:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b198:	2b00      	cmp	r3, #0
 800b19a:	d006      	beq.n	800b1aa <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800b1a6:	60fb      	str	r3, [r7, #12]
 800b1a8:	e001      	b.n	800b1ae <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800b1aa:	2300      	movs	r3, #0
 800b1ac:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800b1ae:	68fb      	ldr	r3, [r7, #12]
	}
 800b1b0:	4618      	mov	r0, r3
 800b1b2:	3714      	adds	r7, #20
 800b1b4:	46bd      	mov	sp, r7
 800b1b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ba:	4770      	bx	lr

0800b1bc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b1bc:	b580      	push	{r7, lr}
 800b1be:	b086      	sub	sp, #24
 800b1c0:	af00      	add	r7, sp, #0
 800b1c2:	60f8      	str	r0, [r7, #12]
 800b1c4:	60b9      	str	r1, [r7, #8]
 800b1c6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b1c8:	2300      	movs	r3, #0
 800b1ca:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b1cc:	68fb      	ldr	r3, [r7, #12]
 800b1ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1d0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b1d2:	68fb      	ldr	r3, [r7, #12]
 800b1d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	d10d      	bne.n	800b1f6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b1da:	68fb      	ldr	r3, [r7, #12]
 800b1dc:	681b      	ldr	r3, [r3, #0]
 800b1de:	2b00      	cmp	r3, #0
 800b1e0:	d14d      	bne.n	800b27e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b1e2:	68fb      	ldr	r3, [r7, #12]
 800b1e4:	689b      	ldr	r3, [r3, #8]
 800b1e6:	4618      	mov	r0, r3
 800b1e8:	f001 f80a 	bl	800c200 <xTaskPriorityDisinherit>
 800b1ec:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b1ee:	68fb      	ldr	r3, [r7, #12]
 800b1f0:	2200      	movs	r2, #0
 800b1f2:	609a      	str	r2, [r3, #8]
 800b1f4:	e043      	b.n	800b27e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	d119      	bne.n	800b230 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	6858      	ldr	r0, [r3, #4]
 800b200:	68fb      	ldr	r3, [r7, #12]
 800b202:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b204:	461a      	mov	r2, r3
 800b206:	68b9      	ldr	r1, [r7, #8]
 800b208:	f002 f902 	bl	800d410 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b20c:	68fb      	ldr	r3, [r7, #12]
 800b20e:	685a      	ldr	r2, [r3, #4]
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b214:	441a      	add	r2, r3
 800b216:	68fb      	ldr	r3, [r7, #12]
 800b218:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b21a:	68fb      	ldr	r3, [r7, #12]
 800b21c:	685a      	ldr	r2, [r3, #4]
 800b21e:	68fb      	ldr	r3, [r7, #12]
 800b220:	689b      	ldr	r3, [r3, #8]
 800b222:	429a      	cmp	r2, r3
 800b224:	d32b      	bcc.n	800b27e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b226:	68fb      	ldr	r3, [r7, #12]
 800b228:	681a      	ldr	r2, [r3, #0]
 800b22a:	68fb      	ldr	r3, [r7, #12]
 800b22c:	605a      	str	r2, [r3, #4]
 800b22e:	e026      	b.n	800b27e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	68d8      	ldr	r0, [r3, #12]
 800b234:	68fb      	ldr	r3, [r7, #12]
 800b236:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b238:	461a      	mov	r2, r3
 800b23a:	68b9      	ldr	r1, [r7, #8]
 800b23c:	f002 f8e8 	bl	800d410 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b240:	68fb      	ldr	r3, [r7, #12]
 800b242:	68da      	ldr	r2, [r3, #12]
 800b244:	68fb      	ldr	r3, [r7, #12]
 800b246:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b248:	425b      	negs	r3, r3
 800b24a:	441a      	add	r2, r3
 800b24c:	68fb      	ldr	r3, [r7, #12]
 800b24e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	68da      	ldr	r2, [r3, #12]
 800b254:	68fb      	ldr	r3, [r7, #12]
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	429a      	cmp	r2, r3
 800b25a:	d207      	bcs.n	800b26c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800b25c:	68fb      	ldr	r3, [r7, #12]
 800b25e:	689a      	ldr	r2, [r3, #8]
 800b260:	68fb      	ldr	r3, [r7, #12]
 800b262:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b264:	425b      	negs	r3, r3
 800b266:	441a      	add	r2, r3
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	2b02      	cmp	r3, #2
 800b270:	d105      	bne.n	800b27e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b272:	693b      	ldr	r3, [r7, #16]
 800b274:	2b00      	cmp	r3, #0
 800b276:	d002      	beq.n	800b27e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b278:	693b      	ldr	r3, [r7, #16]
 800b27a:	3b01      	subs	r3, #1
 800b27c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b27e:	693b      	ldr	r3, [r7, #16]
 800b280:	1c5a      	adds	r2, r3, #1
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800b286:	697b      	ldr	r3, [r7, #20]
}
 800b288:	4618      	mov	r0, r3
 800b28a:	3718      	adds	r7, #24
 800b28c:	46bd      	mov	sp, r7
 800b28e:	bd80      	pop	{r7, pc}

0800b290 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800b290:	b580      	push	{r7, lr}
 800b292:	b082      	sub	sp, #8
 800b294:	af00      	add	r7, sp, #0
 800b296:	6078      	str	r0, [r7, #4]
 800b298:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	d018      	beq.n	800b2d4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	68da      	ldr	r2, [r3, #12]
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b2aa:	441a      	add	r2, r3
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	68da      	ldr	r2, [r3, #12]
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	689b      	ldr	r3, [r3, #8]
 800b2b8:	429a      	cmp	r2, r3
 800b2ba:	d303      	bcc.n	800b2c4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	681a      	ldr	r2, [r3, #0]
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	68d9      	ldr	r1, [r3, #12]
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b2cc:	461a      	mov	r2, r3
 800b2ce:	6838      	ldr	r0, [r7, #0]
 800b2d0:	f002 f89e 	bl	800d410 <memcpy>
	}
}
 800b2d4:	bf00      	nop
 800b2d6:	3708      	adds	r7, #8
 800b2d8:	46bd      	mov	sp, r7
 800b2da:	bd80      	pop	{r7, pc}

0800b2dc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b2dc:	b580      	push	{r7, lr}
 800b2de:	b084      	sub	sp, #16
 800b2e0:	af00      	add	r7, sp, #0
 800b2e2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800b2e4:	f001 fd5e 	bl	800cda4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b2ee:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b2f0:	e011      	b.n	800b316 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	d012      	beq.n	800b320 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	3324      	adds	r3, #36	; 0x24
 800b2fe:	4618      	mov	r0, r3
 800b300:	f000 fd2a 	bl	800bd58 <xTaskRemoveFromEventList>
 800b304:	4603      	mov	r3, r0
 800b306:	2b00      	cmp	r3, #0
 800b308:	d001      	beq.n	800b30e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800b30a:	f000 fe01 	bl	800bf10 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b30e:	7bfb      	ldrb	r3, [r7, #15]
 800b310:	3b01      	subs	r3, #1
 800b312:	b2db      	uxtb	r3, r3
 800b314:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b316:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	dce9      	bgt.n	800b2f2 <prvUnlockQueue+0x16>
 800b31e:	e000      	b.n	800b322 <prvUnlockQueue+0x46>
					break;
 800b320:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	22ff      	movs	r2, #255	; 0xff
 800b326:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800b32a:	f001 fd6b 	bl	800ce04 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800b32e:	f001 fd39 	bl	800cda4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b338:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b33a:	e011      	b.n	800b360 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	691b      	ldr	r3, [r3, #16]
 800b340:	2b00      	cmp	r3, #0
 800b342:	d012      	beq.n	800b36a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	3310      	adds	r3, #16
 800b348:	4618      	mov	r0, r3
 800b34a:	f000 fd05 	bl	800bd58 <xTaskRemoveFromEventList>
 800b34e:	4603      	mov	r3, r0
 800b350:	2b00      	cmp	r3, #0
 800b352:	d001      	beq.n	800b358 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800b354:	f000 fddc 	bl	800bf10 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800b358:	7bbb      	ldrb	r3, [r7, #14]
 800b35a:	3b01      	subs	r3, #1
 800b35c:	b2db      	uxtb	r3, r3
 800b35e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b360:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b364:	2b00      	cmp	r3, #0
 800b366:	dce9      	bgt.n	800b33c <prvUnlockQueue+0x60>
 800b368:	e000      	b.n	800b36c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800b36a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	22ff      	movs	r2, #255	; 0xff
 800b370:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800b374:	f001 fd46 	bl	800ce04 <vPortExitCritical>
}
 800b378:	bf00      	nop
 800b37a:	3710      	adds	r7, #16
 800b37c:	46bd      	mov	sp, r7
 800b37e:	bd80      	pop	{r7, pc}

0800b380 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800b380:	b580      	push	{r7, lr}
 800b382:	b084      	sub	sp, #16
 800b384:	af00      	add	r7, sp, #0
 800b386:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b388:	f001 fd0c 	bl	800cda4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b390:	2b00      	cmp	r3, #0
 800b392:	d102      	bne.n	800b39a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800b394:	2301      	movs	r3, #1
 800b396:	60fb      	str	r3, [r7, #12]
 800b398:	e001      	b.n	800b39e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800b39a:	2300      	movs	r3, #0
 800b39c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b39e:	f001 fd31 	bl	800ce04 <vPortExitCritical>

	return xReturn;
 800b3a2:	68fb      	ldr	r3, [r7, #12]
}
 800b3a4:	4618      	mov	r0, r3
 800b3a6:	3710      	adds	r7, #16
 800b3a8:	46bd      	mov	sp, r7
 800b3aa:	bd80      	pop	{r7, pc}

0800b3ac <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800b3ac:	b580      	push	{r7, lr}
 800b3ae:	b084      	sub	sp, #16
 800b3b0:	af00      	add	r7, sp, #0
 800b3b2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b3b4:	f001 fcf6 	bl	800cda4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b3c0:	429a      	cmp	r2, r3
 800b3c2:	d102      	bne.n	800b3ca <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800b3c4:	2301      	movs	r3, #1
 800b3c6:	60fb      	str	r3, [r7, #12]
 800b3c8:	e001      	b.n	800b3ce <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800b3ca:	2300      	movs	r3, #0
 800b3cc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b3ce:	f001 fd19 	bl	800ce04 <vPortExitCritical>

	return xReturn;
 800b3d2:	68fb      	ldr	r3, [r7, #12]
}
 800b3d4:	4618      	mov	r0, r3
 800b3d6:	3710      	adds	r7, #16
 800b3d8:	46bd      	mov	sp, r7
 800b3da:	bd80      	pop	{r7, pc}

0800b3dc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800b3dc:	b480      	push	{r7}
 800b3de:	b085      	sub	sp, #20
 800b3e0:	af00      	add	r7, sp, #0
 800b3e2:	6078      	str	r0, [r7, #4]
 800b3e4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b3e6:	2300      	movs	r3, #0
 800b3e8:	60fb      	str	r3, [r7, #12]
 800b3ea:	e014      	b.n	800b416 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800b3ec:	4a0f      	ldr	r2, [pc, #60]	; (800b42c <vQueueAddToRegistry+0x50>)
 800b3ee:	68fb      	ldr	r3, [r7, #12]
 800b3f0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	d10b      	bne.n	800b410 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800b3f8:	490c      	ldr	r1, [pc, #48]	; (800b42c <vQueueAddToRegistry+0x50>)
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	683a      	ldr	r2, [r7, #0]
 800b3fe:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800b402:	4a0a      	ldr	r2, [pc, #40]	; (800b42c <vQueueAddToRegistry+0x50>)
 800b404:	68fb      	ldr	r3, [r7, #12]
 800b406:	00db      	lsls	r3, r3, #3
 800b408:	4413      	add	r3, r2
 800b40a:	687a      	ldr	r2, [r7, #4]
 800b40c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800b40e:	e006      	b.n	800b41e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b410:	68fb      	ldr	r3, [r7, #12]
 800b412:	3301      	adds	r3, #1
 800b414:	60fb      	str	r3, [r7, #12]
 800b416:	68fb      	ldr	r3, [r7, #12]
 800b418:	2b07      	cmp	r3, #7
 800b41a:	d9e7      	bls.n	800b3ec <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800b41c:	bf00      	nop
 800b41e:	bf00      	nop
 800b420:	3714      	adds	r7, #20
 800b422:	46bd      	mov	sp, r7
 800b424:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b428:	4770      	bx	lr
 800b42a:	bf00      	nop
 800b42c:	20000e28 	.word	0x20000e28

0800b430 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b430:	b580      	push	{r7, lr}
 800b432:	b086      	sub	sp, #24
 800b434:	af00      	add	r7, sp, #0
 800b436:	60f8      	str	r0, [r7, #12]
 800b438:	60b9      	str	r1, [r7, #8]
 800b43a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800b43c:	68fb      	ldr	r3, [r7, #12]
 800b43e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800b440:	f001 fcb0 	bl	800cda4 <vPortEnterCritical>
 800b444:	697b      	ldr	r3, [r7, #20]
 800b446:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b44a:	b25b      	sxtb	r3, r3
 800b44c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b450:	d103      	bne.n	800b45a <vQueueWaitForMessageRestricted+0x2a>
 800b452:	697b      	ldr	r3, [r7, #20]
 800b454:	2200      	movs	r2, #0
 800b456:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b45a:	697b      	ldr	r3, [r7, #20]
 800b45c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b460:	b25b      	sxtb	r3, r3
 800b462:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b466:	d103      	bne.n	800b470 <vQueueWaitForMessageRestricted+0x40>
 800b468:	697b      	ldr	r3, [r7, #20]
 800b46a:	2200      	movs	r2, #0
 800b46c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b470:	f001 fcc8 	bl	800ce04 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800b474:	697b      	ldr	r3, [r7, #20]
 800b476:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b478:	2b00      	cmp	r3, #0
 800b47a:	d106      	bne.n	800b48a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800b47c:	697b      	ldr	r3, [r7, #20]
 800b47e:	3324      	adds	r3, #36	; 0x24
 800b480:	687a      	ldr	r2, [r7, #4]
 800b482:	68b9      	ldr	r1, [r7, #8]
 800b484:	4618      	mov	r0, r3
 800b486:	f000 fc3b 	bl	800bd00 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800b48a:	6978      	ldr	r0, [r7, #20]
 800b48c:	f7ff ff26 	bl	800b2dc <prvUnlockQueue>
	}
 800b490:	bf00      	nop
 800b492:	3718      	adds	r7, #24
 800b494:	46bd      	mov	sp, r7
 800b496:	bd80      	pop	{r7, pc}

0800b498 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b498:	b580      	push	{r7, lr}
 800b49a:	b08e      	sub	sp, #56	; 0x38
 800b49c:	af04      	add	r7, sp, #16
 800b49e:	60f8      	str	r0, [r7, #12]
 800b4a0:	60b9      	str	r1, [r7, #8]
 800b4a2:	607a      	str	r2, [r7, #4]
 800b4a4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b4a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d10a      	bne.n	800b4c2 <xTaskCreateStatic+0x2a>
	__asm volatile
 800b4ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4b0:	f383 8811 	msr	BASEPRI, r3
 800b4b4:	f3bf 8f6f 	isb	sy
 800b4b8:	f3bf 8f4f 	dsb	sy
 800b4bc:	623b      	str	r3, [r7, #32]
}
 800b4be:	bf00      	nop
 800b4c0:	e7fe      	b.n	800b4c0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800b4c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b4c4:	2b00      	cmp	r3, #0
 800b4c6:	d10a      	bne.n	800b4de <xTaskCreateStatic+0x46>
	__asm volatile
 800b4c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4cc:	f383 8811 	msr	BASEPRI, r3
 800b4d0:	f3bf 8f6f 	isb	sy
 800b4d4:	f3bf 8f4f 	dsb	sy
 800b4d8:	61fb      	str	r3, [r7, #28]
}
 800b4da:	bf00      	nop
 800b4dc:	e7fe      	b.n	800b4dc <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b4de:	235c      	movs	r3, #92	; 0x5c
 800b4e0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b4e2:	693b      	ldr	r3, [r7, #16]
 800b4e4:	2b5c      	cmp	r3, #92	; 0x5c
 800b4e6:	d00a      	beq.n	800b4fe <xTaskCreateStatic+0x66>
	__asm volatile
 800b4e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4ec:	f383 8811 	msr	BASEPRI, r3
 800b4f0:	f3bf 8f6f 	isb	sy
 800b4f4:	f3bf 8f4f 	dsb	sy
 800b4f8:	61bb      	str	r3, [r7, #24]
}
 800b4fa:	bf00      	nop
 800b4fc:	e7fe      	b.n	800b4fc <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b4fe:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b500:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b502:	2b00      	cmp	r3, #0
 800b504:	d01e      	beq.n	800b544 <xTaskCreateStatic+0xac>
 800b506:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b508:	2b00      	cmp	r3, #0
 800b50a:	d01b      	beq.n	800b544 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b50c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b50e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b512:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b514:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b518:	2202      	movs	r2, #2
 800b51a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b51e:	2300      	movs	r3, #0
 800b520:	9303      	str	r3, [sp, #12]
 800b522:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b524:	9302      	str	r3, [sp, #8]
 800b526:	f107 0314 	add.w	r3, r7, #20
 800b52a:	9301      	str	r3, [sp, #4]
 800b52c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b52e:	9300      	str	r3, [sp, #0]
 800b530:	683b      	ldr	r3, [r7, #0]
 800b532:	687a      	ldr	r2, [r7, #4]
 800b534:	68b9      	ldr	r1, [r7, #8]
 800b536:	68f8      	ldr	r0, [r7, #12]
 800b538:	f000 f850 	bl	800b5dc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b53c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b53e:	f000 f8dd 	bl	800b6fc <prvAddNewTaskToReadyList>
 800b542:	e001      	b.n	800b548 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800b544:	2300      	movs	r3, #0
 800b546:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b548:	697b      	ldr	r3, [r7, #20]
	}
 800b54a:	4618      	mov	r0, r3
 800b54c:	3728      	adds	r7, #40	; 0x28
 800b54e:	46bd      	mov	sp, r7
 800b550:	bd80      	pop	{r7, pc}

0800b552 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b552:	b580      	push	{r7, lr}
 800b554:	b08c      	sub	sp, #48	; 0x30
 800b556:	af04      	add	r7, sp, #16
 800b558:	60f8      	str	r0, [r7, #12]
 800b55a:	60b9      	str	r1, [r7, #8]
 800b55c:	603b      	str	r3, [r7, #0]
 800b55e:	4613      	mov	r3, r2
 800b560:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b562:	88fb      	ldrh	r3, [r7, #6]
 800b564:	009b      	lsls	r3, r3, #2
 800b566:	4618      	mov	r0, r3
 800b568:	f001 fd3e 	bl	800cfe8 <pvPortMalloc>
 800b56c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b56e:	697b      	ldr	r3, [r7, #20]
 800b570:	2b00      	cmp	r3, #0
 800b572:	d00e      	beq.n	800b592 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b574:	205c      	movs	r0, #92	; 0x5c
 800b576:	f001 fd37 	bl	800cfe8 <pvPortMalloc>
 800b57a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b57c:	69fb      	ldr	r3, [r7, #28]
 800b57e:	2b00      	cmp	r3, #0
 800b580:	d003      	beq.n	800b58a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b582:	69fb      	ldr	r3, [r7, #28]
 800b584:	697a      	ldr	r2, [r7, #20]
 800b586:	631a      	str	r2, [r3, #48]	; 0x30
 800b588:	e005      	b.n	800b596 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b58a:	6978      	ldr	r0, [r7, #20]
 800b58c:	f001 fdf8 	bl	800d180 <vPortFree>
 800b590:	e001      	b.n	800b596 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b592:	2300      	movs	r3, #0
 800b594:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b596:	69fb      	ldr	r3, [r7, #28]
 800b598:	2b00      	cmp	r3, #0
 800b59a:	d017      	beq.n	800b5cc <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b59c:	69fb      	ldr	r3, [r7, #28]
 800b59e:	2200      	movs	r2, #0
 800b5a0:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b5a4:	88fa      	ldrh	r2, [r7, #6]
 800b5a6:	2300      	movs	r3, #0
 800b5a8:	9303      	str	r3, [sp, #12]
 800b5aa:	69fb      	ldr	r3, [r7, #28]
 800b5ac:	9302      	str	r3, [sp, #8]
 800b5ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b5b0:	9301      	str	r3, [sp, #4]
 800b5b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b5b4:	9300      	str	r3, [sp, #0]
 800b5b6:	683b      	ldr	r3, [r7, #0]
 800b5b8:	68b9      	ldr	r1, [r7, #8]
 800b5ba:	68f8      	ldr	r0, [r7, #12]
 800b5bc:	f000 f80e 	bl	800b5dc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b5c0:	69f8      	ldr	r0, [r7, #28]
 800b5c2:	f000 f89b 	bl	800b6fc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b5c6:	2301      	movs	r3, #1
 800b5c8:	61bb      	str	r3, [r7, #24]
 800b5ca:	e002      	b.n	800b5d2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b5cc:	f04f 33ff 	mov.w	r3, #4294967295
 800b5d0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b5d2:	69bb      	ldr	r3, [r7, #24]
	}
 800b5d4:	4618      	mov	r0, r3
 800b5d6:	3720      	adds	r7, #32
 800b5d8:	46bd      	mov	sp, r7
 800b5da:	bd80      	pop	{r7, pc}

0800b5dc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b5dc:	b580      	push	{r7, lr}
 800b5de:	b088      	sub	sp, #32
 800b5e0:	af00      	add	r7, sp, #0
 800b5e2:	60f8      	str	r0, [r7, #12]
 800b5e4:	60b9      	str	r1, [r7, #8]
 800b5e6:	607a      	str	r2, [r7, #4]
 800b5e8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b5ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5ec:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	009b      	lsls	r3, r3, #2
 800b5f2:	461a      	mov	r2, r3
 800b5f4:	21a5      	movs	r1, #165	; 0xa5
 800b5f6:	f001 ff19 	bl	800d42c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b5fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800b604:	3b01      	subs	r3, #1
 800b606:	009b      	lsls	r3, r3, #2
 800b608:	4413      	add	r3, r2
 800b60a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b60c:	69bb      	ldr	r3, [r7, #24]
 800b60e:	f023 0307 	bic.w	r3, r3, #7
 800b612:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b614:	69bb      	ldr	r3, [r7, #24]
 800b616:	f003 0307 	and.w	r3, r3, #7
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	d00a      	beq.n	800b634 <prvInitialiseNewTask+0x58>
	__asm volatile
 800b61e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b622:	f383 8811 	msr	BASEPRI, r3
 800b626:	f3bf 8f6f 	isb	sy
 800b62a:	f3bf 8f4f 	dsb	sy
 800b62e:	617b      	str	r3, [r7, #20]
}
 800b630:	bf00      	nop
 800b632:	e7fe      	b.n	800b632 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b634:	68bb      	ldr	r3, [r7, #8]
 800b636:	2b00      	cmp	r3, #0
 800b638:	d01f      	beq.n	800b67a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b63a:	2300      	movs	r3, #0
 800b63c:	61fb      	str	r3, [r7, #28]
 800b63e:	e012      	b.n	800b666 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b640:	68ba      	ldr	r2, [r7, #8]
 800b642:	69fb      	ldr	r3, [r7, #28]
 800b644:	4413      	add	r3, r2
 800b646:	7819      	ldrb	r1, [r3, #0]
 800b648:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b64a:	69fb      	ldr	r3, [r7, #28]
 800b64c:	4413      	add	r3, r2
 800b64e:	3334      	adds	r3, #52	; 0x34
 800b650:	460a      	mov	r2, r1
 800b652:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b654:	68ba      	ldr	r2, [r7, #8]
 800b656:	69fb      	ldr	r3, [r7, #28]
 800b658:	4413      	add	r3, r2
 800b65a:	781b      	ldrb	r3, [r3, #0]
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	d006      	beq.n	800b66e <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b660:	69fb      	ldr	r3, [r7, #28]
 800b662:	3301      	adds	r3, #1
 800b664:	61fb      	str	r3, [r7, #28]
 800b666:	69fb      	ldr	r3, [r7, #28]
 800b668:	2b0f      	cmp	r3, #15
 800b66a:	d9e9      	bls.n	800b640 <prvInitialiseNewTask+0x64>
 800b66c:	e000      	b.n	800b670 <prvInitialiseNewTask+0x94>
			{
				break;
 800b66e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b670:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b672:	2200      	movs	r2, #0
 800b674:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800b678:	e003      	b.n	800b682 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b67a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b67c:	2200      	movs	r2, #0
 800b67e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b682:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b684:	2b37      	cmp	r3, #55	; 0x37
 800b686:	d901      	bls.n	800b68c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b688:	2337      	movs	r3, #55	; 0x37
 800b68a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b68c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b68e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b690:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b692:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b694:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b696:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800b698:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b69a:	2200      	movs	r2, #0
 800b69c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b69e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6a0:	3304      	adds	r3, #4
 800b6a2:	4618      	mov	r0, r3
 800b6a4:	f7fe ff64 	bl	800a570 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b6a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6aa:	3318      	adds	r3, #24
 800b6ac:	4618      	mov	r0, r3
 800b6ae:	f7fe ff5f 	bl	800a570 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b6b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b6b6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b6b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b6ba:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b6be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6c0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b6c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b6c6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b6c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6ca:	2200      	movs	r2, #0
 800b6cc:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b6ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6d0:	2200      	movs	r2, #0
 800b6d2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b6d6:	683a      	ldr	r2, [r7, #0]
 800b6d8:	68f9      	ldr	r1, [r7, #12]
 800b6da:	69b8      	ldr	r0, [r7, #24]
 800b6dc:	f001 fa36 	bl	800cb4c <pxPortInitialiseStack>
 800b6e0:	4602      	mov	r2, r0
 800b6e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6e4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b6e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6e8:	2b00      	cmp	r3, #0
 800b6ea:	d002      	beq.n	800b6f2 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b6ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6ee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b6f0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b6f2:	bf00      	nop
 800b6f4:	3720      	adds	r7, #32
 800b6f6:	46bd      	mov	sp, r7
 800b6f8:	bd80      	pop	{r7, pc}
	...

0800b6fc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b6fc:	b580      	push	{r7, lr}
 800b6fe:	b082      	sub	sp, #8
 800b700:	af00      	add	r7, sp, #0
 800b702:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b704:	f001 fb4e 	bl	800cda4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b708:	4b2d      	ldr	r3, [pc, #180]	; (800b7c0 <prvAddNewTaskToReadyList+0xc4>)
 800b70a:	681b      	ldr	r3, [r3, #0]
 800b70c:	3301      	adds	r3, #1
 800b70e:	4a2c      	ldr	r2, [pc, #176]	; (800b7c0 <prvAddNewTaskToReadyList+0xc4>)
 800b710:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b712:	4b2c      	ldr	r3, [pc, #176]	; (800b7c4 <prvAddNewTaskToReadyList+0xc8>)
 800b714:	681b      	ldr	r3, [r3, #0]
 800b716:	2b00      	cmp	r3, #0
 800b718:	d109      	bne.n	800b72e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b71a:	4a2a      	ldr	r2, [pc, #168]	; (800b7c4 <prvAddNewTaskToReadyList+0xc8>)
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b720:	4b27      	ldr	r3, [pc, #156]	; (800b7c0 <prvAddNewTaskToReadyList+0xc4>)
 800b722:	681b      	ldr	r3, [r3, #0]
 800b724:	2b01      	cmp	r3, #1
 800b726:	d110      	bne.n	800b74a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b728:	f000 fc16 	bl	800bf58 <prvInitialiseTaskLists>
 800b72c:	e00d      	b.n	800b74a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b72e:	4b26      	ldr	r3, [pc, #152]	; (800b7c8 <prvAddNewTaskToReadyList+0xcc>)
 800b730:	681b      	ldr	r3, [r3, #0]
 800b732:	2b00      	cmp	r3, #0
 800b734:	d109      	bne.n	800b74a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b736:	4b23      	ldr	r3, [pc, #140]	; (800b7c4 <prvAddNewTaskToReadyList+0xc8>)
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b740:	429a      	cmp	r2, r3
 800b742:	d802      	bhi.n	800b74a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b744:	4a1f      	ldr	r2, [pc, #124]	; (800b7c4 <prvAddNewTaskToReadyList+0xc8>)
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b74a:	4b20      	ldr	r3, [pc, #128]	; (800b7cc <prvAddNewTaskToReadyList+0xd0>)
 800b74c:	681b      	ldr	r3, [r3, #0]
 800b74e:	3301      	adds	r3, #1
 800b750:	4a1e      	ldr	r2, [pc, #120]	; (800b7cc <prvAddNewTaskToReadyList+0xd0>)
 800b752:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800b754:	4b1d      	ldr	r3, [pc, #116]	; (800b7cc <prvAddNewTaskToReadyList+0xd0>)
 800b756:	681a      	ldr	r2, [r3, #0]
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b760:	4b1b      	ldr	r3, [pc, #108]	; (800b7d0 <prvAddNewTaskToReadyList+0xd4>)
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	429a      	cmp	r2, r3
 800b766:	d903      	bls.n	800b770 <prvAddNewTaskToReadyList+0x74>
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b76c:	4a18      	ldr	r2, [pc, #96]	; (800b7d0 <prvAddNewTaskToReadyList+0xd4>)
 800b76e:	6013      	str	r3, [r2, #0]
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b774:	4613      	mov	r3, r2
 800b776:	009b      	lsls	r3, r3, #2
 800b778:	4413      	add	r3, r2
 800b77a:	009b      	lsls	r3, r3, #2
 800b77c:	4a15      	ldr	r2, [pc, #84]	; (800b7d4 <prvAddNewTaskToReadyList+0xd8>)
 800b77e:	441a      	add	r2, r3
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	3304      	adds	r3, #4
 800b784:	4619      	mov	r1, r3
 800b786:	4610      	mov	r0, r2
 800b788:	f7fe feff 	bl	800a58a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b78c:	f001 fb3a 	bl	800ce04 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b790:	4b0d      	ldr	r3, [pc, #52]	; (800b7c8 <prvAddNewTaskToReadyList+0xcc>)
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	2b00      	cmp	r3, #0
 800b796:	d00e      	beq.n	800b7b6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b798:	4b0a      	ldr	r3, [pc, #40]	; (800b7c4 <prvAddNewTaskToReadyList+0xc8>)
 800b79a:	681b      	ldr	r3, [r3, #0]
 800b79c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b7a2:	429a      	cmp	r2, r3
 800b7a4:	d207      	bcs.n	800b7b6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b7a6:	4b0c      	ldr	r3, [pc, #48]	; (800b7d8 <prvAddNewTaskToReadyList+0xdc>)
 800b7a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b7ac:	601a      	str	r2, [r3, #0]
 800b7ae:	f3bf 8f4f 	dsb	sy
 800b7b2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b7b6:	bf00      	nop
 800b7b8:	3708      	adds	r7, #8
 800b7ba:	46bd      	mov	sp, r7
 800b7bc:	bd80      	pop	{r7, pc}
 800b7be:	bf00      	nop
 800b7c0:	2000133c 	.word	0x2000133c
 800b7c4:	20000e68 	.word	0x20000e68
 800b7c8:	20001348 	.word	0x20001348
 800b7cc:	20001358 	.word	0x20001358
 800b7d0:	20001344 	.word	0x20001344
 800b7d4:	20000e6c 	.word	0x20000e6c
 800b7d8:	e000ed04 	.word	0xe000ed04

0800b7dc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b7dc:	b580      	push	{r7, lr}
 800b7de:	b084      	sub	sp, #16
 800b7e0:	af00      	add	r7, sp, #0
 800b7e2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b7e4:	2300      	movs	r3, #0
 800b7e6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	d017      	beq.n	800b81e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b7ee:	4b13      	ldr	r3, [pc, #76]	; (800b83c <vTaskDelay+0x60>)
 800b7f0:	681b      	ldr	r3, [r3, #0]
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	d00a      	beq.n	800b80c <vTaskDelay+0x30>
	__asm volatile
 800b7f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7fa:	f383 8811 	msr	BASEPRI, r3
 800b7fe:	f3bf 8f6f 	isb	sy
 800b802:	f3bf 8f4f 	dsb	sy
 800b806:	60bb      	str	r3, [r7, #8]
}
 800b808:	bf00      	nop
 800b80a:	e7fe      	b.n	800b80a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800b80c:	f000 f880 	bl	800b910 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b810:	2100      	movs	r1, #0
 800b812:	6878      	ldr	r0, [r7, #4]
 800b814:	f000 fdf8 	bl	800c408 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b818:	f000 f888 	bl	800b92c <xTaskResumeAll>
 800b81c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b81e:	68fb      	ldr	r3, [r7, #12]
 800b820:	2b00      	cmp	r3, #0
 800b822:	d107      	bne.n	800b834 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800b824:	4b06      	ldr	r3, [pc, #24]	; (800b840 <vTaskDelay+0x64>)
 800b826:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b82a:	601a      	str	r2, [r3, #0]
 800b82c:	f3bf 8f4f 	dsb	sy
 800b830:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b834:	bf00      	nop
 800b836:	3710      	adds	r7, #16
 800b838:	46bd      	mov	sp, r7
 800b83a:	bd80      	pop	{r7, pc}
 800b83c:	20001364 	.word	0x20001364
 800b840:	e000ed04 	.word	0xe000ed04

0800b844 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b844:	b580      	push	{r7, lr}
 800b846:	b08a      	sub	sp, #40	; 0x28
 800b848:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b84a:	2300      	movs	r3, #0
 800b84c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b84e:	2300      	movs	r3, #0
 800b850:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b852:	463a      	mov	r2, r7
 800b854:	1d39      	adds	r1, r7, #4
 800b856:	f107 0308 	add.w	r3, r7, #8
 800b85a:	4618      	mov	r0, r3
 800b85c:	f7fe fe34 	bl	800a4c8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b860:	6839      	ldr	r1, [r7, #0]
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	68ba      	ldr	r2, [r7, #8]
 800b866:	9202      	str	r2, [sp, #8]
 800b868:	9301      	str	r3, [sp, #4]
 800b86a:	2300      	movs	r3, #0
 800b86c:	9300      	str	r3, [sp, #0]
 800b86e:	2300      	movs	r3, #0
 800b870:	460a      	mov	r2, r1
 800b872:	4921      	ldr	r1, [pc, #132]	; (800b8f8 <vTaskStartScheduler+0xb4>)
 800b874:	4821      	ldr	r0, [pc, #132]	; (800b8fc <vTaskStartScheduler+0xb8>)
 800b876:	f7ff fe0f 	bl	800b498 <xTaskCreateStatic>
 800b87a:	4603      	mov	r3, r0
 800b87c:	4a20      	ldr	r2, [pc, #128]	; (800b900 <vTaskStartScheduler+0xbc>)
 800b87e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b880:	4b1f      	ldr	r3, [pc, #124]	; (800b900 <vTaskStartScheduler+0xbc>)
 800b882:	681b      	ldr	r3, [r3, #0]
 800b884:	2b00      	cmp	r3, #0
 800b886:	d002      	beq.n	800b88e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b888:	2301      	movs	r3, #1
 800b88a:	617b      	str	r3, [r7, #20]
 800b88c:	e001      	b.n	800b892 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b88e:	2300      	movs	r3, #0
 800b890:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800b892:	697b      	ldr	r3, [r7, #20]
 800b894:	2b01      	cmp	r3, #1
 800b896:	d102      	bne.n	800b89e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800b898:	f000 fe0a 	bl	800c4b0 <xTimerCreateTimerTask>
 800b89c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b89e:	697b      	ldr	r3, [r7, #20]
 800b8a0:	2b01      	cmp	r3, #1
 800b8a2:	d116      	bne.n	800b8d2 <vTaskStartScheduler+0x8e>
	__asm volatile
 800b8a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8a8:	f383 8811 	msr	BASEPRI, r3
 800b8ac:	f3bf 8f6f 	isb	sy
 800b8b0:	f3bf 8f4f 	dsb	sy
 800b8b4:	613b      	str	r3, [r7, #16]
}
 800b8b6:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b8b8:	4b12      	ldr	r3, [pc, #72]	; (800b904 <vTaskStartScheduler+0xc0>)
 800b8ba:	f04f 32ff 	mov.w	r2, #4294967295
 800b8be:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b8c0:	4b11      	ldr	r3, [pc, #68]	; (800b908 <vTaskStartScheduler+0xc4>)
 800b8c2:	2201      	movs	r2, #1
 800b8c4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b8c6:	4b11      	ldr	r3, [pc, #68]	; (800b90c <vTaskStartScheduler+0xc8>)
 800b8c8:	2200      	movs	r2, #0
 800b8ca:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b8cc:	f001 f9c8 	bl	800cc60 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b8d0:	e00e      	b.n	800b8f0 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b8d2:	697b      	ldr	r3, [r7, #20]
 800b8d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b8d8:	d10a      	bne.n	800b8f0 <vTaskStartScheduler+0xac>
	__asm volatile
 800b8da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8de:	f383 8811 	msr	BASEPRI, r3
 800b8e2:	f3bf 8f6f 	isb	sy
 800b8e6:	f3bf 8f4f 	dsb	sy
 800b8ea:	60fb      	str	r3, [r7, #12]
}
 800b8ec:	bf00      	nop
 800b8ee:	e7fe      	b.n	800b8ee <vTaskStartScheduler+0xaa>
}
 800b8f0:	bf00      	nop
 800b8f2:	3718      	adds	r7, #24
 800b8f4:	46bd      	mov	sp, r7
 800b8f6:	bd80      	pop	{r7, pc}
 800b8f8:	08012dac 	.word	0x08012dac
 800b8fc:	0800bf29 	.word	0x0800bf29
 800b900:	20001360 	.word	0x20001360
 800b904:	2000135c 	.word	0x2000135c
 800b908:	20001348 	.word	0x20001348
 800b90c:	20001340 	.word	0x20001340

0800b910 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b910:	b480      	push	{r7}
 800b912:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800b914:	4b04      	ldr	r3, [pc, #16]	; (800b928 <vTaskSuspendAll+0x18>)
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	3301      	adds	r3, #1
 800b91a:	4a03      	ldr	r2, [pc, #12]	; (800b928 <vTaskSuspendAll+0x18>)
 800b91c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800b91e:	bf00      	nop
 800b920:	46bd      	mov	sp, r7
 800b922:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b926:	4770      	bx	lr
 800b928:	20001364 	.word	0x20001364

0800b92c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b92c:	b580      	push	{r7, lr}
 800b92e:	b084      	sub	sp, #16
 800b930:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b932:	2300      	movs	r3, #0
 800b934:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b936:	2300      	movs	r3, #0
 800b938:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b93a:	4b42      	ldr	r3, [pc, #264]	; (800ba44 <xTaskResumeAll+0x118>)
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	2b00      	cmp	r3, #0
 800b940:	d10a      	bne.n	800b958 <xTaskResumeAll+0x2c>
	__asm volatile
 800b942:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b946:	f383 8811 	msr	BASEPRI, r3
 800b94a:	f3bf 8f6f 	isb	sy
 800b94e:	f3bf 8f4f 	dsb	sy
 800b952:	603b      	str	r3, [r7, #0]
}
 800b954:	bf00      	nop
 800b956:	e7fe      	b.n	800b956 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b958:	f001 fa24 	bl	800cda4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b95c:	4b39      	ldr	r3, [pc, #228]	; (800ba44 <xTaskResumeAll+0x118>)
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	3b01      	subs	r3, #1
 800b962:	4a38      	ldr	r2, [pc, #224]	; (800ba44 <xTaskResumeAll+0x118>)
 800b964:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b966:	4b37      	ldr	r3, [pc, #220]	; (800ba44 <xTaskResumeAll+0x118>)
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	d162      	bne.n	800ba34 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b96e:	4b36      	ldr	r3, [pc, #216]	; (800ba48 <xTaskResumeAll+0x11c>)
 800b970:	681b      	ldr	r3, [r3, #0]
 800b972:	2b00      	cmp	r3, #0
 800b974:	d05e      	beq.n	800ba34 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b976:	e02f      	b.n	800b9d8 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b978:	4b34      	ldr	r3, [pc, #208]	; (800ba4c <xTaskResumeAll+0x120>)
 800b97a:	68db      	ldr	r3, [r3, #12]
 800b97c:	68db      	ldr	r3, [r3, #12]
 800b97e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b980:	68fb      	ldr	r3, [r7, #12]
 800b982:	3318      	adds	r3, #24
 800b984:	4618      	mov	r0, r3
 800b986:	f7fe fe5d 	bl	800a644 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b98a:	68fb      	ldr	r3, [r7, #12]
 800b98c:	3304      	adds	r3, #4
 800b98e:	4618      	mov	r0, r3
 800b990:	f7fe fe58 	bl	800a644 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b994:	68fb      	ldr	r3, [r7, #12]
 800b996:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b998:	4b2d      	ldr	r3, [pc, #180]	; (800ba50 <xTaskResumeAll+0x124>)
 800b99a:	681b      	ldr	r3, [r3, #0]
 800b99c:	429a      	cmp	r2, r3
 800b99e:	d903      	bls.n	800b9a8 <xTaskResumeAll+0x7c>
 800b9a0:	68fb      	ldr	r3, [r7, #12]
 800b9a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9a4:	4a2a      	ldr	r2, [pc, #168]	; (800ba50 <xTaskResumeAll+0x124>)
 800b9a6:	6013      	str	r3, [r2, #0]
 800b9a8:	68fb      	ldr	r3, [r7, #12]
 800b9aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b9ac:	4613      	mov	r3, r2
 800b9ae:	009b      	lsls	r3, r3, #2
 800b9b0:	4413      	add	r3, r2
 800b9b2:	009b      	lsls	r3, r3, #2
 800b9b4:	4a27      	ldr	r2, [pc, #156]	; (800ba54 <xTaskResumeAll+0x128>)
 800b9b6:	441a      	add	r2, r3
 800b9b8:	68fb      	ldr	r3, [r7, #12]
 800b9ba:	3304      	adds	r3, #4
 800b9bc:	4619      	mov	r1, r3
 800b9be:	4610      	mov	r0, r2
 800b9c0:	f7fe fde3 	bl	800a58a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b9c4:	68fb      	ldr	r3, [r7, #12]
 800b9c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b9c8:	4b23      	ldr	r3, [pc, #140]	; (800ba58 <xTaskResumeAll+0x12c>)
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9ce:	429a      	cmp	r2, r3
 800b9d0:	d302      	bcc.n	800b9d8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800b9d2:	4b22      	ldr	r3, [pc, #136]	; (800ba5c <xTaskResumeAll+0x130>)
 800b9d4:	2201      	movs	r2, #1
 800b9d6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b9d8:	4b1c      	ldr	r3, [pc, #112]	; (800ba4c <xTaskResumeAll+0x120>)
 800b9da:	681b      	ldr	r3, [r3, #0]
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	d1cb      	bne.n	800b978 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b9e0:	68fb      	ldr	r3, [r7, #12]
 800b9e2:	2b00      	cmp	r3, #0
 800b9e4:	d001      	beq.n	800b9ea <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b9e6:	f000 fb55 	bl	800c094 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800b9ea:	4b1d      	ldr	r3, [pc, #116]	; (800ba60 <xTaskResumeAll+0x134>)
 800b9ec:	681b      	ldr	r3, [r3, #0]
 800b9ee:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d010      	beq.n	800ba18 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b9f6:	f000 f847 	bl	800ba88 <xTaskIncrementTick>
 800b9fa:	4603      	mov	r3, r0
 800b9fc:	2b00      	cmp	r3, #0
 800b9fe:	d002      	beq.n	800ba06 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800ba00:	4b16      	ldr	r3, [pc, #88]	; (800ba5c <xTaskResumeAll+0x130>)
 800ba02:	2201      	movs	r2, #1
 800ba04:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	3b01      	subs	r3, #1
 800ba0a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	d1f1      	bne.n	800b9f6 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800ba12:	4b13      	ldr	r3, [pc, #76]	; (800ba60 <xTaskResumeAll+0x134>)
 800ba14:	2200      	movs	r2, #0
 800ba16:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800ba18:	4b10      	ldr	r3, [pc, #64]	; (800ba5c <xTaskResumeAll+0x130>)
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	2b00      	cmp	r3, #0
 800ba1e:	d009      	beq.n	800ba34 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800ba20:	2301      	movs	r3, #1
 800ba22:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800ba24:	4b0f      	ldr	r3, [pc, #60]	; (800ba64 <xTaskResumeAll+0x138>)
 800ba26:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ba2a:	601a      	str	r2, [r3, #0]
 800ba2c:	f3bf 8f4f 	dsb	sy
 800ba30:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ba34:	f001 f9e6 	bl	800ce04 <vPortExitCritical>

	return xAlreadyYielded;
 800ba38:	68bb      	ldr	r3, [r7, #8]
}
 800ba3a:	4618      	mov	r0, r3
 800ba3c:	3710      	adds	r7, #16
 800ba3e:	46bd      	mov	sp, r7
 800ba40:	bd80      	pop	{r7, pc}
 800ba42:	bf00      	nop
 800ba44:	20001364 	.word	0x20001364
 800ba48:	2000133c 	.word	0x2000133c
 800ba4c:	200012fc 	.word	0x200012fc
 800ba50:	20001344 	.word	0x20001344
 800ba54:	20000e6c 	.word	0x20000e6c
 800ba58:	20000e68 	.word	0x20000e68
 800ba5c:	20001350 	.word	0x20001350
 800ba60:	2000134c 	.word	0x2000134c
 800ba64:	e000ed04 	.word	0xe000ed04

0800ba68 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800ba68:	b480      	push	{r7}
 800ba6a:	b083      	sub	sp, #12
 800ba6c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800ba6e:	4b05      	ldr	r3, [pc, #20]	; (800ba84 <xTaskGetTickCount+0x1c>)
 800ba70:	681b      	ldr	r3, [r3, #0]
 800ba72:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800ba74:	687b      	ldr	r3, [r7, #4]
}
 800ba76:	4618      	mov	r0, r3
 800ba78:	370c      	adds	r7, #12
 800ba7a:	46bd      	mov	sp, r7
 800ba7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba80:	4770      	bx	lr
 800ba82:	bf00      	nop
 800ba84:	20001340 	.word	0x20001340

0800ba88 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800ba88:	b580      	push	{r7, lr}
 800ba8a:	b086      	sub	sp, #24
 800ba8c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800ba8e:	2300      	movs	r3, #0
 800ba90:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ba92:	4b4f      	ldr	r3, [pc, #316]	; (800bbd0 <xTaskIncrementTick+0x148>)
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	2b00      	cmp	r3, #0
 800ba98:	f040 808f 	bne.w	800bbba <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800ba9c:	4b4d      	ldr	r3, [pc, #308]	; (800bbd4 <xTaskIncrementTick+0x14c>)
 800ba9e:	681b      	ldr	r3, [r3, #0]
 800baa0:	3301      	adds	r3, #1
 800baa2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800baa4:	4a4b      	ldr	r2, [pc, #300]	; (800bbd4 <xTaskIncrementTick+0x14c>)
 800baa6:	693b      	ldr	r3, [r7, #16]
 800baa8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800baaa:	693b      	ldr	r3, [r7, #16]
 800baac:	2b00      	cmp	r3, #0
 800baae:	d120      	bne.n	800baf2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800bab0:	4b49      	ldr	r3, [pc, #292]	; (800bbd8 <xTaskIncrementTick+0x150>)
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	681b      	ldr	r3, [r3, #0]
 800bab6:	2b00      	cmp	r3, #0
 800bab8:	d00a      	beq.n	800bad0 <xTaskIncrementTick+0x48>
	__asm volatile
 800baba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800babe:	f383 8811 	msr	BASEPRI, r3
 800bac2:	f3bf 8f6f 	isb	sy
 800bac6:	f3bf 8f4f 	dsb	sy
 800baca:	603b      	str	r3, [r7, #0]
}
 800bacc:	bf00      	nop
 800bace:	e7fe      	b.n	800bace <xTaskIncrementTick+0x46>
 800bad0:	4b41      	ldr	r3, [pc, #260]	; (800bbd8 <xTaskIncrementTick+0x150>)
 800bad2:	681b      	ldr	r3, [r3, #0]
 800bad4:	60fb      	str	r3, [r7, #12]
 800bad6:	4b41      	ldr	r3, [pc, #260]	; (800bbdc <xTaskIncrementTick+0x154>)
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	4a3f      	ldr	r2, [pc, #252]	; (800bbd8 <xTaskIncrementTick+0x150>)
 800badc:	6013      	str	r3, [r2, #0]
 800bade:	4a3f      	ldr	r2, [pc, #252]	; (800bbdc <xTaskIncrementTick+0x154>)
 800bae0:	68fb      	ldr	r3, [r7, #12]
 800bae2:	6013      	str	r3, [r2, #0]
 800bae4:	4b3e      	ldr	r3, [pc, #248]	; (800bbe0 <xTaskIncrementTick+0x158>)
 800bae6:	681b      	ldr	r3, [r3, #0]
 800bae8:	3301      	adds	r3, #1
 800baea:	4a3d      	ldr	r2, [pc, #244]	; (800bbe0 <xTaskIncrementTick+0x158>)
 800baec:	6013      	str	r3, [r2, #0]
 800baee:	f000 fad1 	bl	800c094 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800baf2:	4b3c      	ldr	r3, [pc, #240]	; (800bbe4 <xTaskIncrementTick+0x15c>)
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	693a      	ldr	r2, [r7, #16]
 800baf8:	429a      	cmp	r2, r3
 800bafa:	d349      	bcc.n	800bb90 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bafc:	4b36      	ldr	r3, [pc, #216]	; (800bbd8 <xTaskIncrementTick+0x150>)
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	681b      	ldr	r3, [r3, #0]
 800bb02:	2b00      	cmp	r3, #0
 800bb04:	d104      	bne.n	800bb10 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bb06:	4b37      	ldr	r3, [pc, #220]	; (800bbe4 <xTaskIncrementTick+0x15c>)
 800bb08:	f04f 32ff 	mov.w	r2, #4294967295
 800bb0c:	601a      	str	r2, [r3, #0]
					break;
 800bb0e:	e03f      	b.n	800bb90 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bb10:	4b31      	ldr	r3, [pc, #196]	; (800bbd8 <xTaskIncrementTick+0x150>)
 800bb12:	681b      	ldr	r3, [r3, #0]
 800bb14:	68db      	ldr	r3, [r3, #12]
 800bb16:	68db      	ldr	r3, [r3, #12]
 800bb18:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800bb1a:	68bb      	ldr	r3, [r7, #8]
 800bb1c:	685b      	ldr	r3, [r3, #4]
 800bb1e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800bb20:	693a      	ldr	r2, [r7, #16]
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	429a      	cmp	r2, r3
 800bb26:	d203      	bcs.n	800bb30 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800bb28:	4a2e      	ldr	r2, [pc, #184]	; (800bbe4 <xTaskIncrementTick+0x15c>)
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800bb2e:	e02f      	b.n	800bb90 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bb30:	68bb      	ldr	r3, [r7, #8]
 800bb32:	3304      	adds	r3, #4
 800bb34:	4618      	mov	r0, r3
 800bb36:	f7fe fd85 	bl	800a644 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800bb3a:	68bb      	ldr	r3, [r7, #8]
 800bb3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	d004      	beq.n	800bb4c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bb42:	68bb      	ldr	r3, [r7, #8]
 800bb44:	3318      	adds	r3, #24
 800bb46:	4618      	mov	r0, r3
 800bb48:	f7fe fd7c 	bl	800a644 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800bb4c:	68bb      	ldr	r3, [r7, #8]
 800bb4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb50:	4b25      	ldr	r3, [pc, #148]	; (800bbe8 <xTaskIncrementTick+0x160>)
 800bb52:	681b      	ldr	r3, [r3, #0]
 800bb54:	429a      	cmp	r2, r3
 800bb56:	d903      	bls.n	800bb60 <xTaskIncrementTick+0xd8>
 800bb58:	68bb      	ldr	r3, [r7, #8]
 800bb5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb5c:	4a22      	ldr	r2, [pc, #136]	; (800bbe8 <xTaskIncrementTick+0x160>)
 800bb5e:	6013      	str	r3, [r2, #0]
 800bb60:	68bb      	ldr	r3, [r7, #8]
 800bb62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb64:	4613      	mov	r3, r2
 800bb66:	009b      	lsls	r3, r3, #2
 800bb68:	4413      	add	r3, r2
 800bb6a:	009b      	lsls	r3, r3, #2
 800bb6c:	4a1f      	ldr	r2, [pc, #124]	; (800bbec <xTaskIncrementTick+0x164>)
 800bb6e:	441a      	add	r2, r3
 800bb70:	68bb      	ldr	r3, [r7, #8]
 800bb72:	3304      	adds	r3, #4
 800bb74:	4619      	mov	r1, r3
 800bb76:	4610      	mov	r0, r2
 800bb78:	f7fe fd07 	bl	800a58a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bb7c:	68bb      	ldr	r3, [r7, #8]
 800bb7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb80:	4b1b      	ldr	r3, [pc, #108]	; (800bbf0 <xTaskIncrementTick+0x168>)
 800bb82:	681b      	ldr	r3, [r3, #0]
 800bb84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb86:	429a      	cmp	r2, r3
 800bb88:	d3b8      	bcc.n	800bafc <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800bb8a:	2301      	movs	r3, #1
 800bb8c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bb8e:	e7b5      	b.n	800bafc <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800bb90:	4b17      	ldr	r3, [pc, #92]	; (800bbf0 <xTaskIncrementTick+0x168>)
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb96:	4915      	ldr	r1, [pc, #84]	; (800bbec <xTaskIncrementTick+0x164>)
 800bb98:	4613      	mov	r3, r2
 800bb9a:	009b      	lsls	r3, r3, #2
 800bb9c:	4413      	add	r3, r2
 800bb9e:	009b      	lsls	r3, r3, #2
 800bba0:	440b      	add	r3, r1
 800bba2:	681b      	ldr	r3, [r3, #0]
 800bba4:	2b01      	cmp	r3, #1
 800bba6:	d901      	bls.n	800bbac <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800bba8:	2301      	movs	r3, #1
 800bbaa:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800bbac:	4b11      	ldr	r3, [pc, #68]	; (800bbf4 <xTaskIncrementTick+0x16c>)
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d007      	beq.n	800bbc4 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800bbb4:	2301      	movs	r3, #1
 800bbb6:	617b      	str	r3, [r7, #20]
 800bbb8:	e004      	b.n	800bbc4 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800bbba:	4b0f      	ldr	r3, [pc, #60]	; (800bbf8 <xTaskIncrementTick+0x170>)
 800bbbc:	681b      	ldr	r3, [r3, #0]
 800bbbe:	3301      	adds	r3, #1
 800bbc0:	4a0d      	ldr	r2, [pc, #52]	; (800bbf8 <xTaskIncrementTick+0x170>)
 800bbc2:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800bbc4:	697b      	ldr	r3, [r7, #20]
}
 800bbc6:	4618      	mov	r0, r3
 800bbc8:	3718      	adds	r7, #24
 800bbca:	46bd      	mov	sp, r7
 800bbcc:	bd80      	pop	{r7, pc}
 800bbce:	bf00      	nop
 800bbd0:	20001364 	.word	0x20001364
 800bbd4:	20001340 	.word	0x20001340
 800bbd8:	200012f4 	.word	0x200012f4
 800bbdc:	200012f8 	.word	0x200012f8
 800bbe0:	20001354 	.word	0x20001354
 800bbe4:	2000135c 	.word	0x2000135c
 800bbe8:	20001344 	.word	0x20001344
 800bbec:	20000e6c 	.word	0x20000e6c
 800bbf0:	20000e68 	.word	0x20000e68
 800bbf4:	20001350 	.word	0x20001350
 800bbf8:	2000134c 	.word	0x2000134c

0800bbfc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800bbfc:	b480      	push	{r7}
 800bbfe:	b085      	sub	sp, #20
 800bc00:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800bc02:	4b28      	ldr	r3, [pc, #160]	; (800bca4 <vTaskSwitchContext+0xa8>)
 800bc04:	681b      	ldr	r3, [r3, #0]
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	d003      	beq.n	800bc12 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800bc0a:	4b27      	ldr	r3, [pc, #156]	; (800bca8 <vTaskSwitchContext+0xac>)
 800bc0c:	2201      	movs	r2, #1
 800bc0e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800bc10:	e041      	b.n	800bc96 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800bc12:	4b25      	ldr	r3, [pc, #148]	; (800bca8 <vTaskSwitchContext+0xac>)
 800bc14:	2200      	movs	r2, #0
 800bc16:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bc18:	4b24      	ldr	r3, [pc, #144]	; (800bcac <vTaskSwitchContext+0xb0>)
 800bc1a:	681b      	ldr	r3, [r3, #0]
 800bc1c:	60fb      	str	r3, [r7, #12]
 800bc1e:	e010      	b.n	800bc42 <vTaskSwitchContext+0x46>
 800bc20:	68fb      	ldr	r3, [r7, #12]
 800bc22:	2b00      	cmp	r3, #0
 800bc24:	d10a      	bne.n	800bc3c <vTaskSwitchContext+0x40>
	__asm volatile
 800bc26:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc2a:	f383 8811 	msr	BASEPRI, r3
 800bc2e:	f3bf 8f6f 	isb	sy
 800bc32:	f3bf 8f4f 	dsb	sy
 800bc36:	607b      	str	r3, [r7, #4]
}
 800bc38:	bf00      	nop
 800bc3a:	e7fe      	b.n	800bc3a <vTaskSwitchContext+0x3e>
 800bc3c:	68fb      	ldr	r3, [r7, #12]
 800bc3e:	3b01      	subs	r3, #1
 800bc40:	60fb      	str	r3, [r7, #12]
 800bc42:	491b      	ldr	r1, [pc, #108]	; (800bcb0 <vTaskSwitchContext+0xb4>)
 800bc44:	68fa      	ldr	r2, [r7, #12]
 800bc46:	4613      	mov	r3, r2
 800bc48:	009b      	lsls	r3, r3, #2
 800bc4a:	4413      	add	r3, r2
 800bc4c:	009b      	lsls	r3, r3, #2
 800bc4e:	440b      	add	r3, r1
 800bc50:	681b      	ldr	r3, [r3, #0]
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	d0e4      	beq.n	800bc20 <vTaskSwitchContext+0x24>
 800bc56:	68fa      	ldr	r2, [r7, #12]
 800bc58:	4613      	mov	r3, r2
 800bc5a:	009b      	lsls	r3, r3, #2
 800bc5c:	4413      	add	r3, r2
 800bc5e:	009b      	lsls	r3, r3, #2
 800bc60:	4a13      	ldr	r2, [pc, #76]	; (800bcb0 <vTaskSwitchContext+0xb4>)
 800bc62:	4413      	add	r3, r2
 800bc64:	60bb      	str	r3, [r7, #8]
 800bc66:	68bb      	ldr	r3, [r7, #8]
 800bc68:	685b      	ldr	r3, [r3, #4]
 800bc6a:	685a      	ldr	r2, [r3, #4]
 800bc6c:	68bb      	ldr	r3, [r7, #8]
 800bc6e:	605a      	str	r2, [r3, #4]
 800bc70:	68bb      	ldr	r3, [r7, #8]
 800bc72:	685a      	ldr	r2, [r3, #4]
 800bc74:	68bb      	ldr	r3, [r7, #8]
 800bc76:	3308      	adds	r3, #8
 800bc78:	429a      	cmp	r2, r3
 800bc7a:	d104      	bne.n	800bc86 <vTaskSwitchContext+0x8a>
 800bc7c:	68bb      	ldr	r3, [r7, #8]
 800bc7e:	685b      	ldr	r3, [r3, #4]
 800bc80:	685a      	ldr	r2, [r3, #4]
 800bc82:	68bb      	ldr	r3, [r7, #8]
 800bc84:	605a      	str	r2, [r3, #4]
 800bc86:	68bb      	ldr	r3, [r7, #8]
 800bc88:	685b      	ldr	r3, [r3, #4]
 800bc8a:	68db      	ldr	r3, [r3, #12]
 800bc8c:	4a09      	ldr	r2, [pc, #36]	; (800bcb4 <vTaskSwitchContext+0xb8>)
 800bc8e:	6013      	str	r3, [r2, #0]
 800bc90:	4a06      	ldr	r2, [pc, #24]	; (800bcac <vTaskSwitchContext+0xb0>)
 800bc92:	68fb      	ldr	r3, [r7, #12]
 800bc94:	6013      	str	r3, [r2, #0]
}
 800bc96:	bf00      	nop
 800bc98:	3714      	adds	r7, #20
 800bc9a:	46bd      	mov	sp, r7
 800bc9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bca0:	4770      	bx	lr
 800bca2:	bf00      	nop
 800bca4:	20001364 	.word	0x20001364
 800bca8:	20001350 	.word	0x20001350
 800bcac:	20001344 	.word	0x20001344
 800bcb0:	20000e6c 	.word	0x20000e6c
 800bcb4:	20000e68 	.word	0x20000e68

0800bcb8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800bcb8:	b580      	push	{r7, lr}
 800bcba:	b084      	sub	sp, #16
 800bcbc:	af00      	add	r7, sp, #0
 800bcbe:	6078      	str	r0, [r7, #4]
 800bcc0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	2b00      	cmp	r3, #0
 800bcc6:	d10a      	bne.n	800bcde <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800bcc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bccc:	f383 8811 	msr	BASEPRI, r3
 800bcd0:	f3bf 8f6f 	isb	sy
 800bcd4:	f3bf 8f4f 	dsb	sy
 800bcd8:	60fb      	str	r3, [r7, #12]
}
 800bcda:	bf00      	nop
 800bcdc:	e7fe      	b.n	800bcdc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800bcde:	4b07      	ldr	r3, [pc, #28]	; (800bcfc <vTaskPlaceOnEventList+0x44>)
 800bce0:	681b      	ldr	r3, [r3, #0]
 800bce2:	3318      	adds	r3, #24
 800bce4:	4619      	mov	r1, r3
 800bce6:	6878      	ldr	r0, [r7, #4]
 800bce8:	f7fe fc73 	bl	800a5d2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800bcec:	2101      	movs	r1, #1
 800bcee:	6838      	ldr	r0, [r7, #0]
 800bcf0:	f000 fb8a 	bl	800c408 <prvAddCurrentTaskToDelayedList>
}
 800bcf4:	bf00      	nop
 800bcf6:	3710      	adds	r7, #16
 800bcf8:	46bd      	mov	sp, r7
 800bcfa:	bd80      	pop	{r7, pc}
 800bcfc:	20000e68 	.word	0x20000e68

0800bd00 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800bd00:	b580      	push	{r7, lr}
 800bd02:	b086      	sub	sp, #24
 800bd04:	af00      	add	r7, sp, #0
 800bd06:	60f8      	str	r0, [r7, #12]
 800bd08:	60b9      	str	r1, [r7, #8]
 800bd0a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800bd0c:	68fb      	ldr	r3, [r7, #12]
 800bd0e:	2b00      	cmp	r3, #0
 800bd10:	d10a      	bne.n	800bd28 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800bd12:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd16:	f383 8811 	msr	BASEPRI, r3
 800bd1a:	f3bf 8f6f 	isb	sy
 800bd1e:	f3bf 8f4f 	dsb	sy
 800bd22:	617b      	str	r3, [r7, #20]
}
 800bd24:	bf00      	nop
 800bd26:	e7fe      	b.n	800bd26 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800bd28:	4b0a      	ldr	r3, [pc, #40]	; (800bd54 <vTaskPlaceOnEventListRestricted+0x54>)
 800bd2a:	681b      	ldr	r3, [r3, #0]
 800bd2c:	3318      	adds	r3, #24
 800bd2e:	4619      	mov	r1, r3
 800bd30:	68f8      	ldr	r0, [r7, #12]
 800bd32:	f7fe fc2a 	bl	800a58a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	2b00      	cmp	r3, #0
 800bd3a:	d002      	beq.n	800bd42 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800bd3c:	f04f 33ff 	mov.w	r3, #4294967295
 800bd40:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800bd42:	6879      	ldr	r1, [r7, #4]
 800bd44:	68b8      	ldr	r0, [r7, #8]
 800bd46:	f000 fb5f 	bl	800c408 <prvAddCurrentTaskToDelayedList>
	}
 800bd4a:	bf00      	nop
 800bd4c:	3718      	adds	r7, #24
 800bd4e:	46bd      	mov	sp, r7
 800bd50:	bd80      	pop	{r7, pc}
 800bd52:	bf00      	nop
 800bd54:	20000e68 	.word	0x20000e68

0800bd58 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800bd58:	b580      	push	{r7, lr}
 800bd5a:	b086      	sub	sp, #24
 800bd5c:	af00      	add	r7, sp, #0
 800bd5e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	68db      	ldr	r3, [r3, #12]
 800bd64:	68db      	ldr	r3, [r3, #12]
 800bd66:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800bd68:	693b      	ldr	r3, [r7, #16]
 800bd6a:	2b00      	cmp	r3, #0
 800bd6c:	d10a      	bne.n	800bd84 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800bd6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd72:	f383 8811 	msr	BASEPRI, r3
 800bd76:	f3bf 8f6f 	isb	sy
 800bd7a:	f3bf 8f4f 	dsb	sy
 800bd7e:	60fb      	str	r3, [r7, #12]
}
 800bd80:	bf00      	nop
 800bd82:	e7fe      	b.n	800bd82 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800bd84:	693b      	ldr	r3, [r7, #16]
 800bd86:	3318      	adds	r3, #24
 800bd88:	4618      	mov	r0, r3
 800bd8a:	f7fe fc5b 	bl	800a644 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bd8e:	4b1e      	ldr	r3, [pc, #120]	; (800be08 <xTaskRemoveFromEventList+0xb0>)
 800bd90:	681b      	ldr	r3, [r3, #0]
 800bd92:	2b00      	cmp	r3, #0
 800bd94:	d11d      	bne.n	800bdd2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800bd96:	693b      	ldr	r3, [r7, #16]
 800bd98:	3304      	adds	r3, #4
 800bd9a:	4618      	mov	r0, r3
 800bd9c:	f7fe fc52 	bl	800a644 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800bda0:	693b      	ldr	r3, [r7, #16]
 800bda2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bda4:	4b19      	ldr	r3, [pc, #100]	; (800be0c <xTaskRemoveFromEventList+0xb4>)
 800bda6:	681b      	ldr	r3, [r3, #0]
 800bda8:	429a      	cmp	r2, r3
 800bdaa:	d903      	bls.n	800bdb4 <xTaskRemoveFromEventList+0x5c>
 800bdac:	693b      	ldr	r3, [r7, #16]
 800bdae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bdb0:	4a16      	ldr	r2, [pc, #88]	; (800be0c <xTaskRemoveFromEventList+0xb4>)
 800bdb2:	6013      	str	r3, [r2, #0]
 800bdb4:	693b      	ldr	r3, [r7, #16]
 800bdb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bdb8:	4613      	mov	r3, r2
 800bdba:	009b      	lsls	r3, r3, #2
 800bdbc:	4413      	add	r3, r2
 800bdbe:	009b      	lsls	r3, r3, #2
 800bdc0:	4a13      	ldr	r2, [pc, #76]	; (800be10 <xTaskRemoveFromEventList+0xb8>)
 800bdc2:	441a      	add	r2, r3
 800bdc4:	693b      	ldr	r3, [r7, #16]
 800bdc6:	3304      	adds	r3, #4
 800bdc8:	4619      	mov	r1, r3
 800bdca:	4610      	mov	r0, r2
 800bdcc:	f7fe fbdd 	bl	800a58a <vListInsertEnd>
 800bdd0:	e005      	b.n	800bdde <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800bdd2:	693b      	ldr	r3, [r7, #16]
 800bdd4:	3318      	adds	r3, #24
 800bdd6:	4619      	mov	r1, r3
 800bdd8:	480e      	ldr	r0, [pc, #56]	; (800be14 <xTaskRemoveFromEventList+0xbc>)
 800bdda:	f7fe fbd6 	bl	800a58a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800bdde:	693b      	ldr	r3, [r7, #16]
 800bde0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bde2:	4b0d      	ldr	r3, [pc, #52]	; (800be18 <xTaskRemoveFromEventList+0xc0>)
 800bde4:	681b      	ldr	r3, [r3, #0]
 800bde6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bde8:	429a      	cmp	r2, r3
 800bdea:	d905      	bls.n	800bdf8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800bdec:	2301      	movs	r3, #1
 800bdee:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800bdf0:	4b0a      	ldr	r3, [pc, #40]	; (800be1c <xTaskRemoveFromEventList+0xc4>)
 800bdf2:	2201      	movs	r2, #1
 800bdf4:	601a      	str	r2, [r3, #0]
 800bdf6:	e001      	b.n	800bdfc <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800bdf8:	2300      	movs	r3, #0
 800bdfa:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800bdfc:	697b      	ldr	r3, [r7, #20]
}
 800bdfe:	4618      	mov	r0, r3
 800be00:	3718      	adds	r7, #24
 800be02:	46bd      	mov	sp, r7
 800be04:	bd80      	pop	{r7, pc}
 800be06:	bf00      	nop
 800be08:	20001364 	.word	0x20001364
 800be0c:	20001344 	.word	0x20001344
 800be10:	20000e6c 	.word	0x20000e6c
 800be14:	200012fc 	.word	0x200012fc
 800be18:	20000e68 	.word	0x20000e68
 800be1c:	20001350 	.word	0x20001350

0800be20 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800be20:	b480      	push	{r7}
 800be22:	b083      	sub	sp, #12
 800be24:	af00      	add	r7, sp, #0
 800be26:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800be28:	4b06      	ldr	r3, [pc, #24]	; (800be44 <vTaskInternalSetTimeOutState+0x24>)
 800be2a:	681a      	ldr	r2, [r3, #0]
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800be30:	4b05      	ldr	r3, [pc, #20]	; (800be48 <vTaskInternalSetTimeOutState+0x28>)
 800be32:	681a      	ldr	r2, [r3, #0]
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	605a      	str	r2, [r3, #4]
}
 800be38:	bf00      	nop
 800be3a:	370c      	adds	r7, #12
 800be3c:	46bd      	mov	sp, r7
 800be3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be42:	4770      	bx	lr
 800be44:	20001354 	.word	0x20001354
 800be48:	20001340 	.word	0x20001340

0800be4c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800be4c:	b580      	push	{r7, lr}
 800be4e:	b088      	sub	sp, #32
 800be50:	af00      	add	r7, sp, #0
 800be52:	6078      	str	r0, [r7, #4]
 800be54:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	2b00      	cmp	r3, #0
 800be5a:	d10a      	bne.n	800be72 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800be5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be60:	f383 8811 	msr	BASEPRI, r3
 800be64:	f3bf 8f6f 	isb	sy
 800be68:	f3bf 8f4f 	dsb	sy
 800be6c:	613b      	str	r3, [r7, #16]
}
 800be6e:	bf00      	nop
 800be70:	e7fe      	b.n	800be70 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800be72:	683b      	ldr	r3, [r7, #0]
 800be74:	2b00      	cmp	r3, #0
 800be76:	d10a      	bne.n	800be8e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800be78:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be7c:	f383 8811 	msr	BASEPRI, r3
 800be80:	f3bf 8f6f 	isb	sy
 800be84:	f3bf 8f4f 	dsb	sy
 800be88:	60fb      	str	r3, [r7, #12]
}
 800be8a:	bf00      	nop
 800be8c:	e7fe      	b.n	800be8c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800be8e:	f000 ff89 	bl	800cda4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800be92:	4b1d      	ldr	r3, [pc, #116]	; (800bf08 <xTaskCheckForTimeOut+0xbc>)
 800be94:	681b      	ldr	r3, [r3, #0]
 800be96:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	685b      	ldr	r3, [r3, #4]
 800be9c:	69ba      	ldr	r2, [r7, #24]
 800be9e:	1ad3      	subs	r3, r2, r3
 800bea0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800bea2:	683b      	ldr	r3, [r7, #0]
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800beaa:	d102      	bne.n	800beb2 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800beac:	2300      	movs	r3, #0
 800beae:	61fb      	str	r3, [r7, #28]
 800beb0:	e023      	b.n	800befa <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	681a      	ldr	r2, [r3, #0]
 800beb6:	4b15      	ldr	r3, [pc, #84]	; (800bf0c <xTaskCheckForTimeOut+0xc0>)
 800beb8:	681b      	ldr	r3, [r3, #0]
 800beba:	429a      	cmp	r2, r3
 800bebc:	d007      	beq.n	800bece <xTaskCheckForTimeOut+0x82>
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	685b      	ldr	r3, [r3, #4]
 800bec2:	69ba      	ldr	r2, [r7, #24]
 800bec4:	429a      	cmp	r2, r3
 800bec6:	d302      	bcc.n	800bece <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800bec8:	2301      	movs	r3, #1
 800beca:	61fb      	str	r3, [r7, #28]
 800becc:	e015      	b.n	800befa <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800bece:	683b      	ldr	r3, [r7, #0]
 800bed0:	681b      	ldr	r3, [r3, #0]
 800bed2:	697a      	ldr	r2, [r7, #20]
 800bed4:	429a      	cmp	r2, r3
 800bed6:	d20b      	bcs.n	800bef0 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800bed8:	683b      	ldr	r3, [r7, #0]
 800beda:	681a      	ldr	r2, [r3, #0]
 800bedc:	697b      	ldr	r3, [r7, #20]
 800bede:	1ad2      	subs	r2, r2, r3
 800bee0:	683b      	ldr	r3, [r7, #0]
 800bee2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800bee4:	6878      	ldr	r0, [r7, #4]
 800bee6:	f7ff ff9b 	bl	800be20 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800beea:	2300      	movs	r3, #0
 800beec:	61fb      	str	r3, [r7, #28]
 800beee:	e004      	b.n	800befa <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800bef0:	683b      	ldr	r3, [r7, #0]
 800bef2:	2200      	movs	r2, #0
 800bef4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800bef6:	2301      	movs	r3, #1
 800bef8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800befa:	f000 ff83 	bl	800ce04 <vPortExitCritical>

	return xReturn;
 800befe:	69fb      	ldr	r3, [r7, #28]
}
 800bf00:	4618      	mov	r0, r3
 800bf02:	3720      	adds	r7, #32
 800bf04:	46bd      	mov	sp, r7
 800bf06:	bd80      	pop	{r7, pc}
 800bf08:	20001340 	.word	0x20001340
 800bf0c:	20001354 	.word	0x20001354

0800bf10 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800bf10:	b480      	push	{r7}
 800bf12:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800bf14:	4b03      	ldr	r3, [pc, #12]	; (800bf24 <vTaskMissedYield+0x14>)
 800bf16:	2201      	movs	r2, #1
 800bf18:	601a      	str	r2, [r3, #0]
}
 800bf1a:	bf00      	nop
 800bf1c:	46bd      	mov	sp, r7
 800bf1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf22:	4770      	bx	lr
 800bf24:	20001350 	.word	0x20001350

0800bf28 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800bf28:	b580      	push	{r7, lr}
 800bf2a:	b082      	sub	sp, #8
 800bf2c:	af00      	add	r7, sp, #0
 800bf2e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800bf30:	f000 f852 	bl	800bfd8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800bf34:	4b06      	ldr	r3, [pc, #24]	; (800bf50 <prvIdleTask+0x28>)
 800bf36:	681b      	ldr	r3, [r3, #0]
 800bf38:	2b01      	cmp	r3, #1
 800bf3a:	d9f9      	bls.n	800bf30 <prvIdleTask+0x8>
			{
				taskYIELD();
 800bf3c:	4b05      	ldr	r3, [pc, #20]	; (800bf54 <prvIdleTask+0x2c>)
 800bf3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bf42:	601a      	str	r2, [r3, #0]
 800bf44:	f3bf 8f4f 	dsb	sy
 800bf48:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800bf4c:	e7f0      	b.n	800bf30 <prvIdleTask+0x8>
 800bf4e:	bf00      	nop
 800bf50:	20000e6c 	.word	0x20000e6c
 800bf54:	e000ed04 	.word	0xe000ed04

0800bf58 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800bf58:	b580      	push	{r7, lr}
 800bf5a:	b082      	sub	sp, #8
 800bf5c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bf5e:	2300      	movs	r3, #0
 800bf60:	607b      	str	r3, [r7, #4]
 800bf62:	e00c      	b.n	800bf7e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800bf64:	687a      	ldr	r2, [r7, #4]
 800bf66:	4613      	mov	r3, r2
 800bf68:	009b      	lsls	r3, r3, #2
 800bf6a:	4413      	add	r3, r2
 800bf6c:	009b      	lsls	r3, r3, #2
 800bf6e:	4a12      	ldr	r2, [pc, #72]	; (800bfb8 <prvInitialiseTaskLists+0x60>)
 800bf70:	4413      	add	r3, r2
 800bf72:	4618      	mov	r0, r3
 800bf74:	f7fe fadc 	bl	800a530 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	3301      	adds	r3, #1
 800bf7c:	607b      	str	r3, [r7, #4]
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	2b37      	cmp	r3, #55	; 0x37
 800bf82:	d9ef      	bls.n	800bf64 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800bf84:	480d      	ldr	r0, [pc, #52]	; (800bfbc <prvInitialiseTaskLists+0x64>)
 800bf86:	f7fe fad3 	bl	800a530 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800bf8a:	480d      	ldr	r0, [pc, #52]	; (800bfc0 <prvInitialiseTaskLists+0x68>)
 800bf8c:	f7fe fad0 	bl	800a530 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800bf90:	480c      	ldr	r0, [pc, #48]	; (800bfc4 <prvInitialiseTaskLists+0x6c>)
 800bf92:	f7fe facd 	bl	800a530 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800bf96:	480c      	ldr	r0, [pc, #48]	; (800bfc8 <prvInitialiseTaskLists+0x70>)
 800bf98:	f7fe faca 	bl	800a530 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800bf9c:	480b      	ldr	r0, [pc, #44]	; (800bfcc <prvInitialiseTaskLists+0x74>)
 800bf9e:	f7fe fac7 	bl	800a530 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800bfa2:	4b0b      	ldr	r3, [pc, #44]	; (800bfd0 <prvInitialiseTaskLists+0x78>)
 800bfa4:	4a05      	ldr	r2, [pc, #20]	; (800bfbc <prvInitialiseTaskLists+0x64>)
 800bfa6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800bfa8:	4b0a      	ldr	r3, [pc, #40]	; (800bfd4 <prvInitialiseTaskLists+0x7c>)
 800bfaa:	4a05      	ldr	r2, [pc, #20]	; (800bfc0 <prvInitialiseTaskLists+0x68>)
 800bfac:	601a      	str	r2, [r3, #0]
}
 800bfae:	bf00      	nop
 800bfb0:	3708      	adds	r7, #8
 800bfb2:	46bd      	mov	sp, r7
 800bfb4:	bd80      	pop	{r7, pc}
 800bfb6:	bf00      	nop
 800bfb8:	20000e6c 	.word	0x20000e6c
 800bfbc:	200012cc 	.word	0x200012cc
 800bfc0:	200012e0 	.word	0x200012e0
 800bfc4:	200012fc 	.word	0x200012fc
 800bfc8:	20001310 	.word	0x20001310
 800bfcc:	20001328 	.word	0x20001328
 800bfd0:	200012f4 	.word	0x200012f4
 800bfd4:	200012f8 	.word	0x200012f8

0800bfd8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800bfd8:	b580      	push	{r7, lr}
 800bfda:	b082      	sub	sp, #8
 800bfdc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bfde:	e019      	b.n	800c014 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800bfe0:	f000 fee0 	bl	800cda4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bfe4:	4b10      	ldr	r3, [pc, #64]	; (800c028 <prvCheckTasksWaitingTermination+0x50>)
 800bfe6:	68db      	ldr	r3, [r3, #12]
 800bfe8:	68db      	ldr	r3, [r3, #12]
 800bfea:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	3304      	adds	r3, #4
 800bff0:	4618      	mov	r0, r3
 800bff2:	f7fe fb27 	bl	800a644 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800bff6:	4b0d      	ldr	r3, [pc, #52]	; (800c02c <prvCheckTasksWaitingTermination+0x54>)
 800bff8:	681b      	ldr	r3, [r3, #0]
 800bffa:	3b01      	subs	r3, #1
 800bffc:	4a0b      	ldr	r2, [pc, #44]	; (800c02c <prvCheckTasksWaitingTermination+0x54>)
 800bffe:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c000:	4b0b      	ldr	r3, [pc, #44]	; (800c030 <prvCheckTasksWaitingTermination+0x58>)
 800c002:	681b      	ldr	r3, [r3, #0]
 800c004:	3b01      	subs	r3, #1
 800c006:	4a0a      	ldr	r2, [pc, #40]	; (800c030 <prvCheckTasksWaitingTermination+0x58>)
 800c008:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800c00a:	f000 fefb 	bl	800ce04 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c00e:	6878      	ldr	r0, [r7, #4]
 800c010:	f000 f810 	bl	800c034 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c014:	4b06      	ldr	r3, [pc, #24]	; (800c030 <prvCheckTasksWaitingTermination+0x58>)
 800c016:	681b      	ldr	r3, [r3, #0]
 800c018:	2b00      	cmp	r3, #0
 800c01a:	d1e1      	bne.n	800bfe0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c01c:	bf00      	nop
 800c01e:	bf00      	nop
 800c020:	3708      	adds	r7, #8
 800c022:	46bd      	mov	sp, r7
 800c024:	bd80      	pop	{r7, pc}
 800c026:	bf00      	nop
 800c028:	20001310 	.word	0x20001310
 800c02c:	2000133c 	.word	0x2000133c
 800c030:	20001324 	.word	0x20001324

0800c034 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c034:	b580      	push	{r7, lr}
 800c036:	b084      	sub	sp, #16
 800c038:	af00      	add	r7, sp, #0
 800c03a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800c042:	2b00      	cmp	r3, #0
 800c044:	d108      	bne.n	800c058 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c04a:	4618      	mov	r0, r3
 800c04c:	f001 f898 	bl	800d180 <vPortFree>
				vPortFree( pxTCB );
 800c050:	6878      	ldr	r0, [r7, #4]
 800c052:	f001 f895 	bl	800d180 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c056:	e018      	b.n	800c08a <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800c05e:	2b01      	cmp	r3, #1
 800c060:	d103      	bne.n	800c06a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800c062:	6878      	ldr	r0, [r7, #4]
 800c064:	f001 f88c 	bl	800d180 <vPortFree>
	}
 800c068:	e00f      	b.n	800c08a <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800c070:	2b02      	cmp	r3, #2
 800c072:	d00a      	beq.n	800c08a <prvDeleteTCB+0x56>
	__asm volatile
 800c074:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c078:	f383 8811 	msr	BASEPRI, r3
 800c07c:	f3bf 8f6f 	isb	sy
 800c080:	f3bf 8f4f 	dsb	sy
 800c084:	60fb      	str	r3, [r7, #12]
}
 800c086:	bf00      	nop
 800c088:	e7fe      	b.n	800c088 <prvDeleteTCB+0x54>
	}
 800c08a:	bf00      	nop
 800c08c:	3710      	adds	r7, #16
 800c08e:	46bd      	mov	sp, r7
 800c090:	bd80      	pop	{r7, pc}
	...

0800c094 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c094:	b480      	push	{r7}
 800c096:	b083      	sub	sp, #12
 800c098:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c09a:	4b0c      	ldr	r3, [pc, #48]	; (800c0cc <prvResetNextTaskUnblockTime+0x38>)
 800c09c:	681b      	ldr	r3, [r3, #0]
 800c09e:	681b      	ldr	r3, [r3, #0]
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	d104      	bne.n	800c0ae <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c0a4:	4b0a      	ldr	r3, [pc, #40]	; (800c0d0 <prvResetNextTaskUnblockTime+0x3c>)
 800c0a6:	f04f 32ff 	mov.w	r2, #4294967295
 800c0aa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c0ac:	e008      	b.n	800c0c0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c0ae:	4b07      	ldr	r3, [pc, #28]	; (800c0cc <prvResetNextTaskUnblockTime+0x38>)
 800c0b0:	681b      	ldr	r3, [r3, #0]
 800c0b2:	68db      	ldr	r3, [r3, #12]
 800c0b4:	68db      	ldr	r3, [r3, #12]
 800c0b6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	685b      	ldr	r3, [r3, #4]
 800c0bc:	4a04      	ldr	r2, [pc, #16]	; (800c0d0 <prvResetNextTaskUnblockTime+0x3c>)
 800c0be:	6013      	str	r3, [r2, #0]
}
 800c0c0:	bf00      	nop
 800c0c2:	370c      	adds	r7, #12
 800c0c4:	46bd      	mov	sp, r7
 800c0c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ca:	4770      	bx	lr
 800c0cc:	200012f4 	.word	0x200012f4
 800c0d0:	2000135c 	.word	0x2000135c

0800c0d4 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800c0d4:	b480      	push	{r7}
 800c0d6:	b083      	sub	sp, #12
 800c0d8:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800c0da:	4b05      	ldr	r3, [pc, #20]	; (800c0f0 <xTaskGetCurrentTaskHandle+0x1c>)
 800c0dc:	681b      	ldr	r3, [r3, #0]
 800c0de:	607b      	str	r3, [r7, #4]

		return xReturn;
 800c0e0:	687b      	ldr	r3, [r7, #4]
	}
 800c0e2:	4618      	mov	r0, r3
 800c0e4:	370c      	adds	r7, #12
 800c0e6:	46bd      	mov	sp, r7
 800c0e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ec:	4770      	bx	lr
 800c0ee:	bf00      	nop
 800c0f0:	20000e68 	.word	0x20000e68

0800c0f4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c0f4:	b480      	push	{r7}
 800c0f6:	b083      	sub	sp, #12
 800c0f8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c0fa:	4b0b      	ldr	r3, [pc, #44]	; (800c128 <xTaskGetSchedulerState+0x34>)
 800c0fc:	681b      	ldr	r3, [r3, #0]
 800c0fe:	2b00      	cmp	r3, #0
 800c100:	d102      	bne.n	800c108 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c102:	2301      	movs	r3, #1
 800c104:	607b      	str	r3, [r7, #4]
 800c106:	e008      	b.n	800c11a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c108:	4b08      	ldr	r3, [pc, #32]	; (800c12c <xTaskGetSchedulerState+0x38>)
 800c10a:	681b      	ldr	r3, [r3, #0]
 800c10c:	2b00      	cmp	r3, #0
 800c10e:	d102      	bne.n	800c116 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c110:	2302      	movs	r3, #2
 800c112:	607b      	str	r3, [r7, #4]
 800c114:	e001      	b.n	800c11a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c116:	2300      	movs	r3, #0
 800c118:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c11a:	687b      	ldr	r3, [r7, #4]
	}
 800c11c:	4618      	mov	r0, r3
 800c11e:	370c      	adds	r7, #12
 800c120:	46bd      	mov	sp, r7
 800c122:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c126:	4770      	bx	lr
 800c128:	20001348 	.word	0x20001348
 800c12c:	20001364 	.word	0x20001364

0800c130 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800c130:	b580      	push	{r7, lr}
 800c132:	b084      	sub	sp, #16
 800c134:	af00      	add	r7, sp, #0
 800c136:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800c13c:	2300      	movs	r3, #0
 800c13e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	2b00      	cmp	r3, #0
 800c144:	d051      	beq.n	800c1ea <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800c146:	68bb      	ldr	r3, [r7, #8]
 800c148:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c14a:	4b2a      	ldr	r3, [pc, #168]	; (800c1f4 <xTaskPriorityInherit+0xc4>)
 800c14c:	681b      	ldr	r3, [r3, #0]
 800c14e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c150:	429a      	cmp	r2, r3
 800c152:	d241      	bcs.n	800c1d8 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800c154:	68bb      	ldr	r3, [r7, #8]
 800c156:	699b      	ldr	r3, [r3, #24]
 800c158:	2b00      	cmp	r3, #0
 800c15a:	db06      	blt.n	800c16a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c15c:	4b25      	ldr	r3, [pc, #148]	; (800c1f4 <xTaskPriorityInherit+0xc4>)
 800c15e:	681b      	ldr	r3, [r3, #0]
 800c160:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c162:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c166:	68bb      	ldr	r3, [r7, #8]
 800c168:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800c16a:	68bb      	ldr	r3, [r7, #8]
 800c16c:	6959      	ldr	r1, [r3, #20]
 800c16e:	68bb      	ldr	r3, [r7, #8]
 800c170:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c172:	4613      	mov	r3, r2
 800c174:	009b      	lsls	r3, r3, #2
 800c176:	4413      	add	r3, r2
 800c178:	009b      	lsls	r3, r3, #2
 800c17a:	4a1f      	ldr	r2, [pc, #124]	; (800c1f8 <xTaskPriorityInherit+0xc8>)
 800c17c:	4413      	add	r3, r2
 800c17e:	4299      	cmp	r1, r3
 800c180:	d122      	bne.n	800c1c8 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c182:	68bb      	ldr	r3, [r7, #8]
 800c184:	3304      	adds	r3, #4
 800c186:	4618      	mov	r0, r3
 800c188:	f7fe fa5c 	bl	800a644 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800c18c:	4b19      	ldr	r3, [pc, #100]	; (800c1f4 <xTaskPriorityInherit+0xc4>)
 800c18e:	681b      	ldr	r3, [r3, #0]
 800c190:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c192:	68bb      	ldr	r3, [r7, #8]
 800c194:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800c196:	68bb      	ldr	r3, [r7, #8]
 800c198:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c19a:	4b18      	ldr	r3, [pc, #96]	; (800c1fc <xTaskPriorityInherit+0xcc>)
 800c19c:	681b      	ldr	r3, [r3, #0]
 800c19e:	429a      	cmp	r2, r3
 800c1a0:	d903      	bls.n	800c1aa <xTaskPriorityInherit+0x7a>
 800c1a2:	68bb      	ldr	r3, [r7, #8]
 800c1a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c1a6:	4a15      	ldr	r2, [pc, #84]	; (800c1fc <xTaskPriorityInherit+0xcc>)
 800c1a8:	6013      	str	r3, [r2, #0]
 800c1aa:	68bb      	ldr	r3, [r7, #8]
 800c1ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c1ae:	4613      	mov	r3, r2
 800c1b0:	009b      	lsls	r3, r3, #2
 800c1b2:	4413      	add	r3, r2
 800c1b4:	009b      	lsls	r3, r3, #2
 800c1b6:	4a10      	ldr	r2, [pc, #64]	; (800c1f8 <xTaskPriorityInherit+0xc8>)
 800c1b8:	441a      	add	r2, r3
 800c1ba:	68bb      	ldr	r3, [r7, #8]
 800c1bc:	3304      	adds	r3, #4
 800c1be:	4619      	mov	r1, r3
 800c1c0:	4610      	mov	r0, r2
 800c1c2:	f7fe f9e2 	bl	800a58a <vListInsertEnd>
 800c1c6:	e004      	b.n	800c1d2 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800c1c8:	4b0a      	ldr	r3, [pc, #40]	; (800c1f4 <xTaskPriorityInherit+0xc4>)
 800c1ca:	681b      	ldr	r3, [r3, #0]
 800c1cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c1ce:	68bb      	ldr	r3, [r7, #8]
 800c1d0:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800c1d2:	2301      	movs	r3, #1
 800c1d4:	60fb      	str	r3, [r7, #12]
 800c1d6:	e008      	b.n	800c1ea <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800c1d8:	68bb      	ldr	r3, [r7, #8]
 800c1da:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c1dc:	4b05      	ldr	r3, [pc, #20]	; (800c1f4 <xTaskPriorityInherit+0xc4>)
 800c1de:	681b      	ldr	r3, [r3, #0]
 800c1e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c1e2:	429a      	cmp	r2, r3
 800c1e4:	d201      	bcs.n	800c1ea <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800c1e6:	2301      	movs	r3, #1
 800c1e8:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c1ea:	68fb      	ldr	r3, [r7, #12]
	}
 800c1ec:	4618      	mov	r0, r3
 800c1ee:	3710      	adds	r7, #16
 800c1f0:	46bd      	mov	sp, r7
 800c1f2:	bd80      	pop	{r7, pc}
 800c1f4:	20000e68 	.word	0x20000e68
 800c1f8:	20000e6c 	.word	0x20000e6c
 800c1fc:	20001344 	.word	0x20001344

0800c200 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c200:	b580      	push	{r7, lr}
 800c202:	b086      	sub	sp, #24
 800c204:	af00      	add	r7, sp, #0
 800c206:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c20c:	2300      	movs	r3, #0
 800c20e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	2b00      	cmp	r3, #0
 800c214:	d056      	beq.n	800c2c4 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c216:	4b2e      	ldr	r3, [pc, #184]	; (800c2d0 <xTaskPriorityDisinherit+0xd0>)
 800c218:	681b      	ldr	r3, [r3, #0]
 800c21a:	693a      	ldr	r2, [r7, #16]
 800c21c:	429a      	cmp	r2, r3
 800c21e:	d00a      	beq.n	800c236 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800c220:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c224:	f383 8811 	msr	BASEPRI, r3
 800c228:	f3bf 8f6f 	isb	sy
 800c22c:	f3bf 8f4f 	dsb	sy
 800c230:	60fb      	str	r3, [r7, #12]
}
 800c232:	bf00      	nop
 800c234:	e7fe      	b.n	800c234 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800c236:	693b      	ldr	r3, [r7, #16]
 800c238:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c23a:	2b00      	cmp	r3, #0
 800c23c:	d10a      	bne.n	800c254 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800c23e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c242:	f383 8811 	msr	BASEPRI, r3
 800c246:	f3bf 8f6f 	isb	sy
 800c24a:	f3bf 8f4f 	dsb	sy
 800c24e:	60bb      	str	r3, [r7, #8]
}
 800c250:	bf00      	nop
 800c252:	e7fe      	b.n	800c252 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800c254:	693b      	ldr	r3, [r7, #16]
 800c256:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c258:	1e5a      	subs	r2, r3, #1
 800c25a:	693b      	ldr	r3, [r7, #16]
 800c25c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c25e:	693b      	ldr	r3, [r7, #16]
 800c260:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c262:	693b      	ldr	r3, [r7, #16]
 800c264:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c266:	429a      	cmp	r2, r3
 800c268:	d02c      	beq.n	800c2c4 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c26a:	693b      	ldr	r3, [r7, #16]
 800c26c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c26e:	2b00      	cmp	r3, #0
 800c270:	d128      	bne.n	800c2c4 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c272:	693b      	ldr	r3, [r7, #16]
 800c274:	3304      	adds	r3, #4
 800c276:	4618      	mov	r0, r3
 800c278:	f7fe f9e4 	bl	800a644 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c27c:	693b      	ldr	r3, [r7, #16]
 800c27e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c280:	693b      	ldr	r3, [r7, #16]
 800c282:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c284:	693b      	ldr	r3, [r7, #16]
 800c286:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c288:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c28c:	693b      	ldr	r3, [r7, #16]
 800c28e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c290:	693b      	ldr	r3, [r7, #16]
 800c292:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c294:	4b0f      	ldr	r3, [pc, #60]	; (800c2d4 <xTaskPriorityDisinherit+0xd4>)
 800c296:	681b      	ldr	r3, [r3, #0]
 800c298:	429a      	cmp	r2, r3
 800c29a:	d903      	bls.n	800c2a4 <xTaskPriorityDisinherit+0xa4>
 800c29c:	693b      	ldr	r3, [r7, #16]
 800c29e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c2a0:	4a0c      	ldr	r2, [pc, #48]	; (800c2d4 <xTaskPriorityDisinherit+0xd4>)
 800c2a2:	6013      	str	r3, [r2, #0]
 800c2a4:	693b      	ldr	r3, [r7, #16]
 800c2a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c2a8:	4613      	mov	r3, r2
 800c2aa:	009b      	lsls	r3, r3, #2
 800c2ac:	4413      	add	r3, r2
 800c2ae:	009b      	lsls	r3, r3, #2
 800c2b0:	4a09      	ldr	r2, [pc, #36]	; (800c2d8 <xTaskPriorityDisinherit+0xd8>)
 800c2b2:	441a      	add	r2, r3
 800c2b4:	693b      	ldr	r3, [r7, #16]
 800c2b6:	3304      	adds	r3, #4
 800c2b8:	4619      	mov	r1, r3
 800c2ba:	4610      	mov	r0, r2
 800c2bc:	f7fe f965 	bl	800a58a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c2c0:	2301      	movs	r3, #1
 800c2c2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c2c4:	697b      	ldr	r3, [r7, #20]
	}
 800c2c6:	4618      	mov	r0, r3
 800c2c8:	3718      	adds	r7, #24
 800c2ca:	46bd      	mov	sp, r7
 800c2cc:	bd80      	pop	{r7, pc}
 800c2ce:	bf00      	nop
 800c2d0:	20000e68 	.word	0x20000e68
 800c2d4:	20001344 	.word	0x20001344
 800c2d8:	20000e6c 	.word	0x20000e6c

0800c2dc <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800c2dc:	b580      	push	{r7, lr}
 800c2de:	b088      	sub	sp, #32
 800c2e0:	af00      	add	r7, sp, #0
 800c2e2:	6078      	str	r0, [r7, #4]
 800c2e4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800c2ea:	2301      	movs	r3, #1
 800c2ec:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	2b00      	cmp	r3, #0
 800c2f2:	d06a      	beq.n	800c3ca <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800c2f4:	69bb      	ldr	r3, [r7, #24]
 800c2f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c2f8:	2b00      	cmp	r3, #0
 800c2fa:	d10a      	bne.n	800c312 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800c2fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c300:	f383 8811 	msr	BASEPRI, r3
 800c304:	f3bf 8f6f 	isb	sy
 800c308:	f3bf 8f4f 	dsb	sy
 800c30c:	60fb      	str	r3, [r7, #12]
}
 800c30e:	bf00      	nop
 800c310:	e7fe      	b.n	800c310 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800c312:	69bb      	ldr	r3, [r7, #24]
 800c314:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c316:	683a      	ldr	r2, [r7, #0]
 800c318:	429a      	cmp	r2, r3
 800c31a:	d902      	bls.n	800c322 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800c31c:	683b      	ldr	r3, [r7, #0]
 800c31e:	61fb      	str	r3, [r7, #28]
 800c320:	e002      	b.n	800c328 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800c322:	69bb      	ldr	r3, [r7, #24]
 800c324:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c326:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800c328:	69bb      	ldr	r3, [r7, #24]
 800c32a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c32c:	69fa      	ldr	r2, [r7, #28]
 800c32e:	429a      	cmp	r2, r3
 800c330:	d04b      	beq.n	800c3ca <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800c332:	69bb      	ldr	r3, [r7, #24]
 800c334:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c336:	697a      	ldr	r2, [r7, #20]
 800c338:	429a      	cmp	r2, r3
 800c33a:	d146      	bne.n	800c3ca <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800c33c:	4b25      	ldr	r3, [pc, #148]	; (800c3d4 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800c33e:	681b      	ldr	r3, [r3, #0]
 800c340:	69ba      	ldr	r2, [r7, #24]
 800c342:	429a      	cmp	r2, r3
 800c344:	d10a      	bne.n	800c35c <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800c346:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c34a:	f383 8811 	msr	BASEPRI, r3
 800c34e:	f3bf 8f6f 	isb	sy
 800c352:	f3bf 8f4f 	dsb	sy
 800c356:	60bb      	str	r3, [r7, #8]
}
 800c358:	bf00      	nop
 800c35a:	e7fe      	b.n	800c35a <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800c35c:	69bb      	ldr	r3, [r7, #24]
 800c35e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c360:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800c362:	69bb      	ldr	r3, [r7, #24]
 800c364:	69fa      	ldr	r2, [r7, #28]
 800c366:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800c368:	69bb      	ldr	r3, [r7, #24]
 800c36a:	699b      	ldr	r3, [r3, #24]
 800c36c:	2b00      	cmp	r3, #0
 800c36e:	db04      	blt.n	800c37a <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c370:	69fb      	ldr	r3, [r7, #28]
 800c372:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c376:	69bb      	ldr	r3, [r7, #24]
 800c378:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800c37a:	69bb      	ldr	r3, [r7, #24]
 800c37c:	6959      	ldr	r1, [r3, #20]
 800c37e:	693a      	ldr	r2, [r7, #16]
 800c380:	4613      	mov	r3, r2
 800c382:	009b      	lsls	r3, r3, #2
 800c384:	4413      	add	r3, r2
 800c386:	009b      	lsls	r3, r3, #2
 800c388:	4a13      	ldr	r2, [pc, #76]	; (800c3d8 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800c38a:	4413      	add	r3, r2
 800c38c:	4299      	cmp	r1, r3
 800c38e:	d11c      	bne.n	800c3ca <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c390:	69bb      	ldr	r3, [r7, #24]
 800c392:	3304      	adds	r3, #4
 800c394:	4618      	mov	r0, r3
 800c396:	f7fe f955 	bl	800a644 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800c39a:	69bb      	ldr	r3, [r7, #24]
 800c39c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c39e:	4b0f      	ldr	r3, [pc, #60]	; (800c3dc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800c3a0:	681b      	ldr	r3, [r3, #0]
 800c3a2:	429a      	cmp	r2, r3
 800c3a4:	d903      	bls.n	800c3ae <vTaskPriorityDisinheritAfterTimeout+0xd2>
 800c3a6:	69bb      	ldr	r3, [r7, #24]
 800c3a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c3aa:	4a0c      	ldr	r2, [pc, #48]	; (800c3dc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800c3ac:	6013      	str	r3, [r2, #0]
 800c3ae:	69bb      	ldr	r3, [r7, #24]
 800c3b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c3b2:	4613      	mov	r3, r2
 800c3b4:	009b      	lsls	r3, r3, #2
 800c3b6:	4413      	add	r3, r2
 800c3b8:	009b      	lsls	r3, r3, #2
 800c3ba:	4a07      	ldr	r2, [pc, #28]	; (800c3d8 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800c3bc:	441a      	add	r2, r3
 800c3be:	69bb      	ldr	r3, [r7, #24]
 800c3c0:	3304      	adds	r3, #4
 800c3c2:	4619      	mov	r1, r3
 800c3c4:	4610      	mov	r0, r2
 800c3c6:	f7fe f8e0 	bl	800a58a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c3ca:	bf00      	nop
 800c3cc:	3720      	adds	r7, #32
 800c3ce:	46bd      	mov	sp, r7
 800c3d0:	bd80      	pop	{r7, pc}
 800c3d2:	bf00      	nop
 800c3d4:	20000e68 	.word	0x20000e68
 800c3d8:	20000e6c 	.word	0x20000e6c
 800c3dc:	20001344 	.word	0x20001344

0800c3e0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800c3e0:	b480      	push	{r7}
 800c3e2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800c3e4:	4b07      	ldr	r3, [pc, #28]	; (800c404 <pvTaskIncrementMutexHeldCount+0x24>)
 800c3e6:	681b      	ldr	r3, [r3, #0]
 800c3e8:	2b00      	cmp	r3, #0
 800c3ea:	d004      	beq.n	800c3f6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800c3ec:	4b05      	ldr	r3, [pc, #20]	; (800c404 <pvTaskIncrementMutexHeldCount+0x24>)
 800c3ee:	681b      	ldr	r3, [r3, #0]
 800c3f0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800c3f2:	3201      	adds	r2, #1
 800c3f4:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800c3f6:	4b03      	ldr	r3, [pc, #12]	; (800c404 <pvTaskIncrementMutexHeldCount+0x24>)
 800c3f8:	681b      	ldr	r3, [r3, #0]
	}
 800c3fa:	4618      	mov	r0, r3
 800c3fc:	46bd      	mov	sp, r7
 800c3fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c402:	4770      	bx	lr
 800c404:	20000e68 	.word	0x20000e68

0800c408 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c408:	b580      	push	{r7, lr}
 800c40a:	b084      	sub	sp, #16
 800c40c:	af00      	add	r7, sp, #0
 800c40e:	6078      	str	r0, [r7, #4]
 800c410:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c412:	4b21      	ldr	r3, [pc, #132]	; (800c498 <prvAddCurrentTaskToDelayedList+0x90>)
 800c414:	681b      	ldr	r3, [r3, #0]
 800c416:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c418:	4b20      	ldr	r3, [pc, #128]	; (800c49c <prvAddCurrentTaskToDelayedList+0x94>)
 800c41a:	681b      	ldr	r3, [r3, #0]
 800c41c:	3304      	adds	r3, #4
 800c41e:	4618      	mov	r0, r3
 800c420:	f7fe f910 	bl	800a644 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c42a:	d10a      	bne.n	800c442 <prvAddCurrentTaskToDelayedList+0x3a>
 800c42c:	683b      	ldr	r3, [r7, #0]
 800c42e:	2b00      	cmp	r3, #0
 800c430:	d007      	beq.n	800c442 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c432:	4b1a      	ldr	r3, [pc, #104]	; (800c49c <prvAddCurrentTaskToDelayedList+0x94>)
 800c434:	681b      	ldr	r3, [r3, #0]
 800c436:	3304      	adds	r3, #4
 800c438:	4619      	mov	r1, r3
 800c43a:	4819      	ldr	r0, [pc, #100]	; (800c4a0 <prvAddCurrentTaskToDelayedList+0x98>)
 800c43c:	f7fe f8a5 	bl	800a58a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c440:	e026      	b.n	800c490 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c442:	68fa      	ldr	r2, [r7, #12]
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	4413      	add	r3, r2
 800c448:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c44a:	4b14      	ldr	r3, [pc, #80]	; (800c49c <prvAddCurrentTaskToDelayedList+0x94>)
 800c44c:	681b      	ldr	r3, [r3, #0]
 800c44e:	68ba      	ldr	r2, [r7, #8]
 800c450:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c452:	68ba      	ldr	r2, [r7, #8]
 800c454:	68fb      	ldr	r3, [r7, #12]
 800c456:	429a      	cmp	r2, r3
 800c458:	d209      	bcs.n	800c46e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c45a:	4b12      	ldr	r3, [pc, #72]	; (800c4a4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800c45c:	681a      	ldr	r2, [r3, #0]
 800c45e:	4b0f      	ldr	r3, [pc, #60]	; (800c49c <prvAddCurrentTaskToDelayedList+0x94>)
 800c460:	681b      	ldr	r3, [r3, #0]
 800c462:	3304      	adds	r3, #4
 800c464:	4619      	mov	r1, r3
 800c466:	4610      	mov	r0, r2
 800c468:	f7fe f8b3 	bl	800a5d2 <vListInsert>
}
 800c46c:	e010      	b.n	800c490 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c46e:	4b0e      	ldr	r3, [pc, #56]	; (800c4a8 <prvAddCurrentTaskToDelayedList+0xa0>)
 800c470:	681a      	ldr	r2, [r3, #0]
 800c472:	4b0a      	ldr	r3, [pc, #40]	; (800c49c <prvAddCurrentTaskToDelayedList+0x94>)
 800c474:	681b      	ldr	r3, [r3, #0]
 800c476:	3304      	adds	r3, #4
 800c478:	4619      	mov	r1, r3
 800c47a:	4610      	mov	r0, r2
 800c47c:	f7fe f8a9 	bl	800a5d2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c480:	4b0a      	ldr	r3, [pc, #40]	; (800c4ac <prvAddCurrentTaskToDelayedList+0xa4>)
 800c482:	681b      	ldr	r3, [r3, #0]
 800c484:	68ba      	ldr	r2, [r7, #8]
 800c486:	429a      	cmp	r2, r3
 800c488:	d202      	bcs.n	800c490 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800c48a:	4a08      	ldr	r2, [pc, #32]	; (800c4ac <prvAddCurrentTaskToDelayedList+0xa4>)
 800c48c:	68bb      	ldr	r3, [r7, #8]
 800c48e:	6013      	str	r3, [r2, #0]
}
 800c490:	bf00      	nop
 800c492:	3710      	adds	r7, #16
 800c494:	46bd      	mov	sp, r7
 800c496:	bd80      	pop	{r7, pc}
 800c498:	20001340 	.word	0x20001340
 800c49c:	20000e68 	.word	0x20000e68
 800c4a0:	20001328 	.word	0x20001328
 800c4a4:	200012f8 	.word	0x200012f8
 800c4a8:	200012f4 	.word	0x200012f4
 800c4ac:	2000135c 	.word	0x2000135c

0800c4b0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800c4b0:	b580      	push	{r7, lr}
 800c4b2:	b08a      	sub	sp, #40	; 0x28
 800c4b4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800c4b6:	2300      	movs	r3, #0
 800c4b8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800c4ba:	f000 fb07 	bl	800cacc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800c4be:	4b1c      	ldr	r3, [pc, #112]	; (800c530 <xTimerCreateTimerTask+0x80>)
 800c4c0:	681b      	ldr	r3, [r3, #0]
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	d021      	beq.n	800c50a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800c4c6:	2300      	movs	r3, #0
 800c4c8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800c4ca:	2300      	movs	r3, #0
 800c4cc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800c4ce:	1d3a      	adds	r2, r7, #4
 800c4d0:	f107 0108 	add.w	r1, r7, #8
 800c4d4:	f107 030c 	add.w	r3, r7, #12
 800c4d8:	4618      	mov	r0, r3
 800c4da:	f7fe f80f 	bl	800a4fc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800c4de:	6879      	ldr	r1, [r7, #4]
 800c4e0:	68bb      	ldr	r3, [r7, #8]
 800c4e2:	68fa      	ldr	r2, [r7, #12]
 800c4e4:	9202      	str	r2, [sp, #8]
 800c4e6:	9301      	str	r3, [sp, #4]
 800c4e8:	2302      	movs	r3, #2
 800c4ea:	9300      	str	r3, [sp, #0]
 800c4ec:	2300      	movs	r3, #0
 800c4ee:	460a      	mov	r2, r1
 800c4f0:	4910      	ldr	r1, [pc, #64]	; (800c534 <xTimerCreateTimerTask+0x84>)
 800c4f2:	4811      	ldr	r0, [pc, #68]	; (800c538 <xTimerCreateTimerTask+0x88>)
 800c4f4:	f7fe ffd0 	bl	800b498 <xTaskCreateStatic>
 800c4f8:	4603      	mov	r3, r0
 800c4fa:	4a10      	ldr	r2, [pc, #64]	; (800c53c <xTimerCreateTimerTask+0x8c>)
 800c4fc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800c4fe:	4b0f      	ldr	r3, [pc, #60]	; (800c53c <xTimerCreateTimerTask+0x8c>)
 800c500:	681b      	ldr	r3, [r3, #0]
 800c502:	2b00      	cmp	r3, #0
 800c504:	d001      	beq.n	800c50a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800c506:	2301      	movs	r3, #1
 800c508:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800c50a:	697b      	ldr	r3, [r7, #20]
 800c50c:	2b00      	cmp	r3, #0
 800c50e:	d10a      	bne.n	800c526 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800c510:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c514:	f383 8811 	msr	BASEPRI, r3
 800c518:	f3bf 8f6f 	isb	sy
 800c51c:	f3bf 8f4f 	dsb	sy
 800c520:	613b      	str	r3, [r7, #16]
}
 800c522:	bf00      	nop
 800c524:	e7fe      	b.n	800c524 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800c526:	697b      	ldr	r3, [r7, #20]
}
 800c528:	4618      	mov	r0, r3
 800c52a:	3718      	adds	r7, #24
 800c52c:	46bd      	mov	sp, r7
 800c52e:	bd80      	pop	{r7, pc}
 800c530:	20001398 	.word	0x20001398
 800c534:	08012db4 	.word	0x08012db4
 800c538:	0800c675 	.word	0x0800c675
 800c53c:	2000139c 	.word	0x2000139c

0800c540 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800c540:	b580      	push	{r7, lr}
 800c542:	b08a      	sub	sp, #40	; 0x28
 800c544:	af00      	add	r7, sp, #0
 800c546:	60f8      	str	r0, [r7, #12]
 800c548:	60b9      	str	r1, [r7, #8]
 800c54a:	607a      	str	r2, [r7, #4]
 800c54c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800c54e:	2300      	movs	r3, #0
 800c550:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800c552:	68fb      	ldr	r3, [r7, #12]
 800c554:	2b00      	cmp	r3, #0
 800c556:	d10a      	bne.n	800c56e <xTimerGenericCommand+0x2e>
	__asm volatile
 800c558:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c55c:	f383 8811 	msr	BASEPRI, r3
 800c560:	f3bf 8f6f 	isb	sy
 800c564:	f3bf 8f4f 	dsb	sy
 800c568:	623b      	str	r3, [r7, #32]
}
 800c56a:	bf00      	nop
 800c56c:	e7fe      	b.n	800c56c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800c56e:	4b1a      	ldr	r3, [pc, #104]	; (800c5d8 <xTimerGenericCommand+0x98>)
 800c570:	681b      	ldr	r3, [r3, #0]
 800c572:	2b00      	cmp	r3, #0
 800c574:	d02a      	beq.n	800c5cc <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800c576:	68bb      	ldr	r3, [r7, #8]
 800c578:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800c57e:	68fb      	ldr	r3, [r7, #12]
 800c580:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800c582:	68bb      	ldr	r3, [r7, #8]
 800c584:	2b05      	cmp	r3, #5
 800c586:	dc18      	bgt.n	800c5ba <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800c588:	f7ff fdb4 	bl	800c0f4 <xTaskGetSchedulerState>
 800c58c:	4603      	mov	r3, r0
 800c58e:	2b02      	cmp	r3, #2
 800c590:	d109      	bne.n	800c5a6 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800c592:	4b11      	ldr	r3, [pc, #68]	; (800c5d8 <xTimerGenericCommand+0x98>)
 800c594:	6818      	ldr	r0, [r3, #0]
 800c596:	f107 0110 	add.w	r1, r7, #16
 800c59a:	2300      	movs	r3, #0
 800c59c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c59e:	f7fe fa6f 	bl	800aa80 <xQueueGenericSend>
 800c5a2:	6278      	str	r0, [r7, #36]	; 0x24
 800c5a4:	e012      	b.n	800c5cc <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800c5a6:	4b0c      	ldr	r3, [pc, #48]	; (800c5d8 <xTimerGenericCommand+0x98>)
 800c5a8:	6818      	ldr	r0, [r3, #0]
 800c5aa:	f107 0110 	add.w	r1, r7, #16
 800c5ae:	2300      	movs	r3, #0
 800c5b0:	2200      	movs	r2, #0
 800c5b2:	f7fe fa65 	bl	800aa80 <xQueueGenericSend>
 800c5b6:	6278      	str	r0, [r7, #36]	; 0x24
 800c5b8:	e008      	b.n	800c5cc <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800c5ba:	4b07      	ldr	r3, [pc, #28]	; (800c5d8 <xTimerGenericCommand+0x98>)
 800c5bc:	6818      	ldr	r0, [r3, #0]
 800c5be:	f107 0110 	add.w	r1, r7, #16
 800c5c2:	2300      	movs	r3, #0
 800c5c4:	683a      	ldr	r2, [r7, #0]
 800c5c6:	f7fe fb59 	bl	800ac7c <xQueueGenericSendFromISR>
 800c5ca:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800c5cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800c5ce:	4618      	mov	r0, r3
 800c5d0:	3728      	adds	r7, #40	; 0x28
 800c5d2:	46bd      	mov	sp, r7
 800c5d4:	bd80      	pop	{r7, pc}
 800c5d6:	bf00      	nop
 800c5d8:	20001398 	.word	0x20001398

0800c5dc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800c5dc:	b580      	push	{r7, lr}
 800c5de:	b088      	sub	sp, #32
 800c5e0:	af02      	add	r7, sp, #8
 800c5e2:	6078      	str	r0, [r7, #4]
 800c5e4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c5e6:	4b22      	ldr	r3, [pc, #136]	; (800c670 <prvProcessExpiredTimer+0x94>)
 800c5e8:	681b      	ldr	r3, [r3, #0]
 800c5ea:	68db      	ldr	r3, [r3, #12]
 800c5ec:	68db      	ldr	r3, [r3, #12]
 800c5ee:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c5f0:	697b      	ldr	r3, [r7, #20]
 800c5f2:	3304      	adds	r3, #4
 800c5f4:	4618      	mov	r0, r3
 800c5f6:	f7fe f825 	bl	800a644 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c5fa:	697b      	ldr	r3, [r7, #20]
 800c5fc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c600:	f003 0304 	and.w	r3, r3, #4
 800c604:	2b00      	cmp	r3, #0
 800c606:	d022      	beq.n	800c64e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800c608:	697b      	ldr	r3, [r7, #20]
 800c60a:	699a      	ldr	r2, [r3, #24]
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	18d1      	adds	r1, r2, r3
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	683a      	ldr	r2, [r7, #0]
 800c614:	6978      	ldr	r0, [r7, #20]
 800c616:	f000 f8d1 	bl	800c7bc <prvInsertTimerInActiveList>
 800c61a:	4603      	mov	r3, r0
 800c61c:	2b00      	cmp	r3, #0
 800c61e:	d01f      	beq.n	800c660 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c620:	2300      	movs	r3, #0
 800c622:	9300      	str	r3, [sp, #0]
 800c624:	2300      	movs	r3, #0
 800c626:	687a      	ldr	r2, [r7, #4]
 800c628:	2100      	movs	r1, #0
 800c62a:	6978      	ldr	r0, [r7, #20]
 800c62c:	f7ff ff88 	bl	800c540 <xTimerGenericCommand>
 800c630:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800c632:	693b      	ldr	r3, [r7, #16]
 800c634:	2b00      	cmp	r3, #0
 800c636:	d113      	bne.n	800c660 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800c638:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c63c:	f383 8811 	msr	BASEPRI, r3
 800c640:	f3bf 8f6f 	isb	sy
 800c644:	f3bf 8f4f 	dsb	sy
 800c648:	60fb      	str	r3, [r7, #12]
}
 800c64a:	bf00      	nop
 800c64c:	e7fe      	b.n	800c64c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c64e:	697b      	ldr	r3, [r7, #20]
 800c650:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c654:	f023 0301 	bic.w	r3, r3, #1
 800c658:	b2da      	uxtb	r2, r3
 800c65a:	697b      	ldr	r3, [r7, #20]
 800c65c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c660:	697b      	ldr	r3, [r7, #20]
 800c662:	6a1b      	ldr	r3, [r3, #32]
 800c664:	6978      	ldr	r0, [r7, #20]
 800c666:	4798      	blx	r3
}
 800c668:	bf00      	nop
 800c66a:	3718      	adds	r7, #24
 800c66c:	46bd      	mov	sp, r7
 800c66e:	bd80      	pop	{r7, pc}
 800c670:	20001390 	.word	0x20001390

0800c674 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800c674:	b580      	push	{r7, lr}
 800c676:	b084      	sub	sp, #16
 800c678:	af00      	add	r7, sp, #0
 800c67a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c67c:	f107 0308 	add.w	r3, r7, #8
 800c680:	4618      	mov	r0, r3
 800c682:	f000 f857 	bl	800c734 <prvGetNextExpireTime>
 800c686:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800c688:	68bb      	ldr	r3, [r7, #8]
 800c68a:	4619      	mov	r1, r3
 800c68c:	68f8      	ldr	r0, [r7, #12]
 800c68e:	f000 f803 	bl	800c698 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800c692:	f000 f8d5 	bl	800c840 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c696:	e7f1      	b.n	800c67c <prvTimerTask+0x8>

0800c698 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800c698:	b580      	push	{r7, lr}
 800c69a:	b084      	sub	sp, #16
 800c69c:	af00      	add	r7, sp, #0
 800c69e:	6078      	str	r0, [r7, #4]
 800c6a0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800c6a2:	f7ff f935 	bl	800b910 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c6a6:	f107 0308 	add.w	r3, r7, #8
 800c6aa:	4618      	mov	r0, r3
 800c6ac:	f000 f866 	bl	800c77c <prvSampleTimeNow>
 800c6b0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800c6b2:	68bb      	ldr	r3, [r7, #8]
 800c6b4:	2b00      	cmp	r3, #0
 800c6b6:	d130      	bne.n	800c71a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800c6b8:	683b      	ldr	r3, [r7, #0]
 800c6ba:	2b00      	cmp	r3, #0
 800c6bc:	d10a      	bne.n	800c6d4 <prvProcessTimerOrBlockTask+0x3c>
 800c6be:	687a      	ldr	r2, [r7, #4]
 800c6c0:	68fb      	ldr	r3, [r7, #12]
 800c6c2:	429a      	cmp	r2, r3
 800c6c4:	d806      	bhi.n	800c6d4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800c6c6:	f7ff f931 	bl	800b92c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800c6ca:	68f9      	ldr	r1, [r7, #12]
 800c6cc:	6878      	ldr	r0, [r7, #4]
 800c6ce:	f7ff ff85 	bl	800c5dc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800c6d2:	e024      	b.n	800c71e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800c6d4:	683b      	ldr	r3, [r7, #0]
 800c6d6:	2b00      	cmp	r3, #0
 800c6d8:	d008      	beq.n	800c6ec <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800c6da:	4b13      	ldr	r3, [pc, #76]	; (800c728 <prvProcessTimerOrBlockTask+0x90>)
 800c6dc:	681b      	ldr	r3, [r3, #0]
 800c6de:	681b      	ldr	r3, [r3, #0]
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	d101      	bne.n	800c6e8 <prvProcessTimerOrBlockTask+0x50>
 800c6e4:	2301      	movs	r3, #1
 800c6e6:	e000      	b.n	800c6ea <prvProcessTimerOrBlockTask+0x52>
 800c6e8:	2300      	movs	r3, #0
 800c6ea:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800c6ec:	4b0f      	ldr	r3, [pc, #60]	; (800c72c <prvProcessTimerOrBlockTask+0x94>)
 800c6ee:	6818      	ldr	r0, [r3, #0]
 800c6f0:	687a      	ldr	r2, [r7, #4]
 800c6f2:	68fb      	ldr	r3, [r7, #12]
 800c6f4:	1ad3      	subs	r3, r2, r3
 800c6f6:	683a      	ldr	r2, [r7, #0]
 800c6f8:	4619      	mov	r1, r3
 800c6fa:	f7fe fe99 	bl	800b430 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800c6fe:	f7ff f915 	bl	800b92c <xTaskResumeAll>
 800c702:	4603      	mov	r3, r0
 800c704:	2b00      	cmp	r3, #0
 800c706:	d10a      	bne.n	800c71e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800c708:	4b09      	ldr	r3, [pc, #36]	; (800c730 <prvProcessTimerOrBlockTask+0x98>)
 800c70a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c70e:	601a      	str	r2, [r3, #0]
 800c710:	f3bf 8f4f 	dsb	sy
 800c714:	f3bf 8f6f 	isb	sy
}
 800c718:	e001      	b.n	800c71e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800c71a:	f7ff f907 	bl	800b92c <xTaskResumeAll>
}
 800c71e:	bf00      	nop
 800c720:	3710      	adds	r7, #16
 800c722:	46bd      	mov	sp, r7
 800c724:	bd80      	pop	{r7, pc}
 800c726:	bf00      	nop
 800c728:	20001394 	.word	0x20001394
 800c72c:	20001398 	.word	0x20001398
 800c730:	e000ed04 	.word	0xe000ed04

0800c734 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800c734:	b480      	push	{r7}
 800c736:	b085      	sub	sp, #20
 800c738:	af00      	add	r7, sp, #0
 800c73a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800c73c:	4b0e      	ldr	r3, [pc, #56]	; (800c778 <prvGetNextExpireTime+0x44>)
 800c73e:	681b      	ldr	r3, [r3, #0]
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	2b00      	cmp	r3, #0
 800c744:	d101      	bne.n	800c74a <prvGetNextExpireTime+0x16>
 800c746:	2201      	movs	r2, #1
 800c748:	e000      	b.n	800c74c <prvGetNextExpireTime+0x18>
 800c74a:	2200      	movs	r2, #0
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	681b      	ldr	r3, [r3, #0]
 800c754:	2b00      	cmp	r3, #0
 800c756:	d105      	bne.n	800c764 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c758:	4b07      	ldr	r3, [pc, #28]	; (800c778 <prvGetNextExpireTime+0x44>)
 800c75a:	681b      	ldr	r3, [r3, #0]
 800c75c:	68db      	ldr	r3, [r3, #12]
 800c75e:	681b      	ldr	r3, [r3, #0]
 800c760:	60fb      	str	r3, [r7, #12]
 800c762:	e001      	b.n	800c768 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800c764:	2300      	movs	r3, #0
 800c766:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800c768:	68fb      	ldr	r3, [r7, #12]
}
 800c76a:	4618      	mov	r0, r3
 800c76c:	3714      	adds	r7, #20
 800c76e:	46bd      	mov	sp, r7
 800c770:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c774:	4770      	bx	lr
 800c776:	bf00      	nop
 800c778:	20001390 	.word	0x20001390

0800c77c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800c77c:	b580      	push	{r7, lr}
 800c77e:	b084      	sub	sp, #16
 800c780:	af00      	add	r7, sp, #0
 800c782:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800c784:	f7ff f970 	bl	800ba68 <xTaskGetTickCount>
 800c788:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800c78a:	4b0b      	ldr	r3, [pc, #44]	; (800c7b8 <prvSampleTimeNow+0x3c>)
 800c78c:	681b      	ldr	r3, [r3, #0]
 800c78e:	68fa      	ldr	r2, [r7, #12]
 800c790:	429a      	cmp	r2, r3
 800c792:	d205      	bcs.n	800c7a0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800c794:	f000 f936 	bl	800ca04 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	2201      	movs	r2, #1
 800c79c:	601a      	str	r2, [r3, #0]
 800c79e:	e002      	b.n	800c7a6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	2200      	movs	r2, #0
 800c7a4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800c7a6:	4a04      	ldr	r2, [pc, #16]	; (800c7b8 <prvSampleTimeNow+0x3c>)
 800c7a8:	68fb      	ldr	r3, [r7, #12]
 800c7aa:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800c7ac:	68fb      	ldr	r3, [r7, #12]
}
 800c7ae:	4618      	mov	r0, r3
 800c7b0:	3710      	adds	r7, #16
 800c7b2:	46bd      	mov	sp, r7
 800c7b4:	bd80      	pop	{r7, pc}
 800c7b6:	bf00      	nop
 800c7b8:	200013a0 	.word	0x200013a0

0800c7bc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800c7bc:	b580      	push	{r7, lr}
 800c7be:	b086      	sub	sp, #24
 800c7c0:	af00      	add	r7, sp, #0
 800c7c2:	60f8      	str	r0, [r7, #12]
 800c7c4:	60b9      	str	r1, [r7, #8]
 800c7c6:	607a      	str	r2, [r7, #4]
 800c7c8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800c7ca:	2300      	movs	r3, #0
 800c7cc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800c7ce:	68fb      	ldr	r3, [r7, #12]
 800c7d0:	68ba      	ldr	r2, [r7, #8]
 800c7d2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c7d4:	68fb      	ldr	r3, [r7, #12]
 800c7d6:	68fa      	ldr	r2, [r7, #12]
 800c7d8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800c7da:	68ba      	ldr	r2, [r7, #8]
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	429a      	cmp	r2, r3
 800c7e0:	d812      	bhi.n	800c808 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c7e2:	687a      	ldr	r2, [r7, #4]
 800c7e4:	683b      	ldr	r3, [r7, #0]
 800c7e6:	1ad2      	subs	r2, r2, r3
 800c7e8:	68fb      	ldr	r3, [r7, #12]
 800c7ea:	699b      	ldr	r3, [r3, #24]
 800c7ec:	429a      	cmp	r2, r3
 800c7ee:	d302      	bcc.n	800c7f6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800c7f0:	2301      	movs	r3, #1
 800c7f2:	617b      	str	r3, [r7, #20]
 800c7f4:	e01b      	b.n	800c82e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800c7f6:	4b10      	ldr	r3, [pc, #64]	; (800c838 <prvInsertTimerInActiveList+0x7c>)
 800c7f8:	681a      	ldr	r2, [r3, #0]
 800c7fa:	68fb      	ldr	r3, [r7, #12]
 800c7fc:	3304      	adds	r3, #4
 800c7fe:	4619      	mov	r1, r3
 800c800:	4610      	mov	r0, r2
 800c802:	f7fd fee6 	bl	800a5d2 <vListInsert>
 800c806:	e012      	b.n	800c82e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800c808:	687a      	ldr	r2, [r7, #4]
 800c80a:	683b      	ldr	r3, [r7, #0]
 800c80c:	429a      	cmp	r2, r3
 800c80e:	d206      	bcs.n	800c81e <prvInsertTimerInActiveList+0x62>
 800c810:	68ba      	ldr	r2, [r7, #8]
 800c812:	683b      	ldr	r3, [r7, #0]
 800c814:	429a      	cmp	r2, r3
 800c816:	d302      	bcc.n	800c81e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800c818:	2301      	movs	r3, #1
 800c81a:	617b      	str	r3, [r7, #20]
 800c81c:	e007      	b.n	800c82e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c81e:	4b07      	ldr	r3, [pc, #28]	; (800c83c <prvInsertTimerInActiveList+0x80>)
 800c820:	681a      	ldr	r2, [r3, #0]
 800c822:	68fb      	ldr	r3, [r7, #12]
 800c824:	3304      	adds	r3, #4
 800c826:	4619      	mov	r1, r3
 800c828:	4610      	mov	r0, r2
 800c82a:	f7fd fed2 	bl	800a5d2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800c82e:	697b      	ldr	r3, [r7, #20]
}
 800c830:	4618      	mov	r0, r3
 800c832:	3718      	adds	r7, #24
 800c834:	46bd      	mov	sp, r7
 800c836:	bd80      	pop	{r7, pc}
 800c838:	20001394 	.word	0x20001394
 800c83c:	20001390 	.word	0x20001390

0800c840 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800c840:	b580      	push	{r7, lr}
 800c842:	b08e      	sub	sp, #56	; 0x38
 800c844:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c846:	e0ca      	b.n	800c9de <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	2b00      	cmp	r3, #0
 800c84c:	da18      	bge.n	800c880 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800c84e:	1d3b      	adds	r3, r7, #4
 800c850:	3304      	adds	r3, #4
 800c852:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800c854:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c856:	2b00      	cmp	r3, #0
 800c858:	d10a      	bne.n	800c870 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800c85a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c85e:	f383 8811 	msr	BASEPRI, r3
 800c862:	f3bf 8f6f 	isb	sy
 800c866:	f3bf 8f4f 	dsb	sy
 800c86a:	61fb      	str	r3, [r7, #28]
}
 800c86c:	bf00      	nop
 800c86e:	e7fe      	b.n	800c86e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800c870:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c872:	681b      	ldr	r3, [r3, #0]
 800c874:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c876:	6850      	ldr	r0, [r2, #4]
 800c878:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c87a:	6892      	ldr	r2, [r2, #8]
 800c87c:	4611      	mov	r1, r2
 800c87e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	2b00      	cmp	r3, #0
 800c884:	f2c0 80aa 	blt.w	800c9dc <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800c888:	68fb      	ldr	r3, [r7, #12]
 800c88a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800c88c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c88e:	695b      	ldr	r3, [r3, #20]
 800c890:	2b00      	cmp	r3, #0
 800c892:	d004      	beq.n	800c89e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c894:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c896:	3304      	adds	r3, #4
 800c898:	4618      	mov	r0, r3
 800c89a:	f7fd fed3 	bl	800a644 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c89e:	463b      	mov	r3, r7
 800c8a0:	4618      	mov	r0, r3
 800c8a2:	f7ff ff6b 	bl	800c77c <prvSampleTimeNow>
 800c8a6:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	2b09      	cmp	r3, #9
 800c8ac:	f200 8097 	bhi.w	800c9de <prvProcessReceivedCommands+0x19e>
 800c8b0:	a201      	add	r2, pc, #4	; (adr r2, 800c8b8 <prvProcessReceivedCommands+0x78>)
 800c8b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c8b6:	bf00      	nop
 800c8b8:	0800c8e1 	.word	0x0800c8e1
 800c8bc:	0800c8e1 	.word	0x0800c8e1
 800c8c0:	0800c8e1 	.word	0x0800c8e1
 800c8c4:	0800c955 	.word	0x0800c955
 800c8c8:	0800c969 	.word	0x0800c969
 800c8cc:	0800c9b3 	.word	0x0800c9b3
 800c8d0:	0800c8e1 	.word	0x0800c8e1
 800c8d4:	0800c8e1 	.word	0x0800c8e1
 800c8d8:	0800c955 	.word	0x0800c955
 800c8dc:	0800c969 	.word	0x0800c969
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c8e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8e2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c8e6:	f043 0301 	orr.w	r3, r3, #1
 800c8ea:	b2da      	uxtb	r2, r3
 800c8ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8ee:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800c8f2:	68ba      	ldr	r2, [r7, #8]
 800c8f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8f6:	699b      	ldr	r3, [r3, #24]
 800c8f8:	18d1      	adds	r1, r2, r3
 800c8fa:	68bb      	ldr	r3, [r7, #8]
 800c8fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c8fe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c900:	f7ff ff5c 	bl	800c7bc <prvInsertTimerInActiveList>
 800c904:	4603      	mov	r3, r0
 800c906:	2b00      	cmp	r3, #0
 800c908:	d069      	beq.n	800c9de <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c90a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c90c:	6a1b      	ldr	r3, [r3, #32]
 800c90e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c910:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c912:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c914:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c918:	f003 0304 	and.w	r3, r3, #4
 800c91c:	2b00      	cmp	r3, #0
 800c91e:	d05e      	beq.n	800c9de <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800c920:	68ba      	ldr	r2, [r7, #8]
 800c922:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c924:	699b      	ldr	r3, [r3, #24]
 800c926:	441a      	add	r2, r3
 800c928:	2300      	movs	r3, #0
 800c92a:	9300      	str	r3, [sp, #0]
 800c92c:	2300      	movs	r3, #0
 800c92e:	2100      	movs	r1, #0
 800c930:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c932:	f7ff fe05 	bl	800c540 <xTimerGenericCommand>
 800c936:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800c938:	6a3b      	ldr	r3, [r7, #32]
 800c93a:	2b00      	cmp	r3, #0
 800c93c:	d14f      	bne.n	800c9de <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800c93e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c942:	f383 8811 	msr	BASEPRI, r3
 800c946:	f3bf 8f6f 	isb	sy
 800c94a:	f3bf 8f4f 	dsb	sy
 800c94e:	61bb      	str	r3, [r7, #24]
}
 800c950:	bf00      	nop
 800c952:	e7fe      	b.n	800c952 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c954:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c956:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c95a:	f023 0301 	bic.w	r3, r3, #1
 800c95e:	b2da      	uxtb	r2, r3
 800c960:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c962:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800c966:	e03a      	b.n	800c9de <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c968:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c96a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c96e:	f043 0301 	orr.w	r3, r3, #1
 800c972:	b2da      	uxtb	r2, r3
 800c974:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c976:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800c97a:	68ba      	ldr	r2, [r7, #8]
 800c97c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c97e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800c980:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c982:	699b      	ldr	r3, [r3, #24]
 800c984:	2b00      	cmp	r3, #0
 800c986:	d10a      	bne.n	800c99e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800c988:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c98c:	f383 8811 	msr	BASEPRI, r3
 800c990:	f3bf 8f6f 	isb	sy
 800c994:	f3bf 8f4f 	dsb	sy
 800c998:	617b      	str	r3, [r7, #20]
}
 800c99a:	bf00      	nop
 800c99c:	e7fe      	b.n	800c99c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800c99e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9a0:	699a      	ldr	r2, [r3, #24]
 800c9a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c9a4:	18d1      	adds	r1, r2, r3
 800c9a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c9a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c9aa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c9ac:	f7ff ff06 	bl	800c7bc <prvInsertTimerInActiveList>
					break;
 800c9b0:	e015      	b.n	800c9de <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800c9b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9b4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c9b8:	f003 0302 	and.w	r3, r3, #2
 800c9bc:	2b00      	cmp	r3, #0
 800c9be:	d103      	bne.n	800c9c8 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800c9c0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c9c2:	f000 fbdd 	bl	800d180 <vPortFree>
 800c9c6:	e00a      	b.n	800c9de <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c9c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9ca:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c9ce:	f023 0301 	bic.w	r3, r3, #1
 800c9d2:	b2da      	uxtb	r2, r3
 800c9d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9d6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800c9da:	e000      	b.n	800c9de <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800c9dc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c9de:	4b08      	ldr	r3, [pc, #32]	; (800ca00 <prvProcessReceivedCommands+0x1c0>)
 800c9e0:	681b      	ldr	r3, [r3, #0]
 800c9e2:	1d39      	adds	r1, r7, #4
 800c9e4:	2200      	movs	r2, #0
 800c9e6:	4618      	mov	r0, r3
 800c9e8:	f7fe f9e4 	bl	800adb4 <xQueueReceive>
 800c9ec:	4603      	mov	r3, r0
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	f47f af2a 	bne.w	800c848 <prvProcessReceivedCommands+0x8>
	}
}
 800c9f4:	bf00      	nop
 800c9f6:	bf00      	nop
 800c9f8:	3730      	adds	r7, #48	; 0x30
 800c9fa:	46bd      	mov	sp, r7
 800c9fc:	bd80      	pop	{r7, pc}
 800c9fe:	bf00      	nop
 800ca00:	20001398 	.word	0x20001398

0800ca04 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800ca04:	b580      	push	{r7, lr}
 800ca06:	b088      	sub	sp, #32
 800ca08:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ca0a:	e048      	b.n	800ca9e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ca0c:	4b2d      	ldr	r3, [pc, #180]	; (800cac4 <prvSwitchTimerLists+0xc0>)
 800ca0e:	681b      	ldr	r3, [r3, #0]
 800ca10:	68db      	ldr	r3, [r3, #12]
 800ca12:	681b      	ldr	r3, [r3, #0]
 800ca14:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ca16:	4b2b      	ldr	r3, [pc, #172]	; (800cac4 <prvSwitchTimerLists+0xc0>)
 800ca18:	681b      	ldr	r3, [r3, #0]
 800ca1a:	68db      	ldr	r3, [r3, #12]
 800ca1c:	68db      	ldr	r3, [r3, #12]
 800ca1e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ca20:	68fb      	ldr	r3, [r7, #12]
 800ca22:	3304      	adds	r3, #4
 800ca24:	4618      	mov	r0, r3
 800ca26:	f7fd fe0d 	bl	800a644 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ca2a:	68fb      	ldr	r3, [r7, #12]
 800ca2c:	6a1b      	ldr	r3, [r3, #32]
 800ca2e:	68f8      	ldr	r0, [r7, #12]
 800ca30:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ca32:	68fb      	ldr	r3, [r7, #12]
 800ca34:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ca38:	f003 0304 	and.w	r3, r3, #4
 800ca3c:	2b00      	cmp	r3, #0
 800ca3e:	d02e      	beq.n	800ca9e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800ca40:	68fb      	ldr	r3, [r7, #12]
 800ca42:	699b      	ldr	r3, [r3, #24]
 800ca44:	693a      	ldr	r2, [r7, #16]
 800ca46:	4413      	add	r3, r2
 800ca48:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800ca4a:	68ba      	ldr	r2, [r7, #8]
 800ca4c:	693b      	ldr	r3, [r7, #16]
 800ca4e:	429a      	cmp	r2, r3
 800ca50:	d90e      	bls.n	800ca70 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800ca52:	68fb      	ldr	r3, [r7, #12]
 800ca54:	68ba      	ldr	r2, [r7, #8]
 800ca56:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ca58:	68fb      	ldr	r3, [r7, #12]
 800ca5a:	68fa      	ldr	r2, [r7, #12]
 800ca5c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ca5e:	4b19      	ldr	r3, [pc, #100]	; (800cac4 <prvSwitchTimerLists+0xc0>)
 800ca60:	681a      	ldr	r2, [r3, #0]
 800ca62:	68fb      	ldr	r3, [r7, #12]
 800ca64:	3304      	adds	r3, #4
 800ca66:	4619      	mov	r1, r3
 800ca68:	4610      	mov	r0, r2
 800ca6a:	f7fd fdb2 	bl	800a5d2 <vListInsert>
 800ca6e:	e016      	b.n	800ca9e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ca70:	2300      	movs	r3, #0
 800ca72:	9300      	str	r3, [sp, #0]
 800ca74:	2300      	movs	r3, #0
 800ca76:	693a      	ldr	r2, [r7, #16]
 800ca78:	2100      	movs	r1, #0
 800ca7a:	68f8      	ldr	r0, [r7, #12]
 800ca7c:	f7ff fd60 	bl	800c540 <xTimerGenericCommand>
 800ca80:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	2b00      	cmp	r3, #0
 800ca86:	d10a      	bne.n	800ca9e <prvSwitchTimerLists+0x9a>
	__asm volatile
 800ca88:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca8c:	f383 8811 	msr	BASEPRI, r3
 800ca90:	f3bf 8f6f 	isb	sy
 800ca94:	f3bf 8f4f 	dsb	sy
 800ca98:	603b      	str	r3, [r7, #0]
}
 800ca9a:	bf00      	nop
 800ca9c:	e7fe      	b.n	800ca9c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ca9e:	4b09      	ldr	r3, [pc, #36]	; (800cac4 <prvSwitchTimerLists+0xc0>)
 800caa0:	681b      	ldr	r3, [r3, #0]
 800caa2:	681b      	ldr	r3, [r3, #0]
 800caa4:	2b00      	cmp	r3, #0
 800caa6:	d1b1      	bne.n	800ca0c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800caa8:	4b06      	ldr	r3, [pc, #24]	; (800cac4 <prvSwitchTimerLists+0xc0>)
 800caaa:	681b      	ldr	r3, [r3, #0]
 800caac:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800caae:	4b06      	ldr	r3, [pc, #24]	; (800cac8 <prvSwitchTimerLists+0xc4>)
 800cab0:	681b      	ldr	r3, [r3, #0]
 800cab2:	4a04      	ldr	r2, [pc, #16]	; (800cac4 <prvSwitchTimerLists+0xc0>)
 800cab4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800cab6:	4a04      	ldr	r2, [pc, #16]	; (800cac8 <prvSwitchTimerLists+0xc4>)
 800cab8:	697b      	ldr	r3, [r7, #20]
 800caba:	6013      	str	r3, [r2, #0]
}
 800cabc:	bf00      	nop
 800cabe:	3718      	adds	r7, #24
 800cac0:	46bd      	mov	sp, r7
 800cac2:	bd80      	pop	{r7, pc}
 800cac4:	20001390 	.word	0x20001390
 800cac8:	20001394 	.word	0x20001394

0800cacc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800cacc:	b580      	push	{r7, lr}
 800cace:	b082      	sub	sp, #8
 800cad0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800cad2:	f000 f967 	bl	800cda4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800cad6:	4b15      	ldr	r3, [pc, #84]	; (800cb2c <prvCheckForValidListAndQueue+0x60>)
 800cad8:	681b      	ldr	r3, [r3, #0]
 800cada:	2b00      	cmp	r3, #0
 800cadc:	d120      	bne.n	800cb20 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800cade:	4814      	ldr	r0, [pc, #80]	; (800cb30 <prvCheckForValidListAndQueue+0x64>)
 800cae0:	f7fd fd26 	bl	800a530 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800cae4:	4813      	ldr	r0, [pc, #76]	; (800cb34 <prvCheckForValidListAndQueue+0x68>)
 800cae6:	f7fd fd23 	bl	800a530 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800caea:	4b13      	ldr	r3, [pc, #76]	; (800cb38 <prvCheckForValidListAndQueue+0x6c>)
 800caec:	4a10      	ldr	r2, [pc, #64]	; (800cb30 <prvCheckForValidListAndQueue+0x64>)
 800caee:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800caf0:	4b12      	ldr	r3, [pc, #72]	; (800cb3c <prvCheckForValidListAndQueue+0x70>)
 800caf2:	4a10      	ldr	r2, [pc, #64]	; (800cb34 <prvCheckForValidListAndQueue+0x68>)
 800caf4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800caf6:	2300      	movs	r3, #0
 800caf8:	9300      	str	r3, [sp, #0]
 800cafa:	4b11      	ldr	r3, [pc, #68]	; (800cb40 <prvCheckForValidListAndQueue+0x74>)
 800cafc:	4a11      	ldr	r2, [pc, #68]	; (800cb44 <prvCheckForValidListAndQueue+0x78>)
 800cafe:	2110      	movs	r1, #16
 800cb00:	200a      	movs	r0, #10
 800cb02:	f7fd fe31 	bl	800a768 <xQueueGenericCreateStatic>
 800cb06:	4603      	mov	r3, r0
 800cb08:	4a08      	ldr	r2, [pc, #32]	; (800cb2c <prvCheckForValidListAndQueue+0x60>)
 800cb0a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800cb0c:	4b07      	ldr	r3, [pc, #28]	; (800cb2c <prvCheckForValidListAndQueue+0x60>)
 800cb0e:	681b      	ldr	r3, [r3, #0]
 800cb10:	2b00      	cmp	r3, #0
 800cb12:	d005      	beq.n	800cb20 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800cb14:	4b05      	ldr	r3, [pc, #20]	; (800cb2c <prvCheckForValidListAndQueue+0x60>)
 800cb16:	681b      	ldr	r3, [r3, #0]
 800cb18:	490b      	ldr	r1, [pc, #44]	; (800cb48 <prvCheckForValidListAndQueue+0x7c>)
 800cb1a:	4618      	mov	r0, r3
 800cb1c:	f7fe fc5e 	bl	800b3dc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800cb20:	f000 f970 	bl	800ce04 <vPortExitCritical>
}
 800cb24:	bf00      	nop
 800cb26:	46bd      	mov	sp, r7
 800cb28:	bd80      	pop	{r7, pc}
 800cb2a:	bf00      	nop
 800cb2c:	20001398 	.word	0x20001398
 800cb30:	20001368 	.word	0x20001368
 800cb34:	2000137c 	.word	0x2000137c
 800cb38:	20001390 	.word	0x20001390
 800cb3c:	20001394 	.word	0x20001394
 800cb40:	20001444 	.word	0x20001444
 800cb44:	200013a4 	.word	0x200013a4
 800cb48:	08012dbc 	.word	0x08012dbc

0800cb4c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800cb4c:	b480      	push	{r7}
 800cb4e:	b085      	sub	sp, #20
 800cb50:	af00      	add	r7, sp, #0
 800cb52:	60f8      	str	r0, [r7, #12]
 800cb54:	60b9      	str	r1, [r7, #8]
 800cb56:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800cb58:	68fb      	ldr	r3, [r7, #12]
 800cb5a:	3b04      	subs	r3, #4
 800cb5c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800cb5e:	68fb      	ldr	r3, [r7, #12]
 800cb60:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800cb64:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cb66:	68fb      	ldr	r3, [r7, #12]
 800cb68:	3b04      	subs	r3, #4
 800cb6a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800cb6c:	68bb      	ldr	r3, [r7, #8]
 800cb6e:	f023 0201 	bic.w	r2, r3, #1
 800cb72:	68fb      	ldr	r3, [r7, #12]
 800cb74:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cb76:	68fb      	ldr	r3, [r7, #12]
 800cb78:	3b04      	subs	r3, #4
 800cb7a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800cb7c:	4a0c      	ldr	r2, [pc, #48]	; (800cbb0 <pxPortInitialiseStack+0x64>)
 800cb7e:	68fb      	ldr	r3, [r7, #12]
 800cb80:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800cb82:	68fb      	ldr	r3, [r7, #12]
 800cb84:	3b14      	subs	r3, #20
 800cb86:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800cb88:	687a      	ldr	r2, [r7, #4]
 800cb8a:	68fb      	ldr	r3, [r7, #12]
 800cb8c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800cb8e:	68fb      	ldr	r3, [r7, #12]
 800cb90:	3b04      	subs	r3, #4
 800cb92:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800cb94:	68fb      	ldr	r3, [r7, #12]
 800cb96:	f06f 0202 	mvn.w	r2, #2
 800cb9a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800cb9c:	68fb      	ldr	r3, [r7, #12]
 800cb9e:	3b20      	subs	r3, #32
 800cba0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800cba2:	68fb      	ldr	r3, [r7, #12]
}
 800cba4:	4618      	mov	r0, r3
 800cba6:	3714      	adds	r7, #20
 800cba8:	46bd      	mov	sp, r7
 800cbaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbae:	4770      	bx	lr
 800cbb0:	0800cbb5 	.word	0x0800cbb5

0800cbb4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800cbb4:	b480      	push	{r7}
 800cbb6:	b085      	sub	sp, #20
 800cbb8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800cbba:	2300      	movs	r3, #0
 800cbbc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800cbbe:	4b12      	ldr	r3, [pc, #72]	; (800cc08 <prvTaskExitError+0x54>)
 800cbc0:	681b      	ldr	r3, [r3, #0]
 800cbc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cbc6:	d00a      	beq.n	800cbde <prvTaskExitError+0x2a>
	__asm volatile
 800cbc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbcc:	f383 8811 	msr	BASEPRI, r3
 800cbd0:	f3bf 8f6f 	isb	sy
 800cbd4:	f3bf 8f4f 	dsb	sy
 800cbd8:	60fb      	str	r3, [r7, #12]
}
 800cbda:	bf00      	nop
 800cbdc:	e7fe      	b.n	800cbdc <prvTaskExitError+0x28>
	__asm volatile
 800cbde:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbe2:	f383 8811 	msr	BASEPRI, r3
 800cbe6:	f3bf 8f6f 	isb	sy
 800cbea:	f3bf 8f4f 	dsb	sy
 800cbee:	60bb      	str	r3, [r7, #8]
}
 800cbf0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800cbf2:	bf00      	nop
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	2b00      	cmp	r3, #0
 800cbf8:	d0fc      	beq.n	800cbf4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800cbfa:	bf00      	nop
 800cbfc:	bf00      	nop
 800cbfe:	3714      	adds	r7, #20
 800cc00:	46bd      	mov	sp, r7
 800cc02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc06:	4770      	bx	lr
 800cc08:	200000cc 	.word	0x200000cc
 800cc0c:	00000000 	.word	0x00000000

0800cc10 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800cc10:	4b07      	ldr	r3, [pc, #28]	; (800cc30 <pxCurrentTCBConst2>)
 800cc12:	6819      	ldr	r1, [r3, #0]
 800cc14:	6808      	ldr	r0, [r1, #0]
 800cc16:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc1a:	f380 8809 	msr	PSP, r0
 800cc1e:	f3bf 8f6f 	isb	sy
 800cc22:	f04f 0000 	mov.w	r0, #0
 800cc26:	f380 8811 	msr	BASEPRI, r0
 800cc2a:	4770      	bx	lr
 800cc2c:	f3af 8000 	nop.w

0800cc30 <pxCurrentTCBConst2>:
 800cc30:	20000e68 	.word	0x20000e68
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800cc34:	bf00      	nop
 800cc36:	bf00      	nop

0800cc38 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800cc38:	4808      	ldr	r0, [pc, #32]	; (800cc5c <prvPortStartFirstTask+0x24>)
 800cc3a:	6800      	ldr	r0, [r0, #0]
 800cc3c:	6800      	ldr	r0, [r0, #0]
 800cc3e:	f380 8808 	msr	MSP, r0
 800cc42:	f04f 0000 	mov.w	r0, #0
 800cc46:	f380 8814 	msr	CONTROL, r0
 800cc4a:	b662      	cpsie	i
 800cc4c:	b661      	cpsie	f
 800cc4e:	f3bf 8f4f 	dsb	sy
 800cc52:	f3bf 8f6f 	isb	sy
 800cc56:	df00      	svc	0
 800cc58:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800cc5a:	bf00      	nop
 800cc5c:	e000ed08 	.word	0xe000ed08

0800cc60 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800cc60:	b580      	push	{r7, lr}
 800cc62:	b086      	sub	sp, #24
 800cc64:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800cc66:	4b46      	ldr	r3, [pc, #280]	; (800cd80 <xPortStartScheduler+0x120>)
 800cc68:	681b      	ldr	r3, [r3, #0]
 800cc6a:	4a46      	ldr	r2, [pc, #280]	; (800cd84 <xPortStartScheduler+0x124>)
 800cc6c:	4293      	cmp	r3, r2
 800cc6e:	d10a      	bne.n	800cc86 <xPortStartScheduler+0x26>
	__asm volatile
 800cc70:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc74:	f383 8811 	msr	BASEPRI, r3
 800cc78:	f3bf 8f6f 	isb	sy
 800cc7c:	f3bf 8f4f 	dsb	sy
 800cc80:	613b      	str	r3, [r7, #16]
}
 800cc82:	bf00      	nop
 800cc84:	e7fe      	b.n	800cc84 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800cc86:	4b3e      	ldr	r3, [pc, #248]	; (800cd80 <xPortStartScheduler+0x120>)
 800cc88:	681b      	ldr	r3, [r3, #0]
 800cc8a:	4a3f      	ldr	r2, [pc, #252]	; (800cd88 <xPortStartScheduler+0x128>)
 800cc8c:	4293      	cmp	r3, r2
 800cc8e:	d10a      	bne.n	800cca6 <xPortStartScheduler+0x46>
	__asm volatile
 800cc90:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc94:	f383 8811 	msr	BASEPRI, r3
 800cc98:	f3bf 8f6f 	isb	sy
 800cc9c:	f3bf 8f4f 	dsb	sy
 800cca0:	60fb      	str	r3, [r7, #12]
}
 800cca2:	bf00      	nop
 800cca4:	e7fe      	b.n	800cca4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800cca6:	4b39      	ldr	r3, [pc, #228]	; (800cd8c <xPortStartScheduler+0x12c>)
 800cca8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800ccaa:	697b      	ldr	r3, [r7, #20]
 800ccac:	781b      	ldrb	r3, [r3, #0]
 800ccae:	b2db      	uxtb	r3, r3
 800ccb0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800ccb2:	697b      	ldr	r3, [r7, #20]
 800ccb4:	22ff      	movs	r2, #255	; 0xff
 800ccb6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800ccb8:	697b      	ldr	r3, [r7, #20]
 800ccba:	781b      	ldrb	r3, [r3, #0]
 800ccbc:	b2db      	uxtb	r3, r3
 800ccbe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ccc0:	78fb      	ldrb	r3, [r7, #3]
 800ccc2:	b2db      	uxtb	r3, r3
 800ccc4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800ccc8:	b2da      	uxtb	r2, r3
 800ccca:	4b31      	ldr	r3, [pc, #196]	; (800cd90 <xPortStartScheduler+0x130>)
 800cccc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ccce:	4b31      	ldr	r3, [pc, #196]	; (800cd94 <xPortStartScheduler+0x134>)
 800ccd0:	2207      	movs	r2, #7
 800ccd2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ccd4:	e009      	b.n	800ccea <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800ccd6:	4b2f      	ldr	r3, [pc, #188]	; (800cd94 <xPortStartScheduler+0x134>)
 800ccd8:	681b      	ldr	r3, [r3, #0]
 800ccda:	3b01      	subs	r3, #1
 800ccdc:	4a2d      	ldr	r2, [pc, #180]	; (800cd94 <xPortStartScheduler+0x134>)
 800ccde:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800cce0:	78fb      	ldrb	r3, [r7, #3]
 800cce2:	b2db      	uxtb	r3, r3
 800cce4:	005b      	lsls	r3, r3, #1
 800cce6:	b2db      	uxtb	r3, r3
 800cce8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ccea:	78fb      	ldrb	r3, [r7, #3]
 800ccec:	b2db      	uxtb	r3, r3
 800ccee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ccf2:	2b80      	cmp	r3, #128	; 0x80
 800ccf4:	d0ef      	beq.n	800ccd6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ccf6:	4b27      	ldr	r3, [pc, #156]	; (800cd94 <xPortStartScheduler+0x134>)
 800ccf8:	681b      	ldr	r3, [r3, #0]
 800ccfa:	f1c3 0307 	rsb	r3, r3, #7
 800ccfe:	2b04      	cmp	r3, #4
 800cd00:	d00a      	beq.n	800cd18 <xPortStartScheduler+0xb8>
	__asm volatile
 800cd02:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd06:	f383 8811 	msr	BASEPRI, r3
 800cd0a:	f3bf 8f6f 	isb	sy
 800cd0e:	f3bf 8f4f 	dsb	sy
 800cd12:	60bb      	str	r3, [r7, #8]
}
 800cd14:	bf00      	nop
 800cd16:	e7fe      	b.n	800cd16 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800cd18:	4b1e      	ldr	r3, [pc, #120]	; (800cd94 <xPortStartScheduler+0x134>)
 800cd1a:	681b      	ldr	r3, [r3, #0]
 800cd1c:	021b      	lsls	r3, r3, #8
 800cd1e:	4a1d      	ldr	r2, [pc, #116]	; (800cd94 <xPortStartScheduler+0x134>)
 800cd20:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800cd22:	4b1c      	ldr	r3, [pc, #112]	; (800cd94 <xPortStartScheduler+0x134>)
 800cd24:	681b      	ldr	r3, [r3, #0]
 800cd26:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800cd2a:	4a1a      	ldr	r2, [pc, #104]	; (800cd94 <xPortStartScheduler+0x134>)
 800cd2c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	b2da      	uxtb	r2, r3
 800cd32:	697b      	ldr	r3, [r7, #20]
 800cd34:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800cd36:	4b18      	ldr	r3, [pc, #96]	; (800cd98 <xPortStartScheduler+0x138>)
 800cd38:	681b      	ldr	r3, [r3, #0]
 800cd3a:	4a17      	ldr	r2, [pc, #92]	; (800cd98 <xPortStartScheduler+0x138>)
 800cd3c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800cd40:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800cd42:	4b15      	ldr	r3, [pc, #84]	; (800cd98 <xPortStartScheduler+0x138>)
 800cd44:	681b      	ldr	r3, [r3, #0]
 800cd46:	4a14      	ldr	r2, [pc, #80]	; (800cd98 <xPortStartScheduler+0x138>)
 800cd48:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800cd4c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800cd4e:	f000 f8dd 	bl	800cf0c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800cd52:	4b12      	ldr	r3, [pc, #72]	; (800cd9c <xPortStartScheduler+0x13c>)
 800cd54:	2200      	movs	r2, #0
 800cd56:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800cd58:	f000 f8fc 	bl	800cf54 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800cd5c:	4b10      	ldr	r3, [pc, #64]	; (800cda0 <xPortStartScheduler+0x140>)
 800cd5e:	681b      	ldr	r3, [r3, #0]
 800cd60:	4a0f      	ldr	r2, [pc, #60]	; (800cda0 <xPortStartScheduler+0x140>)
 800cd62:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800cd66:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800cd68:	f7ff ff66 	bl	800cc38 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800cd6c:	f7fe ff46 	bl	800bbfc <vTaskSwitchContext>
	prvTaskExitError();
 800cd70:	f7ff ff20 	bl	800cbb4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800cd74:	2300      	movs	r3, #0
}
 800cd76:	4618      	mov	r0, r3
 800cd78:	3718      	adds	r7, #24
 800cd7a:	46bd      	mov	sp, r7
 800cd7c:	bd80      	pop	{r7, pc}
 800cd7e:	bf00      	nop
 800cd80:	e000ed00 	.word	0xe000ed00
 800cd84:	410fc271 	.word	0x410fc271
 800cd88:	410fc270 	.word	0x410fc270
 800cd8c:	e000e400 	.word	0xe000e400
 800cd90:	20001494 	.word	0x20001494
 800cd94:	20001498 	.word	0x20001498
 800cd98:	e000ed20 	.word	0xe000ed20
 800cd9c:	200000cc 	.word	0x200000cc
 800cda0:	e000ef34 	.word	0xe000ef34

0800cda4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800cda4:	b480      	push	{r7}
 800cda6:	b083      	sub	sp, #12
 800cda8:	af00      	add	r7, sp, #0
	__asm volatile
 800cdaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdae:	f383 8811 	msr	BASEPRI, r3
 800cdb2:	f3bf 8f6f 	isb	sy
 800cdb6:	f3bf 8f4f 	dsb	sy
 800cdba:	607b      	str	r3, [r7, #4]
}
 800cdbc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800cdbe:	4b0f      	ldr	r3, [pc, #60]	; (800cdfc <vPortEnterCritical+0x58>)
 800cdc0:	681b      	ldr	r3, [r3, #0]
 800cdc2:	3301      	adds	r3, #1
 800cdc4:	4a0d      	ldr	r2, [pc, #52]	; (800cdfc <vPortEnterCritical+0x58>)
 800cdc6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800cdc8:	4b0c      	ldr	r3, [pc, #48]	; (800cdfc <vPortEnterCritical+0x58>)
 800cdca:	681b      	ldr	r3, [r3, #0]
 800cdcc:	2b01      	cmp	r3, #1
 800cdce:	d10f      	bne.n	800cdf0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800cdd0:	4b0b      	ldr	r3, [pc, #44]	; (800ce00 <vPortEnterCritical+0x5c>)
 800cdd2:	681b      	ldr	r3, [r3, #0]
 800cdd4:	b2db      	uxtb	r3, r3
 800cdd6:	2b00      	cmp	r3, #0
 800cdd8:	d00a      	beq.n	800cdf0 <vPortEnterCritical+0x4c>
	__asm volatile
 800cdda:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdde:	f383 8811 	msr	BASEPRI, r3
 800cde2:	f3bf 8f6f 	isb	sy
 800cde6:	f3bf 8f4f 	dsb	sy
 800cdea:	603b      	str	r3, [r7, #0]
}
 800cdec:	bf00      	nop
 800cdee:	e7fe      	b.n	800cdee <vPortEnterCritical+0x4a>
	}
}
 800cdf0:	bf00      	nop
 800cdf2:	370c      	adds	r7, #12
 800cdf4:	46bd      	mov	sp, r7
 800cdf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdfa:	4770      	bx	lr
 800cdfc:	200000cc 	.word	0x200000cc
 800ce00:	e000ed04 	.word	0xe000ed04

0800ce04 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ce04:	b480      	push	{r7}
 800ce06:	b083      	sub	sp, #12
 800ce08:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ce0a:	4b12      	ldr	r3, [pc, #72]	; (800ce54 <vPortExitCritical+0x50>)
 800ce0c:	681b      	ldr	r3, [r3, #0]
 800ce0e:	2b00      	cmp	r3, #0
 800ce10:	d10a      	bne.n	800ce28 <vPortExitCritical+0x24>
	__asm volatile
 800ce12:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce16:	f383 8811 	msr	BASEPRI, r3
 800ce1a:	f3bf 8f6f 	isb	sy
 800ce1e:	f3bf 8f4f 	dsb	sy
 800ce22:	607b      	str	r3, [r7, #4]
}
 800ce24:	bf00      	nop
 800ce26:	e7fe      	b.n	800ce26 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800ce28:	4b0a      	ldr	r3, [pc, #40]	; (800ce54 <vPortExitCritical+0x50>)
 800ce2a:	681b      	ldr	r3, [r3, #0]
 800ce2c:	3b01      	subs	r3, #1
 800ce2e:	4a09      	ldr	r2, [pc, #36]	; (800ce54 <vPortExitCritical+0x50>)
 800ce30:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ce32:	4b08      	ldr	r3, [pc, #32]	; (800ce54 <vPortExitCritical+0x50>)
 800ce34:	681b      	ldr	r3, [r3, #0]
 800ce36:	2b00      	cmp	r3, #0
 800ce38:	d105      	bne.n	800ce46 <vPortExitCritical+0x42>
 800ce3a:	2300      	movs	r3, #0
 800ce3c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ce3e:	683b      	ldr	r3, [r7, #0]
 800ce40:	f383 8811 	msr	BASEPRI, r3
}
 800ce44:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800ce46:	bf00      	nop
 800ce48:	370c      	adds	r7, #12
 800ce4a:	46bd      	mov	sp, r7
 800ce4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce50:	4770      	bx	lr
 800ce52:	bf00      	nop
 800ce54:	200000cc 	.word	0x200000cc
	...

0800ce60 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800ce60:	f3ef 8009 	mrs	r0, PSP
 800ce64:	f3bf 8f6f 	isb	sy
 800ce68:	4b15      	ldr	r3, [pc, #84]	; (800cec0 <pxCurrentTCBConst>)
 800ce6a:	681a      	ldr	r2, [r3, #0]
 800ce6c:	f01e 0f10 	tst.w	lr, #16
 800ce70:	bf08      	it	eq
 800ce72:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800ce76:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce7a:	6010      	str	r0, [r2, #0]
 800ce7c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800ce80:	f04f 0050 	mov.w	r0, #80	; 0x50
 800ce84:	f380 8811 	msr	BASEPRI, r0
 800ce88:	f3bf 8f4f 	dsb	sy
 800ce8c:	f3bf 8f6f 	isb	sy
 800ce90:	f7fe feb4 	bl	800bbfc <vTaskSwitchContext>
 800ce94:	f04f 0000 	mov.w	r0, #0
 800ce98:	f380 8811 	msr	BASEPRI, r0
 800ce9c:	bc09      	pop	{r0, r3}
 800ce9e:	6819      	ldr	r1, [r3, #0]
 800cea0:	6808      	ldr	r0, [r1, #0]
 800cea2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cea6:	f01e 0f10 	tst.w	lr, #16
 800ceaa:	bf08      	it	eq
 800ceac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800ceb0:	f380 8809 	msr	PSP, r0
 800ceb4:	f3bf 8f6f 	isb	sy
 800ceb8:	4770      	bx	lr
 800ceba:	bf00      	nop
 800cebc:	f3af 8000 	nop.w

0800cec0 <pxCurrentTCBConst>:
 800cec0:	20000e68 	.word	0x20000e68
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800cec4:	bf00      	nop
 800cec6:	bf00      	nop

0800cec8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800cec8:	b580      	push	{r7, lr}
 800ceca:	b082      	sub	sp, #8
 800cecc:	af00      	add	r7, sp, #0
	__asm volatile
 800cece:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ced2:	f383 8811 	msr	BASEPRI, r3
 800ced6:	f3bf 8f6f 	isb	sy
 800ceda:	f3bf 8f4f 	dsb	sy
 800cede:	607b      	str	r3, [r7, #4]
}
 800cee0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800cee2:	f7fe fdd1 	bl	800ba88 <xTaskIncrementTick>
 800cee6:	4603      	mov	r3, r0
 800cee8:	2b00      	cmp	r3, #0
 800ceea:	d003      	beq.n	800cef4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800ceec:	4b06      	ldr	r3, [pc, #24]	; (800cf08 <xPortSysTickHandler+0x40>)
 800ceee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cef2:	601a      	str	r2, [r3, #0]
 800cef4:	2300      	movs	r3, #0
 800cef6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cef8:	683b      	ldr	r3, [r7, #0]
 800cefa:	f383 8811 	msr	BASEPRI, r3
}
 800cefe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800cf00:	bf00      	nop
 800cf02:	3708      	adds	r7, #8
 800cf04:	46bd      	mov	sp, r7
 800cf06:	bd80      	pop	{r7, pc}
 800cf08:	e000ed04 	.word	0xe000ed04

0800cf0c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800cf0c:	b480      	push	{r7}
 800cf0e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800cf10:	4b0b      	ldr	r3, [pc, #44]	; (800cf40 <vPortSetupTimerInterrupt+0x34>)
 800cf12:	2200      	movs	r2, #0
 800cf14:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800cf16:	4b0b      	ldr	r3, [pc, #44]	; (800cf44 <vPortSetupTimerInterrupt+0x38>)
 800cf18:	2200      	movs	r2, #0
 800cf1a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800cf1c:	4b0a      	ldr	r3, [pc, #40]	; (800cf48 <vPortSetupTimerInterrupt+0x3c>)
 800cf1e:	681b      	ldr	r3, [r3, #0]
 800cf20:	4a0a      	ldr	r2, [pc, #40]	; (800cf4c <vPortSetupTimerInterrupt+0x40>)
 800cf22:	fba2 2303 	umull	r2, r3, r2, r3
 800cf26:	099b      	lsrs	r3, r3, #6
 800cf28:	4a09      	ldr	r2, [pc, #36]	; (800cf50 <vPortSetupTimerInterrupt+0x44>)
 800cf2a:	3b01      	subs	r3, #1
 800cf2c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800cf2e:	4b04      	ldr	r3, [pc, #16]	; (800cf40 <vPortSetupTimerInterrupt+0x34>)
 800cf30:	2207      	movs	r2, #7
 800cf32:	601a      	str	r2, [r3, #0]
}
 800cf34:	bf00      	nop
 800cf36:	46bd      	mov	sp, r7
 800cf38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf3c:	4770      	bx	lr
 800cf3e:	bf00      	nop
 800cf40:	e000e010 	.word	0xe000e010
 800cf44:	e000e018 	.word	0xe000e018
 800cf48:	200000c0 	.word	0x200000c0
 800cf4c:	10624dd3 	.word	0x10624dd3
 800cf50:	e000e014 	.word	0xe000e014

0800cf54 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800cf54:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800cf64 <vPortEnableVFP+0x10>
 800cf58:	6801      	ldr	r1, [r0, #0]
 800cf5a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800cf5e:	6001      	str	r1, [r0, #0]
 800cf60:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800cf62:	bf00      	nop
 800cf64:	e000ed88 	.word	0xe000ed88

0800cf68 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800cf68:	b480      	push	{r7}
 800cf6a:	b085      	sub	sp, #20
 800cf6c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800cf6e:	f3ef 8305 	mrs	r3, IPSR
 800cf72:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800cf74:	68fb      	ldr	r3, [r7, #12]
 800cf76:	2b0f      	cmp	r3, #15
 800cf78:	d914      	bls.n	800cfa4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800cf7a:	4a17      	ldr	r2, [pc, #92]	; (800cfd8 <vPortValidateInterruptPriority+0x70>)
 800cf7c:	68fb      	ldr	r3, [r7, #12]
 800cf7e:	4413      	add	r3, r2
 800cf80:	781b      	ldrb	r3, [r3, #0]
 800cf82:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800cf84:	4b15      	ldr	r3, [pc, #84]	; (800cfdc <vPortValidateInterruptPriority+0x74>)
 800cf86:	781b      	ldrb	r3, [r3, #0]
 800cf88:	7afa      	ldrb	r2, [r7, #11]
 800cf8a:	429a      	cmp	r2, r3
 800cf8c:	d20a      	bcs.n	800cfa4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800cf8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf92:	f383 8811 	msr	BASEPRI, r3
 800cf96:	f3bf 8f6f 	isb	sy
 800cf9a:	f3bf 8f4f 	dsb	sy
 800cf9e:	607b      	str	r3, [r7, #4]
}
 800cfa0:	bf00      	nop
 800cfa2:	e7fe      	b.n	800cfa2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800cfa4:	4b0e      	ldr	r3, [pc, #56]	; (800cfe0 <vPortValidateInterruptPriority+0x78>)
 800cfa6:	681b      	ldr	r3, [r3, #0]
 800cfa8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800cfac:	4b0d      	ldr	r3, [pc, #52]	; (800cfe4 <vPortValidateInterruptPriority+0x7c>)
 800cfae:	681b      	ldr	r3, [r3, #0]
 800cfb0:	429a      	cmp	r2, r3
 800cfb2:	d90a      	bls.n	800cfca <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800cfb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfb8:	f383 8811 	msr	BASEPRI, r3
 800cfbc:	f3bf 8f6f 	isb	sy
 800cfc0:	f3bf 8f4f 	dsb	sy
 800cfc4:	603b      	str	r3, [r7, #0]
}
 800cfc6:	bf00      	nop
 800cfc8:	e7fe      	b.n	800cfc8 <vPortValidateInterruptPriority+0x60>
	}
 800cfca:	bf00      	nop
 800cfcc:	3714      	adds	r7, #20
 800cfce:	46bd      	mov	sp, r7
 800cfd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfd4:	4770      	bx	lr
 800cfd6:	bf00      	nop
 800cfd8:	e000e3f0 	.word	0xe000e3f0
 800cfdc:	20001494 	.word	0x20001494
 800cfe0:	e000ed0c 	.word	0xe000ed0c
 800cfe4:	20001498 	.word	0x20001498

0800cfe8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800cfe8:	b580      	push	{r7, lr}
 800cfea:	b08a      	sub	sp, #40	; 0x28
 800cfec:	af00      	add	r7, sp, #0
 800cfee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800cff0:	2300      	movs	r3, #0
 800cff2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800cff4:	f7fe fc8c 	bl	800b910 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800cff8:	4b5b      	ldr	r3, [pc, #364]	; (800d168 <pvPortMalloc+0x180>)
 800cffa:	681b      	ldr	r3, [r3, #0]
 800cffc:	2b00      	cmp	r3, #0
 800cffe:	d101      	bne.n	800d004 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d000:	f000 f920 	bl	800d244 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d004:	4b59      	ldr	r3, [pc, #356]	; (800d16c <pvPortMalloc+0x184>)
 800d006:	681a      	ldr	r2, [r3, #0]
 800d008:	687b      	ldr	r3, [r7, #4]
 800d00a:	4013      	ands	r3, r2
 800d00c:	2b00      	cmp	r3, #0
 800d00e:	f040 8093 	bne.w	800d138 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	2b00      	cmp	r3, #0
 800d016:	d01d      	beq.n	800d054 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800d018:	2208      	movs	r2, #8
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	4413      	add	r3, r2
 800d01e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	f003 0307 	and.w	r3, r3, #7
 800d026:	2b00      	cmp	r3, #0
 800d028:	d014      	beq.n	800d054 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	f023 0307 	bic.w	r3, r3, #7
 800d030:	3308      	adds	r3, #8
 800d032:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	f003 0307 	and.w	r3, r3, #7
 800d03a:	2b00      	cmp	r3, #0
 800d03c:	d00a      	beq.n	800d054 <pvPortMalloc+0x6c>
	__asm volatile
 800d03e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d042:	f383 8811 	msr	BASEPRI, r3
 800d046:	f3bf 8f6f 	isb	sy
 800d04a:	f3bf 8f4f 	dsb	sy
 800d04e:	617b      	str	r3, [r7, #20]
}
 800d050:	bf00      	nop
 800d052:	e7fe      	b.n	800d052 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d054:	687b      	ldr	r3, [r7, #4]
 800d056:	2b00      	cmp	r3, #0
 800d058:	d06e      	beq.n	800d138 <pvPortMalloc+0x150>
 800d05a:	4b45      	ldr	r3, [pc, #276]	; (800d170 <pvPortMalloc+0x188>)
 800d05c:	681b      	ldr	r3, [r3, #0]
 800d05e:	687a      	ldr	r2, [r7, #4]
 800d060:	429a      	cmp	r2, r3
 800d062:	d869      	bhi.n	800d138 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d064:	4b43      	ldr	r3, [pc, #268]	; (800d174 <pvPortMalloc+0x18c>)
 800d066:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d068:	4b42      	ldr	r3, [pc, #264]	; (800d174 <pvPortMalloc+0x18c>)
 800d06a:	681b      	ldr	r3, [r3, #0]
 800d06c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d06e:	e004      	b.n	800d07a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800d070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d072:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d076:	681b      	ldr	r3, [r3, #0]
 800d078:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d07a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d07c:	685b      	ldr	r3, [r3, #4]
 800d07e:	687a      	ldr	r2, [r7, #4]
 800d080:	429a      	cmp	r2, r3
 800d082:	d903      	bls.n	800d08c <pvPortMalloc+0xa4>
 800d084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d086:	681b      	ldr	r3, [r3, #0]
 800d088:	2b00      	cmp	r3, #0
 800d08a:	d1f1      	bne.n	800d070 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d08c:	4b36      	ldr	r3, [pc, #216]	; (800d168 <pvPortMalloc+0x180>)
 800d08e:	681b      	ldr	r3, [r3, #0]
 800d090:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d092:	429a      	cmp	r2, r3
 800d094:	d050      	beq.n	800d138 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d096:	6a3b      	ldr	r3, [r7, #32]
 800d098:	681b      	ldr	r3, [r3, #0]
 800d09a:	2208      	movs	r2, #8
 800d09c:	4413      	add	r3, r2
 800d09e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d0a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0a2:	681a      	ldr	r2, [r3, #0]
 800d0a4:	6a3b      	ldr	r3, [r7, #32]
 800d0a6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d0a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0aa:	685a      	ldr	r2, [r3, #4]
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	1ad2      	subs	r2, r2, r3
 800d0b0:	2308      	movs	r3, #8
 800d0b2:	005b      	lsls	r3, r3, #1
 800d0b4:	429a      	cmp	r2, r3
 800d0b6:	d91f      	bls.n	800d0f8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d0b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d0ba:	687b      	ldr	r3, [r7, #4]
 800d0bc:	4413      	add	r3, r2
 800d0be:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d0c0:	69bb      	ldr	r3, [r7, #24]
 800d0c2:	f003 0307 	and.w	r3, r3, #7
 800d0c6:	2b00      	cmp	r3, #0
 800d0c8:	d00a      	beq.n	800d0e0 <pvPortMalloc+0xf8>
	__asm volatile
 800d0ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0ce:	f383 8811 	msr	BASEPRI, r3
 800d0d2:	f3bf 8f6f 	isb	sy
 800d0d6:	f3bf 8f4f 	dsb	sy
 800d0da:	613b      	str	r3, [r7, #16]
}
 800d0dc:	bf00      	nop
 800d0de:	e7fe      	b.n	800d0de <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d0e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0e2:	685a      	ldr	r2, [r3, #4]
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	1ad2      	subs	r2, r2, r3
 800d0e8:	69bb      	ldr	r3, [r7, #24]
 800d0ea:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d0ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0ee:	687a      	ldr	r2, [r7, #4]
 800d0f0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d0f2:	69b8      	ldr	r0, [r7, #24]
 800d0f4:	f000 f908 	bl	800d308 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d0f8:	4b1d      	ldr	r3, [pc, #116]	; (800d170 <pvPortMalloc+0x188>)
 800d0fa:	681a      	ldr	r2, [r3, #0]
 800d0fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0fe:	685b      	ldr	r3, [r3, #4]
 800d100:	1ad3      	subs	r3, r2, r3
 800d102:	4a1b      	ldr	r2, [pc, #108]	; (800d170 <pvPortMalloc+0x188>)
 800d104:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d106:	4b1a      	ldr	r3, [pc, #104]	; (800d170 <pvPortMalloc+0x188>)
 800d108:	681a      	ldr	r2, [r3, #0]
 800d10a:	4b1b      	ldr	r3, [pc, #108]	; (800d178 <pvPortMalloc+0x190>)
 800d10c:	681b      	ldr	r3, [r3, #0]
 800d10e:	429a      	cmp	r2, r3
 800d110:	d203      	bcs.n	800d11a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d112:	4b17      	ldr	r3, [pc, #92]	; (800d170 <pvPortMalloc+0x188>)
 800d114:	681b      	ldr	r3, [r3, #0]
 800d116:	4a18      	ldr	r2, [pc, #96]	; (800d178 <pvPortMalloc+0x190>)
 800d118:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d11a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d11c:	685a      	ldr	r2, [r3, #4]
 800d11e:	4b13      	ldr	r3, [pc, #76]	; (800d16c <pvPortMalloc+0x184>)
 800d120:	681b      	ldr	r3, [r3, #0]
 800d122:	431a      	orrs	r2, r3
 800d124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d126:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d12a:	2200      	movs	r2, #0
 800d12c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800d12e:	4b13      	ldr	r3, [pc, #76]	; (800d17c <pvPortMalloc+0x194>)
 800d130:	681b      	ldr	r3, [r3, #0]
 800d132:	3301      	adds	r3, #1
 800d134:	4a11      	ldr	r2, [pc, #68]	; (800d17c <pvPortMalloc+0x194>)
 800d136:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d138:	f7fe fbf8 	bl	800b92c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d13c:	69fb      	ldr	r3, [r7, #28]
 800d13e:	f003 0307 	and.w	r3, r3, #7
 800d142:	2b00      	cmp	r3, #0
 800d144:	d00a      	beq.n	800d15c <pvPortMalloc+0x174>
	__asm volatile
 800d146:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d14a:	f383 8811 	msr	BASEPRI, r3
 800d14e:	f3bf 8f6f 	isb	sy
 800d152:	f3bf 8f4f 	dsb	sy
 800d156:	60fb      	str	r3, [r7, #12]
}
 800d158:	bf00      	nop
 800d15a:	e7fe      	b.n	800d15a <pvPortMalloc+0x172>
	return pvReturn;
 800d15c:	69fb      	ldr	r3, [r7, #28]
}
 800d15e:	4618      	mov	r0, r3
 800d160:	3728      	adds	r7, #40	; 0x28
 800d162:	46bd      	mov	sp, r7
 800d164:	bd80      	pop	{r7, pc}
 800d166:	bf00      	nop
 800d168:	200050a4 	.word	0x200050a4
 800d16c:	200050b8 	.word	0x200050b8
 800d170:	200050a8 	.word	0x200050a8
 800d174:	2000509c 	.word	0x2000509c
 800d178:	200050ac 	.word	0x200050ac
 800d17c:	200050b0 	.word	0x200050b0

0800d180 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d180:	b580      	push	{r7, lr}
 800d182:	b086      	sub	sp, #24
 800d184:	af00      	add	r7, sp, #0
 800d186:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	2b00      	cmp	r3, #0
 800d190:	d04d      	beq.n	800d22e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d192:	2308      	movs	r3, #8
 800d194:	425b      	negs	r3, r3
 800d196:	697a      	ldr	r2, [r7, #20]
 800d198:	4413      	add	r3, r2
 800d19a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d19c:	697b      	ldr	r3, [r7, #20]
 800d19e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d1a0:	693b      	ldr	r3, [r7, #16]
 800d1a2:	685a      	ldr	r2, [r3, #4]
 800d1a4:	4b24      	ldr	r3, [pc, #144]	; (800d238 <vPortFree+0xb8>)
 800d1a6:	681b      	ldr	r3, [r3, #0]
 800d1a8:	4013      	ands	r3, r2
 800d1aa:	2b00      	cmp	r3, #0
 800d1ac:	d10a      	bne.n	800d1c4 <vPortFree+0x44>
	__asm volatile
 800d1ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1b2:	f383 8811 	msr	BASEPRI, r3
 800d1b6:	f3bf 8f6f 	isb	sy
 800d1ba:	f3bf 8f4f 	dsb	sy
 800d1be:	60fb      	str	r3, [r7, #12]
}
 800d1c0:	bf00      	nop
 800d1c2:	e7fe      	b.n	800d1c2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d1c4:	693b      	ldr	r3, [r7, #16]
 800d1c6:	681b      	ldr	r3, [r3, #0]
 800d1c8:	2b00      	cmp	r3, #0
 800d1ca:	d00a      	beq.n	800d1e2 <vPortFree+0x62>
	__asm volatile
 800d1cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1d0:	f383 8811 	msr	BASEPRI, r3
 800d1d4:	f3bf 8f6f 	isb	sy
 800d1d8:	f3bf 8f4f 	dsb	sy
 800d1dc:	60bb      	str	r3, [r7, #8]
}
 800d1de:	bf00      	nop
 800d1e0:	e7fe      	b.n	800d1e0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d1e2:	693b      	ldr	r3, [r7, #16]
 800d1e4:	685a      	ldr	r2, [r3, #4]
 800d1e6:	4b14      	ldr	r3, [pc, #80]	; (800d238 <vPortFree+0xb8>)
 800d1e8:	681b      	ldr	r3, [r3, #0]
 800d1ea:	4013      	ands	r3, r2
 800d1ec:	2b00      	cmp	r3, #0
 800d1ee:	d01e      	beq.n	800d22e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d1f0:	693b      	ldr	r3, [r7, #16]
 800d1f2:	681b      	ldr	r3, [r3, #0]
 800d1f4:	2b00      	cmp	r3, #0
 800d1f6:	d11a      	bne.n	800d22e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d1f8:	693b      	ldr	r3, [r7, #16]
 800d1fa:	685a      	ldr	r2, [r3, #4]
 800d1fc:	4b0e      	ldr	r3, [pc, #56]	; (800d238 <vPortFree+0xb8>)
 800d1fe:	681b      	ldr	r3, [r3, #0]
 800d200:	43db      	mvns	r3, r3
 800d202:	401a      	ands	r2, r3
 800d204:	693b      	ldr	r3, [r7, #16]
 800d206:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d208:	f7fe fb82 	bl	800b910 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d20c:	693b      	ldr	r3, [r7, #16]
 800d20e:	685a      	ldr	r2, [r3, #4]
 800d210:	4b0a      	ldr	r3, [pc, #40]	; (800d23c <vPortFree+0xbc>)
 800d212:	681b      	ldr	r3, [r3, #0]
 800d214:	4413      	add	r3, r2
 800d216:	4a09      	ldr	r2, [pc, #36]	; (800d23c <vPortFree+0xbc>)
 800d218:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d21a:	6938      	ldr	r0, [r7, #16]
 800d21c:	f000 f874 	bl	800d308 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800d220:	4b07      	ldr	r3, [pc, #28]	; (800d240 <vPortFree+0xc0>)
 800d222:	681b      	ldr	r3, [r3, #0]
 800d224:	3301      	adds	r3, #1
 800d226:	4a06      	ldr	r2, [pc, #24]	; (800d240 <vPortFree+0xc0>)
 800d228:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800d22a:	f7fe fb7f 	bl	800b92c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d22e:	bf00      	nop
 800d230:	3718      	adds	r7, #24
 800d232:	46bd      	mov	sp, r7
 800d234:	bd80      	pop	{r7, pc}
 800d236:	bf00      	nop
 800d238:	200050b8 	.word	0x200050b8
 800d23c:	200050a8 	.word	0x200050a8
 800d240:	200050b4 	.word	0x200050b4

0800d244 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d244:	b480      	push	{r7}
 800d246:	b085      	sub	sp, #20
 800d248:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d24a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800d24e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d250:	4b27      	ldr	r3, [pc, #156]	; (800d2f0 <prvHeapInit+0xac>)
 800d252:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d254:	68fb      	ldr	r3, [r7, #12]
 800d256:	f003 0307 	and.w	r3, r3, #7
 800d25a:	2b00      	cmp	r3, #0
 800d25c:	d00c      	beq.n	800d278 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d25e:	68fb      	ldr	r3, [r7, #12]
 800d260:	3307      	adds	r3, #7
 800d262:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d264:	68fb      	ldr	r3, [r7, #12]
 800d266:	f023 0307 	bic.w	r3, r3, #7
 800d26a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d26c:	68ba      	ldr	r2, [r7, #8]
 800d26e:	68fb      	ldr	r3, [r7, #12]
 800d270:	1ad3      	subs	r3, r2, r3
 800d272:	4a1f      	ldr	r2, [pc, #124]	; (800d2f0 <prvHeapInit+0xac>)
 800d274:	4413      	add	r3, r2
 800d276:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d278:	68fb      	ldr	r3, [r7, #12]
 800d27a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d27c:	4a1d      	ldr	r2, [pc, #116]	; (800d2f4 <prvHeapInit+0xb0>)
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d282:	4b1c      	ldr	r3, [pc, #112]	; (800d2f4 <prvHeapInit+0xb0>)
 800d284:	2200      	movs	r2, #0
 800d286:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	68ba      	ldr	r2, [r7, #8]
 800d28c:	4413      	add	r3, r2
 800d28e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d290:	2208      	movs	r2, #8
 800d292:	68fb      	ldr	r3, [r7, #12]
 800d294:	1a9b      	subs	r3, r3, r2
 800d296:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d298:	68fb      	ldr	r3, [r7, #12]
 800d29a:	f023 0307 	bic.w	r3, r3, #7
 800d29e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d2a0:	68fb      	ldr	r3, [r7, #12]
 800d2a2:	4a15      	ldr	r2, [pc, #84]	; (800d2f8 <prvHeapInit+0xb4>)
 800d2a4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d2a6:	4b14      	ldr	r3, [pc, #80]	; (800d2f8 <prvHeapInit+0xb4>)
 800d2a8:	681b      	ldr	r3, [r3, #0]
 800d2aa:	2200      	movs	r2, #0
 800d2ac:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d2ae:	4b12      	ldr	r3, [pc, #72]	; (800d2f8 <prvHeapInit+0xb4>)
 800d2b0:	681b      	ldr	r3, [r3, #0]
 800d2b2:	2200      	movs	r2, #0
 800d2b4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d2ba:	683b      	ldr	r3, [r7, #0]
 800d2bc:	68fa      	ldr	r2, [r7, #12]
 800d2be:	1ad2      	subs	r2, r2, r3
 800d2c0:	683b      	ldr	r3, [r7, #0]
 800d2c2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d2c4:	4b0c      	ldr	r3, [pc, #48]	; (800d2f8 <prvHeapInit+0xb4>)
 800d2c6:	681a      	ldr	r2, [r3, #0]
 800d2c8:	683b      	ldr	r3, [r7, #0]
 800d2ca:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d2cc:	683b      	ldr	r3, [r7, #0]
 800d2ce:	685b      	ldr	r3, [r3, #4]
 800d2d0:	4a0a      	ldr	r2, [pc, #40]	; (800d2fc <prvHeapInit+0xb8>)
 800d2d2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d2d4:	683b      	ldr	r3, [r7, #0]
 800d2d6:	685b      	ldr	r3, [r3, #4]
 800d2d8:	4a09      	ldr	r2, [pc, #36]	; (800d300 <prvHeapInit+0xbc>)
 800d2da:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d2dc:	4b09      	ldr	r3, [pc, #36]	; (800d304 <prvHeapInit+0xc0>)
 800d2de:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800d2e2:	601a      	str	r2, [r3, #0]
}
 800d2e4:	bf00      	nop
 800d2e6:	3714      	adds	r7, #20
 800d2e8:	46bd      	mov	sp, r7
 800d2ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2ee:	4770      	bx	lr
 800d2f0:	2000149c 	.word	0x2000149c
 800d2f4:	2000509c 	.word	0x2000509c
 800d2f8:	200050a4 	.word	0x200050a4
 800d2fc:	200050ac 	.word	0x200050ac
 800d300:	200050a8 	.word	0x200050a8
 800d304:	200050b8 	.word	0x200050b8

0800d308 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d308:	b480      	push	{r7}
 800d30a:	b085      	sub	sp, #20
 800d30c:	af00      	add	r7, sp, #0
 800d30e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d310:	4b28      	ldr	r3, [pc, #160]	; (800d3b4 <prvInsertBlockIntoFreeList+0xac>)
 800d312:	60fb      	str	r3, [r7, #12]
 800d314:	e002      	b.n	800d31c <prvInsertBlockIntoFreeList+0x14>
 800d316:	68fb      	ldr	r3, [r7, #12]
 800d318:	681b      	ldr	r3, [r3, #0]
 800d31a:	60fb      	str	r3, [r7, #12]
 800d31c:	68fb      	ldr	r3, [r7, #12]
 800d31e:	681b      	ldr	r3, [r3, #0]
 800d320:	687a      	ldr	r2, [r7, #4]
 800d322:	429a      	cmp	r2, r3
 800d324:	d8f7      	bhi.n	800d316 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d326:	68fb      	ldr	r3, [r7, #12]
 800d328:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d32a:	68fb      	ldr	r3, [r7, #12]
 800d32c:	685b      	ldr	r3, [r3, #4]
 800d32e:	68ba      	ldr	r2, [r7, #8]
 800d330:	4413      	add	r3, r2
 800d332:	687a      	ldr	r2, [r7, #4]
 800d334:	429a      	cmp	r2, r3
 800d336:	d108      	bne.n	800d34a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d338:	68fb      	ldr	r3, [r7, #12]
 800d33a:	685a      	ldr	r2, [r3, #4]
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	685b      	ldr	r3, [r3, #4]
 800d340:	441a      	add	r2, r3
 800d342:	68fb      	ldr	r3, [r7, #12]
 800d344:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d346:	68fb      	ldr	r3, [r7, #12]
 800d348:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	685b      	ldr	r3, [r3, #4]
 800d352:	68ba      	ldr	r2, [r7, #8]
 800d354:	441a      	add	r2, r3
 800d356:	68fb      	ldr	r3, [r7, #12]
 800d358:	681b      	ldr	r3, [r3, #0]
 800d35a:	429a      	cmp	r2, r3
 800d35c:	d118      	bne.n	800d390 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d35e:	68fb      	ldr	r3, [r7, #12]
 800d360:	681a      	ldr	r2, [r3, #0]
 800d362:	4b15      	ldr	r3, [pc, #84]	; (800d3b8 <prvInsertBlockIntoFreeList+0xb0>)
 800d364:	681b      	ldr	r3, [r3, #0]
 800d366:	429a      	cmp	r2, r3
 800d368:	d00d      	beq.n	800d386 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	685a      	ldr	r2, [r3, #4]
 800d36e:	68fb      	ldr	r3, [r7, #12]
 800d370:	681b      	ldr	r3, [r3, #0]
 800d372:	685b      	ldr	r3, [r3, #4]
 800d374:	441a      	add	r2, r3
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d37a:	68fb      	ldr	r3, [r7, #12]
 800d37c:	681b      	ldr	r3, [r3, #0]
 800d37e:	681a      	ldr	r2, [r3, #0]
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	601a      	str	r2, [r3, #0]
 800d384:	e008      	b.n	800d398 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d386:	4b0c      	ldr	r3, [pc, #48]	; (800d3b8 <prvInsertBlockIntoFreeList+0xb0>)
 800d388:	681a      	ldr	r2, [r3, #0]
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	601a      	str	r2, [r3, #0]
 800d38e:	e003      	b.n	800d398 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d390:	68fb      	ldr	r3, [r7, #12]
 800d392:	681a      	ldr	r2, [r3, #0]
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d398:	68fa      	ldr	r2, [r7, #12]
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	429a      	cmp	r2, r3
 800d39e:	d002      	beq.n	800d3a6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d3a0:	68fb      	ldr	r3, [r7, #12]
 800d3a2:	687a      	ldr	r2, [r7, #4]
 800d3a4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d3a6:	bf00      	nop
 800d3a8:	3714      	adds	r7, #20
 800d3aa:	46bd      	mov	sp, r7
 800d3ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3b0:	4770      	bx	lr
 800d3b2:	bf00      	nop
 800d3b4:	2000509c 	.word	0x2000509c
 800d3b8:	200050a4 	.word	0x200050a4

0800d3bc <__errno>:
 800d3bc:	4b01      	ldr	r3, [pc, #4]	; (800d3c4 <__errno+0x8>)
 800d3be:	6818      	ldr	r0, [r3, #0]
 800d3c0:	4770      	bx	lr
 800d3c2:	bf00      	nop
 800d3c4:	200000d0 	.word	0x200000d0

0800d3c8 <__libc_init_array>:
 800d3c8:	b570      	push	{r4, r5, r6, lr}
 800d3ca:	4d0d      	ldr	r5, [pc, #52]	; (800d400 <__libc_init_array+0x38>)
 800d3cc:	4c0d      	ldr	r4, [pc, #52]	; (800d404 <__libc_init_array+0x3c>)
 800d3ce:	1b64      	subs	r4, r4, r5
 800d3d0:	10a4      	asrs	r4, r4, #2
 800d3d2:	2600      	movs	r6, #0
 800d3d4:	42a6      	cmp	r6, r4
 800d3d6:	d109      	bne.n	800d3ec <__libc_init_array+0x24>
 800d3d8:	4d0b      	ldr	r5, [pc, #44]	; (800d408 <__libc_init_array+0x40>)
 800d3da:	4c0c      	ldr	r4, [pc, #48]	; (800d40c <__libc_init_array+0x44>)
 800d3dc:	f005 fc1c 	bl	8012c18 <_init>
 800d3e0:	1b64      	subs	r4, r4, r5
 800d3e2:	10a4      	asrs	r4, r4, #2
 800d3e4:	2600      	movs	r6, #0
 800d3e6:	42a6      	cmp	r6, r4
 800d3e8:	d105      	bne.n	800d3f6 <__libc_init_array+0x2e>
 800d3ea:	bd70      	pop	{r4, r5, r6, pc}
 800d3ec:	f855 3b04 	ldr.w	r3, [r5], #4
 800d3f0:	4798      	blx	r3
 800d3f2:	3601      	adds	r6, #1
 800d3f4:	e7ee      	b.n	800d3d4 <__libc_init_array+0xc>
 800d3f6:	f855 3b04 	ldr.w	r3, [r5], #4
 800d3fa:	4798      	blx	r3
 800d3fc:	3601      	adds	r6, #1
 800d3fe:	e7f2      	b.n	800d3e6 <__libc_init_array+0x1e>
 800d400:	080135e0 	.word	0x080135e0
 800d404:	080135e0 	.word	0x080135e0
 800d408:	080135e0 	.word	0x080135e0
 800d40c:	080135e4 	.word	0x080135e4

0800d410 <memcpy>:
 800d410:	440a      	add	r2, r1
 800d412:	4291      	cmp	r1, r2
 800d414:	f100 33ff 	add.w	r3, r0, #4294967295
 800d418:	d100      	bne.n	800d41c <memcpy+0xc>
 800d41a:	4770      	bx	lr
 800d41c:	b510      	push	{r4, lr}
 800d41e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d422:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d426:	4291      	cmp	r1, r2
 800d428:	d1f9      	bne.n	800d41e <memcpy+0xe>
 800d42a:	bd10      	pop	{r4, pc}

0800d42c <memset>:
 800d42c:	4402      	add	r2, r0
 800d42e:	4603      	mov	r3, r0
 800d430:	4293      	cmp	r3, r2
 800d432:	d100      	bne.n	800d436 <memset+0xa>
 800d434:	4770      	bx	lr
 800d436:	f803 1b01 	strb.w	r1, [r3], #1
 800d43a:	e7f9      	b.n	800d430 <memset+0x4>

0800d43c <__cvt>:
 800d43c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d440:	ec55 4b10 	vmov	r4, r5, d0
 800d444:	2d00      	cmp	r5, #0
 800d446:	460e      	mov	r6, r1
 800d448:	4619      	mov	r1, r3
 800d44a:	462b      	mov	r3, r5
 800d44c:	bfbb      	ittet	lt
 800d44e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800d452:	461d      	movlt	r5, r3
 800d454:	2300      	movge	r3, #0
 800d456:	232d      	movlt	r3, #45	; 0x2d
 800d458:	700b      	strb	r3, [r1, #0]
 800d45a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d45c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800d460:	4691      	mov	r9, r2
 800d462:	f023 0820 	bic.w	r8, r3, #32
 800d466:	bfbc      	itt	lt
 800d468:	4622      	movlt	r2, r4
 800d46a:	4614      	movlt	r4, r2
 800d46c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800d470:	d005      	beq.n	800d47e <__cvt+0x42>
 800d472:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800d476:	d100      	bne.n	800d47a <__cvt+0x3e>
 800d478:	3601      	adds	r6, #1
 800d47a:	2102      	movs	r1, #2
 800d47c:	e000      	b.n	800d480 <__cvt+0x44>
 800d47e:	2103      	movs	r1, #3
 800d480:	ab03      	add	r3, sp, #12
 800d482:	9301      	str	r3, [sp, #4]
 800d484:	ab02      	add	r3, sp, #8
 800d486:	9300      	str	r3, [sp, #0]
 800d488:	ec45 4b10 	vmov	d0, r4, r5
 800d48c:	4653      	mov	r3, sl
 800d48e:	4632      	mov	r2, r6
 800d490:	f001 fe56 	bl	800f140 <_dtoa_r>
 800d494:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800d498:	4607      	mov	r7, r0
 800d49a:	d102      	bne.n	800d4a2 <__cvt+0x66>
 800d49c:	f019 0f01 	tst.w	r9, #1
 800d4a0:	d022      	beq.n	800d4e8 <__cvt+0xac>
 800d4a2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800d4a6:	eb07 0906 	add.w	r9, r7, r6
 800d4aa:	d110      	bne.n	800d4ce <__cvt+0x92>
 800d4ac:	783b      	ldrb	r3, [r7, #0]
 800d4ae:	2b30      	cmp	r3, #48	; 0x30
 800d4b0:	d10a      	bne.n	800d4c8 <__cvt+0x8c>
 800d4b2:	2200      	movs	r2, #0
 800d4b4:	2300      	movs	r3, #0
 800d4b6:	4620      	mov	r0, r4
 800d4b8:	4629      	mov	r1, r5
 800d4ba:	f7f3 fb1d 	bl	8000af8 <__aeabi_dcmpeq>
 800d4be:	b918      	cbnz	r0, 800d4c8 <__cvt+0x8c>
 800d4c0:	f1c6 0601 	rsb	r6, r6, #1
 800d4c4:	f8ca 6000 	str.w	r6, [sl]
 800d4c8:	f8da 3000 	ldr.w	r3, [sl]
 800d4cc:	4499      	add	r9, r3
 800d4ce:	2200      	movs	r2, #0
 800d4d0:	2300      	movs	r3, #0
 800d4d2:	4620      	mov	r0, r4
 800d4d4:	4629      	mov	r1, r5
 800d4d6:	f7f3 fb0f 	bl	8000af8 <__aeabi_dcmpeq>
 800d4da:	b108      	cbz	r0, 800d4e0 <__cvt+0xa4>
 800d4dc:	f8cd 900c 	str.w	r9, [sp, #12]
 800d4e0:	2230      	movs	r2, #48	; 0x30
 800d4e2:	9b03      	ldr	r3, [sp, #12]
 800d4e4:	454b      	cmp	r3, r9
 800d4e6:	d307      	bcc.n	800d4f8 <__cvt+0xbc>
 800d4e8:	9b03      	ldr	r3, [sp, #12]
 800d4ea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d4ec:	1bdb      	subs	r3, r3, r7
 800d4ee:	4638      	mov	r0, r7
 800d4f0:	6013      	str	r3, [r2, #0]
 800d4f2:	b004      	add	sp, #16
 800d4f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d4f8:	1c59      	adds	r1, r3, #1
 800d4fa:	9103      	str	r1, [sp, #12]
 800d4fc:	701a      	strb	r2, [r3, #0]
 800d4fe:	e7f0      	b.n	800d4e2 <__cvt+0xa6>

0800d500 <__exponent>:
 800d500:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d502:	4603      	mov	r3, r0
 800d504:	2900      	cmp	r1, #0
 800d506:	bfb8      	it	lt
 800d508:	4249      	neglt	r1, r1
 800d50a:	f803 2b02 	strb.w	r2, [r3], #2
 800d50e:	bfb4      	ite	lt
 800d510:	222d      	movlt	r2, #45	; 0x2d
 800d512:	222b      	movge	r2, #43	; 0x2b
 800d514:	2909      	cmp	r1, #9
 800d516:	7042      	strb	r2, [r0, #1]
 800d518:	dd2a      	ble.n	800d570 <__exponent+0x70>
 800d51a:	f10d 0407 	add.w	r4, sp, #7
 800d51e:	46a4      	mov	ip, r4
 800d520:	270a      	movs	r7, #10
 800d522:	46a6      	mov	lr, r4
 800d524:	460a      	mov	r2, r1
 800d526:	fb91 f6f7 	sdiv	r6, r1, r7
 800d52a:	fb07 1516 	mls	r5, r7, r6, r1
 800d52e:	3530      	adds	r5, #48	; 0x30
 800d530:	2a63      	cmp	r2, #99	; 0x63
 800d532:	f104 34ff 	add.w	r4, r4, #4294967295
 800d536:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800d53a:	4631      	mov	r1, r6
 800d53c:	dcf1      	bgt.n	800d522 <__exponent+0x22>
 800d53e:	3130      	adds	r1, #48	; 0x30
 800d540:	f1ae 0502 	sub.w	r5, lr, #2
 800d544:	f804 1c01 	strb.w	r1, [r4, #-1]
 800d548:	1c44      	adds	r4, r0, #1
 800d54a:	4629      	mov	r1, r5
 800d54c:	4561      	cmp	r1, ip
 800d54e:	d30a      	bcc.n	800d566 <__exponent+0x66>
 800d550:	f10d 0209 	add.w	r2, sp, #9
 800d554:	eba2 020e 	sub.w	r2, r2, lr
 800d558:	4565      	cmp	r5, ip
 800d55a:	bf88      	it	hi
 800d55c:	2200      	movhi	r2, #0
 800d55e:	4413      	add	r3, r2
 800d560:	1a18      	subs	r0, r3, r0
 800d562:	b003      	add	sp, #12
 800d564:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d566:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d56a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800d56e:	e7ed      	b.n	800d54c <__exponent+0x4c>
 800d570:	2330      	movs	r3, #48	; 0x30
 800d572:	3130      	adds	r1, #48	; 0x30
 800d574:	7083      	strb	r3, [r0, #2]
 800d576:	70c1      	strb	r1, [r0, #3]
 800d578:	1d03      	adds	r3, r0, #4
 800d57a:	e7f1      	b.n	800d560 <__exponent+0x60>

0800d57c <_printf_float>:
 800d57c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d580:	ed2d 8b02 	vpush	{d8}
 800d584:	b08d      	sub	sp, #52	; 0x34
 800d586:	460c      	mov	r4, r1
 800d588:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800d58c:	4616      	mov	r6, r2
 800d58e:	461f      	mov	r7, r3
 800d590:	4605      	mov	r5, r0
 800d592:	f002 ff33 	bl	80103fc <_localeconv_r>
 800d596:	f8d0 a000 	ldr.w	sl, [r0]
 800d59a:	4650      	mov	r0, sl
 800d59c:	f7f2 fe2a 	bl	80001f4 <strlen>
 800d5a0:	2300      	movs	r3, #0
 800d5a2:	930a      	str	r3, [sp, #40]	; 0x28
 800d5a4:	6823      	ldr	r3, [r4, #0]
 800d5a6:	9305      	str	r3, [sp, #20]
 800d5a8:	f8d8 3000 	ldr.w	r3, [r8]
 800d5ac:	f894 b018 	ldrb.w	fp, [r4, #24]
 800d5b0:	3307      	adds	r3, #7
 800d5b2:	f023 0307 	bic.w	r3, r3, #7
 800d5b6:	f103 0208 	add.w	r2, r3, #8
 800d5ba:	f8c8 2000 	str.w	r2, [r8]
 800d5be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5c2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800d5c6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800d5ca:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800d5ce:	9307      	str	r3, [sp, #28]
 800d5d0:	f8cd 8018 	str.w	r8, [sp, #24]
 800d5d4:	ee08 0a10 	vmov	s16, r0
 800d5d8:	4b9f      	ldr	r3, [pc, #636]	; (800d858 <_printf_float+0x2dc>)
 800d5da:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d5de:	f04f 32ff 	mov.w	r2, #4294967295
 800d5e2:	f7f3 fabb 	bl	8000b5c <__aeabi_dcmpun>
 800d5e6:	bb88      	cbnz	r0, 800d64c <_printf_float+0xd0>
 800d5e8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d5ec:	4b9a      	ldr	r3, [pc, #616]	; (800d858 <_printf_float+0x2dc>)
 800d5ee:	f04f 32ff 	mov.w	r2, #4294967295
 800d5f2:	f7f3 fa95 	bl	8000b20 <__aeabi_dcmple>
 800d5f6:	bb48      	cbnz	r0, 800d64c <_printf_float+0xd0>
 800d5f8:	2200      	movs	r2, #0
 800d5fa:	2300      	movs	r3, #0
 800d5fc:	4640      	mov	r0, r8
 800d5fe:	4649      	mov	r1, r9
 800d600:	f7f3 fa84 	bl	8000b0c <__aeabi_dcmplt>
 800d604:	b110      	cbz	r0, 800d60c <_printf_float+0x90>
 800d606:	232d      	movs	r3, #45	; 0x2d
 800d608:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d60c:	4b93      	ldr	r3, [pc, #588]	; (800d85c <_printf_float+0x2e0>)
 800d60e:	4894      	ldr	r0, [pc, #592]	; (800d860 <_printf_float+0x2e4>)
 800d610:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800d614:	bf94      	ite	ls
 800d616:	4698      	movls	r8, r3
 800d618:	4680      	movhi	r8, r0
 800d61a:	2303      	movs	r3, #3
 800d61c:	6123      	str	r3, [r4, #16]
 800d61e:	9b05      	ldr	r3, [sp, #20]
 800d620:	f023 0204 	bic.w	r2, r3, #4
 800d624:	6022      	str	r2, [r4, #0]
 800d626:	f04f 0900 	mov.w	r9, #0
 800d62a:	9700      	str	r7, [sp, #0]
 800d62c:	4633      	mov	r3, r6
 800d62e:	aa0b      	add	r2, sp, #44	; 0x2c
 800d630:	4621      	mov	r1, r4
 800d632:	4628      	mov	r0, r5
 800d634:	f000 f9d8 	bl	800d9e8 <_printf_common>
 800d638:	3001      	adds	r0, #1
 800d63a:	f040 8090 	bne.w	800d75e <_printf_float+0x1e2>
 800d63e:	f04f 30ff 	mov.w	r0, #4294967295
 800d642:	b00d      	add	sp, #52	; 0x34
 800d644:	ecbd 8b02 	vpop	{d8}
 800d648:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d64c:	4642      	mov	r2, r8
 800d64e:	464b      	mov	r3, r9
 800d650:	4640      	mov	r0, r8
 800d652:	4649      	mov	r1, r9
 800d654:	f7f3 fa82 	bl	8000b5c <__aeabi_dcmpun>
 800d658:	b140      	cbz	r0, 800d66c <_printf_float+0xf0>
 800d65a:	464b      	mov	r3, r9
 800d65c:	2b00      	cmp	r3, #0
 800d65e:	bfbc      	itt	lt
 800d660:	232d      	movlt	r3, #45	; 0x2d
 800d662:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800d666:	487f      	ldr	r0, [pc, #508]	; (800d864 <_printf_float+0x2e8>)
 800d668:	4b7f      	ldr	r3, [pc, #508]	; (800d868 <_printf_float+0x2ec>)
 800d66a:	e7d1      	b.n	800d610 <_printf_float+0x94>
 800d66c:	6863      	ldr	r3, [r4, #4]
 800d66e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800d672:	9206      	str	r2, [sp, #24]
 800d674:	1c5a      	adds	r2, r3, #1
 800d676:	d13f      	bne.n	800d6f8 <_printf_float+0x17c>
 800d678:	2306      	movs	r3, #6
 800d67a:	6063      	str	r3, [r4, #4]
 800d67c:	9b05      	ldr	r3, [sp, #20]
 800d67e:	6861      	ldr	r1, [r4, #4]
 800d680:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800d684:	2300      	movs	r3, #0
 800d686:	9303      	str	r3, [sp, #12]
 800d688:	ab0a      	add	r3, sp, #40	; 0x28
 800d68a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800d68e:	ab09      	add	r3, sp, #36	; 0x24
 800d690:	ec49 8b10 	vmov	d0, r8, r9
 800d694:	9300      	str	r3, [sp, #0]
 800d696:	6022      	str	r2, [r4, #0]
 800d698:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800d69c:	4628      	mov	r0, r5
 800d69e:	f7ff fecd 	bl	800d43c <__cvt>
 800d6a2:	9b06      	ldr	r3, [sp, #24]
 800d6a4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d6a6:	2b47      	cmp	r3, #71	; 0x47
 800d6a8:	4680      	mov	r8, r0
 800d6aa:	d108      	bne.n	800d6be <_printf_float+0x142>
 800d6ac:	1cc8      	adds	r0, r1, #3
 800d6ae:	db02      	blt.n	800d6b6 <_printf_float+0x13a>
 800d6b0:	6863      	ldr	r3, [r4, #4]
 800d6b2:	4299      	cmp	r1, r3
 800d6b4:	dd41      	ble.n	800d73a <_printf_float+0x1be>
 800d6b6:	f1ab 0b02 	sub.w	fp, fp, #2
 800d6ba:	fa5f fb8b 	uxtb.w	fp, fp
 800d6be:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800d6c2:	d820      	bhi.n	800d706 <_printf_float+0x18a>
 800d6c4:	3901      	subs	r1, #1
 800d6c6:	465a      	mov	r2, fp
 800d6c8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800d6cc:	9109      	str	r1, [sp, #36]	; 0x24
 800d6ce:	f7ff ff17 	bl	800d500 <__exponent>
 800d6d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d6d4:	1813      	adds	r3, r2, r0
 800d6d6:	2a01      	cmp	r2, #1
 800d6d8:	4681      	mov	r9, r0
 800d6da:	6123      	str	r3, [r4, #16]
 800d6dc:	dc02      	bgt.n	800d6e4 <_printf_float+0x168>
 800d6de:	6822      	ldr	r2, [r4, #0]
 800d6e0:	07d2      	lsls	r2, r2, #31
 800d6e2:	d501      	bpl.n	800d6e8 <_printf_float+0x16c>
 800d6e4:	3301      	adds	r3, #1
 800d6e6:	6123      	str	r3, [r4, #16]
 800d6e8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800d6ec:	2b00      	cmp	r3, #0
 800d6ee:	d09c      	beq.n	800d62a <_printf_float+0xae>
 800d6f0:	232d      	movs	r3, #45	; 0x2d
 800d6f2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d6f6:	e798      	b.n	800d62a <_printf_float+0xae>
 800d6f8:	9a06      	ldr	r2, [sp, #24]
 800d6fa:	2a47      	cmp	r2, #71	; 0x47
 800d6fc:	d1be      	bne.n	800d67c <_printf_float+0x100>
 800d6fe:	2b00      	cmp	r3, #0
 800d700:	d1bc      	bne.n	800d67c <_printf_float+0x100>
 800d702:	2301      	movs	r3, #1
 800d704:	e7b9      	b.n	800d67a <_printf_float+0xfe>
 800d706:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800d70a:	d118      	bne.n	800d73e <_printf_float+0x1c2>
 800d70c:	2900      	cmp	r1, #0
 800d70e:	6863      	ldr	r3, [r4, #4]
 800d710:	dd0b      	ble.n	800d72a <_printf_float+0x1ae>
 800d712:	6121      	str	r1, [r4, #16]
 800d714:	b913      	cbnz	r3, 800d71c <_printf_float+0x1a0>
 800d716:	6822      	ldr	r2, [r4, #0]
 800d718:	07d0      	lsls	r0, r2, #31
 800d71a:	d502      	bpl.n	800d722 <_printf_float+0x1a6>
 800d71c:	3301      	adds	r3, #1
 800d71e:	440b      	add	r3, r1
 800d720:	6123      	str	r3, [r4, #16]
 800d722:	65a1      	str	r1, [r4, #88]	; 0x58
 800d724:	f04f 0900 	mov.w	r9, #0
 800d728:	e7de      	b.n	800d6e8 <_printf_float+0x16c>
 800d72a:	b913      	cbnz	r3, 800d732 <_printf_float+0x1b6>
 800d72c:	6822      	ldr	r2, [r4, #0]
 800d72e:	07d2      	lsls	r2, r2, #31
 800d730:	d501      	bpl.n	800d736 <_printf_float+0x1ba>
 800d732:	3302      	adds	r3, #2
 800d734:	e7f4      	b.n	800d720 <_printf_float+0x1a4>
 800d736:	2301      	movs	r3, #1
 800d738:	e7f2      	b.n	800d720 <_printf_float+0x1a4>
 800d73a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800d73e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d740:	4299      	cmp	r1, r3
 800d742:	db05      	blt.n	800d750 <_printf_float+0x1d4>
 800d744:	6823      	ldr	r3, [r4, #0]
 800d746:	6121      	str	r1, [r4, #16]
 800d748:	07d8      	lsls	r0, r3, #31
 800d74a:	d5ea      	bpl.n	800d722 <_printf_float+0x1a6>
 800d74c:	1c4b      	adds	r3, r1, #1
 800d74e:	e7e7      	b.n	800d720 <_printf_float+0x1a4>
 800d750:	2900      	cmp	r1, #0
 800d752:	bfd4      	ite	le
 800d754:	f1c1 0202 	rsble	r2, r1, #2
 800d758:	2201      	movgt	r2, #1
 800d75a:	4413      	add	r3, r2
 800d75c:	e7e0      	b.n	800d720 <_printf_float+0x1a4>
 800d75e:	6823      	ldr	r3, [r4, #0]
 800d760:	055a      	lsls	r2, r3, #21
 800d762:	d407      	bmi.n	800d774 <_printf_float+0x1f8>
 800d764:	6923      	ldr	r3, [r4, #16]
 800d766:	4642      	mov	r2, r8
 800d768:	4631      	mov	r1, r6
 800d76a:	4628      	mov	r0, r5
 800d76c:	47b8      	blx	r7
 800d76e:	3001      	adds	r0, #1
 800d770:	d12c      	bne.n	800d7cc <_printf_float+0x250>
 800d772:	e764      	b.n	800d63e <_printf_float+0xc2>
 800d774:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800d778:	f240 80e0 	bls.w	800d93c <_printf_float+0x3c0>
 800d77c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800d780:	2200      	movs	r2, #0
 800d782:	2300      	movs	r3, #0
 800d784:	f7f3 f9b8 	bl	8000af8 <__aeabi_dcmpeq>
 800d788:	2800      	cmp	r0, #0
 800d78a:	d034      	beq.n	800d7f6 <_printf_float+0x27a>
 800d78c:	4a37      	ldr	r2, [pc, #220]	; (800d86c <_printf_float+0x2f0>)
 800d78e:	2301      	movs	r3, #1
 800d790:	4631      	mov	r1, r6
 800d792:	4628      	mov	r0, r5
 800d794:	47b8      	blx	r7
 800d796:	3001      	adds	r0, #1
 800d798:	f43f af51 	beq.w	800d63e <_printf_float+0xc2>
 800d79c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d7a0:	429a      	cmp	r2, r3
 800d7a2:	db02      	blt.n	800d7aa <_printf_float+0x22e>
 800d7a4:	6823      	ldr	r3, [r4, #0]
 800d7a6:	07d8      	lsls	r0, r3, #31
 800d7a8:	d510      	bpl.n	800d7cc <_printf_float+0x250>
 800d7aa:	ee18 3a10 	vmov	r3, s16
 800d7ae:	4652      	mov	r2, sl
 800d7b0:	4631      	mov	r1, r6
 800d7b2:	4628      	mov	r0, r5
 800d7b4:	47b8      	blx	r7
 800d7b6:	3001      	adds	r0, #1
 800d7b8:	f43f af41 	beq.w	800d63e <_printf_float+0xc2>
 800d7bc:	f04f 0800 	mov.w	r8, #0
 800d7c0:	f104 091a 	add.w	r9, r4, #26
 800d7c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d7c6:	3b01      	subs	r3, #1
 800d7c8:	4543      	cmp	r3, r8
 800d7ca:	dc09      	bgt.n	800d7e0 <_printf_float+0x264>
 800d7cc:	6823      	ldr	r3, [r4, #0]
 800d7ce:	079b      	lsls	r3, r3, #30
 800d7d0:	f100 8105 	bmi.w	800d9de <_printf_float+0x462>
 800d7d4:	68e0      	ldr	r0, [r4, #12]
 800d7d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d7d8:	4298      	cmp	r0, r3
 800d7da:	bfb8      	it	lt
 800d7dc:	4618      	movlt	r0, r3
 800d7de:	e730      	b.n	800d642 <_printf_float+0xc6>
 800d7e0:	2301      	movs	r3, #1
 800d7e2:	464a      	mov	r2, r9
 800d7e4:	4631      	mov	r1, r6
 800d7e6:	4628      	mov	r0, r5
 800d7e8:	47b8      	blx	r7
 800d7ea:	3001      	adds	r0, #1
 800d7ec:	f43f af27 	beq.w	800d63e <_printf_float+0xc2>
 800d7f0:	f108 0801 	add.w	r8, r8, #1
 800d7f4:	e7e6      	b.n	800d7c4 <_printf_float+0x248>
 800d7f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d7f8:	2b00      	cmp	r3, #0
 800d7fa:	dc39      	bgt.n	800d870 <_printf_float+0x2f4>
 800d7fc:	4a1b      	ldr	r2, [pc, #108]	; (800d86c <_printf_float+0x2f0>)
 800d7fe:	2301      	movs	r3, #1
 800d800:	4631      	mov	r1, r6
 800d802:	4628      	mov	r0, r5
 800d804:	47b8      	blx	r7
 800d806:	3001      	adds	r0, #1
 800d808:	f43f af19 	beq.w	800d63e <_printf_float+0xc2>
 800d80c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d810:	4313      	orrs	r3, r2
 800d812:	d102      	bne.n	800d81a <_printf_float+0x29e>
 800d814:	6823      	ldr	r3, [r4, #0]
 800d816:	07d9      	lsls	r1, r3, #31
 800d818:	d5d8      	bpl.n	800d7cc <_printf_float+0x250>
 800d81a:	ee18 3a10 	vmov	r3, s16
 800d81e:	4652      	mov	r2, sl
 800d820:	4631      	mov	r1, r6
 800d822:	4628      	mov	r0, r5
 800d824:	47b8      	blx	r7
 800d826:	3001      	adds	r0, #1
 800d828:	f43f af09 	beq.w	800d63e <_printf_float+0xc2>
 800d82c:	f04f 0900 	mov.w	r9, #0
 800d830:	f104 0a1a 	add.w	sl, r4, #26
 800d834:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d836:	425b      	negs	r3, r3
 800d838:	454b      	cmp	r3, r9
 800d83a:	dc01      	bgt.n	800d840 <_printf_float+0x2c4>
 800d83c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d83e:	e792      	b.n	800d766 <_printf_float+0x1ea>
 800d840:	2301      	movs	r3, #1
 800d842:	4652      	mov	r2, sl
 800d844:	4631      	mov	r1, r6
 800d846:	4628      	mov	r0, r5
 800d848:	47b8      	blx	r7
 800d84a:	3001      	adds	r0, #1
 800d84c:	f43f aef7 	beq.w	800d63e <_printf_float+0xc2>
 800d850:	f109 0901 	add.w	r9, r9, #1
 800d854:	e7ee      	b.n	800d834 <_printf_float+0x2b8>
 800d856:	bf00      	nop
 800d858:	7fefffff 	.word	0x7fefffff
 800d85c:	080130b0 	.word	0x080130b0
 800d860:	080130b4 	.word	0x080130b4
 800d864:	080130bc 	.word	0x080130bc
 800d868:	080130b8 	.word	0x080130b8
 800d86c:	080134b1 	.word	0x080134b1
 800d870:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d872:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d874:	429a      	cmp	r2, r3
 800d876:	bfa8      	it	ge
 800d878:	461a      	movge	r2, r3
 800d87a:	2a00      	cmp	r2, #0
 800d87c:	4691      	mov	r9, r2
 800d87e:	dc37      	bgt.n	800d8f0 <_printf_float+0x374>
 800d880:	f04f 0b00 	mov.w	fp, #0
 800d884:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d888:	f104 021a 	add.w	r2, r4, #26
 800d88c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d88e:	9305      	str	r3, [sp, #20]
 800d890:	eba3 0309 	sub.w	r3, r3, r9
 800d894:	455b      	cmp	r3, fp
 800d896:	dc33      	bgt.n	800d900 <_printf_float+0x384>
 800d898:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d89c:	429a      	cmp	r2, r3
 800d89e:	db3b      	blt.n	800d918 <_printf_float+0x39c>
 800d8a0:	6823      	ldr	r3, [r4, #0]
 800d8a2:	07da      	lsls	r2, r3, #31
 800d8a4:	d438      	bmi.n	800d918 <_printf_float+0x39c>
 800d8a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d8a8:	9a05      	ldr	r2, [sp, #20]
 800d8aa:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d8ac:	1a9a      	subs	r2, r3, r2
 800d8ae:	eba3 0901 	sub.w	r9, r3, r1
 800d8b2:	4591      	cmp	r9, r2
 800d8b4:	bfa8      	it	ge
 800d8b6:	4691      	movge	r9, r2
 800d8b8:	f1b9 0f00 	cmp.w	r9, #0
 800d8bc:	dc35      	bgt.n	800d92a <_printf_float+0x3ae>
 800d8be:	f04f 0800 	mov.w	r8, #0
 800d8c2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d8c6:	f104 0a1a 	add.w	sl, r4, #26
 800d8ca:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d8ce:	1a9b      	subs	r3, r3, r2
 800d8d0:	eba3 0309 	sub.w	r3, r3, r9
 800d8d4:	4543      	cmp	r3, r8
 800d8d6:	f77f af79 	ble.w	800d7cc <_printf_float+0x250>
 800d8da:	2301      	movs	r3, #1
 800d8dc:	4652      	mov	r2, sl
 800d8de:	4631      	mov	r1, r6
 800d8e0:	4628      	mov	r0, r5
 800d8e2:	47b8      	blx	r7
 800d8e4:	3001      	adds	r0, #1
 800d8e6:	f43f aeaa 	beq.w	800d63e <_printf_float+0xc2>
 800d8ea:	f108 0801 	add.w	r8, r8, #1
 800d8ee:	e7ec      	b.n	800d8ca <_printf_float+0x34e>
 800d8f0:	4613      	mov	r3, r2
 800d8f2:	4631      	mov	r1, r6
 800d8f4:	4642      	mov	r2, r8
 800d8f6:	4628      	mov	r0, r5
 800d8f8:	47b8      	blx	r7
 800d8fa:	3001      	adds	r0, #1
 800d8fc:	d1c0      	bne.n	800d880 <_printf_float+0x304>
 800d8fe:	e69e      	b.n	800d63e <_printf_float+0xc2>
 800d900:	2301      	movs	r3, #1
 800d902:	4631      	mov	r1, r6
 800d904:	4628      	mov	r0, r5
 800d906:	9205      	str	r2, [sp, #20]
 800d908:	47b8      	blx	r7
 800d90a:	3001      	adds	r0, #1
 800d90c:	f43f ae97 	beq.w	800d63e <_printf_float+0xc2>
 800d910:	9a05      	ldr	r2, [sp, #20]
 800d912:	f10b 0b01 	add.w	fp, fp, #1
 800d916:	e7b9      	b.n	800d88c <_printf_float+0x310>
 800d918:	ee18 3a10 	vmov	r3, s16
 800d91c:	4652      	mov	r2, sl
 800d91e:	4631      	mov	r1, r6
 800d920:	4628      	mov	r0, r5
 800d922:	47b8      	blx	r7
 800d924:	3001      	adds	r0, #1
 800d926:	d1be      	bne.n	800d8a6 <_printf_float+0x32a>
 800d928:	e689      	b.n	800d63e <_printf_float+0xc2>
 800d92a:	9a05      	ldr	r2, [sp, #20]
 800d92c:	464b      	mov	r3, r9
 800d92e:	4442      	add	r2, r8
 800d930:	4631      	mov	r1, r6
 800d932:	4628      	mov	r0, r5
 800d934:	47b8      	blx	r7
 800d936:	3001      	adds	r0, #1
 800d938:	d1c1      	bne.n	800d8be <_printf_float+0x342>
 800d93a:	e680      	b.n	800d63e <_printf_float+0xc2>
 800d93c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d93e:	2a01      	cmp	r2, #1
 800d940:	dc01      	bgt.n	800d946 <_printf_float+0x3ca>
 800d942:	07db      	lsls	r3, r3, #31
 800d944:	d538      	bpl.n	800d9b8 <_printf_float+0x43c>
 800d946:	2301      	movs	r3, #1
 800d948:	4642      	mov	r2, r8
 800d94a:	4631      	mov	r1, r6
 800d94c:	4628      	mov	r0, r5
 800d94e:	47b8      	blx	r7
 800d950:	3001      	adds	r0, #1
 800d952:	f43f ae74 	beq.w	800d63e <_printf_float+0xc2>
 800d956:	ee18 3a10 	vmov	r3, s16
 800d95a:	4652      	mov	r2, sl
 800d95c:	4631      	mov	r1, r6
 800d95e:	4628      	mov	r0, r5
 800d960:	47b8      	blx	r7
 800d962:	3001      	adds	r0, #1
 800d964:	f43f ae6b 	beq.w	800d63e <_printf_float+0xc2>
 800d968:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800d96c:	2200      	movs	r2, #0
 800d96e:	2300      	movs	r3, #0
 800d970:	f7f3 f8c2 	bl	8000af8 <__aeabi_dcmpeq>
 800d974:	b9d8      	cbnz	r0, 800d9ae <_printf_float+0x432>
 800d976:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d978:	f108 0201 	add.w	r2, r8, #1
 800d97c:	3b01      	subs	r3, #1
 800d97e:	4631      	mov	r1, r6
 800d980:	4628      	mov	r0, r5
 800d982:	47b8      	blx	r7
 800d984:	3001      	adds	r0, #1
 800d986:	d10e      	bne.n	800d9a6 <_printf_float+0x42a>
 800d988:	e659      	b.n	800d63e <_printf_float+0xc2>
 800d98a:	2301      	movs	r3, #1
 800d98c:	4652      	mov	r2, sl
 800d98e:	4631      	mov	r1, r6
 800d990:	4628      	mov	r0, r5
 800d992:	47b8      	blx	r7
 800d994:	3001      	adds	r0, #1
 800d996:	f43f ae52 	beq.w	800d63e <_printf_float+0xc2>
 800d99a:	f108 0801 	add.w	r8, r8, #1
 800d99e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d9a0:	3b01      	subs	r3, #1
 800d9a2:	4543      	cmp	r3, r8
 800d9a4:	dcf1      	bgt.n	800d98a <_printf_float+0x40e>
 800d9a6:	464b      	mov	r3, r9
 800d9a8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800d9ac:	e6dc      	b.n	800d768 <_printf_float+0x1ec>
 800d9ae:	f04f 0800 	mov.w	r8, #0
 800d9b2:	f104 0a1a 	add.w	sl, r4, #26
 800d9b6:	e7f2      	b.n	800d99e <_printf_float+0x422>
 800d9b8:	2301      	movs	r3, #1
 800d9ba:	4642      	mov	r2, r8
 800d9bc:	e7df      	b.n	800d97e <_printf_float+0x402>
 800d9be:	2301      	movs	r3, #1
 800d9c0:	464a      	mov	r2, r9
 800d9c2:	4631      	mov	r1, r6
 800d9c4:	4628      	mov	r0, r5
 800d9c6:	47b8      	blx	r7
 800d9c8:	3001      	adds	r0, #1
 800d9ca:	f43f ae38 	beq.w	800d63e <_printf_float+0xc2>
 800d9ce:	f108 0801 	add.w	r8, r8, #1
 800d9d2:	68e3      	ldr	r3, [r4, #12]
 800d9d4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d9d6:	1a5b      	subs	r3, r3, r1
 800d9d8:	4543      	cmp	r3, r8
 800d9da:	dcf0      	bgt.n	800d9be <_printf_float+0x442>
 800d9dc:	e6fa      	b.n	800d7d4 <_printf_float+0x258>
 800d9de:	f04f 0800 	mov.w	r8, #0
 800d9e2:	f104 0919 	add.w	r9, r4, #25
 800d9e6:	e7f4      	b.n	800d9d2 <_printf_float+0x456>

0800d9e8 <_printf_common>:
 800d9e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d9ec:	4616      	mov	r6, r2
 800d9ee:	4699      	mov	r9, r3
 800d9f0:	688a      	ldr	r2, [r1, #8]
 800d9f2:	690b      	ldr	r3, [r1, #16]
 800d9f4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800d9f8:	4293      	cmp	r3, r2
 800d9fa:	bfb8      	it	lt
 800d9fc:	4613      	movlt	r3, r2
 800d9fe:	6033      	str	r3, [r6, #0]
 800da00:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800da04:	4607      	mov	r7, r0
 800da06:	460c      	mov	r4, r1
 800da08:	b10a      	cbz	r2, 800da0e <_printf_common+0x26>
 800da0a:	3301      	adds	r3, #1
 800da0c:	6033      	str	r3, [r6, #0]
 800da0e:	6823      	ldr	r3, [r4, #0]
 800da10:	0699      	lsls	r1, r3, #26
 800da12:	bf42      	ittt	mi
 800da14:	6833      	ldrmi	r3, [r6, #0]
 800da16:	3302      	addmi	r3, #2
 800da18:	6033      	strmi	r3, [r6, #0]
 800da1a:	6825      	ldr	r5, [r4, #0]
 800da1c:	f015 0506 	ands.w	r5, r5, #6
 800da20:	d106      	bne.n	800da30 <_printf_common+0x48>
 800da22:	f104 0a19 	add.w	sl, r4, #25
 800da26:	68e3      	ldr	r3, [r4, #12]
 800da28:	6832      	ldr	r2, [r6, #0]
 800da2a:	1a9b      	subs	r3, r3, r2
 800da2c:	42ab      	cmp	r3, r5
 800da2e:	dc26      	bgt.n	800da7e <_printf_common+0x96>
 800da30:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800da34:	1e13      	subs	r3, r2, #0
 800da36:	6822      	ldr	r2, [r4, #0]
 800da38:	bf18      	it	ne
 800da3a:	2301      	movne	r3, #1
 800da3c:	0692      	lsls	r2, r2, #26
 800da3e:	d42b      	bmi.n	800da98 <_printf_common+0xb0>
 800da40:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800da44:	4649      	mov	r1, r9
 800da46:	4638      	mov	r0, r7
 800da48:	47c0      	blx	r8
 800da4a:	3001      	adds	r0, #1
 800da4c:	d01e      	beq.n	800da8c <_printf_common+0xa4>
 800da4e:	6823      	ldr	r3, [r4, #0]
 800da50:	68e5      	ldr	r5, [r4, #12]
 800da52:	6832      	ldr	r2, [r6, #0]
 800da54:	f003 0306 	and.w	r3, r3, #6
 800da58:	2b04      	cmp	r3, #4
 800da5a:	bf08      	it	eq
 800da5c:	1aad      	subeq	r5, r5, r2
 800da5e:	68a3      	ldr	r3, [r4, #8]
 800da60:	6922      	ldr	r2, [r4, #16]
 800da62:	bf0c      	ite	eq
 800da64:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800da68:	2500      	movne	r5, #0
 800da6a:	4293      	cmp	r3, r2
 800da6c:	bfc4      	itt	gt
 800da6e:	1a9b      	subgt	r3, r3, r2
 800da70:	18ed      	addgt	r5, r5, r3
 800da72:	2600      	movs	r6, #0
 800da74:	341a      	adds	r4, #26
 800da76:	42b5      	cmp	r5, r6
 800da78:	d11a      	bne.n	800dab0 <_printf_common+0xc8>
 800da7a:	2000      	movs	r0, #0
 800da7c:	e008      	b.n	800da90 <_printf_common+0xa8>
 800da7e:	2301      	movs	r3, #1
 800da80:	4652      	mov	r2, sl
 800da82:	4649      	mov	r1, r9
 800da84:	4638      	mov	r0, r7
 800da86:	47c0      	blx	r8
 800da88:	3001      	adds	r0, #1
 800da8a:	d103      	bne.n	800da94 <_printf_common+0xac>
 800da8c:	f04f 30ff 	mov.w	r0, #4294967295
 800da90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800da94:	3501      	adds	r5, #1
 800da96:	e7c6      	b.n	800da26 <_printf_common+0x3e>
 800da98:	18e1      	adds	r1, r4, r3
 800da9a:	1c5a      	adds	r2, r3, #1
 800da9c:	2030      	movs	r0, #48	; 0x30
 800da9e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800daa2:	4422      	add	r2, r4
 800daa4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800daa8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800daac:	3302      	adds	r3, #2
 800daae:	e7c7      	b.n	800da40 <_printf_common+0x58>
 800dab0:	2301      	movs	r3, #1
 800dab2:	4622      	mov	r2, r4
 800dab4:	4649      	mov	r1, r9
 800dab6:	4638      	mov	r0, r7
 800dab8:	47c0      	blx	r8
 800daba:	3001      	adds	r0, #1
 800dabc:	d0e6      	beq.n	800da8c <_printf_common+0xa4>
 800dabe:	3601      	adds	r6, #1
 800dac0:	e7d9      	b.n	800da76 <_printf_common+0x8e>
	...

0800dac4 <_printf_i>:
 800dac4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800dac8:	7e0f      	ldrb	r7, [r1, #24]
 800daca:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800dacc:	2f78      	cmp	r7, #120	; 0x78
 800dace:	4691      	mov	r9, r2
 800dad0:	4680      	mov	r8, r0
 800dad2:	460c      	mov	r4, r1
 800dad4:	469a      	mov	sl, r3
 800dad6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800dada:	d807      	bhi.n	800daec <_printf_i+0x28>
 800dadc:	2f62      	cmp	r7, #98	; 0x62
 800dade:	d80a      	bhi.n	800daf6 <_printf_i+0x32>
 800dae0:	2f00      	cmp	r7, #0
 800dae2:	f000 80d8 	beq.w	800dc96 <_printf_i+0x1d2>
 800dae6:	2f58      	cmp	r7, #88	; 0x58
 800dae8:	f000 80a3 	beq.w	800dc32 <_printf_i+0x16e>
 800daec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800daf0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800daf4:	e03a      	b.n	800db6c <_printf_i+0xa8>
 800daf6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800dafa:	2b15      	cmp	r3, #21
 800dafc:	d8f6      	bhi.n	800daec <_printf_i+0x28>
 800dafe:	a101      	add	r1, pc, #4	; (adr r1, 800db04 <_printf_i+0x40>)
 800db00:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800db04:	0800db5d 	.word	0x0800db5d
 800db08:	0800db71 	.word	0x0800db71
 800db0c:	0800daed 	.word	0x0800daed
 800db10:	0800daed 	.word	0x0800daed
 800db14:	0800daed 	.word	0x0800daed
 800db18:	0800daed 	.word	0x0800daed
 800db1c:	0800db71 	.word	0x0800db71
 800db20:	0800daed 	.word	0x0800daed
 800db24:	0800daed 	.word	0x0800daed
 800db28:	0800daed 	.word	0x0800daed
 800db2c:	0800daed 	.word	0x0800daed
 800db30:	0800dc7d 	.word	0x0800dc7d
 800db34:	0800dba1 	.word	0x0800dba1
 800db38:	0800dc5f 	.word	0x0800dc5f
 800db3c:	0800daed 	.word	0x0800daed
 800db40:	0800daed 	.word	0x0800daed
 800db44:	0800dc9f 	.word	0x0800dc9f
 800db48:	0800daed 	.word	0x0800daed
 800db4c:	0800dba1 	.word	0x0800dba1
 800db50:	0800daed 	.word	0x0800daed
 800db54:	0800daed 	.word	0x0800daed
 800db58:	0800dc67 	.word	0x0800dc67
 800db5c:	682b      	ldr	r3, [r5, #0]
 800db5e:	1d1a      	adds	r2, r3, #4
 800db60:	681b      	ldr	r3, [r3, #0]
 800db62:	602a      	str	r2, [r5, #0]
 800db64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800db68:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800db6c:	2301      	movs	r3, #1
 800db6e:	e0a3      	b.n	800dcb8 <_printf_i+0x1f4>
 800db70:	6820      	ldr	r0, [r4, #0]
 800db72:	6829      	ldr	r1, [r5, #0]
 800db74:	0606      	lsls	r6, r0, #24
 800db76:	f101 0304 	add.w	r3, r1, #4
 800db7a:	d50a      	bpl.n	800db92 <_printf_i+0xce>
 800db7c:	680e      	ldr	r6, [r1, #0]
 800db7e:	602b      	str	r3, [r5, #0]
 800db80:	2e00      	cmp	r6, #0
 800db82:	da03      	bge.n	800db8c <_printf_i+0xc8>
 800db84:	232d      	movs	r3, #45	; 0x2d
 800db86:	4276      	negs	r6, r6
 800db88:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800db8c:	485e      	ldr	r0, [pc, #376]	; (800dd08 <_printf_i+0x244>)
 800db8e:	230a      	movs	r3, #10
 800db90:	e019      	b.n	800dbc6 <_printf_i+0x102>
 800db92:	680e      	ldr	r6, [r1, #0]
 800db94:	602b      	str	r3, [r5, #0]
 800db96:	f010 0f40 	tst.w	r0, #64	; 0x40
 800db9a:	bf18      	it	ne
 800db9c:	b236      	sxthne	r6, r6
 800db9e:	e7ef      	b.n	800db80 <_printf_i+0xbc>
 800dba0:	682b      	ldr	r3, [r5, #0]
 800dba2:	6820      	ldr	r0, [r4, #0]
 800dba4:	1d19      	adds	r1, r3, #4
 800dba6:	6029      	str	r1, [r5, #0]
 800dba8:	0601      	lsls	r1, r0, #24
 800dbaa:	d501      	bpl.n	800dbb0 <_printf_i+0xec>
 800dbac:	681e      	ldr	r6, [r3, #0]
 800dbae:	e002      	b.n	800dbb6 <_printf_i+0xf2>
 800dbb0:	0646      	lsls	r6, r0, #25
 800dbb2:	d5fb      	bpl.n	800dbac <_printf_i+0xe8>
 800dbb4:	881e      	ldrh	r6, [r3, #0]
 800dbb6:	4854      	ldr	r0, [pc, #336]	; (800dd08 <_printf_i+0x244>)
 800dbb8:	2f6f      	cmp	r7, #111	; 0x6f
 800dbba:	bf0c      	ite	eq
 800dbbc:	2308      	moveq	r3, #8
 800dbbe:	230a      	movne	r3, #10
 800dbc0:	2100      	movs	r1, #0
 800dbc2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800dbc6:	6865      	ldr	r5, [r4, #4]
 800dbc8:	60a5      	str	r5, [r4, #8]
 800dbca:	2d00      	cmp	r5, #0
 800dbcc:	bfa2      	ittt	ge
 800dbce:	6821      	ldrge	r1, [r4, #0]
 800dbd0:	f021 0104 	bicge.w	r1, r1, #4
 800dbd4:	6021      	strge	r1, [r4, #0]
 800dbd6:	b90e      	cbnz	r6, 800dbdc <_printf_i+0x118>
 800dbd8:	2d00      	cmp	r5, #0
 800dbda:	d04d      	beq.n	800dc78 <_printf_i+0x1b4>
 800dbdc:	4615      	mov	r5, r2
 800dbde:	fbb6 f1f3 	udiv	r1, r6, r3
 800dbe2:	fb03 6711 	mls	r7, r3, r1, r6
 800dbe6:	5dc7      	ldrb	r7, [r0, r7]
 800dbe8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800dbec:	4637      	mov	r7, r6
 800dbee:	42bb      	cmp	r3, r7
 800dbf0:	460e      	mov	r6, r1
 800dbf2:	d9f4      	bls.n	800dbde <_printf_i+0x11a>
 800dbf4:	2b08      	cmp	r3, #8
 800dbf6:	d10b      	bne.n	800dc10 <_printf_i+0x14c>
 800dbf8:	6823      	ldr	r3, [r4, #0]
 800dbfa:	07de      	lsls	r6, r3, #31
 800dbfc:	d508      	bpl.n	800dc10 <_printf_i+0x14c>
 800dbfe:	6923      	ldr	r3, [r4, #16]
 800dc00:	6861      	ldr	r1, [r4, #4]
 800dc02:	4299      	cmp	r1, r3
 800dc04:	bfde      	ittt	le
 800dc06:	2330      	movle	r3, #48	; 0x30
 800dc08:	f805 3c01 	strble.w	r3, [r5, #-1]
 800dc0c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800dc10:	1b52      	subs	r2, r2, r5
 800dc12:	6122      	str	r2, [r4, #16]
 800dc14:	f8cd a000 	str.w	sl, [sp]
 800dc18:	464b      	mov	r3, r9
 800dc1a:	aa03      	add	r2, sp, #12
 800dc1c:	4621      	mov	r1, r4
 800dc1e:	4640      	mov	r0, r8
 800dc20:	f7ff fee2 	bl	800d9e8 <_printf_common>
 800dc24:	3001      	adds	r0, #1
 800dc26:	d14c      	bne.n	800dcc2 <_printf_i+0x1fe>
 800dc28:	f04f 30ff 	mov.w	r0, #4294967295
 800dc2c:	b004      	add	sp, #16
 800dc2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dc32:	4835      	ldr	r0, [pc, #212]	; (800dd08 <_printf_i+0x244>)
 800dc34:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800dc38:	6829      	ldr	r1, [r5, #0]
 800dc3a:	6823      	ldr	r3, [r4, #0]
 800dc3c:	f851 6b04 	ldr.w	r6, [r1], #4
 800dc40:	6029      	str	r1, [r5, #0]
 800dc42:	061d      	lsls	r5, r3, #24
 800dc44:	d514      	bpl.n	800dc70 <_printf_i+0x1ac>
 800dc46:	07df      	lsls	r7, r3, #31
 800dc48:	bf44      	itt	mi
 800dc4a:	f043 0320 	orrmi.w	r3, r3, #32
 800dc4e:	6023      	strmi	r3, [r4, #0]
 800dc50:	b91e      	cbnz	r6, 800dc5a <_printf_i+0x196>
 800dc52:	6823      	ldr	r3, [r4, #0]
 800dc54:	f023 0320 	bic.w	r3, r3, #32
 800dc58:	6023      	str	r3, [r4, #0]
 800dc5a:	2310      	movs	r3, #16
 800dc5c:	e7b0      	b.n	800dbc0 <_printf_i+0xfc>
 800dc5e:	6823      	ldr	r3, [r4, #0]
 800dc60:	f043 0320 	orr.w	r3, r3, #32
 800dc64:	6023      	str	r3, [r4, #0]
 800dc66:	2378      	movs	r3, #120	; 0x78
 800dc68:	4828      	ldr	r0, [pc, #160]	; (800dd0c <_printf_i+0x248>)
 800dc6a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800dc6e:	e7e3      	b.n	800dc38 <_printf_i+0x174>
 800dc70:	0659      	lsls	r1, r3, #25
 800dc72:	bf48      	it	mi
 800dc74:	b2b6      	uxthmi	r6, r6
 800dc76:	e7e6      	b.n	800dc46 <_printf_i+0x182>
 800dc78:	4615      	mov	r5, r2
 800dc7a:	e7bb      	b.n	800dbf4 <_printf_i+0x130>
 800dc7c:	682b      	ldr	r3, [r5, #0]
 800dc7e:	6826      	ldr	r6, [r4, #0]
 800dc80:	6961      	ldr	r1, [r4, #20]
 800dc82:	1d18      	adds	r0, r3, #4
 800dc84:	6028      	str	r0, [r5, #0]
 800dc86:	0635      	lsls	r5, r6, #24
 800dc88:	681b      	ldr	r3, [r3, #0]
 800dc8a:	d501      	bpl.n	800dc90 <_printf_i+0x1cc>
 800dc8c:	6019      	str	r1, [r3, #0]
 800dc8e:	e002      	b.n	800dc96 <_printf_i+0x1d2>
 800dc90:	0670      	lsls	r0, r6, #25
 800dc92:	d5fb      	bpl.n	800dc8c <_printf_i+0x1c8>
 800dc94:	8019      	strh	r1, [r3, #0]
 800dc96:	2300      	movs	r3, #0
 800dc98:	6123      	str	r3, [r4, #16]
 800dc9a:	4615      	mov	r5, r2
 800dc9c:	e7ba      	b.n	800dc14 <_printf_i+0x150>
 800dc9e:	682b      	ldr	r3, [r5, #0]
 800dca0:	1d1a      	adds	r2, r3, #4
 800dca2:	602a      	str	r2, [r5, #0]
 800dca4:	681d      	ldr	r5, [r3, #0]
 800dca6:	6862      	ldr	r2, [r4, #4]
 800dca8:	2100      	movs	r1, #0
 800dcaa:	4628      	mov	r0, r5
 800dcac:	f7f2 fab0 	bl	8000210 <memchr>
 800dcb0:	b108      	cbz	r0, 800dcb6 <_printf_i+0x1f2>
 800dcb2:	1b40      	subs	r0, r0, r5
 800dcb4:	6060      	str	r0, [r4, #4]
 800dcb6:	6863      	ldr	r3, [r4, #4]
 800dcb8:	6123      	str	r3, [r4, #16]
 800dcba:	2300      	movs	r3, #0
 800dcbc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800dcc0:	e7a8      	b.n	800dc14 <_printf_i+0x150>
 800dcc2:	6923      	ldr	r3, [r4, #16]
 800dcc4:	462a      	mov	r2, r5
 800dcc6:	4649      	mov	r1, r9
 800dcc8:	4640      	mov	r0, r8
 800dcca:	47d0      	blx	sl
 800dccc:	3001      	adds	r0, #1
 800dcce:	d0ab      	beq.n	800dc28 <_printf_i+0x164>
 800dcd0:	6823      	ldr	r3, [r4, #0]
 800dcd2:	079b      	lsls	r3, r3, #30
 800dcd4:	d413      	bmi.n	800dcfe <_printf_i+0x23a>
 800dcd6:	68e0      	ldr	r0, [r4, #12]
 800dcd8:	9b03      	ldr	r3, [sp, #12]
 800dcda:	4298      	cmp	r0, r3
 800dcdc:	bfb8      	it	lt
 800dcde:	4618      	movlt	r0, r3
 800dce0:	e7a4      	b.n	800dc2c <_printf_i+0x168>
 800dce2:	2301      	movs	r3, #1
 800dce4:	4632      	mov	r2, r6
 800dce6:	4649      	mov	r1, r9
 800dce8:	4640      	mov	r0, r8
 800dcea:	47d0      	blx	sl
 800dcec:	3001      	adds	r0, #1
 800dcee:	d09b      	beq.n	800dc28 <_printf_i+0x164>
 800dcf0:	3501      	adds	r5, #1
 800dcf2:	68e3      	ldr	r3, [r4, #12]
 800dcf4:	9903      	ldr	r1, [sp, #12]
 800dcf6:	1a5b      	subs	r3, r3, r1
 800dcf8:	42ab      	cmp	r3, r5
 800dcfa:	dcf2      	bgt.n	800dce2 <_printf_i+0x21e>
 800dcfc:	e7eb      	b.n	800dcd6 <_printf_i+0x212>
 800dcfe:	2500      	movs	r5, #0
 800dd00:	f104 0619 	add.w	r6, r4, #25
 800dd04:	e7f5      	b.n	800dcf2 <_printf_i+0x22e>
 800dd06:	bf00      	nop
 800dd08:	080130c0 	.word	0x080130c0
 800dd0c:	080130d1 	.word	0x080130d1

0800dd10 <_scanf_float>:
 800dd10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd14:	b087      	sub	sp, #28
 800dd16:	4617      	mov	r7, r2
 800dd18:	9303      	str	r3, [sp, #12]
 800dd1a:	688b      	ldr	r3, [r1, #8]
 800dd1c:	1e5a      	subs	r2, r3, #1
 800dd1e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800dd22:	bf83      	ittte	hi
 800dd24:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800dd28:	195b      	addhi	r3, r3, r5
 800dd2a:	9302      	strhi	r3, [sp, #8]
 800dd2c:	2300      	movls	r3, #0
 800dd2e:	bf86      	itte	hi
 800dd30:	f240 135d 	movwhi	r3, #349	; 0x15d
 800dd34:	608b      	strhi	r3, [r1, #8]
 800dd36:	9302      	strls	r3, [sp, #8]
 800dd38:	680b      	ldr	r3, [r1, #0]
 800dd3a:	468b      	mov	fp, r1
 800dd3c:	2500      	movs	r5, #0
 800dd3e:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800dd42:	f84b 3b1c 	str.w	r3, [fp], #28
 800dd46:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800dd4a:	4680      	mov	r8, r0
 800dd4c:	460c      	mov	r4, r1
 800dd4e:	465e      	mov	r6, fp
 800dd50:	46aa      	mov	sl, r5
 800dd52:	46a9      	mov	r9, r5
 800dd54:	9501      	str	r5, [sp, #4]
 800dd56:	68a2      	ldr	r2, [r4, #8]
 800dd58:	b152      	cbz	r2, 800dd70 <_scanf_float+0x60>
 800dd5a:	683b      	ldr	r3, [r7, #0]
 800dd5c:	781b      	ldrb	r3, [r3, #0]
 800dd5e:	2b4e      	cmp	r3, #78	; 0x4e
 800dd60:	d864      	bhi.n	800de2c <_scanf_float+0x11c>
 800dd62:	2b40      	cmp	r3, #64	; 0x40
 800dd64:	d83c      	bhi.n	800dde0 <_scanf_float+0xd0>
 800dd66:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800dd6a:	b2c8      	uxtb	r0, r1
 800dd6c:	280e      	cmp	r0, #14
 800dd6e:	d93a      	bls.n	800dde6 <_scanf_float+0xd6>
 800dd70:	f1b9 0f00 	cmp.w	r9, #0
 800dd74:	d003      	beq.n	800dd7e <_scanf_float+0x6e>
 800dd76:	6823      	ldr	r3, [r4, #0]
 800dd78:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800dd7c:	6023      	str	r3, [r4, #0]
 800dd7e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800dd82:	f1ba 0f01 	cmp.w	sl, #1
 800dd86:	f200 8113 	bhi.w	800dfb0 <_scanf_float+0x2a0>
 800dd8a:	455e      	cmp	r6, fp
 800dd8c:	f200 8105 	bhi.w	800df9a <_scanf_float+0x28a>
 800dd90:	2501      	movs	r5, #1
 800dd92:	4628      	mov	r0, r5
 800dd94:	b007      	add	sp, #28
 800dd96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd9a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800dd9e:	2a0d      	cmp	r2, #13
 800dda0:	d8e6      	bhi.n	800dd70 <_scanf_float+0x60>
 800dda2:	a101      	add	r1, pc, #4	; (adr r1, 800dda8 <_scanf_float+0x98>)
 800dda4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800dda8:	0800dee7 	.word	0x0800dee7
 800ddac:	0800dd71 	.word	0x0800dd71
 800ddb0:	0800dd71 	.word	0x0800dd71
 800ddb4:	0800dd71 	.word	0x0800dd71
 800ddb8:	0800df47 	.word	0x0800df47
 800ddbc:	0800df1f 	.word	0x0800df1f
 800ddc0:	0800dd71 	.word	0x0800dd71
 800ddc4:	0800dd71 	.word	0x0800dd71
 800ddc8:	0800def5 	.word	0x0800def5
 800ddcc:	0800dd71 	.word	0x0800dd71
 800ddd0:	0800dd71 	.word	0x0800dd71
 800ddd4:	0800dd71 	.word	0x0800dd71
 800ddd8:	0800dd71 	.word	0x0800dd71
 800dddc:	0800dead 	.word	0x0800dead
 800dde0:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800dde4:	e7db      	b.n	800dd9e <_scanf_float+0x8e>
 800dde6:	290e      	cmp	r1, #14
 800dde8:	d8c2      	bhi.n	800dd70 <_scanf_float+0x60>
 800ddea:	a001      	add	r0, pc, #4	; (adr r0, 800ddf0 <_scanf_float+0xe0>)
 800ddec:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800ddf0:	0800de9f 	.word	0x0800de9f
 800ddf4:	0800dd71 	.word	0x0800dd71
 800ddf8:	0800de9f 	.word	0x0800de9f
 800ddfc:	0800df33 	.word	0x0800df33
 800de00:	0800dd71 	.word	0x0800dd71
 800de04:	0800de4d 	.word	0x0800de4d
 800de08:	0800de89 	.word	0x0800de89
 800de0c:	0800de89 	.word	0x0800de89
 800de10:	0800de89 	.word	0x0800de89
 800de14:	0800de89 	.word	0x0800de89
 800de18:	0800de89 	.word	0x0800de89
 800de1c:	0800de89 	.word	0x0800de89
 800de20:	0800de89 	.word	0x0800de89
 800de24:	0800de89 	.word	0x0800de89
 800de28:	0800de89 	.word	0x0800de89
 800de2c:	2b6e      	cmp	r3, #110	; 0x6e
 800de2e:	d809      	bhi.n	800de44 <_scanf_float+0x134>
 800de30:	2b60      	cmp	r3, #96	; 0x60
 800de32:	d8b2      	bhi.n	800dd9a <_scanf_float+0x8a>
 800de34:	2b54      	cmp	r3, #84	; 0x54
 800de36:	d077      	beq.n	800df28 <_scanf_float+0x218>
 800de38:	2b59      	cmp	r3, #89	; 0x59
 800de3a:	d199      	bne.n	800dd70 <_scanf_float+0x60>
 800de3c:	2d07      	cmp	r5, #7
 800de3e:	d197      	bne.n	800dd70 <_scanf_float+0x60>
 800de40:	2508      	movs	r5, #8
 800de42:	e029      	b.n	800de98 <_scanf_float+0x188>
 800de44:	2b74      	cmp	r3, #116	; 0x74
 800de46:	d06f      	beq.n	800df28 <_scanf_float+0x218>
 800de48:	2b79      	cmp	r3, #121	; 0x79
 800de4a:	e7f6      	b.n	800de3a <_scanf_float+0x12a>
 800de4c:	6821      	ldr	r1, [r4, #0]
 800de4e:	05c8      	lsls	r0, r1, #23
 800de50:	d51a      	bpl.n	800de88 <_scanf_float+0x178>
 800de52:	9b02      	ldr	r3, [sp, #8]
 800de54:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800de58:	6021      	str	r1, [r4, #0]
 800de5a:	f109 0901 	add.w	r9, r9, #1
 800de5e:	b11b      	cbz	r3, 800de68 <_scanf_float+0x158>
 800de60:	3b01      	subs	r3, #1
 800de62:	3201      	adds	r2, #1
 800de64:	9302      	str	r3, [sp, #8]
 800de66:	60a2      	str	r2, [r4, #8]
 800de68:	68a3      	ldr	r3, [r4, #8]
 800de6a:	3b01      	subs	r3, #1
 800de6c:	60a3      	str	r3, [r4, #8]
 800de6e:	6923      	ldr	r3, [r4, #16]
 800de70:	3301      	adds	r3, #1
 800de72:	6123      	str	r3, [r4, #16]
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	3b01      	subs	r3, #1
 800de78:	2b00      	cmp	r3, #0
 800de7a:	607b      	str	r3, [r7, #4]
 800de7c:	f340 8084 	ble.w	800df88 <_scanf_float+0x278>
 800de80:	683b      	ldr	r3, [r7, #0]
 800de82:	3301      	adds	r3, #1
 800de84:	603b      	str	r3, [r7, #0]
 800de86:	e766      	b.n	800dd56 <_scanf_float+0x46>
 800de88:	eb1a 0f05 	cmn.w	sl, r5
 800de8c:	f47f af70 	bne.w	800dd70 <_scanf_float+0x60>
 800de90:	6822      	ldr	r2, [r4, #0]
 800de92:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800de96:	6022      	str	r2, [r4, #0]
 800de98:	f806 3b01 	strb.w	r3, [r6], #1
 800de9c:	e7e4      	b.n	800de68 <_scanf_float+0x158>
 800de9e:	6822      	ldr	r2, [r4, #0]
 800dea0:	0610      	lsls	r0, r2, #24
 800dea2:	f57f af65 	bpl.w	800dd70 <_scanf_float+0x60>
 800dea6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800deaa:	e7f4      	b.n	800de96 <_scanf_float+0x186>
 800deac:	f1ba 0f00 	cmp.w	sl, #0
 800deb0:	d10e      	bne.n	800ded0 <_scanf_float+0x1c0>
 800deb2:	f1b9 0f00 	cmp.w	r9, #0
 800deb6:	d10e      	bne.n	800ded6 <_scanf_float+0x1c6>
 800deb8:	6822      	ldr	r2, [r4, #0]
 800deba:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800debe:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800dec2:	d108      	bne.n	800ded6 <_scanf_float+0x1c6>
 800dec4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800dec8:	6022      	str	r2, [r4, #0]
 800deca:	f04f 0a01 	mov.w	sl, #1
 800dece:	e7e3      	b.n	800de98 <_scanf_float+0x188>
 800ded0:	f1ba 0f02 	cmp.w	sl, #2
 800ded4:	d055      	beq.n	800df82 <_scanf_float+0x272>
 800ded6:	2d01      	cmp	r5, #1
 800ded8:	d002      	beq.n	800dee0 <_scanf_float+0x1d0>
 800deda:	2d04      	cmp	r5, #4
 800dedc:	f47f af48 	bne.w	800dd70 <_scanf_float+0x60>
 800dee0:	3501      	adds	r5, #1
 800dee2:	b2ed      	uxtb	r5, r5
 800dee4:	e7d8      	b.n	800de98 <_scanf_float+0x188>
 800dee6:	f1ba 0f01 	cmp.w	sl, #1
 800deea:	f47f af41 	bne.w	800dd70 <_scanf_float+0x60>
 800deee:	f04f 0a02 	mov.w	sl, #2
 800def2:	e7d1      	b.n	800de98 <_scanf_float+0x188>
 800def4:	b97d      	cbnz	r5, 800df16 <_scanf_float+0x206>
 800def6:	f1b9 0f00 	cmp.w	r9, #0
 800defa:	f47f af3c 	bne.w	800dd76 <_scanf_float+0x66>
 800defe:	6822      	ldr	r2, [r4, #0]
 800df00:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800df04:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800df08:	f47f af39 	bne.w	800dd7e <_scanf_float+0x6e>
 800df0c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800df10:	6022      	str	r2, [r4, #0]
 800df12:	2501      	movs	r5, #1
 800df14:	e7c0      	b.n	800de98 <_scanf_float+0x188>
 800df16:	2d03      	cmp	r5, #3
 800df18:	d0e2      	beq.n	800dee0 <_scanf_float+0x1d0>
 800df1a:	2d05      	cmp	r5, #5
 800df1c:	e7de      	b.n	800dedc <_scanf_float+0x1cc>
 800df1e:	2d02      	cmp	r5, #2
 800df20:	f47f af26 	bne.w	800dd70 <_scanf_float+0x60>
 800df24:	2503      	movs	r5, #3
 800df26:	e7b7      	b.n	800de98 <_scanf_float+0x188>
 800df28:	2d06      	cmp	r5, #6
 800df2a:	f47f af21 	bne.w	800dd70 <_scanf_float+0x60>
 800df2e:	2507      	movs	r5, #7
 800df30:	e7b2      	b.n	800de98 <_scanf_float+0x188>
 800df32:	6822      	ldr	r2, [r4, #0]
 800df34:	0591      	lsls	r1, r2, #22
 800df36:	f57f af1b 	bpl.w	800dd70 <_scanf_float+0x60>
 800df3a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800df3e:	6022      	str	r2, [r4, #0]
 800df40:	f8cd 9004 	str.w	r9, [sp, #4]
 800df44:	e7a8      	b.n	800de98 <_scanf_float+0x188>
 800df46:	6822      	ldr	r2, [r4, #0]
 800df48:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800df4c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800df50:	d006      	beq.n	800df60 <_scanf_float+0x250>
 800df52:	0550      	lsls	r0, r2, #21
 800df54:	f57f af0c 	bpl.w	800dd70 <_scanf_float+0x60>
 800df58:	f1b9 0f00 	cmp.w	r9, #0
 800df5c:	f43f af0f 	beq.w	800dd7e <_scanf_float+0x6e>
 800df60:	0591      	lsls	r1, r2, #22
 800df62:	bf58      	it	pl
 800df64:	9901      	ldrpl	r1, [sp, #4]
 800df66:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800df6a:	bf58      	it	pl
 800df6c:	eba9 0101 	subpl.w	r1, r9, r1
 800df70:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800df74:	bf58      	it	pl
 800df76:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800df7a:	6022      	str	r2, [r4, #0]
 800df7c:	f04f 0900 	mov.w	r9, #0
 800df80:	e78a      	b.n	800de98 <_scanf_float+0x188>
 800df82:	f04f 0a03 	mov.w	sl, #3
 800df86:	e787      	b.n	800de98 <_scanf_float+0x188>
 800df88:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800df8c:	4639      	mov	r1, r7
 800df8e:	4640      	mov	r0, r8
 800df90:	4798      	blx	r3
 800df92:	2800      	cmp	r0, #0
 800df94:	f43f aedf 	beq.w	800dd56 <_scanf_float+0x46>
 800df98:	e6ea      	b.n	800dd70 <_scanf_float+0x60>
 800df9a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800df9e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800dfa2:	463a      	mov	r2, r7
 800dfa4:	4640      	mov	r0, r8
 800dfa6:	4798      	blx	r3
 800dfa8:	6923      	ldr	r3, [r4, #16]
 800dfaa:	3b01      	subs	r3, #1
 800dfac:	6123      	str	r3, [r4, #16]
 800dfae:	e6ec      	b.n	800dd8a <_scanf_float+0x7a>
 800dfb0:	1e6b      	subs	r3, r5, #1
 800dfb2:	2b06      	cmp	r3, #6
 800dfb4:	d825      	bhi.n	800e002 <_scanf_float+0x2f2>
 800dfb6:	2d02      	cmp	r5, #2
 800dfb8:	d836      	bhi.n	800e028 <_scanf_float+0x318>
 800dfba:	455e      	cmp	r6, fp
 800dfbc:	f67f aee8 	bls.w	800dd90 <_scanf_float+0x80>
 800dfc0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800dfc4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800dfc8:	463a      	mov	r2, r7
 800dfca:	4640      	mov	r0, r8
 800dfcc:	4798      	blx	r3
 800dfce:	6923      	ldr	r3, [r4, #16]
 800dfd0:	3b01      	subs	r3, #1
 800dfd2:	6123      	str	r3, [r4, #16]
 800dfd4:	e7f1      	b.n	800dfba <_scanf_float+0x2aa>
 800dfd6:	9802      	ldr	r0, [sp, #8]
 800dfd8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800dfdc:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800dfe0:	9002      	str	r0, [sp, #8]
 800dfe2:	463a      	mov	r2, r7
 800dfe4:	4640      	mov	r0, r8
 800dfe6:	4798      	blx	r3
 800dfe8:	6923      	ldr	r3, [r4, #16]
 800dfea:	3b01      	subs	r3, #1
 800dfec:	6123      	str	r3, [r4, #16]
 800dfee:	f10a 3aff 	add.w	sl, sl, #4294967295
 800dff2:	fa5f fa8a 	uxtb.w	sl, sl
 800dff6:	f1ba 0f02 	cmp.w	sl, #2
 800dffa:	d1ec      	bne.n	800dfd6 <_scanf_float+0x2c6>
 800dffc:	3d03      	subs	r5, #3
 800dffe:	b2ed      	uxtb	r5, r5
 800e000:	1b76      	subs	r6, r6, r5
 800e002:	6823      	ldr	r3, [r4, #0]
 800e004:	05da      	lsls	r2, r3, #23
 800e006:	d52f      	bpl.n	800e068 <_scanf_float+0x358>
 800e008:	055b      	lsls	r3, r3, #21
 800e00a:	d510      	bpl.n	800e02e <_scanf_float+0x31e>
 800e00c:	455e      	cmp	r6, fp
 800e00e:	f67f aebf 	bls.w	800dd90 <_scanf_float+0x80>
 800e012:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e016:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e01a:	463a      	mov	r2, r7
 800e01c:	4640      	mov	r0, r8
 800e01e:	4798      	blx	r3
 800e020:	6923      	ldr	r3, [r4, #16]
 800e022:	3b01      	subs	r3, #1
 800e024:	6123      	str	r3, [r4, #16]
 800e026:	e7f1      	b.n	800e00c <_scanf_float+0x2fc>
 800e028:	46aa      	mov	sl, r5
 800e02a:	9602      	str	r6, [sp, #8]
 800e02c:	e7df      	b.n	800dfee <_scanf_float+0x2de>
 800e02e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800e032:	6923      	ldr	r3, [r4, #16]
 800e034:	2965      	cmp	r1, #101	; 0x65
 800e036:	f103 33ff 	add.w	r3, r3, #4294967295
 800e03a:	f106 35ff 	add.w	r5, r6, #4294967295
 800e03e:	6123      	str	r3, [r4, #16]
 800e040:	d00c      	beq.n	800e05c <_scanf_float+0x34c>
 800e042:	2945      	cmp	r1, #69	; 0x45
 800e044:	d00a      	beq.n	800e05c <_scanf_float+0x34c>
 800e046:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e04a:	463a      	mov	r2, r7
 800e04c:	4640      	mov	r0, r8
 800e04e:	4798      	blx	r3
 800e050:	6923      	ldr	r3, [r4, #16]
 800e052:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800e056:	3b01      	subs	r3, #1
 800e058:	1eb5      	subs	r5, r6, #2
 800e05a:	6123      	str	r3, [r4, #16]
 800e05c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e060:	463a      	mov	r2, r7
 800e062:	4640      	mov	r0, r8
 800e064:	4798      	blx	r3
 800e066:	462e      	mov	r6, r5
 800e068:	6825      	ldr	r5, [r4, #0]
 800e06a:	f015 0510 	ands.w	r5, r5, #16
 800e06e:	d159      	bne.n	800e124 <_scanf_float+0x414>
 800e070:	7035      	strb	r5, [r6, #0]
 800e072:	6823      	ldr	r3, [r4, #0]
 800e074:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800e078:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e07c:	d11b      	bne.n	800e0b6 <_scanf_float+0x3a6>
 800e07e:	9b01      	ldr	r3, [sp, #4]
 800e080:	454b      	cmp	r3, r9
 800e082:	eba3 0209 	sub.w	r2, r3, r9
 800e086:	d123      	bne.n	800e0d0 <_scanf_float+0x3c0>
 800e088:	2200      	movs	r2, #0
 800e08a:	4659      	mov	r1, fp
 800e08c:	4640      	mov	r0, r8
 800e08e:	f000 ff1d 	bl	800eecc <_strtod_r>
 800e092:	6822      	ldr	r2, [r4, #0]
 800e094:	9b03      	ldr	r3, [sp, #12]
 800e096:	f012 0f02 	tst.w	r2, #2
 800e09a:	ec57 6b10 	vmov	r6, r7, d0
 800e09e:	681b      	ldr	r3, [r3, #0]
 800e0a0:	d021      	beq.n	800e0e6 <_scanf_float+0x3d6>
 800e0a2:	9903      	ldr	r1, [sp, #12]
 800e0a4:	1d1a      	adds	r2, r3, #4
 800e0a6:	600a      	str	r2, [r1, #0]
 800e0a8:	681b      	ldr	r3, [r3, #0]
 800e0aa:	e9c3 6700 	strd	r6, r7, [r3]
 800e0ae:	68e3      	ldr	r3, [r4, #12]
 800e0b0:	3301      	adds	r3, #1
 800e0b2:	60e3      	str	r3, [r4, #12]
 800e0b4:	e66d      	b.n	800dd92 <_scanf_float+0x82>
 800e0b6:	9b04      	ldr	r3, [sp, #16]
 800e0b8:	2b00      	cmp	r3, #0
 800e0ba:	d0e5      	beq.n	800e088 <_scanf_float+0x378>
 800e0bc:	9905      	ldr	r1, [sp, #20]
 800e0be:	230a      	movs	r3, #10
 800e0c0:	462a      	mov	r2, r5
 800e0c2:	3101      	adds	r1, #1
 800e0c4:	4640      	mov	r0, r8
 800e0c6:	f000 ff89 	bl	800efdc <_strtol_r>
 800e0ca:	9b04      	ldr	r3, [sp, #16]
 800e0cc:	9e05      	ldr	r6, [sp, #20]
 800e0ce:	1ac2      	subs	r2, r0, r3
 800e0d0:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800e0d4:	429e      	cmp	r6, r3
 800e0d6:	bf28      	it	cs
 800e0d8:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800e0dc:	4912      	ldr	r1, [pc, #72]	; (800e128 <_scanf_float+0x418>)
 800e0de:	4630      	mov	r0, r6
 800e0e0:	f000 f82c 	bl	800e13c <siprintf>
 800e0e4:	e7d0      	b.n	800e088 <_scanf_float+0x378>
 800e0e6:	9903      	ldr	r1, [sp, #12]
 800e0e8:	f012 0f04 	tst.w	r2, #4
 800e0ec:	f103 0204 	add.w	r2, r3, #4
 800e0f0:	600a      	str	r2, [r1, #0]
 800e0f2:	d1d9      	bne.n	800e0a8 <_scanf_float+0x398>
 800e0f4:	f8d3 8000 	ldr.w	r8, [r3]
 800e0f8:	ee10 2a10 	vmov	r2, s0
 800e0fc:	ee10 0a10 	vmov	r0, s0
 800e100:	463b      	mov	r3, r7
 800e102:	4639      	mov	r1, r7
 800e104:	f7f2 fd2a 	bl	8000b5c <__aeabi_dcmpun>
 800e108:	b128      	cbz	r0, 800e116 <_scanf_float+0x406>
 800e10a:	4808      	ldr	r0, [pc, #32]	; (800e12c <_scanf_float+0x41c>)
 800e10c:	f000 f810 	bl	800e130 <nanf>
 800e110:	ed88 0a00 	vstr	s0, [r8]
 800e114:	e7cb      	b.n	800e0ae <_scanf_float+0x39e>
 800e116:	4630      	mov	r0, r6
 800e118:	4639      	mov	r1, r7
 800e11a:	f7f2 fd7d 	bl	8000c18 <__aeabi_d2f>
 800e11e:	f8c8 0000 	str.w	r0, [r8]
 800e122:	e7c4      	b.n	800e0ae <_scanf_float+0x39e>
 800e124:	2500      	movs	r5, #0
 800e126:	e634      	b.n	800dd92 <_scanf_float+0x82>
 800e128:	080130e2 	.word	0x080130e2
 800e12c:	08013503 	.word	0x08013503

0800e130 <nanf>:
 800e130:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800e138 <nanf+0x8>
 800e134:	4770      	bx	lr
 800e136:	bf00      	nop
 800e138:	7fc00000 	.word	0x7fc00000

0800e13c <siprintf>:
 800e13c:	b40e      	push	{r1, r2, r3}
 800e13e:	b500      	push	{lr}
 800e140:	b09c      	sub	sp, #112	; 0x70
 800e142:	ab1d      	add	r3, sp, #116	; 0x74
 800e144:	9002      	str	r0, [sp, #8]
 800e146:	9006      	str	r0, [sp, #24]
 800e148:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800e14c:	4809      	ldr	r0, [pc, #36]	; (800e174 <siprintf+0x38>)
 800e14e:	9107      	str	r1, [sp, #28]
 800e150:	9104      	str	r1, [sp, #16]
 800e152:	4909      	ldr	r1, [pc, #36]	; (800e178 <siprintf+0x3c>)
 800e154:	f853 2b04 	ldr.w	r2, [r3], #4
 800e158:	9105      	str	r1, [sp, #20]
 800e15a:	6800      	ldr	r0, [r0, #0]
 800e15c:	9301      	str	r3, [sp, #4]
 800e15e:	a902      	add	r1, sp, #8
 800e160:	f002 ff90 	bl	8011084 <_svfiprintf_r>
 800e164:	9b02      	ldr	r3, [sp, #8]
 800e166:	2200      	movs	r2, #0
 800e168:	701a      	strb	r2, [r3, #0]
 800e16a:	b01c      	add	sp, #112	; 0x70
 800e16c:	f85d eb04 	ldr.w	lr, [sp], #4
 800e170:	b003      	add	sp, #12
 800e172:	4770      	bx	lr
 800e174:	200000d0 	.word	0x200000d0
 800e178:	ffff0208 	.word	0xffff0208

0800e17c <siscanf>:
 800e17c:	b40e      	push	{r1, r2, r3}
 800e17e:	b510      	push	{r4, lr}
 800e180:	b09f      	sub	sp, #124	; 0x7c
 800e182:	ac21      	add	r4, sp, #132	; 0x84
 800e184:	f44f 7101 	mov.w	r1, #516	; 0x204
 800e188:	f854 2b04 	ldr.w	r2, [r4], #4
 800e18c:	9201      	str	r2, [sp, #4]
 800e18e:	f8ad 101c 	strh.w	r1, [sp, #28]
 800e192:	9004      	str	r0, [sp, #16]
 800e194:	9008      	str	r0, [sp, #32]
 800e196:	f7f2 f82d 	bl	80001f4 <strlen>
 800e19a:	4b0c      	ldr	r3, [pc, #48]	; (800e1cc <siscanf+0x50>)
 800e19c:	9005      	str	r0, [sp, #20]
 800e19e:	9009      	str	r0, [sp, #36]	; 0x24
 800e1a0:	930d      	str	r3, [sp, #52]	; 0x34
 800e1a2:	480b      	ldr	r0, [pc, #44]	; (800e1d0 <siscanf+0x54>)
 800e1a4:	9a01      	ldr	r2, [sp, #4]
 800e1a6:	6800      	ldr	r0, [r0, #0]
 800e1a8:	9403      	str	r4, [sp, #12]
 800e1aa:	2300      	movs	r3, #0
 800e1ac:	9311      	str	r3, [sp, #68]	; 0x44
 800e1ae:	9316      	str	r3, [sp, #88]	; 0x58
 800e1b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800e1b4:	f8ad 301e 	strh.w	r3, [sp, #30]
 800e1b8:	a904      	add	r1, sp, #16
 800e1ba:	4623      	mov	r3, r4
 800e1bc:	f003 f8bc 	bl	8011338 <__ssvfiscanf_r>
 800e1c0:	b01f      	add	sp, #124	; 0x7c
 800e1c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e1c6:	b003      	add	sp, #12
 800e1c8:	4770      	bx	lr
 800e1ca:	bf00      	nop
 800e1cc:	0800e1f7 	.word	0x0800e1f7
 800e1d0:	200000d0 	.word	0x200000d0

0800e1d4 <__sread>:
 800e1d4:	b510      	push	{r4, lr}
 800e1d6:	460c      	mov	r4, r1
 800e1d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e1dc:	f003 fb76 	bl	80118cc <_read_r>
 800e1e0:	2800      	cmp	r0, #0
 800e1e2:	bfab      	itete	ge
 800e1e4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800e1e6:	89a3      	ldrhlt	r3, [r4, #12]
 800e1e8:	181b      	addge	r3, r3, r0
 800e1ea:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800e1ee:	bfac      	ite	ge
 800e1f0:	6563      	strge	r3, [r4, #84]	; 0x54
 800e1f2:	81a3      	strhlt	r3, [r4, #12]
 800e1f4:	bd10      	pop	{r4, pc}

0800e1f6 <__seofread>:
 800e1f6:	2000      	movs	r0, #0
 800e1f8:	4770      	bx	lr

0800e1fa <__swrite>:
 800e1fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e1fe:	461f      	mov	r7, r3
 800e200:	898b      	ldrh	r3, [r1, #12]
 800e202:	05db      	lsls	r3, r3, #23
 800e204:	4605      	mov	r5, r0
 800e206:	460c      	mov	r4, r1
 800e208:	4616      	mov	r6, r2
 800e20a:	d505      	bpl.n	800e218 <__swrite+0x1e>
 800e20c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e210:	2302      	movs	r3, #2
 800e212:	2200      	movs	r2, #0
 800e214:	f002 f8f6 	bl	8010404 <_lseek_r>
 800e218:	89a3      	ldrh	r3, [r4, #12]
 800e21a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e21e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e222:	81a3      	strh	r3, [r4, #12]
 800e224:	4632      	mov	r2, r6
 800e226:	463b      	mov	r3, r7
 800e228:	4628      	mov	r0, r5
 800e22a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e22e:	f000 bed7 	b.w	800efe0 <_write_r>

0800e232 <__sseek>:
 800e232:	b510      	push	{r4, lr}
 800e234:	460c      	mov	r4, r1
 800e236:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e23a:	f002 f8e3 	bl	8010404 <_lseek_r>
 800e23e:	1c43      	adds	r3, r0, #1
 800e240:	89a3      	ldrh	r3, [r4, #12]
 800e242:	bf15      	itete	ne
 800e244:	6560      	strne	r0, [r4, #84]	; 0x54
 800e246:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800e24a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800e24e:	81a3      	strheq	r3, [r4, #12]
 800e250:	bf18      	it	ne
 800e252:	81a3      	strhne	r3, [r4, #12]
 800e254:	bd10      	pop	{r4, pc}

0800e256 <__sclose>:
 800e256:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e25a:	f000 bed3 	b.w	800f004 <_close_r>

0800e25e <strncmp>:
 800e25e:	b510      	push	{r4, lr}
 800e260:	b17a      	cbz	r2, 800e282 <strncmp+0x24>
 800e262:	4603      	mov	r3, r0
 800e264:	3901      	subs	r1, #1
 800e266:	1884      	adds	r4, r0, r2
 800e268:	f813 0b01 	ldrb.w	r0, [r3], #1
 800e26c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800e270:	4290      	cmp	r0, r2
 800e272:	d101      	bne.n	800e278 <strncmp+0x1a>
 800e274:	42a3      	cmp	r3, r4
 800e276:	d101      	bne.n	800e27c <strncmp+0x1e>
 800e278:	1a80      	subs	r0, r0, r2
 800e27a:	bd10      	pop	{r4, pc}
 800e27c:	2800      	cmp	r0, #0
 800e27e:	d1f3      	bne.n	800e268 <strncmp+0xa>
 800e280:	e7fa      	b.n	800e278 <strncmp+0x1a>
 800e282:	4610      	mov	r0, r2
 800e284:	e7f9      	b.n	800e27a <strncmp+0x1c>

0800e286 <sulp>:
 800e286:	b570      	push	{r4, r5, r6, lr}
 800e288:	4604      	mov	r4, r0
 800e28a:	460d      	mov	r5, r1
 800e28c:	ec45 4b10 	vmov	d0, r4, r5
 800e290:	4616      	mov	r6, r2
 800e292:	f002 fc55 	bl	8010b40 <__ulp>
 800e296:	ec51 0b10 	vmov	r0, r1, d0
 800e29a:	b17e      	cbz	r6, 800e2bc <sulp+0x36>
 800e29c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800e2a0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800e2a4:	2b00      	cmp	r3, #0
 800e2a6:	dd09      	ble.n	800e2bc <sulp+0x36>
 800e2a8:	051b      	lsls	r3, r3, #20
 800e2aa:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800e2ae:	2400      	movs	r4, #0
 800e2b0:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800e2b4:	4622      	mov	r2, r4
 800e2b6:	462b      	mov	r3, r5
 800e2b8:	f7f2 f9b6 	bl	8000628 <__aeabi_dmul>
 800e2bc:	bd70      	pop	{r4, r5, r6, pc}
	...

0800e2c0 <_strtod_l>:
 800e2c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e2c4:	ed2d 8b02 	vpush	{d8}
 800e2c8:	b09d      	sub	sp, #116	; 0x74
 800e2ca:	461f      	mov	r7, r3
 800e2cc:	2300      	movs	r3, #0
 800e2ce:	9318      	str	r3, [sp, #96]	; 0x60
 800e2d0:	4ba2      	ldr	r3, [pc, #648]	; (800e55c <_strtod_l+0x29c>)
 800e2d2:	9213      	str	r2, [sp, #76]	; 0x4c
 800e2d4:	681b      	ldr	r3, [r3, #0]
 800e2d6:	9305      	str	r3, [sp, #20]
 800e2d8:	4604      	mov	r4, r0
 800e2da:	4618      	mov	r0, r3
 800e2dc:	4688      	mov	r8, r1
 800e2de:	f7f1 ff89 	bl	80001f4 <strlen>
 800e2e2:	f04f 0a00 	mov.w	sl, #0
 800e2e6:	4605      	mov	r5, r0
 800e2e8:	f04f 0b00 	mov.w	fp, #0
 800e2ec:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800e2f0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e2f2:	781a      	ldrb	r2, [r3, #0]
 800e2f4:	2a2b      	cmp	r2, #43	; 0x2b
 800e2f6:	d04e      	beq.n	800e396 <_strtod_l+0xd6>
 800e2f8:	d83b      	bhi.n	800e372 <_strtod_l+0xb2>
 800e2fa:	2a0d      	cmp	r2, #13
 800e2fc:	d834      	bhi.n	800e368 <_strtod_l+0xa8>
 800e2fe:	2a08      	cmp	r2, #8
 800e300:	d834      	bhi.n	800e36c <_strtod_l+0xac>
 800e302:	2a00      	cmp	r2, #0
 800e304:	d03e      	beq.n	800e384 <_strtod_l+0xc4>
 800e306:	2300      	movs	r3, #0
 800e308:	930a      	str	r3, [sp, #40]	; 0x28
 800e30a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800e30c:	7833      	ldrb	r3, [r6, #0]
 800e30e:	2b30      	cmp	r3, #48	; 0x30
 800e310:	f040 80b0 	bne.w	800e474 <_strtod_l+0x1b4>
 800e314:	7873      	ldrb	r3, [r6, #1]
 800e316:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800e31a:	2b58      	cmp	r3, #88	; 0x58
 800e31c:	d168      	bne.n	800e3f0 <_strtod_l+0x130>
 800e31e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e320:	9301      	str	r3, [sp, #4]
 800e322:	ab18      	add	r3, sp, #96	; 0x60
 800e324:	9702      	str	r7, [sp, #8]
 800e326:	9300      	str	r3, [sp, #0]
 800e328:	4a8d      	ldr	r2, [pc, #564]	; (800e560 <_strtod_l+0x2a0>)
 800e32a:	ab19      	add	r3, sp, #100	; 0x64
 800e32c:	a917      	add	r1, sp, #92	; 0x5c
 800e32e:	4620      	mov	r0, r4
 800e330:	f001 fd5c 	bl	800fdec <__gethex>
 800e334:	f010 0707 	ands.w	r7, r0, #7
 800e338:	4605      	mov	r5, r0
 800e33a:	d005      	beq.n	800e348 <_strtod_l+0x88>
 800e33c:	2f06      	cmp	r7, #6
 800e33e:	d12c      	bne.n	800e39a <_strtod_l+0xda>
 800e340:	3601      	adds	r6, #1
 800e342:	2300      	movs	r3, #0
 800e344:	9617      	str	r6, [sp, #92]	; 0x5c
 800e346:	930a      	str	r3, [sp, #40]	; 0x28
 800e348:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e34a:	2b00      	cmp	r3, #0
 800e34c:	f040 8590 	bne.w	800ee70 <_strtod_l+0xbb0>
 800e350:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e352:	b1eb      	cbz	r3, 800e390 <_strtod_l+0xd0>
 800e354:	4652      	mov	r2, sl
 800e356:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800e35a:	ec43 2b10 	vmov	d0, r2, r3
 800e35e:	b01d      	add	sp, #116	; 0x74
 800e360:	ecbd 8b02 	vpop	{d8}
 800e364:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e368:	2a20      	cmp	r2, #32
 800e36a:	d1cc      	bne.n	800e306 <_strtod_l+0x46>
 800e36c:	3301      	adds	r3, #1
 800e36e:	9317      	str	r3, [sp, #92]	; 0x5c
 800e370:	e7be      	b.n	800e2f0 <_strtod_l+0x30>
 800e372:	2a2d      	cmp	r2, #45	; 0x2d
 800e374:	d1c7      	bne.n	800e306 <_strtod_l+0x46>
 800e376:	2201      	movs	r2, #1
 800e378:	920a      	str	r2, [sp, #40]	; 0x28
 800e37a:	1c5a      	adds	r2, r3, #1
 800e37c:	9217      	str	r2, [sp, #92]	; 0x5c
 800e37e:	785b      	ldrb	r3, [r3, #1]
 800e380:	2b00      	cmp	r3, #0
 800e382:	d1c2      	bne.n	800e30a <_strtod_l+0x4a>
 800e384:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e386:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800e38a:	2b00      	cmp	r3, #0
 800e38c:	f040 856e 	bne.w	800ee6c <_strtod_l+0xbac>
 800e390:	4652      	mov	r2, sl
 800e392:	465b      	mov	r3, fp
 800e394:	e7e1      	b.n	800e35a <_strtod_l+0x9a>
 800e396:	2200      	movs	r2, #0
 800e398:	e7ee      	b.n	800e378 <_strtod_l+0xb8>
 800e39a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800e39c:	b13a      	cbz	r2, 800e3ae <_strtod_l+0xee>
 800e39e:	2135      	movs	r1, #53	; 0x35
 800e3a0:	a81a      	add	r0, sp, #104	; 0x68
 800e3a2:	f002 fcd8 	bl	8010d56 <__copybits>
 800e3a6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800e3a8:	4620      	mov	r0, r4
 800e3aa:	f002 f897 	bl	80104dc <_Bfree>
 800e3ae:	3f01      	subs	r7, #1
 800e3b0:	2f04      	cmp	r7, #4
 800e3b2:	d806      	bhi.n	800e3c2 <_strtod_l+0x102>
 800e3b4:	e8df f007 	tbb	[pc, r7]
 800e3b8:	1714030a 	.word	0x1714030a
 800e3bc:	0a          	.byte	0x0a
 800e3bd:	00          	.byte	0x00
 800e3be:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800e3c2:	0728      	lsls	r0, r5, #28
 800e3c4:	d5c0      	bpl.n	800e348 <_strtod_l+0x88>
 800e3c6:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800e3ca:	e7bd      	b.n	800e348 <_strtod_l+0x88>
 800e3cc:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800e3d0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800e3d2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800e3d6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800e3da:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800e3de:	e7f0      	b.n	800e3c2 <_strtod_l+0x102>
 800e3e0:	f8df b180 	ldr.w	fp, [pc, #384]	; 800e564 <_strtod_l+0x2a4>
 800e3e4:	e7ed      	b.n	800e3c2 <_strtod_l+0x102>
 800e3e6:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800e3ea:	f04f 3aff 	mov.w	sl, #4294967295
 800e3ee:	e7e8      	b.n	800e3c2 <_strtod_l+0x102>
 800e3f0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e3f2:	1c5a      	adds	r2, r3, #1
 800e3f4:	9217      	str	r2, [sp, #92]	; 0x5c
 800e3f6:	785b      	ldrb	r3, [r3, #1]
 800e3f8:	2b30      	cmp	r3, #48	; 0x30
 800e3fa:	d0f9      	beq.n	800e3f0 <_strtod_l+0x130>
 800e3fc:	2b00      	cmp	r3, #0
 800e3fe:	d0a3      	beq.n	800e348 <_strtod_l+0x88>
 800e400:	2301      	movs	r3, #1
 800e402:	f04f 0900 	mov.w	r9, #0
 800e406:	9304      	str	r3, [sp, #16]
 800e408:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e40a:	9308      	str	r3, [sp, #32]
 800e40c:	f8cd 901c 	str.w	r9, [sp, #28]
 800e410:	464f      	mov	r7, r9
 800e412:	220a      	movs	r2, #10
 800e414:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800e416:	7806      	ldrb	r6, [r0, #0]
 800e418:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800e41c:	b2d9      	uxtb	r1, r3
 800e41e:	2909      	cmp	r1, #9
 800e420:	d92a      	bls.n	800e478 <_strtod_l+0x1b8>
 800e422:	9905      	ldr	r1, [sp, #20]
 800e424:	462a      	mov	r2, r5
 800e426:	f7ff ff1a 	bl	800e25e <strncmp>
 800e42a:	b398      	cbz	r0, 800e494 <_strtod_l+0x1d4>
 800e42c:	2000      	movs	r0, #0
 800e42e:	4632      	mov	r2, r6
 800e430:	463d      	mov	r5, r7
 800e432:	9005      	str	r0, [sp, #20]
 800e434:	4603      	mov	r3, r0
 800e436:	2a65      	cmp	r2, #101	; 0x65
 800e438:	d001      	beq.n	800e43e <_strtod_l+0x17e>
 800e43a:	2a45      	cmp	r2, #69	; 0x45
 800e43c:	d118      	bne.n	800e470 <_strtod_l+0x1b0>
 800e43e:	b91d      	cbnz	r5, 800e448 <_strtod_l+0x188>
 800e440:	9a04      	ldr	r2, [sp, #16]
 800e442:	4302      	orrs	r2, r0
 800e444:	d09e      	beq.n	800e384 <_strtod_l+0xc4>
 800e446:	2500      	movs	r5, #0
 800e448:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800e44c:	f108 0201 	add.w	r2, r8, #1
 800e450:	9217      	str	r2, [sp, #92]	; 0x5c
 800e452:	f898 2001 	ldrb.w	r2, [r8, #1]
 800e456:	2a2b      	cmp	r2, #43	; 0x2b
 800e458:	d075      	beq.n	800e546 <_strtod_l+0x286>
 800e45a:	2a2d      	cmp	r2, #45	; 0x2d
 800e45c:	d07b      	beq.n	800e556 <_strtod_l+0x296>
 800e45e:	f04f 0c00 	mov.w	ip, #0
 800e462:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800e466:	2909      	cmp	r1, #9
 800e468:	f240 8082 	bls.w	800e570 <_strtod_l+0x2b0>
 800e46c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800e470:	2600      	movs	r6, #0
 800e472:	e09d      	b.n	800e5b0 <_strtod_l+0x2f0>
 800e474:	2300      	movs	r3, #0
 800e476:	e7c4      	b.n	800e402 <_strtod_l+0x142>
 800e478:	2f08      	cmp	r7, #8
 800e47a:	bfd8      	it	le
 800e47c:	9907      	ldrle	r1, [sp, #28]
 800e47e:	f100 0001 	add.w	r0, r0, #1
 800e482:	bfda      	itte	le
 800e484:	fb02 3301 	mlale	r3, r2, r1, r3
 800e488:	9307      	strle	r3, [sp, #28]
 800e48a:	fb02 3909 	mlagt	r9, r2, r9, r3
 800e48e:	3701      	adds	r7, #1
 800e490:	9017      	str	r0, [sp, #92]	; 0x5c
 800e492:	e7bf      	b.n	800e414 <_strtod_l+0x154>
 800e494:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e496:	195a      	adds	r2, r3, r5
 800e498:	9217      	str	r2, [sp, #92]	; 0x5c
 800e49a:	5d5a      	ldrb	r2, [r3, r5]
 800e49c:	2f00      	cmp	r7, #0
 800e49e:	d037      	beq.n	800e510 <_strtod_l+0x250>
 800e4a0:	9005      	str	r0, [sp, #20]
 800e4a2:	463d      	mov	r5, r7
 800e4a4:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800e4a8:	2b09      	cmp	r3, #9
 800e4aa:	d912      	bls.n	800e4d2 <_strtod_l+0x212>
 800e4ac:	2301      	movs	r3, #1
 800e4ae:	e7c2      	b.n	800e436 <_strtod_l+0x176>
 800e4b0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e4b2:	1c5a      	adds	r2, r3, #1
 800e4b4:	9217      	str	r2, [sp, #92]	; 0x5c
 800e4b6:	785a      	ldrb	r2, [r3, #1]
 800e4b8:	3001      	adds	r0, #1
 800e4ba:	2a30      	cmp	r2, #48	; 0x30
 800e4bc:	d0f8      	beq.n	800e4b0 <_strtod_l+0x1f0>
 800e4be:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800e4c2:	2b08      	cmp	r3, #8
 800e4c4:	f200 84d9 	bhi.w	800ee7a <_strtod_l+0xbba>
 800e4c8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e4ca:	9005      	str	r0, [sp, #20]
 800e4cc:	2000      	movs	r0, #0
 800e4ce:	9308      	str	r3, [sp, #32]
 800e4d0:	4605      	mov	r5, r0
 800e4d2:	3a30      	subs	r2, #48	; 0x30
 800e4d4:	f100 0301 	add.w	r3, r0, #1
 800e4d8:	d014      	beq.n	800e504 <_strtod_l+0x244>
 800e4da:	9905      	ldr	r1, [sp, #20]
 800e4dc:	4419      	add	r1, r3
 800e4de:	9105      	str	r1, [sp, #20]
 800e4e0:	462b      	mov	r3, r5
 800e4e2:	eb00 0e05 	add.w	lr, r0, r5
 800e4e6:	210a      	movs	r1, #10
 800e4e8:	4573      	cmp	r3, lr
 800e4ea:	d113      	bne.n	800e514 <_strtod_l+0x254>
 800e4ec:	182b      	adds	r3, r5, r0
 800e4ee:	2b08      	cmp	r3, #8
 800e4f0:	f105 0501 	add.w	r5, r5, #1
 800e4f4:	4405      	add	r5, r0
 800e4f6:	dc1c      	bgt.n	800e532 <_strtod_l+0x272>
 800e4f8:	9907      	ldr	r1, [sp, #28]
 800e4fa:	230a      	movs	r3, #10
 800e4fc:	fb03 2301 	mla	r3, r3, r1, r2
 800e500:	9307      	str	r3, [sp, #28]
 800e502:	2300      	movs	r3, #0
 800e504:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e506:	1c51      	adds	r1, r2, #1
 800e508:	9117      	str	r1, [sp, #92]	; 0x5c
 800e50a:	7852      	ldrb	r2, [r2, #1]
 800e50c:	4618      	mov	r0, r3
 800e50e:	e7c9      	b.n	800e4a4 <_strtod_l+0x1e4>
 800e510:	4638      	mov	r0, r7
 800e512:	e7d2      	b.n	800e4ba <_strtod_l+0x1fa>
 800e514:	2b08      	cmp	r3, #8
 800e516:	dc04      	bgt.n	800e522 <_strtod_l+0x262>
 800e518:	9e07      	ldr	r6, [sp, #28]
 800e51a:	434e      	muls	r6, r1
 800e51c:	9607      	str	r6, [sp, #28]
 800e51e:	3301      	adds	r3, #1
 800e520:	e7e2      	b.n	800e4e8 <_strtod_l+0x228>
 800e522:	f103 0c01 	add.w	ip, r3, #1
 800e526:	f1bc 0f10 	cmp.w	ip, #16
 800e52a:	bfd8      	it	le
 800e52c:	fb01 f909 	mulle.w	r9, r1, r9
 800e530:	e7f5      	b.n	800e51e <_strtod_l+0x25e>
 800e532:	2d10      	cmp	r5, #16
 800e534:	bfdc      	itt	le
 800e536:	230a      	movle	r3, #10
 800e538:	fb03 2909 	mlale	r9, r3, r9, r2
 800e53c:	e7e1      	b.n	800e502 <_strtod_l+0x242>
 800e53e:	2300      	movs	r3, #0
 800e540:	9305      	str	r3, [sp, #20]
 800e542:	2301      	movs	r3, #1
 800e544:	e77c      	b.n	800e440 <_strtod_l+0x180>
 800e546:	f04f 0c00 	mov.w	ip, #0
 800e54a:	f108 0202 	add.w	r2, r8, #2
 800e54e:	9217      	str	r2, [sp, #92]	; 0x5c
 800e550:	f898 2002 	ldrb.w	r2, [r8, #2]
 800e554:	e785      	b.n	800e462 <_strtod_l+0x1a2>
 800e556:	f04f 0c01 	mov.w	ip, #1
 800e55a:	e7f6      	b.n	800e54a <_strtod_l+0x28a>
 800e55c:	08013330 	.word	0x08013330
 800e560:	080130e8 	.word	0x080130e8
 800e564:	7ff00000 	.word	0x7ff00000
 800e568:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e56a:	1c51      	adds	r1, r2, #1
 800e56c:	9117      	str	r1, [sp, #92]	; 0x5c
 800e56e:	7852      	ldrb	r2, [r2, #1]
 800e570:	2a30      	cmp	r2, #48	; 0x30
 800e572:	d0f9      	beq.n	800e568 <_strtod_l+0x2a8>
 800e574:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800e578:	2908      	cmp	r1, #8
 800e57a:	f63f af79 	bhi.w	800e470 <_strtod_l+0x1b0>
 800e57e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800e582:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e584:	9206      	str	r2, [sp, #24]
 800e586:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e588:	1c51      	adds	r1, r2, #1
 800e58a:	9117      	str	r1, [sp, #92]	; 0x5c
 800e58c:	7852      	ldrb	r2, [r2, #1]
 800e58e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800e592:	2e09      	cmp	r6, #9
 800e594:	d937      	bls.n	800e606 <_strtod_l+0x346>
 800e596:	9e06      	ldr	r6, [sp, #24]
 800e598:	1b89      	subs	r1, r1, r6
 800e59a:	2908      	cmp	r1, #8
 800e59c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800e5a0:	dc02      	bgt.n	800e5a8 <_strtod_l+0x2e8>
 800e5a2:	4576      	cmp	r6, lr
 800e5a4:	bfa8      	it	ge
 800e5a6:	4676      	movge	r6, lr
 800e5a8:	f1bc 0f00 	cmp.w	ip, #0
 800e5ac:	d000      	beq.n	800e5b0 <_strtod_l+0x2f0>
 800e5ae:	4276      	negs	r6, r6
 800e5b0:	2d00      	cmp	r5, #0
 800e5b2:	d14d      	bne.n	800e650 <_strtod_l+0x390>
 800e5b4:	9904      	ldr	r1, [sp, #16]
 800e5b6:	4301      	orrs	r1, r0
 800e5b8:	f47f aec6 	bne.w	800e348 <_strtod_l+0x88>
 800e5bc:	2b00      	cmp	r3, #0
 800e5be:	f47f aee1 	bne.w	800e384 <_strtod_l+0xc4>
 800e5c2:	2a69      	cmp	r2, #105	; 0x69
 800e5c4:	d027      	beq.n	800e616 <_strtod_l+0x356>
 800e5c6:	dc24      	bgt.n	800e612 <_strtod_l+0x352>
 800e5c8:	2a49      	cmp	r2, #73	; 0x49
 800e5ca:	d024      	beq.n	800e616 <_strtod_l+0x356>
 800e5cc:	2a4e      	cmp	r2, #78	; 0x4e
 800e5ce:	f47f aed9 	bne.w	800e384 <_strtod_l+0xc4>
 800e5d2:	499f      	ldr	r1, [pc, #636]	; (800e850 <_strtod_l+0x590>)
 800e5d4:	a817      	add	r0, sp, #92	; 0x5c
 800e5d6:	f001 fe61 	bl	801029c <__match>
 800e5da:	2800      	cmp	r0, #0
 800e5dc:	f43f aed2 	beq.w	800e384 <_strtod_l+0xc4>
 800e5e0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e5e2:	781b      	ldrb	r3, [r3, #0]
 800e5e4:	2b28      	cmp	r3, #40	; 0x28
 800e5e6:	d12d      	bne.n	800e644 <_strtod_l+0x384>
 800e5e8:	499a      	ldr	r1, [pc, #616]	; (800e854 <_strtod_l+0x594>)
 800e5ea:	aa1a      	add	r2, sp, #104	; 0x68
 800e5ec:	a817      	add	r0, sp, #92	; 0x5c
 800e5ee:	f001 fe69 	bl	80102c4 <__hexnan>
 800e5f2:	2805      	cmp	r0, #5
 800e5f4:	d126      	bne.n	800e644 <_strtod_l+0x384>
 800e5f6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800e5f8:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800e5fc:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800e600:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800e604:	e6a0      	b.n	800e348 <_strtod_l+0x88>
 800e606:	210a      	movs	r1, #10
 800e608:	fb01 2e0e 	mla	lr, r1, lr, r2
 800e60c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800e610:	e7b9      	b.n	800e586 <_strtod_l+0x2c6>
 800e612:	2a6e      	cmp	r2, #110	; 0x6e
 800e614:	e7db      	b.n	800e5ce <_strtod_l+0x30e>
 800e616:	4990      	ldr	r1, [pc, #576]	; (800e858 <_strtod_l+0x598>)
 800e618:	a817      	add	r0, sp, #92	; 0x5c
 800e61a:	f001 fe3f 	bl	801029c <__match>
 800e61e:	2800      	cmp	r0, #0
 800e620:	f43f aeb0 	beq.w	800e384 <_strtod_l+0xc4>
 800e624:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e626:	498d      	ldr	r1, [pc, #564]	; (800e85c <_strtod_l+0x59c>)
 800e628:	3b01      	subs	r3, #1
 800e62a:	a817      	add	r0, sp, #92	; 0x5c
 800e62c:	9317      	str	r3, [sp, #92]	; 0x5c
 800e62e:	f001 fe35 	bl	801029c <__match>
 800e632:	b910      	cbnz	r0, 800e63a <_strtod_l+0x37a>
 800e634:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e636:	3301      	adds	r3, #1
 800e638:	9317      	str	r3, [sp, #92]	; 0x5c
 800e63a:	f8df b230 	ldr.w	fp, [pc, #560]	; 800e86c <_strtod_l+0x5ac>
 800e63e:	f04f 0a00 	mov.w	sl, #0
 800e642:	e681      	b.n	800e348 <_strtod_l+0x88>
 800e644:	4886      	ldr	r0, [pc, #536]	; (800e860 <_strtod_l+0x5a0>)
 800e646:	f003 f953 	bl	80118f0 <nan>
 800e64a:	ec5b ab10 	vmov	sl, fp, d0
 800e64e:	e67b      	b.n	800e348 <_strtod_l+0x88>
 800e650:	9b05      	ldr	r3, [sp, #20]
 800e652:	9807      	ldr	r0, [sp, #28]
 800e654:	1af3      	subs	r3, r6, r3
 800e656:	2f00      	cmp	r7, #0
 800e658:	bf08      	it	eq
 800e65a:	462f      	moveq	r7, r5
 800e65c:	2d10      	cmp	r5, #16
 800e65e:	9306      	str	r3, [sp, #24]
 800e660:	46a8      	mov	r8, r5
 800e662:	bfa8      	it	ge
 800e664:	f04f 0810 	movge.w	r8, #16
 800e668:	f7f1 ff64 	bl	8000534 <__aeabi_ui2d>
 800e66c:	2d09      	cmp	r5, #9
 800e66e:	4682      	mov	sl, r0
 800e670:	468b      	mov	fp, r1
 800e672:	dd13      	ble.n	800e69c <_strtod_l+0x3dc>
 800e674:	4b7b      	ldr	r3, [pc, #492]	; (800e864 <_strtod_l+0x5a4>)
 800e676:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800e67a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800e67e:	f7f1 ffd3 	bl	8000628 <__aeabi_dmul>
 800e682:	4682      	mov	sl, r0
 800e684:	4648      	mov	r0, r9
 800e686:	468b      	mov	fp, r1
 800e688:	f7f1 ff54 	bl	8000534 <__aeabi_ui2d>
 800e68c:	4602      	mov	r2, r0
 800e68e:	460b      	mov	r3, r1
 800e690:	4650      	mov	r0, sl
 800e692:	4659      	mov	r1, fp
 800e694:	f7f1 fe12 	bl	80002bc <__adddf3>
 800e698:	4682      	mov	sl, r0
 800e69a:	468b      	mov	fp, r1
 800e69c:	2d0f      	cmp	r5, #15
 800e69e:	dc38      	bgt.n	800e712 <_strtod_l+0x452>
 800e6a0:	9b06      	ldr	r3, [sp, #24]
 800e6a2:	2b00      	cmp	r3, #0
 800e6a4:	f43f ae50 	beq.w	800e348 <_strtod_l+0x88>
 800e6a8:	dd24      	ble.n	800e6f4 <_strtod_l+0x434>
 800e6aa:	2b16      	cmp	r3, #22
 800e6ac:	dc0b      	bgt.n	800e6c6 <_strtod_l+0x406>
 800e6ae:	496d      	ldr	r1, [pc, #436]	; (800e864 <_strtod_l+0x5a4>)
 800e6b0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e6b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e6b8:	4652      	mov	r2, sl
 800e6ba:	465b      	mov	r3, fp
 800e6bc:	f7f1 ffb4 	bl	8000628 <__aeabi_dmul>
 800e6c0:	4682      	mov	sl, r0
 800e6c2:	468b      	mov	fp, r1
 800e6c4:	e640      	b.n	800e348 <_strtod_l+0x88>
 800e6c6:	9a06      	ldr	r2, [sp, #24]
 800e6c8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800e6cc:	4293      	cmp	r3, r2
 800e6ce:	db20      	blt.n	800e712 <_strtod_l+0x452>
 800e6d0:	4c64      	ldr	r4, [pc, #400]	; (800e864 <_strtod_l+0x5a4>)
 800e6d2:	f1c5 050f 	rsb	r5, r5, #15
 800e6d6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800e6da:	4652      	mov	r2, sl
 800e6dc:	465b      	mov	r3, fp
 800e6de:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e6e2:	f7f1 ffa1 	bl	8000628 <__aeabi_dmul>
 800e6e6:	9b06      	ldr	r3, [sp, #24]
 800e6e8:	1b5d      	subs	r5, r3, r5
 800e6ea:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800e6ee:	e9d4 2300 	ldrd	r2, r3, [r4]
 800e6f2:	e7e3      	b.n	800e6bc <_strtod_l+0x3fc>
 800e6f4:	9b06      	ldr	r3, [sp, #24]
 800e6f6:	3316      	adds	r3, #22
 800e6f8:	db0b      	blt.n	800e712 <_strtod_l+0x452>
 800e6fa:	9b05      	ldr	r3, [sp, #20]
 800e6fc:	1b9e      	subs	r6, r3, r6
 800e6fe:	4b59      	ldr	r3, [pc, #356]	; (800e864 <_strtod_l+0x5a4>)
 800e700:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800e704:	e9d6 2300 	ldrd	r2, r3, [r6]
 800e708:	4650      	mov	r0, sl
 800e70a:	4659      	mov	r1, fp
 800e70c:	f7f2 f8b6 	bl	800087c <__aeabi_ddiv>
 800e710:	e7d6      	b.n	800e6c0 <_strtod_l+0x400>
 800e712:	9b06      	ldr	r3, [sp, #24]
 800e714:	eba5 0808 	sub.w	r8, r5, r8
 800e718:	4498      	add	r8, r3
 800e71a:	f1b8 0f00 	cmp.w	r8, #0
 800e71e:	dd74      	ble.n	800e80a <_strtod_l+0x54a>
 800e720:	f018 030f 	ands.w	r3, r8, #15
 800e724:	d00a      	beq.n	800e73c <_strtod_l+0x47c>
 800e726:	494f      	ldr	r1, [pc, #316]	; (800e864 <_strtod_l+0x5a4>)
 800e728:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e72c:	4652      	mov	r2, sl
 800e72e:	465b      	mov	r3, fp
 800e730:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e734:	f7f1 ff78 	bl	8000628 <__aeabi_dmul>
 800e738:	4682      	mov	sl, r0
 800e73a:	468b      	mov	fp, r1
 800e73c:	f038 080f 	bics.w	r8, r8, #15
 800e740:	d04f      	beq.n	800e7e2 <_strtod_l+0x522>
 800e742:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800e746:	dd22      	ble.n	800e78e <_strtod_l+0x4ce>
 800e748:	2500      	movs	r5, #0
 800e74a:	462e      	mov	r6, r5
 800e74c:	9507      	str	r5, [sp, #28]
 800e74e:	9505      	str	r5, [sp, #20]
 800e750:	2322      	movs	r3, #34	; 0x22
 800e752:	f8df b118 	ldr.w	fp, [pc, #280]	; 800e86c <_strtod_l+0x5ac>
 800e756:	6023      	str	r3, [r4, #0]
 800e758:	f04f 0a00 	mov.w	sl, #0
 800e75c:	9b07      	ldr	r3, [sp, #28]
 800e75e:	2b00      	cmp	r3, #0
 800e760:	f43f adf2 	beq.w	800e348 <_strtod_l+0x88>
 800e764:	9918      	ldr	r1, [sp, #96]	; 0x60
 800e766:	4620      	mov	r0, r4
 800e768:	f001 feb8 	bl	80104dc <_Bfree>
 800e76c:	9905      	ldr	r1, [sp, #20]
 800e76e:	4620      	mov	r0, r4
 800e770:	f001 feb4 	bl	80104dc <_Bfree>
 800e774:	4631      	mov	r1, r6
 800e776:	4620      	mov	r0, r4
 800e778:	f001 feb0 	bl	80104dc <_Bfree>
 800e77c:	9907      	ldr	r1, [sp, #28]
 800e77e:	4620      	mov	r0, r4
 800e780:	f001 feac 	bl	80104dc <_Bfree>
 800e784:	4629      	mov	r1, r5
 800e786:	4620      	mov	r0, r4
 800e788:	f001 fea8 	bl	80104dc <_Bfree>
 800e78c:	e5dc      	b.n	800e348 <_strtod_l+0x88>
 800e78e:	4b36      	ldr	r3, [pc, #216]	; (800e868 <_strtod_l+0x5a8>)
 800e790:	9304      	str	r3, [sp, #16]
 800e792:	2300      	movs	r3, #0
 800e794:	ea4f 1828 	mov.w	r8, r8, asr #4
 800e798:	4650      	mov	r0, sl
 800e79a:	4659      	mov	r1, fp
 800e79c:	4699      	mov	r9, r3
 800e79e:	f1b8 0f01 	cmp.w	r8, #1
 800e7a2:	dc21      	bgt.n	800e7e8 <_strtod_l+0x528>
 800e7a4:	b10b      	cbz	r3, 800e7aa <_strtod_l+0x4ea>
 800e7a6:	4682      	mov	sl, r0
 800e7a8:	468b      	mov	fp, r1
 800e7aa:	4b2f      	ldr	r3, [pc, #188]	; (800e868 <_strtod_l+0x5a8>)
 800e7ac:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800e7b0:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800e7b4:	4652      	mov	r2, sl
 800e7b6:	465b      	mov	r3, fp
 800e7b8:	e9d9 0100 	ldrd	r0, r1, [r9]
 800e7bc:	f7f1 ff34 	bl	8000628 <__aeabi_dmul>
 800e7c0:	4b2a      	ldr	r3, [pc, #168]	; (800e86c <_strtod_l+0x5ac>)
 800e7c2:	460a      	mov	r2, r1
 800e7c4:	400b      	ands	r3, r1
 800e7c6:	492a      	ldr	r1, [pc, #168]	; (800e870 <_strtod_l+0x5b0>)
 800e7c8:	428b      	cmp	r3, r1
 800e7ca:	4682      	mov	sl, r0
 800e7cc:	d8bc      	bhi.n	800e748 <_strtod_l+0x488>
 800e7ce:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800e7d2:	428b      	cmp	r3, r1
 800e7d4:	bf86      	itte	hi
 800e7d6:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800e874 <_strtod_l+0x5b4>
 800e7da:	f04f 3aff 	movhi.w	sl, #4294967295
 800e7de:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800e7e2:	2300      	movs	r3, #0
 800e7e4:	9304      	str	r3, [sp, #16]
 800e7e6:	e084      	b.n	800e8f2 <_strtod_l+0x632>
 800e7e8:	f018 0f01 	tst.w	r8, #1
 800e7ec:	d005      	beq.n	800e7fa <_strtod_l+0x53a>
 800e7ee:	9b04      	ldr	r3, [sp, #16]
 800e7f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7f4:	f7f1 ff18 	bl	8000628 <__aeabi_dmul>
 800e7f8:	2301      	movs	r3, #1
 800e7fa:	9a04      	ldr	r2, [sp, #16]
 800e7fc:	3208      	adds	r2, #8
 800e7fe:	f109 0901 	add.w	r9, r9, #1
 800e802:	ea4f 0868 	mov.w	r8, r8, asr #1
 800e806:	9204      	str	r2, [sp, #16]
 800e808:	e7c9      	b.n	800e79e <_strtod_l+0x4de>
 800e80a:	d0ea      	beq.n	800e7e2 <_strtod_l+0x522>
 800e80c:	f1c8 0800 	rsb	r8, r8, #0
 800e810:	f018 020f 	ands.w	r2, r8, #15
 800e814:	d00a      	beq.n	800e82c <_strtod_l+0x56c>
 800e816:	4b13      	ldr	r3, [pc, #76]	; (800e864 <_strtod_l+0x5a4>)
 800e818:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e81c:	4650      	mov	r0, sl
 800e81e:	4659      	mov	r1, fp
 800e820:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e824:	f7f2 f82a 	bl	800087c <__aeabi_ddiv>
 800e828:	4682      	mov	sl, r0
 800e82a:	468b      	mov	fp, r1
 800e82c:	ea5f 1828 	movs.w	r8, r8, asr #4
 800e830:	d0d7      	beq.n	800e7e2 <_strtod_l+0x522>
 800e832:	f1b8 0f1f 	cmp.w	r8, #31
 800e836:	dd1f      	ble.n	800e878 <_strtod_l+0x5b8>
 800e838:	2500      	movs	r5, #0
 800e83a:	462e      	mov	r6, r5
 800e83c:	9507      	str	r5, [sp, #28]
 800e83e:	9505      	str	r5, [sp, #20]
 800e840:	2322      	movs	r3, #34	; 0x22
 800e842:	f04f 0a00 	mov.w	sl, #0
 800e846:	f04f 0b00 	mov.w	fp, #0
 800e84a:	6023      	str	r3, [r4, #0]
 800e84c:	e786      	b.n	800e75c <_strtod_l+0x49c>
 800e84e:	bf00      	nop
 800e850:	080130bd 	.word	0x080130bd
 800e854:	080130fc 	.word	0x080130fc
 800e858:	080130b5 	.word	0x080130b5
 800e85c:	0801323c 	.word	0x0801323c
 800e860:	08013503 	.word	0x08013503
 800e864:	080133c8 	.word	0x080133c8
 800e868:	080133a0 	.word	0x080133a0
 800e86c:	7ff00000 	.word	0x7ff00000
 800e870:	7ca00000 	.word	0x7ca00000
 800e874:	7fefffff 	.word	0x7fefffff
 800e878:	f018 0310 	ands.w	r3, r8, #16
 800e87c:	bf18      	it	ne
 800e87e:	236a      	movne	r3, #106	; 0x6a
 800e880:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800ec30 <_strtod_l+0x970>
 800e884:	9304      	str	r3, [sp, #16]
 800e886:	4650      	mov	r0, sl
 800e888:	4659      	mov	r1, fp
 800e88a:	2300      	movs	r3, #0
 800e88c:	f018 0f01 	tst.w	r8, #1
 800e890:	d004      	beq.n	800e89c <_strtod_l+0x5dc>
 800e892:	e9d9 2300 	ldrd	r2, r3, [r9]
 800e896:	f7f1 fec7 	bl	8000628 <__aeabi_dmul>
 800e89a:	2301      	movs	r3, #1
 800e89c:	ea5f 0868 	movs.w	r8, r8, asr #1
 800e8a0:	f109 0908 	add.w	r9, r9, #8
 800e8a4:	d1f2      	bne.n	800e88c <_strtod_l+0x5cc>
 800e8a6:	b10b      	cbz	r3, 800e8ac <_strtod_l+0x5ec>
 800e8a8:	4682      	mov	sl, r0
 800e8aa:	468b      	mov	fp, r1
 800e8ac:	9b04      	ldr	r3, [sp, #16]
 800e8ae:	b1c3      	cbz	r3, 800e8e2 <_strtod_l+0x622>
 800e8b0:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800e8b4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800e8b8:	2b00      	cmp	r3, #0
 800e8ba:	4659      	mov	r1, fp
 800e8bc:	dd11      	ble.n	800e8e2 <_strtod_l+0x622>
 800e8be:	2b1f      	cmp	r3, #31
 800e8c0:	f340 8124 	ble.w	800eb0c <_strtod_l+0x84c>
 800e8c4:	2b34      	cmp	r3, #52	; 0x34
 800e8c6:	bfde      	ittt	le
 800e8c8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800e8cc:	f04f 33ff 	movle.w	r3, #4294967295
 800e8d0:	fa03 f202 	lslle.w	r2, r3, r2
 800e8d4:	f04f 0a00 	mov.w	sl, #0
 800e8d8:	bfcc      	ite	gt
 800e8da:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800e8de:	ea02 0b01 	andle.w	fp, r2, r1
 800e8e2:	2200      	movs	r2, #0
 800e8e4:	2300      	movs	r3, #0
 800e8e6:	4650      	mov	r0, sl
 800e8e8:	4659      	mov	r1, fp
 800e8ea:	f7f2 f905 	bl	8000af8 <__aeabi_dcmpeq>
 800e8ee:	2800      	cmp	r0, #0
 800e8f0:	d1a2      	bne.n	800e838 <_strtod_l+0x578>
 800e8f2:	9b07      	ldr	r3, [sp, #28]
 800e8f4:	9300      	str	r3, [sp, #0]
 800e8f6:	9908      	ldr	r1, [sp, #32]
 800e8f8:	462b      	mov	r3, r5
 800e8fa:	463a      	mov	r2, r7
 800e8fc:	4620      	mov	r0, r4
 800e8fe:	f001 fe55 	bl	80105ac <__s2b>
 800e902:	9007      	str	r0, [sp, #28]
 800e904:	2800      	cmp	r0, #0
 800e906:	f43f af1f 	beq.w	800e748 <_strtod_l+0x488>
 800e90a:	9b05      	ldr	r3, [sp, #20]
 800e90c:	1b9e      	subs	r6, r3, r6
 800e90e:	9b06      	ldr	r3, [sp, #24]
 800e910:	2b00      	cmp	r3, #0
 800e912:	bfb4      	ite	lt
 800e914:	4633      	movlt	r3, r6
 800e916:	2300      	movge	r3, #0
 800e918:	930c      	str	r3, [sp, #48]	; 0x30
 800e91a:	9b06      	ldr	r3, [sp, #24]
 800e91c:	2500      	movs	r5, #0
 800e91e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800e922:	9312      	str	r3, [sp, #72]	; 0x48
 800e924:	462e      	mov	r6, r5
 800e926:	9b07      	ldr	r3, [sp, #28]
 800e928:	4620      	mov	r0, r4
 800e92a:	6859      	ldr	r1, [r3, #4]
 800e92c:	f001 fd96 	bl	801045c <_Balloc>
 800e930:	9005      	str	r0, [sp, #20]
 800e932:	2800      	cmp	r0, #0
 800e934:	f43f af0c 	beq.w	800e750 <_strtod_l+0x490>
 800e938:	9b07      	ldr	r3, [sp, #28]
 800e93a:	691a      	ldr	r2, [r3, #16]
 800e93c:	3202      	adds	r2, #2
 800e93e:	f103 010c 	add.w	r1, r3, #12
 800e942:	0092      	lsls	r2, r2, #2
 800e944:	300c      	adds	r0, #12
 800e946:	f7fe fd63 	bl	800d410 <memcpy>
 800e94a:	ec4b ab10 	vmov	d0, sl, fp
 800e94e:	aa1a      	add	r2, sp, #104	; 0x68
 800e950:	a919      	add	r1, sp, #100	; 0x64
 800e952:	4620      	mov	r0, r4
 800e954:	f002 f970 	bl	8010c38 <__d2b>
 800e958:	ec4b ab18 	vmov	d8, sl, fp
 800e95c:	9018      	str	r0, [sp, #96]	; 0x60
 800e95e:	2800      	cmp	r0, #0
 800e960:	f43f aef6 	beq.w	800e750 <_strtod_l+0x490>
 800e964:	2101      	movs	r1, #1
 800e966:	4620      	mov	r0, r4
 800e968:	f001 feba 	bl	80106e0 <__i2b>
 800e96c:	4606      	mov	r6, r0
 800e96e:	2800      	cmp	r0, #0
 800e970:	f43f aeee 	beq.w	800e750 <_strtod_l+0x490>
 800e974:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800e976:	9904      	ldr	r1, [sp, #16]
 800e978:	2b00      	cmp	r3, #0
 800e97a:	bfab      	itete	ge
 800e97c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800e97e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800e980:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800e982:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800e986:	bfac      	ite	ge
 800e988:	eb03 0902 	addge.w	r9, r3, r2
 800e98c:	1ad7      	sublt	r7, r2, r3
 800e98e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800e990:	eba3 0801 	sub.w	r8, r3, r1
 800e994:	4490      	add	r8, r2
 800e996:	4ba1      	ldr	r3, [pc, #644]	; (800ec1c <_strtod_l+0x95c>)
 800e998:	f108 38ff 	add.w	r8, r8, #4294967295
 800e99c:	4598      	cmp	r8, r3
 800e99e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800e9a2:	f280 80c7 	bge.w	800eb34 <_strtod_l+0x874>
 800e9a6:	eba3 0308 	sub.w	r3, r3, r8
 800e9aa:	2b1f      	cmp	r3, #31
 800e9ac:	eba2 0203 	sub.w	r2, r2, r3
 800e9b0:	f04f 0101 	mov.w	r1, #1
 800e9b4:	f300 80b1 	bgt.w	800eb1a <_strtod_l+0x85a>
 800e9b8:	fa01 f303 	lsl.w	r3, r1, r3
 800e9bc:	930d      	str	r3, [sp, #52]	; 0x34
 800e9be:	2300      	movs	r3, #0
 800e9c0:	9308      	str	r3, [sp, #32]
 800e9c2:	eb09 0802 	add.w	r8, r9, r2
 800e9c6:	9b04      	ldr	r3, [sp, #16]
 800e9c8:	45c1      	cmp	r9, r8
 800e9ca:	4417      	add	r7, r2
 800e9cc:	441f      	add	r7, r3
 800e9ce:	464b      	mov	r3, r9
 800e9d0:	bfa8      	it	ge
 800e9d2:	4643      	movge	r3, r8
 800e9d4:	42bb      	cmp	r3, r7
 800e9d6:	bfa8      	it	ge
 800e9d8:	463b      	movge	r3, r7
 800e9da:	2b00      	cmp	r3, #0
 800e9dc:	bfc2      	ittt	gt
 800e9de:	eba8 0803 	subgt.w	r8, r8, r3
 800e9e2:	1aff      	subgt	r7, r7, r3
 800e9e4:	eba9 0903 	subgt.w	r9, r9, r3
 800e9e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e9ea:	2b00      	cmp	r3, #0
 800e9ec:	dd17      	ble.n	800ea1e <_strtod_l+0x75e>
 800e9ee:	4631      	mov	r1, r6
 800e9f0:	461a      	mov	r2, r3
 800e9f2:	4620      	mov	r0, r4
 800e9f4:	f001 ff34 	bl	8010860 <__pow5mult>
 800e9f8:	4606      	mov	r6, r0
 800e9fa:	2800      	cmp	r0, #0
 800e9fc:	f43f aea8 	beq.w	800e750 <_strtod_l+0x490>
 800ea00:	4601      	mov	r1, r0
 800ea02:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800ea04:	4620      	mov	r0, r4
 800ea06:	f001 fe81 	bl	801070c <__multiply>
 800ea0a:	900b      	str	r0, [sp, #44]	; 0x2c
 800ea0c:	2800      	cmp	r0, #0
 800ea0e:	f43f ae9f 	beq.w	800e750 <_strtod_l+0x490>
 800ea12:	9918      	ldr	r1, [sp, #96]	; 0x60
 800ea14:	4620      	mov	r0, r4
 800ea16:	f001 fd61 	bl	80104dc <_Bfree>
 800ea1a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ea1c:	9318      	str	r3, [sp, #96]	; 0x60
 800ea1e:	f1b8 0f00 	cmp.w	r8, #0
 800ea22:	f300 808c 	bgt.w	800eb3e <_strtod_l+0x87e>
 800ea26:	9b06      	ldr	r3, [sp, #24]
 800ea28:	2b00      	cmp	r3, #0
 800ea2a:	dd08      	ble.n	800ea3e <_strtod_l+0x77e>
 800ea2c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ea2e:	9905      	ldr	r1, [sp, #20]
 800ea30:	4620      	mov	r0, r4
 800ea32:	f001 ff15 	bl	8010860 <__pow5mult>
 800ea36:	9005      	str	r0, [sp, #20]
 800ea38:	2800      	cmp	r0, #0
 800ea3a:	f43f ae89 	beq.w	800e750 <_strtod_l+0x490>
 800ea3e:	2f00      	cmp	r7, #0
 800ea40:	dd08      	ble.n	800ea54 <_strtod_l+0x794>
 800ea42:	9905      	ldr	r1, [sp, #20]
 800ea44:	463a      	mov	r2, r7
 800ea46:	4620      	mov	r0, r4
 800ea48:	f001 ff64 	bl	8010914 <__lshift>
 800ea4c:	9005      	str	r0, [sp, #20]
 800ea4e:	2800      	cmp	r0, #0
 800ea50:	f43f ae7e 	beq.w	800e750 <_strtod_l+0x490>
 800ea54:	f1b9 0f00 	cmp.w	r9, #0
 800ea58:	dd08      	ble.n	800ea6c <_strtod_l+0x7ac>
 800ea5a:	4631      	mov	r1, r6
 800ea5c:	464a      	mov	r2, r9
 800ea5e:	4620      	mov	r0, r4
 800ea60:	f001 ff58 	bl	8010914 <__lshift>
 800ea64:	4606      	mov	r6, r0
 800ea66:	2800      	cmp	r0, #0
 800ea68:	f43f ae72 	beq.w	800e750 <_strtod_l+0x490>
 800ea6c:	9a05      	ldr	r2, [sp, #20]
 800ea6e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800ea70:	4620      	mov	r0, r4
 800ea72:	f001 ffdb 	bl	8010a2c <__mdiff>
 800ea76:	4605      	mov	r5, r0
 800ea78:	2800      	cmp	r0, #0
 800ea7a:	f43f ae69 	beq.w	800e750 <_strtod_l+0x490>
 800ea7e:	68c3      	ldr	r3, [r0, #12]
 800ea80:	930b      	str	r3, [sp, #44]	; 0x2c
 800ea82:	2300      	movs	r3, #0
 800ea84:	60c3      	str	r3, [r0, #12]
 800ea86:	4631      	mov	r1, r6
 800ea88:	f001 ffb4 	bl	80109f4 <__mcmp>
 800ea8c:	2800      	cmp	r0, #0
 800ea8e:	da60      	bge.n	800eb52 <_strtod_l+0x892>
 800ea90:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ea92:	ea53 030a 	orrs.w	r3, r3, sl
 800ea96:	f040 8082 	bne.w	800eb9e <_strtod_l+0x8de>
 800ea9a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ea9e:	2b00      	cmp	r3, #0
 800eaa0:	d17d      	bne.n	800eb9e <_strtod_l+0x8de>
 800eaa2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800eaa6:	0d1b      	lsrs	r3, r3, #20
 800eaa8:	051b      	lsls	r3, r3, #20
 800eaaa:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800eaae:	d976      	bls.n	800eb9e <_strtod_l+0x8de>
 800eab0:	696b      	ldr	r3, [r5, #20]
 800eab2:	b913      	cbnz	r3, 800eaba <_strtod_l+0x7fa>
 800eab4:	692b      	ldr	r3, [r5, #16]
 800eab6:	2b01      	cmp	r3, #1
 800eab8:	dd71      	ble.n	800eb9e <_strtod_l+0x8de>
 800eaba:	4629      	mov	r1, r5
 800eabc:	2201      	movs	r2, #1
 800eabe:	4620      	mov	r0, r4
 800eac0:	f001 ff28 	bl	8010914 <__lshift>
 800eac4:	4631      	mov	r1, r6
 800eac6:	4605      	mov	r5, r0
 800eac8:	f001 ff94 	bl	80109f4 <__mcmp>
 800eacc:	2800      	cmp	r0, #0
 800eace:	dd66      	ble.n	800eb9e <_strtod_l+0x8de>
 800ead0:	9904      	ldr	r1, [sp, #16]
 800ead2:	4a53      	ldr	r2, [pc, #332]	; (800ec20 <_strtod_l+0x960>)
 800ead4:	465b      	mov	r3, fp
 800ead6:	2900      	cmp	r1, #0
 800ead8:	f000 8081 	beq.w	800ebde <_strtod_l+0x91e>
 800eadc:	ea02 010b 	and.w	r1, r2, fp
 800eae0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800eae4:	dc7b      	bgt.n	800ebde <_strtod_l+0x91e>
 800eae6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800eaea:	f77f aea9 	ble.w	800e840 <_strtod_l+0x580>
 800eaee:	4b4d      	ldr	r3, [pc, #308]	; (800ec24 <_strtod_l+0x964>)
 800eaf0:	4650      	mov	r0, sl
 800eaf2:	4659      	mov	r1, fp
 800eaf4:	2200      	movs	r2, #0
 800eaf6:	f7f1 fd97 	bl	8000628 <__aeabi_dmul>
 800eafa:	460b      	mov	r3, r1
 800eafc:	4303      	orrs	r3, r0
 800eafe:	bf08      	it	eq
 800eb00:	2322      	moveq	r3, #34	; 0x22
 800eb02:	4682      	mov	sl, r0
 800eb04:	468b      	mov	fp, r1
 800eb06:	bf08      	it	eq
 800eb08:	6023      	streq	r3, [r4, #0]
 800eb0a:	e62b      	b.n	800e764 <_strtod_l+0x4a4>
 800eb0c:	f04f 32ff 	mov.w	r2, #4294967295
 800eb10:	fa02 f303 	lsl.w	r3, r2, r3
 800eb14:	ea03 0a0a 	and.w	sl, r3, sl
 800eb18:	e6e3      	b.n	800e8e2 <_strtod_l+0x622>
 800eb1a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800eb1e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800eb22:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800eb26:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800eb2a:	fa01 f308 	lsl.w	r3, r1, r8
 800eb2e:	9308      	str	r3, [sp, #32]
 800eb30:	910d      	str	r1, [sp, #52]	; 0x34
 800eb32:	e746      	b.n	800e9c2 <_strtod_l+0x702>
 800eb34:	2300      	movs	r3, #0
 800eb36:	9308      	str	r3, [sp, #32]
 800eb38:	2301      	movs	r3, #1
 800eb3a:	930d      	str	r3, [sp, #52]	; 0x34
 800eb3c:	e741      	b.n	800e9c2 <_strtod_l+0x702>
 800eb3e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800eb40:	4642      	mov	r2, r8
 800eb42:	4620      	mov	r0, r4
 800eb44:	f001 fee6 	bl	8010914 <__lshift>
 800eb48:	9018      	str	r0, [sp, #96]	; 0x60
 800eb4a:	2800      	cmp	r0, #0
 800eb4c:	f47f af6b 	bne.w	800ea26 <_strtod_l+0x766>
 800eb50:	e5fe      	b.n	800e750 <_strtod_l+0x490>
 800eb52:	465f      	mov	r7, fp
 800eb54:	d16e      	bne.n	800ec34 <_strtod_l+0x974>
 800eb56:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800eb58:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800eb5c:	b342      	cbz	r2, 800ebb0 <_strtod_l+0x8f0>
 800eb5e:	4a32      	ldr	r2, [pc, #200]	; (800ec28 <_strtod_l+0x968>)
 800eb60:	4293      	cmp	r3, r2
 800eb62:	d128      	bne.n	800ebb6 <_strtod_l+0x8f6>
 800eb64:	9b04      	ldr	r3, [sp, #16]
 800eb66:	4651      	mov	r1, sl
 800eb68:	b1eb      	cbz	r3, 800eba6 <_strtod_l+0x8e6>
 800eb6a:	4b2d      	ldr	r3, [pc, #180]	; (800ec20 <_strtod_l+0x960>)
 800eb6c:	403b      	ands	r3, r7
 800eb6e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800eb72:	f04f 32ff 	mov.w	r2, #4294967295
 800eb76:	d819      	bhi.n	800ebac <_strtod_l+0x8ec>
 800eb78:	0d1b      	lsrs	r3, r3, #20
 800eb7a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800eb7e:	fa02 f303 	lsl.w	r3, r2, r3
 800eb82:	4299      	cmp	r1, r3
 800eb84:	d117      	bne.n	800ebb6 <_strtod_l+0x8f6>
 800eb86:	4b29      	ldr	r3, [pc, #164]	; (800ec2c <_strtod_l+0x96c>)
 800eb88:	429f      	cmp	r7, r3
 800eb8a:	d102      	bne.n	800eb92 <_strtod_l+0x8d2>
 800eb8c:	3101      	adds	r1, #1
 800eb8e:	f43f addf 	beq.w	800e750 <_strtod_l+0x490>
 800eb92:	4b23      	ldr	r3, [pc, #140]	; (800ec20 <_strtod_l+0x960>)
 800eb94:	403b      	ands	r3, r7
 800eb96:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800eb9a:	f04f 0a00 	mov.w	sl, #0
 800eb9e:	9b04      	ldr	r3, [sp, #16]
 800eba0:	2b00      	cmp	r3, #0
 800eba2:	d1a4      	bne.n	800eaee <_strtod_l+0x82e>
 800eba4:	e5de      	b.n	800e764 <_strtod_l+0x4a4>
 800eba6:	f04f 33ff 	mov.w	r3, #4294967295
 800ebaa:	e7ea      	b.n	800eb82 <_strtod_l+0x8c2>
 800ebac:	4613      	mov	r3, r2
 800ebae:	e7e8      	b.n	800eb82 <_strtod_l+0x8c2>
 800ebb0:	ea53 030a 	orrs.w	r3, r3, sl
 800ebb4:	d08c      	beq.n	800ead0 <_strtod_l+0x810>
 800ebb6:	9b08      	ldr	r3, [sp, #32]
 800ebb8:	b1db      	cbz	r3, 800ebf2 <_strtod_l+0x932>
 800ebba:	423b      	tst	r3, r7
 800ebbc:	d0ef      	beq.n	800eb9e <_strtod_l+0x8de>
 800ebbe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ebc0:	9a04      	ldr	r2, [sp, #16]
 800ebc2:	4650      	mov	r0, sl
 800ebc4:	4659      	mov	r1, fp
 800ebc6:	b1c3      	cbz	r3, 800ebfa <_strtod_l+0x93a>
 800ebc8:	f7ff fb5d 	bl	800e286 <sulp>
 800ebcc:	4602      	mov	r2, r0
 800ebce:	460b      	mov	r3, r1
 800ebd0:	ec51 0b18 	vmov	r0, r1, d8
 800ebd4:	f7f1 fb72 	bl	80002bc <__adddf3>
 800ebd8:	4682      	mov	sl, r0
 800ebda:	468b      	mov	fp, r1
 800ebdc:	e7df      	b.n	800eb9e <_strtod_l+0x8de>
 800ebde:	4013      	ands	r3, r2
 800ebe0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800ebe4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800ebe8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800ebec:	f04f 3aff 	mov.w	sl, #4294967295
 800ebf0:	e7d5      	b.n	800eb9e <_strtod_l+0x8de>
 800ebf2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ebf4:	ea13 0f0a 	tst.w	r3, sl
 800ebf8:	e7e0      	b.n	800ebbc <_strtod_l+0x8fc>
 800ebfa:	f7ff fb44 	bl	800e286 <sulp>
 800ebfe:	4602      	mov	r2, r0
 800ec00:	460b      	mov	r3, r1
 800ec02:	ec51 0b18 	vmov	r0, r1, d8
 800ec06:	f7f1 fb57 	bl	80002b8 <__aeabi_dsub>
 800ec0a:	2200      	movs	r2, #0
 800ec0c:	2300      	movs	r3, #0
 800ec0e:	4682      	mov	sl, r0
 800ec10:	468b      	mov	fp, r1
 800ec12:	f7f1 ff71 	bl	8000af8 <__aeabi_dcmpeq>
 800ec16:	2800      	cmp	r0, #0
 800ec18:	d0c1      	beq.n	800eb9e <_strtod_l+0x8de>
 800ec1a:	e611      	b.n	800e840 <_strtod_l+0x580>
 800ec1c:	fffffc02 	.word	0xfffffc02
 800ec20:	7ff00000 	.word	0x7ff00000
 800ec24:	39500000 	.word	0x39500000
 800ec28:	000fffff 	.word	0x000fffff
 800ec2c:	7fefffff 	.word	0x7fefffff
 800ec30:	08013110 	.word	0x08013110
 800ec34:	4631      	mov	r1, r6
 800ec36:	4628      	mov	r0, r5
 800ec38:	f002 f85a 	bl	8010cf0 <__ratio>
 800ec3c:	ec59 8b10 	vmov	r8, r9, d0
 800ec40:	ee10 0a10 	vmov	r0, s0
 800ec44:	2200      	movs	r2, #0
 800ec46:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ec4a:	4649      	mov	r1, r9
 800ec4c:	f7f1 ff68 	bl	8000b20 <__aeabi_dcmple>
 800ec50:	2800      	cmp	r0, #0
 800ec52:	d07a      	beq.n	800ed4a <_strtod_l+0xa8a>
 800ec54:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ec56:	2b00      	cmp	r3, #0
 800ec58:	d04a      	beq.n	800ecf0 <_strtod_l+0xa30>
 800ec5a:	4b95      	ldr	r3, [pc, #596]	; (800eeb0 <_strtod_l+0xbf0>)
 800ec5c:	2200      	movs	r2, #0
 800ec5e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ec62:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800eeb0 <_strtod_l+0xbf0>
 800ec66:	f04f 0800 	mov.w	r8, #0
 800ec6a:	4b92      	ldr	r3, [pc, #584]	; (800eeb4 <_strtod_l+0xbf4>)
 800ec6c:	403b      	ands	r3, r7
 800ec6e:	930d      	str	r3, [sp, #52]	; 0x34
 800ec70:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ec72:	4b91      	ldr	r3, [pc, #580]	; (800eeb8 <_strtod_l+0xbf8>)
 800ec74:	429a      	cmp	r2, r3
 800ec76:	f040 80b0 	bne.w	800edda <_strtod_l+0xb1a>
 800ec7a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ec7e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800ec82:	ec4b ab10 	vmov	d0, sl, fp
 800ec86:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ec8a:	f001 ff59 	bl	8010b40 <__ulp>
 800ec8e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ec92:	ec53 2b10 	vmov	r2, r3, d0
 800ec96:	f7f1 fcc7 	bl	8000628 <__aeabi_dmul>
 800ec9a:	4652      	mov	r2, sl
 800ec9c:	465b      	mov	r3, fp
 800ec9e:	f7f1 fb0d 	bl	80002bc <__adddf3>
 800eca2:	460b      	mov	r3, r1
 800eca4:	4983      	ldr	r1, [pc, #524]	; (800eeb4 <_strtod_l+0xbf4>)
 800eca6:	4a85      	ldr	r2, [pc, #532]	; (800eebc <_strtod_l+0xbfc>)
 800eca8:	4019      	ands	r1, r3
 800ecaa:	4291      	cmp	r1, r2
 800ecac:	4682      	mov	sl, r0
 800ecae:	d960      	bls.n	800ed72 <_strtod_l+0xab2>
 800ecb0:	ee18 3a90 	vmov	r3, s17
 800ecb4:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800ecb8:	4293      	cmp	r3, r2
 800ecba:	d104      	bne.n	800ecc6 <_strtod_l+0xa06>
 800ecbc:	ee18 3a10 	vmov	r3, s16
 800ecc0:	3301      	adds	r3, #1
 800ecc2:	f43f ad45 	beq.w	800e750 <_strtod_l+0x490>
 800ecc6:	f8df b200 	ldr.w	fp, [pc, #512]	; 800eec8 <_strtod_l+0xc08>
 800ecca:	f04f 3aff 	mov.w	sl, #4294967295
 800ecce:	9918      	ldr	r1, [sp, #96]	; 0x60
 800ecd0:	4620      	mov	r0, r4
 800ecd2:	f001 fc03 	bl	80104dc <_Bfree>
 800ecd6:	9905      	ldr	r1, [sp, #20]
 800ecd8:	4620      	mov	r0, r4
 800ecda:	f001 fbff 	bl	80104dc <_Bfree>
 800ecde:	4631      	mov	r1, r6
 800ece0:	4620      	mov	r0, r4
 800ece2:	f001 fbfb 	bl	80104dc <_Bfree>
 800ece6:	4629      	mov	r1, r5
 800ece8:	4620      	mov	r0, r4
 800ecea:	f001 fbf7 	bl	80104dc <_Bfree>
 800ecee:	e61a      	b.n	800e926 <_strtod_l+0x666>
 800ecf0:	f1ba 0f00 	cmp.w	sl, #0
 800ecf4:	d11b      	bne.n	800ed2e <_strtod_l+0xa6e>
 800ecf6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ecfa:	b9f3      	cbnz	r3, 800ed3a <_strtod_l+0xa7a>
 800ecfc:	4b6c      	ldr	r3, [pc, #432]	; (800eeb0 <_strtod_l+0xbf0>)
 800ecfe:	2200      	movs	r2, #0
 800ed00:	4640      	mov	r0, r8
 800ed02:	4649      	mov	r1, r9
 800ed04:	f7f1 ff02 	bl	8000b0c <__aeabi_dcmplt>
 800ed08:	b9d0      	cbnz	r0, 800ed40 <_strtod_l+0xa80>
 800ed0a:	4640      	mov	r0, r8
 800ed0c:	4649      	mov	r1, r9
 800ed0e:	4b6c      	ldr	r3, [pc, #432]	; (800eec0 <_strtod_l+0xc00>)
 800ed10:	2200      	movs	r2, #0
 800ed12:	f7f1 fc89 	bl	8000628 <__aeabi_dmul>
 800ed16:	4680      	mov	r8, r0
 800ed18:	4689      	mov	r9, r1
 800ed1a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800ed1e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800ed22:	9315      	str	r3, [sp, #84]	; 0x54
 800ed24:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800ed28:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ed2c:	e79d      	b.n	800ec6a <_strtod_l+0x9aa>
 800ed2e:	f1ba 0f01 	cmp.w	sl, #1
 800ed32:	d102      	bne.n	800ed3a <_strtod_l+0xa7a>
 800ed34:	2f00      	cmp	r7, #0
 800ed36:	f43f ad83 	beq.w	800e840 <_strtod_l+0x580>
 800ed3a:	4b62      	ldr	r3, [pc, #392]	; (800eec4 <_strtod_l+0xc04>)
 800ed3c:	2200      	movs	r2, #0
 800ed3e:	e78e      	b.n	800ec5e <_strtod_l+0x99e>
 800ed40:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800eec0 <_strtod_l+0xc00>
 800ed44:	f04f 0800 	mov.w	r8, #0
 800ed48:	e7e7      	b.n	800ed1a <_strtod_l+0xa5a>
 800ed4a:	4b5d      	ldr	r3, [pc, #372]	; (800eec0 <_strtod_l+0xc00>)
 800ed4c:	4640      	mov	r0, r8
 800ed4e:	4649      	mov	r1, r9
 800ed50:	2200      	movs	r2, #0
 800ed52:	f7f1 fc69 	bl	8000628 <__aeabi_dmul>
 800ed56:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ed58:	4680      	mov	r8, r0
 800ed5a:	4689      	mov	r9, r1
 800ed5c:	b933      	cbnz	r3, 800ed6c <_strtod_l+0xaac>
 800ed5e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ed62:	900e      	str	r0, [sp, #56]	; 0x38
 800ed64:	930f      	str	r3, [sp, #60]	; 0x3c
 800ed66:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800ed6a:	e7dd      	b.n	800ed28 <_strtod_l+0xa68>
 800ed6c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800ed70:	e7f9      	b.n	800ed66 <_strtod_l+0xaa6>
 800ed72:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800ed76:	9b04      	ldr	r3, [sp, #16]
 800ed78:	2b00      	cmp	r3, #0
 800ed7a:	d1a8      	bne.n	800ecce <_strtod_l+0xa0e>
 800ed7c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800ed80:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ed82:	0d1b      	lsrs	r3, r3, #20
 800ed84:	051b      	lsls	r3, r3, #20
 800ed86:	429a      	cmp	r2, r3
 800ed88:	d1a1      	bne.n	800ecce <_strtod_l+0xa0e>
 800ed8a:	4640      	mov	r0, r8
 800ed8c:	4649      	mov	r1, r9
 800ed8e:	f7f1 ffab 	bl	8000ce8 <__aeabi_d2lz>
 800ed92:	f7f1 fc1b 	bl	80005cc <__aeabi_l2d>
 800ed96:	4602      	mov	r2, r0
 800ed98:	460b      	mov	r3, r1
 800ed9a:	4640      	mov	r0, r8
 800ed9c:	4649      	mov	r1, r9
 800ed9e:	f7f1 fa8b 	bl	80002b8 <__aeabi_dsub>
 800eda2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800eda4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800eda8:	ea43 030a 	orr.w	r3, r3, sl
 800edac:	4313      	orrs	r3, r2
 800edae:	4680      	mov	r8, r0
 800edb0:	4689      	mov	r9, r1
 800edb2:	d055      	beq.n	800ee60 <_strtod_l+0xba0>
 800edb4:	a336      	add	r3, pc, #216	; (adr r3, 800ee90 <_strtod_l+0xbd0>)
 800edb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800edba:	f7f1 fea7 	bl	8000b0c <__aeabi_dcmplt>
 800edbe:	2800      	cmp	r0, #0
 800edc0:	f47f acd0 	bne.w	800e764 <_strtod_l+0x4a4>
 800edc4:	a334      	add	r3, pc, #208	; (adr r3, 800ee98 <_strtod_l+0xbd8>)
 800edc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800edca:	4640      	mov	r0, r8
 800edcc:	4649      	mov	r1, r9
 800edce:	f7f1 febb 	bl	8000b48 <__aeabi_dcmpgt>
 800edd2:	2800      	cmp	r0, #0
 800edd4:	f43f af7b 	beq.w	800ecce <_strtod_l+0xa0e>
 800edd8:	e4c4      	b.n	800e764 <_strtod_l+0x4a4>
 800edda:	9b04      	ldr	r3, [sp, #16]
 800eddc:	b333      	cbz	r3, 800ee2c <_strtod_l+0xb6c>
 800edde:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ede0:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800ede4:	d822      	bhi.n	800ee2c <_strtod_l+0xb6c>
 800ede6:	a32e      	add	r3, pc, #184	; (adr r3, 800eea0 <_strtod_l+0xbe0>)
 800ede8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800edec:	4640      	mov	r0, r8
 800edee:	4649      	mov	r1, r9
 800edf0:	f7f1 fe96 	bl	8000b20 <__aeabi_dcmple>
 800edf4:	b1a0      	cbz	r0, 800ee20 <_strtod_l+0xb60>
 800edf6:	4649      	mov	r1, r9
 800edf8:	4640      	mov	r0, r8
 800edfa:	f7f1 feed 	bl	8000bd8 <__aeabi_d2uiz>
 800edfe:	2801      	cmp	r0, #1
 800ee00:	bf38      	it	cc
 800ee02:	2001      	movcc	r0, #1
 800ee04:	f7f1 fb96 	bl	8000534 <__aeabi_ui2d>
 800ee08:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ee0a:	4680      	mov	r8, r0
 800ee0c:	4689      	mov	r9, r1
 800ee0e:	bb23      	cbnz	r3, 800ee5a <_strtod_l+0xb9a>
 800ee10:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ee14:	9010      	str	r0, [sp, #64]	; 0x40
 800ee16:	9311      	str	r3, [sp, #68]	; 0x44
 800ee18:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ee1c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ee20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ee22:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ee24:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800ee28:	1a9b      	subs	r3, r3, r2
 800ee2a:	9309      	str	r3, [sp, #36]	; 0x24
 800ee2c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ee30:	eeb0 0a48 	vmov.f32	s0, s16
 800ee34:	eef0 0a68 	vmov.f32	s1, s17
 800ee38:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ee3c:	f001 fe80 	bl	8010b40 <__ulp>
 800ee40:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ee44:	ec53 2b10 	vmov	r2, r3, d0
 800ee48:	f7f1 fbee 	bl	8000628 <__aeabi_dmul>
 800ee4c:	ec53 2b18 	vmov	r2, r3, d8
 800ee50:	f7f1 fa34 	bl	80002bc <__adddf3>
 800ee54:	4682      	mov	sl, r0
 800ee56:	468b      	mov	fp, r1
 800ee58:	e78d      	b.n	800ed76 <_strtod_l+0xab6>
 800ee5a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800ee5e:	e7db      	b.n	800ee18 <_strtod_l+0xb58>
 800ee60:	a311      	add	r3, pc, #68	; (adr r3, 800eea8 <_strtod_l+0xbe8>)
 800ee62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee66:	f7f1 fe51 	bl	8000b0c <__aeabi_dcmplt>
 800ee6a:	e7b2      	b.n	800edd2 <_strtod_l+0xb12>
 800ee6c:	2300      	movs	r3, #0
 800ee6e:	930a      	str	r3, [sp, #40]	; 0x28
 800ee70:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ee72:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ee74:	6013      	str	r3, [r2, #0]
 800ee76:	f7ff ba6b 	b.w	800e350 <_strtod_l+0x90>
 800ee7a:	2a65      	cmp	r2, #101	; 0x65
 800ee7c:	f43f ab5f 	beq.w	800e53e <_strtod_l+0x27e>
 800ee80:	2a45      	cmp	r2, #69	; 0x45
 800ee82:	f43f ab5c 	beq.w	800e53e <_strtod_l+0x27e>
 800ee86:	2301      	movs	r3, #1
 800ee88:	f7ff bb94 	b.w	800e5b4 <_strtod_l+0x2f4>
 800ee8c:	f3af 8000 	nop.w
 800ee90:	94a03595 	.word	0x94a03595
 800ee94:	3fdfffff 	.word	0x3fdfffff
 800ee98:	35afe535 	.word	0x35afe535
 800ee9c:	3fe00000 	.word	0x3fe00000
 800eea0:	ffc00000 	.word	0xffc00000
 800eea4:	41dfffff 	.word	0x41dfffff
 800eea8:	94a03595 	.word	0x94a03595
 800eeac:	3fcfffff 	.word	0x3fcfffff
 800eeb0:	3ff00000 	.word	0x3ff00000
 800eeb4:	7ff00000 	.word	0x7ff00000
 800eeb8:	7fe00000 	.word	0x7fe00000
 800eebc:	7c9fffff 	.word	0x7c9fffff
 800eec0:	3fe00000 	.word	0x3fe00000
 800eec4:	bff00000 	.word	0xbff00000
 800eec8:	7fefffff 	.word	0x7fefffff

0800eecc <_strtod_r>:
 800eecc:	4b01      	ldr	r3, [pc, #4]	; (800eed4 <_strtod_r+0x8>)
 800eece:	f7ff b9f7 	b.w	800e2c0 <_strtod_l>
 800eed2:	bf00      	nop
 800eed4:	20000138 	.word	0x20000138

0800eed8 <_strtol_l.constprop.0>:
 800eed8:	2b01      	cmp	r3, #1
 800eeda:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eede:	d001      	beq.n	800eee4 <_strtol_l.constprop.0+0xc>
 800eee0:	2b24      	cmp	r3, #36	; 0x24
 800eee2:	d906      	bls.n	800eef2 <_strtol_l.constprop.0+0x1a>
 800eee4:	f7fe fa6a 	bl	800d3bc <__errno>
 800eee8:	2316      	movs	r3, #22
 800eeea:	6003      	str	r3, [r0, #0]
 800eeec:	2000      	movs	r0, #0
 800eeee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eef2:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800efd8 <_strtol_l.constprop.0+0x100>
 800eef6:	460d      	mov	r5, r1
 800eef8:	462e      	mov	r6, r5
 800eefa:	f815 4b01 	ldrb.w	r4, [r5], #1
 800eefe:	f814 700c 	ldrb.w	r7, [r4, ip]
 800ef02:	f017 0708 	ands.w	r7, r7, #8
 800ef06:	d1f7      	bne.n	800eef8 <_strtol_l.constprop.0+0x20>
 800ef08:	2c2d      	cmp	r4, #45	; 0x2d
 800ef0a:	d132      	bne.n	800ef72 <_strtol_l.constprop.0+0x9a>
 800ef0c:	782c      	ldrb	r4, [r5, #0]
 800ef0e:	2701      	movs	r7, #1
 800ef10:	1cb5      	adds	r5, r6, #2
 800ef12:	2b00      	cmp	r3, #0
 800ef14:	d05b      	beq.n	800efce <_strtol_l.constprop.0+0xf6>
 800ef16:	2b10      	cmp	r3, #16
 800ef18:	d109      	bne.n	800ef2e <_strtol_l.constprop.0+0x56>
 800ef1a:	2c30      	cmp	r4, #48	; 0x30
 800ef1c:	d107      	bne.n	800ef2e <_strtol_l.constprop.0+0x56>
 800ef1e:	782c      	ldrb	r4, [r5, #0]
 800ef20:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800ef24:	2c58      	cmp	r4, #88	; 0x58
 800ef26:	d14d      	bne.n	800efc4 <_strtol_l.constprop.0+0xec>
 800ef28:	786c      	ldrb	r4, [r5, #1]
 800ef2a:	2310      	movs	r3, #16
 800ef2c:	3502      	adds	r5, #2
 800ef2e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800ef32:	f108 38ff 	add.w	r8, r8, #4294967295
 800ef36:	f04f 0c00 	mov.w	ip, #0
 800ef3a:	fbb8 f9f3 	udiv	r9, r8, r3
 800ef3e:	4666      	mov	r6, ip
 800ef40:	fb03 8a19 	mls	sl, r3, r9, r8
 800ef44:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800ef48:	f1be 0f09 	cmp.w	lr, #9
 800ef4c:	d816      	bhi.n	800ef7c <_strtol_l.constprop.0+0xa4>
 800ef4e:	4674      	mov	r4, lr
 800ef50:	42a3      	cmp	r3, r4
 800ef52:	dd24      	ble.n	800ef9e <_strtol_l.constprop.0+0xc6>
 800ef54:	f1bc 0f00 	cmp.w	ip, #0
 800ef58:	db1e      	blt.n	800ef98 <_strtol_l.constprop.0+0xc0>
 800ef5a:	45b1      	cmp	r9, r6
 800ef5c:	d31c      	bcc.n	800ef98 <_strtol_l.constprop.0+0xc0>
 800ef5e:	d101      	bne.n	800ef64 <_strtol_l.constprop.0+0x8c>
 800ef60:	45a2      	cmp	sl, r4
 800ef62:	db19      	blt.n	800ef98 <_strtol_l.constprop.0+0xc0>
 800ef64:	fb06 4603 	mla	r6, r6, r3, r4
 800ef68:	f04f 0c01 	mov.w	ip, #1
 800ef6c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ef70:	e7e8      	b.n	800ef44 <_strtol_l.constprop.0+0x6c>
 800ef72:	2c2b      	cmp	r4, #43	; 0x2b
 800ef74:	bf04      	itt	eq
 800ef76:	782c      	ldrbeq	r4, [r5, #0]
 800ef78:	1cb5      	addeq	r5, r6, #2
 800ef7a:	e7ca      	b.n	800ef12 <_strtol_l.constprop.0+0x3a>
 800ef7c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800ef80:	f1be 0f19 	cmp.w	lr, #25
 800ef84:	d801      	bhi.n	800ef8a <_strtol_l.constprop.0+0xb2>
 800ef86:	3c37      	subs	r4, #55	; 0x37
 800ef88:	e7e2      	b.n	800ef50 <_strtol_l.constprop.0+0x78>
 800ef8a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800ef8e:	f1be 0f19 	cmp.w	lr, #25
 800ef92:	d804      	bhi.n	800ef9e <_strtol_l.constprop.0+0xc6>
 800ef94:	3c57      	subs	r4, #87	; 0x57
 800ef96:	e7db      	b.n	800ef50 <_strtol_l.constprop.0+0x78>
 800ef98:	f04f 3cff 	mov.w	ip, #4294967295
 800ef9c:	e7e6      	b.n	800ef6c <_strtol_l.constprop.0+0x94>
 800ef9e:	f1bc 0f00 	cmp.w	ip, #0
 800efa2:	da05      	bge.n	800efb0 <_strtol_l.constprop.0+0xd8>
 800efa4:	2322      	movs	r3, #34	; 0x22
 800efa6:	6003      	str	r3, [r0, #0]
 800efa8:	4646      	mov	r6, r8
 800efaa:	b942      	cbnz	r2, 800efbe <_strtol_l.constprop.0+0xe6>
 800efac:	4630      	mov	r0, r6
 800efae:	e79e      	b.n	800eeee <_strtol_l.constprop.0+0x16>
 800efb0:	b107      	cbz	r7, 800efb4 <_strtol_l.constprop.0+0xdc>
 800efb2:	4276      	negs	r6, r6
 800efb4:	2a00      	cmp	r2, #0
 800efb6:	d0f9      	beq.n	800efac <_strtol_l.constprop.0+0xd4>
 800efb8:	f1bc 0f00 	cmp.w	ip, #0
 800efbc:	d000      	beq.n	800efc0 <_strtol_l.constprop.0+0xe8>
 800efbe:	1e69      	subs	r1, r5, #1
 800efc0:	6011      	str	r1, [r2, #0]
 800efc2:	e7f3      	b.n	800efac <_strtol_l.constprop.0+0xd4>
 800efc4:	2430      	movs	r4, #48	; 0x30
 800efc6:	2b00      	cmp	r3, #0
 800efc8:	d1b1      	bne.n	800ef2e <_strtol_l.constprop.0+0x56>
 800efca:	2308      	movs	r3, #8
 800efcc:	e7af      	b.n	800ef2e <_strtol_l.constprop.0+0x56>
 800efce:	2c30      	cmp	r4, #48	; 0x30
 800efd0:	d0a5      	beq.n	800ef1e <_strtol_l.constprop.0+0x46>
 800efd2:	230a      	movs	r3, #10
 800efd4:	e7ab      	b.n	800ef2e <_strtol_l.constprop.0+0x56>
 800efd6:	bf00      	nop
 800efd8:	08013139 	.word	0x08013139

0800efdc <_strtol_r>:
 800efdc:	f7ff bf7c 	b.w	800eed8 <_strtol_l.constprop.0>

0800efe0 <_write_r>:
 800efe0:	b538      	push	{r3, r4, r5, lr}
 800efe2:	4d07      	ldr	r5, [pc, #28]	; (800f000 <_write_r+0x20>)
 800efe4:	4604      	mov	r4, r0
 800efe6:	4608      	mov	r0, r1
 800efe8:	4611      	mov	r1, r2
 800efea:	2200      	movs	r2, #0
 800efec:	602a      	str	r2, [r5, #0]
 800efee:	461a      	mov	r2, r3
 800eff0:	f7f5 ffa1 	bl	8004f36 <_write>
 800eff4:	1c43      	adds	r3, r0, #1
 800eff6:	d102      	bne.n	800effe <_write_r+0x1e>
 800eff8:	682b      	ldr	r3, [r5, #0]
 800effa:	b103      	cbz	r3, 800effe <_write_r+0x1e>
 800effc:	6023      	str	r3, [r4, #0]
 800effe:	bd38      	pop	{r3, r4, r5, pc}
 800f000:	200050c4 	.word	0x200050c4

0800f004 <_close_r>:
 800f004:	b538      	push	{r3, r4, r5, lr}
 800f006:	4d06      	ldr	r5, [pc, #24]	; (800f020 <_close_r+0x1c>)
 800f008:	2300      	movs	r3, #0
 800f00a:	4604      	mov	r4, r0
 800f00c:	4608      	mov	r0, r1
 800f00e:	602b      	str	r3, [r5, #0]
 800f010:	f7f5 ffad 	bl	8004f6e <_close>
 800f014:	1c43      	adds	r3, r0, #1
 800f016:	d102      	bne.n	800f01e <_close_r+0x1a>
 800f018:	682b      	ldr	r3, [r5, #0]
 800f01a:	b103      	cbz	r3, 800f01e <_close_r+0x1a>
 800f01c:	6023      	str	r3, [r4, #0]
 800f01e:	bd38      	pop	{r3, r4, r5, pc}
 800f020:	200050c4 	.word	0x200050c4

0800f024 <quorem>:
 800f024:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f028:	6903      	ldr	r3, [r0, #16]
 800f02a:	690c      	ldr	r4, [r1, #16]
 800f02c:	42a3      	cmp	r3, r4
 800f02e:	4607      	mov	r7, r0
 800f030:	f2c0 8081 	blt.w	800f136 <quorem+0x112>
 800f034:	3c01      	subs	r4, #1
 800f036:	f101 0814 	add.w	r8, r1, #20
 800f03a:	f100 0514 	add.w	r5, r0, #20
 800f03e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f042:	9301      	str	r3, [sp, #4]
 800f044:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800f048:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f04c:	3301      	adds	r3, #1
 800f04e:	429a      	cmp	r2, r3
 800f050:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800f054:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f058:	fbb2 f6f3 	udiv	r6, r2, r3
 800f05c:	d331      	bcc.n	800f0c2 <quorem+0x9e>
 800f05e:	f04f 0e00 	mov.w	lr, #0
 800f062:	4640      	mov	r0, r8
 800f064:	46ac      	mov	ip, r5
 800f066:	46f2      	mov	sl, lr
 800f068:	f850 2b04 	ldr.w	r2, [r0], #4
 800f06c:	b293      	uxth	r3, r2
 800f06e:	fb06 e303 	mla	r3, r6, r3, lr
 800f072:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800f076:	b29b      	uxth	r3, r3
 800f078:	ebaa 0303 	sub.w	r3, sl, r3
 800f07c:	f8dc a000 	ldr.w	sl, [ip]
 800f080:	0c12      	lsrs	r2, r2, #16
 800f082:	fa13 f38a 	uxtah	r3, r3, sl
 800f086:	fb06 e202 	mla	r2, r6, r2, lr
 800f08a:	9300      	str	r3, [sp, #0]
 800f08c:	9b00      	ldr	r3, [sp, #0]
 800f08e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800f092:	b292      	uxth	r2, r2
 800f094:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800f098:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f09c:	f8bd 3000 	ldrh.w	r3, [sp]
 800f0a0:	4581      	cmp	r9, r0
 800f0a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f0a6:	f84c 3b04 	str.w	r3, [ip], #4
 800f0aa:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800f0ae:	d2db      	bcs.n	800f068 <quorem+0x44>
 800f0b0:	f855 300b 	ldr.w	r3, [r5, fp]
 800f0b4:	b92b      	cbnz	r3, 800f0c2 <quorem+0x9e>
 800f0b6:	9b01      	ldr	r3, [sp, #4]
 800f0b8:	3b04      	subs	r3, #4
 800f0ba:	429d      	cmp	r5, r3
 800f0bc:	461a      	mov	r2, r3
 800f0be:	d32e      	bcc.n	800f11e <quorem+0xfa>
 800f0c0:	613c      	str	r4, [r7, #16]
 800f0c2:	4638      	mov	r0, r7
 800f0c4:	f001 fc96 	bl	80109f4 <__mcmp>
 800f0c8:	2800      	cmp	r0, #0
 800f0ca:	db24      	blt.n	800f116 <quorem+0xf2>
 800f0cc:	3601      	adds	r6, #1
 800f0ce:	4628      	mov	r0, r5
 800f0d0:	f04f 0c00 	mov.w	ip, #0
 800f0d4:	f858 2b04 	ldr.w	r2, [r8], #4
 800f0d8:	f8d0 e000 	ldr.w	lr, [r0]
 800f0dc:	b293      	uxth	r3, r2
 800f0de:	ebac 0303 	sub.w	r3, ip, r3
 800f0e2:	0c12      	lsrs	r2, r2, #16
 800f0e4:	fa13 f38e 	uxtah	r3, r3, lr
 800f0e8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800f0ec:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f0f0:	b29b      	uxth	r3, r3
 800f0f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f0f6:	45c1      	cmp	r9, r8
 800f0f8:	f840 3b04 	str.w	r3, [r0], #4
 800f0fc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800f100:	d2e8      	bcs.n	800f0d4 <quorem+0xb0>
 800f102:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f106:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f10a:	b922      	cbnz	r2, 800f116 <quorem+0xf2>
 800f10c:	3b04      	subs	r3, #4
 800f10e:	429d      	cmp	r5, r3
 800f110:	461a      	mov	r2, r3
 800f112:	d30a      	bcc.n	800f12a <quorem+0x106>
 800f114:	613c      	str	r4, [r7, #16]
 800f116:	4630      	mov	r0, r6
 800f118:	b003      	add	sp, #12
 800f11a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f11e:	6812      	ldr	r2, [r2, #0]
 800f120:	3b04      	subs	r3, #4
 800f122:	2a00      	cmp	r2, #0
 800f124:	d1cc      	bne.n	800f0c0 <quorem+0x9c>
 800f126:	3c01      	subs	r4, #1
 800f128:	e7c7      	b.n	800f0ba <quorem+0x96>
 800f12a:	6812      	ldr	r2, [r2, #0]
 800f12c:	3b04      	subs	r3, #4
 800f12e:	2a00      	cmp	r2, #0
 800f130:	d1f0      	bne.n	800f114 <quorem+0xf0>
 800f132:	3c01      	subs	r4, #1
 800f134:	e7eb      	b.n	800f10e <quorem+0xea>
 800f136:	2000      	movs	r0, #0
 800f138:	e7ee      	b.n	800f118 <quorem+0xf4>
 800f13a:	0000      	movs	r0, r0
 800f13c:	0000      	movs	r0, r0
	...

0800f140 <_dtoa_r>:
 800f140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f144:	ed2d 8b04 	vpush	{d8-d9}
 800f148:	ec57 6b10 	vmov	r6, r7, d0
 800f14c:	b093      	sub	sp, #76	; 0x4c
 800f14e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800f150:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800f154:	9106      	str	r1, [sp, #24]
 800f156:	ee10 aa10 	vmov	sl, s0
 800f15a:	4604      	mov	r4, r0
 800f15c:	9209      	str	r2, [sp, #36]	; 0x24
 800f15e:	930c      	str	r3, [sp, #48]	; 0x30
 800f160:	46bb      	mov	fp, r7
 800f162:	b975      	cbnz	r5, 800f182 <_dtoa_r+0x42>
 800f164:	2010      	movs	r0, #16
 800f166:	f001 f95f 	bl	8010428 <malloc>
 800f16a:	4602      	mov	r2, r0
 800f16c:	6260      	str	r0, [r4, #36]	; 0x24
 800f16e:	b920      	cbnz	r0, 800f17a <_dtoa_r+0x3a>
 800f170:	4ba7      	ldr	r3, [pc, #668]	; (800f410 <_dtoa_r+0x2d0>)
 800f172:	21ea      	movs	r1, #234	; 0xea
 800f174:	48a7      	ldr	r0, [pc, #668]	; (800f414 <_dtoa_r+0x2d4>)
 800f176:	f002 fcc7 	bl	8011b08 <__assert_func>
 800f17a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800f17e:	6005      	str	r5, [r0, #0]
 800f180:	60c5      	str	r5, [r0, #12]
 800f182:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f184:	6819      	ldr	r1, [r3, #0]
 800f186:	b151      	cbz	r1, 800f19e <_dtoa_r+0x5e>
 800f188:	685a      	ldr	r2, [r3, #4]
 800f18a:	604a      	str	r2, [r1, #4]
 800f18c:	2301      	movs	r3, #1
 800f18e:	4093      	lsls	r3, r2
 800f190:	608b      	str	r3, [r1, #8]
 800f192:	4620      	mov	r0, r4
 800f194:	f001 f9a2 	bl	80104dc <_Bfree>
 800f198:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f19a:	2200      	movs	r2, #0
 800f19c:	601a      	str	r2, [r3, #0]
 800f19e:	1e3b      	subs	r3, r7, #0
 800f1a0:	bfaa      	itet	ge
 800f1a2:	2300      	movge	r3, #0
 800f1a4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800f1a8:	f8c8 3000 	strge.w	r3, [r8]
 800f1ac:	4b9a      	ldr	r3, [pc, #616]	; (800f418 <_dtoa_r+0x2d8>)
 800f1ae:	bfbc      	itt	lt
 800f1b0:	2201      	movlt	r2, #1
 800f1b2:	f8c8 2000 	strlt.w	r2, [r8]
 800f1b6:	ea33 030b 	bics.w	r3, r3, fp
 800f1ba:	d11b      	bne.n	800f1f4 <_dtoa_r+0xb4>
 800f1bc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f1be:	f242 730f 	movw	r3, #9999	; 0x270f
 800f1c2:	6013      	str	r3, [r2, #0]
 800f1c4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f1c8:	4333      	orrs	r3, r6
 800f1ca:	f000 8592 	beq.w	800fcf2 <_dtoa_r+0xbb2>
 800f1ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f1d0:	b963      	cbnz	r3, 800f1ec <_dtoa_r+0xac>
 800f1d2:	4b92      	ldr	r3, [pc, #584]	; (800f41c <_dtoa_r+0x2dc>)
 800f1d4:	e022      	b.n	800f21c <_dtoa_r+0xdc>
 800f1d6:	4b92      	ldr	r3, [pc, #584]	; (800f420 <_dtoa_r+0x2e0>)
 800f1d8:	9301      	str	r3, [sp, #4]
 800f1da:	3308      	adds	r3, #8
 800f1dc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800f1de:	6013      	str	r3, [r2, #0]
 800f1e0:	9801      	ldr	r0, [sp, #4]
 800f1e2:	b013      	add	sp, #76	; 0x4c
 800f1e4:	ecbd 8b04 	vpop	{d8-d9}
 800f1e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f1ec:	4b8b      	ldr	r3, [pc, #556]	; (800f41c <_dtoa_r+0x2dc>)
 800f1ee:	9301      	str	r3, [sp, #4]
 800f1f0:	3303      	adds	r3, #3
 800f1f2:	e7f3      	b.n	800f1dc <_dtoa_r+0x9c>
 800f1f4:	2200      	movs	r2, #0
 800f1f6:	2300      	movs	r3, #0
 800f1f8:	4650      	mov	r0, sl
 800f1fa:	4659      	mov	r1, fp
 800f1fc:	f7f1 fc7c 	bl	8000af8 <__aeabi_dcmpeq>
 800f200:	ec4b ab19 	vmov	d9, sl, fp
 800f204:	4680      	mov	r8, r0
 800f206:	b158      	cbz	r0, 800f220 <_dtoa_r+0xe0>
 800f208:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f20a:	2301      	movs	r3, #1
 800f20c:	6013      	str	r3, [r2, #0]
 800f20e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f210:	2b00      	cmp	r3, #0
 800f212:	f000 856b 	beq.w	800fcec <_dtoa_r+0xbac>
 800f216:	4883      	ldr	r0, [pc, #524]	; (800f424 <_dtoa_r+0x2e4>)
 800f218:	6018      	str	r0, [r3, #0]
 800f21a:	1e43      	subs	r3, r0, #1
 800f21c:	9301      	str	r3, [sp, #4]
 800f21e:	e7df      	b.n	800f1e0 <_dtoa_r+0xa0>
 800f220:	ec4b ab10 	vmov	d0, sl, fp
 800f224:	aa10      	add	r2, sp, #64	; 0x40
 800f226:	a911      	add	r1, sp, #68	; 0x44
 800f228:	4620      	mov	r0, r4
 800f22a:	f001 fd05 	bl	8010c38 <__d2b>
 800f22e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800f232:	ee08 0a10 	vmov	s16, r0
 800f236:	2d00      	cmp	r5, #0
 800f238:	f000 8084 	beq.w	800f344 <_dtoa_r+0x204>
 800f23c:	ee19 3a90 	vmov	r3, s19
 800f240:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f244:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800f248:	4656      	mov	r6, sl
 800f24a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800f24e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800f252:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800f256:	4b74      	ldr	r3, [pc, #464]	; (800f428 <_dtoa_r+0x2e8>)
 800f258:	2200      	movs	r2, #0
 800f25a:	4630      	mov	r0, r6
 800f25c:	4639      	mov	r1, r7
 800f25e:	f7f1 f82b 	bl	80002b8 <__aeabi_dsub>
 800f262:	a365      	add	r3, pc, #404	; (adr r3, 800f3f8 <_dtoa_r+0x2b8>)
 800f264:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f268:	f7f1 f9de 	bl	8000628 <__aeabi_dmul>
 800f26c:	a364      	add	r3, pc, #400	; (adr r3, 800f400 <_dtoa_r+0x2c0>)
 800f26e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f272:	f7f1 f823 	bl	80002bc <__adddf3>
 800f276:	4606      	mov	r6, r0
 800f278:	4628      	mov	r0, r5
 800f27a:	460f      	mov	r7, r1
 800f27c:	f7f1 f96a 	bl	8000554 <__aeabi_i2d>
 800f280:	a361      	add	r3, pc, #388	; (adr r3, 800f408 <_dtoa_r+0x2c8>)
 800f282:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f286:	f7f1 f9cf 	bl	8000628 <__aeabi_dmul>
 800f28a:	4602      	mov	r2, r0
 800f28c:	460b      	mov	r3, r1
 800f28e:	4630      	mov	r0, r6
 800f290:	4639      	mov	r1, r7
 800f292:	f7f1 f813 	bl	80002bc <__adddf3>
 800f296:	4606      	mov	r6, r0
 800f298:	460f      	mov	r7, r1
 800f29a:	f7f1 fc75 	bl	8000b88 <__aeabi_d2iz>
 800f29e:	2200      	movs	r2, #0
 800f2a0:	9000      	str	r0, [sp, #0]
 800f2a2:	2300      	movs	r3, #0
 800f2a4:	4630      	mov	r0, r6
 800f2a6:	4639      	mov	r1, r7
 800f2a8:	f7f1 fc30 	bl	8000b0c <__aeabi_dcmplt>
 800f2ac:	b150      	cbz	r0, 800f2c4 <_dtoa_r+0x184>
 800f2ae:	9800      	ldr	r0, [sp, #0]
 800f2b0:	f7f1 f950 	bl	8000554 <__aeabi_i2d>
 800f2b4:	4632      	mov	r2, r6
 800f2b6:	463b      	mov	r3, r7
 800f2b8:	f7f1 fc1e 	bl	8000af8 <__aeabi_dcmpeq>
 800f2bc:	b910      	cbnz	r0, 800f2c4 <_dtoa_r+0x184>
 800f2be:	9b00      	ldr	r3, [sp, #0]
 800f2c0:	3b01      	subs	r3, #1
 800f2c2:	9300      	str	r3, [sp, #0]
 800f2c4:	9b00      	ldr	r3, [sp, #0]
 800f2c6:	2b16      	cmp	r3, #22
 800f2c8:	d85a      	bhi.n	800f380 <_dtoa_r+0x240>
 800f2ca:	9a00      	ldr	r2, [sp, #0]
 800f2cc:	4b57      	ldr	r3, [pc, #348]	; (800f42c <_dtoa_r+0x2ec>)
 800f2ce:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f2d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2d6:	ec51 0b19 	vmov	r0, r1, d9
 800f2da:	f7f1 fc17 	bl	8000b0c <__aeabi_dcmplt>
 800f2de:	2800      	cmp	r0, #0
 800f2e0:	d050      	beq.n	800f384 <_dtoa_r+0x244>
 800f2e2:	9b00      	ldr	r3, [sp, #0]
 800f2e4:	3b01      	subs	r3, #1
 800f2e6:	9300      	str	r3, [sp, #0]
 800f2e8:	2300      	movs	r3, #0
 800f2ea:	930b      	str	r3, [sp, #44]	; 0x2c
 800f2ec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f2ee:	1b5d      	subs	r5, r3, r5
 800f2f0:	1e6b      	subs	r3, r5, #1
 800f2f2:	9305      	str	r3, [sp, #20]
 800f2f4:	bf45      	ittet	mi
 800f2f6:	f1c5 0301 	rsbmi	r3, r5, #1
 800f2fa:	9304      	strmi	r3, [sp, #16]
 800f2fc:	2300      	movpl	r3, #0
 800f2fe:	2300      	movmi	r3, #0
 800f300:	bf4c      	ite	mi
 800f302:	9305      	strmi	r3, [sp, #20]
 800f304:	9304      	strpl	r3, [sp, #16]
 800f306:	9b00      	ldr	r3, [sp, #0]
 800f308:	2b00      	cmp	r3, #0
 800f30a:	db3d      	blt.n	800f388 <_dtoa_r+0x248>
 800f30c:	9b05      	ldr	r3, [sp, #20]
 800f30e:	9a00      	ldr	r2, [sp, #0]
 800f310:	920a      	str	r2, [sp, #40]	; 0x28
 800f312:	4413      	add	r3, r2
 800f314:	9305      	str	r3, [sp, #20]
 800f316:	2300      	movs	r3, #0
 800f318:	9307      	str	r3, [sp, #28]
 800f31a:	9b06      	ldr	r3, [sp, #24]
 800f31c:	2b09      	cmp	r3, #9
 800f31e:	f200 8089 	bhi.w	800f434 <_dtoa_r+0x2f4>
 800f322:	2b05      	cmp	r3, #5
 800f324:	bfc4      	itt	gt
 800f326:	3b04      	subgt	r3, #4
 800f328:	9306      	strgt	r3, [sp, #24]
 800f32a:	9b06      	ldr	r3, [sp, #24]
 800f32c:	f1a3 0302 	sub.w	r3, r3, #2
 800f330:	bfcc      	ite	gt
 800f332:	2500      	movgt	r5, #0
 800f334:	2501      	movle	r5, #1
 800f336:	2b03      	cmp	r3, #3
 800f338:	f200 8087 	bhi.w	800f44a <_dtoa_r+0x30a>
 800f33c:	e8df f003 	tbb	[pc, r3]
 800f340:	59383a2d 	.word	0x59383a2d
 800f344:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800f348:	441d      	add	r5, r3
 800f34a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800f34e:	2b20      	cmp	r3, #32
 800f350:	bfc1      	itttt	gt
 800f352:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800f356:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800f35a:	fa0b f303 	lslgt.w	r3, fp, r3
 800f35e:	fa26 f000 	lsrgt.w	r0, r6, r0
 800f362:	bfda      	itte	le
 800f364:	f1c3 0320 	rsble	r3, r3, #32
 800f368:	fa06 f003 	lslle.w	r0, r6, r3
 800f36c:	4318      	orrgt	r0, r3
 800f36e:	f7f1 f8e1 	bl	8000534 <__aeabi_ui2d>
 800f372:	2301      	movs	r3, #1
 800f374:	4606      	mov	r6, r0
 800f376:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800f37a:	3d01      	subs	r5, #1
 800f37c:	930e      	str	r3, [sp, #56]	; 0x38
 800f37e:	e76a      	b.n	800f256 <_dtoa_r+0x116>
 800f380:	2301      	movs	r3, #1
 800f382:	e7b2      	b.n	800f2ea <_dtoa_r+0x1aa>
 800f384:	900b      	str	r0, [sp, #44]	; 0x2c
 800f386:	e7b1      	b.n	800f2ec <_dtoa_r+0x1ac>
 800f388:	9b04      	ldr	r3, [sp, #16]
 800f38a:	9a00      	ldr	r2, [sp, #0]
 800f38c:	1a9b      	subs	r3, r3, r2
 800f38e:	9304      	str	r3, [sp, #16]
 800f390:	4253      	negs	r3, r2
 800f392:	9307      	str	r3, [sp, #28]
 800f394:	2300      	movs	r3, #0
 800f396:	930a      	str	r3, [sp, #40]	; 0x28
 800f398:	e7bf      	b.n	800f31a <_dtoa_r+0x1da>
 800f39a:	2300      	movs	r3, #0
 800f39c:	9308      	str	r3, [sp, #32]
 800f39e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f3a0:	2b00      	cmp	r3, #0
 800f3a2:	dc55      	bgt.n	800f450 <_dtoa_r+0x310>
 800f3a4:	2301      	movs	r3, #1
 800f3a6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800f3aa:	461a      	mov	r2, r3
 800f3ac:	9209      	str	r2, [sp, #36]	; 0x24
 800f3ae:	e00c      	b.n	800f3ca <_dtoa_r+0x28a>
 800f3b0:	2301      	movs	r3, #1
 800f3b2:	e7f3      	b.n	800f39c <_dtoa_r+0x25c>
 800f3b4:	2300      	movs	r3, #0
 800f3b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f3b8:	9308      	str	r3, [sp, #32]
 800f3ba:	9b00      	ldr	r3, [sp, #0]
 800f3bc:	4413      	add	r3, r2
 800f3be:	9302      	str	r3, [sp, #8]
 800f3c0:	3301      	adds	r3, #1
 800f3c2:	2b01      	cmp	r3, #1
 800f3c4:	9303      	str	r3, [sp, #12]
 800f3c6:	bfb8      	it	lt
 800f3c8:	2301      	movlt	r3, #1
 800f3ca:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800f3cc:	2200      	movs	r2, #0
 800f3ce:	6042      	str	r2, [r0, #4]
 800f3d0:	2204      	movs	r2, #4
 800f3d2:	f102 0614 	add.w	r6, r2, #20
 800f3d6:	429e      	cmp	r6, r3
 800f3d8:	6841      	ldr	r1, [r0, #4]
 800f3da:	d93d      	bls.n	800f458 <_dtoa_r+0x318>
 800f3dc:	4620      	mov	r0, r4
 800f3de:	f001 f83d 	bl	801045c <_Balloc>
 800f3e2:	9001      	str	r0, [sp, #4]
 800f3e4:	2800      	cmp	r0, #0
 800f3e6:	d13b      	bne.n	800f460 <_dtoa_r+0x320>
 800f3e8:	4b11      	ldr	r3, [pc, #68]	; (800f430 <_dtoa_r+0x2f0>)
 800f3ea:	4602      	mov	r2, r0
 800f3ec:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800f3f0:	e6c0      	b.n	800f174 <_dtoa_r+0x34>
 800f3f2:	2301      	movs	r3, #1
 800f3f4:	e7df      	b.n	800f3b6 <_dtoa_r+0x276>
 800f3f6:	bf00      	nop
 800f3f8:	636f4361 	.word	0x636f4361
 800f3fc:	3fd287a7 	.word	0x3fd287a7
 800f400:	8b60c8b3 	.word	0x8b60c8b3
 800f404:	3fc68a28 	.word	0x3fc68a28
 800f408:	509f79fb 	.word	0x509f79fb
 800f40c:	3fd34413 	.word	0x3fd34413
 800f410:	08013246 	.word	0x08013246
 800f414:	0801325d 	.word	0x0801325d
 800f418:	7ff00000 	.word	0x7ff00000
 800f41c:	08013242 	.word	0x08013242
 800f420:	08013239 	.word	0x08013239
 800f424:	080134b2 	.word	0x080134b2
 800f428:	3ff80000 	.word	0x3ff80000
 800f42c:	080133c8 	.word	0x080133c8
 800f430:	080132b8 	.word	0x080132b8
 800f434:	2501      	movs	r5, #1
 800f436:	2300      	movs	r3, #0
 800f438:	9306      	str	r3, [sp, #24]
 800f43a:	9508      	str	r5, [sp, #32]
 800f43c:	f04f 33ff 	mov.w	r3, #4294967295
 800f440:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800f444:	2200      	movs	r2, #0
 800f446:	2312      	movs	r3, #18
 800f448:	e7b0      	b.n	800f3ac <_dtoa_r+0x26c>
 800f44a:	2301      	movs	r3, #1
 800f44c:	9308      	str	r3, [sp, #32]
 800f44e:	e7f5      	b.n	800f43c <_dtoa_r+0x2fc>
 800f450:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f452:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800f456:	e7b8      	b.n	800f3ca <_dtoa_r+0x28a>
 800f458:	3101      	adds	r1, #1
 800f45a:	6041      	str	r1, [r0, #4]
 800f45c:	0052      	lsls	r2, r2, #1
 800f45e:	e7b8      	b.n	800f3d2 <_dtoa_r+0x292>
 800f460:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f462:	9a01      	ldr	r2, [sp, #4]
 800f464:	601a      	str	r2, [r3, #0]
 800f466:	9b03      	ldr	r3, [sp, #12]
 800f468:	2b0e      	cmp	r3, #14
 800f46a:	f200 809d 	bhi.w	800f5a8 <_dtoa_r+0x468>
 800f46e:	2d00      	cmp	r5, #0
 800f470:	f000 809a 	beq.w	800f5a8 <_dtoa_r+0x468>
 800f474:	9b00      	ldr	r3, [sp, #0]
 800f476:	2b00      	cmp	r3, #0
 800f478:	dd32      	ble.n	800f4e0 <_dtoa_r+0x3a0>
 800f47a:	4ab7      	ldr	r2, [pc, #732]	; (800f758 <_dtoa_r+0x618>)
 800f47c:	f003 030f 	and.w	r3, r3, #15
 800f480:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800f484:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f488:	9b00      	ldr	r3, [sp, #0]
 800f48a:	05d8      	lsls	r0, r3, #23
 800f48c:	ea4f 1723 	mov.w	r7, r3, asr #4
 800f490:	d516      	bpl.n	800f4c0 <_dtoa_r+0x380>
 800f492:	4bb2      	ldr	r3, [pc, #712]	; (800f75c <_dtoa_r+0x61c>)
 800f494:	ec51 0b19 	vmov	r0, r1, d9
 800f498:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f49c:	f7f1 f9ee 	bl	800087c <__aeabi_ddiv>
 800f4a0:	f007 070f 	and.w	r7, r7, #15
 800f4a4:	4682      	mov	sl, r0
 800f4a6:	468b      	mov	fp, r1
 800f4a8:	2503      	movs	r5, #3
 800f4aa:	4eac      	ldr	r6, [pc, #688]	; (800f75c <_dtoa_r+0x61c>)
 800f4ac:	b957      	cbnz	r7, 800f4c4 <_dtoa_r+0x384>
 800f4ae:	4642      	mov	r2, r8
 800f4b0:	464b      	mov	r3, r9
 800f4b2:	4650      	mov	r0, sl
 800f4b4:	4659      	mov	r1, fp
 800f4b6:	f7f1 f9e1 	bl	800087c <__aeabi_ddiv>
 800f4ba:	4682      	mov	sl, r0
 800f4bc:	468b      	mov	fp, r1
 800f4be:	e028      	b.n	800f512 <_dtoa_r+0x3d2>
 800f4c0:	2502      	movs	r5, #2
 800f4c2:	e7f2      	b.n	800f4aa <_dtoa_r+0x36a>
 800f4c4:	07f9      	lsls	r1, r7, #31
 800f4c6:	d508      	bpl.n	800f4da <_dtoa_r+0x39a>
 800f4c8:	4640      	mov	r0, r8
 800f4ca:	4649      	mov	r1, r9
 800f4cc:	e9d6 2300 	ldrd	r2, r3, [r6]
 800f4d0:	f7f1 f8aa 	bl	8000628 <__aeabi_dmul>
 800f4d4:	3501      	adds	r5, #1
 800f4d6:	4680      	mov	r8, r0
 800f4d8:	4689      	mov	r9, r1
 800f4da:	107f      	asrs	r7, r7, #1
 800f4dc:	3608      	adds	r6, #8
 800f4de:	e7e5      	b.n	800f4ac <_dtoa_r+0x36c>
 800f4e0:	f000 809b 	beq.w	800f61a <_dtoa_r+0x4da>
 800f4e4:	9b00      	ldr	r3, [sp, #0]
 800f4e6:	4f9d      	ldr	r7, [pc, #628]	; (800f75c <_dtoa_r+0x61c>)
 800f4e8:	425e      	negs	r6, r3
 800f4ea:	4b9b      	ldr	r3, [pc, #620]	; (800f758 <_dtoa_r+0x618>)
 800f4ec:	f006 020f 	and.w	r2, r6, #15
 800f4f0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f4f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4f8:	ec51 0b19 	vmov	r0, r1, d9
 800f4fc:	f7f1 f894 	bl	8000628 <__aeabi_dmul>
 800f500:	1136      	asrs	r6, r6, #4
 800f502:	4682      	mov	sl, r0
 800f504:	468b      	mov	fp, r1
 800f506:	2300      	movs	r3, #0
 800f508:	2502      	movs	r5, #2
 800f50a:	2e00      	cmp	r6, #0
 800f50c:	d17a      	bne.n	800f604 <_dtoa_r+0x4c4>
 800f50e:	2b00      	cmp	r3, #0
 800f510:	d1d3      	bne.n	800f4ba <_dtoa_r+0x37a>
 800f512:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f514:	2b00      	cmp	r3, #0
 800f516:	f000 8082 	beq.w	800f61e <_dtoa_r+0x4de>
 800f51a:	4b91      	ldr	r3, [pc, #580]	; (800f760 <_dtoa_r+0x620>)
 800f51c:	2200      	movs	r2, #0
 800f51e:	4650      	mov	r0, sl
 800f520:	4659      	mov	r1, fp
 800f522:	f7f1 faf3 	bl	8000b0c <__aeabi_dcmplt>
 800f526:	2800      	cmp	r0, #0
 800f528:	d079      	beq.n	800f61e <_dtoa_r+0x4de>
 800f52a:	9b03      	ldr	r3, [sp, #12]
 800f52c:	2b00      	cmp	r3, #0
 800f52e:	d076      	beq.n	800f61e <_dtoa_r+0x4de>
 800f530:	9b02      	ldr	r3, [sp, #8]
 800f532:	2b00      	cmp	r3, #0
 800f534:	dd36      	ble.n	800f5a4 <_dtoa_r+0x464>
 800f536:	9b00      	ldr	r3, [sp, #0]
 800f538:	4650      	mov	r0, sl
 800f53a:	4659      	mov	r1, fp
 800f53c:	1e5f      	subs	r7, r3, #1
 800f53e:	2200      	movs	r2, #0
 800f540:	4b88      	ldr	r3, [pc, #544]	; (800f764 <_dtoa_r+0x624>)
 800f542:	f7f1 f871 	bl	8000628 <__aeabi_dmul>
 800f546:	9e02      	ldr	r6, [sp, #8]
 800f548:	4682      	mov	sl, r0
 800f54a:	468b      	mov	fp, r1
 800f54c:	3501      	adds	r5, #1
 800f54e:	4628      	mov	r0, r5
 800f550:	f7f1 f800 	bl	8000554 <__aeabi_i2d>
 800f554:	4652      	mov	r2, sl
 800f556:	465b      	mov	r3, fp
 800f558:	f7f1 f866 	bl	8000628 <__aeabi_dmul>
 800f55c:	4b82      	ldr	r3, [pc, #520]	; (800f768 <_dtoa_r+0x628>)
 800f55e:	2200      	movs	r2, #0
 800f560:	f7f0 feac 	bl	80002bc <__adddf3>
 800f564:	46d0      	mov	r8, sl
 800f566:	46d9      	mov	r9, fp
 800f568:	4682      	mov	sl, r0
 800f56a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800f56e:	2e00      	cmp	r6, #0
 800f570:	d158      	bne.n	800f624 <_dtoa_r+0x4e4>
 800f572:	4b7e      	ldr	r3, [pc, #504]	; (800f76c <_dtoa_r+0x62c>)
 800f574:	2200      	movs	r2, #0
 800f576:	4640      	mov	r0, r8
 800f578:	4649      	mov	r1, r9
 800f57a:	f7f0 fe9d 	bl	80002b8 <__aeabi_dsub>
 800f57e:	4652      	mov	r2, sl
 800f580:	465b      	mov	r3, fp
 800f582:	4680      	mov	r8, r0
 800f584:	4689      	mov	r9, r1
 800f586:	f7f1 fadf 	bl	8000b48 <__aeabi_dcmpgt>
 800f58a:	2800      	cmp	r0, #0
 800f58c:	f040 8295 	bne.w	800faba <_dtoa_r+0x97a>
 800f590:	4652      	mov	r2, sl
 800f592:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800f596:	4640      	mov	r0, r8
 800f598:	4649      	mov	r1, r9
 800f59a:	f7f1 fab7 	bl	8000b0c <__aeabi_dcmplt>
 800f59e:	2800      	cmp	r0, #0
 800f5a0:	f040 8289 	bne.w	800fab6 <_dtoa_r+0x976>
 800f5a4:	ec5b ab19 	vmov	sl, fp, d9
 800f5a8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f5aa:	2b00      	cmp	r3, #0
 800f5ac:	f2c0 8148 	blt.w	800f840 <_dtoa_r+0x700>
 800f5b0:	9a00      	ldr	r2, [sp, #0]
 800f5b2:	2a0e      	cmp	r2, #14
 800f5b4:	f300 8144 	bgt.w	800f840 <_dtoa_r+0x700>
 800f5b8:	4b67      	ldr	r3, [pc, #412]	; (800f758 <_dtoa_r+0x618>)
 800f5ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f5be:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f5c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f5c4:	2b00      	cmp	r3, #0
 800f5c6:	f280 80d5 	bge.w	800f774 <_dtoa_r+0x634>
 800f5ca:	9b03      	ldr	r3, [sp, #12]
 800f5cc:	2b00      	cmp	r3, #0
 800f5ce:	f300 80d1 	bgt.w	800f774 <_dtoa_r+0x634>
 800f5d2:	f040 826f 	bne.w	800fab4 <_dtoa_r+0x974>
 800f5d6:	4b65      	ldr	r3, [pc, #404]	; (800f76c <_dtoa_r+0x62c>)
 800f5d8:	2200      	movs	r2, #0
 800f5da:	4640      	mov	r0, r8
 800f5dc:	4649      	mov	r1, r9
 800f5de:	f7f1 f823 	bl	8000628 <__aeabi_dmul>
 800f5e2:	4652      	mov	r2, sl
 800f5e4:	465b      	mov	r3, fp
 800f5e6:	f7f1 faa5 	bl	8000b34 <__aeabi_dcmpge>
 800f5ea:	9e03      	ldr	r6, [sp, #12]
 800f5ec:	4637      	mov	r7, r6
 800f5ee:	2800      	cmp	r0, #0
 800f5f0:	f040 8245 	bne.w	800fa7e <_dtoa_r+0x93e>
 800f5f4:	9d01      	ldr	r5, [sp, #4]
 800f5f6:	2331      	movs	r3, #49	; 0x31
 800f5f8:	f805 3b01 	strb.w	r3, [r5], #1
 800f5fc:	9b00      	ldr	r3, [sp, #0]
 800f5fe:	3301      	adds	r3, #1
 800f600:	9300      	str	r3, [sp, #0]
 800f602:	e240      	b.n	800fa86 <_dtoa_r+0x946>
 800f604:	07f2      	lsls	r2, r6, #31
 800f606:	d505      	bpl.n	800f614 <_dtoa_r+0x4d4>
 800f608:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f60c:	f7f1 f80c 	bl	8000628 <__aeabi_dmul>
 800f610:	3501      	adds	r5, #1
 800f612:	2301      	movs	r3, #1
 800f614:	1076      	asrs	r6, r6, #1
 800f616:	3708      	adds	r7, #8
 800f618:	e777      	b.n	800f50a <_dtoa_r+0x3ca>
 800f61a:	2502      	movs	r5, #2
 800f61c:	e779      	b.n	800f512 <_dtoa_r+0x3d2>
 800f61e:	9f00      	ldr	r7, [sp, #0]
 800f620:	9e03      	ldr	r6, [sp, #12]
 800f622:	e794      	b.n	800f54e <_dtoa_r+0x40e>
 800f624:	9901      	ldr	r1, [sp, #4]
 800f626:	4b4c      	ldr	r3, [pc, #304]	; (800f758 <_dtoa_r+0x618>)
 800f628:	4431      	add	r1, r6
 800f62a:	910d      	str	r1, [sp, #52]	; 0x34
 800f62c:	9908      	ldr	r1, [sp, #32]
 800f62e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800f632:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800f636:	2900      	cmp	r1, #0
 800f638:	d043      	beq.n	800f6c2 <_dtoa_r+0x582>
 800f63a:	494d      	ldr	r1, [pc, #308]	; (800f770 <_dtoa_r+0x630>)
 800f63c:	2000      	movs	r0, #0
 800f63e:	f7f1 f91d 	bl	800087c <__aeabi_ddiv>
 800f642:	4652      	mov	r2, sl
 800f644:	465b      	mov	r3, fp
 800f646:	f7f0 fe37 	bl	80002b8 <__aeabi_dsub>
 800f64a:	9d01      	ldr	r5, [sp, #4]
 800f64c:	4682      	mov	sl, r0
 800f64e:	468b      	mov	fp, r1
 800f650:	4649      	mov	r1, r9
 800f652:	4640      	mov	r0, r8
 800f654:	f7f1 fa98 	bl	8000b88 <__aeabi_d2iz>
 800f658:	4606      	mov	r6, r0
 800f65a:	f7f0 ff7b 	bl	8000554 <__aeabi_i2d>
 800f65e:	4602      	mov	r2, r0
 800f660:	460b      	mov	r3, r1
 800f662:	4640      	mov	r0, r8
 800f664:	4649      	mov	r1, r9
 800f666:	f7f0 fe27 	bl	80002b8 <__aeabi_dsub>
 800f66a:	3630      	adds	r6, #48	; 0x30
 800f66c:	f805 6b01 	strb.w	r6, [r5], #1
 800f670:	4652      	mov	r2, sl
 800f672:	465b      	mov	r3, fp
 800f674:	4680      	mov	r8, r0
 800f676:	4689      	mov	r9, r1
 800f678:	f7f1 fa48 	bl	8000b0c <__aeabi_dcmplt>
 800f67c:	2800      	cmp	r0, #0
 800f67e:	d163      	bne.n	800f748 <_dtoa_r+0x608>
 800f680:	4642      	mov	r2, r8
 800f682:	464b      	mov	r3, r9
 800f684:	4936      	ldr	r1, [pc, #216]	; (800f760 <_dtoa_r+0x620>)
 800f686:	2000      	movs	r0, #0
 800f688:	f7f0 fe16 	bl	80002b8 <__aeabi_dsub>
 800f68c:	4652      	mov	r2, sl
 800f68e:	465b      	mov	r3, fp
 800f690:	f7f1 fa3c 	bl	8000b0c <__aeabi_dcmplt>
 800f694:	2800      	cmp	r0, #0
 800f696:	f040 80b5 	bne.w	800f804 <_dtoa_r+0x6c4>
 800f69a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f69c:	429d      	cmp	r5, r3
 800f69e:	d081      	beq.n	800f5a4 <_dtoa_r+0x464>
 800f6a0:	4b30      	ldr	r3, [pc, #192]	; (800f764 <_dtoa_r+0x624>)
 800f6a2:	2200      	movs	r2, #0
 800f6a4:	4650      	mov	r0, sl
 800f6a6:	4659      	mov	r1, fp
 800f6a8:	f7f0 ffbe 	bl	8000628 <__aeabi_dmul>
 800f6ac:	4b2d      	ldr	r3, [pc, #180]	; (800f764 <_dtoa_r+0x624>)
 800f6ae:	4682      	mov	sl, r0
 800f6b0:	468b      	mov	fp, r1
 800f6b2:	4640      	mov	r0, r8
 800f6b4:	4649      	mov	r1, r9
 800f6b6:	2200      	movs	r2, #0
 800f6b8:	f7f0 ffb6 	bl	8000628 <__aeabi_dmul>
 800f6bc:	4680      	mov	r8, r0
 800f6be:	4689      	mov	r9, r1
 800f6c0:	e7c6      	b.n	800f650 <_dtoa_r+0x510>
 800f6c2:	4650      	mov	r0, sl
 800f6c4:	4659      	mov	r1, fp
 800f6c6:	f7f0 ffaf 	bl	8000628 <__aeabi_dmul>
 800f6ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f6cc:	9d01      	ldr	r5, [sp, #4]
 800f6ce:	930f      	str	r3, [sp, #60]	; 0x3c
 800f6d0:	4682      	mov	sl, r0
 800f6d2:	468b      	mov	fp, r1
 800f6d4:	4649      	mov	r1, r9
 800f6d6:	4640      	mov	r0, r8
 800f6d8:	f7f1 fa56 	bl	8000b88 <__aeabi_d2iz>
 800f6dc:	4606      	mov	r6, r0
 800f6de:	f7f0 ff39 	bl	8000554 <__aeabi_i2d>
 800f6e2:	3630      	adds	r6, #48	; 0x30
 800f6e4:	4602      	mov	r2, r0
 800f6e6:	460b      	mov	r3, r1
 800f6e8:	4640      	mov	r0, r8
 800f6ea:	4649      	mov	r1, r9
 800f6ec:	f7f0 fde4 	bl	80002b8 <__aeabi_dsub>
 800f6f0:	f805 6b01 	strb.w	r6, [r5], #1
 800f6f4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f6f6:	429d      	cmp	r5, r3
 800f6f8:	4680      	mov	r8, r0
 800f6fa:	4689      	mov	r9, r1
 800f6fc:	f04f 0200 	mov.w	r2, #0
 800f700:	d124      	bne.n	800f74c <_dtoa_r+0x60c>
 800f702:	4b1b      	ldr	r3, [pc, #108]	; (800f770 <_dtoa_r+0x630>)
 800f704:	4650      	mov	r0, sl
 800f706:	4659      	mov	r1, fp
 800f708:	f7f0 fdd8 	bl	80002bc <__adddf3>
 800f70c:	4602      	mov	r2, r0
 800f70e:	460b      	mov	r3, r1
 800f710:	4640      	mov	r0, r8
 800f712:	4649      	mov	r1, r9
 800f714:	f7f1 fa18 	bl	8000b48 <__aeabi_dcmpgt>
 800f718:	2800      	cmp	r0, #0
 800f71a:	d173      	bne.n	800f804 <_dtoa_r+0x6c4>
 800f71c:	4652      	mov	r2, sl
 800f71e:	465b      	mov	r3, fp
 800f720:	4913      	ldr	r1, [pc, #76]	; (800f770 <_dtoa_r+0x630>)
 800f722:	2000      	movs	r0, #0
 800f724:	f7f0 fdc8 	bl	80002b8 <__aeabi_dsub>
 800f728:	4602      	mov	r2, r0
 800f72a:	460b      	mov	r3, r1
 800f72c:	4640      	mov	r0, r8
 800f72e:	4649      	mov	r1, r9
 800f730:	f7f1 f9ec 	bl	8000b0c <__aeabi_dcmplt>
 800f734:	2800      	cmp	r0, #0
 800f736:	f43f af35 	beq.w	800f5a4 <_dtoa_r+0x464>
 800f73a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800f73c:	1e6b      	subs	r3, r5, #1
 800f73e:	930f      	str	r3, [sp, #60]	; 0x3c
 800f740:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800f744:	2b30      	cmp	r3, #48	; 0x30
 800f746:	d0f8      	beq.n	800f73a <_dtoa_r+0x5fa>
 800f748:	9700      	str	r7, [sp, #0]
 800f74a:	e049      	b.n	800f7e0 <_dtoa_r+0x6a0>
 800f74c:	4b05      	ldr	r3, [pc, #20]	; (800f764 <_dtoa_r+0x624>)
 800f74e:	f7f0 ff6b 	bl	8000628 <__aeabi_dmul>
 800f752:	4680      	mov	r8, r0
 800f754:	4689      	mov	r9, r1
 800f756:	e7bd      	b.n	800f6d4 <_dtoa_r+0x594>
 800f758:	080133c8 	.word	0x080133c8
 800f75c:	080133a0 	.word	0x080133a0
 800f760:	3ff00000 	.word	0x3ff00000
 800f764:	40240000 	.word	0x40240000
 800f768:	401c0000 	.word	0x401c0000
 800f76c:	40140000 	.word	0x40140000
 800f770:	3fe00000 	.word	0x3fe00000
 800f774:	9d01      	ldr	r5, [sp, #4]
 800f776:	4656      	mov	r6, sl
 800f778:	465f      	mov	r7, fp
 800f77a:	4642      	mov	r2, r8
 800f77c:	464b      	mov	r3, r9
 800f77e:	4630      	mov	r0, r6
 800f780:	4639      	mov	r1, r7
 800f782:	f7f1 f87b 	bl	800087c <__aeabi_ddiv>
 800f786:	f7f1 f9ff 	bl	8000b88 <__aeabi_d2iz>
 800f78a:	4682      	mov	sl, r0
 800f78c:	f7f0 fee2 	bl	8000554 <__aeabi_i2d>
 800f790:	4642      	mov	r2, r8
 800f792:	464b      	mov	r3, r9
 800f794:	f7f0 ff48 	bl	8000628 <__aeabi_dmul>
 800f798:	4602      	mov	r2, r0
 800f79a:	460b      	mov	r3, r1
 800f79c:	4630      	mov	r0, r6
 800f79e:	4639      	mov	r1, r7
 800f7a0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800f7a4:	f7f0 fd88 	bl	80002b8 <__aeabi_dsub>
 800f7a8:	f805 6b01 	strb.w	r6, [r5], #1
 800f7ac:	9e01      	ldr	r6, [sp, #4]
 800f7ae:	9f03      	ldr	r7, [sp, #12]
 800f7b0:	1bae      	subs	r6, r5, r6
 800f7b2:	42b7      	cmp	r7, r6
 800f7b4:	4602      	mov	r2, r0
 800f7b6:	460b      	mov	r3, r1
 800f7b8:	d135      	bne.n	800f826 <_dtoa_r+0x6e6>
 800f7ba:	f7f0 fd7f 	bl	80002bc <__adddf3>
 800f7be:	4642      	mov	r2, r8
 800f7c0:	464b      	mov	r3, r9
 800f7c2:	4606      	mov	r6, r0
 800f7c4:	460f      	mov	r7, r1
 800f7c6:	f7f1 f9bf 	bl	8000b48 <__aeabi_dcmpgt>
 800f7ca:	b9d0      	cbnz	r0, 800f802 <_dtoa_r+0x6c2>
 800f7cc:	4642      	mov	r2, r8
 800f7ce:	464b      	mov	r3, r9
 800f7d0:	4630      	mov	r0, r6
 800f7d2:	4639      	mov	r1, r7
 800f7d4:	f7f1 f990 	bl	8000af8 <__aeabi_dcmpeq>
 800f7d8:	b110      	cbz	r0, 800f7e0 <_dtoa_r+0x6a0>
 800f7da:	f01a 0f01 	tst.w	sl, #1
 800f7de:	d110      	bne.n	800f802 <_dtoa_r+0x6c2>
 800f7e0:	4620      	mov	r0, r4
 800f7e2:	ee18 1a10 	vmov	r1, s16
 800f7e6:	f000 fe79 	bl	80104dc <_Bfree>
 800f7ea:	2300      	movs	r3, #0
 800f7ec:	9800      	ldr	r0, [sp, #0]
 800f7ee:	702b      	strb	r3, [r5, #0]
 800f7f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f7f2:	3001      	adds	r0, #1
 800f7f4:	6018      	str	r0, [r3, #0]
 800f7f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f7f8:	2b00      	cmp	r3, #0
 800f7fa:	f43f acf1 	beq.w	800f1e0 <_dtoa_r+0xa0>
 800f7fe:	601d      	str	r5, [r3, #0]
 800f800:	e4ee      	b.n	800f1e0 <_dtoa_r+0xa0>
 800f802:	9f00      	ldr	r7, [sp, #0]
 800f804:	462b      	mov	r3, r5
 800f806:	461d      	mov	r5, r3
 800f808:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f80c:	2a39      	cmp	r2, #57	; 0x39
 800f80e:	d106      	bne.n	800f81e <_dtoa_r+0x6de>
 800f810:	9a01      	ldr	r2, [sp, #4]
 800f812:	429a      	cmp	r2, r3
 800f814:	d1f7      	bne.n	800f806 <_dtoa_r+0x6c6>
 800f816:	9901      	ldr	r1, [sp, #4]
 800f818:	2230      	movs	r2, #48	; 0x30
 800f81a:	3701      	adds	r7, #1
 800f81c:	700a      	strb	r2, [r1, #0]
 800f81e:	781a      	ldrb	r2, [r3, #0]
 800f820:	3201      	adds	r2, #1
 800f822:	701a      	strb	r2, [r3, #0]
 800f824:	e790      	b.n	800f748 <_dtoa_r+0x608>
 800f826:	4ba6      	ldr	r3, [pc, #664]	; (800fac0 <_dtoa_r+0x980>)
 800f828:	2200      	movs	r2, #0
 800f82a:	f7f0 fefd 	bl	8000628 <__aeabi_dmul>
 800f82e:	2200      	movs	r2, #0
 800f830:	2300      	movs	r3, #0
 800f832:	4606      	mov	r6, r0
 800f834:	460f      	mov	r7, r1
 800f836:	f7f1 f95f 	bl	8000af8 <__aeabi_dcmpeq>
 800f83a:	2800      	cmp	r0, #0
 800f83c:	d09d      	beq.n	800f77a <_dtoa_r+0x63a>
 800f83e:	e7cf      	b.n	800f7e0 <_dtoa_r+0x6a0>
 800f840:	9a08      	ldr	r2, [sp, #32]
 800f842:	2a00      	cmp	r2, #0
 800f844:	f000 80d7 	beq.w	800f9f6 <_dtoa_r+0x8b6>
 800f848:	9a06      	ldr	r2, [sp, #24]
 800f84a:	2a01      	cmp	r2, #1
 800f84c:	f300 80ba 	bgt.w	800f9c4 <_dtoa_r+0x884>
 800f850:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f852:	2a00      	cmp	r2, #0
 800f854:	f000 80b2 	beq.w	800f9bc <_dtoa_r+0x87c>
 800f858:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800f85c:	9e07      	ldr	r6, [sp, #28]
 800f85e:	9d04      	ldr	r5, [sp, #16]
 800f860:	9a04      	ldr	r2, [sp, #16]
 800f862:	441a      	add	r2, r3
 800f864:	9204      	str	r2, [sp, #16]
 800f866:	9a05      	ldr	r2, [sp, #20]
 800f868:	2101      	movs	r1, #1
 800f86a:	441a      	add	r2, r3
 800f86c:	4620      	mov	r0, r4
 800f86e:	9205      	str	r2, [sp, #20]
 800f870:	f000 ff36 	bl	80106e0 <__i2b>
 800f874:	4607      	mov	r7, r0
 800f876:	2d00      	cmp	r5, #0
 800f878:	dd0c      	ble.n	800f894 <_dtoa_r+0x754>
 800f87a:	9b05      	ldr	r3, [sp, #20]
 800f87c:	2b00      	cmp	r3, #0
 800f87e:	dd09      	ble.n	800f894 <_dtoa_r+0x754>
 800f880:	42ab      	cmp	r3, r5
 800f882:	9a04      	ldr	r2, [sp, #16]
 800f884:	bfa8      	it	ge
 800f886:	462b      	movge	r3, r5
 800f888:	1ad2      	subs	r2, r2, r3
 800f88a:	9204      	str	r2, [sp, #16]
 800f88c:	9a05      	ldr	r2, [sp, #20]
 800f88e:	1aed      	subs	r5, r5, r3
 800f890:	1ad3      	subs	r3, r2, r3
 800f892:	9305      	str	r3, [sp, #20]
 800f894:	9b07      	ldr	r3, [sp, #28]
 800f896:	b31b      	cbz	r3, 800f8e0 <_dtoa_r+0x7a0>
 800f898:	9b08      	ldr	r3, [sp, #32]
 800f89a:	2b00      	cmp	r3, #0
 800f89c:	f000 80af 	beq.w	800f9fe <_dtoa_r+0x8be>
 800f8a0:	2e00      	cmp	r6, #0
 800f8a2:	dd13      	ble.n	800f8cc <_dtoa_r+0x78c>
 800f8a4:	4639      	mov	r1, r7
 800f8a6:	4632      	mov	r2, r6
 800f8a8:	4620      	mov	r0, r4
 800f8aa:	f000 ffd9 	bl	8010860 <__pow5mult>
 800f8ae:	ee18 2a10 	vmov	r2, s16
 800f8b2:	4601      	mov	r1, r0
 800f8b4:	4607      	mov	r7, r0
 800f8b6:	4620      	mov	r0, r4
 800f8b8:	f000 ff28 	bl	801070c <__multiply>
 800f8bc:	ee18 1a10 	vmov	r1, s16
 800f8c0:	4680      	mov	r8, r0
 800f8c2:	4620      	mov	r0, r4
 800f8c4:	f000 fe0a 	bl	80104dc <_Bfree>
 800f8c8:	ee08 8a10 	vmov	s16, r8
 800f8cc:	9b07      	ldr	r3, [sp, #28]
 800f8ce:	1b9a      	subs	r2, r3, r6
 800f8d0:	d006      	beq.n	800f8e0 <_dtoa_r+0x7a0>
 800f8d2:	ee18 1a10 	vmov	r1, s16
 800f8d6:	4620      	mov	r0, r4
 800f8d8:	f000 ffc2 	bl	8010860 <__pow5mult>
 800f8dc:	ee08 0a10 	vmov	s16, r0
 800f8e0:	2101      	movs	r1, #1
 800f8e2:	4620      	mov	r0, r4
 800f8e4:	f000 fefc 	bl	80106e0 <__i2b>
 800f8e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f8ea:	2b00      	cmp	r3, #0
 800f8ec:	4606      	mov	r6, r0
 800f8ee:	f340 8088 	ble.w	800fa02 <_dtoa_r+0x8c2>
 800f8f2:	461a      	mov	r2, r3
 800f8f4:	4601      	mov	r1, r0
 800f8f6:	4620      	mov	r0, r4
 800f8f8:	f000 ffb2 	bl	8010860 <__pow5mult>
 800f8fc:	9b06      	ldr	r3, [sp, #24]
 800f8fe:	2b01      	cmp	r3, #1
 800f900:	4606      	mov	r6, r0
 800f902:	f340 8081 	ble.w	800fa08 <_dtoa_r+0x8c8>
 800f906:	f04f 0800 	mov.w	r8, #0
 800f90a:	6933      	ldr	r3, [r6, #16]
 800f90c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800f910:	6918      	ldr	r0, [r3, #16]
 800f912:	f000 fe95 	bl	8010640 <__hi0bits>
 800f916:	f1c0 0020 	rsb	r0, r0, #32
 800f91a:	9b05      	ldr	r3, [sp, #20]
 800f91c:	4418      	add	r0, r3
 800f91e:	f010 001f 	ands.w	r0, r0, #31
 800f922:	f000 8092 	beq.w	800fa4a <_dtoa_r+0x90a>
 800f926:	f1c0 0320 	rsb	r3, r0, #32
 800f92a:	2b04      	cmp	r3, #4
 800f92c:	f340 808a 	ble.w	800fa44 <_dtoa_r+0x904>
 800f930:	f1c0 001c 	rsb	r0, r0, #28
 800f934:	9b04      	ldr	r3, [sp, #16]
 800f936:	4403      	add	r3, r0
 800f938:	9304      	str	r3, [sp, #16]
 800f93a:	9b05      	ldr	r3, [sp, #20]
 800f93c:	4403      	add	r3, r0
 800f93e:	4405      	add	r5, r0
 800f940:	9305      	str	r3, [sp, #20]
 800f942:	9b04      	ldr	r3, [sp, #16]
 800f944:	2b00      	cmp	r3, #0
 800f946:	dd07      	ble.n	800f958 <_dtoa_r+0x818>
 800f948:	ee18 1a10 	vmov	r1, s16
 800f94c:	461a      	mov	r2, r3
 800f94e:	4620      	mov	r0, r4
 800f950:	f000 ffe0 	bl	8010914 <__lshift>
 800f954:	ee08 0a10 	vmov	s16, r0
 800f958:	9b05      	ldr	r3, [sp, #20]
 800f95a:	2b00      	cmp	r3, #0
 800f95c:	dd05      	ble.n	800f96a <_dtoa_r+0x82a>
 800f95e:	4631      	mov	r1, r6
 800f960:	461a      	mov	r2, r3
 800f962:	4620      	mov	r0, r4
 800f964:	f000 ffd6 	bl	8010914 <__lshift>
 800f968:	4606      	mov	r6, r0
 800f96a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f96c:	2b00      	cmp	r3, #0
 800f96e:	d06e      	beq.n	800fa4e <_dtoa_r+0x90e>
 800f970:	ee18 0a10 	vmov	r0, s16
 800f974:	4631      	mov	r1, r6
 800f976:	f001 f83d 	bl	80109f4 <__mcmp>
 800f97a:	2800      	cmp	r0, #0
 800f97c:	da67      	bge.n	800fa4e <_dtoa_r+0x90e>
 800f97e:	9b00      	ldr	r3, [sp, #0]
 800f980:	3b01      	subs	r3, #1
 800f982:	ee18 1a10 	vmov	r1, s16
 800f986:	9300      	str	r3, [sp, #0]
 800f988:	220a      	movs	r2, #10
 800f98a:	2300      	movs	r3, #0
 800f98c:	4620      	mov	r0, r4
 800f98e:	f000 fdc7 	bl	8010520 <__multadd>
 800f992:	9b08      	ldr	r3, [sp, #32]
 800f994:	ee08 0a10 	vmov	s16, r0
 800f998:	2b00      	cmp	r3, #0
 800f99a:	f000 81b1 	beq.w	800fd00 <_dtoa_r+0xbc0>
 800f99e:	2300      	movs	r3, #0
 800f9a0:	4639      	mov	r1, r7
 800f9a2:	220a      	movs	r2, #10
 800f9a4:	4620      	mov	r0, r4
 800f9a6:	f000 fdbb 	bl	8010520 <__multadd>
 800f9aa:	9b02      	ldr	r3, [sp, #8]
 800f9ac:	2b00      	cmp	r3, #0
 800f9ae:	4607      	mov	r7, r0
 800f9b0:	f300 808e 	bgt.w	800fad0 <_dtoa_r+0x990>
 800f9b4:	9b06      	ldr	r3, [sp, #24]
 800f9b6:	2b02      	cmp	r3, #2
 800f9b8:	dc51      	bgt.n	800fa5e <_dtoa_r+0x91e>
 800f9ba:	e089      	b.n	800fad0 <_dtoa_r+0x990>
 800f9bc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f9be:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800f9c2:	e74b      	b.n	800f85c <_dtoa_r+0x71c>
 800f9c4:	9b03      	ldr	r3, [sp, #12]
 800f9c6:	1e5e      	subs	r6, r3, #1
 800f9c8:	9b07      	ldr	r3, [sp, #28]
 800f9ca:	42b3      	cmp	r3, r6
 800f9cc:	bfbf      	itttt	lt
 800f9ce:	9b07      	ldrlt	r3, [sp, #28]
 800f9d0:	9607      	strlt	r6, [sp, #28]
 800f9d2:	1af2      	sublt	r2, r6, r3
 800f9d4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800f9d6:	bfb6      	itet	lt
 800f9d8:	189b      	addlt	r3, r3, r2
 800f9da:	1b9e      	subge	r6, r3, r6
 800f9dc:	930a      	strlt	r3, [sp, #40]	; 0x28
 800f9de:	9b03      	ldr	r3, [sp, #12]
 800f9e0:	bfb8      	it	lt
 800f9e2:	2600      	movlt	r6, #0
 800f9e4:	2b00      	cmp	r3, #0
 800f9e6:	bfb7      	itett	lt
 800f9e8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800f9ec:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800f9f0:	1a9d      	sublt	r5, r3, r2
 800f9f2:	2300      	movlt	r3, #0
 800f9f4:	e734      	b.n	800f860 <_dtoa_r+0x720>
 800f9f6:	9e07      	ldr	r6, [sp, #28]
 800f9f8:	9d04      	ldr	r5, [sp, #16]
 800f9fa:	9f08      	ldr	r7, [sp, #32]
 800f9fc:	e73b      	b.n	800f876 <_dtoa_r+0x736>
 800f9fe:	9a07      	ldr	r2, [sp, #28]
 800fa00:	e767      	b.n	800f8d2 <_dtoa_r+0x792>
 800fa02:	9b06      	ldr	r3, [sp, #24]
 800fa04:	2b01      	cmp	r3, #1
 800fa06:	dc18      	bgt.n	800fa3a <_dtoa_r+0x8fa>
 800fa08:	f1ba 0f00 	cmp.w	sl, #0
 800fa0c:	d115      	bne.n	800fa3a <_dtoa_r+0x8fa>
 800fa0e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800fa12:	b993      	cbnz	r3, 800fa3a <_dtoa_r+0x8fa>
 800fa14:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800fa18:	0d1b      	lsrs	r3, r3, #20
 800fa1a:	051b      	lsls	r3, r3, #20
 800fa1c:	b183      	cbz	r3, 800fa40 <_dtoa_r+0x900>
 800fa1e:	9b04      	ldr	r3, [sp, #16]
 800fa20:	3301      	adds	r3, #1
 800fa22:	9304      	str	r3, [sp, #16]
 800fa24:	9b05      	ldr	r3, [sp, #20]
 800fa26:	3301      	adds	r3, #1
 800fa28:	9305      	str	r3, [sp, #20]
 800fa2a:	f04f 0801 	mov.w	r8, #1
 800fa2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fa30:	2b00      	cmp	r3, #0
 800fa32:	f47f af6a 	bne.w	800f90a <_dtoa_r+0x7ca>
 800fa36:	2001      	movs	r0, #1
 800fa38:	e76f      	b.n	800f91a <_dtoa_r+0x7da>
 800fa3a:	f04f 0800 	mov.w	r8, #0
 800fa3e:	e7f6      	b.n	800fa2e <_dtoa_r+0x8ee>
 800fa40:	4698      	mov	r8, r3
 800fa42:	e7f4      	b.n	800fa2e <_dtoa_r+0x8ee>
 800fa44:	f43f af7d 	beq.w	800f942 <_dtoa_r+0x802>
 800fa48:	4618      	mov	r0, r3
 800fa4a:	301c      	adds	r0, #28
 800fa4c:	e772      	b.n	800f934 <_dtoa_r+0x7f4>
 800fa4e:	9b03      	ldr	r3, [sp, #12]
 800fa50:	2b00      	cmp	r3, #0
 800fa52:	dc37      	bgt.n	800fac4 <_dtoa_r+0x984>
 800fa54:	9b06      	ldr	r3, [sp, #24]
 800fa56:	2b02      	cmp	r3, #2
 800fa58:	dd34      	ble.n	800fac4 <_dtoa_r+0x984>
 800fa5a:	9b03      	ldr	r3, [sp, #12]
 800fa5c:	9302      	str	r3, [sp, #8]
 800fa5e:	9b02      	ldr	r3, [sp, #8]
 800fa60:	b96b      	cbnz	r3, 800fa7e <_dtoa_r+0x93e>
 800fa62:	4631      	mov	r1, r6
 800fa64:	2205      	movs	r2, #5
 800fa66:	4620      	mov	r0, r4
 800fa68:	f000 fd5a 	bl	8010520 <__multadd>
 800fa6c:	4601      	mov	r1, r0
 800fa6e:	4606      	mov	r6, r0
 800fa70:	ee18 0a10 	vmov	r0, s16
 800fa74:	f000 ffbe 	bl	80109f4 <__mcmp>
 800fa78:	2800      	cmp	r0, #0
 800fa7a:	f73f adbb 	bgt.w	800f5f4 <_dtoa_r+0x4b4>
 800fa7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fa80:	9d01      	ldr	r5, [sp, #4]
 800fa82:	43db      	mvns	r3, r3
 800fa84:	9300      	str	r3, [sp, #0]
 800fa86:	f04f 0800 	mov.w	r8, #0
 800fa8a:	4631      	mov	r1, r6
 800fa8c:	4620      	mov	r0, r4
 800fa8e:	f000 fd25 	bl	80104dc <_Bfree>
 800fa92:	2f00      	cmp	r7, #0
 800fa94:	f43f aea4 	beq.w	800f7e0 <_dtoa_r+0x6a0>
 800fa98:	f1b8 0f00 	cmp.w	r8, #0
 800fa9c:	d005      	beq.n	800faaa <_dtoa_r+0x96a>
 800fa9e:	45b8      	cmp	r8, r7
 800faa0:	d003      	beq.n	800faaa <_dtoa_r+0x96a>
 800faa2:	4641      	mov	r1, r8
 800faa4:	4620      	mov	r0, r4
 800faa6:	f000 fd19 	bl	80104dc <_Bfree>
 800faaa:	4639      	mov	r1, r7
 800faac:	4620      	mov	r0, r4
 800faae:	f000 fd15 	bl	80104dc <_Bfree>
 800fab2:	e695      	b.n	800f7e0 <_dtoa_r+0x6a0>
 800fab4:	2600      	movs	r6, #0
 800fab6:	4637      	mov	r7, r6
 800fab8:	e7e1      	b.n	800fa7e <_dtoa_r+0x93e>
 800faba:	9700      	str	r7, [sp, #0]
 800fabc:	4637      	mov	r7, r6
 800fabe:	e599      	b.n	800f5f4 <_dtoa_r+0x4b4>
 800fac0:	40240000 	.word	0x40240000
 800fac4:	9b08      	ldr	r3, [sp, #32]
 800fac6:	2b00      	cmp	r3, #0
 800fac8:	f000 80ca 	beq.w	800fc60 <_dtoa_r+0xb20>
 800facc:	9b03      	ldr	r3, [sp, #12]
 800face:	9302      	str	r3, [sp, #8]
 800fad0:	2d00      	cmp	r5, #0
 800fad2:	dd05      	ble.n	800fae0 <_dtoa_r+0x9a0>
 800fad4:	4639      	mov	r1, r7
 800fad6:	462a      	mov	r2, r5
 800fad8:	4620      	mov	r0, r4
 800fada:	f000 ff1b 	bl	8010914 <__lshift>
 800fade:	4607      	mov	r7, r0
 800fae0:	f1b8 0f00 	cmp.w	r8, #0
 800fae4:	d05b      	beq.n	800fb9e <_dtoa_r+0xa5e>
 800fae6:	6879      	ldr	r1, [r7, #4]
 800fae8:	4620      	mov	r0, r4
 800faea:	f000 fcb7 	bl	801045c <_Balloc>
 800faee:	4605      	mov	r5, r0
 800faf0:	b928      	cbnz	r0, 800fafe <_dtoa_r+0x9be>
 800faf2:	4b87      	ldr	r3, [pc, #540]	; (800fd10 <_dtoa_r+0xbd0>)
 800faf4:	4602      	mov	r2, r0
 800faf6:	f240 21ea 	movw	r1, #746	; 0x2ea
 800fafa:	f7ff bb3b 	b.w	800f174 <_dtoa_r+0x34>
 800fafe:	693a      	ldr	r2, [r7, #16]
 800fb00:	3202      	adds	r2, #2
 800fb02:	0092      	lsls	r2, r2, #2
 800fb04:	f107 010c 	add.w	r1, r7, #12
 800fb08:	300c      	adds	r0, #12
 800fb0a:	f7fd fc81 	bl	800d410 <memcpy>
 800fb0e:	2201      	movs	r2, #1
 800fb10:	4629      	mov	r1, r5
 800fb12:	4620      	mov	r0, r4
 800fb14:	f000 fefe 	bl	8010914 <__lshift>
 800fb18:	9b01      	ldr	r3, [sp, #4]
 800fb1a:	f103 0901 	add.w	r9, r3, #1
 800fb1e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800fb22:	4413      	add	r3, r2
 800fb24:	9305      	str	r3, [sp, #20]
 800fb26:	f00a 0301 	and.w	r3, sl, #1
 800fb2a:	46b8      	mov	r8, r7
 800fb2c:	9304      	str	r3, [sp, #16]
 800fb2e:	4607      	mov	r7, r0
 800fb30:	4631      	mov	r1, r6
 800fb32:	ee18 0a10 	vmov	r0, s16
 800fb36:	f7ff fa75 	bl	800f024 <quorem>
 800fb3a:	4641      	mov	r1, r8
 800fb3c:	9002      	str	r0, [sp, #8]
 800fb3e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800fb42:	ee18 0a10 	vmov	r0, s16
 800fb46:	f000 ff55 	bl	80109f4 <__mcmp>
 800fb4a:	463a      	mov	r2, r7
 800fb4c:	9003      	str	r0, [sp, #12]
 800fb4e:	4631      	mov	r1, r6
 800fb50:	4620      	mov	r0, r4
 800fb52:	f000 ff6b 	bl	8010a2c <__mdiff>
 800fb56:	68c2      	ldr	r2, [r0, #12]
 800fb58:	f109 3bff 	add.w	fp, r9, #4294967295
 800fb5c:	4605      	mov	r5, r0
 800fb5e:	bb02      	cbnz	r2, 800fba2 <_dtoa_r+0xa62>
 800fb60:	4601      	mov	r1, r0
 800fb62:	ee18 0a10 	vmov	r0, s16
 800fb66:	f000 ff45 	bl	80109f4 <__mcmp>
 800fb6a:	4602      	mov	r2, r0
 800fb6c:	4629      	mov	r1, r5
 800fb6e:	4620      	mov	r0, r4
 800fb70:	9207      	str	r2, [sp, #28]
 800fb72:	f000 fcb3 	bl	80104dc <_Bfree>
 800fb76:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800fb7a:	ea43 0102 	orr.w	r1, r3, r2
 800fb7e:	9b04      	ldr	r3, [sp, #16]
 800fb80:	430b      	orrs	r3, r1
 800fb82:	464d      	mov	r5, r9
 800fb84:	d10f      	bne.n	800fba6 <_dtoa_r+0xa66>
 800fb86:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800fb8a:	d02a      	beq.n	800fbe2 <_dtoa_r+0xaa2>
 800fb8c:	9b03      	ldr	r3, [sp, #12]
 800fb8e:	2b00      	cmp	r3, #0
 800fb90:	dd02      	ble.n	800fb98 <_dtoa_r+0xa58>
 800fb92:	9b02      	ldr	r3, [sp, #8]
 800fb94:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800fb98:	f88b a000 	strb.w	sl, [fp]
 800fb9c:	e775      	b.n	800fa8a <_dtoa_r+0x94a>
 800fb9e:	4638      	mov	r0, r7
 800fba0:	e7ba      	b.n	800fb18 <_dtoa_r+0x9d8>
 800fba2:	2201      	movs	r2, #1
 800fba4:	e7e2      	b.n	800fb6c <_dtoa_r+0xa2c>
 800fba6:	9b03      	ldr	r3, [sp, #12]
 800fba8:	2b00      	cmp	r3, #0
 800fbaa:	db04      	blt.n	800fbb6 <_dtoa_r+0xa76>
 800fbac:	9906      	ldr	r1, [sp, #24]
 800fbae:	430b      	orrs	r3, r1
 800fbb0:	9904      	ldr	r1, [sp, #16]
 800fbb2:	430b      	orrs	r3, r1
 800fbb4:	d122      	bne.n	800fbfc <_dtoa_r+0xabc>
 800fbb6:	2a00      	cmp	r2, #0
 800fbb8:	ddee      	ble.n	800fb98 <_dtoa_r+0xa58>
 800fbba:	ee18 1a10 	vmov	r1, s16
 800fbbe:	2201      	movs	r2, #1
 800fbc0:	4620      	mov	r0, r4
 800fbc2:	f000 fea7 	bl	8010914 <__lshift>
 800fbc6:	4631      	mov	r1, r6
 800fbc8:	ee08 0a10 	vmov	s16, r0
 800fbcc:	f000 ff12 	bl	80109f4 <__mcmp>
 800fbd0:	2800      	cmp	r0, #0
 800fbd2:	dc03      	bgt.n	800fbdc <_dtoa_r+0xa9c>
 800fbd4:	d1e0      	bne.n	800fb98 <_dtoa_r+0xa58>
 800fbd6:	f01a 0f01 	tst.w	sl, #1
 800fbda:	d0dd      	beq.n	800fb98 <_dtoa_r+0xa58>
 800fbdc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800fbe0:	d1d7      	bne.n	800fb92 <_dtoa_r+0xa52>
 800fbe2:	2339      	movs	r3, #57	; 0x39
 800fbe4:	f88b 3000 	strb.w	r3, [fp]
 800fbe8:	462b      	mov	r3, r5
 800fbea:	461d      	mov	r5, r3
 800fbec:	3b01      	subs	r3, #1
 800fbee:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800fbf2:	2a39      	cmp	r2, #57	; 0x39
 800fbf4:	d071      	beq.n	800fcda <_dtoa_r+0xb9a>
 800fbf6:	3201      	adds	r2, #1
 800fbf8:	701a      	strb	r2, [r3, #0]
 800fbfa:	e746      	b.n	800fa8a <_dtoa_r+0x94a>
 800fbfc:	2a00      	cmp	r2, #0
 800fbfe:	dd07      	ble.n	800fc10 <_dtoa_r+0xad0>
 800fc00:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800fc04:	d0ed      	beq.n	800fbe2 <_dtoa_r+0xaa2>
 800fc06:	f10a 0301 	add.w	r3, sl, #1
 800fc0a:	f88b 3000 	strb.w	r3, [fp]
 800fc0e:	e73c      	b.n	800fa8a <_dtoa_r+0x94a>
 800fc10:	9b05      	ldr	r3, [sp, #20]
 800fc12:	f809 ac01 	strb.w	sl, [r9, #-1]
 800fc16:	4599      	cmp	r9, r3
 800fc18:	d047      	beq.n	800fcaa <_dtoa_r+0xb6a>
 800fc1a:	ee18 1a10 	vmov	r1, s16
 800fc1e:	2300      	movs	r3, #0
 800fc20:	220a      	movs	r2, #10
 800fc22:	4620      	mov	r0, r4
 800fc24:	f000 fc7c 	bl	8010520 <__multadd>
 800fc28:	45b8      	cmp	r8, r7
 800fc2a:	ee08 0a10 	vmov	s16, r0
 800fc2e:	f04f 0300 	mov.w	r3, #0
 800fc32:	f04f 020a 	mov.w	r2, #10
 800fc36:	4641      	mov	r1, r8
 800fc38:	4620      	mov	r0, r4
 800fc3a:	d106      	bne.n	800fc4a <_dtoa_r+0xb0a>
 800fc3c:	f000 fc70 	bl	8010520 <__multadd>
 800fc40:	4680      	mov	r8, r0
 800fc42:	4607      	mov	r7, r0
 800fc44:	f109 0901 	add.w	r9, r9, #1
 800fc48:	e772      	b.n	800fb30 <_dtoa_r+0x9f0>
 800fc4a:	f000 fc69 	bl	8010520 <__multadd>
 800fc4e:	4639      	mov	r1, r7
 800fc50:	4680      	mov	r8, r0
 800fc52:	2300      	movs	r3, #0
 800fc54:	220a      	movs	r2, #10
 800fc56:	4620      	mov	r0, r4
 800fc58:	f000 fc62 	bl	8010520 <__multadd>
 800fc5c:	4607      	mov	r7, r0
 800fc5e:	e7f1      	b.n	800fc44 <_dtoa_r+0xb04>
 800fc60:	9b03      	ldr	r3, [sp, #12]
 800fc62:	9302      	str	r3, [sp, #8]
 800fc64:	9d01      	ldr	r5, [sp, #4]
 800fc66:	ee18 0a10 	vmov	r0, s16
 800fc6a:	4631      	mov	r1, r6
 800fc6c:	f7ff f9da 	bl	800f024 <quorem>
 800fc70:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800fc74:	9b01      	ldr	r3, [sp, #4]
 800fc76:	f805 ab01 	strb.w	sl, [r5], #1
 800fc7a:	1aea      	subs	r2, r5, r3
 800fc7c:	9b02      	ldr	r3, [sp, #8]
 800fc7e:	4293      	cmp	r3, r2
 800fc80:	dd09      	ble.n	800fc96 <_dtoa_r+0xb56>
 800fc82:	ee18 1a10 	vmov	r1, s16
 800fc86:	2300      	movs	r3, #0
 800fc88:	220a      	movs	r2, #10
 800fc8a:	4620      	mov	r0, r4
 800fc8c:	f000 fc48 	bl	8010520 <__multadd>
 800fc90:	ee08 0a10 	vmov	s16, r0
 800fc94:	e7e7      	b.n	800fc66 <_dtoa_r+0xb26>
 800fc96:	9b02      	ldr	r3, [sp, #8]
 800fc98:	2b00      	cmp	r3, #0
 800fc9a:	bfc8      	it	gt
 800fc9c:	461d      	movgt	r5, r3
 800fc9e:	9b01      	ldr	r3, [sp, #4]
 800fca0:	bfd8      	it	le
 800fca2:	2501      	movle	r5, #1
 800fca4:	441d      	add	r5, r3
 800fca6:	f04f 0800 	mov.w	r8, #0
 800fcaa:	ee18 1a10 	vmov	r1, s16
 800fcae:	2201      	movs	r2, #1
 800fcb0:	4620      	mov	r0, r4
 800fcb2:	f000 fe2f 	bl	8010914 <__lshift>
 800fcb6:	4631      	mov	r1, r6
 800fcb8:	ee08 0a10 	vmov	s16, r0
 800fcbc:	f000 fe9a 	bl	80109f4 <__mcmp>
 800fcc0:	2800      	cmp	r0, #0
 800fcc2:	dc91      	bgt.n	800fbe8 <_dtoa_r+0xaa8>
 800fcc4:	d102      	bne.n	800fccc <_dtoa_r+0xb8c>
 800fcc6:	f01a 0f01 	tst.w	sl, #1
 800fcca:	d18d      	bne.n	800fbe8 <_dtoa_r+0xaa8>
 800fccc:	462b      	mov	r3, r5
 800fcce:	461d      	mov	r5, r3
 800fcd0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fcd4:	2a30      	cmp	r2, #48	; 0x30
 800fcd6:	d0fa      	beq.n	800fcce <_dtoa_r+0xb8e>
 800fcd8:	e6d7      	b.n	800fa8a <_dtoa_r+0x94a>
 800fcda:	9a01      	ldr	r2, [sp, #4]
 800fcdc:	429a      	cmp	r2, r3
 800fcde:	d184      	bne.n	800fbea <_dtoa_r+0xaaa>
 800fce0:	9b00      	ldr	r3, [sp, #0]
 800fce2:	3301      	adds	r3, #1
 800fce4:	9300      	str	r3, [sp, #0]
 800fce6:	2331      	movs	r3, #49	; 0x31
 800fce8:	7013      	strb	r3, [r2, #0]
 800fcea:	e6ce      	b.n	800fa8a <_dtoa_r+0x94a>
 800fcec:	4b09      	ldr	r3, [pc, #36]	; (800fd14 <_dtoa_r+0xbd4>)
 800fcee:	f7ff ba95 	b.w	800f21c <_dtoa_r+0xdc>
 800fcf2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fcf4:	2b00      	cmp	r3, #0
 800fcf6:	f47f aa6e 	bne.w	800f1d6 <_dtoa_r+0x96>
 800fcfa:	4b07      	ldr	r3, [pc, #28]	; (800fd18 <_dtoa_r+0xbd8>)
 800fcfc:	f7ff ba8e 	b.w	800f21c <_dtoa_r+0xdc>
 800fd00:	9b02      	ldr	r3, [sp, #8]
 800fd02:	2b00      	cmp	r3, #0
 800fd04:	dcae      	bgt.n	800fc64 <_dtoa_r+0xb24>
 800fd06:	9b06      	ldr	r3, [sp, #24]
 800fd08:	2b02      	cmp	r3, #2
 800fd0a:	f73f aea8 	bgt.w	800fa5e <_dtoa_r+0x91e>
 800fd0e:	e7a9      	b.n	800fc64 <_dtoa_r+0xb24>
 800fd10:	080132b8 	.word	0x080132b8
 800fd14:	080134b1 	.word	0x080134b1
 800fd18:	08013239 	.word	0x08013239

0800fd1c <rshift>:
 800fd1c:	6903      	ldr	r3, [r0, #16]
 800fd1e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800fd22:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800fd26:	ea4f 1261 	mov.w	r2, r1, asr #5
 800fd2a:	f100 0414 	add.w	r4, r0, #20
 800fd2e:	dd45      	ble.n	800fdbc <rshift+0xa0>
 800fd30:	f011 011f 	ands.w	r1, r1, #31
 800fd34:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800fd38:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800fd3c:	d10c      	bne.n	800fd58 <rshift+0x3c>
 800fd3e:	f100 0710 	add.w	r7, r0, #16
 800fd42:	4629      	mov	r1, r5
 800fd44:	42b1      	cmp	r1, r6
 800fd46:	d334      	bcc.n	800fdb2 <rshift+0x96>
 800fd48:	1a9b      	subs	r3, r3, r2
 800fd4a:	009b      	lsls	r3, r3, #2
 800fd4c:	1eea      	subs	r2, r5, #3
 800fd4e:	4296      	cmp	r6, r2
 800fd50:	bf38      	it	cc
 800fd52:	2300      	movcc	r3, #0
 800fd54:	4423      	add	r3, r4
 800fd56:	e015      	b.n	800fd84 <rshift+0x68>
 800fd58:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800fd5c:	f1c1 0820 	rsb	r8, r1, #32
 800fd60:	40cf      	lsrs	r7, r1
 800fd62:	f105 0e04 	add.w	lr, r5, #4
 800fd66:	46a1      	mov	r9, r4
 800fd68:	4576      	cmp	r6, lr
 800fd6a:	46f4      	mov	ip, lr
 800fd6c:	d815      	bhi.n	800fd9a <rshift+0x7e>
 800fd6e:	1a9a      	subs	r2, r3, r2
 800fd70:	0092      	lsls	r2, r2, #2
 800fd72:	3a04      	subs	r2, #4
 800fd74:	3501      	adds	r5, #1
 800fd76:	42ae      	cmp	r6, r5
 800fd78:	bf38      	it	cc
 800fd7a:	2200      	movcc	r2, #0
 800fd7c:	18a3      	adds	r3, r4, r2
 800fd7e:	50a7      	str	r7, [r4, r2]
 800fd80:	b107      	cbz	r7, 800fd84 <rshift+0x68>
 800fd82:	3304      	adds	r3, #4
 800fd84:	1b1a      	subs	r2, r3, r4
 800fd86:	42a3      	cmp	r3, r4
 800fd88:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800fd8c:	bf08      	it	eq
 800fd8e:	2300      	moveq	r3, #0
 800fd90:	6102      	str	r2, [r0, #16]
 800fd92:	bf08      	it	eq
 800fd94:	6143      	streq	r3, [r0, #20]
 800fd96:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fd9a:	f8dc c000 	ldr.w	ip, [ip]
 800fd9e:	fa0c fc08 	lsl.w	ip, ip, r8
 800fda2:	ea4c 0707 	orr.w	r7, ip, r7
 800fda6:	f849 7b04 	str.w	r7, [r9], #4
 800fdaa:	f85e 7b04 	ldr.w	r7, [lr], #4
 800fdae:	40cf      	lsrs	r7, r1
 800fdb0:	e7da      	b.n	800fd68 <rshift+0x4c>
 800fdb2:	f851 cb04 	ldr.w	ip, [r1], #4
 800fdb6:	f847 cf04 	str.w	ip, [r7, #4]!
 800fdba:	e7c3      	b.n	800fd44 <rshift+0x28>
 800fdbc:	4623      	mov	r3, r4
 800fdbe:	e7e1      	b.n	800fd84 <rshift+0x68>

0800fdc0 <__hexdig_fun>:
 800fdc0:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800fdc4:	2b09      	cmp	r3, #9
 800fdc6:	d802      	bhi.n	800fdce <__hexdig_fun+0xe>
 800fdc8:	3820      	subs	r0, #32
 800fdca:	b2c0      	uxtb	r0, r0
 800fdcc:	4770      	bx	lr
 800fdce:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800fdd2:	2b05      	cmp	r3, #5
 800fdd4:	d801      	bhi.n	800fdda <__hexdig_fun+0x1a>
 800fdd6:	3847      	subs	r0, #71	; 0x47
 800fdd8:	e7f7      	b.n	800fdca <__hexdig_fun+0xa>
 800fdda:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800fdde:	2b05      	cmp	r3, #5
 800fde0:	d801      	bhi.n	800fde6 <__hexdig_fun+0x26>
 800fde2:	3827      	subs	r0, #39	; 0x27
 800fde4:	e7f1      	b.n	800fdca <__hexdig_fun+0xa>
 800fde6:	2000      	movs	r0, #0
 800fde8:	4770      	bx	lr
	...

0800fdec <__gethex>:
 800fdec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fdf0:	ed2d 8b02 	vpush	{d8}
 800fdf4:	b089      	sub	sp, #36	; 0x24
 800fdf6:	ee08 0a10 	vmov	s16, r0
 800fdfa:	9304      	str	r3, [sp, #16]
 800fdfc:	4bb4      	ldr	r3, [pc, #720]	; (80100d0 <__gethex+0x2e4>)
 800fdfe:	681b      	ldr	r3, [r3, #0]
 800fe00:	9301      	str	r3, [sp, #4]
 800fe02:	4618      	mov	r0, r3
 800fe04:	468b      	mov	fp, r1
 800fe06:	4690      	mov	r8, r2
 800fe08:	f7f0 f9f4 	bl	80001f4 <strlen>
 800fe0c:	9b01      	ldr	r3, [sp, #4]
 800fe0e:	f8db 2000 	ldr.w	r2, [fp]
 800fe12:	4403      	add	r3, r0
 800fe14:	4682      	mov	sl, r0
 800fe16:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800fe1a:	9305      	str	r3, [sp, #20]
 800fe1c:	1c93      	adds	r3, r2, #2
 800fe1e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800fe22:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800fe26:	32fe      	adds	r2, #254	; 0xfe
 800fe28:	18d1      	adds	r1, r2, r3
 800fe2a:	461f      	mov	r7, r3
 800fe2c:	f813 0b01 	ldrb.w	r0, [r3], #1
 800fe30:	9100      	str	r1, [sp, #0]
 800fe32:	2830      	cmp	r0, #48	; 0x30
 800fe34:	d0f8      	beq.n	800fe28 <__gethex+0x3c>
 800fe36:	f7ff ffc3 	bl	800fdc0 <__hexdig_fun>
 800fe3a:	4604      	mov	r4, r0
 800fe3c:	2800      	cmp	r0, #0
 800fe3e:	d13a      	bne.n	800feb6 <__gethex+0xca>
 800fe40:	9901      	ldr	r1, [sp, #4]
 800fe42:	4652      	mov	r2, sl
 800fe44:	4638      	mov	r0, r7
 800fe46:	f7fe fa0a 	bl	800e25e <strncmp>
 800fe4a:	4605      	mov	r5, r0
 800fe4c:	2800      	cmp	r0, #0
 800fe4e:	d168      	bne.n	800ff22 <__gethex+0x136>
 800fe50:	f817 000a 	ldrb.w	r0, [r7, sl]
 800fe54:	eb07 060a 	add.w	r6, r7, sl
 800fe58:	f7ff ffb2 	bl	800fdc0 <__hexdig_fun>
 800fe5c:	2800      	cmp	r0, #0
 800fe5e:	d062      	beq.n	800ff26 <__gethex+0x13a>
 800fe60:	4633      	mov	r3, r6
 800fe62:	7818      	ldrb	r0, [r3, #0]
 800fe64:	2830      	cmp	r0, #48	; 0x30
 800fe66:	461f      	mov	r7, r3
 800fe68:	f103 0301 	add.w	r3, r3, #1
 800fe6c:	d0f9      	beq.n	800fe62 <__gethex+0x76>
 800fe6e:	f7ff ffa7 	bl	800fdc0 <__hexdig_fun>
 800fe72:	2301      	movs	r3, #1
 800fe74:	fab0 f480 	clz	r4, r0
 800fe78:	0964      	lsrs	r4, r4, #5
 800fe7a:	4635      	mov	r5, r6
 800fe7c:	9300      	str	r3, [sp, #0]
 800fe7e:	463a      	mov	r2, r7
 800fe80:	4616      	mov	r6, r2
 800fe82:	3201      	adds	r2, #1
 800fe84:	7830      	ldrb	r0, [r6, #0]
 800fe86:	f7ff ff9b 	bl	800fdc0 <__hexdig_fun>
 800fe8a:	2800      	cmp	r0, #0
 800fe8c:	d1f8      	bne.n	800fe80 <__gethex+0x94>
 800fe8e:	9901      	ldr	r1, [sp, #4]
 800fe90:	4652      	mov	r2, sl
 800fe92:	4630      	mov	r0, r6
 800fe94:	f7fe f9e3 	bl	800e25e <strncmp>
 800fe98:	b980      	cbnz	r0, 800febc <__gethex+0xd0>
 800fe9a:	b94d      	cbnz	r5, 800feb0 <__gethex+0xc4>
 800fe9c:	eb06 050a 	add.w	r5, r6, sl
 800fea0:	462a      	mov	r2, r5
 800fea2:	4616      	mov	r6, r2
 800fea4:	3201      	adds	r2, #1
 800fea6:	7830      	ldrb	r0, [r6, #0]
 800fea8:	f7ff ff8a 	bl	800fdc0 <__hexdig_fun>
 800feac:	2800      	cmp	r0, #0
 800feae:	d1f8      	bne.n	800fea2 <__gethex+0xb6>
 800feb0:	1bad      	subs	r5, r5, r6
 800feb2:	00ad      	lsls	r5, r5, #2
 800feb4:	e004      	b.n	800fec0 <__gethex+0xd4>
 800feb6:	2400      	movs	r4, #0
 800feb8:	4625      	mov	r5, r4
 800feba:	e7e0      	b.n	800fe7e <__gethex+0x92>
 800febc:	2d00      	cmp	r5, #0
 800febe:	d1f7      	bne.n	800feb0 <__gethex+0xc4>
 800fec0:	7833      	ldrb	r3, [r6, #0]
 800fec2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800fec6:	2b50      	cmp	r3, #80	; 0x50
 800fec8:	d13b      	bne.n	800ff42 <__gethex+0x156>
 800feca:	7873      	ldrb	r3, [r6, #1]
 800fecc:	2b2b      	cmp	r3, #43	; 0x2b
 800fece:	d02c      	beq.n	800ff2a <__gethex+0x13e>
 800fed0:	2b2d      	cmp	r3, #45	; 0x2d
 800fed2:	d02e      	beq.n	800ff32 <__gethex+0x146>
 800fed4:	1c71      	adds	r1, r6, #1
 800fed6:	f04f 0900 	mov.w	r9, #0
 800feda:	7808      	ldrb	r0, [r1, #0]
 800fedc:	f7ff ff70 	bl	800fdc0 <__hexdig_fun>
 800fee0:	1e43      	subs	r3, r0, #1
 800fee2:	b2db      	uxtb	r3, r3
 800fee4:	2b18      	cmp	r3, #24
 800fee6:	d82c      	bhi.n	800ff42 <__gethex+0x156>
 800fee8:	f1a0 0210 	sub.w	r2, r0, #16
 800feec:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800fef0:	f7ff ff66 	bl	800fdc0 <__hexdig_fun>
 800fef4:	1e43      	subs	r3, r0, #1
 800fef6:	b2db      	uxtb	r3, r3
 800fef8:	2b18      	cmp	r3, #24
 800fefa:	d91d      	bls.n	800ff38 <__gethex+0x14c>
 800fefc:	f1b9 0f00 	cmp.w	r9, #0
 800ff00:	d000      	beq.n	800ff04 <__gethex+0x118>
 800ff02:	4252      	negs	r2, r2
 800ff04:	4415      	add	r5, r2
 800ff06:	f8cb 1000 	str.w	r1, [fp]
 800ff0a:	b1e4      	cbz	r4, 800ff46 <__gethex+0x15a>
 800ff0c:	9b00      	ldr	r3, [sp, #0]
 800ff0e:	2b00      	cmp	r3, #0
 800ff10:	bf14      	ite	ne
 800ff12:	2700      	movne	r7, #0
 800ff14:	2706      	moveq	r7, #6
 800ff16:	4638      	mov	r0, r7
 800ff18:	b009      	add	sp, #36	; 0x24
 800ff1a:	ecbd 8b02 	vpop	{d8}
 800ff1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ff22:	463e      	mov	r6, r7
 800ff24:	4625      	mov	r5, r4
 800ff26:	2401      	movs	r4, #1
 800ff28:	e7ca      	b.n	800fec0 <__gethex+0xd4>
 800ff2a:	f04f 0900 	mov.w	r9, #0
 800ff2e:	1cb1      	adds	r1, r6, #2
 800ff30:	e7d3      	b.n	800feda <__gethex+0xee>
 800ff32:	f04f 0901 	mov.w	r9, #1
 800ff36:	e7fa      	b.n	800ff2e <__gethex+0x142>
 800ff38:	230a      	movs	r3, #10
 800ff3a:	fb03 0202 	mla	r2, r3, r2, r0
 800ff3e:	3a10      	subs	r2, #16
 800ff40:	e7d4      	b.n	800feec <__gethex+0x100>
 800ff42:	4631      	mov	r1, r6
 800ff44:	e7df      	b.n	800ff06 <__gethex+0x11a>
 800ff46:	1bf3      	subs	r3, r6, r7
 800ff48:	3b01      	subs	r3, #1
 800ff4a:	4621      	mov	r1, r4
 800ff4c:	2b07      	cmp	r3, #7
 800ff4e:	dc0b      	bgt.n	800ff68 <__gethex+0x17c>
 800ff50:	ee18 0a10 	vmov	r0, s16
 800ff54:	f000 fa82 	bl	801045c <_Balloc>
 800ff58:	4604      	mov	r4, r0
 800ff5a:	b940      	cbnz	r0, 800ff6e <__gethex+0x182>
 800ff5c:	4b5d      	ldr	r3, [pc, #372]	; (80100d4 <__gethex+0x2e8>)
 800ff5e:	4602      	mov	r2, r0
 800ff60:	21de      	movs	r1, #222	; 0xde
 800ff62:	485d      	ldr	r0, [pc, #372]	; (80100d8 <__gethex+0x2ec>)
 800ff64:	f001 fdd0 	bl	8011b08 <__assert_func>
 800ff68:	3101      	adds	r1, #1
 800ff6a:	105b      	asrs	r3, r3, #1
 800ff6c:	e7ee      	b.n	800ff4c <__gethex+0x160>
 800ff6e:	f100 0914 	add.w	r9, r0, #20
 800ff72:	f04f 0b00 	mov.w	fp, #0
 800ff76:	f1ca 0301 	rsb	r3, sl, #1
 800ff7a:	f8cd 9008 	str.w	r9, [sp, #8]
 800ff7e:	f8cd b000 	str.w	fp, [sp]
 800ff82:	9306      	str	r3, [sp, #24]
 800ff84:	42b7      	cmp	r7, r6
 800ff86:	d340      	bcc.n	801000a <__gethex+0x21e>
 800ff88:	9802      	ldr	r0, [sp, #8]
 800ff8a:	9b00      	ldr	r3, [sp, #0]
 800ff8c:	f840 3b04 	str.w	r3, [r0], #4
 800ff90:	eba0 0009 	sub.w	r0, r0, r9
 800ff94:	1080      	asrs	r0, r0, #2
 800ff96:	0146      	lsls	r6, r0, #5
 800ff98:	6120      	str	r0, [r4, #16]
 800ff9a:	4618      	mov	r0, r3
 800ff9c:	f000 fb50 	bl	8010640 <__hi0bits>
 800ffa0:	1a30      	subs	r0, r6, r0
 800ffa2:	f8d8 6000 	ldr.w	r6, [r8]
 800ffa6:	42b0      	cmp	r0, r6
 800ffa8:	dd63      	ble.n	8010072 <__gethex+0x286>
 800ffaa:	1b87      	subs	r7, r0, r6
 800ffac:	4639      	mov	r1, r7
 800ffae:	4620      	mov	r0, r4
 800ffb0:	f000 fef4 	bl	8010d9c <__any_on>
 800ffb4:	4682      	mov	sl, r0
 800ffb6:	b1a8      	cbz	r0, 800ffe4 <__gethex+0x1f8>
 800ffb8:	1e7b      	subs	r3, r7, #1
 800ffba:	1159      	asrs	r1, r3, #5
 800ffbc:	f003 021f 	and.w	r2, r3, #31
 800ffc0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800ffc4:	f04f 0a01 	mov.w	sl, #1
 800ffc8:	fa0a f202 	lsl.w	r2, sl, r2
 800ffcc:	420a      	tst	r2, r1
 800ffce:	d009      	beq.n	800ffe4 <__gethex+0x1f8>
 800ffd0:	4553      	cmp	r3, sl
 800ffd2:	dd05      	ble.n	800ffe0 <__gethex+0x1f4>
 800ffd4:	1eb9      	subs	r1, r7, #2
 800ffd6:	4620      	mov	r0, r4
 800ffd8:	f000 fee0 	bl	8010d9c <__any_on>
 800ffdc:	2800      	cmp	r0, #0
 800ffde:	d145      	bne.n	801006c <__gethex+0x280>
 800ffe0:	f04f 0a02 	mov.w	sl, #2
 800ffe4:	4639      	mov	r1, r7
 800ffe6:	4620      	mov	r0, r4
 800ffe8:	f7ff fe98 	bl	800fd1c <rshift>
 800ffec:	443d      	add	r5, r7
 800ffee:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800fff2:	42ab      	cmp	r3, r5
 800fff4:	da4c      	bge.n	8010090 <__gethex+0x2a4>
 800fff6:	ee18 0a10 	vmov	r0, s16
 800fffa:	4621      	mov	r1, r4
 800fffc:	f000 fa6e 	bl	80104dc <_Bfree>
 8010000:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8010002:	2300      	movs	r3, #0
 8010004:	6013      	str	r3, [r2, #0]
 8010006:	27a3      	movs	r7, #163	; 0xa3
 8010008:	e785      	b.n	800ff16 <__gethex+0x12a>
 801000a:	1e73      	subs	r3, r6, #1
 801000c:	9a05      	ldr	r2, [sp, #20]
 801000e:	9303      	str	r3, [sp, #12]
 8010010:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8010014:	4293      	cmp	r3, r2
 8010016:	d019      	beq.n	801004c <__gethex+0x260>
 8010018:	f1bb 0f20 	cmp.w	fp, #32
 801001c:	d107      	bne.n	801002e <__gethex+0x242>
 801001e:	9b02      	ldr	r3, [sp, #8]
 8010020:	9a00      	ldr	r2, [sp, #0]
 8010022:	f843 2b04 	str.w	r2, [r3], #4
 8010026:	9302      	str	r3, [sp, #8]
 8010028:	2300      	movs	r3, #0
 801002a:	9300      	str	r3, [sp, #0]
 801002c:	469b      	mov	fp, r3
 801002e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8010032:	f7ff fec5 	bl	800fdc0 <__hexdig_fun>
 8010036:	9b00      	ldr	r3, [sp, #0]
 8010038:	f000 000f 	and.w	r0, r0, #15
 801003c:	fa00 f00b 	lsl.w	r0, r0, fp
 8010040:	4303      	orrs	r3, r0
 8010042:	9300      	str	r3, [sp, #0]
 8010044:	f10b 0b04 	add.w	fp, fp, #4
 8010048:	9b03      	ldr	r3, [sp, #12]
 801004a:	e00d      	b.n	8010068 <__gethex+0x27c>
 801004c:	9b03      	ldr	r3, [sp, #12]
 801004e:	9a06      	ldr	r2, [sp, #24]
 8010050:	4413      	add	r3, r2
 8010052:	42bb      	cmp	r3, r7
 8010054:	d3e0      	bcc.n	8010018 <__gethex+0x22c>
 8010056:	4618      	mov	r0, r3
 8010058:	9901      	ldr	r1, [sp, #4]
 801005a:	9307      	str	r3, [sp, #28]
 801005c:	4652      	mov	r2, sl
 801005e:	f7fe f8fe 	bl	800e25e <strncmp>
 8010062:	9b07      	ldr	r3, [sp, #28]
 8010064:	2800      	cmp	r0, #0
 8010066:	d1d7      	bne.n	8010018 <__gethex+0x22c>
 8010068:	461e      	mov	r6, r3
 801006a:	e78b      	b.n	800ff84 <__gethex+0x198>
 801006c:	f04f 0a03 	mov.w	sl, #3
 8010070:	e7b8      	b.n	800ffe4 <__gethex+0x1f8>
 8010072:	da0a      	bge.n	801008a <__gethex+0x29e>
 8010074:	1a37      	subs	r7, r6, r0
 8010076:	4621      	mov	r1, r4
 8010078:	ee18 0a10 	vmov	r0, s16
 801007c:	463a      	mov	r2, r7
 801007e:	f000 fc49 	bl	8010914 <__lshift>
 8010082:	1bed      	subs	r5, r5, r7
 8010084:	4604      	mov	r4, r0
 8010086:	f100 0914 	add.w	r9, r0, #20
 801008a:	f04f 0a00 	mov.w	sl, #0
 801008e:	e7ae      	b.n	800ffee <__gethex+0x202>
 8010090:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8010094:	42a8      	cmp	r0, r5
 8010096:	dd72      	ble.n	801017e <__gethex+0x392>
 8010098:	1b45      	subs	r5, r0, r5
 801009a:	42ae      	cmp	r6, r5
 801009c:	dc36      	bgt.n	801010c <__gethex+0x320>
 801009e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80100a2:	2b02      	cmp	r3, #2
 80100a4:	d02a      	beq.n	80100fc <__gethex+0x310>
 80100a6:	2b03      	cmp	r3, #3
 80100a8:	d02c      	beq.n	8010104 <__gethex+0x318>
 80100aa:	2b01      	cmp	r3, #1
 80100ac:	d11c      	bne.n	80100e8 <__gethex+0x2fc>
 80100ae:	42ae      	cmp	r6, r5
 80100b0:	d11a      	bne.n	80100e8 <__gethex+0x2fc>
 80100b2:	2e01      	cmp	r6, #1
 80100b4:	d112      	bne.n	80100dc <__gethex+0x2f0>
 80100b6:	9a04      	ldr	r2, [sp, #16]
 80100b8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80100bc:	6013      	str	r3, [r2, #0]
 80100be:	2301      	movs	r3, #1
 80100c0:	6123      	str	r3, [r4, #16]
 80100c2:	f8c9 3000 	str.w	r3, [r9]
 80100c6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80100c8:	2762      	movs	r7, #98	; 0x62
 80100ca:	601c      	str	r4, [r3, #0]
 80100cc:	e723      	b.n	800ff16 <__gethex+0x12a>
 80100ce:	bf00      	nop
 80100d0:	08013330 	.word	0x08013330
 80100d4:	080132b8 	.word	0x080132b8
 80100d8:	080132c9 	.word	0x080132c9
 80100dc:	1e71      	subs	r1, r6, #1
 80100de:	4620      	mov	r0, r4
 80100e0:	f000 fe5c 	bl	8010d9c <__any_on>
 80100e4:	2800      	cmp	r0, #0
 80100e6:	d1e6      	bne.n	80100b6 <__gethex+0x2ca>
 80100e8:	ee18 0a10 	vmov	r0, s16
 80100ec:	4621      	mov	r1, r4
 80100ee:	f000 f9f5 	bl	80104dc <_Bfree>
 80100f2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80100f4:	2300      	movs	r3, #0
 80100f6:	6013      	str	r3, [r2, #0]
 80100f8:	2750      	movs	r7, #80	; 0x50
 80100fa:	e70c      	b.n	800ff16 <__gethex+0x12a>
 80100fc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80100fe:	2b00      	cmp	r3, #0
 8010100:	d1f2      	bne.n	80100e8 <__gethex+0x2fc>
 8010102:	e7d8      	b.n	80100b6 <__gethex+0x2ca>
 8010104:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010106:	2b00      	cmp	r3, #0
 8010108:	d1d5      	bne.n	80100b6 <__gethex+0x2ca>
 801010a:	e7ed      	b.n	80100e8 <__gethex+0x2fc>
 801010c:	1e6f      	subs	r7, r5, #1
 801010e:	f1ba 0f00 	cmp.w	sl, #0
 8010112:	d131      	bne.n	8010178 <__gethex+0x38c>
 8010114:	b127      	cbz	r7, 8010120 <__gethex+0x334>
 8010116:	4639      	mov	r1, r7
 8010118:	4620      	mov	r0, r4
 801011a:	f000 fe3f 	bl	8010d9c <__any_on>
 801011e:	4682      	mov	sl, r0
 8010120:	117b      	asrs	r3, r7, #5
 8010122:	2101      	movs	r1, #1
 8010124:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8010128:	f007 071f 	and.w	r7, r7, #31
 801012c:	fa01 f707 	lsl.w	r7, r1, r7
 8010130:	421f      	tst	r7, r3
 8010132:	4629      	mov	r1, r5
 8010134:	4620      	mov	r0, r4
 8010136:	bf18      	it	ne
 8010138:	f04a 0a02 	orrne.w	sl, sl, #2
 801013c:	1b76      	subs	r6, r6, r5
 801013e:	f7ff fded 	bl	800fd1c <rshift>
 8010142:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8010146:	2702      	movs	r7, #2
 8010148:	f1ba 0f00 	cmp.w	sl, #0
 801014c:	d048      	beq.n	80101e0 <__gethex+0x3f4>
 801014e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010152:	2b02      	cmp	r3, #2
 8010154:	d015      	beq.n	8010182 <__gethex+0x396>
 8010156:	2b03      	cmp	r3, #3
 8010158:	d017      	beq.n	801018a <__gethex+0x39e>
 801015a:	2b01      	cmp	r3, #1
 801015c:	d109      	bne.n	8010172 <__gethex+0x386>
 801015e:	f01a 0f02 	tst.w	sl, #2
 8010162:	d006      	beq.n	8010172 <__gethex+0x386>
 8010164:	f8d9 0000 	ldr.w	r0, [r9]
 8010168:	ea4a 0a00 	orr.w	sl, sl, r0
 801016c:	f01a 0f01 	tst.w	sl, #1
 8010170:	d10e      	bne.n	8010190 <__gethex+0x3a4>
 8010172:	f047 0710 	orr.w	r7, r7, #16
 8010176:	e033      	b.n	80101e0 <__gethex+0x3f4>
 8010178:	f04f 0a01 	mov.w	sl, #1
 801017c:	e7d0      	b.n	8010120 <__gethex+0x334>
 801017e:	2701      	movs	r7, #1
 8010180:	e7e2      	b.n	8010148 <__gethex+0x35c>
 8010182:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010184:	f1c3 0301 	rsb	r3, r3, #1
 8010188:	9315      	str	r3, [sp, #84]	; 0x54
 801018a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801018c:	2b00      	cmp	r3, #0
 801018e:	d0f0      	beq.n	8010172 <__gethex+0x386>
 8010190:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8010194:	f104 0314 	add.w	r3, r4, #20
 8010198:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801019c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80101a0:	f04f 0c00 	mov.w	ip, #0
 80101a4:	4618      	mov	r0, r3
 80101a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80101aa:	f1b2 3fff 	cmp.w	r2, #4294967295
 80101ae:	d01c      	beq.n	80101ea <__gethex+0x3fe>
 80101b0:	3201      	adds	r2, #1
 80101b2:	6002      	str	r2, [r0, #0]
 80101b4:	2f02      	cmp	r7, #2
 80101b6:	f104 0314 	add.w	r3, r4, #20
 80101ba:	d13f      	bne.n	801023c <__gethex+0x450>
 80101bc:	f8d8 2000 	ldr.w	r2, [r8]
 80101c0:	3a01      	subs	r2, #1
 80101c2:	42b2      	cmp	r2, r6
 80101c4:	d10a      	bne.n	80101dc <__gethex+0x3f0>
 80101c6:	1171      	asrs	r1, r6, #5
 80101c8:	2201      	movs	r2, #1
 80101ca:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80101ce:	f006 061f 	and.w	r6, r6, #31
 80101d2:	fa02 f606 	lsl.w	r6, r2, r6
 80101d6:	421e      	tst	r6, r3
 80101d8:	bf18      	it	ne
 80101da:	4617      	movne	r7, r2
 80101dc:	f047 0720 	orr.w	r7, r7, #32
 80101e0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80101e2:	601c      	str	r4, [r3, #0]
 80101e4:	9b04      	ldr	r3, [sp, #16]
 80101e6:	601d      	str	r5, [r3, #0]
 80101e8:	e695      	b.n	800ff16 <__gethex+0x12a>
 80101ea:	4299      	cmp	r1, r3
 80101ec:	f843 cc04 	str.w	ip, [r3, #-4]
 80101f0:	d8d8      	bhi.n	80101a4 <__gethex+0x3b8>
 80101f2:	68a3      	ldr	r3, [r4, #8]
 80101f4:	459b      	cmp	fp, r3
 80101f6:	db19      	blt.n	801022c <__gethex+0x440>
 80101f8:	6861      	ldr	r1, [r4, #4]
 80101fa:	ee18 0a10 	vmov	r0, s16
 80101fe:	3101      	adds	r1, #1
 8010200:	f000 f92c 	bl	801045c <_Balloc>
 8010204:	4681      	mov	r9, r0
 8010206:	b918      	cbnz	r0, 8010210 <__gethex+0x424>
 8010208:	4b1a      	ldr	r3, [pc, #104]	; (8010274 <__gethex+0x488>)
 801020a:	4602      	mov	r2, r0
 801020c:	2184      	movs	r1, #132	; 0x84
 801020e:	e6a8      	b.n	800ff62 <__gethex+0x176>
 8010210:	6922      	ldr	r2, [r4, #16]
 8010212:	3202      	adds	r2, #2
 8010214:	f104 010c 	add.w	r1, r4, #12
 8010218:	0092      	lsls	r2, r2, #2
 801021a:	300c      	adds	r0, #12
 801021c:	f7fd f8f8 	bl	800d410 <memcpy>
 8010220:	4621      	mov	r1, r4
 8010222:	ee18 0a10 	vmov	r0, s16
 8010226:	f000 f959 	bl	80104dc <_Bfree>
 801022a:	464c      	mov	r4, r9
 801022c:	6923      	ldr	r3, [r4, #16]
 801022e:	1c5a      	adds	r2, r3, #1
 8010230:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010234:	6122      	str	r2, [r4, #16]
 8010236:	2201      	movs	r2, #1
 8010238:	615a      	str	r2, [r3, #20]
 801023a:	e7bb      	b.n	80101b4 <__gethex+0x3c8>
 801023c:	6922      	ldr	r2, [r4, #16]
 801023e:	455a      	cmp	r2, fp
 8010240:	dd0b      	ble.n	801025a <__gethex+0x46e>
 8010242:	2101      	movs	r1, #1
 8010244:	4620      	mov	r0, r4
 8010246:	f7ff fd69 	bl	800fd1c <rshift>
 801024a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801024e:	3501      	adds	r5, #1
 8010250:	42ab      	cmp	r3, r5
 8010252:	f6ff aed0 	blt.w	800fff6 <__gethex+0x20a>
 8010256:	2701      	movs	r7, #1
 8010258:	e7c0      	b.n	80101dc <__gethex+0x3f0>
 801025a:	f016 061f 	ands.w	r6, r6, #31
 801025e:	d0fa      	beq.n	8010256 <__gethex+0x46a>
 8010260:	4453      	add	r3, sl
 8010262:	f1c6 0620 	rsb	r6, r6, #32
 8010266:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801026a:	f000 f9e9 	bl	8010640 <__hi0bits>
 801026e:	42b0      	cmp	r0, r6
 8010270:	dbe7      	blt.n	8010242 <__gethex+0x456>
 8010272:	e7f0      	b.n	8010256 <__gethex+0x46a>
 8010274:	080132b8 	.word	0x080132b8

08010278 <L_shift>:
 8010278:	f1c2 0208 	rsb	r2, r2, #8
 801027c:	0092      	lsls	r2, r2, #2
 801027e:	b570      	push	{r4, r5, r6, lr}
 8010280:	f1c2 0620 	rsb	r6, r2, #32
 8010284:	6843      	ldr	r3, [r0, #4]
 8010286:	6804      	ldr	r4, [r0, #0]
 8010288:	fa03 f506 	lsl.w	r5, r3, r6
 801028c:	432c      	orrs	r4, r5
 801028e:	40d3      	lsrs	r3, r2
 8010290:	6004      	str	r4, [r0, #0]
 8010292:	f840 3f04 	str.w	r3, [r0, #4]!
 8010296:	4288      	cmp	r0, r1
 8010298:	d3f4      	bcc.n	8010284 <L_shift+0xc>
 801029a:	bd70      	pop	{r4, r5, r6, pc}

0801029c <__match>:
 801029c:	b530      	push	{r4, r5, lr}
 801029e:	6803      	ldr	r3, [r0, #0]
 80102a0:	3301      	adds	r3, #1
 80102a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80102a6:	b914      	cbnz	r4, 80102ae <__match+0x12>
 80102a8:	6003      	str	r3, [r0, #0]
 80102aa:	2001      	movs	r0, #1
 80102ac:	bd30      	pop	{r4, r5, pc}
 80102ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 80102b2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80102b6:	2d19      	cmp	r5, #25
 80102b8:	bf98      	it	ls
 80102ba:	3220      	addls	r2, #32
 80102bc:	42a2      	cmp	r2, r4
 80102be:	d0f0      	beq.n	80102a2 <__match+0x6>
 80102c0:	2000      	movs	r0, #0
 80102c2:	e7f3      	b.n	80102ac <__match+0x10>

080102c4 <__hexnan>:
 80102c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80102c8:	680b      	ldr	r3, [r1, #0]
 80102ca:	115e      	asrs	r6, r3, #5
 80102cc:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80102d0:	f013 031f 	ands.w	r3, r3, #31
 80102d4:	b087      	sub	sp, #28
 80102d6:	bf18      	it	ne
 80102d8:	3604      	addne	r6, #4
 80102da:	2500      	movs	r5, #0
 80102dc:	1f37      	subs	r7, r6, #4
 80102de:	4690      	mov	r8, r2
 80102e0:	6802      	ldr	r2, [r0, #0]
 80102e2:	9301      	str	r3, [sp, #4]
 80102e4:	4682      	mov	sl, r0
 80102e6:	f846 5c04 	str.w	r5, [r6, #-4]
 80102ea:	46b9      	mov	r9, r7
 80102ec:	463c      	mov	r4, r7
 80102ee:	9502      	str	r5, [sp, #8]
 80102f0:	46ab      	mov	fp, r5
 80102f2:	7851      	ldrb	r1, [r2, #1]
 80102f4:	1c53      	adds	r3, r2, #1
 80102f6:	9303      	str	r3, [sp, #12]
 80102f8:	b341      	cbz	r1, 801034c <__hexnan+0x88>
 80102fa:	4608      	mov	r0, r1
 80102fc:	9205      	str	r2, [sp, #20]
 80102fe:	9104      	str	r1, [sp, #16]
 8010300:	f7ff fd5e 	bl	800fdc0 <__hexdig_fun>
 8010304:	2800      	cmp	r0, #0
 8010306:	d14f      	bne.n	80103a8 <__hexnan+0xe4>
 8010308:	9904      	ldr	r1, [sp, #16]
 801030a:	9a05      	ldr	r2, [sp, #20]
 801030c:	2920      	cmp	r1, #32
 801030e:	d818      	bhi.n	8010342 <__hexnan+0x7e>
 8010310:	9b02      	ldr	r3, [sp, #8]
 8010312:	459b      	cmp	fp, r3
 8010314:	dd13      	ble.n	801033e <__hexnan+0x7a>
 8010316:	454c      	cmp	r4, r9
 8010318:	d206      	bcs.n	8010328 <__hexnan+0x64>
 801031a:	2d07      	cmp	r5, #7
 801031c:	dc04      	bgt.n	8010328 <__hexnan+0x64>
 801031e:	462a      	mov	r2, r5
 8010320:	4649      	mov	r1, r9
 8010322:	4620      	mov	r0, r4
 8010324:	f7ff ffa8 	bl	8010278 <L_shift>
 8010328:	4544      	cmp	r4, r8
 801032a:	d950      	bls.n	80103ce <__hexnan+0x10a>
 801032c:	2300      	movs	r3, #0
 801032e:	f1a4 0904 	sub.w	r9, r4, #4
 8010332:	f844 3c04 	str.w	r3, [r4, #-4]
 8010336:	f8cd b008 	str.w	fp, [sp, #8]
 801033a:	464c      	mov	r4, r9
 801033c:	461d      	mov	r5, r3
 801033e:	9a03      	ldr	r2, [sp, #12]
 8010340:	e7d7      	b.n	80102f2 <__hexnan+0x2e>
 8010342:	2929      	cmp	r1, #41	; 0x29
 8010344:	d156      	bne.n	80103f4 <__hexnan+0x130>
 8010346:	3202      	adds	r2, #2
 8010348:	f8ca 2000 	str.w	r2, [sl]
 801034c:	f1bb 0f00 	cmp.w	fp, #0
 8010350:	d050      	beq.n	80103f4 <__hexnan+0x130>
 8010352:	454c      	cmp	r4, r9
 8010354:	d206      	bcs.n	8010364 <__hexnan+0xa0>
 8010356:	2d07      	cmp	r5, #7
 8010358:	dc04      	bgt.n	8010364 <__hexnan+0xa0>
 801035a:	462a      	mov	r2, r5
 801035c:	4649      	mov	r1, r9
 801035e:	4620      	mov	r0, r4
 8010360:	f7ff ff8a 	bl	8010278 <L_shift>
 8010364:	4544      	cmp	r4, r8
 8010366:	d934      	bls.n	80103d2 <__hexnan+0x10e>
 8010368:	f1a8 0204 	sub.w	r2, r8, #4
 801036c:	4623      	mov	r3, r4
 801036e:	f853 1b04 	ldr.w	r1, [r3], #4
 8010372:	f842 1f04 	str.w	r1, [r2, #4]!
 8010376:	429f      	cmp	r7, r3
 8010378:	d2f9      	bcs.n	801036e <__hexnan+0xaa>
 801037a:	1b3b      	subs	r3, r7, r4
 801037c:	f023 0303 	bic.w	r3, r3, #3
 8010380:	3304      	adds	r3, #4
 8010382:	3401      	adds	r4, #1
 8010384:	3e03      	subs	r6, #3
 8010386:	42b4      	cmp	r4, r6
 8010388:	bf88      	it	hi
 801038a:	2304      	movhi	r3, #4
 801038c:	4443      	add	r3, r8
 801038e:	2200      	movs	r2, #0
 8010390:	f843 2b04 	str.w	r2, [r3], #4
 8010394:	429f      	cmp	r7, r3
 8010396:	d2fb      	bcs.n	8010390 <__hexnan+0xcc>
 8010398:	683b      	ldr	r3, [r7, #0]
 801039a:	b91b      	cbnz	r3, 80103a4 <__hexnan+0xe0>
 801039c:	4547      	cmp	r7, r8
 801039e:	d127      	bne.n	80103f0 <__hexnan+0x12c>
 80103a0:	2301      	movs	r3, #1
 80103a2:	603b      	str	r3, [r7, #0]
 80103a4:	2005      	movs	r0, #5
 80103a6:	e026      	b.n	80103f6 <__hexnan+0x132>
 80103a8:	3501      	adds	r5, #1
 80103aa:	2d08      	cmp	r5, #8
 80103ac:	f10b 0b01 	add.w	fp, fp, #1
 80103b0:	dd06      	ble.n	80103c0 <__hexnan+0xfc>
 80103b2:	4544      	cmp	r4, r8
 80103b4:	d9c3      	bls.n	801033e <__hexnan+0x7a>
 80103b6:	2300      	movs	r3, #0
 80103b8:	f844 3c04 	str.w	r3, [r4, #-4]
 80103bc:	2501      	movs	r5, #1
 80103be:	3c04      	subs	r4, #4
 80103c0:	6822      	ldr	r2, [r4, #0]
 80103c2:	f000 000f 	and.w	r0, r0, #15
 80103c6:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80103ca:	6022      	str	r2, [r4, #0]
 80103cc:	e7b7      	b.n	801033e <__hexnan+0x7a>
 80103ce:	2508      	movs	r5, #8
 80103d0:	e7b5      	b.n	801033e <__hexnan+0x7a>
 80103d2:	9b01      	ldr	r3, [sp, #4]
 80103d4:	2b00      	cmp	r3, #0
 80103d6:	d0df      	beq.n	8010398 <__hexnan+0xd4>
 80103d8:	f04f 32ff 	mov.w	r2, #4294967295
 80103dc:	f1c3 0320 	rsb	r3, r3, #32
 80103e0:	fa22 f303 	lsr.w	r3, r2, r3
 80103e4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80103e8:	401a      	ands	r2, r3
 80103ea:	f846 2c04 	str.w	r2, [r6, #-4]
 80103ee:	e7d3      	b.n	8010398 <__hexnan+0xd4>
 80103f0:	3f04      	subs	r7, #4
 80103f2:	e7d1      	b.n	8010398 <__hexnan+0xd4>
 80103f4:	2004      	movs	r0, #4
 80103f6:	b007      	add	sp, #28
 80103f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080103fc <_localeconv_r>:
 80103fc:	4800      	ldr	r0, [pc, #0]	; (8010400 <_localeconv_r+0x4>)
 80103fe:	4770      	bx	lr
 8010400:	20000228 	.word	0x20000228

08010404 <_lseek_r>:
 8010404:	b538      	push	{r3, r4, r5, lr}
 8010406:	4d07      	ldr	r5, [pc, #28]	; (8010424 <_lseek_r+0x20>)
 8010408:	4604      	mov	r4, r0
 801040a:	4608      	mov	r0, r1
 801040c:	4611      	mov	r1, r2
 801040e:	2200      	movs	r2, #0
 8010410:	602a      	str	r2, [r5, #0]
 8010412:	461a      	mov	r2, r3
 8010414:	f7f4 fdd2 	bl	8004fbc <_lseek>
 8010418:	1c43      	adds	r3, r0, #1
 801041a:	d102      	bne.n	8010422 <_lseek_r+0x1e>
 801041c:	682b      	ldr	r3, [r5, #0]
 801041e:	b103      	cbz	r3, 8010422 <_lseek_r+0x1e>
 8010420:	6023      	str	r3, [r4, #0]
 8010422:	bd38      	pop	{r3, r4, r5, pc}
 8010424:	200050c4 	.word	0x200050c4

08010428 <malloc>:
 8010428:	4b02      	ldr	r3, [pc, #8]	; (8010434 <malloc+0xc>)
 801042a:	4601      	mov	r1, r0
 801042c:	6818      	ldr	r0, [r3, #0]
 801042e:	f000 bd59 	b.w	8010ee4 <_malloc_r>
 8010432:	bf00      	nop
 8010434:	200000d0 	.word	0x200000d0

08010438 <__ascii_mbtowc>:
 8010438:	b082      	sub	sp, #8
 801043a:	b901      	cbnz	r1, 801043e <__ascii_mbtowc+0x6>
 801043c:	a901      	add	r1, sp, #4
 801043e:	b142      	cbz	r2, 8010452 <__ascii_mbtowc+0x1a>
 8010440:	b14b      	cbz	r3, 8010456 <__ascii_mbtowc+0x1e>
 8010442:	7813      	ldrb	r3, [r2, #0]
 8010444:	600b      	str	r3, [r1, #0]
 8010446:	7812      	ldrb	r2, [r2, #0]
 8010448:	1e10      	subs	r0, r2, #0
 801044a:	bf18      	it	ne
 801044c:	2001      	movne	r0, #1
 801044e:	b002      	add	sp, #8
 8010450:	4770      	bx	lr
 8010452:	4610      	mov	r0, r2
 8010454:	e7fb      	b.n	801044e <__ascii_mbtowc+0x16>
 8010456:	f06f 0001 	mvn.w	r0, #1
 801045a:	e7f8      	b.n	801044e <__ascii_mbtowc+0x16>

0801045c <_Balloc>:
 801045c:	b570      	push	{r4, r5, r6, lr}
 801045e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8010460:	4604      	mov	r4, r0
 8010462:	460d      	mov	r5, r1
 8010464:	b976      	cbnz	r6, 8010484 <_Balloc+0x28>
 8010466:	2010      	movs	r0, #16
 8010468:	f7ff ffde 	bl	8010428 <malloc>
 801046c:	4602      	mov	r2, r0
 801046e:	6260      	str	r0, [r4, #36]	; 0x24
 8010470:	b920      	cbnz	r0, 801047c <_Balloc+0x20>
 8010472:	4b18      	ldr	r3, [pc, #96]	; (80104d4 <_Balloc+0x78>)
 8010474:	4818      	ldr	r0, [pc, #96]	; (80104d8 <_Balloc+0x7c>)
 8010476:	2166      	movs	r1, #102	; 0x66
 8010478:	f001 fb46 	bl	8011b08 <__assert_func>
 801047c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010480:	6006      	str	r6, [r0, #0]
 8010482:	60c6      	str	r6, [r0, #12]
 8010484:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8010486:	68f3      	ldr	r3, [r6, #12]
 8010488:	b183      	cbz	r3, 80104ac <_Balloc+0x50>
 801048a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801048c:	68db      	ldr	r3, [r3, #12]
 801048e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8010492:	b9b8      	cbnz	r0, 80104c4 <_Balloc+0x68>
 8010494:	2101      	movs	r1, #1
 8010496:	fa01 f605 	lsl.w	r6, r1, r5
 801049a:	1d72      	adds	r2, r6, #5
 801049c:	0092      	lsls	r2, r2, #2
 801049e:	4620      	mov	r0, r4
 80104a0:	f000 fc9d 	bl	8010dde <_calloc_r>
 80104a4:	b160      	cbz	r0, 80104c0 <_Balloc+0x64>
 80104a6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80104aa:	e00e      	b.n	80104ca <_Balloc+0x6e>
 80104ac:	2221      	movs	r2, #33	; 0x21
 80104ae:	2104      	movs	r1, #4
 80104b0:	4620      	mov	r0, r4
 80104b2:	f000 fc94 	bl	8010dde <_calloc_r>
 80104b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80104b8:	60f0      	str	r0, [r6, #12]
 80104ba:	68db      	ldr	r3, [r3, #12]
 80104bc:	2b00      	cmp	r3, #0
 80104be:	d1e4      	bne.n	801048a <_Balloc+0x2e>
 80104c0:	2000      	movs	r0, #0
 80104c2:	bd70      	pop	{r4, r5, r6, pc}
 80104c4:	6802      	ldr	r2, [r0, #0]
 80104c6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80104ca:	2300      	movs	r3, #0
 80104cc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80104d0:	e7f7      	b.n	80104c2 <_Balloc+0x66>
 80104d2:	bf00      	nop
 80104d4:	08013246 	.word	0x08013246
 80104d8:	08013344 	.word	0x08013344

080104dc <_Bfree>:
 80104dc:	b570      	push	{r4, r5, r6, lr}
 80104de:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80104e0:	4605      	mov	r5, r0
 80104e2:	460c      	mov	r4, r1
 80104e4:	b976      	cbnz	r6, 8010504 <_Bfree+0x28>
 80104e6:	2010      	movs	r0, #16
 80104e8:	f7ff ff9e 	bl	8010428 <malloc>
 80104ec:	4602      	mov	r2, r0
 80104ee:	6268      	str	r0, [r5, #36]	; 0x24
 80104f0:	b920      	cbnz	r0, 80104fc <_Bfree+0x20>
 80104f2:	4b09      	ldr	r3, [pc, #36]	; (8010518 <_Bfree+0x3c>)
 80104f4:	4809      	ldr	r0, [pc, #36]	; (801051c <_Bfree+0x40>)
 80104f6:	218a      	movs	r1, #138	; 0x8a
 80104f8:	f001 fb06 	bl	8011b08 <__assert_func>
 80104fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010500:	6006      	str	r6, [r0, #0]
 8010502:	60c6      	str	r6, [r0, #12]
 8010504:	b13c      	cbz	r4, 8010516 <_Bfree+0x3a>
 8010506:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8010508:	6862      	ldr	r2, [r4, #4]
 801050a:	68db      	ldr	r3, [r3, #12]
 801050c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010510:	6021      	str	r1, [r4, #0]
 8010512:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8010516:	bd70      	pop	{r4, r5, r6, pc}
 8010518:	08013246 	.word	0x08013246
 801051c:	08013344 	.word	0x08013344

08010520 <__multadd>:
 8010520:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010524:	690d      	ldr	r5, [r1, #16]
 8010526:	4607      	mov	r7, r0
 8010528:	460c      	mov	r4, r1
 801052a:	461e      	mov	r6, r3
 801052c:	f101 0c14 	add.w	ip, r1, #20
 8010530:	2000      	movs	r0, #0
 8010532:	f8dc 3000 	ldr.w	r3, [ip]
 8010536:	b299      	uxth	r1, r3
 8010538:	fb02 6101 	mla	r1, r2, r1, r6
 801053c:	0c1e      	lsrs	r6, r3, #16
 801053e:	0c0b      	lsrs	r3, r1, #16
 8010540:	fb02 3306 	mla	r3, r2, r6, r3
 8010544:	b289      	uxth	r1, r1
 8010546:	3001      	adds	r0, #1
 8010548:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801054c:	4285      	cmp	r5, r0
 801054e:	f84c 1b04 	str.w	r1, [ip], #4
 8010552:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8010556:	dcec      	bgt.n	8010532 <__multadd+0x12>
 8010558:	b30e      	cbz	r6, 801059e <__multadd+0x7e>
 801055a:	68a3      	ldr	r3, [r4, #8]
 801055c:	42ab      	cmp	r3, r5
 801055e:	dc19      	bgt.n	8010594 <__multadd+0x74>
 8010560:	6861      	ldr	r1, [r4, #4]
 8010562:	4638      	mov	r0, r7
 8010564:	3101      	adds	r1, #1
 8010566:	f7ff ff79 	bl	801045c <_Balloc>
 801056a:	4680      	mov	r8, r0
 801056c:	b928      	cbnz	r0, 801057a <__multadd+0x5a>
 801056e:	4602      	mov	r2, r0
 8010570:	4b0c      	ldr	r3, [pc, #48]	; (80105a4 <__multadd+0x84>)
 8010572:	480d      	ldr	r0, [pc, #52]	; (80105a8 <__multadd+0x88>)
 8010574:	21b5      	movs	r1, #181	; 0xb5
 8010576:	f001 fac7 	bl	8011b08 <__assert_func>
 801057a:	6922      	ldr	r2, [r4, #16]
 801057c:	3202      	adds	r2, #2
 801057e:	f104 010c 	add.w	r1, r4, #12
 8010582:	0092      	lsls	r2, r2, #2
 8010584:	300c      	adds	r0, #12
 8010586:	f7fc ff43 	bl	800d410 <memcpy>
 801058a:	4621      	mov	r1, r4
 801058c:	4638      	mov	r0, r7
 801058e:	f7ff ffa5 	bl	80104dc <_Bfree>
 8010592:	4644      	mov	r4, r8
 8010594:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010598:	3501      	adds	r5, #1
 801059a:	615e      	str	r6, [r3, #20]
 801059c:	6125      	str	r5, [r4, #16]
 801059e:	4620      	mov	r0, r4
 80105a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80105a4:	080132b8 	.word	0x080132b8
 80105a8:	08013344 	.word	0x08013344

080105ac <__s2b>:
 80105ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80105b0:	460c      	mov	r4, r1
 80105b2:	4615      	mov	r5, r2
 80105b4:	461f      	mov	r7, r3
 80105b6:	2209      	movs	r2, #9
 80105b8:	3308      	adds	r3, #8
 80105ba:	4606      	mov	r6, r0
 80105bc:	fb93 f3f2 	sdiv	r3, r3, r2
 80105c0:	2100      	movs	r1, #0
 80105c2:	2201      	movs	r2, #1
 80105c4:	429a      	cmp	r2, r3
 80105c6:	db09      	blt.n	80105dc <__s2b+0x30>
 80105c8:	4630      	mov	r0, r6
 80105ca:	f7ff ff47 	bl	801045c <_Balloc>
 80105ce:	b940      	cbnz	r0, 80105e2 <__s2b+0x36>
 80105d0:	4602      	mov	r2, r0
 80105d2:	4b19      	ldr	r3, [pc, #100]	; (8010638 <__s2b+0x8c>)
 80105d4:	4819      	ldr	r0, [pc, #100]	; (801063c <__s2b+0x90>)
 80105d6:	21ce      	movs	r1, #206	; 0xce
 80105d8:	f001 fa96 	bl	8011b08 <__assert_func>
 80105dc:	0052      	lsls	r2, r2, #1
 80105de:	3101      	adds	r1, #1
 80105e0:	e7f0      	b.n	80105c4 <__s2b+0x18>
 80105e2:	9b08      	ldr	r3, [sp, #32]
 80105e4:	6143      	str	r3, [r0, #20]
 80105e6:	2d09      	cmp	r5, #9
 80105e8:	f04f 0301 	mov.w	r3, #1
 80105ec:	6103      	str	r3, [r0, #16]
 80105ee:	dd16      	ble.n	801061e <__s2b+0x72>
 80105f0:	f104 0909 	add.w	r9, r4, #9
 80105f4:	46c8      	mov	r8, r9
 80105f6:	442c      	add	r4, r5
 80105f8:	f818 3b01 	ldrb.w	r3, [r8], #1
 80105fc:	4601      	mov	r1, r0
 80105fe:	3b30      	subs	r3, #48	; 0x30
 8010600:	220a      	movs	r2, #10
 8010602:	4630      	mov	r0, r6
 8010604:	f7ff ff8c 	bl	8010520 <__multadd>
 8010608:	45a0      	cmp	r8, r4
 801060a:	d1f5      	bne.n	80105f8 <__s2b+0x4c>
 801060c:	f1a5 0408 	sub.w	r4, r5, #8
 8010610:	444c      	add	r4, r9
 8010612:	1b2d      	subs	r5, r5, r4
 8010614:	1963      	adds	r3, r4, r5
 8010616:	42bb      	cmp	r3, r7
 8010618:	db04      	blt.n	8010624 <__s2b+0x78>
 801061a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801061e:	340a      	adds	r4, #10
 8010620:	2509      	movs	r5, #9
 8010622:	e7f6      	b.n	8010612 <__s2b+0x66>
 8010624:	f814 3b01 	ldrb.w	r3, [r4], #1
 8010628:	4601      	mov	r1, r0
 801062a:	3b30      	subs	r3, #48	; 0x30
 801062c:	220a      	movs	r2, #10
 801062e:	4630      	mov	r0, r6
 8010630:	f7ff ff76 	bl	8010520 <__multadd>
 8010634:	e7ee      	b.n	8010614 <__s2b+0x68>
 8010636:	bf00      	nop
 8010638:	080132b8 	.word	0x080132b8
 801063c:	08013344 	.word	0x08013344

08010640 <__hi0bits>:
 8010640:	0c03      	lsrs	r3, r0, #16
 8010642:	041b      	lsls	r3, r3, #16
 8010644:	b9d3      	cbnz	r3, 801067c <__hi0bits+0x3c>
 8010646:	0400      	lsls	r0, r0, #16
 8010648:	2310      	movs	r3, #16
 801064a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801064e:	bf04      	itt	eq
 8010650:	0200      	lsleq	r0, r0, #8
 8010652:	3308      	addeq	r3, #8
 8010654:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8010658:	bf04      	itt	eq
 801065a:	0100      	lsleq	r0, r0, #4
 801065c:	3304      	addeq	r3, #4
 801065e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8010662:	bf04      	itt	eq
 8010664:	0080      	lsleq	r0, r0, #2
 8010666:	3302      	addeq	r3, #2
 8010668:	2800      	cmp	r0, #0
 801066a:	db05      	blt.n	8010678 <__hi0bits+0x38>
 801066c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8010670:	f103 0301 	add.w	r3, r3, #1
 8010674:	bf08      	it	eq
 8010676:	2320      	moveq	r3, #32
 8010678:	4618      	mov	r0, r3
 801067a:	4770      	bx	lr
 801067c:	2300      	movs	r3, #0
 801067e:	e7e4      	b.n	801064a <__hi0bits+0xa>

08010680 <__lo0bits>:
 8010680:	6803      	ldr	r3, [r0, #0]
 8010682:	f013 0207 	ands.w	r2, r3, #7
 8010686:	4601      	mov	r1, r0
 8010688:	d00b      	beq.n	80106a2 <__lo0bits+0x22>
 801068a:	07da      	lsls	r2, r3, #31
 801068c:	d423      	bmi.n	80106d6 <__lo0bits+0x56>
 801068e:	0798      	lsls	r0, r3, #30
 8010690:	bf49      	itett	mi
 8010692:	085b      	lsrmi	r3, r3, #1
 8010694:	089b      	lsrpl	r3, r3, #2
 8010696:	2001      	movmi	r0, #1
 8010698:	600b      	strmi	r3, [r1, #0]
 801069a:	bf5c      	itt	pl
 801069c:	600b      	strpl	r3, [r1, #0]
 801069e:	2002      	movpl	r0, #2
 80106a0:	4770      	bx	lr
 80106a2:	b298      	uxth	r0, r3
 80106a4:	b9a8      	cbnz	r0, 80106d2 <__lo0bits+0x52>
 80106a6:	0c1b      	lsrs	r3, r3, #16
 80106a8:	2010      	movs	r0, #16
 80106aa:	b2da      	uxtb	r2, r3
 80106ac:	b90a      	cbnz	r2, 80106b2 <__lo0bits+0x32>
 80106ae:	3008      	adds	r0, #8
 80106b0:	0a1b      	lsrs	r3, r3, #8
 80106b2:	071a      	lsls	r2, r3, #28
 80106b4:	bf04      	itt	eq
 80106b6:	091b      	lsreq	r3, r3, #4
 80106b8:	3004      	addeq	r0, #4
 80106ba:	079a      	lsls	r2, r3, #30
 80106bc:	bf04      	itt	eq
 80106be:	089b      	lsreq	r3, r3, #2
 80106c0:	3002      	addeq	r0, #2
 80106c2:	07da      	lsls	r2, r3, #31
 80106c4:	d403      	bmi.n	80106ce <__lo0bits+0x4e>
 80106c6:	085b      	lsrs	r3, r3, #1
 80106c8:	f100 0001 	add.w	r0, r0, #1
 80106cc:	d005      	beq.n	80106da <__lo0bits+0x5a>
 80106ce:	600b      	str	r3, [r1, #0]
 80106d0:	4770      	bx	lr
 80106d2:	4610      	mov	r0, r2
 80106d4:	e7e9      	b.n	80106aa <__lo0bits+0x2a>
 80106d6:	2000      	movs	r0, #0
 80106d8:	4770      	bx	lr
 80106da:	2020      	movs	r0, #32
 80106dc:	4770      	bx	lr
	...

080106e0 <__i2b>:
 80106e0:	b510      	push	{r4, lr}
 80106e2:	460c      	mov	r4, r1
 80106e4:	2101      	movs	r1, #1
 80106e6:	f7ff feb9 	bl	801045c <_Balloc>
 80106ea:	4602      	mov	r2, r0
 80106ec:	b928      	cbnz	r0, 80106fa <__i2b+0x1a>
 80106ee:	4b05      	ldr	r3, [pc, #20]	; (8010704 <__i2b+0x24>)
 80106f0:	4805      	ldr	r0, [pc, #20]	; (8010708 <__i2b+0x28>)
 80106f2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80106f6:	f001 fa07 	bl	8011b08 <__assert_func>
 80106fa:	2301      	movs	r3, #1
 80106fc:	6144      	str	r4, [r0, #20]
 80106fe:	6103      	str	r3, [r0, #16]
 8010700:	bd10      	pop	{r4, pc}
 8010702:	bf00      	nop
 8010704:	080132b8 	.word	0x080132b8
 8010708:	08013344 	.word	0x08013344

0801070c <__multiply>:
 801070c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010710:	4691      	mov	r9, r2
 8010712:	690a      	ldr	r2, [r1, #16]
 8010714:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8010718:	429a      	cmp	r2, r3
 801071a:	bfb8      	it	lt
 801071c:	460b      	movlt	r3, r1
 801071e:	460c      	mov	r4, r1
 8010720:	bfbc      	itt	lt
 8010722:	464c      	movlt	r4, r9
 8010724:	4699      	movlt	r9, r3
 8010726:	6927      	ldr	r7, [r4, #16]
 8010728:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801072c:	68a3      	ldr	r3, [r4, #8]
 801072e:	6861      	ldr	r1, [r4, #4]
 8010730:	eb07 060a 	add.w	r6, r7, sl
 8010734:	42b3      	cmp	r3, r6
 8010736:	b085      	sub	sp, #20
 8010738:	bfb8      	it	lt
 801073a:	3101      	addlt	r1, #1
 801073c:	f7ff fe8e 	bl	801045c <_Balloc>
 8010740:	b930      	cbnz	r0, 8010750 <__multiply+0x44>
 8010742:	4602      	mov	r2, r0
 8010744:	4b44      	ldr	r3, [pc, #272]	; (8010858 <__multiply+0x14c>)
 8010746:	4845      	ldr	r0, [pc, #276]	; (801085c <__multiply+0x150>)
 8010748:	f240 115d 	movw	r1, #349	; 0x15d
 801074c:	f001 f9dc 	bl	8011b08 <__assert_func>
 8010750:	f100 0514 	add.w	r5, r0, #20
 8010754:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8010758:	462b      	mov	r3, r5
 801075a:	2200      	movs	r2, #0
 801075c:	4543      	cmp	r3, r8
 801075e:	d321      	bcc.n	80107a4 <__multiply+0x98>
 8010760:	f104 0314 	add.w	r3, r4, #20
 8010764:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8010768:	f109 0314 	add.w	r3, r9, #20
 801076c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8010770:	9202      	str	r2, [sp, #8]
 8010772:	1b3a      	subs	r2, r7, r4
 8010774:	3a15      	subs	r2, #21
 8010776:	f022 0203 	bic.w	r2, r2, #3
 801077a:	3204      	adds	r2, #4
 801077c:	f104 0115 	add.w	r1, r4, #21
 8010780:	428f      	cmp	r7, r1
 8010782:	bf38      	it	cc
 8010784:	2204      	movcc	r2, #4
 8010786:	9201      	str	r2, [sp, #4]
 8010788:	9a02      	ldr	r2, [sp, #8]
 801078a:	9303      	str	r3, [sp, #12]
 801078c:	429a      	cmp	r2, r3
 801078e:	d80c      	bhi.n	80107aa <__multiply+0x9e>
 8010790:	2e00      	cmp	r6, #0
 8010792:	dd03      	ble.n	801079c <__multiply+0x90>
 8010794:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8010798:	2b00      	cmp	r3, #0
 801079a:	d05a      	beq.n	8010852 <__multiply+0x146>
 801079c:	6106      	str	r6, [r0, #16]
 801079e:	b005      	add	sp, #20
 80107a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80107a4:	f843 2b04 	str.w	r2, [r3], #4
 80107a8:	e7d8      	b.n	801075c <__multiply+0x50>
 80107aa:	f8b3 a000 	ldrh.w	sl, [r3]
 80107ae:	f1ba 0f00 	cmp.w	sl, #0
 80107b2:	d024      	beq.n	80107fe <__multiply+0xf2>
 80107b4:	f104 0e14 	add.w	lr, r4, #20
 80107b8:	46a9      	mov	r9, r5
 80107ba:	f04f 0c00 	mov.w	ip, #0
 80107be:	f85e 2b04 	ldr.w	r2, [lr], #4
 80107c2:	f8d9 1000 	ldr.w	r1, [r9]
 80107c6:	fa1f fb82 	uxth.w	fp, r2
 80107ca:	b289      	uxth	r1, r1
 80107cc:	fb0a 110b 	mla	r1, sl, fp, r1
 80107d0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80107d4:	f8d9 2000 	ldr.w	r2, [r9]
 80107d8:	4461      	add	r1, ip
 80107da:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80107de:	fb0a c20b 	mla	r2, sl, fp, ip
 80107e2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80107e6:	b289      	uxth	r1, r1
 80107e8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80107ec:	4577      	cmp	r7, lr
 80107ee:	f849 1b04 	str.w	r1, [r9], #4
 80107f2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80107f6:	d8e2      	bhi.n	80107be <__multiply+0xb2>
 80107f8:	9a01      	ldr	r2, [sp, #4]
 80107fa:	f845 c002 	str.w	ip, [r5, r2]
 80107fe:	9a03      	ldr	r2, [sp, #12]
 8010800:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8010804:	3304      	adds	r3, #4
 8010806:	f1b9 0f00 	cmp.w	r9, #0
 801080a:	d020      	beq.n	801084e <__multiply+0x142>
 801080c:	6829      	ldr	r1, [r5, #0]
 801080e:	f104 0c14 	add.w	ip, r4, #20
 8010812:	46ae      	mov	lr, r5
 8010814:	f04f 0a00 	mov.w	sl, #0
 8010818:	f8bc b000 	ldrh.w	fp, [ip]
 801081c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8010820:	fb09 220b 	mla	r2, r9, fp, r2
 8010824:	4492      	add	sl, r2
 8010826:	b289      	uxth	r1, r1
 8010828:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 801082c:	f84e 1b04 	str.w	r1, [lr], #4
 8010830:	f85c 2b04 	ldr.w	r2, [ip], #4
 8010834:	f8be 1000 	ldrh.w	r1, [lr]
 8010838:	0c12      	lsrs	r2, r2, #16
 801083a:	fb09 1102 	mla	r1, r9, r2, r1
 801083e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8010842:	4567      	cmp	r7, ip
 8010844:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8010848:	d8e6      	bhi.n	8010818 <__multiply+0x10c>
 801084a:	9a01      	ldr	r2, [sp, #4]
 801084c:	50a9      	str	r1, [r5, r2]
 801084e:	3504      	adds	r5, #4
 8010850:	e79a      	b.n	8010788 <__multiply+0x7c>
 8010852:	3e01      	subs	r6, #1
 8010854:	e79c      	b.n	8010790 <__multiply+0x84>
 8010856:	bf00      	nop
 8010858:	080132b8 	.word	0x080132b8
 801085c:	08013344 	.word	0x08013344

08010860 <__pow5mult>:
 8010860:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010864:	4615      	mov	r5, r2
 8010866:	f012 0203 	ands.w	r2, r2, #3
 801086a:	4606      	mov	r6, r0
 801086c:	460f      	mov	r7, r1
 801086e:	d007      	beq.n	8010880 <__pow5mult+0x20>
 8010870:	4c25      	ldr	r4, [pc, #148]	; (8010908 <__pow5mult+0xa8>)
 8010872:	3a01      	subs	r2, #1
 8010874:	2300      	movs	r3, #0
 8010876:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801087a:	f7ff fe51 	bl	8010520 <__multadd>
 801087e:	4607      	mov	r7, r0
 8010880:	10ad      	asrs	r5, r5, #2
 8010882:	d03d      	beq.n	8010900 <__pow5mult+0xa0>
 8010884:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8010886:	b97c      	cbnz	r4, 80108a8 <__pow5mult+0x48>
 8010888:	2010      	movs	r0, #16
 801088a:	f7ff fdcd 	bl	8010428 <malloc>
 801088e:	4602      	mov	r2, r0
 8010890:	6270      	str	r0, [r6, #36]	; 0x24
 8010892:	b928      	cbnz	r0, 80108a0 <__pow5mult+0x40>
 8010894:	4b1d      	ldr	r3, [pc, #116]	; (801090c <__pow5mult+0xac>)
 8010896:	481e      	ldr	r0, [pc, #120]	; (8010910 <__pow5mult+0xb0>)
 8010898:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 801089c:	f001 f934 	bl	8011b08 <__assert_func>
 80108a0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80108a4:	6004      	str	r4, [r0, #0]
 80108a6:	60c4      	str	r4, [r0, #12]
 80108a8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80108ac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80108b0:	b94c      	cbnz	r4, 80108c6 <__pow5mult+0x66>
 80108b2:	f240 2171 	movw	r1, #625	; 0x271
 80108b6:	4630      	mov	r0, r6
 80108b8:	f7ff ff12 	bl	80106e0 <__i2b>
 80108bc:	2300      	movs	r3, #0
 80108be:	f8c8 0008 	str.w	r0, [r8, #8]
 80108c2:	4604      	mov	r4, r0
 80108c4:	6003      	str	r3, [r0, #0]
 80108c6:	f04f 0900 	mov.w	r9, #0
 80108ca:	07eb      	lsls	r3, r5, #31
 80108cc:	d50a      	bpl.n	80108e4 <__pow5mult+0x84>
 80108ce:	4639      	mov	r1, r7
 80108d0:	4622      	mov	r2, r4
 80108d2:	4630      	mov	r0, r6
 80108d4:	f7ff ff1a 	bl	801070c <__multiply>
 80108d8:	4639      	mov	r1, r7
 80108da:	4680      	mov	r8, r0
 80108dc:	4630      	mov	r0, r6
 80108de:	f7ff fdfd 	bl	80104dc <_Bfree>
 80108e2:	4647      	mov	r7, r8
 80108e4:	106d      	asrs	r5, r5, #1
 80108e6:	d00b      	beq.n	8010900 <__pow5mult+0xa0>
 80108e8:	6820      	ldr	r0, [r4, #0]
 80108ea:	b938      	cbnz	r0, 80108fc <__pow5mult+0x9c>
 80108ec:	4622      	mov	r2, r4
 80108ee:	4621      	mov	r1, r4
 80108f0:	4630      	mov	r0, r6
 80108f2:	f7ff ff0b 	bl	801070c <__multiply>
 80108f6:	6020      	str	r0, [r4, #0]
 80108f8:	f8c0 9000 	str.w	r9, [r0]
 80108fc:	4604      	mov	r4, r0
 80108fe:	e7e4      	b.n	80108ca <__pow5mult+0x6a>
 8010900:	4638      	mov	r0, r7
 8010902:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010906:	bf00      	nop
 8010908:	08013490 	.word	0x08013490
 801090c:	08013246 	.word	0x08013246
 8010910:	08013344 	.word	0x08013344

08010914 <__lshift>:
 8010914:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010918:	460c      	mov	r4, r1
 801091a:	6849      	ldr	r1, [r1, #4]
 801091c:	6923      	ldr	r3, [r4, #16]
 801091e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8010922:	68a3      	ldr	r3, [r4, #8]
 8010924:	4607      	mov	r7, r0
 8010926:	4691      	mov	r9, r2
 8010928:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801092c:	f108 0601 	add.w	r6, r8, #1
 8010930:	42b3      	cmp	r3, r6
 8010932:	db0b      	blt.n	801094c <__lshift+0x38>
 8010934:	4638      	mov	r0, r7
 8010936:	f7ff fd91 	bl	801045c <_Balloc>
 801093a:	4605      	mov	r5, r0
 801093c:	b948      	cbnz	r0, 8010952 <__lshift+0x3e>
 801093e:	4602      	mov	r2, r0
 8010940:	4b2a      	ldr	r3, [pc, #168]	; (80109ec <__lshift+0xd8>)
 8010942:	482b      	ldr	r0, [pc, #172]	; (80109f0 <__lshift+0xdc>)
 8010944:	f240 11d9 	movw	r1, #473	; 0x1d9
 8010948:	f001 f8de 	bl	8011b08 <__assert_func>
 801094c:	3101      	adds	r1, #1
 801094e:	005b      	lsls	r3, r3, #1
 8010950:	e7ee      	b.n	8010930 <__lshift+0x1c>
 8010952:	2300      	movs	r3, #0
 8010954:	f100 0114 	add.w	r1, r0, #20
 8010958:	f100 0210 	add.w	r2, r0, #16
 801095c:	4618      	mov	r0, r3
 801095e:	4553      	cmp	r3, sl
 8010960:	db37      	blt.n	80109d2 <__lshift+0xbe>
 8010962:	6920      	ldr	r0, [r4, #16]
 8010964:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010968:	f104 0314 	add.w	r3, r4, #20
 801096c:	f019 091f 	ands.w	r9, r9, #31
 8010970:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010974:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8010978:	d02f      	beq.n	80109da <__lshift+0xc6>
 801097a:	f1c9 0e20 	rsb	lr, r9, #32
 801097e:	468a      	mov	sl, r1
 8010980:	f04f 0c00 	mov.w	ip, #0
 8010984:	681a      	ldr	r2, [r3, #0]
 8010986:	fa02 f209 	lsl.w	r2, r2, r9
 801098a:	ea42 020c 	orr.w	r2, r2, ip
 801098e:	f84a 2b04 	str.w	r2, [sl], #4
 8010992:	f853 2b04 	ldr.w	r2, [r3], #4
 8010996:	4298      	cmp	r0, r3
 8010998:	fa22 fc0e 	lsr.w	ip, r2, lr
 801099c:	d8f2      	bhi.n	8010984 <__lshift+0x70>
 801099e:	1b03      	subs	r3, r0, r4
 80109a0:	3b15      	subs	r3, #21
 80109a2:	f023 0303 	bic.w	r3, r3, #3
 80109a6:	3304      	adds	r3, #4
 80109a8:	f104 0215 	add.w	r2, r4, #21
 80109ac:	4290      	cmp	r0, r2
 80109ae:	bf38      	it	cc
 80109b0:	2304      	movcc	r3, #4
 80109b2:	f841 c003 	str.w	ip, [r1, r3]
 80109b6:	f1bc 0f00 	cmp.w	ip, #0
 80109ba:	d001      	beq.n	80109c0 <__lshift+0xac>
 80109bc:	f108 0602 	add.w	r6, r8, #2
 80109c0:	3e01      	subs	r6, #1
 80109c2:	4638      	mov	r0, r7
 80109c4:	612e      	str	r6, [r5, #16]
 80109c6:	4621      	mov	r1, r4
 80109c8:	f7ff fd88 	bl	80104dc <_Bfree>
 80109cc:	4628      	mov	r0, r5
 80109ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80109d2:	f842 0f04 	str.w	r0, [r2, #4]!
 80109d6:	3301      	adds	r3, #1
 80109d8:	e7c1      	b.n	801095e <__lshift+0x4a>
 80109da:	3904      	subs	r1, #4
 80109dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80109e0:	f841 2f04 	str.w	r2, [r1, #4]!
 80109e4:	4298      	cmp	r0, r3
 80109e6:	d8f9      	bhi.n	80109dc <__lshift+0xc8>
 80109e8:	e7ea      	b.n	80109c0 <__lshift+0xac>
 80109ea:	bf00      	nop
 80109ec:	080132b8 	.word	0x080132b8
 80109f0:	08013344 	.word	0x08013344

080109f4 <__mcmp>:
 80109f4:	b530      	push	{r4, r5, lr}
 80109f6:	6902      	ldr	r2, [r0, #16]
 80109f8:	690c      	ldr	r4, [r1, #16]
 80109fa:	1b12      	subs	r2, r2, r4
 80109fc:	d10e      	bne.n	8010a1c <__mcmp+0x28>
 80109fe:	f100 0314 	add.w	r3, r0, #20
 8010a02:	3114      	adds	r1, #20
 8010a04:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8010a08:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8010a0c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8010a10:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8010a14:	42a5      	cmp	r5, r4
 8010a16:	d003      	beq.n	8010a20 <__mcmp+0x2c>
 8010a18:	d305      	bcc.n	8010a26 <__mcmp+0x32>
 8010a1a:	2201      	movs	r2, #1
 8010a1c:	4610      	mov	r0, r2
 8010a1e:	bd30      	pop	{r4, r5, pc}
 8010a20:	4283      	cmp	r3, r0
 8010a22:	d3f3      	bcc.n	8010a0c <__mcmp+0x18>
 8010a24:	e7fa      	b.n	8010a1c <__mcmp+0x28>
 8010a26:	f04f 32ff 	mov.w	r2, #4294967295
 8010a2a:	e7f7      	b.n	8010a1c <__mcmp+0x28>

08010a2c <__mdiff>:
 8010a2c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a30:	460c      	mov	r4, r1
 8010a32:	4606      	mov	r6, r0
 8010a34:	4611      	mov	r1, r2
 8010a36:	4620      	mov	r0, r4
 8010a38:	4690      	mov	r8, r2
 8010a3a:	f7ff ffdb 	bl	80109f4 <__mcmp>
 8010a3e:	1e05      	subs	r5, r0, #0
 8010a40:	d110      	bne.n	8010a64 <__mdiff+0x38>
 8010a42:	4629      	mov	r1, r5
 8010a44:	4630      	mov	r0, r6
 8010a46:	f7ff fd09 	bl	801045c <_Balloc>
 8010a4a:	b930      	cbnz	r0, 8010a5a <__mdiff+0x2e>
 8010a4c:	4b3a      	ldr	r3, [pc, #232]	; (8010b38 <__mdiff+0x10c>)
 8010a4e:	4602      	mov	r2, r0
 8010a50:	f240 2132 	movw	r1, #562	; 0x232
 8010a54:	4839      	ldr	r0, [pc, #228]	; (8010b3c <__mdiff+0x110>)
 8010a56:	f001 f857 	bl	8011b08 <__assert_func>
 8010a5a:	2301      	movs	r3, #1
 8010a5c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8010a60:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010a64:	bfa4      	itt	ge
 8010a66:	4643      	movge	r3, r8
 8010a68:	46a0      	movge	r8, r4
 8010a6a:	4630      	mov	r0, r6
 8010a6c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8010a70:	bfa6      	itte	ge
 8010a72:	461c      	movge	r4, r3
 8010a74:	2500      	movge	r5, #0
 8010a76:	2501      	movlt	r5, #1
 8010a78:	f7ff fcf0 	bl	801045c <_Balloc>
 8010a7c:	b920      	cbnz	r0, 8010a88 <__mdiff+0x5c>
 8010a7e:	4b2e      	ldr	r3, [pc, #184]	; (8010b38 <__mdiff+0x10c>)
 8010a80:	4602      	mov	r2, r0
 8010a82:	f44f 7110 	mov.w	r1, #576	; 0x240
 8010a86:	e7e5      	b.n	8010a54 <__mdiff+0x28>
 8010a88:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8010a8c:	6926      	ldr	r6, [r4, #16]
 8010a8e:	60c5      	str	r5, [r0, #12]
 8010a90:	f104 0914 	add.w	r9, r4, #20
 8010a94:	f108 0514 	add.w	r5, r8, #20
 8010a98:	f100 0e14 	add.w	lr, r0, #20
 8010a9c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8010aa0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8010aa4:	f108 0210 	add.w	r2, r8, #16
 8010aa8:	46f2      	mov	sl, lr
 8010aaa:	2100      	movs	r1, #0
 8010aac:	f859 3b04 	ldr.w	r3, [r9], #4
 8010ab0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8010ab4:	fa1f f883 	uxth.w	r8, r3
 8010ab8:	fa11 f18b 	uxtah	r1, r1, fp
 8010abc:	0c1b      	lsrs	r3, r3, #16
 8010abe:	eba1 0808 	sub.w	r8, r1, r8
 8010ac2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8010ac6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8010aca:	fa1f f888 	uxth.w	r8, r8
 8010ace:	1419      	asrs	r1, r3, #16
 8010ad0:	454e      	cmp	r6, r9
 8010ad2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8010ad6:	f84a 3b04 	str.w	r3, [sl], #4
 8010ada:	d8e7      	bhi.n	8010aac <__mdiff+0x80>
 8010adc:	1b33      	subs	r3, r6, r4
 8010ade:	3b15      	subs	r3, #21
 8010ae0:	f023 0303 	bic.w	r3, r3, #3
 8010ae4:	3304      	adds	r3, #4
 8010ae6:	3415      	adds	r4, #21
 8010ae8:	42a6      	cmp	r6, r4
 8010aea:	bf38      	it	cc
 8010aec:	2304      	movcc	r3, #4
 8010aee:	441d      	add	r5, r3
 8010af0:	4473      	add	r3, lr
 8010af2:	469e      	mov	lr, r3
 8010af4:	462e      	mov	r6, r5
 8010af6:	4566      	cmp	r6, ip
 8010af8:	d30e      	bcc.n	8010b18 <__mdiff+0xec>
 8010afa:	f10c 0203 	add.w	r2, ip, #3
 8010afe:	1b52      	subs	r2, r2, r5
 8010b00:	f022 0203 	bic.w	r2, r2, #3
 8010b04:	3d03      	subs	r5, #3
 8010b06:	45ac      	cmp	ip, r5
 8010b08:	bf38      	it	cc
 8010b0a:	2200      	movcc	r2, #0
 8010b0c:	441a      	add	r2, r3
 8010b0e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8010b12:	b17b      	cbz	r3, 8010b34 <__mdiff+0x108>
 8010b14:	6107      	str	r7, [r0, #16]
 8010b16:	e7a3      	b.n	8010a60 <__mdiff+0x34>
 8010b18:	f856 8b04 	ldr.w	r8, [r6], #4
 8010b1c:	fa11 f288 	uxtah	r2, r1, r8
 8010b20:	1414      	asrs	r4, r2, #16
 8010b22:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8010b26:	b292      	uxth	r2, r2
 8010b28:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8010b2c:	f84e 2b04 	str.w	r2, [lr], #4
 8010b30:	1421      	asrs	r1, r4, #16
 8010b32:	e7e0      	b.n	8010af6 <__mdiff+0xca>
 8010b34:	3f01      	subs	r7, #1
 8010b36:	e7ea      	b.n	8010b0e <__mdiff+0xe2>
 8010b38:	080132b8 	.word	0x080132b8
 8010b3c:	08013344 	.word	0x08013344

08010b40 <__ulp>:
 8010b40:	b082      	sub	sp, #8
 8010b42:	ed8d 0b00 	vstr	d0, [sp]
 8010b46:	9b01      	ldr	r3, [sp, #4]
 8010b48:	4912      	ldr	r1, [pc, #72]	; (8010b94 <__ulp+0x54>)
 8010b4a:	4019      	ands	r1, r3
 8010b4c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8010b50:	2900      	cmp	r1, #0
 8010b52:	dd05      	ble.n	8010b60 <__ulp+0x20>
 8010b54:	2200      	movs	r2, #0
 8010b56:	460b      	mov	r3, r1
 8010b58:	ec43 2b10 	vmov	d0, r2, r3
 8010b5c:	b002      	add	sp, #8
 8010b5e:	4770      	bx	lr
 8010b60:	4249      	negs	r1, r1
 8010b62:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8010b66:	ea4f 5021 	mov.w	r0, r1, asr #20
 8010b6a:	f04f 0200 	mov.w	r2, #0
 8010b6e:	f04f 0300 	mov.w	r3, #0
 8010b72:	da04      	bge.n	8010b7e <__ulp+0x3e>
 8010b74:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8010b78:	fa41 f300 	asr.w	r3, r1, r0
 8010b7c:	e7ec      	b.n	8010b58 <__ulp+0x18>
 8010b7e:	f1a0 0114 	sub.w	r1, r0, #20
 8010b82:	291e      	cmp	r1, #30
 8010b84:	bfda      	itte	le
 8010b86:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8010b8a:	fa20 f101 	lsrle.w	r1, r0, r1
 8010b8e:	2101      	movgt	r1, #1
 8010b90:	460a      	mov	r2, r1
 8010b92:	e7e1      	b.n	8010b58 <__ulp+0x18>
 8010b94:	7ff00000 	.word	0x7ff00000

08010b98 <__b2d>:
 8010b98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010b9a:	6905      	ldr	r5, [r0, #16]
 8010b9c:	f100 0714 	add.w	r7, r0, #20
 8010ba0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8010ba4:	1f2e      	subs	r6, r5, #4
 8010ba6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8010baa:	4620      	mov	r0, r4
 8010bac:	f7ff fd48 	bl	8010640 <__hi0bits>
 8010bb0:	f1c0 0320 	rsb	r3, r0, #32
 8010bb4:	280a      	cmp	r0, #10
 8010bb6:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8010c34 <__b2d+0x9c>
 8010bba:	600b      	str	r3, [r1, #0]
 8010bbc:	dc14      	bgt.n	8010be8 <__b2d+0x50>
 8010bbe:	f1c0 0e0b 	rsb	lr, r0, #11
 8010bc2:	fa24 f10e 	lsr.w	r1, r4, lr
 8010bc6:	42b7      	cmp	r7, r6
 8010bc8:	ea41 030c 	orr.w	r3, r1, ip
 8010bcc:	bf34      	ite	cc
 8010bce:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8010bd2:	2100      	movcs	r1, #0
 8010bd4:	3015      	adds	r0, #21
 8010bd6:	fa04 f000 	lsl.w	r0, r4, r0
 8010bda:	fa21 f10e 	lsr.w	r1, r1, lr
 8010bde:	ea40 0201 	orr.w	r2, r0, r1
 8010be2:	ec43 2b10 	vmov	d0, r2, r3
 8010be6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010be8:	42b7      	cmp	r7, r6
 8010bea:	bf3a      	itte	cc
 8010bec:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8010bf0:	f1a5 0608 	subcc.w	r6, r5, #8
 8010bf4:	2100      	movcs	r1, #0
 8010bf6:	380b      	subs	r0, #11
 8010bf8:	d017      	beq.n	8010c2a <__b2d+0x92>
 8010bfa:	f1c0 0c20 	rsb	ip, r0, #32
 8010bfe:	fa04 f500 	lsl.w	r5, r4, r0
 8010c02:	42be      	cmp	r6, r7
 8010c04:	fa21 f40c 	lsr.w	r4, r1, ip
 8010c08:	ea45 0504 	orr.w	r5, r5, r4
 8010c0c:	bf8c      	ite	hi
 8010c0e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8010c12:	2400      	movls	r4, #0
 8010c14:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8010c18:	fa01 f000 	lsl.w	r0, r1, r0
 8010c1c:	fa24 f40c 	lsr.w	r4, r4, ip
 8010c20:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8010c24:	ea40 0204 	orr.w	r2, r0, r4
 8010c28:	e7db      	b.n	8010be2 <__b2d+0x4a>
 8010c2a:	ea44 030c 	orr.w	r3, r4, ip
 8010c2e:	460a      	mov	r2, r1
 8010c30:	e7d7      	b.n	8010be2 <__b2d+0x4a>
 8010c32:	bf00      	nop
 8010c34:	3ff00000 	.word	0x3ff00000

08010c38 <__d2b>:
 8010c38:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010c3c:	4689      	mov	r9, r1
 8010c3e:	2101      	movs	r1, #1
 8010c40:	ec57 6b10 	vmov	r6, r7, d0
 8010c44:	4690      	mov	r8, r2
 8010c46:	f7ff fc09 	bl	801045c <_Balloc>
 8010c4a:	4604      	mov	r4, r0
 8010c4c:	b930      	cbnz	r0, 8010c5c <__d2b+0x24>
 8010c4e:	4602      	mov	r2, r0
 8010c50:	4b25      	ldr	r3, [pc, #148]	; (8010ce8 <__d2b+0xb0>)
 8010c52:	4826      	ldr	r0, [pc, #152]	; (8010cec <__d2b+0xb4>)
 8010c54:	f240 310a 	movw	r1, #778	; 0x30a
 8010c58:	f000 ff56 	bl	8011b08 <__assert_func>
 8010c5c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8010c60:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8010c64:	bb35      	cbnz	r5, 8010cb4 <__d2b+0x7c>
 8010c66:	2e00      	cmp	r6, #0
 8010c68:	9301      	str	r3, [sp, #4]
 8010c6a:	d028      	beq.n	8010cbe <__d2b+0x86>
 8010c6c:	4668      	mov	r0, sp
 8010c6e:	9600      	str	r6, [sp, #0]
 8010c70:	f7ff fd06 	bl	8010680 <__lo0bits>
 8010c74:	9900      	ldr	r1, [sp, #0]
 8010c76:	b300      	cbz	r0, 8010cba <__d2b+0x82>
 8010c78:	9a01      	ldr	r2, [sp, #4]
 8010c7a:	f1c0 0320 	rsb	r3, r0, #32
 8010c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8010c82:	430b      	orrs	r3, r1
 8010c84:	40c2      	lsrs	r2, r0
 8010c86:	6163      	str	r3, [r4, #20]
 8010c88:	9201      	str	r2, [sp, #4]
 8010c8a:	9b01      	ldr	r3, [sp, #4]
 8010c8c:	61a3      	str	r3, [r4, #24]
 8010c8e:	2b00      	cmp	r3, #0
 8010c90:	bf14      	ite	ne
 8010c92:	2202      	movne	r2, #2
 8010c94:	2201      	moveq	r2, #1
 8010c96:	6122      	str	r2, [r4, #16]
 8010c98:	b1d5      	cbz	r5, 8010cd0 <__d2b+0x98>
 8010c9a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8010c9e:	4405      	add	r5, r0
 8010ca0:	f8c9 5000 	str.w	r5, [r9]
 8010ca4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8010ca8:	f8c8 0000 	str.w	r0, [r8]
 8010cac:	4620      	mov	r0, r4
 8010cae:	b003      	add	sp, #12
 8010cb0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010cb4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8010cb8:	e7d5      	b.n	8010c66 <__d2b+0x2e>
 8010cba:	6161      	str	r1, [r4, #20]
 8010cbc:	e7e5      	b.n	8010c8a <__d2b+0x52>
 8010cbe:	a801      	add	r0, sp, #4
 8010cc0:	f7ff fcde 	bl	8010680 <__lo0bits>
 8010cc4:	9b01      	ldr	r3, [sp, #4]
 8010cc6:	6163      	str	r3, [r4, #20]
 8010cc8:	2201      	movs	r2, #1
 8010cca:	6122      	str	r2, [r4, #16]
 8010ccc:	3020      	adds	r0, #32
 8010cce:	e7e3      	b.n	8010c98 <__d2b+0x60>
 8010cd0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8010cd4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8010cd8:	f8c9 0000 	str.w	r0, [r9]
 8010cdc:	6918      	ldr	r0, [r3, #16]
 8010cde:	f7ff fcaf 	bl	8010640 <__hi0bits>
 8010ce2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8010ce6:	e7df      	b.n	8010ca8 <__d2b+0x70>
 8010ce8:	080132b8 	.word	0x080132b8
 8010cec:	08013344 	.word	0x08013344

08010cf0 <__ratio>:
 8010cf0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010cf4:	4688      	mov	r8, r1
 8010cf6:	4669      	mov	r1, sp
 8010cf8:	4681      	mov	r9, r0
 8010cfa:	f7ff ff4d 	bl	8010b98 <__b2d>
 8010cfe:	a901      	add	r1, sp, #4
 8010d00:	4640      	mov	r0, r8
 8010d02:	ec55 4b10 	vmov	r4, r5, d0
 8010d06:	f7ff ff47 	bl	8010b98 <__b2d>
 8010d0a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8010d0e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8010d12:	eba3 0c02 	sub.w	ip, r3, r2
 8010d16:	e9dd 3200 	ldrd	r3, r2, [sp]
 8010d1a:	1a9b      	subs	r3, r3, r2
 8010d1c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8010d20:	ec51 0b10 	vmov	r0, r1, d0
 8010d24:	2b00      	cmp	r3, #0
 8010d26:	bfd6      	itet	le
 8010d28:	460a      	movle	r2, r1
 8010d2a:	462a      	movgt	r2, r5
 8010d2c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8010d30:	468b      	mov	fp, r1
 8010d32:	462f      	mov	r7, r5
 8010d34:	bfd4      	ite	le
 8010d36:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8010d3a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8010d3e:	4620      	mov	r0, r4
 8010d40:	ee10 2a10 	vmov	r2, s0
 8010d44:	465b      	mov	r3, fp
 8010d46:	4639      	mov	r1, r7
 8010d48:	f7ef fd98 	bl	800087c <__aeabi_ddiv>
 8010d4c:	ec41 0b10 	vmov	d0, r0, r1
 8010d50:	b003      	add	sp, #12
 8010d52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08010d56 <__copybits>:
 8010d56:	3901      	subs	r1, #1
 8010d58:	b570      	push	{r4, r5, r6, lr}
 8010d5a:	1149      	asrs	r1, r1, #5
 8010d5c:	6914      	ldr	r4, [r2, #16]
 8010d5e:	3101      	adds	r1, #1
 8010d60:	f102 0314 	add.w	r3, r2, #20
 8010d64:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8010d68:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8010d6c:	1f05      	subs	r5, r0, #4
 8010d6e:	42a3      	cmp	r3, r4
 8010d70:	d30c      	bcc.n	8010d8c <__copybits+0x36>
 8010d72:	1aa3      	subs	r3, r4, r2
 8010d74:	3b11      	subs	r3, #17
 8010d76:	f023 0303 	bic.w	r3, r3, #3
 8010d7a:	3211      	adds	r2, #17
 8010d7c:	42a2      	cmp	r2, r4
 8010d7e:	bf88      	it	hi
 8010d80:	2300      	movhi	r3, #0
 8010d82:	4418      	add	r0, r3
 8010d84:	2300      	movs	r3, #0
 8010d86:	4288      	cmp	r0, r1
 8010d88:	d305      	bcc.n	8010d96 <__copybits+0x40>
 8010d8a:	bd70      	pop	{r4, r5, r6, pc}
 8010d8c:	f853 6b04 	ldr.w	r6, [r3], #4
 8010d90:	f845 6f04 	str.w	r6, [r5, #4]!
 8010d94:	e7eb      	b.n	8010d6e <__copybits+0x18>
 8010d96:	f840 3b04 	str.w	r3, [r0], #4
 8010d9a:	e7f4      	b.n	8010d86 <__copybits+0x30>

08010d9c <__any_on>:
 8010d9c:	f100 0214 	add.w	r2, r0, #20
 8010da0:	6900      	ldr	r0, [r0, #16]
 8010da2:	114b      	asrs	r3, r1, #5
 8010da4:	4298      	cmp	r0, r3
 8010da6:	b510      	push	{r4, lr}
 8010da8:	db11      	blt.n	8010dce <__any_on+0x32>
 8010daa:	dd0a      	ble.n	8010dc2 <__any_on+0x26>
 8010dac:	f011 011f 	ands.w	r1, r1, #31
 8010db0:	d007      	beq.n	8010dc2 <__any_on+0x26>
 8010db2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8010db6:	fa24 f001 	lsr.w	r0, r4, r1
 8010dba:	fa00 f101 	lsl.w	r1, r0, r1
 8010dbe:	428c      	cmp	r4, r1
 8010dc0:	d10b      	bne.n	8010dda <__any_on+0x3e>
 8010dc2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8010dc6:	4293      	cmp	r3, r2
 8010dc8:	d803      	bhi.n	8010dd2 <__any_on+0x36>
 8010dca:	2000      	movs	r0, #0
 8010dcc:	bd10      	pop	{r4, pc}
 8010dce:	4603      	mov	r3, r0
 8010dd0:	e7f7      	b.n	8010dc2 <__any_on+0x26>
 8010dd2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8010dd6:	2900      	cmp	r1, #0
 8010dd8:	d0f5      	beq.n	8010dc6 <__any_on+0x2a>
 8010dda:	2001      	movs	r0, #1
 8010ddc:	e7f6      	b.n	8010dcc <__any_on+0x30>

08010dde <_calloc_r>:
 8010dde:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8010de0:	fba1 2402 	umull	r2, r4, r1, r2
 8010de4:	b94c      	cbnz	r4, 8010dfa <_calloc_r+0x1c>
 8010de6:	4611      	mov	r1, r2
 8010de8:	9201      	str	r2, [sp, #4]
 8010dea:	f000 f87b 	bl	8010ee4 <_malloc_r>
 8010dee:	9a01      	ldr	r2, [sp, #4]
 8010df0:	4605      	mov	r5, r0
 8010df2:	b930      	cbnz	r0, 8010e02 <_calloc_r+0x24>
 8010df4:	4628      	mov	r0, r5
 8010df6:	b003      	add	sp, #12
 8010df8:	bd30      	pop	{r4, r5, pc}
 8010dfa:	220c      	movs	r2, #12
 8010dfc:	6002      	str	r2, [r0, #0]
 8010dfe:	2500      	movs	r5, #0
 8010e00:	e7f8      	b.n	8010df4 <_calloc_r+0x16>
 8010e02:	4621      	mov	r1, r4
 8010e04:	f7fc fb12 	bl	800d42c <memset>
 8010e08:	e7f4      	b.n	8010df4 <_calloc_r+0x16>
	...

08010e0c <_free_r>:
 8010e0c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8010e0e:	2900      	cmp	r1, #0
 8010e10:	d044      	beq.n	8010e9c <_free_r+0x90>
 8010e12:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010e16:	9001      	str	r0, [sp, #4]
 8010e18:	2b00      	cmp	r3, #0
 8010e1a:	f1a1 0404 	sub.w	r4, r1, #4
 8010e1e:	bfb8      	it	lt
 8010e20:	18e4      	addlt	r4, r4, r3
 8010e22:	f001 f875 	bl	8011f10 <__malloc_lock>
 8010e26:	4a1e      	ldr	r2, [pc, #120]	; (8010ea0 <_free_r+0x94>)
 8010e28:	9801      	ldr	r0, [sp, #4]
 8010e2a:	6813      	ldr	r3, [r2, #0]
 8010e2c:	b933      	cbnz	r3, 8010e3c <_free_r+0x30>
 8010e2e:	6063      	str	r3, [r4, #4]
 8010e30:	6014      	str	r4, [r2, #0]
 8010e32:	b003      	add	sp, #12
 8010e34:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010e38:	f001 b870 	b.w	8011f1c <__malloc_unlock>
 8010e3c:	42a3      	cmp	r3, r4
 8010e3e:	d908      	bls.n	8010e52 <_free_r+0x46>
 8010e40:	6825      	ldr	r5, [r4, #0]
 8010e42:	1961      	adds	r1, r4, r5
 8010e44:	428b      	cmp	r3, r1
 8010e46:	bf01      	itttt	eq
 8010e48:	6819      	ldreq	r1, [r3, #0]
 8010e4a:	685b      	ldreq	r3, [r3, #4]
 8010e4c:	1949      	addeq	r1, r1, r5
 8010e4e:	6021      	streq	r1, [r4, #0]
 8010e50:	e7ed      	b.n	8010e2e <_free_r+0x22>
 8010e52:	461a      	mov	r2, r3
 8010e54:	685b      	ldr	r3, [r3, #4]
 8010e56:	b10b      	cbz	r3, 8010e5c <_free_r+0x50>
 8010e58:	42a3      	cmp	r3, r4
 8010e5a:	d9fa      	bls.n	8010e52 <_free_r+0x46>
 8010e5c:	6811      	ldr	r1, [r2, #0]
 8010e5e:	1855      	adds	r5, r2, r1
 8010e60:	42a5      	cmp	r5, r4
 8010e62:	d10b      	bne.n	8010e7c <_free_r+0x70>
 8010e64:	6824      	ldr	r4, [r4, #0]
 8010e66:	4421      	add	r1, r4
 8010e68:	1854      	adds	r4, r2, r1
 8010e6a:	42a3      	cmp	r3, r4
 8010e6c:	6011      	str	r1, [r2, #0]
 8010e6e:	d1e0      	bne.n	8010e32 <_free_r+0x26>
 8010e70:	681c      	ldr	r4, [r3, #0]
 8010e72:	685b      	ldr	r3, [r3, #4]
 8010e74:	6053      	str	r3, [r2, #4]
 8010e76:	4421      	add	r1, r4
 8010e78:	6011      	str	r1, [r2, #0]
 8010e7a:	e7da      	b.n	8010e32 <_free_r+0x26>
 8010e7c:	d902      	bls.n	8010e84 <_free_r+0x78>
 8010e7e:	230c      	movs	r3, #12
 8010e80:	6003      	str	r3, [r0, #0]
 8010e82:	e7d6      	b.n	8010e32 <_free_r+0x26>
 8010e84:	6825      	ldr	r5, [r4, #0]
 8010e86:	1961      	adds	r1, r4, r5
 8010e88:	428b      	cmp	r3, r1
 8010e8a:	bf04      	itt	eq
 8010e8c:	6819      	ldreq	r1, [r3, #0]
 8010e8e:	685b      	ldreq	r3, [r3, #4]
 8010e90:	6063      	str	r3, [r4, #4]
 8010e92:	bf04      	itt	eq
 8010e94:	1949      	addeq	r1, r1, r5
 8010e96:	6021      	streq	r1, [r4, #0]
 8010e98:	6054      	str	r4, [r2, #4]
 8010e9a:	e7ca      	b.n	8010e32 <_free_r+0x26>
 8010e9c:	b003      	add	sp, #12
 8010e9e:	bd30      	pop	{r4, r5, pc}
 8010ea0:	200050bc 	.word	0x200050bc

08010ea4 <sbrk_aligned>:
 8010ea4:	b570      	push	{r4, r5, r6, lr}
 8010ea6:	4e0e      	ldr	r6, [pc, #56]	; (8010ee0 <sbrk_aligned+0x3c>)
 8010ea8:	460c      	mov	r4, r1
 8010eaa:	6831      	ldr	r1, [r6, #0]
 8010eac:	4605      	mov	r5, r0
 8010eae:	b911      	cbnz	r1, 8010eb6 <sbrk_aligned+0x12>
 8010eb0:	f000 fd26 	bl	8011900 <_sbrk_r>
 8010eb4:	6030      	str	r0, [r6, #0]
 8010eb6:	4621      	mov	r1, r4
 8010eb8:	4628      	mov	r0, r5
 8010eba:	f000 fd21 	bl	8011900 <_sbrk_r>
 8010ebe:	1c43      	adds	r3, r0, #1
 8010ec0:	d00a      	beq.n	8010ed8 <sbrk_aligned+0x34>
 8010ec2:	1cc4      	adds	r4, r0, #3
 8010ec4:	f024 0403 	bic.w	r4, r4, #3
 8010ec8:	42a0      	cmp	r0, r4
 8010eca:	d007      	beq.n	8010edc <sbrk_aligned+0x38>
 8010ecc:	1a21      	subs	r1, r4, r0
 8010ece:	4628      	mov	r0, r5
 8010ed0:	f000 fd16 	bl	8011900 <_sbrk_r>
 8010ed4:	3001      	adds	r0, #1
 8010ed6:	d101      	bne.n	8010edc <sbrk_aligned+0x38>
 8010ed8:	f04f 34ff 	mov.w	r4, #4294967295
 8010edc:	4620      	mov	r0, r4
 8010ede:	bd70      	pop	{r4, r5, r6, pc}
 8010ee0:	200050c0 	.word	0x200050c0

08010ee4 <_malloc_r>:
 8010ee4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010ee8:	1ccd      	adds	r5, r1, #3
 8010eea:	f025 0503 	bic.w	r5, r5, #3
 8010eee:	3508      	adds	r5, #8
 8010ef0:	2d0c      	cmp	r5, #12
 8010ef2:	bf38      	it	cc
 8010ef4:	250c      	movcc	r5, #12
 8010ef6:	2d00      	cmp	r5, #0
 8010ef8:	4607      	mov	r7, r0
 8010efa:	db01      	blt.n	8010f00 <_malloc_r+0x1c>
 8010efc:	42a9      	cmp	r1, r5
 8010efe:	d905      	bls.n	8010f0c <_malloc_r+0x28>
 8010f00:	230c      	movs	r3, #12
 8010f02:	603b      	str	r3, [r7, #0]
 8010f04:	2600      	movs	r6, #0
 8010f06:	4630      	mov	r0, r6
 8010f08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010f0c:	4e2e      	ldr	r6, [pc, #184]	; (8010fc8 <_malloc_r+0xe4>)
 8010f0e:	f000 ffff 	bl	8011f10 <__malloc_lock>
 8010f12:	6833      	ldr	r3, [r6, #0]
 8010f14:	461c      	mov	r4, r3
 8010f16:	bb34      	cbnz	r4, 8010f66 <_malloc_r+0x82>
 8010f18:	4629      	mov	r1, r5
 8010f1a:	4638      	mov	r0, r7
 8010f1c:	f7ff ffc2 	bl	8010ea4 <sbrk_aligned>
 8010f20:	1c43      	adds	r3, r0, #1
 8010f22:	4604      	mov	r4, r0
 8010f24:	d14d      	bne.n	8010fc2 <_malloc_r+0xde>
 8010f26:	6834      	ldr	r4, [r6, #0]
 8010f28:	4626      	mov	r6, r4
 8010f2a:	2e00      	cmp	r6, #0
 8010f2c:	d140      	bne.n	8010fb0 <_malloc_r+0xcc>
 8010f2e:	6823      	ldr	r3, [r4, #0]
 8010f30:	4631      	mov	r1, r6
 8010f32:	4638      	mov	r0, r7
 8010f34:	eb04 0803 	add.w	r8, r4, r3
 8010f38:	f000 fce2 	bl	8011900 <_sbrk_r>
 8010f3c:	4580      	cmp	r8, r0
 8010f3e:	d13a      	bne.n	8010fb6 <_malloc_r+0xd2>
 8010f40:	6821      	ldr	r1, [r4, #0]
 8010f42:	3503      	adds	r5, #3
 8010f44:	1a6d      	subs	r5, r5, r1
 8010f46:	f025 0503 	bic.w	r5, r5, #3
 8010f4a:	3508      	adds	r5, #8
 8010f4c:	2d0c      	cmp	r5, #12
 8010f4e:	bf38      	it	cc
 8010f50:	250c      	movcc	r5, #12
 8010f52:	4629      	mov	r1, r5
 8010f54:	4638      	mov	r0, r7
 8010f56:	f7ff ffa5 	bl	8010ea4 <sbrk_aligned>
 8010f5a:	3001      	adds	r0, #1
 8010f5c:	d02b      	beq.n	8010fb6 <_malloc_r+0xd2>
 8010f5e:	6823      	ldr	r3, [r4, #0]
 8010f60:	442b      	add	r3, r5
 8010f62:	6023      	str	r3, [r4, #0]
 8010f64:	e00e      	b.n	8010f84 <_malloc_r+0xa0>
 8010f66:	6822      	ldr	r2, [r4, #0]
 8010f68:	1b52      	subs	r2, r2, r5
 8010f6a:	d41e      	bmi.n	8010faa <_malloc_r+0xc6>
 8010f6c:	2a0b      	cmp	r2, #11
 8010f6e:	d916      	bls.n	8010f9e <_malloc_r+0xba>
 8010f70:	1961      	adds	r1, r4, r5
 8010f72:	42a3      	cmp	r3, r4
 8010f74:	6025      	str	r5, [r4, #0]
 8010f76:	bf18      	it	ne
 8010f78:	6059      	strne	r1, [r3, #4]
 8010f7a:	6863      	ldr	r3, [r4, #4]
 8010f7c:	bf08      	it	eq
 8010f7e:	6031      	streq	r1, [r6, #0]
 8010f80:	5162      	str	r2, [r4, r5]
 8010f82:	604b      	str	r3, [r1, #4]
 8010f84:	4638      	mov	r0, r7
 8010f86:	f104 060b 	add.w	r6, r4, #11
 8010f8a:	f000 ffc7 	bl	8011f1c <__malloc_unlock>
 8010f8e:	f026 0607 	bic.w	r6, r6, #7
 8010f92:	1d23      	adds	r3, r4, #4
 8010f94:	1af2      	subs	r2, r6, r3
 8010f96:	d0b6      	beq.n	8010f06 <_malloc_r+0x22>
 8010f98:	1b9b      	subs	r3, r3, r6
 8010f9a:	50a3      	str	r3, [r4, r2]
 8010f9c:	e7b3      	b.n	8010f06 <_malloc_r+0x22>
 8010f9e:	6862      	ldr	r2, [r4, #4]
 8010fa0:	42a3      	cmp	r3, r4
 8010fa2:	bf0c      	ite	eq
 8010fa4:	6032      	streq	r2, [r6, #0]
 8010fa6:	605a      	strne	r2, [r3, #4]
 8010fa8:	e7ec      	b.n	8010f84 <_malloc_r+0xa0>
 8010faa:	4623      	mov	r3, r4
 8010fac:	6864      	ldr	r4, [r4, #4]
 8010fae:	e7b2      	b.n	8010f16 <_malloc_r+0x32>
 8010fb0:	4634      	mov	r4, r6
 8010fb2:	6876      	ldr	r6, [r6, #4]
 8010fb4:	e7b9      	b.n	8010f2a <_malloc_r+0x46>
 8010fb6:	230c      	movs	r3, #12
 8010fb8:	603b      	str	r3, [r7, #0]
 8010fba:	4638      	mov	r0, r7
 8010fbc:	f000 ffae 	bl	8011f1c <__malloc_unlock>
 8010fc0:	e7a1      	b.n	8010f06 <_malloc_r+0x22>
 8010fc2:	6025      	str	r5, [r4, #0]
 8010fc4:	e7de      	b.n	8010f84 <_malloc_r+0xa0>
 8010fc6:	bf00      	nop
 8010fc8:	200050bc 	.word	0x200050bc

08010fcc <__ssputs_r>:
 8010fcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010fd0:	688e      	ldr	r6, [r1, #8]
 8010fd2:	429e      	cmp	r6, r3
 8010fd4:	4682      	mov	sl, r0
 8010fd6:	460c      	mov	r4, r1
 8010fd8:	4690      	mov	r8, r2
 8010fda:	461f      	mov	r7, r3
 8010fdc:	d838      	bhi.n	8011050 <__ssputs_r+0x84>
 8010fde:	898a      	ldrh	r2, [r1, #12]
 8010fe0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8010fe4:	d032      	beq.n	801104c <__ssputs_r+0x80>
 8010fe6:	6825      	ldr	r5, [r4, #0]
 8010fe8:	6909      	ldr	r1, [r1, #16]
 8010fea:	eba5 0901 	sub.w	r9, r5, r1
 8010fee:	6965      	ldr	r5, [r4, #20]
 8010ff0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010ff4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010ff8:	3301      	adds	r3, #1
 8010ffa:	444b      	add	r3, r9
 8010ffc:	106d      	asrs	r5, r5, #1
 8010ffe:	429d      	cmp	r5, r3
 8011000:	bf38      	it	cc
 8011002:	461d      	movcc	r5, r3
 8011004:	0553      	lsls	r3, r2, #21
 8011006:	d531      	bpl.n	801106c <__ssputs_r+0xa0>
 8011008:	4629      	mov	r1, r5
 801100a:	f7ff ff6b 	bl	8010ee4 <_malloc_r>
 801100e:	4606      	mov	r6, r0
 8011010:	b950      	cbnz	r0, 8011028 <__ssputs_r+0x5c>
 8011012:	230c      	movs	r3, #12
 8011014:	f8ca 3000 	str.w	r3, [sl]
 8011018:	89a3      	ldrh	r3, [r4, #12]
 801101a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801101e:	81a3      	strh	r3, [r4, #12]
 8011020:	f04f 30ff 	mov.w	r0, #4294967295
 8011024:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011028:	6921      	ldr	r1, [r4, #16]
 801102a:	464a      	mov	r2, r9
 801102c:	f7fc f9f0 	bl	800d410 <memcpy>
 8011030:	89a3      	ldrh	r3, [r4, #12]
 8011032:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8011036:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801103a:	81a3      	strh	r3, [r4, #12]
 801103c:	6126      	str	r6, [r4, #16]
 801103e:	6165      	str	r5, [r4, #20]
 8011040:	444e      	add	r6, r9
 8011042:	eba5 0509 	sub.w	r5, r5, r9
 8011046:	6026      	str	r6, [r4, #0]
 8011048:	60a5      	str	r5, [r4, #8]
 801104a:	463e      	mov	r6, r7
 801104c:	42be      	cmp	r6, r7
 801104e:	d900      	bls.n	8011052 <__ssputs_r+0x86>
 8011050:	463e      	mov	r6, r7
 8011052:	6820      	ldr	r0, [r4, #0]
 8011054:	4632      	mov	r2, r6
 8011056:	4641      	mov	r1, r8
 8011058:	f000 ff40 	bl	8011edc <memmove>
 801105c:	68a3      	ldr	r3, [r4, #8]
 801105e:	1b9b      	subs	r3, r3, r6
 8011060:	60a3      	str	r3, [r4, #8]
 8011062:	6823      	ldr	r3, [r4, #0]
 8011064:	4433      	add	r3, r6
 8011066:	6023      	str	r3, [r4, #0]
 8011068:	2000      	movs	r0, #0
 801106a:	e7db      	b.n	8011024 <__ssputs_r+0x58>
 801106c:	462a      	mov	r2, r5
 801106e:	f000 ff5b 	bl	8011f28 <_realloc_r>
 8011072:	4606      	mov	r6, r0
 8011074:	2800      	cmp	r0, #0
 8011076:	d1e1      	bne.n	801103c <__ssputs_r+0x70>
 8011078:	6921      	ldr	r1, [r4, #16]
 801107a:	4650      	mov	r0, sl
 801107c:	f7ff fec6 	bl	8010e0c <_free_r>
 8011080:	e7c7      	b.n	8011012 <__ssputs_r+0x46>
	...

08011084 <_svfiprintf_r>:
 8011084:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011088:	4698      	mov	r8, r3
 801108a:	898b      	ldrh	r3, [r1, #12]
 801108c:	061b      	lsls	r3, r3, #24
 801108e:	b09d      	sub	sp, #116	; 0x74
 8011090:	4607      	mov	r7, r0
 8011092:	460d      	mov	r5, r1
 8011094:	4614      	mov	r4, r2
 8011096:	d50e      	bpl.n	80110b6 <_svfiprintf_r+0x32>
 8011098:	690b      	ldr	r3, [r1, #16]
 801109a:	b963      	cbnz	r3, 80110b6 <_svfiprintf_r+0x32>
 801109c:	2140      	movs	r1, #64	; 0x40
 801109e:	f7ff ff21 	bl	8010ee4 <_malloc_r>
 80110a2:	6028      	str	r0, [r5, #0]
 80110a4:	6128      	str	r0, [r5, #16]
 80110a6:	b920      	cbnz	r0, 80110b2 <_svfiprintf_r+0x2e>
 80110a8:	230c      	movs	r3, #12
 80110aa:	603b      	str	r3, [r7, #0]
 80110ac:	f04f 30ff 	mov.w	r0, #4294967295
 80110b0:	e0d1      	b.n	8011256 <_svfiprintf_r+0x1d2>
 80110b2:	2340      	movs	r3, #64	; 0x40
 80110b4:	616b      	str	r3, [r5, #20]
 80110b6:	2300      	movs	r3, #0
 80110b8:	9309      	str	r3, [sp, #36]	; 0x24
 80110ba:	2320      	movs	r3, #32
 80110bc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80110c0:	f8cd 800c 	str.w	r8, [sp, #12]
 80110c4:	2330      	movs	r3, #48	; 0x30
 80110c6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8011270 <_svfiprintf_r+0x1ec>
 80110ca:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80110ce:	f04f 0901 	mov.w	r9, #1
 80110d2:	4623      	mov	r3, r4
 80110d4:	469a      	mov	sl, r3
 80110d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80110da:	b10a      	cbz	r2, 80110e0 <_svfiprintf_r+0x5c>
 80110dc:	2a25      	cmp	r2, #37	; 0x25
 80110de:	d1f9      	bne.n	80110d4 <_svfiprintf_r+0x50>
 80110e0:	ebba 0b04 	subs.w	fp, sl, r4
 80110e4:	d00b      	beq.n	80110fe <_svfiprintf_r+0x7a>
 80110e6:	465b      	mov	r3, fp
 80110e8:	4622      	mov	r2, r4
 80110ea:	4629      	mov	r1, r5
 80110ec:	4638      	mov	r0, r7
 80110ee:	f7ff ff6d 	bl	8010fcc <__ssputs_r>
 80110f2:	3001      	adds	r0, #1
 80110f4:	f000 80aa 	beq.w	801124c <_svfiprintf_r+0x1c8>
 80110f8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80110fa:	445a      	add	r2, fp
 80110fc:	9209      	str	r2, [sp, #36]	; 0x24
 80110fe:	f89a 3000 	ldrb.w	r3, [sl]
 8011102:	2b00      	cmp	r3, #0
 8011104:	f000 80a2 	beq.w	801124c <_svfiprintf_r+0x1c8>
 8011108:	2300      	movs	r3, #0
 801110a:	f04f 32ff 	mov.w	r2, #4294967295
 801110e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011112:	f10a 0a01 	add.w	sl, sl, #1
 8011116:	9304      	str	r3, [sp, #16]
 8011118:	9307      	str	r3, [sp, #28]
 801111a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801111e:	931a      	str	r3, [sp, #104]	; 0x68
 8011120:	4654      	mov	r4, sl
 8011122:	2205      	movs	r2, #5
 8011124:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011128:	4851      	ldr	r0, [pc, #324]	; (8011270 <_svfiprintf_r+0x1ec>)
 801112a:	f7ef f871 	bl	8000210 <memchr>
 801112e:	9a04      	ldr	r2, [sp, #16]
 8011130:	b9d8      	cbnz	r0, 801116a <_svfiprintf_r+0xe6>
 8011132:	06d0      	lsls	r0, r2, #27
 8011134:	bf44      	itt	mi
 8011136:	2320      	movmi	r3, #32
 8011138:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801113c:	0711      	lsls	r1, r2, #28
 801113e:	bf44      	itt	mi
 8011140:	232b      	movmi	r3, #43	; 0x2b
 8011142:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011146:	f89a 3000 	ldrb.w	r3, [sl]
 801114a:	2b2a      	cmp	r3, #42	; 0x2a
 801114c:	d015      	beq.n	801117a <_svfiprintf_r+0xf6>
 801114e:	9a07      	ldr	r2, [sp, #28]
 8011150:	4654      	mov	r4, sl
 8011152:	2000      	movs	r0, #0
 8011154:	f04f 0c0a 	mov.w	ip, #10
 8011158:	4621      	mov	r1, r4
 801115a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801115e:	3b30      	subs	r3, #48	; 0x30
 8011160:	2b09      	cmp	r3, #9
 8011162:	d94e      	bls.n	8011202 <_svfiprintf_r+0x17e>
 8011164:	b1b0      	cbz	r0, 8011194 <_svfiprintf_r+0x110>
 8011166:	9207      	str	r2, [sp, #28]
 8011168:	e014      	b.n	8011194 <_svfiprintf_r+0x110>
 801116a:	eba0 0308 	sub.w	r3, r0, r8
 801116e:	fa09 f303 	lsl.w	r3, r9, r3
 8011172:	4313      	orrs	r3, r2
 8011174:	9304      	str	r3, [sp, #16]
 8011176:	46a2      	mov	sl, r4
 8011178:	e7d2      	b.n	8011120 <_svfiprintf_r+0x9c>
 801117a:	9b03      	ldr	r3, [sp, #12]
 801117c:	1d19      	adds	r1, r3, #4
 801117e:	681b      	ldr	r3, [r3, #0]
 8011180:	9103      	str	r1, [sp, #12]
 8011182:	2b00      	cmp	r3, #0
 8011184:	bfbb      	ittet	lt
 8011186:	425b      	neglt	r3, r3
 8011188:	f042 0202 	orrlt.w	r2, r2, #2
 801118c:	9307      	strge	r3, [sp, #28]
 801118e:	9307      	strlt	r3, [sp, #28]
 8011190:	bfb8      	it	lt
 8011192:	9204      	strlt	r2, [sp, #16]
 8011194:	7823      	ldrb	r3, [r4, #0]
 8011196:	2b2e      	cmp	r3, #46	; 0x2e
 8011198:	d10c      	bne.n	80111b4 <_svfiprintf_r+0x130>
 801119a:	7863      	ldrb	r3, [r4, #1]
 801119c:	2b2a      	cmp	r3, #42	; 0x2a
 801119e:	d135      	bne.n	801120c <_svfiprintf_r+0x188>
 80111a0:	9b03      	ldr	r3, [sp, #12]
 80111a2:	1d1a      	adds	r2, r3, #4
 80111a4:	681b      	ldr	r3, [r3, #0]
 80111a6:	9203      	str	r2, [sp, #12]
 80111a8:	2b00      	cmp	r3, #0
 80111aa:	bfb8      	it	lt
 80111ac:	f04f 33ff 	movlt.w	r3, #4294967295
 80111b0:	3402      	adds	r4, #2
 80111b2:	9305      	str	r3, [sp, #20]
 80111b4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8011280 <_svfiprintf_r+0x1fc>
 80111b8:	7821      	ldrb	r1, [r4, #0]
 80111ba:	2203      	movs	r2, #3
 80111bc:	4650      	mov	r0, sl
 80111be:	f7ef f827 	bl	8000210 <memchr>
 80111c2:	b140      	cbz	r0, 80111d6 <_svfiprintf_r+0x152>
 80111c4:	2340      	movs	r3, #64	; 0x40
 80111c6:	eba0 000a 	sub.w	r0, r0, sl
 80111ca:	fa03 f000 	lsl.w	r0, r3, r0
 80111ce:	9b04      	ldr	r3, [sp, #16]
 80111d0:	4303      	orrs	r3, r0
 80111d2:	3401      	adds	r4, #1
 80111d4:	9304      	str	r3, [sp, #16]
 80111d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80111da:	4826      	ldr	r0, [pc, #152]	; (8011274 <_svfiprintf_r+0x1f0>)
 80111dc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80111e0:	2206      	movs	r2, #6
 80111e2:	f7ef f815 	bl	8000210 <memchr>
 80111e6:	2800      	cmp	r0, #0
 80111e8:	d038      	beq.n	801125c <_svfiprintf_r+0x1d8>
 80111ea:	4b23      	ldr	r3, [pc, #140]	; (8011278 <_svfiprintf_r+0x1f4>)
 80111ec:	bb1b      	cbnz	r3, 8011236 <_svfiprintf_r+0x1b2>
 80111ee:	9b03      	ldr	r3, [sp, #12]
 80111f0:	3307      	adds	r3, #7
 80111f2:	f023 0307 	bic.w	r3, r3, #7
 80111f6:	3308      	adds	r3, #8
 80111f8:	9303      	str	r3, [sp, #12]
 80111fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80111fc:	4433      	add	r3, r6
 80111fe:	9309      	str	r3, [sp, #36]	; 0x24
 8011200:	e767      	b.n	80110d2 <_svfiprintf_r+0x4e>
 8011202:	fb0c 3202 	mla	r2, ip, r2, r3
 8011206:	460c      	mov	r4, r1
 8011208:	2001      	movs	r0, #1
 801120a:	e7a5      	b.n	8011158 <_svfiprintf_r+0xd4>
 801120c:	2300      	movs	r3, #0
 801120e:	3401      	adds	r4, #1
 8011210:	9305      	str	r3, [sp, #20]
 8011212:	4619      	mov	r1, r3
 8011214:	f04f 0c0a 	mov.w	ip, #10
 8011218:	4620      	mov	r0, r4
 801121a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801121e:	3a30      	subs	r2, #48	; 0x30
 8011220:	2a09      	cmp	r2, #9
 8011222:	d903      	bls.n	801122c <_svfiprintf_r+0x1a8>
 8011224:	2b00      	cmp	r3, #0
 8011226:	d0c5      	beq.n	80111b4 <_svfiprintf_r+0x130>
 8011228:	9105      	str	r1, [sp, #20]
 801122a:	e7c3      	b.n	80111b4 <_svfiprintf_r+0x130>
 801122c:	fb0c 2101 	mla	r1, ip, r1, r2
 8011230:	4604      	mov	r4, r0
 8011232:	2301      	movs	r3, #1
 8011234:	e7f0      	b.n	8011218 <_svfiprintf_r+0x194>
 8011236:	ab03      	add	r3, sp, #12
 8011238:	9300      	str	r3, [sp, #0]
 801123a:	462a      	mov	r2, r5
 801123c:	4b0f      	ldr	r3, [pc, #60]	; (801127c <_svfiprintf_r+0x1f8>)
 801123e:	a904      	add	r1, sp, #16
 8011240:	4638      	mov	r0, r7
 8011242:	f7fc f99b 	bl	800d57c <_printf_float>
 8011246:	1c42      	adds	r2, r0, #1
 8011248:	4606      	mov	r6, r0
 801124a:	d1d6      	bne.n	80111fa <_svfiprintf_r+0x176>
 801124c:	89ab      	ldrh	r3, [r5, #12]
 801124e:	065b      	lsls	r3, r3, #25
 8011250:	f53f af2c 	bmi.w	80110ac <_svfiprintf_r+0x28>
 8011254:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011256:	b01d      	add	sp, #116	; 0x74
 8011258:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801125c:	ab03      	add	r3, sp, #12
 801125e:	9300      	str	r3, [sp, #0]
 8011260:	462a      	mov	r2, r5
 8011262:	4b06      	ldr	r3, [pc, #24]	; (801127c <_svfiprintf_r+0x1f8>)
 8011264:	a904      	add	r1, sp, #16
 8011266:	4638      	mov	r0, r7
 8011268:	f7fc fc2c 	bl	800dac4 <_printf_i>
 801126c:	e7eb      	b.n	8011246 <_svfiprintf_r+0x1c2>
 801126e:	bf00      	nop
 8011270:	0801349c 	.word	0x0801349c
 8011274:	080134a6 	.word	0x080134a6
 8011278:	0800d57d 	.word	0x0800d57d
 801127c:	08010fcd 	.word	0x08010fcd
 8011280:	080134a2 	.word	0x080134a2

08011284 <_sungetc_r>:
 8011284:	b538      	push	{r3, r4, r5, lr}
 8011286:	1c4b      	adds	r3, r1, #1
 8011288:	4614      	mov	r4, r2
 801128a:	d103      	bne.n	8011294 <_sungetc_r+0x10>
 801128c:	f04f 35ff 	mov.w	r5, #4294967295
 8011290:	4628      	mov	r0, r5
 8011292:	bd38      	pop	{r3, r4, r5, pc}
 8011294:	8993      	ldrh	r3, [r2, #12]
 8011296:	f023 0320 	bic.w	r3, r3, #32
 801129a:	8193      	strh	r3, [r2, #12]
 801129c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801129e:	6852      	ldr	r2, [r2, #4]
 80112a0:	b2cd      	uxtb	r5, r1
 80112a2:	b18b      	cbz	r3, 80112c8 <_sungetc_r+0x44>
 80112a4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80112a6:	4293      	cmp	r3, r2
 80112a8:	dd08      	ble.n	80112bc <_sungetc_r+0x38>
 80112aa:	6823      	ldr	r3, [r4, #0]
 80112ac:	1e5a      	subs	r2, r3, #1
 80112ae:	6022      	str	r2, [r4, #0]
 80112b0:	f803 5c01 	strb.w	r5, [r3, #-1]
 80112b4:	6863      	ldr	r3, [r4, #4]
 80112b6:	3301      	adds	r3, #1
 80112b8:	6063      	str	r3, [r4, #4]
 80112ba:	e7e9      	b.n	8011290 <_sungetc_r+0xc>
 80112bc:	4621      	mov	r1, r4
 80112be:	f000 fbdb 	bl	8011a78 <__submore>
 80112c2:	2800      	cmp	r0, #0
 80112c4:	d0f1      	beq.n	80112aa <_sungetc_r+0x26>
 80112c6:	e7e1      	b.n	801128c <_sungetc_r+0x8>
 80112c8:	6921      	ldr	r1, [r4, #16]
 80112ca:	6823      	ldr	r3, [r4, #0]
 80112cc:	b151      	cbz	r1, 80112e4 <_sungetc_r+0x60>
 80112ce:	4299      	cmp	r1, r3
 80112d0:	d208      	bcs.n	80112e4 <_sungetc_r+0x60>
 80112d2:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80112d6:	42a9      	cmp	r1, r5
 80112d8:	d104      	bne.n	80112e4 <_sungetc_r+0x60>
 80112da:	3b01      	subs	r3, #1
 80112dc:	3201      	adds	r2, #1
 80112de:	6023      	str	r3, [r4, #0]
 80112e0:	6062      	str	r2, [r4, #4]
 80112e2:	e7d5      	b.n	8011290 <_sungetc_r+0xc>
 80112e4:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 80112e8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80112ec:	6363      	str	r3, [r4, #52]	; 0x34
 80112ee:	2303      	movs	r3, #3
 80112f0:	63a3      	str	r3, [r4, #56]	; 0x38
 80112f2:	4623      	mov	r3, r4
 80112f4:	f803 5f46 	strb.w	r5, [r3, #70]!
 80112f8:	6023      	str	r3, [r4, #0]
 80112fa:	2301      	movs	r3, #1
 80112fc:	e7dc      	b.n	80112b8 <_sungetc_r+0x34>

080112fe <__ssrefill_r>:
 80112fe:	b510      	push	{r4, lr}
 8011300:	460c      	mov	r4, r1
 8011302:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8011304:	b169      	cbz	r1, 8011322 <__ssrefill_r+0x24>
 8011306:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801130a:	4299      	cmp	r1, r3
 801130c:	d001      	beq.n	8011312 <__ssrefill_r+0x14>
 801130e:	f7ff fd7d 	bl	8010e0c <_free_r>
 8011312:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8011314:	6063      	str	r3, [r4, #4]
 8011316:	2000      	movs	r0, #0
 8011318:	6360      	str	r0, [r4, #52]	; 0x34
 801131a:	b113      	cbz	r3, 8011322 <__ssrefill_r+0x24>
 801131c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 801131e:	6023      	str	r3, [r4, #0]
 8011320:	bd10      	pop	{r4, pc}
 8011322:	6923      	ldr	r3, [r4, #16]
 8011324:	6023      	str	r3, [r4, #0]
 8011326:	2300      	movs	r3, #0
 8011328:	6063      	str	r3, [r4, #4]
 801132a:	89a3      	ldrh	r3, [r4, #12]
 801132c:	f043 0320 	orr.w	r3, r3, #32
 8011330:	81a3      	strh	r3, [r4, #12]
 8011332:	f04f 30ff 	mov.w	r0, #4294967295
 8011336:	e7f3      	b.n	8011320 <__ssrefill_r+0x22>

08011338 <__ssvfiscanf_r>:
 8011338:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801133c:	460c      	mov	r4, r1
 801133e:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8011342:	2100      	movs	r1, #0
 8011344:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8011348:	49a6      	ldr	r1, [pc, #664]	; (80115e4 <__ssvfiscanf_r+0x2ac>)
 801134a:	91a0      	str	r1, [sp, #640]	; 0x280
 801134c:	f10d 0804 	add.w	r8, sp, #4
 8011350:	49a5      	ldr	r1, [pc, #660]	; (80115e8 <__ssvfiscanf_r+0x2b0>)
 8011352:	4fa6      	ldr	r7, [pc, #664]	; (80115ec <__ssvfiscanf_r+0x2b4>)
 8011354:	f8df 9298 	ldr.w	r9, [pc, #664]	; 80115f0 <__ssvfiscanf_r+0x2b8>
 8011358:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 801135c:	4606      	mov	r6, r0
 801135e:	91a1      	str	r1, [sp, #644]	; 0x284
 8011360:	9300      	str	r3, [sp, #0]
 8011362:	7813      	ldrb	r3, [r2, #0]
 8011364:	2b00      	cmp	r3, #0
 8011366:	f000 815a 	beq.w	801161e <__ssvfiscanf_r+0x2e6>
 801136a:	5dd9      	ldrb	r1, [r3, r7]
 801136c:	f011 0108 	ands.w	r1, r1, #8
 8011370:	f102 0501 	add.w	r5, r2, #1
 8011374:	d019      	beq.n	80113aa <__ssvfiscanf_r+0x72>
 8011376:	6863      	ldr	r3, [r4, #4]
 8011378:	2b00      	cmp	r3, #0
 801137a:	dd0f      	ble.n	801139c <__ssvfiscanf_r+0x64>
 801137c:	6823      	ldr	r3, [r4, #0]
 801137e:	781a      	ldrb	r2, [r3, #0]
 8011380:	5cba      	ldrb	r2, [r7, r2]
 8011382:	0712      	lsls	r2, r2, #28
 8011384:	d401      	bmi.n	801138a <__ssvfiscanf_r+0x52>
 8011386:	462a      	mov	r2, r5
 8011388:	e7eb      	b.n	8011362 <__ssvfiscanf_r+0x2a>
 801138a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801138c:	3201      	adds	r2, #1
 801138e:	9245      	str	r2, [sp, #276]	; 0x114
 8011390:	6862      	ldr	r2, [r4, #4]
 8011392:	3301      	adds	r3, #1
 8011394:	3a01      	subs	r2, #1
 8011396:	6062      	str	r2, [r4, #4]
 8011398:	6023      	str	r3, [r4, #0]
 801139a:	e7ec      	b.n	8011376 <__ssvfiscanf_r+0x3e>
 801139c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801139e:	4621      	mov	r1, r4
 80113a0:	4630      	mov	r0, r6
 80113a2:	4798      	blx	r3
 80113a4:	2800      	cmp	r0, #0
 80113a6:	d0e9      	beq.n	801137c <__ssvfiscanf_r+0x44>
 80113a8:	e7ed      	b.n	8011386 <__ssvfiscanf_r+0x4e>
 80113aa:	2b25      	cmp	r3, #37	; 0x25
 80113ac:	d012      	beq.n	80113d4 <__ssvfiscanf_r+0x9c>
 80113ae:	469a      	mov	sl, r3
 80113b0:	6863      	ldr	r3, [r4, #4]
 80113b2:	2b00      	cmp	r3, #0
 80113b4:	f340 8091 	ble.w	80114da <__ssvfiscanf_r+0x1a2>
 80113b8:	6822      	ldr	r2, [r4, #0]
 80113ba:	7813      	ldrb	r3, [r2, #0]
 80113bc:	4553      	cmp	r3, sl
 80113be:	f040 812e 	bne.w	801161e <__ssvfiscanf_r+0x2e6>
 80113c2:	6863      	ldr	r3, [r4, #4]
 80113c4:	3b01      	subs	r3, #1
 80113c6:	6063      	str	r3, [r4, #4]
 80113c8:	9b45      	ldr	r3, [sp, #276]	; 0x114
 80113ca:	3201      	adds	r2, #1
 80113cc:	3301      	adds	r3, #1
 80113ce:	6022      	str	r2, [r4, #0]
 80113d0:	9345      	str	r3, [sp, #276]	; 0x114
 80113d2:	e7d8      	b.n	8011386 <__ssvfiscanf_r+0x4e>
 80113d4:	9141      	str	r1, [sp, #260]	; 0x104
 80113d6:	9143      	str	r1, [sp, #268]	; 0x10c
 80113d8:	7853      	ldrb	r3, [r2, #1]
 80113da:	2b2a      	cmp	r3, #42	; 0x2a
 80113dc:	bf02      	ittt	eq
 80113de:	2310      	moveq	r3, #16
 80113e0:	1c95      	addeq	r5, r2, #2
 80113e2:	9341      	streq	r3, [sp, #260]	; 0x104
 80113e4:	220a      	movs	r2, #10
 80113e6:	46aa      	mov	sl, r5
 80113e8:	f81a 1b01 	ldrb.w	r1, [sl], #1
 80113ec:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 80113f0:	2b09      	cmp	r3, #9
 80113f2:	d91d      	bls.n	8011430 <__ssvfiscanf_r+0xf8>
 80113f4:	487e      	ldr	r0, [pc, #504]	; (80115f0 <__ssvfiscanf_r+0x2b8>)
 80113f6:	2203      	movs	r2, #3
 80113f8:	f7ee ff0a 	bl	8000210 <memchr>
 80113fc:	b140      	cbz	r0, 8011410 <__ssvfiscanf_r+0xd8>
 80113fe:	2301      	movs	r3, #1
 8011400:	eba0 0009 	sub.w	r0, r0, r9
 8011404:	fa03 f000 	lsl.w	r0, r3, r0
 8011408:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801140a:	4318      	orrs	r0, r3
 801140c:	9041      	str	r0, [sp, #260]	; 0x104
 801140e:	4655      	mov	r5, sl
 8011410:	f815 3b01 	ldrb.w	r3, [r5], #1
 8011414:	2b78      	cmp	r3, #120	; 0x78
 8011416:	d806      	bhi.n	8011426 <__ssvfiscanf_r+0xee>
 8011418:	2b57      	cmp	r3, #87	; 0x57
 801141a:	d810      	bhi.n	801143e <__ssvfiscanf_r+0x106>
 801141c:	2b25      	cmp	r3, #37	; 0x25
 801141e:	d0c6      	beq.n	80113ae <__ssvfiscanf_r+0x76>
 8011420:	d856      	bhi.n	80114d0 <__ssvfiscanf_r+0x198>
 8011422:	2b00      	cmp	r3, #0
 8011424:	d064      	beq.n	80114f0 <__ssvfiscanf_r+0x1b8>
 8011426:	2303      	movs	r3, #3
 8011428:	9347      	str	r3, [sp, #284]	; 0x11c
 801142a:	230a      	movs	r3, #10
 801142c:	9342      	str	r3, [sp, #264]	; 0x108
 801142e:	e071      	b.n	8011514 <__ssvfiscanf_r+0x1dc>
 8011430:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8011432:	fb02 1103 	mla	r1, r2, r3, r1
 8011436:	3930      	subs	r1, #48	; 0x30
 8011438:	9143      	str	r1, [sp, #268]	; 0x10c
 801143a:	4655      	mov	r5, sl
 801143c:	e7d3      	b.n	80113e6 <__ssvfiscanf_r+0xae>
 801143e:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8011442:	2a20      	cmp	r2, #32
 8011444:	d8ef      	bhi.n	8011426 <__ssvfiscanf_r+0xee>
 8011446:	a101      	add	r1, pc, #4	; (adr r1, 801144c <__ssvfiscanf_r+0x114>)
 8011448:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801144c:	080114ff 	.word	0x080114ff
 8011450:	08011427 	.word	0x08011427
 8011454:	08011427 	.word	0x08011427
 8011458:	0801155d 	.word	0x0801155d
 801145c:	08011427 	.word	0x08011427
 8011460:	08011427 	.word	0x08011427
 8011464:	08011427 	.word	0x08011427
 8011468:	08011427 	.word	0x08011427
 801146c:	08011427 	.word	0x08011427
 8011470:	08011427 	.word	0x08011427
 8011474:	08011427 	.word	0x08011427
 8011478:	08011573 	.word	0x08011573
 801147c:	08011549 	.word	0x08011549
 8011480:	080114d7 	.word	0x080114d7
 8011484:	080114d7 	.word	0x080114d7
 8011488:	080114d7 	.word	0x080114d7
 801148c:	08011427 	.word	0x08011427
 8011490:	0801154d 	.word	0x0801154d
 8011494:	08011427 	.word	0x08011427
 8011498:	08011427 	.word	0x08011427
 801149c:	08011427 	.word	0x08011427
 80114a0:	08011427 	.word	0x08011427
 80114a4:	08011583 	.word	0x08011583
 80114a8:	08011555 	.word	0x08011555
 80114ac:	080114f7 	.word	0x080114f7
 80114b0:	08011427 	.word	0x08011427
 80114b4:	08011427 	.word	0x08011427
 80114b8:	0801157f 	.word	0x0801157f
 80114bc:	08011427 	.word	0x08011427
 80114c0:	08011549 	.word	0x08011549
 80114c4:	08011427 	.word	0x08011427
 80114c8:	08011427 	.word	0x08011427
 80114cc:	080114ff 	.word	0x080114ff
 80114d0:	3b45      	subs	r3, #69	; 0x45
 80114d2:	2b02      	cmp	r3, #2
 80114d4:	d8a7      	bhi.n	8011426 <__ssvfiscanf_r+0xee>
 80114d6:	2305      	movs	r3, #5
 80114d8:	e01b      	b.n	8011512 <__ssvfiscanf_r+0x1da>
 80114da:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80114dc:	4621      	mov	r1, r4
 80114de:	4630      	mov	r0, r6
 80114e0:	4798      	blx	r3
 80114e2:	2800      	cmp	r0, #0
 80114e4:	f43f af68 	beq.w	80113b8 <__ssvfiscanf_r+0x80>
 80114e8:	9844      	ldr	r0, [sp, #272]	; 0x110
 80114ea:	2800      	cmp	r0, #0
 80114ec:	f040 808d 	bne.w	801160a <__ssvfiscanf_r+0x2d2>
 80114f0:	f04f 30ff 	mov.w	r0, #4294967295
 80114f4:	e08f      	b.n	8011616 <__ssvfiscanf_r+0x2de>
 80114f6:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80114f8:	f042 0220 	orr.w	r2, r2, #32
 80114fc:	9241      	str	r2, [sp, #260]	; 0x104
 80114fe:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8011500:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8011504:	9241      	str	r2, [sp, #260]	; 0x104
 8011506:	2210      	movs	r2, #16
 8011508:	2b6f      	cmp	r3, #111	; 0x6f
 801150a:	9242      	str	r2, [sp, #264]	; 0x108
 801150c:	bf34      	ite	cc
 801150e:	2303      	movcc	r3, #3
 8011510:	2304      	movcs	r3, #4
 8011512:	9347      	str	r3, [sp, #284]	; 0x11c
 8011514:	6863      	ldr	r3, [r4, #4]
 8011516:	2b00      	cmp	r3, #0
 8011518:	dd42      	ble.n	80115a0 <__ssvfiscanf_r+0x268>
 801151a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801151c:	0659      	lsls	r1, r3, #25
 801151e:	d404      	bmi.n	801152a <__ssvfiscanf_r+0x1f2>
 8011520:	6823      	ldr	r3, [r4, #0]
 8011522:	781a      	ldrb	r2, [r3, #0]
 8011524:	5cba      	ldrb	r2, [r7, r2]
 8011526:	0712      	lsls	r2, r2, #28
 8011528:	d441      	bmi.n	80115ae <__ssvfiscanf_r+0x276>
 801152a:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 801152c:	2b02      	cmp	r3, #2
 801152e:	dc50      	bgt.n	80115d2 <__ssvfiscanf_r+0x29a>
 8011530:	466b      	mov	r3, sp
 8011532:	4622      	mov	r2, r4
 8011534:	a941      	add	r1, sp, #260	; 0x104
 8011536:	4630      	mov	r0, r6
 8011538:	f000 f876 	bl	8011628 <_scanf_chars>
 801153c:	2801      	cmp	r0, #1
 801153e:	d06e      	beq.n	801161e <__ssvfiscanf_r+0x2e6>
 8011540:	2802      	cmp	r0, #2
 8011542:	f47f af20 	bne.w	8011386 <__ssvfiscanf_r+0x4e>
 8011546:	e7cf      	b.n	80114e8 <__ssvfiscanf_r+0x1b0>
 8011548:	220a      	movs	r2, #10
 801154a:	e7dd      	b.n	8011508 <__ssvfiscanf_r+0x1d0>
 801154c:	2300      	movs	r3, #0
 801154e:	9342      	str	r3, [sp, #264]	; 0x108
 8011550:	2303      	movs	r3, #3
 8011552:	e7de      	b.n	8011512 <__ssvfiscanf_r+0x1da>
 8011554:	2308      	movs	r3, #8
 8011556:	9342      	str	r3, [sp, #264]	; 0x108
 8011558:	2304      	movs	r3, #4
 801155a:	e7da      	b.n	8011512 <__ssvfiscanf_r+0x1da>
 801155c:	4629      	mov	r1, r5
 801155e:	4640      	mov	r0, r8
 8011560:	f000 f9de 	bl	8011920 <__sccl>
 8011564:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8011566:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801156a:	9341      	str	r3, [sp, #260]	; 0x104
 801156c:	4605      	mov	r5, r0
 801156e:	2301      	movs	r3, #1
 8011570:	e7cf      	b.n	8011512 <__ssvfiscanf_r+0x1da>
 8011572:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8011574:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011578:	9341      	str	r3, [sp, #260]	; 0x104
 801157a:	2300      	movs	r3, #0
 801157c:	e7c9      	b.n	8011512 <__ssvfiscanf_r+0x1da>
 801157e:	2302      	movs	r3, #2
 8011580:	e7c7      	b.n	8011512 <__ssvfiscanf_r+0x1da>
 8011582:	9841      	ldr	r0, [sp, #260]	; 0x104
 8011584:	06c3      	lsls	r3, r0, #27
 8011586:	f53f aefe 	bmi.w	8011386 <__ssvfiscanf_r+0x4e>
 801158a:	9b00      	ldr	r3, [sp, #0]
 801158c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801158e:	1d19      	adds	r1, r3, #4
 8011590:	9100      	str	r1, [sp, #0]
 8011592:	681b      	ldr	r3, [r3, #0]
 8011594:	f010 0f01 	tst.w	r0, #1
 8011598:	bf14      	ite	ne
 801159a:	801a      	strhne	r2, [r3, #0]
 801159c:	601a      	streq	r2, [r3, #0]
 801159e:	e6f2      	b.n	8011386 <__ssvfiscanf_r+0x4e>
 80115a0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80115a2:	4621      	mov	r1, r4
 80115a4:	4630      	mov	r0, r6
 80115a6:	4798      	blx	r3
 80115a8:	2800      	cmp	r0, #0
 80115aa:	d0b6      	beq.n	801151a <__ssvfiscanf_r+0x1e2>
 80115ac:	e79c      	b.n	80114e8 <__ssvfiscanf_r+0x1b0>
 80115ae:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80115b0:	3201      	adds	r2, #1
 80115b2:	9245      	str	r2, [sp, #276]	; 0x114
 80115b4:	6862      	ldr	r2, [r4, #4]
 80115b6:	3a01      	subs	r2, #1
 80115b8:	2a00      	cmp	r2, #0
 80115ba:	6062      	str	r2, [r4, #4]
 80115bc:	dd02      	ble.n	80115c4 <__ssvfiscanf_r+0x28c>
 80115be:	3301      	adds	r3, #1
 80115c0:	6023      	str	r3, [r4, #0]
 80115c2:	e7ad      	b.n	8011520 <__ssvfiscanf_r+0x1e8>
 80115c4:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80115c6:	4621      	mov	r1, r4
 80115c8:	4630      	mov	r0, r6
 80115ca:	4798      	blx	r3
 80115cc:	2800      	cmp	r0, #0
 80115ce:	d0a7      	beq.n	8011520 <__ssvfiscanf_r+0x1e8>
 80115d0:	e78a      	b.n	80114e8 <__ssvfiscanf_r+0x1b0>
 80115d2:	2b04      	cmp	r3, #4
 80115d4:	dc0e      	bgt.n	80115f4 <__ssvfiscanf_r+0x2bc>
 80115d6:	466b      	mov	r3, sp
 80115d8:	4622      	mov	r2, r4
 80115da:	a941      	add	r1, sp, #260	; 0x104
 80115dc:	4630      	mov	r0, r6
 80115de:	f000 f87d 	bl	80116dc <_scanf_i>
 80115e2:	e7ab      	b.n	801153c <__ssvfiscanf_r+0x204>
 80115e4:	08011285 	.word	0x08011285
 80115e8:	080112ff 	.word	0x080112ff
 80115ec:	08013139 	.word	0x08013139
 80115f0:	080134a2 	.word	0x080134a2
 80115f4:	4b0b      	ldr	r3, [pc, #44]	; (8011624 <__ssvfiscanf_r+0x2ec>)
 80115f6:	2b00      	cmp	r3, #0
 80115f8:	f43f aec5 	beq.w	8011386 <__ssvfiscanf_r+0x4e>
 80115fc:	466b      	mov	r3, sp
 80115fe:	4622      	mov	r2, r4
 8011600:	a941      	add	r1, sp, #260	; 0x104
 8011602:	4630      	mov	r0, r6
 8011604:	f7fc fb84 	bl	800dd10 <_scanf_float>
 8011608:	e798      	b.n	801153c <__ssvfiscanf_r+0x204>
 801160a:	89a3      	ldrh	r3, [r4, #12]
 801160c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8011610:	bf18      	it	ne
 8011612:	f04f 30ff 	movne.w	r0, #4294967295
 8011616:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 801161a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801161e:	9844      	ldr	r0, [sp, #272]	; 0x110
 8011620:	e7f9      	b.n	8011616 <__ssvfiscanf_r+0x2de>
 8011622:	bf00      	nop
 8011624:	0800dd11 	.word	0x0800dd11

08011628 <_scanf_chars>:
 8011628:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801162c:	4615      	mov	r5, r2
 801162e:	688a      	ldr	r2, [r1, #8]
 8011630:	4680      	mov	r8, r0
 8011632:	460c      	mov	r4, r1
 8011634:	b932      	cbnz	r2, 8011644 <_scanf_chars+0x1c>
 8011636:	698a      	ldr	r2, [r1, #24]
 8011638:	2a00      	cmp	r2, #0
 801163a:	bf0c      	ite	eq
 801163c:	2201      	moveq	r2, #1
 801163e:	f04f 32ff 	movne.w	r2, #4294967295
 8011642:	608a      	str	r2, [r1, #8]
 8011644:	6822      	ldr	r2, [r4, #0]
 8011646:	f8df 9090 	ldr.w	r9, [pc, #144]	; 80116d8 <_scanf_chars+0xb0>
 801164a:	06d1      	lsls	r1, r2, #27
 801164c:	bf5f      	itttt	pl
 801164e:	681a      	ldrpl	r2, [r3, #0]
 8011650:	1d11      	addpl	r1, r2, #4
 8011652:	6019      	strpl	r1, [r3, #0]
 8011654:	6816      	ldrpl	r6, [r2, #0]
 8011656:	2700      	movs	r7, #0
 8011658:	69a0      	ldr	r0, [r4, #24]
 801165a:	b188      	cbz	r0, 8011680 <_scanf_chars+0x58>
 801165c:	2801      	cmp	r0, #1
 801165e:	d107      	bne.n	8011670 <_scanf_chars+0x48>
 8011660:	682a      	ldr	r2, [r5, #0]
 8011662:	7811      	ldrb	r1, [r2, #0]
 8011664:	6962      	ldr	r2, [r4, #20]
 8011666:	5c52      	ldrb	r2, [r2, r1]
 8011668:	b952      	cbnz	r2, 8011680 <_scanf_chars+0x58>
 801166a:	2f00      	cmp	r7, #0
 801166c:	d031      	beq.n	80116d2 <_scanf_chars+0xaa>
 801166e:	e022      	b.n	80116b6 <_scanf_chars+0x8e>
 8011670:	2802      	cmp	r0, #2
 8011672:	d120      	bne.n	80116b6 <_scanf_chars+0x8e>
 8011674:	682b      	ldr	r3, [r5, #0]
 8011676:	781b      	ldrb	r3, [r3, #0]
 8011678:	f813 3009 	ldrb.w	r3, [r3, r9]
 801167c:	071b      	lsls	r3, r3, #28
 801167e:	d41a      	bmi.n	80116b6 <_scanf_chars+0x8e>
 8011680:	6823      	ldr	r3, [r4, #0]
 8011682:	06da      	lsls	r2, r3, #27
 8011684:	bf5e      	ittt	pl
 8011686:	682b      	ldrpl	r3, [r5, #0]
 8011688:	781b      	ldrbpl	r3, [r3, #0]
 801168a:	f806 3b01 	strbpl.w	r3, [r6], #1
 801168e:	682a      	ldr	r2, [r5, #0]
 8011690:	686b      	ldr	r3, [r5, #4]
 8011692:	3201      	adds	r2, #1
 8011694:	602a      	str	r2, [r5, #0]
 8011696:	68a2      	ldr	r2, [r4, #8]
 8011698:	3b01      	subs	r3, #1
 801169a:	3a01      	subs	r2, #1
 801169c:	606b      	str	r3, [r5, #4]
 801169e:	3701      	adds	r7, #1
 80116a0:	60a2      	str	r2, [r4, #8]
 80116a2:	b142      	cbz	r2, 80116b6 <_scanf_chars+0x8e>
 80116a4:	2b00      	cmp	r3, #0
 80116a6:	dcd7      	bgt.n	8011658 <_scanf_chars+0x30>
 80116a8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80116ac:	4629      	mov	r1, r5
 80116ae:	4640      	mov	r0, r8
 80116b0:	4798      	blx	r3
 80116b2:	2800      	cmp	r0, #0
 80116b4:	d0d0      	beq.n	8011658 <_scanf_chars+0x30>
 80116b6:	6823      	ldr	r3, [r4, #0]
 80116b8:	f013 0310 	ands.w	r3, r3, #16
 80116bc:	d105      	bne.n	80116ca <_scanf_chars+0xa2>
 80116be:	68e2      	ldr	r2, [r4, #12]
 80116c0:	3201      	adds	r2, #1
 80116c2:	60e2      	str	r2, [r4, #12]
 80116c4:	69a2      	ldr	r2, [r4, #24]
 80116c6:	b102      	cbz	r2, 80116ca <_scanf_chars+0xa2>
 80116c8:	7033      	strb	r3, [r6, #0]
 80116ca:	6923      	ldr	r3, [r4, #16]
 80116cc:	443b      	add	r3, r7
 80116ce:	6123      	str	r3, [r4, #16]
 80116d0:	2000      	movs	r0, #0
 80116d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80116d6:	bf00      	nop
 80116d8:	08013139 	.word	0x08013139

080116dc <_scanf_i>:
 80116dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80116e0:	4698      	mov	r8, r3
 80116e2:	4b76      	ldr	r3, [pc, #472]	; (80118bc <_scanf_i+0x1e0>)
 80116e4:	460c      	mov	r4, r1
 80116e6:	4682      	mov	sl, r0
 80116e8:	4616      	mov	r6, r2
 80116ea:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80116ee:	b087      	sub	sp, #28
 80116f0:	ab03      	add	r3, sp, #12
 80116f2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80116f6:	4b72      	ldr	r3, [pc, #456]	; (80118c0 <_scanf_i+0x1e4>)
 80116f8:	69a1      	ldr	r1, [r4, #24]
 80116fa:	4a72      	ldr	r2, [pc, #456]	; (80118c4 <_scanf_i+0x1e8>)
 80116fc:	2903      	cmp	r1, #3
 80116fe:	bf18      	it	ne
 8011700:	461a      	movne	r2, r3
 8011702:	68a3      	ldr	r3, [r4, #8]
 8011704:	9201      	str	r2, [sp, #4]
 8011706:	1e5a      	subs	r2, r3, #1
 8011708:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 801170c:	bf88      	it	hi
 801170e:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8011712:	4627      	mov	r7, r4
 8011714:	bf82      	ittt	hi
 8011716:	eb03 0905 	addhi.w	r9, r3, r5
 801171a:	f240 135d 	movwhi	r3, #349	; 0x15d
 801171e:	60a3      	strhi	r3, [r4, #8]
 8011720:	f857 3b1c 	ldr.w	r3, [r7], #28
 8011724:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8011728:	bf98      	it	ls
 801172a:	f04f 0900 	movls.w	r9, #0
 801172e:	6023      	str	r3, [r4, #0]
 8011730:	463d      	mov	r5, r7
 8011732:	f04f 0b00 	mov.w	fp, #0
 8011736:	6831      	ldr	r1, [r6, #0]
 8011738:	ab03      	add	r3, sp, #12
 801173a:	7809      	ldrb	r1, [r1, #0]
 801173c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8011740:	2202      	movs	r2, #2
 8011742:	f7ee fd65 	bl	8000210 <memchr>
 8011746:	b328      	cbz	r0, 8011794 <_scanf_i+0xb8>
 8011748:	f1bb 0f01 	cmp.w	fp, #1
 801174c:	d159      	bne.n	8011802 <_scanf_i+0x126>
 801174e:	6862      	ldr	r2, [r4, #4]
 8011750:	b92a      	cbnz	r2, 801175e <_scanf_i+0x82>
 8011752:	6822      	ldr	r2, [r4, #0]
 8011754:	2308      	movs	r3, #8
 8011756:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801175a:	6063      	str	r3, [r4, #4]
 801175c:	6022      	str	r2, [r4, #0]
 801175e:	6822      	ldr	r2, [r4, #0]
 8011760:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8011764:	6022      	str	r2, [r4, #0]
 8011766:	68a2      	ldr	r2, [r4, #8]
 8011768:	1e51      	subs	r1, r2, #1
 801176a:	60a1      	str	r1, [r4, #8]
 801176c:	b192      	cbz	r2, 8011794 <_scanf_i+0xb8>
 801176e:	6832      	ldr	r2, [r6, #0]
 8011770:	1c51      	adds	r1, r2, #1
 8011772:	6031      	str	r1, [r6, #0]
 8011774:	7812      	ldrb	r2, [r2, #0]
 8011776:	f805 2b01 	strb.w	r2, [r5], #1
 801177a:	6872      	ldr	r2, [r6, #4]
 801177c:	3a01      	subs	r2, #1
 801177e:	2a00      	cmp	r2, #0
 8011780:	6072      	str	r2, [r6, #4]
 8011782:	dc07      	bgt.n	8011794 <_scanf_i+0xb8>
 8011784:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8011788:	4631      	mov	r1, r6
 801178a:	4650      	mov	r0, sl
 801178c:	4790      	blx	r2
 801178e:	2800      	cmp	r0, #0
 8011790:	f040 8085 	bne.w	801189e <_scanf_i+0x1c2>
 8011794:	f10b 0b01 	add.w	fp, fp, #1
 8011798:	f1bb 0f03 	cmp.w	fp, #3
 801179c:	d1cb      	bne.n	8011736 <_scanf_i+0x5a>
 801179e:	6863      	ldr	r3, [r4, #4]
 80117a0:	b90b      	cbnz	r3, 80117a6 <_scanf_i+0xca>
 80117a2:	230a      	movs	r3, #10
 80117a4:	6063      	str	r3, [r4, #4]
 80117a6:	6863      	ldr	r3, [r4, #4]
 80117a8:	4947      	ldr	r1, [pc, #284]	; (80118c8 <_scanf_i+0x1ec>)
 80117aa:	6960      	ldr	r0, [r4, #20]
 80117ac:	1ac9      	subs	r1, r1, r3
 80117ae:	f000 f8b7 	bl	8011920 <__sccl>
 80117b2:	f04f 0b00 	mov.w	fp, #0
 80117b6:	68a3      	ldr	r3, [r4, #8]
 80117b8:	6822      	ldr	r2, [r4, #0]
 80117ba:	2b00      	cmp	r3, #0
 80117bc:	d03d      	beq.n	801183a <_scanf_i+0x15e>
 80117be:	6831      	ldr	r1, [r6, #0]
 80117c0:	6960      	ldr	r0, [r4, #20]
 80117c2:	f891 c000 	ldrb.w	ip, [r1]
 80117c6:	f810 000c 	ldrb.w	r0, [r0, ip]
 80117ca:	2800      	cmp	r0, #0
 80117cc:	d035      	beq.n	801183a <_scanf_i+0x15e>
 80117ce:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 80117d2:	d124      	bne.n	801181e <_scanf_i+0x142>
 80117d4:	0510      	lsls	r0, r2, #20
 80117d6:	d522      	bpl.n	801181e <_scanf_i+0x142>
 80117d8:	f10b 0b01 	add.w	fp, fp, #1
 80117dc:	f1b9 0f00 	cmp.w	r9, #0
 80117e0:	d003      	beq.n	80117ea <_scanf_i+0x10e>
 80117e2:	3301      	adds	r3, #1
 80117e4:	f109 39ff 	add.w	r9, r9, #4294967295
 80117e8:	60a3      	str	r3, [r4, #8]
 80117ea:	6873      	ldr	r3, [r6, #4]
 80117ec:	3b01      	subs	r3, #1
 80117ee:	2b00      	cmp	r3, #0
 80117f0:	6073      	str	r3, [r6, #4]
 80117f2:	dd1b      	ble.n	801182c <_scanf_i+0x150>
 80117f4:	6833      	ldr	r3, [r6, #0]
 80117f6:	3301      	adds	r3, #1
 80117f8:	6033      	str	r3, [r6, #0]
 80117fa:	68a3      	ldr	r3, [r4, #8]
 80117fc:	3b01      	subs	r3, #1
 80117fe:	60a3      	str	r3, [r4, #8]
 8011800:	e7d9      	b.n	80117b6 <_scanf_i+0xda>
 8011802:	f1bb 0f02 	cmp.w	fp, #2
 8011806:	d1ae      	bne.n	8011766 <_scanf_i+0x8a>
 8011808:	6822      	ldr	r2, [r4, #0]
 801180a:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 801180e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8011812:	d1bf      	bne.n	8011794 <_scanf_i+0xb8>
 8011814:	2310      	movs	r3, #16
 8011816:	6063      	str	r3, [r4, #4]
 8011818:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 801181c:	e7a2      	b.n	8011764 <_scanf_i+0x88>
 801181e:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8011822:	6022      	str	r2, [r4, #0]
 8011824:	780b      	ldrb	r3, [r1, #0]
 8011826:	f805 3b01 	strb.w	r3, [r5], #1
 801182a:	e7de      	b.n	80117ea <_scanf_i+0x10e>
 801182c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8011830:	4631      	mov	r1, r6
 8011832:	4650      	mov	r0, sl
 8011834:	4798      	blx	r3
 8011836:	2800      	cmp	r0, #0
 8011838:	d0df      	beq.n	80117fa <_scanf_i+0x11e>
 801183a:	6823      	ldr	r3, [r4, #0]
 801183c:	05db      	lsls	r3, r3, #23
 801183e:	d50d      	bpl.n	801185c <_scanf_i+0x180>
 8011840:	42bd      	cmp	r5, r7
 8011842:	d909      	bls.n	8011858 <_scanf_i+0x17c>
 8011844:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8011848:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801184c:	4632      	mov	r2, r6
 801184e:	4650      	mov	r0, sl
 8011850:	4798      	blx	r3
 8011852:	f105 39ff 	add.w	r9, r5, #4294967295
 8011856:	464d      	mov	r5, r9
 8011858:	42bd      	cmp	r5, r7
 801185a:	d02d      	beq.n	80118b8 <_scanf_i+0x1dc>
 801185c:	6822      	ldr	r2, [r4, #0]
 801185e:	f012 0210 	ands.w	r2, r2, #16
 8011862:	d113      	bne.n	801188c <_scanf_i+0x1b0>
 8011864:	702a      	strb	r2, [r5, #0]
 8011866:	6863      	ldr	r3, [r4, #4]
 8011868:	9e01      	ldr	r6, [sp, #4]
 801186a:	4639      	mov	r1, r7
 801186c:	4650      	mov	r0, sl
 801186e:	47b0      	blx	r6
 8011870:	6821      	ldr	r1, [r4, #0]
 8011872:	f8d8 3000 	ldr.w	r3, [r8]
 8011876:	f011 0f20 	tst.w	r1, #32
 801187a:	d013      	beq.n	80118a4 <_scanf_i+0x1c8>
 801187c:	1d1a      	adds	r2, r3, #4
 801187e:	f8c8 2000 	str.w	r2, [r8]
 8011882:	681b      	ldr	r3, [r3, #0]
 8011884:	6018      	str	r0, [r3, #0]
 8011886:	68e3      	ldr	r3, [r4, #12]
 8011888:	3301      	adds	r3, #1
 801188a:	60e3      	str	r3, [r4, #12]
 801188c:	1bed      	subs	r5, r5, r7
 801188e:	44ab      	add	fp, r5
 8011890:	6925      	ldr	r5, [r4, #16]
 8011892:	445d      	add	r5, fp
 8011894:	6125      	str	r5, [r4, #16]
 8011896:	2000      	movs	r0, #0
 8011898:	b007      	add	sp, #28
 801189a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801189e:	f04f 0b00 	mov.w	fp, #0
 80118a2:	e7ca      	b.n	801183a <_scanf_i+0x15e>
 80118a4:	1d1a      	adds	r2, r3, #4
 80118a6:	f8c8 2000 	str.w	r2, [r8]
 80118aa:	681b      	ldr	r3, [r3, #0]
 80118ac:	f011 0f01 	tst.w	r1, #1
 80118b0:	bf14      	ite	ne
 80118b2:	8018      	strhne	r0, [r3, #0]
 80118b4:	6018      	streq	r0, [r3, #0]
 80118b6:	e7e6      	b.n	8011886 <_scanf_i+0x1aa>
 80118b8:	2001      	movs	r0, #1
 80118ba:	e7ed      	b.n	8011898 <_scanf_i+0x1bc>
 80118bc:	08012dc4 	.word	0x08012dc4
 80118c0:	08011a75 	.word	0x08011a75
 80118c4:	0800efdd 	.word	0x0800efdd
 80118c8:	080134c6 	.word	0x080134c6

080118cc <_read_r>:
 80118cc:	b538      	push	{r3, r4, r5, lr}
 80118ce:	4d07      	ldr	r5, [pc, #28]	; (80118ec <_read_r+0x20>)
 80118d0:	4604      	mov	r4, r0
 80118d2:	4608      	mov	r0, r1
 80118d4:	4611      	mov	r1, r2
 80118d6:	2200      	movs	r2, #0
 80118d8:	602a      	str	r2, [r5, #0]
 80118da:	461a      	mov	r2, r3
 80118dc:	f7f3 fb0e 	bl	8004efc <_read>
 80118e0:	1c43      	adds	r3, r0, #1
 80118e2:	d102      	bne.n	80118ea <_read_r+0x1e>
 80118e4:	682b      	ldr	r3, [r5, #0]
 80118e6:	b103      	cbz	r3, 80118ea <_read_r+0x1e>
 80118e8:	6023      	str	r3, [r4, #0]
 80118ea:	bd38      	pop	{r3, r4, r5, pc}
 80118ec:	200050c4 	.word	0x200050c4

080118f0 <nan>:
 80118f0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80118f8 <nan+0x8>
 80118f4:	4770      	bx	lr
 80118f6:	bf00      	nop
 80118f8:	00000000 	.word	0x00000000
 80118fc:	7ff80000 	.word	0x7ff80000

08011900 <_sbrk_r>:
 8011900:	b538      	push	{r3, r4, r5, lr}
 8011902:	4d06      	ldr	r5, [pc, #24]	; (801191c <_sbrk_r+0x1c>)
 8011904:	2300      	movs	r3, #0
 8011906:	4604      	mov	r4, r0
 8011908:	4608      	mov	r0, r1
 801190a:	602b      	str	r3, [r5, #0]
 801190c:	f7f3 fb64 	bl	8004fd8 <_sbrk>
 8011910:	1c43      	adds	r3, r0, #1
 8011912:	d102      	bne.n	801191a <_sbrk_r+0x1a>
 8011914:	682b      	ldr	r3, [r5, #0]
 8011916:	b103      	cbz	r3, 801191a <_sbrk_r+0x1a>
 8011918:	6023      	str	r3, [r4, #0]
 801191a:	bd38      	pop	{r3, r4, r5, pc}
 801191c:	200050c4 	.word	0x200050c4

08011920 <__sccl>:
 8011920:	b570      	push	{r4, r5, r6, lr}
 8011922:	780b      	ldrb	r3, [r1, #0]
 8011924:	4604      	mov	r4, r0
 8011926:	2b5e      	cmp	r3, #94	; 0x5e
 8011928:	bf0b      	itete	eq
 801192a:	784b      	ldrbeq	r3, [r1, #1]
 801192c:	1c48      	addne	r0, r1, #1
 801192e:	1c88      	addeq	r0, r1, #2
 8011930:	2200      	movne	r2, #0
 8011932:	bf08      	it	eq
 8011934:	2201      	moveq	r2, #1
 8011936:	1e61      	subs	r1, r4, #1
 8011938:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 801193c:	f801 2f01 	strb.w	r2, [r1, #1]!
 8011940:	42a9      	cmp	r1, r5
 8011942:	d1fb      	bne.n	801193c <__sccl+0x1c>
 8011944:	b90b      	cbnz	r3, 801194a <__sccl+0x2a>
 8011946:	3801      	subs	r0, #1
 8011948:	bd70      	pop	{r4, r5, r6, pc}
 801194a:	f082 0201 	eor.w	r2, r2, #1
 801194e:	54e2      	strb	r2, [r4, r3]
 8011950:	4605      	mov	r5, r0
 8011952:	4628      	mov	r0, r5
 8011954:	f810 1b01 	ldrb.w	r1, [r0], #1
 8011958:	292d      	cmp	r1, #45	; 0x2d
 801195a:	d006      	beq.n	801196a <__sccl+0x4a>
 801195c:	295d      	cmp	r1, #93	; 0x5d
 801195e:	d0f3      	beq.n	8011948 <__sccl+0x28>
 8011960:	b909      	cbnz	r1, 8011966 <__sccl+0x46>
 8011962:	4628      	mov	r0, r5
 8011964:	e7f0      	b.n	8011948 <__sccl+0x28>
 8011966:	460b      	mov	r3, r1
 8011968:	e7f1      	b.n	801194e <__sccl+0x2e>
 801196a:	786e      	ldrb	r6, [r5, #1]
 801196c:	2e5d      	cmp	r6, #93	; 0x5d
 801196e:	d0fa      	beq.n	8011966 <__sccl+0x46>
 8011970:	42b3      	cmp	r3, r6
 8011972:	dcf8      	bgt.n	8011966 <__sccl+0x46>
 8011974:	3502      	adds	r5, #2
 8011976:	4619      	mov	r1, r3
 8011978:	3101      	adds	r1, #1
 801197a:	428e      	cmp	r6, r1
 801197c:	5462      	strb	r2, [r4, r1]
 801197e:	dcfb      	bgt.n	8011978 <__sccl+0x58>
 8011980:	1af1      	subs	r1, r6, r3
 8011982:	3901      	subs	r1, #1
 8011984:	1c58      	adds	r0, r3, #1
 8011986:	42b3      	cmp	r3, r6
 8011988:	bfa8      	it	ge
 801198a:	2100      	movge	r1, #0
 801198c:	1843      	adds	r3, r0, r1
 801198e:	e7e0      	b.n	8011952 <__sccl+0x32>

08011990 <_strtoul_l.constprop.0>:
 8011990:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011994:	4f36      	ldr	r7, [pc, #216]	; (8011a70 <_strtoul_l.constprop.0+0xe0>)
 8011996:	4686      	mov	lr, r0
 8011998:	460d      	mov	r5, r1
 801199a:	4628      	mov	r0, r5
 801199c:	f815 4b01 	ldrb.w	r4, [r5], #1
 80119a0:	5de6      	ldrb	r6, [r4, r7]
 80119a2:	f016 0608 	ands.w	r6, r6, #8
 80119a6:	d1f8      	bne.n	801199a <_strtoul_l.constprop.0+0xa>
 80119a8:	2c2d      	cmp	r4, #45	; 0x2d
 80119aa:	d12f      	bne.n	8011a0c <_strtoul_l.constprop.0+0x7c>
 80119ac:	782c      	ldrb	r4, [r5, #0]
 80119ae:	2601      	movs	r6, #1
 80119b0:	1c85      	adds	r5, r0, #2
 80119b2:	2b00      	cmp	r3, #0
 80119b4:	d057      	beq.n	8011a66 <_strtoul_l.constprop.0+0xd6>
 80119b6:	2b10      	cmp	r3, #16
 80119b8:	d109      	bne.n	80119ce <_strtoul_l.constprop.0+0x3e>
 80119ba:	2c30      	cmp	r4, #48	; 0x30
 80119bc:	d107      	bne.n	80119ce <_strtoul_l.constprop.0+0x3e>
 80119be:	7828      	ldrb	r0, [r5, #0]
 80119c0:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 80119c4:	2858      	cmp	r0, #88	; 0x58
 80119c6:	d149      	bne.n	8011a5c <_strtoul_l.constprop.0+0xcc>
 80119c8:	786c      	ldrb	r4, [r5, #1]
 80119ca:	2310      	movs	r3, #16
 80119cc:	3502      	adds	r5, #2
 80119ce:	f04f 38ff 	mov.w	r8, #4294967295
 80119d2:	2700      	movs	r7, #0
 80119d4:	fbb8 f8f3 	udiv	r8, r8, r3
 80119d8:	fb03 f908 	mul.w	r9, r3, r8
 80119dc:	ea6f 0909 	mvn.w	r9, r9
 80119e0:	4638      	mov	r0, r7
 80119e2:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80119e6:	f1bc 0f09 	cmp.w	ip, #9
 80119ea:	d814      	bhi.n	8011a16 <_strtoul_l.constprop.0+0x86>
 80119ec:	4664      	mov	r4, ip
 80119ee:	42a3      	cmp	r3, r4
 80119f0:	dd22      	ble.n	8011a38 <_strtoul_l.constprop.0+0xa8>
 80119f2:	2f00      	cmp	r7, #0
 80119f4:	db1d      	blt.n	8011a32 <_strtoul_l.constprop.0+0xa2>
 80119f6:	4580      	cmp	r8, r0
 80119f8:	d31b      	bcc.n	8011a32 <_strtoul_l.constprop.0+0xa2>
 80119fa:	d101      	bne.n	8011a00 <_strtoul_l.constprop.0+0x70>
 80119fc:	45a1      	cmp	r9, r4
 80119fe:	db18      	blt.n	8011a32 <_strtoul_l.constprop.0+0xa2>
 8011a00:	fb00 4003 	mla	r0, r0, r3, r4
 8011a04:	2701      	movs	r7, #1
 8011a06:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011a0a:	e7ea      	b.n	80119e2 <_strtoul_l.constprop.0+0x52>
 8011a0c:	2c2b      	cmp	r4, #43	; 0x2b
 8011a0e:	bf04      	itt	eq
 8011a10:	782c      	ldrbeq	r4, [r5, #0]
 8011a12:	1c85      	addeq	r5, r0, #2
 8011a14:	e7cd      	b.n	80119b2 <_strtoul_l.constprop.0+0x22>
 8011a16:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8011a1a:	f1bc 0f19 	cmp.w	ip, #25
 8011a1e:	d801      	bhi.n	8011a24 <_strtoul_l.constprop.0+0x94>
 8011a20:	3c37      	subs	r4, #55	; 0x37
 8011a22:	e7e4      	b.n	80119ee <_strtoul_l.constprop.0+0x5e>
 8011a24:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8011a28:	f1bc 0f19 	cmp.w	ip, #25
 8011a2c:	d804      	bhi.n	8011a38 <_strtoul_l.constprop.0+0xa8>
 8011a2e:	3c57      	subs	r4, #87	; 0x57
 8011a30:	e7dd      	b.n	80119ee <_strtoul_l.constprop.0+0x5e>
 8011a32:	f04f 37ff 	mov.w	r7, #4294967295
 8011a36:	e7e6      	b.n	8011a06 <_strtoul_l.constprop.0+0x76>
 8011a38:	2f00      	cmp	r7, #0
 8011a3a:	da07      	bge.n	8011a4c <_strtoul_l.constprop.0+0xbc>
 8011a3c:	2322      	movs	r3, #34	; 0x22
 8011a3e:	f8ce 3000 	str.w	r3, [lr]
 8011a42:	f04f 30ff 	mov.w	r0, #4294967295
 8011a46:	b932      	cbnz	r2, 8011a56 <_strtoul_l.constprop.0+0xc6>
 8011a48:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011a4c:	b106      	cbz	r6, 8011a50 <_strtoul_l.constprop.0+0xc0>
 8011a4e:	4240      	negs	r0, r0
 8011a50:	2a00      	cmp	r2, #0
 8011a52:	d0f9      	beq.n	8011a48 <_strtoul_l.constprop.0+0xb8>
 8011a54:	b107      	cbz	r7, 8011a58 <_strtoul_l.constprop.0+0xc8>
 8011a56:	1e69      	subs	r1, r5, #1
 8011a58:	6011      	str	r1, [r2, #0]
 8011a5a:	e7f5      	b.n	8011a48 <_strtoul_l.constprop.0+0xb8>
 8011a5c:	2430      	movs	r4, #48	; 0x30
 8011a5e:	2b00      	cmp	r3, #0
 8011a60:	d1b5      	bne.n	80119ce <_strtoul_l.constprop.0+0x3e>
 8011a62:	2308      	movs	r3, #8
 8011a64:	e7b3      	b.n	80119ce <_strtoul_l.constprop.0+0x3e>
 8011a66:	2c30      	cmp	r4, #48	; 0x30
 8011a68:	d0a9      	beq.n	80119be <_strtoul_l.constprop.0+0x2e>
 8011a6a:	230a      	movs	r3, #10
 8011a6c:	e7af      	b.n	80119ce <_strtoul_l.constprop.0+0x3e>
 8011a6e:	bf00      	nop
 8011a70:	08013139 	.word	0x08013139

08011a74 <_strtoul_r>:
 8011a74:	f7ff bf8c 	b.w	8011990 <_strtoul_l.constprop.0>

08011a78 <__submore>:
 8011a78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011a7c:	460c      	mov	r4, r1
 8011a7e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8011a80:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011a84:	4299      	cmp	r1, r3
 8011a86:	d11d      	bne.n	8011ac4 <__submore+0x4c>
 8011a88:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8011a8c:	f7ff fa2a 	bl	8010ee4 <_malloc_r>
 8011a90:	b918      	cbnz	r0, 8011a9a <__submore+0x22>
 8011a92:	f04f 30ff 	mov.w	r0, #4294967295
 8011a96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011a9a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011a9e:	63a3      	str	r3, [r4, #56]	; 0x38
 8011aa0:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8011aa4:	6360      	str	r0, [r4, #52]	; 0x34
 8011aa6:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8011aaa:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8011aae:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8011ab2:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8011ab6:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8011aba:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8011abe:	6020      	str	r0, [r4, #0]
 8011ac0:	2000      	movs	r0, #0
 8011ac2:	e7e8      	b.n	8011a96 <__submore+0x1e>
 8011ac4:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8011ac6:	0077      	lsls	r7, r6, #1
 8011ac8:	463a      	mov	r2, r7
 8011aca:	f000 fa2d 	bl	8011f28 <_realloc_r>
 8011ace:	4605      	mov	r5, r0
 8011ad0:	2800      	cmp	r0, #0
 8011ad2:	d0de      	beq.n	8011a92 <__submore+0x1a>
 8011ad4:	eb00 0806 	add.w	r8, r0, r6
 8011ad8:	4601      	mov	r1, r0
 8011ada:	4632      	mov	r2, r6
 8011adc:	4640      	mov	r0, r8
 8011ade:	f7fb fc97 	bl	800d410 <memcpy>
 8011ae2:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8011ae6:	f8c4 8000 	str.w	r8, [r4]
 8011aea:	e7e9      	b.n	8011ac0 <__submore+0x48>

08011aec <__ascii_wctomb>:
 8011aec:	b149      	cbz	r1, 8011b02 <__ascii_wctomb+0x16>
 8011aee:	2aff      	cmp	r2, #255	; 0xff
 8011af0:	bf85      	ittet	hi
 8011af2:	238a      	movhi	r3, #138	; 0x8a
 8011af4:	6003      	strhi	r3, [r0, #0]
 8011af6:	700a      	strbls	r2, [r1, #0]
 8011af8:	f04f 30ff 	movhi.w	r0, #4294967295
 8011afc:	bf98      	it	ls
 8011afe:	2001      	movls	r0, #1
 8011b00:	4770      	bx	lr
 8011b02:	4608      	mov	r0, r1
 8011b04:	4770      	bx	lr
	...

08011b08 <__assert_func>:
 8011b08:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011b0a:	4614      	mov	r4, r2
 8011b0c:	461a      	mov	r2, r3
 8011b0e:	4b09      	ldr	r3, [pc, #36]	; (8011b34 <__assert_func+0x2c>)
 8011b10:	681b      	ldr	r3, [r3, #0]
 8011b12:	4605      	mov	r5, r0
 8011b14:	68d8      	ldr	r0, [r3, #12]
 8011b16:	b14c      	cbz	r4, 8011b2c <__assert_func+0x24>
 8011b18:	4b07      	ldr	r3, [pc, #28]	; (8011b38 <__assert_func+0x30>)
 8011b1a:	9100      	str	r1, [sp, #0]
 8011b1c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011b20:	4906      	ldr	r1, [pc, #24]	; (8011b3c <__assert_func+0x34>)
 8011b22:	462b      	mov	r3, r5
 8011b24:	f000 f9a6 	bl	8011e74 <fiprintf>
 8011b28:	f000 fc46 	bl	80123b8 <abort>
 8011b2c:	4b04      	ldr	r3, [pc, #16]	; (8011b40 <__assert_func+0x38>)
 8011b2e:	461c      	mov	r4, r3
 8011b30:	e7f3      	b.n	8011b1a <__assert_func+0x12>
 8011b32:	bf00      	nop
 8011b34:	200000d0 	.word	0x200000d0
 8011b38:	080134c8 	.word	0x080134c8
 8011b3c:	080134d5 	.word	0x080134d5
 8011b40:	08013503 	.word	0x08013503

08011b44 <__sflush_r>:
 8011b44:	898a      	ldrh	r2, [r1, #12]
 8011b46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011b4a:	4605      	mov	r5, r0
 8011b4c:	0710      	lsls	r0, r2, #28
 8011b4e:	460c      	mov	r4, r1
 8011b50:	d458      	bmi.n	8011c04 <__sflush_r+0xc0>
 8011b52:	684b      	ldr	r3, [r1, #4]
 8011b54:	2b00      	cmp	r3, #0
 8011b56:	dc05      	bgt.n	8011b64 <__sflush_r+0x20>
 8011b58:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8011b5a:	2b00      	cmp	r3, #0
 8011b5c:	dc02      	bgt.n	8011b64 <__sflush_r+0x20>
 8011b5e:	2000      	movs	r0, #0
 8011b60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011b64:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011b66:	2e00      	cmp	r6, #0
 8011b68:	d0f9      	beq.n	8011b5e <__sflush_r+0x1a>
 8011b6a:	2300      	movs	r3, #0
 8011b6c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8011b70:	682f      	ldr	r7, [r5, #0]
 8011b72:	602b      	str	r3, [r5, #0]
 8011b74:	d032      	beq.n	8011bdc <__sflush_r+0x98>
 8011b76:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8011b78:	89a3      	ldrh	r3, [r4, #12]
 8011b7a:	075a      	lsls	r2, r3, #29
 8011b7c:	d505      	bpl.n	8011b8a <__sflush_r+0x46>
 8011b7e:	6863      	ldr	r3, [r4, #4]
 8011b80:	1ac0      	subs	r0, r0, r3
 8011b82:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8011b84:	b10b      	cbz	r3, 8011b8a <__sflush_r+0x46>
 8011b86:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8011b88:	1ac0      	subs	r0, r0, r3
 8011b8a:	2300      	movs	r3, #0
 8011b8c:	4602      	mov	r2, r0
 8011b8e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011b90:	6a21      	ldr	r1, [r4, #32]
 8011b92:	4628      	mov	r0, r5
 8011b94:	47b0      	blx	r6
 8011b96:	1c43      	adds	r3, r0, #1
 8011b98:	89a3      	ldrh	r3, [r4, #12]
 8011b9a:	d106      	bne.n	8011baa <__sflush_r+0x66>
 8011b9c:	6829      	ldr	r1, [r5, #0]
 8011b9e:	291d      	cmp	r1, #29
 8011ba0:	d82c      	bhi.n	8011bfc <__sflush_r+0xb8>
 8011ba2:	4a2a      	ldr	r2, [pc, #168]	; (8011c4c <__sflush_r+0x108>)
 8011ba4:	40ca      	lsrs	r2, r1
 8011ba6:	07d6      	lsls	r6, r2, #31
 8011ba8:	d528      	bpl.n	8011bfc <__sflush_r+0xb8>
 8011baa:	2200      	movs	r2, #0
 8011bac:	6062      	str	r2, [r4, #4]
 8011bae:	04d9      	lsls	r1, r3, #19
 8011bb0:	6922      	ldr	r2, [r4, #16]
 8011bb2:	6022      	str	r2, [r4, #0]
 8011bb4:	d504      	bpl.n	8011bc0 <__sflush_r+0x7c>
 8011bb6:	1c42      	adds	r2, r0, #1
 8011bb8:	d101      	bne.n	8011bbe <__sflush_r+0x7a>
 8011bba:	682b      	ldr	r3, [r5, #0]
 8011bbc:	b903      	cbnz	r3, 8011bc0 <__sflush_r+0x7c>
 8011bbe:	6560      	str	r0, [r4, #84]	; 0x54
 8011bc0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011bc2:	602f      	str	r7, [r5, #0]
 8011bc4:	2900      	cmp	r1, #0
 8011bc6:	d0ca      	beq.n	8011b5e <__sflush_r+0x1a>
 8011bc8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011bcc:	4299      	cmp	r1, r3
 8011bce:	d002      	beq.n	8011bd6 <__sflush_r+0x92>
 8011bd0:	4628      	mov	r0, r5
 8011bd2:	f7ff f91b 	bl	8010e0c <_free_r>
 8011bd6:	2000      	movs	r0, #0
 8011bd8:	6360      	str	r0, [r4, #52]	; 0x34
 8011bda:	e7c1      	b.n	8011b60 <__sflush_r+0x1c>
 8011bdc:	6a21      	ldr	r1, [r4, #32]
 8011bde:	2301      	movs	r3, #1
 8011be0:	4628      	mov	r0, r5
 8011be2:	47b0      	blx	r6
 8011be4:	1c41      	adds	r1, r0, #1
 8011be6:	d1c7      	bne.n	8011b78 <__sflush_r+0x34>
 8011be8:	682b      	ldr	r3, [r5, #0]
 8011bea:	2b00      	cmp	r3, #0
 8011bec:	d0c4      	beq.n	8011b78 <__sflush_r+0x34>
 8011bee:	2b1d      	cmp	r3, #29
 8011bf0:	d001      	beq.n	8011bf6 <__sflush_r+0xb2>
 8011bf2:	2b16      	cmp	r3, #22
 8011bf4:	d101      	bne.n	8011bfa <__sflush_r+0xb6>
 8011bf6:	602f      	str	r7, [r5, #0]
 8011bf8:	e7b1      	b.n	8011b5e <__sflush_r+0x1a>
 8011bfa:	89a3      	ldrh	r3, [r4, #12]
 8011bfc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011c00:	81a3      	strh	r3, [r4, #12]
 8011c02:	e7ad      	b.n	8011b60 <__sflush_r+0x1c>
 8011c04:	690f      	ldr	r7, [r1, #16]
 8011c06:	2f00      	cmp	r7, #0
 8011c08:	d0a9      	beq.n	8011b5e <__sflush_r+0x1a>
 8011c0a:	0793      	lsls	r3, r2, #30
 8011c0c:	680e      	ldr	r6, [r1, #0]
 8011c0e:	bf08      	it	eq
 8011c10:	694b      	ldreq	r3, [r1, #20]
 8011c12:	600f      	str	r7, [r1, #0]
 8011c14:	bf18      	it	ne
 8011c16:	2300      	movne	r3, #0
 8011c18:	eba6 0807 	sub.w	r8, r6, r7
 8011c1c:	608b      	str	r3, [r1, #8]
 8011c1e:	f1b8 0f00 	cmp.w	r8, #0
 8011c22:	dd9c      	ble.n	8011b5e <__sflush_r+0x1a>
 8011c24:	6a21      	ldr	r1, [r4, #32]
 8011c26:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8011c28:	4643      	mov	r3, r8
 8011c2a:	463a      	mov	r2, r7
 8011c2c:	4628      	mov	r0, r5
 8011c2e:	47b0      	blx	r6
 8011c30:	2800      	cmp	r0, #0
 8011c32:	dc06      	bgt.n	8011c42 <__sflush_r+0xfe>
 8011c34:	89a3      	ldrh	r3, [r4, #12]
 8011c36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011c3a:	81a3      	strh	r3, [r4, #12]
 8011c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8011c40:	e78e      	b.n	8011b60 <__sflush_r+0x1c>
 8011c42:	4407      	add	r7, r0
 8011c44:	eba8 0800 	sub.w	r8, r8, r0
 8011c48:	e7e9      	b.n	8011c1e <__sflush_r+0xda>
 8011c4a:	bf00      	nop
 8011c4c:	20400001 	.word	0x20400001

08011c50 <_fflush_r>:
 8011c50:	b538      	push	{r3, r4, r5, lr}
 8011c52:	690b      	ldr	r3, [r1, #16]
 8011c54:	4605      	mov	r5, r0
 8011c56:	460c      	mov	r4, r1
 8011c58:	b913      	cbnz	r3, 8011c60 <_fflush_r+0x10>
 8011c5a:	2500      	movs	r5, #0
 8011c5c:	4628      	mov	r0, r5
 8011c5e:	bd38      	pop	{r3, r4, r5, pc}
 8011c60:	b118      	cbz	r0, 8011c6a <_fflush_r+0x1a>
 8011c62:	6983      	ldr	r3, [r0, #24]
 8011c64:	b90b      	cbnz	r3, 8011c6a <_fflush_r+0x1a>
 8011c66:	f000 f887 	bl	8011d78 <__sinit>
 8011c6a:	4b14      	ldr	r3, [pc, #80]	; (8011cbc <_fflush_r+0x6c>)
 8011c6c:	429c      	cmp	r4, r3
 8011c6e:	d11b      	bne.n	8011ca8 <_fflush_r+0x58>
 8011c70:	686c      	ldr	r4, [r5, #4]
 8011c72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011c76:	2b00      	cmp	r3, #0
 8011c78:	d0ef      	beq.n	8011c5a <_fflush_r+0xa>
 8011c7a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8011c7c:	07d0      	lsls	r0, r2, #31
 8011c7e:	d404      	bmi.n	8011c8a <_fflush_r+0x3a>
 8011c80:	0599      	lsls	r1, r3, #22
 8011c82:	d402      	bmi.n	8011c8a <_fflush_r+0x3a>
 8011c84:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011c86:	f000 f927 	bl	8011ed8 <__retarget_lock_acquire_recursive>
 8011c8a:	4628      	mov	r0, r5
 8011c8c:	4621      	mov	r1, r4
 8011c8e:	f7ff ff59 	bl	8011b44 <__sflush_r>
 8011c92:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011c94:	07da      	lsls	r2, r3, #31
 8011c96:	4605      	mov	r5, r0
 8011c98:	d4e0      	bmi.n	8011c5c <_fflush_r+0xc>
 8011c9a:	89a3      	ldrh	r3, [r4, #12]
 8011c9c:	059b      	lsls	r3, r3, #22
 8011c9e:	d4dd      	bmi.n	8011c5c <_fflush_r+0xc>
 8011ca0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011ca2:	f000 f91a 	bl	8011eda <__retarget_lock_release_recursive>
 8011ca6:	e7d9      	b.n	8011c5c <_fflush_r+0xc>
 8011ca8:	4b05      	ldr	r3, [pc, #20]	; (8011cc0 <_fflush_r+0x70>)
 8011caa:	429c      	cmp	r4, r3
 8011cac:	d101      	bne.n	8011cb2 <_fflush_r+0x62>
 8011cae:	68ac      	ldr	r4, [r5, #8]
 8011cb0:	e7df      	b.n	8011c72 <_fflush_r+0x22>
 8011cb2:	4b04      	ldr	r3, [pc, #16]	; (8011cc4 <_fflush_r+0x74>)
 8011cb4:	429c      	cmp	r4, r3
 8011cb6:	bf08      	it	eq
 8011cb8:	68ec      	ldreq	r4, [r5, #12]
 8011cba:	e7da      	b.n	8011c72 <_fflush_r+0x22>
 8011cbc:	08013524 	.word	0x08013524
 8011cc0:	08013544 	.word	0x08013544
 8011cc4:	08013504 	.word	0x08013504

08011cc8 <std>:
 8011cc8:	2300      	movs	r3, #0
 8011cca:	b510      	push	{r4, lr}
 8011ccc:	4604      	mov	r4, r0
 8011cce:	e9c0 3300 	strd	r3, r3, [r0]
 8011cd2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011cd6:	6083      	str	r3, [r0, #8]
 8011cd8:	8181      	strh	r1, [r0, #12]
 8011cda:	6643      	str	r3, [r0, #100]	; 0x64
 8011cdc:	81c2      	strh	r2, [r0, #14]
 8011cde:	6183      	str	r3, [r0, #24]
 8011ce0:	4619      	mov	r1, r3
 8011ce2:	2208      	movs	r2, #8
 8011ce4:	305c      	adds	r0, #92	; 0x5c
 8011ce6:	f7fb fba1 	bl	800d42c <memset>
 8011cea:	4b05      	ldr	r3, [pc, #20]	; (8011d00 <std+0x38>)
 8011cec:	6263      	str	r3, [r4, #36]	; 0x24
 8011cee:	4b05      	ldr	r3, [pc, #20]	; (8011d04 <std+0x3c>)
 8011cf0:	62a3      	str	r3, [r4, #40]	; 0x28
 8011cf2:	4b05      	ldr	r3, [pc, #20]	; (8011d08 <std+0x40>)
 8011cf4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8011cf6:	4b05      	ldr	r3, [pc, #20]	; (8011d0c <std+0x44>)
 8011cf8:	6224      	str	r4, [r4, #32]
 8011cfa:	6323      	str	r3, [r4, #48]	; 0x30
 8011cfc:	bd10      	pop	{r4, pc}
 8011cfe:	bf00      	nop
 8011d00:	0800e1d5 	.word	0x0800e1d5
 8011d04:	0800e1fb 	.word	0x0800e1fb
 8011d08:	0800e233 	.word	0x0800e233
 8011d0c:	0800e257 	.word	0x0800e257

08011d10 <_cleanup_r>:
 8011d10:	4901      	ldr	r1, [pc, #4]	; (8011d18 <_cleanup_r+0x8>)
 8011d12:	f000 b8c1 	b.w	8011e98 <_fwalk_reent>
 8011d16:	bf00      	nop
 8011d18:	08011c51 	.word	0x08011c51

08011d1c <__sfmoreglue>:
 8011d1c:	b570      	push	{r4, r5, r6, lr}
 8011d1e:	2268      	movs	r2, #104	; 0x68
 8011d20:	1e4d      	subs	r5, r1, #1
 8011d22:	4355      	muls	r5, r2
 8011d24:	460e      	mov	r6, r1
 8011d26:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8011d2a:	f7ff f8db 	bl	8010ee4 <_malloc_r>
 8011d2e:	4604      	mov	r4, r0
 8011d30:	b140      	cbz	r0, 8011d44 <__sfmoreglue+0x28>
 8011d32:	2100      	movs	r1, #0
 8011d34:	e9c0 1600 	strd	r1, r6, [r0]
 8011d38:	300c      	adds	r0, #12
 8011d3a:	60a0      	str	r0, [r4, #8]
 8011d3c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8011d40:	f7fb fb74 	bl	800d42c <memset>
 8011d44:	4620      	mov	r0, r4
 8011d46:	bd70      	pop	{r4, r5, r6, pc}

08011d48 <__sfp_lock_acquire>:
 8011d48:	4801      	ldr	r0, [pc, #4]	; (8011d50 <__sfp_lock_acquire+0x8>)
 8011d4a:	f000 b8c5 	b.w	8011ed8 <__retarget_lock_acquire_recursive>
 8011d4e:	bf00      	nop
 8011d50:	200050c9 	.word	0x200050c9

08011d54 <__sfp_lock_release>:
 8011d54:	4801      	ldr	r0, [pc, #4]	; (8011d5c <__sfp_lock_release+0x8>)
 8011d56:	f000 b8c0 	b.w	8011eda <__retarget_lock_release_recursive>
 8011d5a:	bf00      	nop
 8011d5c:	200050c9 	.word	0x200050c9

08011d60 <__sinit_lock_acquire>:
 8011d60:	4801      	ldr	r0, [pc, #4]	; (8011d68 <__sinit_lock_acquire+0x8>)
 8011d62:	f000 b8b9 	b.w	8011ed8 <__retarget_lock_acquire_recursive>
 8011d66:	bf00      	nop
 8011d68:	200050ca 	.word	0x200050ca

08011d6c <__sinit_lock_release>:
 8011d6c:	4801      	ldr	r0, [pc, #4]	; (8011d74 <__sinit_lock_release+0x8>)
 8011d6e:	f000 b8b4 	b.w	8011eda <__retarget_lock_release_recursive>
 8011d72:	bf00      	nop
 8011d74:	200050ca 	.word	0x200050ca

08011d78 <__sinit>:
 8011d78:	b510      	push	{r4, lr}
 8011d7a:	4604      	mov	r4, r0
 8011d7c:	f7ff fff0 	bl	8011d60 <__sinit_lock_acquire>
 8011d80:	69a3      	ldr	r3, [r4, #24]
 8011d82:	b11b      	cbz	r3, 8011d8c <__sinit+0x14>
 8011d84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011d88:	f7ff bff0 	b.w	8011d6c <__sinit_lock_release>
 8011d8c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8011d90:	6523      	str	r3, [r4, #80]	; 0x50
 8011d92:	4b13      	ldr	r3, [pc, #76]	; (8011de0 <__sinit+0x68>)
 8011d94:	4a13      	ldr	r2, [pc, #76]	; (8011de4 <__sinit+0x6c>)
 8011d96:	681b      	ldr	r3, [r3, #0]
 8011d98:	62a2      	str	r2, [r4, #40]	; 0x28
 8011d9a:	42a3      	cmp	r3, r4
 8011d9c:	bf04      	itt	eq
 8011d9e:	2301      	moveq	r3, #1
 8011da0:	61a3      	streq	r3, [r4, #24]
 8011da2:	4620      	mov	r0, r4
 8011da4:	f000 f820 	bl	8011de8 <__sfp>
 8011da8:	6060      	str	r0, [r4, #4]
 8011daa:	4620      	mov	r0, r4
 8011dac:	f000 f81c 	bl	8011de8 <__sfp>
 8011db0:	60a0      	str	r0, [r4, #8]
 8011db2:	4620      	mov	r0, r4
 8011db4:	f000 f818 	bl	8011de8 <__sfp>
 8011db8:	2200      	movs	r2, #0
 8011dba:	60e0      	str	r0, [r4, #12]
 8011dbc:	2104      	movs	r1, #4
 8011dbe:	6860      	ldr	r0, [r4, #4]
 8011dc0:	f7ff ff82 	bl	8011cc8 <std>
 8011dc4:	68a0      	ldr	r0, [r4, #8]
 8011dc6:	2201      	movs	r2, #1
 8011dc8:	2109      	movs	r1, #9
 8011dca:	f7ff ff7d 	bl	8011cc8 <std>
 8011dce:	68e0      	ldr	r0, [r4, #12]
 8011dd0:	2202      	movs	r2, #2
 8011dd2:	2112      	movs	r1, #18
 8011dd4:	f7ff ff78 	bl	8011cc8 <std>
 8011dd8:	2301      	movs	r3, #1
 8011dda:	61a3      	str	r3, [r4, #24]
 8011ddc:	e7d2      	b.n	8011d84 <__sinit+0xc>
 8011dde:	bf00      	nop
 8011de0:	080130ac 	.word	0x080130ac
 8011de4:	08011d11 	.word	0x08011d11

08011de8 <__sfp>:
 8011de8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011dea:	4607      	mov	r7, r0
 8011dec:	f7ff ffac 	bl	8011d48 <__sfp_lock_acquire>
 8011df0:	4b1e      	ldr	r3, [pc, #120]	; (8011e6c <__sfp+0x84>)
 8011df2:	681e      	ldr	r6, [r3, #0]
 8011df4:	69b3      	ldr	r3, [r6, #24]
 8011df6:	b913      	cbnz	r3, 8011dfe <__sfp+0x16>
 8011df8:	4630      	mov	r0, r6
 8011dfa:	f7ff ffbd 	bl	8011d78 <__sinit>
 8011dfe:	3648      	adds	r6, #72	; 0x48
 8011e00:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8011e04:	3b01      	subs	r3, #1
 8011e06:	d503      	bpl.n	8011e10 <__sfp+0x28>
 8011e08:	6833      	ldr	r3, [r6, #0]
 8011e0a:	b30b      	cbz	r3, 8011e50 <__sfp+0x68>
 8011e0c:	6836      	ldr	r6, [r6, #0]
 8011e0e:	e7f7      	b.n	8011e00 <__sfp+0x18>
 8011e10:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8011e14:	b9d5      	cbnz	r5, 8011e4c <__sfp+0x64>
 8011e16:	4b16      	ldr	r3, [pc, #88]	; (8011e70 <__sfp+0x88>)
 8011e18:	60e3      	str	r3, [r4, #12]
 8011e1a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8011e1e:	6665      	str	r5, [r4, #100]	; 0x64
 8011e20:	f000 f859 	bl	8011ed6 <__retarget_lock_init_recursive>
 8011e24:	f7ff ff96 	bl	8011d54 <__sfp_lock_release>
 8011e28:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8011e2c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8011e30:	6025      	str	r5, [r4, #0]
 8011e32:	61a5      	str	r5, [r4, #24]
 8011e34:	2208      	movs	r2, #8
 8011e36:	4629      	mov	r1, r5
 8011e38:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8011e3c:	f7fb faf6 	bl	800d42c <memset>
 8011e40:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8011e44:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8011e48:	4620      	mov	r0, r4
 8011e4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011e4c:	3468      	adds	r4, #104	; 0x68
 8011e4e:	e7d9      	b.n	8011e04 <__sfp+0x1c>
 8011e50:	2104      	movs	r1, #4
 8011e52:	4638      	mov	r0, r7
 8011e54:	f7ff ff62 	bl	8011d1c <__sfmoreglue>
 8011e58:	4604      	mov	r4, r0
 8011e5a:	6030      	str	r0, [r6, #0]
 8011e5c:	2800      	cmp	r0, #0
 8011e5e:	d1d5      	bne.n	8011e0c <__sfp+0x24>
 8011e60:	f7ff ff78 	bl	8011d54 <__sfp_lock_release>
 8011e64:	230c      	movs	r3, #12
 8011e66:	603b      	str	r3, [r7, #0]
 8011e68:	e7ee      	b.n	8011e48 <__sfp+0x60>
 8011e6a:	bf00      	nop
 8011e6c:	080130ac 	.word	0x080130ac
 8011e70:	ffff0001 	.word	0xffff0001

08011e74 <fiprintf>:
 8011e74:	b40e      	push	{r1, r2, r3}
 8011e76:	b503      	push	{r0, r1, lr}
 8011e78:	4601      	mov	r1, r0
 8011e7a:	ab03      	add	r3, sp, #12
 8011e7c:	4805      	ldr	r0, [pc, #20]	; (8011e94 <fiprintf+0x20>)
 8011e7e:	f853 2b04 	ldr.w	r2, [r3], #4
 8011e82:	6800      	ldr	r0, [r0, #0]
 8011e84:	9301      	str	r3, [sp, #4]
 8011e86:	f000 f8a7 	bl	8011fd8 <_vfiprintf_r>
 8011e8a:	b002      	add	sp, #8
 8011e8c:	f85d eb04 	ldr.w	lr, [sp], #4
 8011e90:	b003      	add	sp, #12
 8011e92:	4770      	bx	lr
 8011e94:	200000d0 	.word	0x200000d0

08011e98 <_fwalk_reent>:
 8011e98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011e9c:	4606      	mov	r6, r0
 8011e9e:	4688      	mov	r8, r1
 8011ea0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8011ea4:	2700      	movs	r7, #0
 8011ea6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011eaa:	f1b9 0901 	subs.w	r9, r9, #1
 8011eae:	d505      	bpl.n	8011ebc <_fwalk_reent+0x24>
 8011eb0:	6824      	ldr	r4, [r4, #0]
 8011eb2:	2c00      	cmp	r4, #0
 8011eb4:	d1f7      	bne.n	8011ea6 <_fwalk_reent+0xe>
 8011eb6:	4638      	mov	r0, r7
 8011eb8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011ebc:	89ab      	ldrh	r3, [r5, #12]
 8011ebe:	2b01      	cmp	r3, #1
 8011ec0:	d907      	bls.n	8011ed2 <_fwalk_reent+0x3a>
 8011ec2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011ec6:	3301      	adds	r3, #1
 8011ec8:	d003      	beq.n	8011ed2 <_fwalk_reent+0x3a>
 8011eca:	4629      	mov	r1, r5
 8011ecc:	4630      	mov	r0, r6
 8011ece:	47c0      	blx	r8
 8011ed0:	4307      	orrs	r7, r0
 8011ed2:	3568      	adds	r5, #104	; 0x68
 8011ed4:	e7e9      	b.n	8011eaa <_fwalk_reent+0x12>

08011ed6 <__retarget_lock_init_recursive>:
 8011ed6:	4770      	bx	lr

08011ed8 <__retarget_lock_acquire_recursive>:
 8011ed8:	4770      	bx	lr

08011eda <__retarget_lock_release_recursive>:
 8011eda:	4770      	bx	lr

08011edc <memmove>:
 8011edc:	4288      	cmp	r0, r1
 8011ede:	b510      	push	{r4, lr}
 8011ee0:	eb01 0402 	add.w	r4, r1, r2
 8011ee4:	d902      	bls.n	8011eec <memmove+0x10>
 8011ee6:	4284      	cmp	r4, r0
 8011ee8:	4623      	mov	r3, r4
 8011eea:	d807      	bhi.n	8011efc <memmove+0x20>
 8011eec:	1e43      	subs	r3, r0, #1
 8011eee:	42a1      	cmp	r1, r4
 8011ef0:	d008      	beq.n	8011f04 <memmove+0x28>
 8011ef2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011ef6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011efa:	e7f8      	b.n	8011eee <memmove+0x12>
 8011efc:	4402      	add	r2, r0
 8011efe:	4601      	mov	r1, r0
 8011f00:	428a      	cmp	r2, r1
 8011f02:	d100      	bne.n	8011f06 <memmove+0x2a>
 8011f04:	bd10      	pop	{r4, pc}
 8011f06:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011f0a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011f0e:	e7f7      	b.n	8011f00 <memmove+0x24>

08011f10 <__malloc_lock>:
 8011f10:	4801      	ldr	r0, [pc, #4]	; (8011f18 <__malloc_lock+0x8>)
 8011f12:	f7ff bfe1 	b.w	8011ed8 <__retarget_lock_acquire_recursive>
 8011f16:	bf00      	nop
 8011f18:	200050c8 	.word	0x200050c8

08011f1c <__malloc_unlock>:
 8011f1c:	4801      	ldr	r0, [pc, #4]	; (8011f24 <__malloc_unlock+0x8>)
 8011f1e:	f7ff bfdc 	b.w	8011eda <__retarget_lock_release_recursive>
 8011f22:	bf00      	nop
 8011f24:	200050c8 	.word	0x200050c8

08011f28 <_realloc_r>:
 8011f28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011f2c:	4680      	mov	r8, r0
 8011f2e:	4614      	mov	r4, r2
 8011f30:	460e      	mov	r6, r1
 8011f32:	b921      	cbnz	r1, 8011f3e <_realloc_r+0x16>
 8011f34:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011f38:	4611      	mov	r1, r2
 8011f3a:	f7fe bfd3 	b.w	8010ee4 <_malloc_r>
 8011f3e:	b92a      	cbnz	r2, 8011f4c <_realloc_r+0x24>
 8011f40:	f7fe ff64 	bl	8010e0c <_free_r>
 8011f44:	4625      	mov	r5, r4
 8011f46:	4628      	mov	r0, r5
 8011f48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011f4c:	f000 faa0 	bl	8012490 <_malloc_usable_size_r>
 8011f50:	4284      	cmp	r4, r0
 8011f52:	4607      	mov	r7, r0
 8011f54:	d802      	bhi.n	8011f5c <_realloc_r+0x34>
 8011f56:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8011f5a:	d812      	bhi.n	8011f82 <_realloc_r+0x5a>
 8011f5c:	4621      	mov	r1, r4
 8011f5e:	4640      	mov	r0, r8
 8011f60:	f7fe ffc0 	bl	8010ee4 <_malloc_r>
 8011f64:	4605      	mov	r5, r0
 8011f66:	2800      	cmp	r0, #0
 8011f68:	d0ed      	beq.n	8011f46 <_realloc_r+0x1e>
 8011f6a:	42bc      	cmp	r4, r7
 8011f6c:	4622      	mov	r2, r4
 8011f6e:	4631      	mov	r1, r6
 8011f70:	bf28      	it	cs
 8011f72:	463a      	movcs	r2, r7
 8011f74:	f7fb fa4c 	bl	800d410 <memcpy>
 8011f78:	4631      	mov	r1, r6
 8011f7a:	4640      	mov	r0, r8
 8011f7c:	f7fe ff46 	bl	8010e0c <_free_r>
 8011f80:	e7e1      	b.n	8011f46 <_realloc_r+0x1e>
 8011f82:	4635      	mov	r5, r6
 8011f84:	e7df      	b.n	8011f46 <_realloc_r+0x1e>

08011f86 <__sfputc_r>:
 8011f86:	6893      	ldr	r3, [r2, #8]
 8011f88:	3b01      	subs	r3, #1
 8011f8a:	2b00      	cmp	r3, #0
 8011f8c:	b410      	push	{r4}
 8011f8e:	6093      	str	r3, [r2, #8]
 8011f90:	da08      	bge.n	8011fa4 <__sfputc_r+0x1e>
 8011f92:	6994      	ldr	r4, [r2, #24]
 8011f94:	42a3      	cmp	r3, r4
 8011f96:	db01      	blt.n	8011f9c <__sfputc_r+0x16>
 8011f98:	290a      	cmp	r1, #10
 8011f9a:	d103      	bne.n	8011fa4 <__sfputc_r+0x1e>
 8011f9c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011fa0:	f000 b94a 	b.w	8012238 <__swbuf_r>
 8011fa4:	6813      	ldr	r3, [r2, #0]
 8011fa6:	1c58      	adds	r0, r3, #1
 8011fa8:	6010      	str	r0, [r2, #0]
 8011faa:	7019      	strb	r1, [r3, #0]
 8011fac:	4608      	mov	r0, r1
 8011fae:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011fb2:	4770      	bx	lr

08011fb4 <__sfputs_r>:
 8011fb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011fb6:	4606      	mov	r6, r0
 8011fb8:	460f      	mov	r7, r1
 8011fba:	4614      	mov	r4, r2
 8011fbc:	18d5      	adds	r5, r2, r3
 8011fbe:	42ac      	cmp	r4, r5
 8011fc0:	d101      	bne.n	8011fc6 <__sfputs_r+0x12>
 8011fc2:	2000      	movs	r0, #0
 8011fc4:	e007      	b.n	8011fd6 <__sfputs_r+0x22>
 8011fc6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011fca:	463a      	mov	r2, r7
 8011fcc:	4630      	mov	r0, r6
 8011fce:	f7ff ffda 	bl	8011f86 <__sfputc_r>
 8011fd2:	1c43      	adds	r3, r0, #1
 8011fd4:	d1f3      	bne.n	8011fbe <__sfputs_r+0xa>
 8011fd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08011fd8 <_vfiprintf_r>:
 8011fd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011fdc:	460d      	mov	r5, r1
 8011fde:	b09d      	sub	sp, #116	; 0x74
 8011fe0:	4614      	mov	r4, r2
 8011fe2:	4698      	mov	r8, r3
 8011fe4:	4606      	mov	r6, r0
 8011fe6:	b118      	cbz	r0, 8011ff0 <_vfiprintf_r+0x18>
 8011fe8:	6983      	ldr	r3, [r0, #24]
 8011fea:	b90b      	cbnz	r3, 8011ff0 <_vfiprintf_r+0x18>
 8011fec:	f7ff fec4 	bl	8011d78 <__sinit>
 8011ff0:	4b89      	ldr	r3, [pc, #548]	; (8012218 <_vfiprintf_r+0x240>)
 8011ff2:	429d      	cmp	r5, r3
 8011ff4:	d11b      	bne.n	801202e <_vfiprintf_r+0x56>
 8011ff6:	6875      	ldr	r5, [r6, #4]
 8011ff8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011ffa:	07d9      	lsls	r1, r3, #31
 8011ffc:	d405      	bmi.n	801200a <_vfiprintf_r+0x32>
 8011ffe:	89ab      	ldrh	r3, [r5, #12]
 8012000:	059a      	lsls	r2, r3, #22
 8012002:	d402      	bmi.n	801200a <_vfiprintf_r+0x32>
 8012004:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012006:	f7ff ff67 	bl	8011ed8 <__retarget_lock_acquire_recursive>
 801200a:	89ab      	ldrh	r3, [r5, #12]
 801200c:	071b      	lsls	r3, r3, #28
 801200e:	d501      	bpl.n	8012014 <_vfiprintf_r+0x3c>
 8012010:	692b      	ldr	r3, [r5, #16]
 8012012:	b9eb      	cbnz	r3, 8012050 <_vfiprintf_r+0x78>
 8012014:	4629      	mov	r1, r5
 8012016:	4630      	mov	r0, r6
 8012018:	f000 f960 	bl	80122dc <__swsetup_r>
 801201c:	b1c0      	cbz	r0, 8012050 <_vfiprintf_r+0x78>
 801201e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012020:	07dc      	lsls	r4, r3, #31
 8012022:	d50e      	bpl.n	8012042 <_vfiprintf_r+0x6a>
 8012024:	f04f 30ff 	mov.w	r0, #4294967295
 8012028:	b01d      	add	sp, #116	; 0x74
 801202a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801202e:	4b7b      	ldr	r3, [pc, #492]	; (801221c <_vfiprintf_r+0x244>)
 8012030:	429d      	cmp	r5, r3
 8012032:	d101      	bne.n	8012038 <_vfiprintf_r+0x60>
 8012034:	68b5      	ldr	r5, [r6, #8]
 8012036:	e7df      	b.n	8011ff8 <_vfiprintf_r+0x20>
 8012038:	4b79      	ldr	r3, [pc, #484]	; (8012220 <_vfiprintf_r+0x248>)
 801203a:	429d      	cmp	r5, r3
 801203c:	bf08      	it	eq
 801203e:	68f5      	ldreq	r5, [r6, #12]
 8012040:	e7da      	b.n	8011ff8 <_vfiprintf_r+0x20>
 8012042:	89ab      	ldrh	r3, [r5, #12]
 8012044:	0598      	lsls	r0, r3, #22
 8012046:	d4ed      	bmi.n	8012024 <_vfiprintf_r+0x4c>
 8012048:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801204a:	f7ff ff46 	bl	8011eda <__retarget_lock_release_recursive>
 801204e:	e7e9      	b.n	8012024 <_vfiprintf_r+0x4c>
 8012050:	2300      	movs	r3, #0
 8012052:	9309      	str	r3, [sp, #36]	; 0x24
 8012054:	2320      	movs	r3, #32
 8012056:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801205a:	f8cd 800c 	str.w	r8, [sp, #12]
 801205e:	2330      	movs	r3, #48	; 0x30
 8012060:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8012224 <_vfiprintf_r+0x24c>
 8012064:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8012068:	f04f 0901 	mov.w	r9, #1
 801206c:	4623      	mov	r3, r4
 801206e:	469a      	mov	sl, r3
 8012070:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012074:	b10a      	cbz	r2, 801207a <_vfiprintf_r+0xa2>
 8012076:	2a25      	cmp	r2, #37	; 0x25
 8012078:	d1f9      	bne.n	801206e <_vfiprintf_r+0x96>
 801207a:	ebba 0b04 	subs.w	fp, sl, r4
 801207e:	d00b      	beq.n	8012098 <_vfiprintf_r+0xc0>
 8012080:	465b      	mov	r3, fp
 8012082:	4622      	mov	r2, r4
 8012084:	4629      	mov	r1, r5
 8012086:	4630      	mov	r0, r6
 8012088:	f7ff ff94 	bl	8011fb4 <__sfputs_r>
 801208c:	3001      	adds	r0, #1
 801208e:	f000 80aa 	beq.w	80121e6 <_vfiprintf_r+0x20e>
 8012092:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012094:	445a      	add	r2, fp
 8012096:	9209      	str	r2, [sp, #36]	; 0x24
 8012098:	f89a 3000 	ldrb.w	r3, [sl]
 801209c:	2b00      	cmp	r3, #0
 801209e:	f000 80a2 	beq.w	80121e6 <_vfiprintf_r+0x20e>
 80120a2:	2300      	movs	r3, #0
 80120a4:	f04f 32ff 	mov.w	r2, #4294967295
 80120a8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80120ac:	f10a 0a01 	add.w	sl, sl, #1
 80120b0:	9304      	str	r3, [sp, #16]
 80120b2:	9307      	str	r3, [sp, #28]
 80120b4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80120b8:	931a      	str	r3, [sp, #104]	; 0x68
 80120ba:	4654      	mov	r4, sl
 80120bc:	2205      	movs	r2, #5
 80120be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80120c2:	4858      	ldr	r0, [pc, #352]	; (8012224 <_vfiprintf_r+0x24c>)
 80120c4:	f7ee f8a4 	bl	8000210 <memchr>
 80120c8:	9a04      	ldr	r2, [sp, #16]
 80120ca:	b9d8      	cbnz	r0, 8012104 <_vfiprintf_r+0x12c>
 80120cc:	06d1      	lsls	r1, r2, #27
 80120ce:	bf44      	itt	mi
 80120d0:	2320      	movmi	r3, #32
 80120d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80120d6:	0713      	lsls	r3, r2, #28
 80120d8:	bf44      	itt	mi
 80120da:	232b      	movmi	r3, #43	; 0x2b
 80120dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80120e0:	f89a 3000 	ldrb.w	r3, [sl]
 80120e4:	2b2a      	cmp	r3, #42	; 0x2a
 80120e6:	d015      	beq.n	8012114 <_vfiprintf_r+0x13c>
 80120e8:	9a07      	ldr	r2, [sp, #28]
 80120ea:	4654      	mov	r4, sl
 80120ec:	2000      	movs	r0, #0
 80120ee:	f04f 0c0a 	mov.w	ip, #10
 80120f2:	4621      	mov	r1, r4
 80120f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80120f8:	3b30      	subs	r3, #48	; 0x30
 80120fa:	2b09      	cmp	r3, #9
 80120fc:	d94e      	bls.n	801219c <_vfiprintf_r+0x1c4>
 80120fe:	b1b0      	cbz	r0, 801212e <_vfiprintf_r+0x156>
 8012100:	9207      	str	r2, [sp, #28]
 8012102:	e014      	b.n	801212e <_vfiprintf_r+0x156>
 8012104:	eba0 0308 	sub.w	r3, r0, r8
 8012108:	fa09 f303 	lsl.w	r3, r9, r3
 801210c:	4313      	orrs	r3, r2
 801210e:	9304      	str	r3, [sp, #16]
 8012110:	46a2      	mov	sl, r4
 8012112:	e7d2      	b.n	80120ba <_vfiprintf_r+0xe2>
 8012114:	9b03      	ldr	r3, [sp, #12]
 8012116:	1d19      	adds	r1, r3, #4
 8012118:	681b      	ldr	r3, [r3, #0]
 801211a:	9103      	str	r1, [sp, #12]
 801211c:	2b00      	cmp	r3, #0
 801211e:	bfbb      	ittet	lt
 8012120:	425b      	neglt	r3, r3
 8012122:	f042 0202 	orrlt.w	r2, r2, #2
 8012126:	9307      	strge	r3, [sp, #28]
 8012128:	9307      	strlt	r3, [sp, #28]
 801212a:	bfb8      	it	lt
 801212c:	9204      	strlt	r2, [sp, #16]
 801212e:	7823      	ldrb	r3, [r4, #0]
 8012130:	2b2e      	cmp	r3, #46	; 0x2e
 8012132:	d10c      	bne.n	801214e <_vfiprintf_r+0x176>
 8012134:	7863      	ldrb	r3, [r4, #1]
 8012136:	2b2a      	cmp	r3, #42	; 0x2a
 8012138:	d135      	bne.n	80121a6 <_vfiprintf_r+0x1ce>
 801213a:	9b03      	ldr	r3, [sp, #12]
 801213c:	1d1a      	adds	r2, r3, #4
 801213e:	681b      	ldr	r3, [r3, #0]
 8012140:	9203      	str	r2, [sp, #12]
 8012142:	2b00      	cmp	r3, #0
 8012144:	bfb8      	it	lt
 8012146:	f04f 33ff 	movlt.w	r3, #4294967295
 801214a:	3402      	adds	r4, #2
 801214c:	9305      	str	r3, [sp, #20]
 801214e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8012234 <_vfiprintf_r+0x25c>
 8012152:	7821      	ldrb	r1, [r4, #0]
 8012154:	2203      	movs	r2, #3
 8012156:	4650      	mov	r0, sl
 8012158:	f7ee f85a 	bl	8000210 <memchr>
 801215c:	b140      	cbz	r0, 8012170 <_vfiprintf_r+0x198>
 801215e:	2340      	movs	r3, #64	; 0x40
 8012160:	eba0 000a 	sub.w	r0, r0, sl
 8012164:	fa03 f000 	lsl.w	r0, r3, r0
 8012168:	9b04      	ldr	r3, [sp, #16]
 801216a:	4303      	orrs	r3, r0
 801216c:	3401      	adds	r4, #1
 801216e:	9304      	str	r3, [sp, #16]
 8012170:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012174:	482c      	ldr	r0, [pc, #176]	; (8012228 <_vfiprintf_r+0x250>)
 8012176:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801217a:	2206      	movs	r2, #6
 801217c:	f7ee f848 	bl	8000210 <memchr>
 8012180:	2800      	cmp	r0, #0
 8012182:	d03f      	beq.n	8012204 <_vfiprintf_r+0x22c>
 8012184:	4b29      	ldr	r3, [pc, #164]	; (801222c <_vfiprintf_r+0x254>)
 8012186:	bb1b      	cbnz	r3, 80121d0 <_vfiprintf_r+0x1f8>
 8012188:	9b03      	ldr	r3, [sp, #12]
 801218a:	3307      	adds	r3, #7
 801218c:	f023 0307 	bic.w	r3, r3, #7
 8012190:	3308      	adds	r3, #8
 8012192:	9303      	str	r3, [sp, #12]
 8012194:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012196:	443b      	add	r3, r7
 8012198:	9309      	str	r3, [sp, #36]	; 0x24
 801219a:	e767      	b.n	801206c <_vfiprintf_r+0x94>
 801219c:	fb0c 3202 	mla	r2, ip, r2, r3
 80121a0:	460c      	mov	r4, r1
 80121a2:	2001      	movs	r0, #1
 80121a4:	e7a5      	b.n	80120f2 <_vfiprintf_r+0x11a>
 80121a6:	2300      	movs	r3, #0
 80121a8:	3401      	adds	r4, #1
 80121aa:	9305      	str	r3, [sp, #20]
 80121ac:	4619      	mov	r1, r3
 80121ae:	f04f 0c0a 	mov.w	ip, #10
 80121b2:	4620      	mov	r0, r4
 80121b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80121b8:	3a30      	subs	r2, #48	; 0x30
 80121ba:	2a09      	cmp	r2, #9
 80121bc:	d903      	bls.n	80121c6 <_vfiprintf_r+0x1ee>
 80121be:	2b00      	cmp	r3, #0
 80121c0:	d0c5      	beq.n	801214e <_vfiprintf_r+0x176>
 80121c2:	9105      	str	r1, [sp, #20]
 80121c4:	e7c3      	b.n	801214e <_vfiprintf_r+0x176>
 80121c6:	fb0c 2101 	mla	r1, ip, r1, r2
 80121ca:	4604      	mov	r4, r0
 80121cc:	2301      	movs	r3, #1
 80121ce:	e7f0      	b.n	80121b2 <_vfiprintf_r+0x1da>
 80121d0:	ab03      	add	r3, sp, #12
 80121d2:	9300      	str	r3, [sp, #0]
 80121d4:	462a      	mov	r2, r5
 80121d6:	4b16      	ldr	r3, [pc, #88]	; (8012230 <_vfiprintf_r+0x258>)
 80121d8:	a904      	add	r1, sp, #16
 80121da:	4630      	mov	r0, r6
 80121dc:	f7fb f9ce 	bl	800d57c <_printf_float>
 80121e0:	4607      	mov	r7, r0
 80121e2:	1c78      	adds	r0, r7, #1
 80121e4:	d1d6      	bne.n	8012194 <_vfiprintf_r+0x1bc>
 80121e6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80121e8:	07d9      	lsls	r1, r3, #31
 80121ea:	d405      	bmi.n	80121f8 <_vfiprintf_r+0x220>
 80121ec:	89ab      	ldrh	r3, [r5, #12]
 80121ee:	059a      	lsls	r2, r3, #22
 80121f0:	d402      	bmi.n	80121f8 <_vfiprintf_r+0x220>
 80121f2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80121f4:	f7ff fe71 	bl	8011eda <__retarget_lock_release_recursive>
 80121f8:	89ab      	ldrh	r3, [r5, #12]
 80121fa:	065b      	lsls	r3, r3, #25
 80121fc:	f53f af12 	bmi.w	8012024 <_vfiprintf_r+0x4c>
 8012200:	9809      	ldr	r0, [sp, #36]	; 0x24
 8012202:	e711      	b.n	8012028 <_vfiprintf_r+0x50>
 8012204:	ab03      	add	r3, sp, #12
 8012206:	9300      	str	r3, [sp, #0]
 8012208:	462a      	mov	r2, r5
 801220a:	4b09      	ldr	r3, [pc, #36]	; (8012230 <_vfiprintf_r+0x258>)
 801220c:	a904      	add	r1, sp, #16
 801220e:	4630      	mov	r0, r6
 8012210:	f7fb fc58 	bl	800dac4 <_printf_i>
 8012214:	e7e4      	b.n	80121e0 <_vfiprintf_r+0x208>
 8012216:	bf00      	nop
 8012218:	08013524 	.word	0x08013524
 801221c:	08013544 	.word	0x08013544
 8012220:	08013504 	.word	0x08013504
 8012224:	0801349c 	.word	0x0801349c
 8012228:	080134a6 	.word	0x080134a6
 801222c:	0800d57d 	.word	0x0800d57d
 8012230:	08011fb5 	.word	0x08011fb5
 8012234:	080134a2 	.word	0x080134a2

08012238 <__swbuf_r>:
 8012238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801223a:	460e      	mov	r6, r1
 801223c:	4614      	mov	r4, r2
 801223e:	4605      	mov	r5, r0
 8012240:	b118      	cbz	r0, 801224a <__swbuf_r+0x12>
 8012242:	6983      	ldr	r3, [r0, #24]
 8012244:	b90b      	cbnz	r3, 801224a <__swbuf_r+0x12>
 8012246:	f7ff fd97 	bl	8011d78 <__sinit>
 801224a:	4b21      	ldr	r3, [pc, #132]	; (80122d0 <__swbuf_r+0x98>)
 801224c:	429c      	cmp	r4, r3
 801224e:	d12b      	bne.n	80122a8 <__swbuf_r+0x70>
 8012250:	686c      	ldr	r4, [r5, #4]
 8012252:	69a3      	ldr	r3, [r4, #24]
 8012254:	60a3      	str	r3, [r4, #8]
 8012256:	89a3      	ldrh	r3, [r4, #12]
 8012258:	071a      	lsls	r2, r3, #28
 801225a:	d52f      	bpl.n	80122bc <__swbuf_r+0x84>
 801225c:	6923      	ldr	r3, [r4, #16]
 801225e:	b36b      	cbz	r3, 80122bc <__swbuf_r+0x84>
 8012260:	6923      	ldr	r3, [r4, #16]
 8012262:	6820      	ldr	r0, [r4, #0]
 8012264:	1ac0      	subs	r0, r0, r3
 8012266:	6963      	ldr	r3, [r4, #20]
 8012268:	b2f6      	uxtb	r6, r6
 801226a:	4283      	cmp	r3, r0
 801226c:	4637      	mov	r7, r6
 801226e:	dc04      	bgt.n	801227a <__swbuf_r+0x42>
 8012270:	4621      	mov	r1, r4
 8012272:	4628      	mov	r0, r5
 8012274:	f7ff fcec 	bl	8011c50 <_fflush_r>
 8012278:	bb30      	cbnz	r0, 80122c8 <__swbuf_r+0x90>
 801227a:	68a3      	ldr	r3, [r4, #8]
 801227c:	3b01      	subs	r3, #1
 801227e:	60a3      	str	r3, [r4, #8]
 8012280:	6823      	ldr	r3, [r4, #0]
 8012282:	1c5a      	adds	r2, r3, #1
 8012284:	6022      	str	r2, [r4, #0]
 8012286:	701e      	strb	r6, [r3, #0]
 8012288:	6963      	ldr	r3, [r4, #20]
 801228a:	3001      	adds	r0, #1
 801228c:	4283      	cmp	r3, r0
 801228e:	d004      	beq.n	801229a <__swbuf_r+0x62>
 8012290:	89a3      	ldrh	r3, [r4, #12]
 8012292:	07db      	lsls	r3, r3, #31
 8012294:	d506      	bpl.n	80122a4 <__swbuf_r+0x6c>
 8012296:	2e0a      	cmp	r6, #10
 8012298:	d104      	bne.n	80122a4 <__swbuf_r+0x6c>
 801229a:	4621      	mov	r1, r4
 801229c:	4628      	mov	r0, r5
 801229e:	f7ff fcd7 	bl	8011c50 <_fflush_r>
 80122a2:	b988      	cbnz	r0, 80122c8 <__swbuf_r+0x90>
 80122a4:	4638      	mov	r0, r7
 80122a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80122a8:	4b0a      	ldr	r3, [pc, #40]	; (80122d4 <__swbuf_r+0x9c>)
 80122aa:	429c      	cmp	r4, r3
 80122ac:	d101      	bne.n	80122b2 <__swbuf_r+0x7a>
 80122ae:	68ac      	ldr	r4, [r5, #8]
 80122b0:	e7cf      	b.n	8012252 <__swbuf_r+0x1a>
 80122b2:	4b09      	ldr	r3, [pc, #36]	; (80122d8 <__swbuf_r+0xa0>)
 80122b4:	429c      	cmp	r4, r3
 80122b6:	bf08      	it	eq
 80122b8:	68ec      	ldreq	r4, [r5, #12]
 80122ba:	e7ca      	b.n	8012252 <__swbuf_r+0x1a>
 80122bc:	4621      	mov	r1, r4
 80122be:	4628      	mov	r0, r5
 80122c0:	f000 f80c 	bl	80122dc <__swsetup_r>
 80122c4:	2800      	cmp	r0, #0
 80122c6:	d0cb      	beq.n	8012260 <__swbuf_r+0x28>
 80122c8:	f04f 37ff 	mov.w	r7, #4294967295
 80122cc:	e7ea      	b.n	80122a4 <__swbuf_r+0x6c>
 80122ce:	bf00      	nop
 80122d0:	08013524 	.word	0x08013524
 80122d4:	08013544 	.word	0x08013544
 80122d8:	08013504 	.word	0x08013504

080122dc <__swsetup_r>:
 80122dc:	4b32      	ldr	r3, [pc, #200]	; (80123a8 <__swsetup_r+0xcc>)
 80122de:	b570      	push	{r4, r5, r6, lr}
 80122e0:	681d      	ldr	r5, [r3, #0]
 80122e2:	4606      	mov	r6, r0
 80122e4:	460c      	mov	r4, r1
 80122e6:	b125      	cbz	r5, 80122f2 <__swsetup_r+0x16>
 80122e8:	69ab      	ldr	r3, [r5, #24]
 80122ea:	b913      	cbnz	r3, 80122f2 <__swsetup_r+0x16>
 80122ec:	4628      	mov	r0, r5
 80122ee:	f7ff fd43 	bl	8011d78 <__sinit>
 80122f2:	4b2e      	ldr	r3, [pc, #184]	; (80123ac <__swsetup_r+0xd0>)
 80122f4:	429c      	cmp	r4, r3
 80122f6:	d10f      	bne.n	8012318 <__swsetup_r+0x3c>
 80122f8:	686c      	ldr	r4, [r5, #4]
 80122fa:	89a3      	ldrh	r3, [r4, #12]
 80122fc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8012300:	0719      	lsls	r1, r3, #28
 8012302:	d42c      	bmi.n	801235e <__swsetup_r+0x82>
 8012304:	06dd      	lsls	r5, r3, #27
 8012306:	d411      	bmi.n	801232c <__swsetup_r+0x50>
 8012308:	2309      	movs	r3, #9
 801230a:	6033      	str	r3, [r6, #0]
 801230c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8012310:	81a3      	strh	r3, [r4, #12]
 8012312:	f04f 30ff 	mov.w	r0, #4294967295
 8012316:	e03e      	b.n	8012396 <__swsetup_r+0xba>
 8012318:	4b25      	ldr	r3, [pc, #148]	; (80123b0 <__swsetup_r+0xd4>)
 801231a:	429c      	cmp	r4, r3
 801231c:	d101      	bne.n	8012322 <__swsetup_r+0x46>
 801231e:	68ac      	ldr	r4, [r5, #8]
 8012320:	e7eb      	b.n	80122fa <__swsetup_r+0x1e>
 8012322:	4b24      	ldr	r3, [pc, #144]	; (80123b4 <__swsetup_r+0xd8>)
 8012324:	429c      	cmp	r4, r3
 8012326:	bf08      	it	eq
 8012328:	68ec      	ldreq	r4, [r5, #12]
 801232a:	e7e6      	b.n	80122fa <__swsetup_r+0x1e>
 801232c:	0758      	lsls	r0, r3, #29
 801232e:	d512      	bpl.n	8012356 <__swsetup_r+0x7a>
 8012330:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012332:	b141      	cbz	r1, 8012346 <__swsetup_r+0x6a>
 8012334:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012338:	4299      	cmp	r1, r3
 801233a:	d002      	beq.n	8012342 <__swsetup_r+0x66>
 801233c:	4630      	mov	r0, r6
 801233e:	f7fe fd65 	bl	8010e0c <_free_r>
 8012342:	2300      	movs	r3, #0
 8012344:	6363      	str	r3, [r4, #52]	; 0x34
 8012346:	89a3      	ldrh	r3, [r4, #12]
 8012348:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801234c:	81a3      	strh	r3, [r4, #12]
 801234e:	2300      	movs	r3, #0
 8012350:	6063      	str	r3, [r4, #4]
 8012352:	6923      	ldr	r3, [r4, #16]
 8012354:	6023      	str	r3, [r4, #0]
 8012356:	89a3      	ldrh	r3, [r4, #12]
 8012358:	f043 0308 	orr.w	r3, r3, #8
 801235c:	81a3      	strh	r3, [r4, #12]
 801235e:	6923      	ldr	r3, [r4, #16]
 8012360:	b94b      	cbnz	r3, 8012376 <__swsetup_r+0x9a>
 8012362:	89a3      	ldrh	r3, [r4, #12]
 8012364:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8012368:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801236c:	d003      	beq.n	8012376 <__swsetup_r+0x9a>
 801236e:	4621      	mov	r1, r4
 8012370:	4630      	mov	r0, r6
 8012372:	f000 f84d 	bl	8012410 <__smakebuf_r>
 8012376:	89a0      	ldrh	r0, [r4, #12]
 8012378:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801237c:	f010 0301 	ands.w	r3, r0, #1
 8012380:	d00a      	beq.n	8012398 <__swsetup_r+0xbc>
 8012382:	2300      	movs	r3, #0
 8012384:	60a3      	str	r3, [r4, #8]
 8012386:	6963      	ldr	r3, [r4, #20]
 8012388:	425b      	negs	r3, r3
 801238a:	61a3      	str	r3, [r4, #24]
 801238c:	6923      	ldr	r3, [r4, #16]
 801238e:	b943      	cbnz	r3, 80123a2 <__swsetup_r+0xc6>
 8012390:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8012394:	d1ba      	bne.n	801230c <__swsetup_r+0x30>
 8012396:	bd70      	pop	{r4, r5, r6, pc}
 8012398:	0781      	lsls	r1, r0, #30
 801239a:	bf58      	it	pl
 801239c:	6963      	ldrpl	r3, [r4, #20]
 801239e:	60a3      	str	r3, [r4, #8]
 80123a0:	e7f4      	b.n	801238c <__swsetup_r+0xb0>
 80123a2:	2000      	movs	r0, #0
 80123a4:	e7f7      	b.n	8012396 <__swsetup_r+0xba>
 80123a6:	bf00      	nop
 80123a8:	200000d0 	.word	0x200000d0
 80123ac:	08013524 	.word	0x08013524
 80123b0:	08013544 	.word	0x08013544
 80123b4:	08013504 	.word	0x08013504

080123b8 <abort>:
 80123b8:	b508      	push	{r3, lr}
 80123ba:	2006      	movs	r0, #6
 80123bc:	f000 f898 	bl	80124f0 <raise>
 80123c0:	2001      	movs	r0, #1
 80123c2:	f7f2 fd91 	bl	8004ee8 <_exit>

080123c6 <__swhatbuf_r>:
 80123c6:	b570      	push	{r4, r5, r6, lr}
 80123c8:	460e      	mov	r6, r1
 80123ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80123ce:	2900      	cmp	r1, #0
 80123d0:	b096      	sub	sp, #88	; 0x58
 80123d2:	4614      	mov	r4, r2
 80123d4:	461d      	mov	r5, r3
 80123d6:	da08      	bge.n	80123ea <__swhatbuf_r+0x24>
 80123d8:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80123dc:	2200      	movs	r2, #0
 80123de:	602a      	str	r2, [r5, #0]
 80123e0:	061a      	lsls	r2, r3, #24
 80123e2:	d410      	bmi.n	8012406 <__swhatbuf_r+0x40>
 80123e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80123e8:	e00e      	b.n	8012408 <__swhatbuf_r+0x42>
 80123ea:	466a      	mov	r2, sp
 80123ec:	f000 f89c 	bl	8012528 <_fstat_r>
 80123f0:	2800      	cmp	r0, #0
 80123f2:	dbf1      	blt.n	80123d8 <__swhatbuf_r+0x12>
 80123f4:	9a01      	ldr	r2, [sp, #4]
 80123f6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80123fa:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80123fe:	425a      	negs	r2, r3
 8012400:	415a      	adcs	r2, r3
 8012402:	602a      	str	r2, [r5, #0]
 8012404:	e7ee      	b.n	80123e4 <__swhatbuf_r+0x1e>
 8012406:	2340      	movs	r3, #64	; 0x40
 8012408:	2000      	movs	r0, #0
 801240a:	6023      	str	r3, [r4, #0]
 801240c:	b016      	add	sp, #88	; 0x58
 801240e:	bd70      	pop	{r4, r5, r6, pc}

08012410 <__smakebuf_r>:
 8012410:	898b      	ldrh	r3, [r1, #12]
 8012412:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8012414:	079d      	lsls	r5, r3, #30
 8012416:	4606      	mov	r6, r0
 8012418:	460c      	mov	r4, r1
 801241a:	d507      	bpl.n	801242c <__smakebuf_r+0x1c>
 801241c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8012420:	6023      	str	r3, [r4, #0]
 8012422:	6123      	str	r3, [r4, #16]
 8012424:	2301      	movs	r3, #1
 8012426:	6163      	str	r3, [r4, #20]
 8012428:	b002      	add	sp, #8
 801242a:	bd70      	pop	{r4, r5, r6, pc}
 801242c:	ab01      	add	r3, sp, #4
 801242e:	466a      	mov	r2, sp
 8012430:	f7ff ffc9 	bl	80123c6 <__swhatbuf_r>
 8012434:	9900      	ldr	r1, [sp, #0]
 8012436:	4605      	mov	r5, r0
 8012438:	4630      	mov	r0, r6
 801243a:	f7fe fd53 	bl	8010ee4 <_malloc_r>
 801243e:	b948      	cbnz	r0, 8012454 <__smakebuf_r+0x44>
 8012440:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012444:	059a      	lsls	r2, r3, #22
 8012446:	d4ef      	bmi.n	8012428 <__smakebuf_r+0x18>
 8012448:	f023 0303 	bic.w	r3, r3, #3
 801244c:	f043 0302 	orr.w	r3, r3, #2
 8012450:	81a3      	strh	r3, [r4, #12]
 8012452:	e7e3      	b.n	801241c <__smakebuf_r+0xc>
 8012454:	4b0d      	ldr	r3, [pc, #52]	; (801248c <__smakebuf_r+0x7c>)
 8012456:	62b3      	str	r3, [r6, #40]	; 0x28
 8012458:	89a3      	ldrh	r3, [r4, #12]
 801245a:	6020      	str	r0, [r4, #0]
 801245c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012460:	81a3      	strh	r3, [r4, #12]
 8012462:	9b00      	ldr	r3, [sp, #0]
 8012464:	6163      	str	r3, [r4, #20]
 8012466:	9b01      	ldr	r3, [sp, #4]
 8012468:	6120      	str	r0, [r4, #16]
 801246a:	b15b      	cbz	r3, 8012484 <__smakebuf_r+0x74>
 801246c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012470:	4630      	mov	r0, r6
 8012472:	f000 f86b 	bl	801254c <_isatty_r>
 8012476:	b128      	cbz	r0, 8012484 <__smakebuf_r+0x74>
 8012478:	89a3      	ldrh	r3, [r4, #12]
 801247a:	f023 0303 	bic.w	r3, r3, #3
 801247e:	f043 0301 	orr.w	r3, r3, #1
 8012482:	81a3      	strh	r3, [r4, #12]
 8012484:	89a0      	ldrh	r0, [r4, #12]
 8012486:	4305      	orrs	r5, r0
 8012488:	81a5      	strh	r5, [r4, #12]
 801248a:	e7cd      	b.n	8012428 <__smakebuf_r+0x18>
 801248c:	08011d11 	.word	0x08011d11

08012490 <_malloc_usable_size_r>:
 8012490:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012494:	1f18      	subs	r0, r3, #4
 8012496:	2b00      	cmp	r3, #0
 8012498:	bfbc      	itt	lt
 801249a:	580b      	ldrlt	r3, [r1, r0]
 801249c:	18c0      	addlt	r0, r0, r3
 801249e:	4770      	bx	lr

080124a0 <_raise_r>:
 80124a0:	291f      	cmp	r1, #31
 80124a2:	b538      	push	{r3, r4, r5, lr}
 80124a4:	4604      	mov	r4, r0
 80124a6:	460d      	mov	r5, r1
 80124a8:	d904      	bls.n	80124b4 <_raise_r+0x14>
 80124aa:	2316      	movs	r3, #22
 80124ac:	6003      	str	r3, [r0, #0]
 80124ae:	f04f 30ff 	mov.w	r0, #4294967295
 80124b2:	bd38      	pop	{r3, r4, r5, pc}
 80124b4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80124b6:	b112      	cbz	r2, 80124be <_raise_r+0x1e>
 80124b8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80124bc:	b94b      	cbnz	r3, 80124d2 <_raise_r+0x32>
 80124be:	4620      	mov	r0, r4
 80124c0:	f000 f830 	bl	8012524 <_getpid_r>
 80124c4:	462a      	mov	r2, r5
 80124c6:	4601      	mov	r1, r0
 80124c8:	4620      	mov	r0, r4
 80124ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80124ce:	f000 b817 	b.w	8012500 <_kill_r>
 80124d2:	2b01      	cmp	r3, #1
 80124d4:	d00a      	beq.n	80124ec <_raise_r+0x4c>
 80124d6:	1c59      	adds	r1, r3, #1
 80124d8:	d103      	bne.n	80124e2 <_raise_r+0x42>
 80124da:	2316      	movs	r3, #22
 80124dc:	6003      	str	r3, [r0, #0]
 80124de:	2001      	movs	r0, #1
 80124e0:	e7e7      	b.n	80124b2 <_raise_r+0x12>
 80124e2:	2400      	movs	r4, #0
 80124e4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80124e8:	4628      	mov	r0, r5
 80124ea:	4798      	blx	r3
 80124ec:	2000      	movs	r0, #0
 80124ee:	e7e0      	b.n	80124b2 <_raise_r+0x12>

080124f0 <raise>:
 80124f0:	4b02      	ldr	r3, [pc, #8]	; (80124fc <raise+0xc>)
 80124f2:	4601      	mov	r1, r0
 80124f4:	6818      	ldr	r0, [r3, #0]
 80124f6:	f7ff bfd3 	b.w	80124a0 <_raise_r>
 80124fa:	bf00      	nop
 80124fc:	200000d0 	.word	0x200000d0

08012500 <_kill_r>:
 8012500:	b538      	push	{r3, r4, r5, lr}
 8012502:	4d07      	ldr	r5, [pc, #28]	; (8012520 <_kill_r+0x20>)
 8012504:	2300      	movs	r3, #0
 8012506:	4604      	mov	r4, r0
 8012508:	4608      	mov	r0, r1
 801250a:	4611      	mov	r1, r2
 801250c:	602b      	str	r3, [r5, #0]
 801250e:	f7f2 fcdb 	bl	8004ec8 <_kill>
 8012512:	1c43      	adds	r3, r0, #1
 8012514:	d102      	bne.n	801251c <_kill_r+0x1c>
 8012516:	682b      	ldr	r3, [r5, #0]
 8012518:	b103      	cbz	r3, 801251c <_kill_r+0x1c>
 801251a:	6023      	str	r3, [r4, #0]
 801251c:	bd38      	pop	{r3, r4, r5, pc}
 801251e:	bf00      	nop
 8012520:	200050c4 	.word	0x200050c4

08012524 <_getpid_r>:
 8012524:	f7f2 bcc8 	b.w	8004eb8 <_getpid>

08012528 <_fstat_r>:
 8012528:	b538      	push	{r3, r4, r5, lr}
 801252a:	4d07      	ldr	r5, [pc, #28]	; (8012548 <_fstat_r+0x20>)
 801252c:	2300      	movs	r3, #0
 801252e:	4604      	mov	r4, r0
 8012530:	4608      	mov	r0, r1
 8012532:	4611      	mov	r1, r2
 8012534:	602b      	str	r3, [r5, #0]
 8012536:	f7f2 fd26 	bl	8004f86 <_fstat>
 801253a:	1c43      	adds	r3, r0, #1
 801253c:	d102      	bne.n	8012544 <_fstat_r+0x1c>
 801253e:	682b      	ldr	r3, [r5, #0]
 8012540:	b103      	cbz	r3, 8012544 <_fstat_r+0x1c>
 8012542:	6023      	str	r3, [r4, #0]
 8012544:	bd38      	pop	{r3, r4, r5, pc}
 8012546:	bf00      	nop
 8012548:	200050c4 	.word	0x200050c4

0801254c <_isatty_r>:
 801254c:	b538      	push	{r3, r4, r5, lr}
 801254e:	4d06      	ldr	r5, [pc, #24]	; (8012568 <_isatty_r+0x1c>)
 8012550:	2300      	movs	r3, #0
 8012552:	4604      	mov	r4, r0
 8012554:	4608      	mov	r0, r1
 8012556:	602b      	str	r3, [r5, #0]
 8012558:	f7f2 fd25 	bl	8004fa6 <_isatty>
 801255c:	1c43      	adds	r3, r0, #1
 801255e:	d102      	bne.n	8012566 <_isatty_r+0x1a>
 8012560:	682b      	ldr	r3, [r5, #0]
 8012562:	b103      	cbz	r3, 8012566 <_isatty_r+0x1a>
 8012564:	6023      	str	r3, [r4, #0]
 8012566:	bd38      	pop	{r3, r4, r5, pc}
 8012568:	200050c4 	.word	0x200050c4
 801256c:	00000000 	.word	0x00000000

08012570 <atan>:
 8012570:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012574:	ec55 4b10 	vmov	r4, r5, d0
 8012578:	4bc3      	ldr	r3, [pc, #780]	; (8012888 <atan+0x318>)
 801257a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 801257e:	429e      	cmp	r6, r3
 8012580:	46ab      	mov	fp, r5
 8012582:	dd18      	ble.n	80125b6 <atan+0x46>
 8012584:	4bc1      	ldr	r3, [pc, #772]	; (801288c <atan+0x31c>)
 8012586:	429e      	cmp	r6, r3
 8012588:	dc01      	bgt.n	801258e <atan+0x1e>
 801258a:	d109      	bne.n	80125a0 <atan+0x30>
 801258c:	b144      	cbz	r4, 80125a0 <atan+0x30>
 801258e:	4622      	mov	r2, r4
 8012590:	462b      	mov	r3, r5
 8012592:	4620      	mov	r0, r4
 8012594:	4629      	mov	r1, r5
 8012596:	f7ed fe91 	bl	80002bc <__adddf3>
 801259a:	4604      	mov	r4, r0
 801259c:	460d      	mov	r5, r1
 801259e:	e006      	b.n	80125ae <atan+0x3e>
 80125a0:	f1bb 0f00 	cmp.w	fp, #0
 80125a4:	f300 8131 	bgt.w	801280a <atan+0x29a>
 80125a8:	a59b      	add	r5, pc, #620	; (adr r5, 8012818 <atan+0x2a8>)
 80125aa:	e9d5 4500 	ldrd	r4, r5, [r5]
 80125ae:	ec45 4b10 	vmov	d0, r4, r5
 80125b2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80125b6:	4bb6      	ldr	r3, [pc, #728]	; (8012890 <atan+0x320>)
 80125b8:	429e      	cmp	r6, r3
 80125ba:	dc14      	bgt.n	80125e6 <atan+0x76>
 80125bc:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 80125c0:	429e      	cmp	r6, r3
 80125c2:	dc0d      	bgt.n	80125e0 <atan+0x70>
 80125c4:	a396      	add	r3, pc, #600	; (adr r3, 8012820 <atan+0x2b0>)
 80125c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80125ca:	ee10 0a10 	vmov	r0, s0
 80125ce:	4629      	mov	r1, r5
 80125d0:	f7ed fe74 	bl	80002bc <__adddf3>
 80125d4:	4baf      	ldr	r3, [pc, #700]	; (8012894 <atan+0x324>)
 80125d6:	2200      	movs	r2, #0
 80125d8:	f7ee fab6 	bl	8000b48 <__aeabi_dcmpgt>
 80125dc:	2800      	cmp	r0, #0
 80125de:	d1e6      	bne.n	80125ae <atan+0x3e>
 80125e0:	f04f 3aff 	mov.w	sl, #4294967295
 80125e4:	e02b      	b.n	801263e <atan+0xce>
 80125e6:	f000 f963 	bl	80128b0 <fabs>
 80125ea:	4bab      	ldr	r3, [pc, #684]	; (8012898 <atan+0x328>)
 80125ec:	429e      	cmp	r6, r3
 80125ee:	ec55 4b10 	vmov	r4, r5, d0
 80125f2:	f300 80bf 	bgt.w	8012774 <atan+0x204>
 80125f6:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 80125fa:	429e      	cmp	r6, r3
 80125fc:	f300 80a0 	bgt.w	8012740 <atan+0x1d0>
 8012600:	ee10 2a10 	vmov	r2, s0
 8012604:	ee10 0a10 	vmov	r0, s0
 8012608:	462b      	mov	r3, r5
 801260a:	4629      	mov	r1, r5
 801260c:	f7ed fe56 	bl	80002bc <__adddf3>
 8012610:	4ba0      	ldr	r3, [pc, #640]	; (8012894 <atan+0x324>)
 8012612:	2200      	movs	r2, #0
 8012614:	f7ed fe50 	bl	80002b8 <__aeabi_dsub>
 8012618:	2200      	movs	r2, #0
 801261a:	4606      	mov	r6, r0
 801261c:	460f      	mov	r7, r1
 801261e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8012622:	4620      	mov	r0, r4
 8012624:	4629      	mov	r1, r5
 8012626:	f7ed fe49 	bl	80002bc <__adddf3>
 801262a:	4602      	mov	r2, r0
 801262c:	460b      	mov	r3, r1
 801262e:	4630      	mov	r0, r6
 8012630:	4639      	mov	r1, r7
 8012632:	f7ee f923 	bl	800087c <__aeabi_ddiv>
 8012636:	f04f 0a00 	mov.w	sl, #0
 801263a:	4604      	mov	r4, r0
 801263c:	460d      	mov	r5, r1
 801263e:	4622      	mov	r2, r4
 8012640:	462b      	mov	r3, r5
 8012642:	4620      	mov	r0, r4
 8012644:	4629      	mov	r1, r5
 8012646:	f7ed ffef 	bl	8000628 <__aeabi_dmul>
 801264a:	4602      	mov	r2, r0
 801264c:	460b      	mov	r3, r1
 801264e:	4680      	mov	r8, r0
 8012650:	4689      	mov	r9, r1
 8012652:	f7ed ffe9 	bl	8000628 <__aeabi_dmul>
 8012656:	a374      	add	r3, pc, #464	; (adr r3, 8012828 <atan+0x2b8>)
 8012658:	e9d3 2300 	ldrd	r2, r3, [r3]
 801265c:	4606      	mov	r6, r0
 801265e:	460f      	mov	r7, r1
 8012660:	f7ed ffe2 	bl	8000628 <__aeabi_dmul>
 8012664:	a372      	add	r3, pc, #456	; (adr r3, 8012830 <atan+0x2c0>)
 8012666:	e9d3 2300 	ldrd	r2, r3, [r3]
 801266a:	f7ed fe27 	bl	80002bc <__adddf3>
 801266e:	4632      	mov	r2, r6
 8012670:	463b      	mov	r3, r7
 8012672:	f7ed ffd9 	bl	8000628 <__aeabi_dmul>
 8012676:	a370      	add	r3, pc, #448	; (adr r3, 8012838 <atan+0x2c8>)
 8012678:	e9d3 2300 	ldrd	r2, r3, [r3]
 801267c:	f7ed fe1e 	bl	80002bc <__adddf3>
 8012680:	4632      	mov	r2, r6
 8012682:	463b      	mov	r3, r7
 8012684:	f7ed ffd0 	bl	8000628 <__aeabi_dmul>
 8012688:	a36d      	add	r3, pc, #436	; (adr r3, 8012840 <atan+0x2d0>)
 801268a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801268e:	f7ed fe15 	bl	80002bc <__adddf3>
 8012692:	4632      	mov	r2, r6
 8012694:	463b      	mov	r3, r7
 8012696:	f7ed ffc7 	bl	8000628 <__aeabi_dmul>
 801269a:	a36b      	add	r3, pc, #428	; (adr r3, 8012848 <atan+0x2d8>)
 801269c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126a0:	f7ed fe0c 	bl	80002bc <__adddf3>
 80126a4:	4632      	mov	r2, r6
 80126a6:	463b      	mov	r3, r7
 80126a8:	f7ed ffbe 	bl	8000628 <__aeabi_dmul>
 80126ac:	a368      	add	r3, pc, #416	; (adr r3, 8012850 <atan+0x2e0>)
 80126ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126b2:	f7ed fe03 	bl	80002bc <__adddf3>
 80126b6:	4642      	mov	r2, r8
 80126b8:	464b      	mov	r3, r9
 80126ba:	f7ed ffb5 	bl	8000628 <__aeabi_dmul>
 80126be:	a366      	add	r3, pc, #408	; (adr r3, 8012858 <atan+0x2e8>)
 80126c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126c4:	4680      	mov	r8, r0
 80126c6:	4689      	mov	r9, r1
 80126c8:	4630      	mov	r0, r6
 80126ca:	4639      	mov	r1, r7
 80126cc:	f7ed ffac 	bl	8000628 <__aeabi_dmul>
 80126d0:	a363      	add	r3, pc, #396	; (adr r3, 8012860 <atan+0x2f0>)
 80126d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126d6:	f7ed fdef 	bl	80002b8 <__aeabi_dsub>
 80126da:	4632      	mov	r2, r6
 80126dc:	463b      	mov	r3, r7
 80126de:	f7ed ffa3 	bl	8000628 <__aeabi_dmul>
 80126e2:	a361      	add	r3, pc, #388	; (adr r3, 8012868 <atan+0x2f8>)
 80126e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126e8:	f7ed fde6 	bl	80002b8 <__aeabi_dsub>
 80126ec:	4632      	mov	r2, r6
 80126ee:	463b      	mov	r3, r7
 80126f0:	f7ed ff9a 	bl	8000628 <__aeabi_dmul>
 80126f4:	a35e      	add	r3, pc, #376	; (adr r3, 8012870 <atan+0x300>)
 80126f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126fa:	f7ed fddd 	bl	80002b8 <__aeabi_dsub>
 80126fe:	4632      	mov	r2, r6
 8012700:	463b      	mov	r3, r7
 8012702:	f7ed ff91 	bl	8000628 <__aeabi_dmul>
 8012706:	a35c      	add	r3, pc, #368	; (adr r3, 8012878 <atan+0x308>)
 8012708:	e9d3 2300 	ldrd	r2, r3, [r3]
 801270c:	f7ed fdd4 	bl	80002b8 <__aeabi_dsub>
 8012710:	4632      	mov	r2, r6
 8012712:	463b      	mov	r3, r7
 8012714:	f7ed ff88 	bl	8000628 <__aeabi_dmul>
 8012718:	4602      	mov	r2, r0
 801271a:	460b      	mov	r3, r1
 801271c:	4640      	mov	r0, r8
 801271e:	4649      	mov	r1, r9
 8012720:	f7ed fdcc 	bl	80002bc <__adddf3>
 8012724:	4622      	mov	r2, r4
 8012726:	462b      	mov	r3, r5
 8012728:	f7ed ff7e 	bl	8000628 <__aeabi_dmul>
 801272c:	f1ba 3fff 	cmp.w	sl, #4294967295
 8012730:	4602      	mov	r2, r0
 8012732:	460b      	mov	r3, r1
 8012734:	d14b      	bne.n	80127ce <atan+0x25e>
 8012736:	4620      	mov	r0, r4
 8012738:	4629      	mov	r1, r5
 801273a:	f7ed fdbd 	bl	80002b8 <__aeabi_dsub>
 801273e:	e72c      	b.n	801259a <atan+0x2a>
 8012740:	ee10 0a10 	vmov	r0, s0
 8012744:	4b53      	ldr	r3, [pc, #332]	; (8012894 <atan+0x324>)
 8012746:	2200      	movs	r2, #0
 8012748:	4629      	mov	r1, r5
 801274a:	f7ed fdb5 	bl	80002b8 <__aeabi_dsub>
 801274e:	4b51      	ldr	r3, [pc, #324]	; (8012894 <atan+0x324>)
 8012750:	4606      	mov	r6, r0
 8012752:	460f      	mov	r7, r1
 8012754:	2200      	movs	r2, #0
 8012756:	4620      	mov	r0, r4
 8012758:	4629      	mov	r1, r5
 801275a:	f7ed fdaf 	bl	80002bc <__adddf3>
 801275e:	4602      	mov	r2, r0
 8012760:	460b      	mov	r3, r1
 8012762:	4630      	mov	r0, r6
 8012764:	4639      	mov	r1, r7
 8012766:	f7ee f889 	bl	800087c <__aeabi_ddiv>
 801276a:	f04f 0a01 	mov.w	sl, #1
 801276e:	4604      	mov	r4, r0
 8012770:	460d      	mov	r5, r1
 8012772:	e764      	b.n	801263e <atan+0xce>
 8012774:	4b49      	ldr	r3, [pc, #292]	; (801289c <atan+0x32c>)
 8012776:	429e      	cmp	r6, r3
 8012778:	da1d      	bge.n	80127b6 <atan+0x246>
 801277a:	ee10 0a10 	vmov	r0, s0
 801277e:	4b48      	ldr	r3, [pc, #288]	; (80128a0 <atan+0x330>)
 8012780:	2200      	movs	r2, #0
 8012782:	4629      	mov	r1, r5
 8012784:	f7ed fd98 	bl	80002b8 <__aeabi_dsub>
 8012788:	4b45      	ldr	r3, [pc, #276]	; (80128a0 <atan+0x330>)
 801278a:	4606      	mov	r6, r0
 801278c:	460f      	mov	r7, r1
 801278e:	2200      	movs	r2, #0
 8012790:	4620      	mov	r0, r4
 8012792:	4629      	mov	r1, r5
 8012794:	f7ed ff48 	bl	8000628 <__aeabi_dmul>
 8012798:	4b3e      	ldr	r3, [pc, #248]	; (8012894 <atan+0x324>)
 801279a:	2200      	movs	r2, #0
 801279c:	f7ed fd8e 	bl	80002bc <__adddf3>
 80127a0:	4602      	mov	r2, r0
 80127a2:	460b      	mov	r3, r1
 80127a4:	4630      	mov	r0, r6
 80127a6:	4639      	mov	r1, r7
 80127a8:	f7ee f868 	bl	800087c <__aeabi_ddiv>
 80127ac:	f04f 0a02 	mov.w	sl, #2
 80127b0:	4604      	mov	r4, r0
 80127b2:	460d      	mov	r5, r1
 80127b4:	e743      	b.n	801263e <atan+0xce>
 80127b6:	462b      	mov	r3, r5
 80127b8:	ee10 2a10 	vmov	r2, s0
 80127bc:	4939      	ldr	r1, [pc, #228]	; (80128a4 <atan+0x334>)
 80127be:	2000      	movs	r0, #0
 80127c0:	f7ee f85c 	bl	800087c <__aeabi_ddiv>
 80127c4:	f04f 0a03 	mov.w	sl, #3
 80127c8:	4604      	mov	r4, r0
 80127ca:	460d      	mov	r5, r1
 80127cc:	e737      	b.n	801263e <atan+0xce>
 80127ce:	4b36      	ldr	r3, [pc, #216]	; (80128a8 <atan+0x338>)
 80127d0:	4e36      	ldr	r6, [pc, #216]	; (80128ac <atan+0x33c>)
 80127d2:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 80127d6:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 80127da:	e9da 2300 	ldrd	r2, r3, [sl]
 80127de:	f7ed fd6b 	bl	80002b8 <__aeabi_dsub>
 80127e2:	4622      	mov	r2, r4
 80127e4:	462b      	mov	r3, r5
 80127e6:	f7ed fd67 	bl	80002b8 <__aeabi_dsub>
 80127ea:	4602      	mov	r2, r0
 80127ec:	460b      	mov	r3, r1
 80127ee:	e9d6 0100 	ldrd	r0, r1, [r6]
 80127f2:	f7ed fd61 	bl	80002b8 <__aeabi_dsub>
 80127f6:	f1bb 0f00 	cmp.w	fp, #0
 80127fa:	4604      	mov	r4, r0
 80127fc:	460d      	mov	r5, r1
 80127fe:	f6bf aed6 	bge.w	80125ae <atan+0x3e>
 8012802:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012806:	461d      	mov	r5, r3
 8012808:	e6d1      	b.n	80125ae <atan+0x3e>
 801280a:	a51d      	add	r5, pc, #116	; (adr r5, 8012880 <atan+0x310>)
 801280c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8012810:	e6cd      	b.n	80125ae <atan+0x3e>
 8012812:	bf00      	nop
 8012814:	f3af 8000 	nop.w
 8012818:	54442d18 	.word	0x54442d18
 801281c:	bff921fb 	.word	0xbff921fb
 8012820:	8800759c 	.word	0x8800759c
 8012824:	7e37e43c 	.word	0x7e37e43c
 8012828:	e322da11 	.word	0xe322da11
 801282c:	3f90ad3a 	.word	0x3f90ad3a
 8012830:	24760deb 	.word	0x24760deb
 8012834:	3fa97b4b 	.word	0x3fa97b4b
 8012838:	a0d03d51 	.word	0xa0d03d51
 801283c:	3fb10d66 	.word	0x3fb10d66
 8012840:	c54c206e 	.word	0xc54c206e
 8012844:	3fb745cd 	.word	0x3fb745cd
 8012848:	920083ff 	.word	0x920083ff
 801284c:	3fc24924 	.word	0x3fc24924
 8012850:	5555550d 	.word	0x5555550d
 8012854:	3fd55555 	.word	0x3fd55555
 8012858:	2c6a6c2f 	.word	0x2c6a6c2f
 801285c:	bfa2b444 	.word	0xbfa2b444
 8012860:	52defd9a 	.word	0x52defd9a
 8012864:	3fadde2d 	.word	0x3fadde2d
 8012868:	af749a6d 	.word	0xaf749a6d
 801286c:	3fb3b0f2 	.word	0x3fb3b0f2
 8012870:	fe231671 	.word	0xfe231671
 8012874:	3fbc71c6 	.word	0x3fbc71c6
 8012878:	9998ebc4 	.word	0x9998ebc4
 801287c:	3fc99999 	.word	0x3fc99999
 8012880:	54442d18 	.word	0x54442d18
 8012884:	3ff921fb 	.word	0x3ff921fb
 8012888:	440fffff 	.word	0x440fffff
 801288c:	7ff00000 	.word	0x7ff00000
 8012890:	3fdbffff 	.word	0x3fdbffff
 8012894:	3ff00000 	.word	0x3ff00000
 8012898:	3ff2ffff 	.word	0x3ff2ffff
 801289c:	40038000 	.word	0x40038000
 80128a0:	3ff80000 	.word	0x3ff80000
 80128a4:	bff00000 	.word	0xbff00000
 80128a8:	08013588 	.word	0x08013588
 80128ac:	08013568 	.word	0x08013568

080128b0 <fabs>:
 80128b0:	ec51 0b10 	vmov	r0, r1, d0
 80128b4:	ee10 2a10 	vmov	r2, s0
 80128b8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80128bc:	ec43 2b10 	vmov	d0, r2, r3
 80128c0:	4770      	bx	lr

080128c2 <atan2>:
 80128c2:	f000 b82d 	b.w	8012920 <__ieee754_atan2>

080128c6 <sqrt>:
 80128c6:	b538      	push	{r3, r4, r5, lr}
 80128c8:	ed2d 8b02 	vpush	{d8}
 80128cc:	ec55 4b10 	vmov	r4, r5, d0
 80128d0:	f000 f8f0 	bl	8012ab4 <__ieee754_sqrt>
 80128d4:	4622      	mov	r2, r4
 80128d6:	462b      	mov	r3, r5
 80128d8:	4620      	mov	r0, r4
 80128da:	4629      	mov	r1, r5
 80128dc:	eeb0 8a40 	vmov.f32	s16, s0
 80128e0:	eef0 8a60 	vmov.f32	s17, s1
 80128e4:	f7ee f93a 	bl	8000b5c <__aeabi_dcmpun>
 80128e8:	b990      	cbnz	r0, 8012910 <sqrt+0x4a>
 80128ea:	2200      	movs	r2, #0
 80128ec:	2300      	movs	r3, #0
 80128ee:	4620      	mov	r0, r4
 80128f0:	4629      	mov	r1, r5
 80128f2:	f7ee f90b 	bl	8000b0c <__aeabi_dcmplt>
 80128f6:	b158      	cbz	r0, 8012910 <sqrt+0x4a>
 80128f8:	f7fa fd60 	bl	800d3bc <__errno>
 80128fc:	2321      	movs	r3, #33	; 0x21
 80128fe:	6003      	str	r3, [r0, #0]
 8012900:	2200      	movs	r2, #0
 8012902:	2300      	movs	r3, #0
 8012904:	4610      	mov	r0, r2
 8012906:	4619      	mov	r1, r3
 8012908:	f7ed ffb8 	bl	800087c <__aeabi_ddiv>
 801290c:	ec41 0b18 	vmov	d8, r0, r1
 8012910:	eeb0 0a48 	vmov.f32	s0, s16
 8012914:	eef0 0a68 	vmov.f32	s1, s17
 8012918:	ecbd 8b02 	vpop	{d8}
 801291c:	bd38      	pop	{r3, r4, r5, pc}
	...

08012920 <__ieee754_atan2>:
 8012920:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012924:	ec57 6b11 	vmov	r6, r7, d1
 8012928:	4273      	negs	r3, r6
 801292a:	f8df e184 	ldr.w	lr, [pc, #388]	; 8012ab0 <__ieee754_atan2+0x190>
 801292e:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 8012932:	4333      	orrs	r3, r6
 8012934:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8012938:	4573      	cmp	r3, lr
 801293a:	ec51 0b10 	vmov	r0, r1, d0
 801293e:	ee11 8a10 	vmov	r8, s2
 8012942:	d80a      	bhi.n	801295a <__ieee754_atan2+0x3a>
 8012944:	4244      	negs	r4, r0
 8012946:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801294a:	4304      	orrs	r4, r0
 801294c:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8012950:	4574      	cmp	r4, lr
 8012952:	ee10 9a10 	vmov	r9, s0
 8012956:	468c      	mov	ip, r1
 8012958:	d907      	bls.n	801296a <__ieee754_atan2+0x4a>
 801295a:	4632      	mov	r2, r6
 801295c:	463b      	mov	r3, r7
 801295e:	f7ed fcad 	bl	80002bc <__adddf3>
 8012962:	ec41 0b10 	vmov	d0, r0, r1
 8012966:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801296a:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 801296e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8012972:	4334      	orrs	r4, r6
 8012974:	d103      	bne.n	801297e <__ieee754_atan2+0x5e>
 8012976:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801297a:	f7ff bdf9 	b.w	8012570 <atan>
 801297e:	17bc      	asrs	r4, r7, #30
 8012980:	f004 0402 	and.w	r4, r4, #2
 8012984:	ea53 0909 	orrs.w	r9, r3, r9
 8012988:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 801298c:	d107      	bne.n	801299e <__ieee754_atan2+0x7e>
 801298e:	2c02      	cmp	r4, #2
 8012990:	d060      	beq.n	8012a54 <__ieee754_atan2+0x134>
 8012992:	2c03      	cmp	r4, #3
 8012994:	d1e5      	bne.n	8012962 <__ieee754_atan2+0x42>
 8012996:	a142      	add	r1, pc, #264	; (adr r1, 8012aa0 <__ieee754_atan2+0x180>)
 8012998:	e9d1 0100 	ldrd	r0, r1, [r1]
 801299c:	e7e1      	b.n	8012962 <__ieee754_atan2+0x42>
 801299e:	ea52 0808 	orrs.w	r8, r2, r8
 80129a2:	d106      	bne.n	80129b2 <__ieee754_atan2+0x92>
 80129a4:	f1bc 0f00 	cmp.w	ip, #0
 80129a8:	da5f      	bge.n	8012a6a <__ieee754_atan2+0x14a>
 80129aa:	a13f      	add	r1, pc, #252	; (adr r1, 8012aa8 <__ieee754_atan2+0x188>)
 80129ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 80129b0:	e7d7      	b.n	8012962 <__ieee754_atan2+0x42>
 80129b2:	4572      	cmp	r2, lr
 80129b4:	d10f      	bne.n	80129d6 <__ieee754_atan2+0xb6>
 80129b6:	4293      	cmp	r3, r2
 80129b8:	f104 34ff 	add.w	r4, r4, #4294967295
 80129bc:	d107      	bne.n	80129ce <__ieee754_atan2+0xae>
 80129be:	2c02      	cmp	r4, #2
 80129c0:	d84c      	bhi.n	8012a5c <__ieee754_atan2+0x13c>
 80129c2:	4b35      	ldr	r3, [pc, #212]	; (8012a98 <__ieee754_atan2+0x178>)
 80129c4:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 80129c8:	e9d4 0100 	ldrd	r0, r1, [r4]
 80129cc:	e7c9      	b.n	8012962 <__ieee754_atan2+0x42>
 80129ce:	2c02      	cmp	r4, #2
 80129d0:	d848      	bhi.n	8012a64 <__ieee754_atan2+0x144>
 80129d2:	4b32      	ldr	r3, [pc, #200]	; (8012a9c <__ieee754_atan2+0x17c>)
 80129d4:	e7f6      	b.n	80129c4 <__ieee754_atan2+0xa4>
 80129d6:	4573      	cmp	r3, lr
 80129d8:	d0e4      	beq.n	80129a4 <__ieee754_atan2+0x84>
 80129da:	1a9b      	subs	r3, r3, r2
 80129dc:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 80129e0:	ea4f 5223 	mov.w	r2, r3, asr #20
 80129e4:	da1e      	bge.n	8012a24 <__ieee754_atan2+0x104>
 80129e6:	2f00      	cmp	r7, #0
 80129e8:	da01      	bge.n	80129ee <__ieee754_atan2+0xce>
 80129ea:	323c      	adds	r2, #60	; 0x3c
 80129ec:	db1e      	blt.n	8012a2c <__ieee754_atan2+0x10c>
 80129ee:	4632      	mov	r2, r6
 80129f0:	463b      	mov	r3, r7
 80129f2:	f7ed ff43 	bl	800087c <__aeabi_ddiv>
 80129f6:	ec41 0b10 	vmov	d0, r0, r1
 80129fa:	f7ff ff59 	bl	80128b0 <fabs>
 80129fe:	f7ff fdb7 	bl	8012570 <atan>
 8012a02:	ec51 0b10 	vmov	r0, r1, d0
 8012a06:	2c01      	cmp	r4, #1
 8012a08:	d013      	beq.n	8012a32 <__ieee754_atan2+0x112>
 8012a0a:	2c02      	cmp	r4, #2
 8012a0c:	d015      	beq.n	8012a3a <__ieee754_atan2+0x11a>
 8012a0e:	2c00      	cmp	r4, #0
 8012a10:	d0a7      	beq.n	8012962 <__ieee754_atan2+0x42>
 8012a12:	a319      	add	r3, pc, #100	; (adr r3, 8012a78 <__ieee754_atan2+0x158>)
 8012a14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a18:	f7ed fc4e 	bl	80002b8 <__aeabi_dsub>
 8012a1c:	a318      	add	r3, pc, #96	; (adr r3, 8012a80 <__ieee754_atan2+0x160>)
 8012a1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a22:	e014      	b.n	8012a4e <__ieee754_atan2+0x12e>
 8012a24:	a118      	add	r1, pc, #96	; (adr r1, 8012a88 <__ieee754_atan2+0x168>)
 8012a26:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012a2a:	e7ec      	b.n	8012a06 <__ieee754_atan2+0xe6>
 8012a2c:	2000      	movs	r0, #0
 8012a2e:	2100      	movs	r1, #0
 8012a30:	e7e9      	b.n	8012a06 <__ieee754_atan2+0xe6>
 8012a32:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012a36:	4619      	mov	r1, r3
 8012a38:	e793      	b.n	8012962 <__ieee754_atan2+0x42>
 8012a3a:	a30f      	add	r3, pc, #60	; (adr r3, 8012a78 <__ieee754_atan2+0x158>)
 8012a3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a40:	f7ed fc3a 	bl	80002b8 <__aeabi_dsub>
 8012a44:	4602      	mov	r2, r0
 8012a46:	460b      	mov	r3, r1
 8012a48:	a10d      	add	r1, pc, #52	; (adr r1, 8012a80 <__ieee754_atan2+0x160>)
 8012a4a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012a4e:	f7ed fc33 	bl	80002b8 <__aeabi_dsub>
 8012a52:	e786      	b.n	8012962 <__ieee754_atan2+0x42>
 8012a54:	a10a      	add	r1, pc, #40	; (adr r1, 8012a80 <__ieee754_atan2+0x160>)
 8012a56:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012a5a:	e782      	b.n	8012962 <__ieee754_atan2+0x42>
 8012a5c:	a10c      	add	r1, pc, #48	; (adr r1, 8012a90 <__ieee754_atan2+0x170>)
 8012a5e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012a62:	e77e      	b.n	8012962 <__ieee754_atan2+0x42>
 8012a64:	2000      	movs	r0, #0
 8012a66:	2100      	movs	r1, #0
 8012a68:	e77b      	b.n	8012962 <__ieee754_atan2+0x42>
 8012a6a:	a107      	add	r1, pc, #28	; (adr r1, 8012a88 <__ieee754_atan2+0x168>)
 8012a6c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012a70:	e777      	b.n	8012962 <__ieee754_atan2+0x42>
 8012a72:	bf00      	nop
 8012a74:	f3af 8000 	nop.w
 8012a78:	33145c07 	.word	0x33145c07
 8012a7c:	3ca1a626 	.word	0x3ca1a626
 8012a80:	54442d18 	.word	0x54442d18
 8012a84:	400921fb 	.word	0x400921fb
 8012a88:	54442d18 	.word	0x54442d18
 8012a8c:	3ff921fb 	.word	0x3ff921fb
 8012a90:	54442d18 	.word	0x54442d18
 8012a94:	3fe921fb 	.word	0x3fe921fb
 8012a98:	080135a8 	.word	0x080135a8
 8012a9c:	080135c0 	.word	0x080135c0
 8012aa0:	54442d18 	.word	0x54442d18
 8012aa4:	c00921fb 	.word	0xc00921fb
 8012aa8:	54442d18 	.word	0x54442d18
 8012aac:	bff921fb 	.word	0xbff921fb
 8012ab0:	7ff00000 	.word	0x7ff00000

08012ab4 <__ieee754_sqrt>:
 8012ab4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012ab8:	ec55 4b10 	vmov	r4, r5, d0
 8012abc:	4e55      	ldr	r6, [pc, #340]	; (8012c14 <__ieee754_sqrt+0x160>)
 8012abe:	43ae      	bics	r6, r5
 8012ac0:	ee10 0a10 	vmov	r0, s0
 8012ac4:	ee10 3a10 	vmov	r3, s0
 8012ac8:	462a      	mov	r2, r5
 8012aca:	4629      	mov	r1, r5
 8012acc:	d110      	bne.n	8012af0 <__ieee754_sqrt+0x3c>
 8012ace:	ee10 2a10 	vmov	r2, s0
 8012ad2:	462b      	mov	r3, r5
 8012ad4:	f7ed fda8 	bl	8000628 <__aeabi_dmul>
 8012ad8:	4602      	mov	r2, r0
 8012ada:	460b      	mov	r3, r1
 8012adc:	4620      	mov	r0, r4
 8012ade:	4629      	mov	r1, r5
 8012ae0:	f7ed fbec 	bl	80002bc <__adddf3>
 8012ae4:	4604      	mov	r4, r0
 8012ae6:	460d      	mov	r5, r1
 8012ae8:	ec45 4b10 	vmov	d0, r4, r5
 8012aec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012af0:	2d00      	cmp	r5, #0
 8012af2:	dc10      	bgt.n	8012b16 <__ieee754_sqrt+0x62>
 8012af4:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8012af8:	4330      	orrs	r0, r6
 8012afa:	d0f5      	beq.n	8012ae8 <__ieee754_sqrt+0x34>
 8012afc:	b15d      	cbz	r5, 8012b16 <__ieee754_sqrt+0x62>
 8012afe:	ee10 2a10 	vmov	r2, s0
 8012b02:	462b      	mov	r3, r5
 8012b04:	ee10 0a10 	vmov	r0, s0
 8012b08:	f7ed fbd6 	bl	80002b8 <__aeabi_dsub>
 8012b0c:	4602      	mov	r2, r0
 8012b0e:	460b      	mov	r3, r1
 8012b10:	f7ed feb4 	bl	800087c <__aeabi_ddiv>
 8012b14:	e7e6      	b.n	8012ae4 <__ieee754_sqrt+0x30>
 8012b16:	1512      	asrs	r2, r2, #20
 8012b18:	d074      	beq.n	8012c04 <__ieee754_sqrt+0x150>
 8012b1a:	07d4      	lsls	r4, r2, #31
 8012b1c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8012b20:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 8012b24:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8012b28:	bf5e      	ittt	pl
 8012b2a:	0fda      	lsrpl	r2, r3, #31
 8012b2c:	005b      	lslpl	r3, r3, #1
 8012b2e:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 8012b32:	2400      	movs	r4, #0
 8012b34:	0fda      	lsrs	r2, r3, #31
 8012b36:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8012b3a:	107f      	asrs	r7, r7, #1
 8012b3c:	005b      	lsls	r3, r3, #1
 8012b3e:	2516      	movs	r5, #22
 8012b40:	4620      	mov	r0, r4
 8012b42:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8012b46:	1886      	adds	r6, r0, r2
 8012b48:	428e      	cmp	r6, r1
 8012b4a:	bfde      	ittt	le
 8012b4c:	1b89      	suble	r1, r1, r6
 8012b4e:	18b0      	addle	r0, r6, r2
 8012b50:	18a4      	addle	r4, r4, r2
 8012b52:	0049      	lsls	r1, r1, #1
 8012b54:	3d01      	subs	r5, #1
 8012b56:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8012b5a:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8012b5e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8012b62:	d1f0      	bne.n	8012b46 <__ieee754_sqrt+0x92>
 8012b64:	462a      	mov	r2, r5
 8012b66:	f04f 0e20 	mov.w	lr, #32
 8012b6a:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8012b6e:	4281      	cmp	r1, r0
 8012b70:	eb06 0c05 	add.w	ip, r6, r5
 8012b74:	dc02      	bgt.n	8012b7c <__ieee754_sqrt+0xc8>
 8012b76:	d113      	bne.n	8012ba0 <__ieee754_sqrt+0xec>
 8012b78:	459c      	cmp	ip, r3
 8012b7a:	d811      	bhi.n	8012ba0 <__ieee754_sqrt+0xec>
 8012b7c:	f1bc 0f00 	cmp.w	ip, #0
 8012b80:	eb0c 0506 	add.w	r5, ip, r6
 8012b84:	da43      	bge.n	8012c0e <__ieee754_sqrt+0x15a>
 8012b86:	2d00      	cmp	r5, #0
 8012b88:	db41      	blt.n	8012c0e <__ieee754_sqrt+0x15a>
 8012b8a:	f100 0801 	add.w	r8, r0, #1
 8012b8e:	1a09      	subs	r1, r1, r0
 8012b90:	459c      	cmp	ip, r3
 8012b92:	bf88      	it	hi
 8012b94:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8012b98:	eba3 030c 	sub.w	r3, r3, ip
 8012b9c:	4432      	add	r2, r6
 8012b9e:	4640      	mov	r0, r8
 8012ba0:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8012ba4:	f1be 0e01 	subs.w	lr, lr, #1
 8012ba8:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8012bac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8012bb0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8012bb4:	d1db      	bne.n	8012b6e <__ieee754_sqrt+0xba>
 8012bb6:	430b      	orrs	r3, r1
 8012bb8:	d006      	beq.n	8012bc8 <__ieee754_sqrt+0x114>
 8012bba:	1c50      	adds	r0, r2, #1
 8012bbc:	bf13      	iteet	ne
 8012bbe:	3201      	addne	r2, #1
 8012bc0:	3401      	addeq	r4, #1
 8012bc2:	4672      	moveq	r2, lr
 8012bc4:	f022 0201 	bicne.w	r2, r2, #1
 8012bc8:	1063      	asrs	r3, r4, #1
 8012bca:	0852      	lsrs	r2, r2, #1
 8012bcc:	07e1      	lsls	r1, r4, #31
 8012bce:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8012bd2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8012bd6:	bf48      	it	mi
 8012bd8:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8012bdc:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8012be0:	4614      	mov	r4, r2
 8012be2:	e781      	b.n	8012ae8 <__ieee754_sqrt+0x34>
 8012be4:	0ad9      	lsrs	r1, r3, #11
 8012be6:	3815      	subs	r0, #21
 8012be8:	055b      	lsls	r3, r3, #21
 8012bea:	2900      	cmp	r1, #0
 8012bec:	d0fa      	beq.n	8012be4 <__ieee754_sqrt+0x130>
 8012bee:	02cd      	lsls	r5, r1, #11
 8012bf0:	d50a      	bpl.n	8012c08 <__ieee754_sqrt+0x154>
 8012bf2:	f1c2 0420 	rsb	r4, r2, #32
 8012bf6:	fa23 f404 	lsr.w	r4, r3, r4
 8012bfa:	1e55      	subs	r5, r2, #1
 8012bfc:	4093      	lsls	r3, r2
 8012bfe:	4321      	orrs	r1, r4
 8012c00:	1b42      	subs	r2, r0, r5
 8012c02:	e78a      	b.n	8012b1a <__ieee754_sqrt+0x66>
 8012c04:	4610      	mov	r0, r2
 8012c06:	e7f0      	b.n	8012bea <__ieee754_sqrt+0x136>
 8012c08:	0049      	lsls	r1, r1, #1
 8012c0a:	3201      	adds	r2, #1
 8012c0c:	e7ef      	b.n	8012bee <__ieee754_sqrt+0x13a>
 8012c0e:	4680      	mov	r8, r0
 8012c10:	e7bd      	b.n	8012b8e <__ieee754_sqrt+0xda>
 8012c12:	bf00      	nop
 8012c14:	7ff00000 	.word	0x7ff00000

08012c18 <_init>:
 8012c18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012c1a:	bf00      	nop
 8012c1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012c1e:	bc08      	pop	{r3}
 8012c20:	469e      	mov	lr, r3
 8012c22:	4770      	bx	lr

08012c24 <_fini>:
 8012c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012c26:	bf00      	nop
 8012c28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012c2a:	bc08      	pop	{r3}
 8012c2c:	469e      	mov	lr, r3
 8012c2e:	4770      	bx	lr
