Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto cede18f92c3c42bf9d4668595fc4fe58 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_behav xil_defaultlib.sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture sync_fa of entity xil_defaultlib.sync_fa [sync_fa_default]
Compiling architecture dff of entity xil_defaultlib.dff [dff_default]
Compiling architecture sync_fa_asterisk of entity xil_defaultlib.sync_fa_asterisk [sync_fa_asterisk_default]
Compiling architecture pipelined_4bit_mul of entity xil_defaultlib.pipelined_4bit_mul [pipelined_4bit_mul_default]
Compiling architecture sim of entity xil_defaultlib.sim
Built simulation snapshot sim_behav
