# FRISCV:wa


## Overview

FRISCV is a SystemVerilog implementation of  [RISCV ISA](https://riscv.org).

This is work in progress... Say tuned!


## License

This IP core is licensed under MIT license. It grants nearly all rights to use,
modify and distribute these sources. However, consider to contribute and provide
updates to this core if you add feature and fix, would be greatly appreciated :)
