#-----------------------------------------------------------
# Vivado v2018.2.2 (64-bit)
# SW Build 2348494 on Mon Oct  1 18:25:44 MDT 2018
# IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
# Start of session at: Wed Feb 14 05:28:53 2024
# Process ID: 32988
# Current directory: C:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15556 C:\Users\Albert\Documents\GitHub\ECE532\test_system\vivado_proj\Nexys-Video-HDMI.xpr
# Log file: C:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/vivado.log
# Journal file: C:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/hdmi.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:grayscale_top:1.0 grayscale_top_0
endgroup
connect_bd_intf_net [get_bd_intf_pins grayscale_top_0/s_axis] [get_bd_intf_pins axi_dma_1/M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins grayscale_top_0/m_axis] [get_bd_intf_pins axi_dma_1/S_AXIS_S2MM]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/mig_7series_0/ui_clk (100 MHz)" }  [get_bd_pins grayscale_top_0/axi_clk]
validate_bd_design
save_bd_design
close_bd_design [get_bd_designs hdmi]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
open_bd_design {C:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/hdmi.bd}
delete_bd_objs [get_bd_intf_nets grayscale_top_0_m_axis] [get_bd_intf_nets axi_dma_1_M_AXIS_MM2S] [get_bd_cells grayscale_top_0]
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:grayscale_top:1.0 grayscale_top_0
endgroup
connect_bd_intf_net [get_bd_intf_pins grayscale_top_0/s_axis] [get_bd_intf_pins axi_dma_1/M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins grayscale_top_0/m_axis] [get_bd_intf_pins axi_dma_1/S_AXIS_S2MM]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/mig_7series_0/ui_clk (100 MHz)" }  [get_bd_pins grayscale_top_0/axi_clk]
report_ip_status -name ip_status 
validate_bd_design
save_bd_design
close_bd_design [get_bd_designs hdmi]
reset_run synth_1
reset_run hdmi_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
report_ip_status -name ip_status 
open_run impl_1
report_ip_status -name ip_status 
close_design
report_ip_status -name ip_status 
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:grayscale_top:1.0 [get_ips  hdmi_grayscale_top_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips hdmi_grayscale_top_0_1] -no_script -sync -force -quiet
validate_bd_design
save_bd_design
close_bd_design [get_bd_designs hdmi]
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
open_run impl_1
close_design
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:grayscale_top:1.1 [get_ips  hdmi_grayscale_top_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips hdmi_grayscale_top_0_1] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/hdmi.bd]
catch { config_ip_cache -export [get_ips -all hdmi_axi_dynclk_0_0] }
catch { [ delete_ip_run [get_ips -all hdmi_axi_dynclk_0_0] ] }
catch { config_ip_cache -export [get_ips -all hdmi_axi_gpio_video_0] }
catch { [ delete_ip_run [get_ips -all hdmi_axi_gpio_video_0] ] }
catch { config_ip_cache -export [get_ips -all hdmi_axi_timer_0_0] }
catch { [ delete_ip_run [get_ips -all hdmi_axi_timer_0_0] ] }
catch { config_ip_cache -export [get_ips -all hdmi_axi_uartlite_0_0] }
catch { [ delete_ip_run [get_ips -all hdmi_axi_uartlite_0_0] ] }
catch { config_ip_cache -export [get_ips -all hdmi_axi_vdma_0_0] }
catch { [ delete_ip_run [get_ips -all hdmi_axi_vdma_0_0] ] }
catch { config_ip_cache -export [get_ips -all hdmi_dvi2rgb_0_0] }
catch { [ delete_ip_run [get_ips -all hdmi_dvi2rgb_0_0] ] }
catch { config_ip_cache -export [get_ips -all hdmi_mdm_1_0] }
catch { [ delete_ip_run [get_ips -all hdmi_mdm_1_0] ] }
catch { config_ip_cache -export [get_ips -all hdmi_microblaze_0_0] }
catch { [ delete_ip_run [get_ips -all hdmi_microblaze_0_0] ] }
catch { config_ip_cache -export [get_ips -all hdmi_microblaze_0_axi_intc_0] }
catch { [ delete_ip_run [get_ips -all hdmi_microblaze_0_axi_intc_0] ] }
catch { config_ip_cache -export [get_ips -all hdmi_microblaze_0_xlconcat_0] }
catch { [ delete_ip_run [get_ips -all hdmi_microblaze_0_xlconcat_0] ] }
catch { config_ip_cache -export [get_ips -all hdmi_mig_7series_0_0] }
catch { config_ip_cache -export [get_ips -all hdmi_rgb2dvi_0_0] }
catch { [ delete_ip_run [get_ips -all hdmi_rgb2dvi_0_0] ] }
catch { config_ip_cache -export [get_ips -all hdmi_rst_mig_7series_0_100M_0] }
catch { [ delete_ip_run [get_ips -all hdmi_rst_mig_7series_0_100M_0] ] }
catch { config_ip_cache -export [get_ips -all hdmi_rst_mig_7series_0_pxl_0] }
catch { [ delete_ip_run [get_ips -all hdmi_rst_mig_7series_0_pxl_0] ] }
catch { config_ip_cache -export [get_ips -all hdmi_v_axi4s_vid_out_0_0] }
catch { [ delete_ip_run [get_ips -all hdmi_v_axi4s_vid_out_0_0] ] }
catch { config_ip_cache -export [get_ips -all hdmi_v_tc_0_0] }
catch { [ delete_ip_run [get_ips -all hdmi_v_tc_0_0] ] }
catch { config_ip_cache -export [get_ips -all hdmi_v_tc_1_0] }
catch { [ delete_ip_run [get_ips -all hdmi_v_tc_1_0] ] }
catch { config_ip_cache -export [get_ips -all hdmi_v_vid_in_axi4s_0_0] }
catch { [ delete_ip_run [get_ips -all hdmi_v_vid_in_axi4s_0_0] ] }
catch { config_ip_cache -export [get_ips -all hdmi_xlconstant_0_0] }
catch { [ delete_ip_run [get_ips -all hdmi_xlconstant_0_0] ] }
catch { config_ip_cache -export [get_ips -all hdmi_dlmb_bram_if_cntlr_0] }
catch { [ delete_ip_run [get_ips -all hdmi_dlmb_bram_if_cntlr_0] ] }
catch { config_ip_cache -export [get_ips -all hdmi_dlmb_v10_0] }
catch { [ delete_ip_run [get_ips -all hdmi_dlmb_v10_0] ] }
catch { config_ip_cache -export [get_ips -all hdmi_ilmb_bram_if_cntlr_0] }
catch { [ delete_ip_run [get_ips -all hdmi_ilmb_bram_if_cntlr_0] ] }
catch { config_ip_cache -export [get_ips -all hdmi_ilmb_v10_0] }
catch { [ delete_ip_run [get_ips -all hdmi_ilmb_v10_0] ] }
catch { config_ip_cache -export [get_ips -all hdmi_lmb_bram_0] }
catch { [ delete_ip_run [get_ips -all hdmi_lmb_bram_0] ] }
catch { config_ip_cache -export [get_ips -all hdmi_xbar_1] }
catch { [ delete_ip_run [get_ips -all hdmi_xbar_1] ] }
catch { config_ip_cache -export [get_ips -all hdmi_xbar_0] }
catch { config_ip_cache -export [get_ips -all hdmi_axi_dma_0_0] }
catch { [ delete_ip_run [get_ips -all hdmi_axi_dma_0_0] ] }
catch { config_ip_cache -export [get_ips -all hdmi_passthrough_0_0] }
catch { config_ip_cache -export [get_ips -all hdmi_axi_dma_1_0] }
catch { [ delete_ip_run [get_ips -all hdmi_axi_dma_1_0] ] }
catch { config_ip_cache -export [get_ips -all hdmi_grayscale_top_0_1] }
catch { config_ip_cache -export [get_ips -all hdmi_m00_regslice_0] }
catch { config_ip_cache -export [get_ips -all hdmi_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all hdmi_auto_rs_w_0] }
catch { config_ip_cache -export [get_ips -all hdmi_auto_us_3] }
catch { config_ip_cache -export [get_ips -all hdmi_auto_us_2] }
catch { config_ip_cache -export [get_ips -all hdmi_s03_regslice_0] }
catch { config_ip_cache -export [get_ips -all hdmi_s02_regslice_0] }
catch { config_ip_cache -export [get_ips -all hdmi_s01_regslice_0] }
catch { config_ip_cache -export [get_ips -all hdmi_auto_us_1] }
catch { config_ip_cache -export [get_ips -all hdmi_auto_rs_w_2] }
catch { config_ip_cache -export [get_ips -all hdmi_s00_regslice_0] }
catch { config_ip_cache -export [get_ips -all hdmi_auto_us_0] }
catch { config_ip_cache -export [get_ips -all hdmi_auto_rs_w_1] }
export_ip_user_files -of_objects [get_files C:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/hdmi.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/hdmi.bd]
launch_runs -jobs 24 {hdmi_passthrough_0_0_synth_1 hdmi_mig_7series_0_0_synth_1 hdmi_grayscale_top_0_1_synth_1}
export_simulation -of_objects [get_files C:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/hdmi.bd] -directory C:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.ip_user_files -ipstatic_source_dir C:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.cache/compile_simlib/modelsim} {questa=C:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.cache/compile_simlib/questa} {riviera=C:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.cache/compile_simlib/riviera} {activehdl=C:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_bd_design [get_bd_designs hdmi]
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
open_run impl_1
close_design
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:grayscale_top:1.2 [get_ips  hdmi_grayscale_top_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips hdmi_grayscale_top_0_1] -no_script -sync -force -quiet
validate_bd_design
save_bd_design
close_bd_design [get_bd_designs hdmi]
reset_run hdmi_mig_7series_0_0_synth_1
reset_run synth_1
launch_runs impl_1 -jobs 24
wait_on_run impl_1
report_ip_status -name ip_status 
open_run impl_1
open_bd_design {C:/Users/Albert/Documents/GitHub/ECE532/test_system/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/hdmi.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:grayscale_top:1.2 [get_ips  hdmi_grayscale_top_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips hdmi_grayscale_top_0_1] -no_script -sync -force -quiet
report_ip_status -name ip_status 
validate_bd_design
report_ip_status -name ip_status 
save_bd_design
close_bd_design [get_bd_designs hdmi]
close_design
reset_run synth_1
launch_runs impl_1 -jobs 24
wait_on_run impl_1
reset_run synth_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:grayscale_top:1.3 [get_ips  hdmi_grayscale_top_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips hdmi_grayscale_top_0_1] -no_script -sync -force -quiet
close_bd_design [get_bd_designs hdmi]
report_ip_status -name ip_status 
launch_runs impl_1 -jobs 24
wait_on_run impl_1
report_ip_status -name ip_status 
reset_run impl_1
