Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Sep 11 17:45:43 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/0828/cascade/mul19/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  361         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (361)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (361)
5. checking no_input_delay (37)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (361)
--------------------------
 There are 361 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[12]/C
src14_reg[13]/C
src14_reg[14]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[10]/C
src15_reg[11]/C
src15_reg[12]/C
src15_reg[13]/C
src15_reg[14]/C
src15_reg[15]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src16_reg[0]/C
src16_reg[10]/C
src16_reg[11]/C
src16_reg[12]/C
src16_reg[13]/C
src16_reg[14]/C
src16_reg[15]/C
src16_reg[16]/C
src16_reg[1]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src16_reg[7]/C
src16_reg[8]/C
src16_reg[9]/C
src17_reg[0]/C
src17_reg[10]/C
src17_reg[11]/C
src17_reg[12]/C
src17_reg[13]/C
src17_reg[14]/C
src17_reg[15]/C
src17_reg[16]/C
src17_reg[17]/C
src17_reg[1]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src17_reg[6]/C
src17_reg[7]/C
src17_reg[8]/C
src17_reg[9]/C
src18_reg[0]/C
src18_reg[10]/C
src18_reg[11]/C
src18_reg[12]/C
src18_reg[13]/C
src18_reg[14]/C
src18_reg[15]/C
src18_reg[16]/C
src18_reg[17]/C
src18_reg[18]/C
src18_reg[1]/C
src18_reg[2]/C
src18_reg[3]/C
src18_reg[4]/C
src18_reg[5]/C
src18_reg[6]/C
src18_reg[7]/C
src18_reg[8]/C
src18_reg[9]/C
src19_reg[0]/C
src19_reg[10]/C
src19_reg[11]/C
src19_reg[12]/C
src19_reg[13]/C
src19_reg[14]/C
src19_reg[15]/C
src19_reg[16]/C
src19_reg[17]/C
src19_reg[1]/C
src19_reg[2]/C
src19_reg[3]/C
src19_reg[4]/C
src19_reg[5]/C
src19_reg[6]/C
src19_reg[7]/C
src19_reg[8]/C
src19_reg[9]/C
src1_reg[0]/C
src1_reg[1]/C
src20_reg[0]/C
src20_reg[10]/C
src20_reg[11]/C
src20_reg[12]/C
src20_reg[13]/C
src20_reg[14]/C
src20_reg[15]/C
src20_reg[16]/C
src20_reg[1]/C
src20_reg[2]/C
src20_reg[3]/C
src20_reg[4]/C
src20_reg[5]/C
src20_reg[6]/C
src20_reg[7]/C
src20_reg[8]/C
src20_reg[9]/C
src21_reg[0]/C
src21_reg[10]/C
src21_reg[11]/C
src21_reg[12]/C
src21_reg[13]/C
src21_reg[14]/C
src21_reg[15]/C
src21_reg[1]/C
src21_reg[2]/C
src21_reg[3]/C
src21_reg[4]/C
src21_reg[5]/C
src21_reg[6]/C
src21_reg[7]/C
src21_reg[8]/C
src21_reg[9]/C
src22_reg[0]/C
src22_reg[10]/C
src22_reg[11]/C
src22_reg[12]/C
src22_reg[13]/C
src22_reg[14]/C
src22_reg[1]/C
src22_reg[2]/C
src22_reg[3]/C
src22_reg[4]/C
src22_reg[5]/C
src22_reg[6]/C
src22_reg[7]/C
src22_reg[8]/C
src22_reg[9]/C
src23_reg[0]/C
src23_reg[10]/C
src23_reg[11]/C
src23_reg[12]/C
src23_reg[13]/C
src23_reg[1]/C
src23_reg[2]/C
src23_reg[3]/C
src23_reg[4]/C
src23_reg[5]/C
src23_reg[6]/C
src23_reg[7]/C
src23_reg[8]/C
src23_reg[9]/C
src24_reg[0]/C
src24_reg[10]/C
src24_reg[11]/C
src24_reg[12]/C
src24_reg[1]/C
src24_reg[2]/C
src24_reg[3]/C
src24_reg[4]/C
src24_reg[5]/C
src24_reg[6]/C
src24_reg[7]/C
src24_reg[8]/C
src24_reg[9]/C
src25_reg[0]/C
src25_reg[10]/C
src25_reg[11]/C
src25_reg[1]/C
src25_reg[2]/C
src25_reg[3]/C
src25_reg[4]/C
src25_reg[5]/C
src25_reg[6]/C
src25_reg[7]/C
src25_reg[8]/C
src25_reg[9]/C
src26_reg[0]/C
src26_reg[10]/C
src26_reg[1]/C
src26_reg[2]/C
src26_reg[3]/C
src26_reg[4]/C
src26_reg[5]/C
src26_reg[6]/C
src26_reg[7]/C
src26_reg[8]/C
src26_reg[9]/C
src27_reg[0]/C
src27_reg[1]/C
src27_reg[2]/C
src27_reg[3]/C
src27_reg[4]/C
src27_reg[5]/C
src27_reg[6]/C
src27_reg[7]/C
src27_reg[8]/C
src27_reg[9]/C
src28_reg[0]/C
src28_reg[1]/C
src28_reg[2]/C
src28_reg[3]/C
src28_reg[4]/C
src28_reg[5]/C
src28_reg[6]/C
src28_reg[7]/C
src28_reg[8]/C
src29_reg[0]/C
src29_reg[1]/C
src29_reg[2]/C
src29_reg[3]/C
src29_reg[4]/C
src29_reg[5]/C
src29_reg[6]/C
src29_reg[7]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src30_reg[0]/C
src30_reg[1]/C
src30_reg[2]/C
src30_reg[3]/C
src30_reg[4]/C
src30_reg[5]/C
src30_reg[6]/C
src31_reg[0]/C
src31_reg[1]/C
src31_reg[2]/C
src31_reg[3]/C
src31_reg[4]/C
src31_reg[5]/C
src32_reg[0]/C
src32_reg[1]/C
src32_reg[2]/C
src32_reg[3]/C
src32_reg[4]/C
src33_reg[0]/C
src33_reg[1]/C
src33_reg[2]/C
src33_reg[3]/C
src34_reg[0]/C
src34_reg[1]/C
src34_reg[2]/C
src35_reg[0]/C
src35_reg[1]/C
src36_reg[0]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (361)
--------------------------------------------------
 There are 361 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[12]/D
src14_reg[13]/D
src14_reg[14]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[10]/D
src15_reg[11]/D
src15_reg[12]/D
src15_reg[13]/D
src15_reg[14]/D
src15_reg[15]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src16_reg[0]/D
src16_reg[10]/D
src16_reg[11]/D
src16_reg[12]/D
src16_reg[13]/D
src16_reg[14]/D
src16_reg[15]/D
src16_reg[16]/D
src16_reg[1]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src16_reg[7]/D
src16_reg[8]/D
src16_reg[9]/D
src17_reg[0]/D
src17_reg[10]/D
src17_reg[11]/D
src17_reg[12]/D
src17_reg[13]/D
src17_reg[14]/D
src17_reg[15]/D
src17_reg[16]/D
src17_reg[17]/D
src17_reg[1]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src17_reg[6]/D
src17_reg[7]/D
src17_reg[8]/D
src17_reg[9]/D
src18_reg[0]/D
src18_reg[10]/D
src18_reg[11]/D
src18_reg[12]/D
src18_reg[13]/D
src18_reg[14]/D
src18_reg[15]/D
src18_reg[16]/D
src18_reg[17]/D
src18_reg[18]/D
src18_reg[1]/D
src18_reg[2]/D
src18_reg[3]/D
src18_reg[4]/D
src18_reg[5]/D
src18_reg[6]/D
src18_reg[7]/D
src18_reg[8]/D
src18_reg[9]/D
src19_reg[0]/D
src19_reg[10]/D
src19_reg[11]/D
src19_reg[12]/D
src19_reg[13]/D
src19_reg[14]/D
src19_reg[15]/D
src19_reg[16]/D
src19_reg[17]/D
src19_reg[1]/D
src19_reg[2]/D
src19_reg[3]/D
src19_reg[4]/D
src19_reg[5]/D
src19_reg[6]/D
src19_reg[7]/D
src19_reg[8]/D
src19_reg[9]/D
src1_reg[0]/D
src1_reg[1]/D
src20_reg[0]/D
src20_reg[10]/D
src20_reg[11]/D
src20_reg[12]/D
src20_reg[13]/D
src20_reg[14]/D
src20_reg[15]/D
src20_reg[16]/D
src20_reg[1]/D
src20_reg[2]/D
src20_reg[3]/D
src20_reg[4]/D
src20_reg[5]/D
src20_reg[6]/D
src20_reg[7]/D
src20_reg[8]/D
src20_reg[9]/D
src21_reg[0]/D
src21_reg[10]/D
src21_reg[11]/D
src21_reg[12]/D
src21_reg[13]/D
src21_reg[14]/D
src21_reg[15]/D
src21_reg[1]/D
src21_reg[2]/D
src21_reg[3]/D
src21_reg[4]/D
src21_reg[5]/D
src21_reg[6]/D
src21_reg[7]/D
src21_reg[8]/D
src21_reg[9]/D
src22_reg[0]/D
src22_reg[10]/D
src22_reg[11]/D
src22_reg[12]/D
src22_reg[13]/D
src22_reg[14]/D
src22_reg[1]/D
src22_reg[2]/D
src22_reg[3]/D
src22_reg[4]/D
src22_reg[5]/D
src22_reg[6]/D
src22_reg[7]/D
src22_reg[8]/D
src22_reg[9]/D
src23_reg[0]/D
src23_reg[10]/D
src23_reg[11]/D
src23_reg[12]/D
src23_reg[13]/D
src23_reg[1]/D
src23_reg[2]/D
src23_reg[3]/D
src23_reg[4]/D
src23_reg[5]/D
src23_reg[6]/D
src23_reg[7]/D
src23_reg[8]/D
src23_reg[9]/D
src24_reg[0]/D
src24_reg[10]/D
src24_reg[11]/D
src24_reg[12]/D
src24_reg[1]/D
src24_reg[2]/D
src24_reg[3]/D
src24_reg[4]/D
src24_reg[5]/D
src24_reg[6]/D
src24_reg[7]/D
src24_reg[8]/D
src24_reg[9]/D
src25_reg[0]/D
src25_reg[10]/D
src25_reg[11]/D
src25_reg[1]/D
src25_reg[2]/D
src25_reg[3]/D
src25_reg[4]/D
src25_reg[5]/D
src25_reg[6]/D
src25_reg[7]/D
src25_reg[8]/D
src25_reg[9]/D
src26_reg[0]/D
src26_reg[10]/D
src26_reg[1]/D
src26_reg[2]/D
src26_reg[3]/D
src26_reg[4]/D
src26_reg[5]/D
src26_reg[6]/D
src26_reg[7]/D
src26_reg[8]/D
src26_reg[9]/D
src27_reg[0]/D
src27_reg[1]/D
src27_reg[2]/D
src27_reg[3]/D
src27_reg[4]/D
src27_reg[5]/D
src27_reg[6]/D
src27_reg[7]/D
src27_reg[8]/D
src27_reg[9]/D
src28_reg[0]/D
src28_reg[1]/D
src28_reg[2]/D
src28_reg[3]/D
src28_reg[4]/D
src28_reg[5]/D
src28_reg[6]/D
src28_reg[7]/D
src28_reg[8]/D
src29_reg[0]/D
src29_reg[1]/D
src29_reg[2]/D
src29_reg[3]/D
src29_reg[4]/D
src29_reg[5]/D
src29_reg[6]/D
src29_reg[7]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src30_reg[0]/D
src30_reg[1]/D
src30_reg[2]/D
src30_reg[3]/D
src30_reg[4]/D
src30_reg[5]/D
src30_reg[6]/D
src31_reg[0]/D
src31_reg[1]/D
src31_reg[2]/D
src31_reg[3]/D
src31_reg[4]/D
src31_reg[5]/D
src32_reg[0]/D
src32_reg[1]/D
src32_reg[2]/D
src32_reg[3]/D
src32_reg[4]/D
src33_reg[0]/D
src33_reg[1]/D
src33_reg[2]/D
src33_reg[3]/D
src34_reg[0]/D
src34_reg[1]/D
src34_reg[2]/D
src35_reg[0]/D
src35_reg[1]/D
src36_reg[0]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (37)
-------------------------------
 There are 37 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src19_
src1_
src20_
src21_
src22_
src23_
src24_
src25_
src26_
src27_
src28_
src29_
src2_
src30_
src31_
src32_
src33_
src34_
src35_
src36_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst22[0]
dst23[0]
dst24[0]
dst25[0]
dst26[0]
dst27[0]
dst28[0]
dst29[0]
dst2[0]
dst30[0]
dst31[0]
dst32[0]
dst33[0]
dst34[0]
dst35[0]
dst36[0]
dst37[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  399          inf        0.000                      0                  399           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           399 Endpoints
Min Delay           399 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src9_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst29[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.422ns  (logic 5.838ns (51.111%)  route 5.584ns (48.889%))
  Logic Levels:           15  (CARRY4=9 FDRE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE                         0.000     0.000 r  src9_reg[2]/C
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  src9_reg[2]/Q
                         net (fo=5, routed)           1.003     1.364    compressor/chain0_1/lut6_2_inst0/I1
    SLICE_X7Y87                                                       r  compressor/chain0_1/lut6_2_inst0/LUT6/I1
    SLICE_X7Y87          LUT6 (Prop_lut6_I1_O)        0.199     1.563 r  compressor/chain0_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.563    compressor/chain0_1/prop[0]
    SLICE_X7Y87                                                       r  compressor/chain0_1/carry4_inst0/S[0]
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     1.958 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.958    compressor/chain0_1/carryout[3]
    SLICE_X7Y88                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.117 r  compressor/chain0_1/carry4_inst1/O[0]
                         net (fo=4, routed)           1.079     3.196    compressor/chain1_3/lut6_2_inst2/I0
    SLICE_X5Y86                                                       r  compressor/chain1_3/lut6_2_inst2/LUT6/I0
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.224     3.420 r  compressor/chain1_3/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.420    compressor/chain1_3/prop[2]
    SLICE_X5Y86                                                       r  compressor/chain1_3/carry4_inst0/S[2]
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.721 r  compressor/chain1_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.721    compressor/chain1_3/carryout[3]
    SLICE_X5Y87                                                       r  compressor/chain1_3/carry4_inst1/CI
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.951 r  compressor/chain1_3/carry4_inst1/O[1]
                         net (fo=4, routed)           0.737     4.689    compressor/chain2_3/lut4_prop15_0[0]
    SLICE_X2Y87                                                       r  compressor/chain2_3/lut5_prop1/I0
    SLICE_X2Y87          LUT5 (Prop_lut5_I0_O)        0.225     4.914 r  compressor/chain2_3/lut5_prop1/O
                         net (fo=1, routed)           0.000     4.914    compressor/chain2_3/prop[1]
    SLICE_X2Y87                                                       r  compressor/chain2_3/carry4_inst0/S[1]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.316 r  compressor/chain2_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.316    compressor/chain2_3/carryout[3]
    SLICE_X2Y88                                                       r  compressor/chain2_3/carry4_inst1/CI
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.408 r  compressor/chain2_3/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.408    compressor/chain2_3/carryout[7]
    SLICE_X2Y89                                                       r  compressor/chain2_3/carry4_inst2/CI
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     5.588 r  compressor/chain2_3/carry4_inst2/O[2]
                         net (fo=6, routed)           1.066     6.653    compressor/chain3_0/lut6_2_inst23/I1
    SLICE_X1Y89                                                       r  compressor/chain3_0/lut6_2_inst23/LUT6/I1
    SLICE_X1Y89          LUT6 (Prop_lut6_I1_O)        0.217     6.870 r  compressor/chain3_0/lut6_2_inst23/LUT6/O
                         net (fo=1, routed)           0.000     6.870    compressor/chain3_0/prop[23]
    SLICE_X1Y89                                                       r  compressor/chain3_0/carry4_inst5/S[3]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.169 r  compressor/chain3_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     7.169    compressor/chain3_0/carryout[23]
    SLICE_X1Y90                                                       r  compressor/chain3_0/carry4_inst6/CI
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.328 r  compressor/chain3_0/carry4_inst6/O[0]
                         net (fo=1, routed)           1.699     9.027    dst29_OBUF[0]
    T14                                                               r  dst29_OBUF[0]_inst/I
    T14                  OBUF (Prop_obuf_I_O)         2.395    11.422 r  dst29_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.422    dst29[0]
    T14                                                               r  dst29[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst30[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.400ns  (logic 5.892ns (51.685%)  route 5.508ns (48.315%))
  Logic Levels:           15  (CARRY4=9 FDRE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE                         0.000     0.000 r  src9_reg[2]/C
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  src9_reg[2]/Q
                         net (fo=5, routed)           1.003     1.364    compressor/chain0_1/lut6_2_inst0/I1
    SLICE_X7Y87                                                       r  compressor/chain0_1/lut6_2_inst0/LUT6/I1
    SLICE_X7Y87          LUT6 (Prop_lut6_I1_O)        0.199     1.563 r  compressor/chain0_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.563    compressor/chain0_1/prop[0]
    SLICE_X7Y87                                                       r  compressor/chain0_1/carry4_inst0/S[0]
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     1.958 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.958    compressor/chain0_1/carryout[3]
    SLICE_X7Y88                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.117 r  compressor/chain0_1/carry4_inst1/O[0]
                         net (fo=4, routed)           1.079     3.196    compressor/chain1_3/lut6_2_inst2/I0
    SLICE_X5Y86                                                       r  compressor/chain1_3/lut6_2_inst2/LUT6/I0
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.224     3.420 r  compressor/chain1_3/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.420    compressor/chain1_3/prop[2]
    SLICE_X5Y86                                                       r  compressor/chain1_3/carry4_inst0/S[2]
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.721 r  compressor/chain1_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.721    compressor/chain1_3/carryout[3]
    SLICE_X5Y87                                                       r  compressor/chain1_3/carry4_inst1/CI
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.951 r  compressor/chain1_3/carry4_inst1/O[1]
                         net (fo=4, routed)           0.737     4.689    compressor/chain2_3/lut4_prop15_0[0]
    SLICE_X2Y87                                                       r  compressor/chain2_3/lut5_prop1/I0
    SLICE_X2Y87          LUT5 (Prop_lut5_I0_O)        0.225     4.914 r  compressor/chain2_3/lut5_prop1/O
                         net (fo=1, routed)           0.000     4.914    compressor/chain2_3/prop[1]
    SLICE_X2Y87                                                       r  compressor/chain2_3/carry4_inst0/S[1]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.316 r  compressor/chain2_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.316    compressor/chain2_3/carryout[3]
    SLICE_X2Y88                                                       r  compressor/chain2_3/carry4_inst1/CI
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.408 r  compressor/chain2_3/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.408    compressor/chain2_3/carryout[7]
    SLICE_X2Y89                                                       r  compressor/chain2_3/carry4_inst2/CI
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     5.588 r  compressor/chain2_3/carry4_inst2/O[2]
                         net (fo=6, routed)           1.066     6.653    compressor/chain3_0/lut6_2_inst23/I1
    SLICE_X1Y89                                                       r  compressor/chain3_0/lut6_2_inst23/LUT6/I1
    SLICE_X1Y89          LUT6 (Prop_lut6_I1_O)        0.217     6.870 r  compressor/chain3_0/lut6_2_inst23/LUT6/O
                         net (fo=1, routed)           0.000     6.870    compressor/chain3_0/prop[23]
    SLICE_X1Y89                                                       r  compressor/chain3_0/carry4_inst5/S[3]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.169 r  compressor/chain3_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     7.169    compressor/chain3_0/carryout[23]
    SLICE_X1Y90                                                       r  compressor/chain3_0/carry4_inst6/CI
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.399 r  compressor/chain3_0/carry4_inst6/O[1]
                         net (fo=1, routed)           1.622     9.022    dst30_OBUF[0]
    P15                                                               r  dst30_OBUF[0]_inst/I
    P15                  OBUF (Prop_obuf_I_O)         2.378    11.400 r  dst30_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.400    dst30[0]
    P15                                                               r  dst30[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst36[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.382ns  (logic 5.995ns (52.674%)  route 5.386ns (47.326%))
  Logic Levels:           16  (CARRY4=10 FDRE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE                         0.000     0.000 r  src9_reg[2]/C
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  src9_reg[2]/Q
                         net (fo=5, routed)           1.003     1.364    compressor/chain0_1/lut6_2_inst0/I1
    SLICE_X7Y87                                                       r  compressor/chain0_1/lut6_2_inst0/LUT6/I1
    SLICE_X7Y87          LUT6 (Prop_lut6_I1_O)        0.199     1.563 r  compressor/chain0_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.563    compressor/chain0_1/prop[0]
    SLICE_X7Y87                                                       r  compressor/chain0_1/carry4_inst0/S[0]
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     1.958 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.958    compressor/chain0_1/carryout[3]
    SLICE_X7Y88                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.117 r  compressor/chain0_1/carry4_inst1/O[0]
                         net (fo=4, routed)           1.079     3.196    compressor/chain1_3/lut6_2_inst2/I0
    SLICE_X5Y86                                                       r  compressor/chain1_3/lut6_2_inst2/LUT6/I0
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.224     3.420 r  compressor/chain1_3/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.420    compressor/chain1_3/prop[2]
    SLICE_X5Y86                                                       r  compressor/chain1_3/carry4_inst0/S[2]
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.721 r  compressor/chain1_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.721    compressor/chain1_3/carryout[3]
    SLICE_X5Y87                                                       r  compressor/chain1_3/carry4_inst1/CI
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.951 r  compressor/chain1_3/carry4_inst1/O[1]
                         net (fo=4, routed)           0.737     4.689    compressor/chain2_3/lut4_prop15_0[0]
    SLICE_X2Y87                                                       r  compressor/chain2_3/lut5_prop1/I0
    SLICE_X2Y87          LUT5 (Prop_lut5_I0_O)        0.225     4.914 r  compressor/chain2_3/lut5_prop1/O
                         net (fo=1, routed)           0.000     4.914    compressor/chain2_3/prop[1]
    SLICE_X2Y87                                                       r  compressor/chain2_3/carry4_inst0/S[1]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.316 r  compressor/chain2_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.316    compressor/chain2_3/carryout[3]
    SLICE_X2Y88                                                       r  compressor/chain2_3/carry4_inst1/CI
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.408 r  compressor/chain2_3/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.408    compressor/chain2_3/carryout[7]
    SLICE_X2Y89                                                       r  compressor/chain2_3/carry4_inst2/CI
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     5.588 r  compressor/chain2_3/carry4_inst2/O[2]
                         net (fo=6, routed)           1.066     6.653    compressor/chain3_0/lut6_2_inst23/I1
    SLICE_X1Y89                                                       r  compressor/chain3_0/lut6_2_inst23/LUT6/I1
    SLICE_X1Y89          LUT6 (Prop_lut6_I1_O)        0.217     6.870 r  compressor/chain3_0/lut6_2_inst23/LUT6/O
                         net (fo=1, routed)           0.000     6.870    compressor/chain3_0/prop[23]
    SLICE_X1Y89                                                       r  compressor/chain3_0/carry4_inst5/S[3]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.169 r  compressor/chain3_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     7.169    compressor/chain3_0/carryout[23]
    SLICE_X1Y90                                                       r  compressor/chain3_0/carry4_inst6/CI
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.258 r  compressor/chain3_0/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     7.258    compressor/chain3_0/carryout[27]
    SLICE_X1Y91                                                       r  compressor/chain3_0/carry4_inst7/CI
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.492 r  compressor/chain3_0/carry4_inst7/O[3]
                         net (fo=1, routed)           1.501     8.993    dst36_OBUF[0]
    P18                                                               r  dst36_OBUF[0]_inst/I
    P18                  OBUF (Prop_obuf_I_O)         2.388    11.382 r  dst36_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.382    dst36[0]
    P18                                                               r  dst36[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst31[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.366ns  (logic 5.862ns (51.574%)  route 5.504ns (48.426%))
  Logic Levels:           15  (CARRY4=9 FDRE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE                         0.000     0.000 r  src9_reg[2]/C
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  src9_reg[2]/Q
                         net (fo=5, routed)           1.003     1.364    compressor/chain0_1/lut6_2_inst0/I1
    SLICE_X7Y87                                                       r  compressor/chain0_1/lut6_2_inst0/LUT6/I1
    SLICE_X7Y87          LUT6 (Prop_lut6_I1_O)        0.199     1.563 r  compressor/chain0_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.563    compressor/chain0_1/prop[0]
    SLICE_X7Y87                                                       r  compressor/chain0_1/carry4_inst0/S[0]
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     1.958 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.958    compressor/chain0_1/carryout[3]
    SLICE_X7Y88                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.117 r  compressor/chain0_1/carry4_inst1/O[0]
                         net (fo=4, routed)           1.079     3.196    compressor/chain1_3/lut6_2_inst2/I0
    SLICE_X5Y86                                                       r  compressor/chain1_3/lut6_2_inst2/LUT6/I0
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.224     3.420 r  compressor/chain1_3/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.420    compressor/chain1_3/prop[2]
    SLICE_X5Y86                                                       r  compressor/chain1_3/carry4_inst0/S[2]
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.721 r  compressor/chain1_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.721    compressor/chain1_3/carryout[3]
    SLICE_X5Y87                                                       r  compressor/chain1_3/carry4_inst1/CI
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.951 r  compressor/chain1_3/carry4_inst1/O[1]
                         net (fo=4, routed)           0.737     4.689    compressor/chain2_3/lut4_prop15_0[0]
    SLICE_X2Y87                                                       r  compressor/chain2_3/lut5_prop1/I0
    SLICE_X2Y87          LUT5 (Prop_lut5_I0_O)        0.225     4.914 r  compressor/chain2_3/lut5_prop1/O
                         net (fo=1, routed)           0.000     4.914    compressor/chain2_3/prop[1]
    SLICE_X2Y87                                                       r  compressor/chain2_3/carry4_inst0/S[1]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.316 r  compressor/chain2_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.316    compressor/chain2_3/carryout[3]
    SLICE_X2Y88                                                       r  compressor/chain2_3/carry4_inst1/CI
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.408 r  compressor/chain2_3/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.408    compressor/chain2_3/carryout[7]
    SLICE_X2Y89                                                       r  compressor/chain2_3/carry4_inst2/CI
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     5.588 r  compressor/chain2_3/carry4_inst2/O[2]
                         net (fo=6, routed)           1.066     6.653    compressor/chain3_0/lut6_2_inst23/I1
    SLICE_X1Y89                                                       r  compressor/chain3_0/lut6_2_inst23/LUT6/I1
    SLICE_X1Y89          LUT6 (Prop_lut6_I1_O)        0.217     6.870 r  compressor/chain3_0/lut6_2_inst23/LUT6/O
                         net (fo=1, routed)           0.000     6.870    compressor/chain3_0/prop[23]
    SLICE_X1Y89                                                       r  compressor/chain3_0/carry4_inst5/S[3]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.169 r  compressor/chain3_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     7.169    compressor/chain3_0/carryout[23]
    SLICE_X1Y90                                                       r  compressor/chain3_0/carry4_inst6/CI
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.350 r  compressor/chain3_0/carry4_inst6/O[2]
                         net (fo=1, routed)           1.619     8.969    dst31_OBUF[0]
    R17                                                               r  dst31_OBUF[0]_inst/I
    R17                  OBUF (Prop_obuf_I_O)         2.397    11.366 r  dst31_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.366    dst31[0]
    R17                                                               r  dst31[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst34[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.358ns  (logic 5.970ns (52.561%)  route 5.388ns (47.439%))
  Logic Levels:           16  (CARRY4=10 FDRE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE                         0.000     0.000 r  src9_reg[2]/C
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  src9_reg[2]/Q
                         net (fo=5, routed)           1.003     1.364    compressor/chain0_1/lut6_2_inst0/I1
    SLICE_X7Y87                                                       r  compressor/chain0_1/lut6_2_inst0/LUT6/I1
    SLICE_X7Y87          LUT6 (Prop_lut6_I1_O)        0.199     1.563 r  compressor/chain0_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.563    compressor/chain0_1/prop[0]
    SLICE_X7Y87                                                       r  compressor/chain0_1/carry4_inst0/S[0]
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     1.958 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.958    compressor/chain0_1/carryout[3]
    SLICE_X7Y88                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.117 r  compressor/chain0_1/carry4_inst1/O[0]
                         net (fo=4, routed)           1.079     3.196    compressor/chain1_3/lut6_2_inst2/I0
    SLICE_X5Y86                                                       r  compressor/chain1_3/lut6_2_inst2/LUT6/I0
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.224     3.420 r  compressor/chain1_3/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.420    compressor/chain1_3/prop[2]
    SLICE_X5Y86                                                       r  compressor/chain1_3/carry4_inst0/S[2]
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.721 r  compressor/chain1_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.721    compressor/chain1_3/carryout[3]
    SLICE_X5Y87                                                       r  compressor/chain1_3/carry4_inst1/CI
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.951 r  compressor/chain1_3/carry4_inst1/O[1]
                         net (fo=4, routed)           0.737     4.689    compressor/chain2_3/lut4_prop15_0[0]
    SLICE_X2Y87                                                       r  compressor/chain2_3/lut5_prop1/I0
    SLICE_X2Y87          LUT5 (Prop_lut5_I0_O)        0.225     4.914 r  compressor/chain2_3/lut5_prop1/O
                         net (fo=1, routed)           0.000     4.914    compressor/chain2_3/prop[1]
    SLICE_X2Y87                                                       r  compressor/chain2_3/carry4_inst0/S[1]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.316 r  compressor/chain2_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.316    compressor/chain2_3/carryout[3]
    SLICE_X2Y88                                                       r  compressor/chain2_3/carry4_inst1/CI
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.408 r  compressor/chain2_3/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.408    compressor/chain2_3/carryout[7]
    SLICE_X2Y89                                                       r  compressor/chain2_3/carry4_inst2/CI
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     5.588 r  compressor/chain2_3/carry4_inst2/O[2]
                         net (fo=6, routed)           1.066     6.653    compressor/chain3_0/lut6_2_inst23/I1
    SLICE_X1Y89                                                       r  compressor/chain3_0/lut6_2_inst23/LUT6/I1
    SLICE_X1Y89          LUT6 (Prop_lut6_I1_O)        0.217     6.870 r  compressor/chain3_0/lut6_2_inst23/LUT6/O
                         net (fo=1, routed)           0.000     6.870    compressor/chain3_0/prop[23]
    SLICE_X1Y89                                                       r  compressor/chain3_0/carry4_inst5/S[3]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.169 r  compressor/chain3_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     7.169    compressor/chain3_0/carryout[23]
    SLICE_X1Y90                                                       r  compressor/chain3_0/carry4_inst6/CI
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.258 r  compressor/chain3_0/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     7.258    compressor/chain3_0/carryout[27]
    SLICE_X1Y91                                                       r  compressor/chain3_0/carry4_inst7/CI
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.488 r  compressor/chain3_0/carry4_inst7/O[1]
                         net (fo=1, routed)           1.503     8.991    dst34_OBUF[0]
    M17                                                               r  dst34_OBUF[0]_inst/I
    M17                  OBUF (Prop_obuf_I_O)         2.367    11.358 r  dst34_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.358    dst34[0]
    M17                                                               r  dst34[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst33[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.329ns  (logic 5.899ns (52.070%)  route 5.430ns (47.930%))
  Logic Levels:           16  (CARRY4=10 FDRE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE                         0.000     0.000 r  src9_reg[2]/C
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  src9_reg[2]/Q
                         net (fo=5, routed)           1.003     1.364    compressor/chain0_1/lut6_2_inst0/I1
    SLICE_X7Y87                                                       r  compressor/chain0_1/lut6_2_inst0/LUT6/I1
    SLICE_X7Y87          LUT6 (Prop_lut6_I1_O)        0.199     1.563 r  compressor/chain0_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.563    compressor/chain0_1/prop[0]
    SLICE_X7Y87                                                       r  compressor/chain0_1/carry4_inst0/S[0]
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     1.958 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.958    compressor/chain0_1/carryout[3]
    SLICE_X7Y88                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.117 r  compressor/chain0_1/carry4_inst1/O[0]
                         net (fo=4, routed)           1.079     3.196    compressor/chain1_3/lut6_2_inst2/I0
    SLICE_X5Y86                                                       r  compressor/chain1_3/lut6_2_inst2/LUT6/I0
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.224     3.420 r  compressor/chain1_3/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.420    compressor/chain1_3/prop[2]
    SLICE_X5Y86                                                       r  compressor/chain1_3/carry4_inst0/S[2]
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.721 r  compressor/chain1_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.721    compressor/chain1_3/carryout[3]
    SLICE_X5Y87                                                       r  compressor/chain1_3/carry4_inst1/CI
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.951 r  compressor/chain1_3/carry4_inst1/O[1]
                         net (fo=4, routed)           0.737     4.689    compressor/chain2_3/lut4_prop15_0[0]
    SLICE_X2Y87                                                       r  compressor/chain2_3/lut5_prop1/I0
    SLICE_X2Y87          LUT5 (Prop_lut5_I0_O)        0.225     4.914 r  compressor/chain2_3/lut5_prop1/O
                         net (fo=1, routed)           0.000     4.914    compressor/chain2_3/prop[1]
    SLICE_X2Y87                                                       r  compressor/chain2_3/carry4_inst0/S[1]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.316 r  compressor/chain2_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.316    compressor/chain2_3/carryout[3]
    SLICE_X2Y88                                                       r  compressor/chain2_3/carry4_inst1/CI
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.408 r  compressor/chain2_3/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.408    compressor/chain2_3/carryout[7]
    SLICE_X2Y89                                                       r  compressor/chain2_3/carry4_inst2/CI
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     5.588 r  compressor/chain2_3/carry4_inst2/O[2]
                         net (fo=6, routed)           1.066     6.653    compressor/chain3_0/lut6_2_inst23/I1
    SLICE_X1Y89                                                       r  compressor/chain3_0/lut6_2_inst23/LUT6/I1
    SLICE_X1Y89          LUT6 (Prop_lut6_I1_O)        0.217     6.870 r  compressor/chain3_0/lut6_2_inst23/LUT6/O
                         net (fo=1, routed)           0.000     6.870    compressor/chain3_0/prop[23]
    SLICE_X1Y89                                                       r  compressor/chain3_0/carry4_inst5/S[3]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.169 r  compressor/chain3_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     7.169    compressor/chain3_0/carryout[23]
    SLICE_X1Y90                                                       r  compressor/chain3_0/carry4_inst6/CI
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.258 r  compressor/chain3_0/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     7.258    compressor/chain3_0/carryout[27]
    SLICE_X1Y91                                                       r  compressor/chain3_0/carry4_inst7/CI
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.417 r  compressor/chain3_0/carry4_inst7/O[0]
                         net (fo=1, routed)           1.545     8.962    dst33_OBUF[0]
    N16                                                               r  dst33_OBUF[0]_inst/I
    N16                  OBUF (Prop_obuf_I_O)         2.367    11.329 r  dst33_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.329    dst33[0]
    N16                                                               r  dst33[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst35[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.319ns  (logic 5.924ns (52.340%)  route 5.395ns (47.660%))
  Logic Levels:           16  (CARRY4=10 FDRE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE                         0.000     0.000 r  src9_reg[2]/C
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  src9_reg[2]/Q
                         net (fo=5, routed)           1.003     1.364    compressor/chain0_1/lut6_2_inst0/I1
    SLICE_X7Y87                                                       r  compressor/chain0_1/lut6_2_inst0/LUT6/I1
    SLICE_X7Y87          LUT6 (Prop_lut6_I1_O)        0.199     1.563 r  compressor/chain0_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.563    compressor/chain0_1/prop[0]
    SLICE_X7Y87                                                       r  compressor/chain0_1/carry4_inst0/S[0]
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     1.958 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.958    compressor/chain0_1/carryout[3]
    SLICE_X7Y88                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.117 r  compressor/chain0_1/carry4_inst1/O[0]
                         net (fo=4, routed)           1.079     3.196    compressor/chain1_3/lut6_2_inst2/I0
    SLICE_X5Y86                                                       r  compressor/chain1_3/lut6_2_inst2/LUT6/I0
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.224     3.420 r  compressor/chain1_3/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.420    compressor/chain1_3/prop[2]
    SLICE_X5Y86                                                       r  compressor/chain1_3/carry4_inst0/S[2]
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.721 r  compressor/chain1_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.721    compressor/chain1_3/carryout[3]
    SLICE_X5Y87                                                       r  compressor/chain1_3/carry4_inst1/CI
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.951 r  compressor/chain1_3/carry4_inst1/O[1]
                         net (fo=4, routed)           0.737     4.689    compressor/chain2_3/lut4_prop15_0[0]
    SLICE_X2Y87                                                       r  compressor/chain2_3/lut5_prop1/I0
    SLICE_X2Y87          LUT5 (Prop_lut5_I0_O)        0.225     4.914 r  compressor/chain2_3/lut5_prop1/O
                         net (fo=1, routed)           0.000     4.914    compressor/chain2_3/prop[1]
    SLICE_X2Y87                                                       r  compressor/chain2_3/carry4_inst0/S[1]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.316 r  compressor/chain2_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.316    compressor/chain2_3/carryout[3]
    SLICE_X2Y88                                                       r  compressor/chain2_3/carry4_inst1/CI
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.408 r  compressor/chain2_3/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.408    compressor/chain2_3/carryout[7]
    SLICE_X2Y89                                                       r  compressor/chain2_3/carry4_inst2/CI
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     5.588 r  compressor/chain2_3/carry4_inst2/O[2]
                         net (fo=6, routed)           1.066     6.653    compressor/chain3_0/lut6_2_inst23/I1
    SLICE_X1Y89                                                       r  compressor/chain3_0/lut6_2_inst23/LUT6/I1
    SLICE_X1Y89          LUT6 (Prop_lut6_I1_O)        0.217     6.870 r  compressor/chain3_0/lut6_2_inst23/LUT6/O
                         net (fo=1, routed)           0.000     6.870    compressor/chain3_0/prop[23]
    SLICE_X1Y89                                                       r  compressor/chain3_0/carry4_inst5/S[3]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.169 r  compressor/chain3_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     7.169    compressor/chain3_0/carryout[23]
    SLICE_X1Y90                                                       r  compressor/chain3_0/carry4_inst6/CI
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.258 r  compressor/chain3_0/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     7.258    compressor/chain3_0/carryout[27]
    SLICE_X1Y91                                                       r  compressor/chain3_0/carry4_inst7/CI
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.439 r  compressor/chain3_0/carry4_inst7/O[2]
                         net (fo=1, routed)           1.509     8.949    dst35_OBUF[0]
    M16                                                               r  dst35_OBUF[0]_inst/I
    M16                  OBUF (Prop_obuf_I_O)         2.370    11.319 r  dst35_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.319    dst35[0]
    M16                                                               r  dst35[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst32[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.307ns  (logic 5.914ns (52.306%)  route 5.393ns (47.694%))
  Logic Levels:           15  (CARRY4=9 FDRE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE                         0.000     0.000 r  src9_reg[2]/C
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  src9_reg[2]/Q
                         net (fo=5, routed)           1.003     1.364    compressor/chain0_1/lut6_2_inst0/I1
    SLICE_X7Y87                                                       r  compressor/chain0_1/lut6_2_inst0/LUT6/I1
    SLICE_X7Y87          LUT6 (Prop_lut6_I1_O)        0.199     1.563 r  compressor/chain0_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.563    compressor/chain0_1/prop[0]
    SLICE_X7Y87                                                       r  compressor/chain0_1/carry4_inst0/S[0]
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     1.958 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.958    compressor/chain0_1/carryout[3]
    SLICE_X7Y88                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.117 r  compressor/chain0_1/carry4_inst1/O[0]
                         net (fo=4, routed)           1.079     3.196    compressor/chain1_3/lut6_2_inst2/I0
    SLICE_X5Y86                                                       r  compressor/chain1_3/lut6_2_inst2/LUT6/I0
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.224     3.420 r  compressor/chain1_3/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.420    compressor/chain1_3/prop[2]
    SLICE_X5Y86                                                       r  compressor/chain1_3/carry4_inst0/S[2]
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.721 r  compressor/chain1_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.721    compressor/chain1_3/carryout[3]
    SLICE_X5Y87                                                       r  compressor/chain1_3/carry4_inst1/CI
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.951 r  compressor/chain1_3/carry4_inst1/O[1]
                         net (fo=4, routed)           0.737     4.689    compressor/chain2_3/lut4_prop15_0[0]
    SLICE_X2Y87                                                       r  compressor/chain2_3/lut5_prop1/I0
    SLICE_X2Y87          LUT5 (Prop_lut5_I0_O)        0.225     4.914 r  compressor/chain2_3/lut5_prop1/O
                         net (fo=1, routed)           0.000     4.914    compressor/chain2_3/prop[1]
    SLICE_X2Y87                                                       r  compressor/chain2_3/carry4_inst0/S[1]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.316 r  compressor/chain2_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.316    compressor/chain2_3/carryout[3]
    SLICE_X2Y88                                                       r  compressor/chain2_3/carry4_inst1/CI
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.408 r  compressor/chain2_3/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.408    compressor/chain2_3/carryout[7]
    SLICE_X2Y89                                                       r  compressor/chain2_3/carry4_inst2/CI
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     5.588 r  compressor/chain2_3/carry4_inst2/O[2]
                         net (fo=6, routed)           1.066     6.653    compressor/chain3_0/lut6_2_inst23/I1
    SLICE_X1Y89                                                       r  compressor/chain3_0/lut6_2_inst23/LUT6/I1
    SLICE_X1Y89          LUT6 (Prop_lut6_I1_O)        0.217     6.870 r  compressor/chain3_0/lut6_2_inst23/LUT6/O
                         net (fo=1, routed)           0.000     6.870    compressor/chain3_0/prop[23]
    SLICE_X1Y89                                                       r  compressor/chain3_0/carry4_inst5/S[3]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.169 r  compressor/chain3_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     7.169    compressor/chain3_0/carryout[23]
    SLICE_X1Y90                                                       r  compressor/chain3_0/carry4_inst6/CI
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.403 r  compressor/chain3_0/carry4_inst6/O[3]
                         net (fo=1, routed)           1.507     8.911    dst32_OBUF[0]
    P17                                                               r  dst32_OBUF[0]_inst/I
    P17                  OBUF (Prop_obuf_I_O)         2.396    11.307 r  dst32_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.307    dst32[0]
    P17                                                               r  dst32[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst37[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.275ns  (logic 5.996ns (53.177%)  route 5.279ns (46.823%))
  Logic Levels:           17  (CARRY4=11 FDRE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE                         0.000     0.000 r  src9_reg[2]/C
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  src9_reg[2]/Q
                         net (fo=5, routed)           1.003     1.364    compressor/chain0_1/lut6_2_inst0/I1
    SLICE_X7Y87                                                       r  compressor/chain0_1/lut6_2_inst0/LUT6/I1
    SLICE_X7Y87          LUT6 (Prop_lut6_I1_O)        0.199     1.563 r  compressor/chain0_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.563    compressor/chain0_1/prop[0]
    SLICE_X7Y87                                                       r  compressor/chain0_1/carry4_inst0/S[0]
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     1.958 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.958    compressor/chain0_1/carryout[3]
    SLICE_X7Y88                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.117 r  compressor/chain0_1/carry4_inst1/O[0]
                         net (fo=4, routed)           1.079     3.196    compressor/chain1_3/lut6_2_inst2/I0
    SLICE_X5Y86                                                       r  compressor/chain1_3/lut6_2_inst2/LUT6/I0
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.224     3.420 r  compressor/chain1_3/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.420    compressor/chain1_3/prop[2]
    SLICE_X5Y86                                                       r  compressor/chain1_3/carry4_inst0/S[2]
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.721 r  compressor/chain1_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.721    compressor/chain1_3/carryout[3]
    SLICE_X5Y87                                                       r  compressor/chain1_3/carry4_inst1/CI
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.951 r  compressor/chain1_3/carry4_inst1/O[1]
                         net (fo=4, routed)           0.737     4.689    compressor/chain2_3/lut4_prop15_0[0]
    SLICE_X2Y87                                                       r  compressor/chain2_3/lut5_prop1/I0
    SLICE_X2Y87          LUT5 (Prop_lut5_I0_O)        0.225     4.914 r  compressor/chain2_3/lut5_prop1/O
                         net (fo=1, routed)           0.000     4.914    compressor/chain2_3/prop[1]
    SLICE_X2Y87                                                       r  compressor/chain2_3/carry4_inst0/S[1]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.316 r  compressor/chain2_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.316    compressor/chain2_3/carryout[3]
    SLICE_X2Y88                                                       r  compressor/chain2_3/carry4_inst1/CI
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.408 r  compressor/chain2_3/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.408    compressor/chain2_3/carryout[7]
    SLICE_X2Y89                                                       r  compressor/chain2_3/carry4_inst2/CI
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     5.588 r  compressor/chain2_3/carry4_inst2/O[2]
                         net (fo=6, routed)           1.066     6.653    compressor/chain3_0/lut6_2_inst23/I1
    SLICE_X1Y89                                                       r  compressor/chain3_0/lut6_2_inst23/LUT6/I1
    SLICE_X1Y89          LUT6 (Prop_lut6_I1_O)        0.217     6.870 r  compressor/chain3_0/lut6_2_inst23/LUT6/O
                         net (fo=1, routed)           0.000     6.870    compressor/chain3_0/prop[23]
    SLICE_X1Y89                                                       r  compressor/chain3_0/carry4_inst5/S[3]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     7.169 r  compressor/chain3_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     7.169    compressor/chain3_0/carryout[23]
    SLICE_X1Y90                                                       r  compressor/chain3_0/carry4_inst6/CI
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.258 r  compressor/chain3_0/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     7.258    compressor/chain3_0/carryout[27]
    SLICE_X1Y91                                                       r  compressor/chain3_0/carry4_inst7/CI
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.347 r  compressor/chain3_0/carry4_inst7/CO[3]
                         net (fo=1, routed)           0.000     7.347    compressor/chain3_0/carryout[31]
    SLICE_X1Y92                                                       r  compressor/chain3_0/carry4_inst8/CI
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.506 r  compressor/chain3_0/carry4_inst8/O[0]
                         net (fo=1, routed)           1.394     8.900    dst37_OBUF[0]
    N17                                                               r  dst37_OBUF[0]_inst/I
    N17                  OBUF (Prop_obuf_I_O)         2.375    11.275 r  dst37_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.275    dst37[0]
    N17                                                               r  dst37[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst26[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.171ns  (logic 5.953ns (53.287%)  route 5.218ns (46.713%))
  Logic Levels:           14  (CARRY4=8 FDRE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE                         0.000     0.000 r  src9_reg[2]/C
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  src9_reg[2]/Q
                         net (fo=5, routed)           1.003     1.364    compressor/chain0_1/lut6_2_inst0/I1
    SLICE_X7Y87                                                       r  compressor/chain0_1/lut6_2_inst0/LUT6/I1
    SLICE_X7Y87          LUT6 (Prop_lut6_I1_O)        0.199     1.563 r  compressor/chain0_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.563    compressor/chain0_1/prop[0]
    SLICE_X7Y87                                                       r  compressor/chain0_1/carry4_inst0/S[0]
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     1.958 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.958    compressor/chain0_1/carryout[3]
    SLICE_X7Y88                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X7Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     2.117 r  compressor/chain0_1/carry4_inst1/O[0]
                         net (fo=4, routed)           1.079     3.196    compressor/chain1_3/lut6_2_inst2/I0
    SLICE_X5Y86                                                       r  compressor/chain1_3/lut6_2_inst2/LUT6/I0
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.224     3.420 r  compressor/chain1_3/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.420    compressor/chain1_3/prop[2]
    SLICE_X5Y86                                                       r  compressor/chain1_3/carry4_inst0/S[2]
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.721 r  compressor/chain1_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.721    compressor/chain1_3/carryout[3]
    SLICE_X5Y87                                                       r  compressor/chain1_3/carry4_inst1/CI
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.951 r  compressor/chain1_3/carry4_inst1/O[1]
                         net (fo=4, routed)           0.737     4.689    compressor/chain2_3/lut4_prop15_0[0]
    SLICE_X2Y87                                                       r  compressor/chain2_3/lut5_prop1/I0
    SLICE_X2Y87          LUT5 (Prop_lut5_I0_O)        0.225     4.914 r  compressor/chain2_3/lut5_prop1/O
                         net (fo=1, routed)           0.000     4.914    compressor/chain2_3/prop[1]
    SLICE_X2Y87                                                       r  compressor/chain2_3/carry4_inst0/S[1]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     5.316 r  compressor/chain2_3/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.316    compressor/chain2_3/carryout[3]
    SLICE_X2Y88                                                       r  compressor/chain2_3/carry4_inst1/CI
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     5.539 r  compressor/chain2_3/carry4_inst1/O[1]
                         net (fo=4, routed)           0.592     6.131    compressor/chain3_0/lut6_2_inst31_0[5]
    SLICE_X1Y88                                                       r  compressor/chain3_0/lut5_prop17/I0
    SLICE_X1Y88          LUT5 (Prop_lut5_I0_O)        0.216     6.347 r  compressor/chain3_0/lut5_prop17/O
                         net (fo=1, routed)           0.000     6.347    compressor/chain3_0/prop[17]
    SLICE_X1Y88                                                       r  compressor/chain3_0/carry4_inst4/S[1]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.759 r  compressor/chain3_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.759    compressor/chain3_0/carryout[19]
    SLICE_X1Y89                                                       r  compressor/chain3_0/carry4_inst5/CI
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.989 r  compressor/chain3_0/carry4_inst5/O[1]
                         net (fo=1, routed)           1.807     8.795    dst26_OBUF[0]
    T16                                                               r  dst26_OBUF[0]_inst/I
    T16                  OBUF (Prop_obuf_I_O)         2.376    11.171 r  dst26_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.171    dst26[0]
    T16                                                               r  dst26[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src16_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src16_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.190ns  (logic 0.128ns (67.430%)  route 0.062ns (32.570%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE                         0.000     0.000 r  src16_reg[9]/C
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src16_reg[9]/Q
                         net (fo=5, routed)           0.062     0.190    src16[9]
    SLICE_X11Y87         FDRE                                         r  src16_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src15_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src15_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.128ns (65.464%)  route 0.068ns (34.536%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE                         0.000     0.000 r  src15_reg[9]/C
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src15_reg[9]/Q
                         net (fo=5, routed)           0.068     0.196    src15[9]
    SLICE_X8Y87          FDRE                                         r  src15_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src26_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src26_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.128ns (65.429%)  route 0.068ns (34.571%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE                         0.000     0.000 r  src26_reg[7]/C
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src26_reg[7]/Q
                         net (fo=5, routed)           0.068     0.196    src26[7]
    SLICE_X4Y92          FDRE                                         r  src26_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src26_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src26_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.204ns  (logic 0.141ns (69.123%)  route 0.063ns (30.877%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE                         0.000     0.000 r  src26_reg[9]/C
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src26_reg[9]/Q
                         net (fo=5, routed)           0.063     0.204    src26[9]
    SLICE_X5Y92          FDRE                                         r  src26_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src20_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src20_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.141ns (68.045%)  route 0.066ns (31.955%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDRE                         0.000     0.000 r  src20_reg[11]/C
    SLICE_X9Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src20_reg[11]/Q
                         net (fo=5, routed)           0.066     0.207    src20[11]
    SLICE_X8Y91          FDRE                                         r  src20_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src20_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src20_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.224ns  (logic 0.164ns (73.259%)  route 0.060ns (26.741%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE                         0.000     0.000 r  src20_reg[14]/C
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  src20_reg[14]/Q
                         net (fo=5, routed)           0.060     0.224    src20[14]
    SLICE_X3Y88          FDRE                                         r  src20_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src19_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src19_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.237ns  (logic 0.128ns (53.904%)  route 0.109ns (46.096%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE                         0.000     0.000 r  src19_reg[14]/C
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src19_reg[14]/Q
                         net (fo=5, routed)           0.109     0.237    src19[14]
    SLICE_X1Y86          FDRE                                         r  src19_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src18_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src18_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.491%)  route 0.109ns (43.509%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE                         0.000     0.000 r  src18_reg[12]/C
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src18_reg[12]/Q
                         net (fo=2, routed)           0.109     0.250    src18[12]
    SLICE_X9Y90          FDRE                                         r  src18_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src13_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.239%)  route 0.122ns (48.761%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDRE                         0.000     0.000 r  src13_reg[7]/C
    SLICE_X9Y86          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src13_reg[7]/Q
                         net (fo=2, routed)           0.122     0.250    src13[7]
    SLICE_X9Y86          FDRE                                         r  src13_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src24_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src24_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.207%)  route 0.122ns (48.793%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDRE                         0.000     0.000 r  src24_reg[7]/C
    SLICE_X7Y92          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src24_reg[7]/Q
                         net (fo=2, routed)           0.122     0.250    src24[7]
    SLICE_X7Y92          FDRE                                         r  src24_reg[8]/D
  -------------------------------------------------------------------    -------------------





