# system info amm_master_qsys on 2014.11.13.18:25:43
system_info:
name,value
DEVICE,EP4CGX150DF31C7
DEVICE_FAMILY,Cyclone IV GX
GENERATION_ID,1415921125
#
#
# Files generated for amm_master_qsys on 2014.11.13.18:25:43
files:
filepath,kind,attributes,module,is_top
amm_master_qsys/simulation/amm_master_qsys.v,VERILOG,,amm_master_qsys,true
amm_master_qsys/simulation/submodules/amm_master_qsys_sdram_controller.v,VERILOG,,amm_master_qsys_sdram_controller,false
amm_master_qsys/simulation/submodules/custom_master.v,VERILOG,,custom_master,false
amm_master_qsys/simulation/submodules/burst_write_master.v,VERILOG,,custom_master,false
amm_master_qsys/simulation/submodules/burst_read_master.v,VERILOG,,custom_master,false
amm_master_qsys/simulation/submodules/write_master.v,VERILOG,,custom_master,false
amm_master_qsys/simulation/submodules/latency_aware_read_master.v,VERILOG,,custom_master,false
amm_master_qsys/simulation/submodules/amm_master_qsys_reconf_registers.v,VERILOG,,amm_master_qsys_reconf_registers,false
amm_master_qsys/simulation/submodules/amm_master_qsys_reconf_registers.hex,HEX,,amm_master_qsys_reconf_registers,false
amm_master_qsys/simulation/submodules/amm_master_qsys_pcie_hard_ip_0.v,VERILOG,,amm_master_qsys_pcie_hard_ip_0,false
amm_master_qsys/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
amm_master_qsys/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
amm_master_qsys/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
amm_master_qsys/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
amm_master_qsys/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
amm_master_qsys/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
amm_master_qsys/simulation/submodules/amm_master_qsys_addr_router.sv,SYSTEM_VERILOG,,amm_master_qsys_addr_router,false
amm_master_qsys/simulation/submodules/amm_master_qsys_addr_router_002.sv,SYSTEM_VERILOG,,amm_master_qsys_addr_router_002,false
amm_master_qsys/simulation/submodules/amm_master_qsys_id_router.sv,SYSTEM_VERILOG,,amm_master_qsys_id_router,false
amm_master_qsys/simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
amm_master_qsys/simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
amm_master_qsys/simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
amm_master_qsys/simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
amm_master_qsys/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
amm_master_qsys/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
amm_master_qsys/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
amm_master_qsys/simulation/submodules/amm_master_qsys_cmd_xbar_demux.sv,SYSTEM_VERILOG,,amm_master_qsys_cmd_xbar_demux,false
amm_master_qsys/simulation/submodules/amm_master_qsys_cmd_xbar_demux_001.sv,SYSTEM_VERILOG,,amm_master_qsys_cmd_xbar_demux_001,false
amm_master_qsys/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,amm_master_qsys_cmd_xbar_mux,false
amm_master_qsys/simulation/submodules/amm_master_qsys_cmd_xbar_mux.sv,SYSTEM_VERILOG,,amm_master_qsys_cmd_xbar_mux,false
amm_master_qsys/simulation/submodules/amm_master_qsys_rsp_xbar_demux.sv,SYSTEM_VERILOG,,amm_master_qsys_rsp_xbar_demux,false
amm_master_qsys/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,amm_master_qsys_rsp_xbar_mux,false
amm_master_qsys/simulation/submodules/amm_master_qsys_rsp_xbar_mux.sv,SYSTEM_VERILOG,,amm_master_qsys_rsp_xbar_mux,false
amm_master_qsys/simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
amm_master_qsys/simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
amm_master_qsys/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
amm_master_qsys/simulation/submodules/altera_avalon_st_handshake_clock_crosser.v,VERILOG,,altera_avalon_st_handshake_clock_crosser,false
amm_master_qsys/simulation/submodules/altera_avalon_st_clock_crosser.v,VERILOG,,altera_avalon_st_handshake_clock_crosser,false
amm_master_qsys/simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
amm_master_qsys/simulation/submodules/amm_master_qsys_irq_mapper.sv,SYSTEM_VERILOG,,amm_master_qsys_irq_mapper,false
amm_master_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_a2p_addrtrans.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/cadence/avalon_stif/altpciexpav_stif_a2p_addrtrans.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/synopsys/avalon_stif/altpciexpav_stif_a2p_addrtrans.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_a2p_fixtrans.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/cadence/avalon_stif/altpciexpav_stif_a2p_fixtrans.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/synopsys/avalon_stif/altpciexpav_stif_a2p_fixtrans.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_a2p_vartrans.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/cadence/avalon_stif/altpciexpav_stif_a2p_vartrans.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/synopsys/avalon_stif/altpciexpav_stif_a2p_vartrans.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_control_register.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/cadence/avalon_stif/altpciexpav_stif_control_register.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/synopsys/avalon_stif/altpciexpav_stif_control_register.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_cr_avalon.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/cadence/avalon_stif/altpciexpav_stif_cr_avalon.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/synopsys/avalon_stif/altpciexpav_stif_cr_avalon.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_cr_interrupt.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/cadence/avalon_stif/altpciexpav_stif_cr_interrupt.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/synopsys/avalon_stif/altpciexpav_stif_cr_interrupt.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_cr_mailbox.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/cadence/avalon_stif/altpciexpav_stif_cr_mailbox.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/synopsys/avalon_stif/altpciexpav_stif_cr_mailbox.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_p2a_addrtrans.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/cadence/avalon_stif/altpciexpav_stif_p2a_addrtrans.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/synopsys/avalon_stif/altpciexpav_stif_p2a_addrtrans.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_reg_fifo.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/cadence/avalon_stif/altpciexpav_stif_reg_fifo.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/synopsys/avalon_stif/altpciexpav_stif_reg_fifo.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_rx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/cadence/avalon_stif/altpciexpav_stif_rx.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/synopsys/avalon_stif/altpciexpav_stif_rx.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_rx_cntrl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/cadence/avalon_stif/altpciexpav_stif_rx_cntrl.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/synopsys/avalon_stif/altpciexpav_stif_rx_cntrl.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_rx_resp.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/cadence/avalon_stif/altpciexpav_stif_rx_resp.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/synopsys/avalon_stif/altpciexpav_stif_rx_resp.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_tx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/cadence/avalon_stif/altpciexpav_stif_tx.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/synopsys/avalon_stif/altpciexpav_stif_tx.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_tx_cntrl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/cadence/avalon_stif/altpciexpav_stif_tx_cntrl.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/synopsys/avalon_stif/altpciexpav_stif_tx_cntrl.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_txavl_cntrl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/cadence/avalon_stif/altpciexpav_stif_txavl_cntrl.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/synopsys/avalon_stif/altpciexpav_stif_txavl_cntrl.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_stif_txresp_cntrl.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/cadence/avalon_stif/altpciexpav_stif_txresp_cntrl.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/synopsys/avalon_stif/altpciexpav_stif_txresp_cntrl.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/mentor/avalon_stif/altpciexpav_clksync.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/cadence/avalon_stif/altpciexpav_clksync.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/synopsys/avalon_stif/altpciexpav_clksync.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/mentor/avalon_lite/altpciexpav_lite_app.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/cadence/avalon_lite/altpciexpav_lite_app.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/synopsys/avalon_lite/altpciexpav_lite_app.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/altpciexpav_stif_app.v,VERILOG,,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/altpcie_hip_pipen1b_qsys.v,VERILOG,,altpcie_hip_pipen1b_qsys,false
amm_master_qsys/simulation/submodules/amm_master_qsys_pcie_hard_ip_0_altgx_internal.vo,VERILOG,,amm_master_qsys_pcie_hard_ip_0_altgx_internal,false
amm_master_qsys/simulation/submodules/altera_pcie_hard_ip_reset_controller.v,VERILOG,,altera_pcie_hard_ip_reset_controller,false
amm_master_qsys/simulation/submodules/altpcie_rs_serdes.v,VERILOG,,altera_pcie_hard_ip_reset_controller,false
amm_master_qsys/simulation/submodules/altpcie_pll_100_250.v,VERILOG,,altera_pcie_hard_ip_reset_controller,false
amm_master_qsys/simulation/submodules/altpcie_pll_125_250.v,VERILOG,,altera_pcie_hard_ip_reset_controller,false
amm_master_qsys/simulation/submodules/altpcie_pipe_interface.v,VERILOG,,altpcie_pipe_interface,false
amm_master_qsys/simulation/submodules/altpcie_pcie_reconfig_bridge.v,VERILOG,,altpcie_pipe_interface,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
amm_master_qsys.sdram_controller,amm_master_qsys_sdram_controller
amm_master_qsys.write_master,custom_master
amm_master_qsys.read_master,custom_master
amm_master_qsys.reconf_registers,amm_master_qsys_reconf_registers
amm_master_qsys.pcie_hard_ip_0,amm_master_qsys_pcie_hard_ip_0
amm_master_qsys.pcie_hard_ip_0.pcie_internal_hip,altpcie_hip_pipen1b_qsys
amm_master_qsys.pcie_hard_ip_0.altgx_internal,amm_master_qsys_pcie_hard_ip_0_altgx_internal
amm_master_qsys.pcie_hard_ip_0.reset_controller_internal,altera_pcie_hard_ip_reset_controller
amm_master_qsys.pcie_hard_ip_0.pipe_interface_internal,altpcie_pipe_interface
amm_master_qsys.pcie_hard_ip_0.rst_controller,altera_reset_controller
amm_master_qsys.write_master_avalon_master_translator,altera_merlin_master_translator
amm_master_qsys.read_master_avalon_master_translator,altera_merlin_master_translator
amm_master_qsys.pcie_hard_ip_0_bar1_0_translator,altera_merlin_master_translator
amm_master_qsys.sdram_controller_s1_translator,altera_merlin_slave_translator
amm_master_qsys.reconf_registers_s1_translator,altera_merlin_slave_translator
amm_master_qsys.write_master_avalon_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
amm_master_qsys.read_master_avalon_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
amm_master_qsys.pcie_hard_ip_0_bar1_0_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
amm_master_qsys.sdram_controller_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
amm_master_qsys.reconf_registers_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
amm_master_qsys.sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
amm_master_qsys.sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo,altera_avalon_sc_fifo
amm_master_qsys.reconf_registers_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
amm_master_qsys.reconf_registers_s1_translator_avalon_universal_slave_0_agent_rdata_fifo,altera_avalon_sc_fifo
amm_master_qsys.addr_router,amm_master_qsys_addr_router
amm_master_qsys.addr_router_001,amm_master_qsys_addr_router
amm_master_qsys.addr_router_002,amm_master_qsys_addr_router_002
amm_master_qsys.id_router,amm_master_qsys_id_router
amm_master_qsys.id_router_001,amm_master_qsys_id_router
amm_master_qsys.limiter,altera_merlin_traffic_limiter
amm_master_qsys.limiter_001,altera_merlin_traffic_limiter
amm_master_qsys.burst_adapter,altera_merlin_burst_adapter
amm_master_qsys.burst_adapter_001,altera_merlin_burst_adapter
amm_master_qsys.rst_controller,altera_reset_controller
amm_master_qsys.rst_controller_001,altera_reset_controller
amm_master_qsys.rst_controller_002,altera_reset_controller
amm_master_qsys.cmd_xbar_demux,amm_master_qsys_cmd_xbar_demux
amm_master_qsys.cmd_xbar_demux_002,amm_master_qsys_cmd_xbar_demux
amm_master_qsys.cmd_xbar_demux_001,amm_master_qsys_cmd_xbar_demux_001
amm_master_qsys.cmd_xbar_mux,amm_master_qsys_cmd_xbar_mux
amm_master_qsys.cmd_xbar_mux_001,amm_master_qsys_cmd_xbar_mux
amm_master_qsys.rsp_xbar_demux,amm_master_qsys_rsp_xbar_demux
amm_master_qsys.rsp_xbar_demux_001,amm_master_qsys_rsp_xbar_demux
amm_master_qsys.rsp_xbar_mux,amm_master_qsys_rsp_xbar_mux
amm_master_qsys.rsp_xbar_mux_001,amm_master_qsys_rsp_xbar_mux
amm_master_qsys.rsp_xbar_mux_002,amm_master_qsys_rsp_xbar_mux
amm_master_qsys.width_adapter,altera_merlin_width_adapter
amm_master_qsys.width_adapter_001,altera_merlin_width_adapter
amm_master_qsys.crosser,altera_avalon_st_handshake_clock_crosser
amm_master_qsys.crosser_001,altera_avalon_st_handshake_clock_crosser
amm_master_qsys.crosser_002,altera_avalon_st_handshake_clock_crosser
amm_master_qsys.crosser_003,altera_avalon_st_handshake_clock_crosser
amm_master_qsys.irq_mapper,amm_master_qsys_irq_mapper
