

================================================================
== Vivado HLS Report for 'shift_reg'
================================================================
* Date:           Wed Apr  7 22:51:49 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Shift_Register
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.570 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       12| 10.000 ns | 0.120 us |    1|   12|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    324|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        1|      -|      64|     32|    0|
|Multiplexer      |        -|      -|       -|    919|    -|
|Register         |        -|      -|     738|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      0|     802|   1275|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Sreg_Array_U       |shift_reg_Sreg_Arcud  |        0|  64|  32|    0|    12|   32|     1|          384|
    |shift_reg0_regs_U  |shift_reg_shift_rbkb  |        1|   0|   0|    0|     8|    8|     1|           64|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                      |        1|  64|  32|    0|    20|   40|     2|          448|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |ap_condition_211           |    and   |      0|  0|   2|           1|           1|
    |or_ln44_fu_1647_p2         |    or    |      0|  0|   2|           1|           1|
    |select_ln10_10_fu_860_p3   |  select  |      0|  0|   8|           1|           1|
    |select_ln10_11_fu_875_p3   |  select  |      0|  0|   8|           1|           1|
    |select_ln10_1_fu_689_p3    |  select  |      0|  0|   8|           1|           1|
    |select_ln10_2_fu_708_p3    |  select  |      0|  0|   8|           1|           1|
    |select_ln10_3_fu_727_p3    |  select  |      0|  0|   8|           1|           1|
    |select_ln10_4_fu_746_p3    |  select  |      0|  0|   8|           1|           1|
    |select_ln10_5_fu_765_p3    |  select  |      0|  0|   8|           1|           1|
    |select_ln10_6_fu_784_p3    |  select  |      0|  0|   8|           1|           1|
    |select_ln10_7_fu_803_p3    |  select  |      0|  0|   8|           1|           1|
    |select_ln10_8_fu_822_p3    |  select  |      0|  0|   8|           1|           1|
    |select_ln10_9_fu_841_p3    |  select  |      0|  0|   8|           1|           1|
    |select_ln10_fu_676_p3      |  select  |      0|  0|   8|           1|           1|
    |select_ln13_10_fu_1078_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln13_11_fu_1093_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln13_1_fu_907_p3    |  select  |      0|  0|   8|           1|           8|
    |select_ln13_2_fu_926_p3    |  select  |      0|  0|   8|           1|           8|
    |select_ln13_3_fu_945_p3    |  select  |      0|  0|   8|           1|           8|
    |select_ln13_4_fu_964_p3    |  select  |      0|  0|   8|           1|           8|
    |select_ln13_5_fu_983_p3    |  select  |      0|  0|   8|           1|           8|
    |select_ln13_6_fu_1002_p3   |  select  |      0|  0|   8|           1|           8|
    |select_ln13_7_fu_1021_p3   |  select  |      0|  0|   8|           1|           8|
    |select_ln13_8_fu_1040_p3   |  select  |      0|  0|   8|           1|           8|
    |select_ln13_9_fu_1059_p3   |  select  |      0|  0|   8|           1|           8|
    |select_ln13_fu_894_p3      |  select  |      0|  0|   8|           1|           8|
    |select_ln44_10_fu_1705_p3  |  select  |      0|  0|   8|           1|           1|
    |select_ln44_11_fu_1711_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln44_12_fu_1718_p3  |  select  |      0|  0|   8|           1|           1|
    |select_ln44_13_fu_1724_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln44_14_fu_1640_p3  |  select  |      0|  0|   8|           1|           1|
    |select_ln44_1_fu_1737_p3   |  select  |      0|  0|   8|           1|           8|
    |select_ln44_2_fu_1651_p3   |  select  |      0|  0|   8|           1|           1|
    |select_ln44_3_fu_1657_p3   |  select  |      0|  0|   8|           1|           8|
    |select_ln44_4_fu_1665_p3   |  select  |      0|  0|   8|           1|           1|
    |select_ln44_5_fu_1671_p3   |  select  |      0|  0|   8|           1|           8|
    |select_ln44_6_fu_1679_p3   |  select  |      0|  0|   8|           1|           1|
    |select_ln44_7_fu_1685_p3   |  select  |      0|  0|   8|           1|           8|
    |select_ln44_8_fu_1692_p3   |  select  |      0|  0|   8|           1|           1|
    |select_ln44_9_fu_1698_p3   |  select  |      0|  0|   8|           1|           8|
    |select_ln44_fu_1731_p3     |  select  |      0|  0|   8|           1|           1|
    |select_ln46_fu_1635_p3     |  select  |      0|  0|   8|           1|           8|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 324|          42|         182|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |Sreg_Array_address0            |   56|         13|    4|         52|
    |Sreg_Array_ce0                 |    9|          2|    1|          2|
    |Sreg_Array_we0                 |    9|          2|    1|          2|
    |ap_NS_fsm                      |  121|         26|    1|         26|
    |dout0_0                        |   38|          7|    8|         56|
    |dout0_1                        |   41|          8|    8|         64|
    |dout0_10                       |   38|          7|    8|         56|
    |dout0_11                       |   38|          7|    8|         56|
    |dout0_2                        |   41|          8|    8|         64|
    |dout0_3                        |   41|          8|    8|         64|
    |dout0_4                        |   41|          8|    8|         64|
    |dout0_5                        |   41|          8|    8|         64|
    |dout0_6                        |   41|          8|    8|         64|
    |dout0_7                        |   41|          8|    8|         64|
    |dout0_7_write_assig_reg_523    |    9|          2|    8|         16|
    |dout0_8                        |   38|          7|    8|         56|
    |dout0_9                        |   38|          7|    8|         56|
    |dout_0_write_assign_3_reg_633  |    9|          2|    8|         16|
    |dout_10_write_assig_reg_533    |    9|          2|    8|         16|
    |dout_1_write_assign_5_reg_623  |    9|          2|    8|         16|
    |dout_2_write_assign_5_reg_613  |    9|          2|    8|         16|
    |dout_3_write_assign_5_reg_603  |    9|          2|    8|         16|
    |dout_4_write_assign_4_reg_593  |    9|          2|    8|         16|
    |dout_5_write_assign_4_reg_583  |    9|          2|    8|         16|
    |dout_6_write_assign_4_reg_573  |    9|          2|    8|         16|
    |dout_7_write_assign_4_reg_563  |    9|          2|    8|         16|
    |dout_8_write_assign_4_reg_553  |    9|          2|    8|         16|
    |dout_9_write_assign_4_reg_543  |    9|          2|    8|         16|
    |shift_reg0_regs_address0       |   44|          9|    3|         27|
    |shift_reg0_regs_address1       |   41|          8|    3|         24|
    |shift_reg0_regs_d0             |   27|          5|    8|         40|
    |shift_reg0_regs_d1             |   27|          5|    8|         40|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          |  919|        185|  221|       1133|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |  25|   0|   25|          0|
    |dout0_7_write_assig_reg_523      |   8|   0|    8|          0|
    |dout_0_write_assign_3_reg_633    |   8|   0|    8|          0|
    |dout_10_write_assig_reg_533      |   8|   0|    8|          0|
    |dout_1_write_assign_5_reg_623    |   8|   0|    8|          0|
    |dout_2_write_assign_5_reg_613    |   8|   0|    8|          0|
    |dout_3_write_assign_5_reg_603    |   8|   0|    8|          0|
    |dout_4_write_assign_4_reg_593    |   8|   0|    8|          0|
    |dout_5_write_assign_4_reg_583    |   8|   0|    8|          0|
    |dout_6_write_assign_4_reg_573    |   8|   0|    8|          0|
    |dout_7_write_assign_4_reg_563    |   8|   0|    8|          0|
    |dout_8_write_assign_4_reg_553    |   8|   0|    8|          0|
    |dout_9_write_assign_4_reg_543    |   8|   0|    8|          0|
    |or_ln44_reg_1926                 |   1|   0|    1|          0|
    |regs_0                           |  32|   0|   32|          0|
    |regs_1                           |  32|   0|   32|          0|
    |regs_2                           |  32|   0|   32|          0|
    |regs_5_0                         |   8|   0|    8|          0|
    |regs_5_1                         |   8|   0|    8|          0|
    |regs_5_10                        |   8|   0|    8|          0|
    |regs_5_2                         |   8|   0|    8|          0|
    |regs_5_3                         |   8|   0|    8|          0|
    |regs_5_4                         |   8|   0|    8|          0|
    |regs_5_5                         |   8|   0|    8|          0|
    |regs_5_6                         |   8|   0|    8|          0|
    |regs_5_7                         |   8|   0|    8|          0|
    |regs_5_8                         |   8|   0|    8|          0|
    |regs_5_9                         |   8|   0|    8|          0|
    |regs_6_0                         |   8|   0|    8|          0|
    |regs_6_1                         |   8|   0|    8|          0|
    |regs_6_10                        |   8|   0|    8|          0|
    |regs_6_11                        |   8|   0|    8|          0|
    |regs_6_2                         |   8|   0|    8|          0|
    |regs_6_3                         |   8|   0|    8|          0|
    |regs_6_4                         |   8|   0|    8|          0|
    |regs_6_5                         |   8|   0|    8|          0|
    |regs_6_6                         |   8|   0|    8|          0|
    |regs_6_7                         |   8|   0|    8|          0|
    |regs_6_8                         |   8|   0|    8|          0|
    |regs_6_9                         |   8|   0|    8|          0|
    |regs_7_0                         |   8|   0|    8|          0|
    |regs_7_1                         |   8|   0|    8|          0|
    |regs_7_10                        |   8|   0|    8|          0|
    |regs_7_2                         |   8|   0|    8|          0|
    |regs_7_3                         |   8|   0|    8|          0|
    |regs_7_4                         |   8|   0|    8|          0|
    |regs_7_5                         |   8|   0|    8|          0|
    |regs_7_6                         |   8|   0|    8|          0|
    |regs_7_7                         |   8|   0|    8|          0|
    |regs_7_8                         |   8|   0|    8|          0|
    |regs_7_9                         |   8|   0|    8|          0|
    |regs_8_0                         |   8|   0|    8|          0|
    |regs_8_1                         |   8|   0|    8|          0|
    |regs_8_10                        |   8|   0|    8|          0|
    |regs_8_2                         |   8|   0|    8|          0|
    |regs_8_3                         |   8|   0|    8|          0|
    |regs_8_4                         |   8|   0|    8|          0|
    |regs_8_5                         |   8|   0|    8|          0|
    |regs_8_6                         |   8|   0|    8|          0|
    |regs_8_7                         |   8|   0|    8|          0|
    |regs_8_8                         |   8|   0|    8|          0|
    |regs_8_9                         |   8|   0|    8|          0|
    |regs_9_0                         |   8|   0|    8|          0|
    |regs_9_1                         |   8|   0|    8|          0|
    |regs_9_2                         |   8|   0|    8|          0|
    |regs_9_3                         |   8|   0|    8|          0|
    |regs_9_4                         |   8|   0|    8|          0|
    |regs_9_5                         |   8|   0|    8|          0|
    |regs_9_6                         |   8|   0|    8|          0|
    |select_ln44_11_reg_1955          |   8|   0|    8|          0|
    |select_ln44_13_reg_1960          |   8|   0|    8|          0|
    |select_ln44_14_reg_1921          |   8|   0|    8|          0|
    |select_ln44_1_reg_1965           |   8|   0|    8|          0|
    |select_ln44_3_reg_1935           |   8|   0|    8|          0|
    |select_ln44_5_reg_1940           |   8|   0|    8|          0|
    |select_ln44_7_reg_1945           |   8|   0|    8|          0|
    |select_ln44_9_reg_1950           |   8|   0|    8|          0|
    |shift_reg0_regs_load_7_reg_1915  |   8|   0|    8|          0|
    |shift_reg1_regs_0                |   8|   0|    8|          0|
    |shift_reg1_regs_1                |   8|   0|    8|          0|
    |shift_reg1_regs_2                |   8|   0|    8|          0|
    |shift_reg1_regs_3                |   8|   0|    8|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 738|   0|  738|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |   shift_reg  | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |   shift_reg  | return value |
|ap_start         |  in |    1| ap_ctrl_hs |   shift_reg  | return value |
|ap_done          | out |    1| ap_ctrl_hs |   shift_reg  | return value |
|ap_idle          | out |    1| ap_ctrl_hs |   shift_reg  | return value |
|ap_ready         | out |    1| ap_ctrl_hs |   shift_reg  | return value |
|din0             |  in |    8|   ap_none  |     din0     |    scalar    |
|din1             |  in |   32|   ap_none  |     din1     |    scalar    |
|load_data_0      |  in |    8|   ap_none  |  load_data_0 |    pointer   |
|load_data_1      |  in |    8|   ap_none  |  load_data_1 |    pointer   |
|load_data_2      |  in |    8|   ap_none  |  load_data_2 |    pointer   |
|load_data_3      |  in |    8|   ap_none  |  load_data_3 |    pointer   |
|load_data_4      |  in |    8|   ap_none  |  load_data_4 |    pointer   |
|load_data_5      |  in |    8|   ap_none  |  load_data_5 |    pointer   |
|load_data_6      |  in |    8|   ap_none  |  load_data_6 |    pointer   |
|load_data_7      |  in |    8|   ap_none  |  load_data_7 |    pointer   |
|load_data_8      |  in |    8|   ap_none  |  load_data_8 |    pointer   |
|load_data_9      |  in |    8|   ap_none  |  load_data_9 |    pointer   |
|load_data_10     |  in |    8|   ap_none  | load_data_10 |    pointer   |
|load_data_11     |  in |    8|   ap_none  | load_data_11 |    pointer   |
|dout0_0          | out |    8|   ap_vld   |    dout0_0   |    pointer   |
|dout0_0_ap_vld   | out |    1|   ap_vld   |    dout0_0   |    pointer   |
|dout0_1          | out |    8|   ap_vld   |    dout0_1   |    pointer   |
|dout0_1_ap_vld   | out |    1|   ap_vld   |    dout0_1   |    pointer   |
|dout0_2          | out |    8|   ap_vld   |    dout0_2   |    pointer   |
|dout0_2_ap_vld   | out |    1|   ap_vld   |    dout0_2   |    pointer   |
|dout0_3          | out |    8|   ap_vld   |    dout0_3   |    pointer   |
|dout0_3_ap_vld   | out |    1|   ap_vld   |    dout0_3   |    pointer   |
|dout0_4          | out |    8|   ap_vld   |    dout0_4   |    pointer   |
|dout0_4_ap_vld   | out |    1|   ap_vld   |    dout0_4   |    pointer   |
|dout0_5          | out |    8|   ap_vld   |    dout0_5   |    pointer   |
|dout0_5_ap_vld   | out |    1|   ap_vld   |    dout0_5   |    pointer   |
|dout0_6          | out |    8|   ap_vld   |    dout0_6   |    pointer   |
|dout0_6_ap_vld   | out |    1|   ap_vld   |    dout0_6   |    pointer   |
|dout0_7          | out |    8|   ap_vld   |    dout0_7   |    pointer   |
|dout0_7_ap_vld   | out |    1|   ap_vld   |    dout0_7   |    pointer   |
|dout0_8          | out |    8|   ap_vld   |    dout0_8   |    pointer   |
|dout0_8_ap_vld   | out |    1|   ap_vld   |    dout0_8   |    pointer   |
|dout0_9          | out |    8|   ap_vld   |    dout0_9   |    pointer   |
|dout0_9_ap_vld   | out |    1|   ap_vld   |    dout0_9   |    pointer   |
|dout0_10         | out |    8|   ap_vld   |   dout0_10   |    pointer   |
|dout0_10_ap_vld  | out |    1|   ap_vld   |   dout0_10   |    pointer   |
|dout0_11         | out |    8|   ap_vld   |   dout0_11   |    pointer   |
|dout0_11_ap_vld  | out |    1|   ap_vld   |   dout0_11   |    pointer   |
|dout1_0          | out |   32|   ap_vld   |    dout1_0   |    pointer   |
|dout1_0_ap_vld   | out |    1|   ap_vld   |    dout1_0   |    pointer   |
|dout1_1          | out |   32|   ap_vld   |    dout1_1   |    pointer   |
|dout1_1_ap_vld   | out |    1|   ap_vld   |    dout1_1   |    pointer   |
|dout1_2          | out |   32|   ap_vld   |    dout1_2   |    pointer   |
|dout1_2_ap_vld   | out |    1|   ap_vld   |    dout1_2   |    pointer   |
|dout1_3          | out |   32|   ap_vld   |    dout1_3   |    pointer   |
|dout1_3_ap_vld   | out |    1|   ap_vld   |    dout1_3   |    pointer   |
|srst             |  in |    1|   ap_none  |     srst     |    scalar    |
|load             |  in |    1|   ap_none  |     load     |    scalar    |
|en               |  in |    1|   ap_none  |      en      |    scalar    |
|select_V         |  in |    3|   ap_none  |   select_V   |    scalar    |
+-----------------+-----+-----+------------+--------------+--------------+

