{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538686345662 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538686345677 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 04 17:52:25 2018 " "Processing started: Thu Oct 04 17:52:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538686345677 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538686345677 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips_pipelined -c mips_pipelined " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips_pipelined -c mips_pipelined" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538686345677 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1538686346362 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1538686346362 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dataMemory.v(13) " "Verilog HDL information at dataMemory.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "hdl/dataMemory.v" "" { Text "C:/Users/lucas/Desktop/mips-pipelined/hdl/dataMemory.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1538686364009 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "forwarding.v(27) " "Verilog HDL information at forwarding.v(27): always construct contains both blocking and non-blocking assignments" {  } { { "hdl/forwarding.v" "" { Text "C:/Users/lucas/Desktop/mips-pipelined/hdl/forwarding.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1538686364012 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "forwarding.v(44) " "Verilog HDL information at forwarding.v(44): always construct contains both blocking and non-blocking assignments" {  } { { "hdl/forwarding.v" "" { Text "C:/Users/lucas/Desktop/mips-pipelined/hdl/forwarding.v" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1538686364013 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mips_pipelined.v 26 26 " "Using design file mips_pipelined.v, which is not specified as a design file for the current project, but contains definitions for 26 design units and 26 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "hdl/add.v" "" { Text "C:/Users/lucas/Desktop/mips-pipelined/hdl/add.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538686364036 ""} { "Info" "ISGN_ENTITY_NAME" "2 add4 " "Found entity 2: add4" {  } { { "hdl/add4.v" "" { Text "C:/Users/lucas/Desktop/mips-pipelined/hdl/add4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538686364036 ""} { "Info" "ISGN_ENTITY_NAME" "3 alu " "Found entity 3: alu" {  } { { "hdl/alu.v" "" { Text "C:/Users/lucas/Desktop/mips-pipelined/hdl/alu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538686364036 ""} { "Info" "ISGN_ENTITY_NAME" "4 aluControl " "Found entity 4: aluControl" {  } { { "hdl/aluControl.v" "" { Text "C:/Users/lucas/Desktop/mips-pipelined/hdl/aluControl.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538686364036 ""} { "Info" "ISGN_ENTITY_NAME" "5 control " "Found entity 5: control" {  } { { "hdl/control.v" "" { Text "C:/Users/lucas/Desktop/mips-pipelined/hdl/control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538686364036 ""} { "Info" "ISGN_ENTITY_NAME" "6 dataMemory " "Found entity 6: dataMemory" {  } { { "hdl/dataMemory.v" "" { Text "C:/Users/lucas/Desktop/mips-pipelined/hdl/dataMemory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538686364036 ""} { "Info" "ISGN_ENTITY_NAME" "7 ex_mem " "Found entity 7: ex_mem" {  } { { "hdl/ex_mem.v" "" { Text "C:/Users/lucas/Desktop/mips-pipelined/hdl/ex_mem.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538686364036 ""} { "Info" "ISGN_ENTITY_NAME" "8 forwarding_unity " "Found entity 8: forwarding_unity" {  } { { "hdl/forwarding.v" "" { Text "C:/Users/lucas/Desktop/mips-pipelined/hdl/forwarding.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538686364036 ""} { "Info" "ISGN_ENTITY_NAME" "9 hazard_unit " "Found entity 9: hazard_unit" {  } { { "hdl/hazard_unit.v" "" { Text "C:/Users/lucas/Desktop/mips-pipelined/hdl/hazard_unit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538686364036 ""} { "Info" "ISGN_ENTITY_NAME" "10 id_ex " "Found entity 10: id_ex" {  } { { "hdl/id_ex.v" "" { Text "C:/Users/lucas/Desktop/mips-pipelined/hdl/id_ex.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538686364036 ""} { "Info" "ISGN_ENTITY_NAME" "11 if_id " "Found entity 11: if_id" {  } { { "hdl/if_id.v" "" { Text "C:/Users/lucas/Desktop/mips-pipelined/hdl/if_id.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538686364036 ""} { "Info" "ISGN_ENTITY_NAME" "12 instructionMemory " "Found entity 12: instructionMemory" {  } { { "hdl/instructionMemory.v" "" { Text "C:/Users/lucas/Desktop/mips-pipelined/hdl/instructionMemory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538686364036 ""} { "Info" "ISGN_ENTITY_NAME" "13 logicAnd " "Found entity 13: logicAnd" {  } { { "hdl/logicAnd.v" "" { Text "C:/Users/lucas/Desktop/mips-pipelined/hdl/logicAnd.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538686364036 ""} { "Info" "ISGN_ENTITY_NAME" "14 mem_wb " "Found entity 14: mem_wb" {  } { { "hdl/mem_wb.v" "" { Text "C:/Users/lucas/Desktop/mips-pipelined/hdl/mem_wb.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538686364036 ""} { "Info" "ISGN_ENTITY_NAME" "15 mux_hazard " "Found entity 15: mux_hazard" {  } { { "hdl/mux_hazard.v" "" { Text "C:/Users/lucas/Desktop/mips-pipelined/hdl/mux_hazard.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538686364036 ""} { "Info" "ISGN_ENTITY_NAME" "16 mux5 " "Found entity 16: mux5" {  } { { "hdl/mux5.v" "" { Text "C:/Users/lucas/Desktop/mips-pipelined/hdl/mux5.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538686364036 ""} { "Info" "ISGN_ENTITY_NAME" "17 mux32_3 " "Found entity 17: mux32_3" {  } { { "hdl/mux32_3.v" "" { Text "C:/Users/lucas/Desktop/mips-pipelined/hdl/mux32_3.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538686364036 ""} { "Info" "ISGN_ENTITY_NAME" "18 mux32 " "Found entity 18: mux32" {  } { { "hdl/mux32.v" "" { Text "C:/Users/lucas/Desktop/mips-pipelined/hdl/mux32.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538686364036 ""} { "Info" "ISGN_ENTITY_NAME" "19 pc " "Found entity 19: pc" {  } { { "hdl/pc.v" "" { Text "C:/Users/lucas/Desktop/mips-pipelined/hdl/pc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538686364036 ""} { "Info" "ISGN_ENTITY_NAME" "20 registers " "Found entity 20: registers" {  } { { "hdl/registers.v" "" { Text "C:/Users/lucas/Desktop/mips-pipelined/hdl/registers.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538686364036 ""} { "Info" "ISGN_ENTITY_NAME" "21 signExtend " "Found entity 21: signExtend" {  } { { "hdl/signExtend.v" "" { Text "C:/Users/lucas/Desktop/mips-pipelined/hdl/signExtend.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538686364036 ""} { "Info" "ISGN_ENTITY_NAME" "22 sl2 " "Found entity 22: sl2" {  } { { "hdl/sl2.v" "" { Text "C:/Users/lucas/Desktop/mips-pipelined/hdl/sl2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538686364036 ""} { "Info" "ISGN_ENTITY_NAME" "23 mips_dpipelined " "Found entity 23: mips_dpipelined" {  } { { "hdl\\main.v" "" { Text "C:/Users/lucas/Desktop/mips-pipelined/hdl/main.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538686364036 ""} { "Info" "ISGN_ENTITY_NAME" "24 clock_gen " "Found entity 24: clock_gen" {  } { { "fpga\\clock_gen.v" "" { Text "C:/Users/lucas/Desktop/mips-pipelined/fpga/clock_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538686364036 ""} { "Info" "ISGN_ENTITY_NAME" "25 display " "Found entity 25: display" {  } { { "fpga\\display.v" "" { Text "C:/Users/lucas/Desktop/mips-pipelined/fpga/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538686364036 ""} { "Info" "ISGN_ENTITY_NAME" "26 mips_pipelined " "Found entity 26: mips_pipelined" {  } { { "mips_pipelined.v" "" { Text "C:/Users/lucas/Desktop/mips-pipelined/mips_pipelined.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538686364036 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1538686364036 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_pipelined " "Elaborating entity \"mips_pipelined\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1538686364051 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "CURR_INFO mips_pipelined.v(89) " "Verilog HDL warning at mips_pipelined.v(89): initial value for variable CURR_INFO should be constant" {  } { { "mips_pipelined.v" "" { Text "C:/Users/lucas/Desktop/mips-pipelined/mips_pipelined.v" 89 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1538686364051 "|mips_pipelined"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8..4\] mips_pipelined.v(52) " "Output port \"LEDG\[8..4\]\" at mips_pipelined.v(52) has no driver" {  } { { "mips_pipelined.v" "" { Text "C:/Users/lucas/Desktop/mips-pipelined/mips_pipelined.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1538686364051 "|mips_pipelined"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR mips_pipelined.v(53) " "Output port \"LEDR\" at mips_pipelined.v(53) has no driver" {  } { { "mips_pipelined.v" "" { Text "C:/Users/lucas/Desktop/mips-pipelined/mips_pipelined.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1538686364051 "|mips_pipelined"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_gen clock_gen:clock_gen_i0 " "Elaborating entity \"clock_gen\" for hierarchy \"clock_gen:clock_gen_i0\"" {  } { { "mips_pipelined.v" "clock_gen_i0" { Text "C:/Users/lucas/Desktop/mips-pipelined/mips_pipelined.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538686364098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips_dpipelined mips_dpipelined:mips_dpipelined_i0 " "Elaborating entity \"mips_dpipelined\" for hierarchy \"mips_dpipelined:mips_dpipelined_i0\"" {  } { { "mips_pipelined.v" "mips_dpipelined_i0" { Text "C:/Users/lucas/Desktop/mips-pipelined/mips_pipelined.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538686364114 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "haveInstrOut main.v(130) " "Verilog HDL Port Connection error at main.v(130): output or inout port \"haveInstrOut\" must be connected to a structural net expression" {  } { { "hdl\\main.v" "" { Text "C:/Users/lucas/Desktop/mips-pipelined/hdl/main.v" 130 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1538686364114 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "mips_dpipelined:mips_dpipelined_i0 " "Can't elaborate user hierarchy \"mips_dpipelined:mips_dpipelined_i0\"" {  } { { "mips_pipelined.v" "mips_dpipelined_i0" { Text "C:/Users/lucas/Desktop/mips-pipelined/mips_pipelined.v" 95 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538686364114 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lucas/Desktop/mips-pipelined/mips_pipelined.map.smsg " "Generated suppressed messages file C:/Users/lucas/Desktop/mips-pipelined/mips_pipelined.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538686364164 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538686364399 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 04 17:52:44 2018 " "Processing ended: Thu Oct 04 17:52:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538686364399 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538686364399 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538686364399 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1538686364399 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1538686365081 ""}
