--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr
top_module.pcf

Design file:              top_module.ncd
Physical constraint file: top_module.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4998 paths analyzed, 488 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.838ns.
--------------------------------------------------------------------------------

Paths for end point _snake_body/snake_y_1_7 (SLICE_X11Y10.CE), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _snake_body/counter_21 (FF)
  Destination:          _snake_body/snake_y_1_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.766ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.343 - 0.380)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _snake_body/counter_21 to _snake_body/snake_y_1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y17.CQ      Tcko                  0.391   _snake_body/counter<22>
                                                       _snake_body/counter_21
    SLICE_X26Y15.D2      net (fanout=2)        0.839   _snake_body/counter<21>
    SLICE_X26Y15.D       Tilo                  0.203   _snake_body/clk_halfhz<25>1
                                                       _snake_body/clk_halfhz<25>2
    SLICE_X17Y13.A3      net (fanout=8)        1.325   _snake_body/clk_halfhz<25>1
    SLICE_X17Y13.A       Tilo                  0.259   _snake_body/clk_halfhz<25>5
                                                       _snake_body/clk_halfhz<25>5_1
    SLICE_X11Y10.CE      net (fanout=10)       1.409   _snake_body/clk_halfhz<25>5
    SLICE_X11Y10.CLK     Tceck                 0.340   _snake_body/snake_y_1_8
                                                       _snake_body/snake_y_1_7
    -------------------------------------------------  ---------------------------
    Total                                      4.766ns (1.193ns logic, 3.573ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _snake_body/counter_5 (FF)
  Destination:          _snake_body/snake_y_1_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.705ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.343 - 0.380)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _snake_body/counter_5 to _snake_body/snake_y_1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y13.CQ      Tcko                  0.391   _snake_body/counter<6>
                                                       _snake_body/counter_5
    SLICE_X26Y15.B2      net (fanout=2)        0.873   _snake_body/counter<5>
    SLICE_X26Y15.B       Tilo                  0.203   _snake_body/clk_halfhz<25>1
                                                       _snake_body/clk_halfhz<25>1
    SLICE_X17Y13.A2      net (fanout=9)        1.230   _snake_body/clk_halfhz<25>
    SLICE_X17Y13.A       Tilo                  0.259   _snake_body/clk_halfhz<25>5
                                                       _snake_body/clk_halfhz<25>5_1
    SLICE_X11Y10.CE      net (fanout=10)       1.409   _snake_body/clk_halfhz<25>5
    SLICE_X11Y10.CLK     Tceck                 0.340   _snake_body/snake_y_1_8
                                                       _snake_body/snake_y_1_7
    -------------------------------------------------  ---------------------------
    Total                                      4.705ns (1.193ns logic, 3.512ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _snake_body/counter_23 (FF)
  Destination:          _snake_body/snake_y_1_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.694ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.343 - 0.373)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _snake_body/counter_23 to _snake_body/snake_y_1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y17.AQ      Tcko                  0.447   _snake_body/counter<24>
                                                       _snake_body/counter_23
    SLICE_X26Y17.D1      net (fanout=2)        0.656   _snake_body/counter<23>
    SLICE_X26Y17.D       Tilo                  0.203   _snake_body/counter<24>
                                                       _snake_body/clk_halfhz<25>4
    SLICE_X17Y13.A5      net (fanout=8)        1.380   _snake_body/clk_halfhz<25>3
    SLICE_X17Y13.A       Tilo                  0.259   _snake_body/clk_halfhz<25>5
                                                       _snake_body/clk_halfhz<25>5_1
    SLICE_X11Y10.CE      net (fanout=10)       1.409   _snake_body/clk_halfhz<25>5
    SLICE_X11Y10.CLK     Tceck                 0.340   _snake_body/snake_y_1_8
                                                       _snake_body/snake_y_1_7
    -------------------------------------------------  ---------------------------
    Total                                      4.694ns (1.249ns logic, 3.445ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Paths for end point _snake_body/snake_y_1_6 (SLICE_X11Y10.CE), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _snake_body/counter_21 (FF)
  Destination:          _snake_body/snake_y_1_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.750ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.343 - 0.380)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _snake_body/counter_21 to _snake_body/snake_y_1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y17.CQ      Tcko                  0.391   _snake_body/counter<22>
                                                       _snake_body/counter_21
    SLICE_X26Y15.D2      net (fanout=2)        0.839   _snake_body/counter<21>
    SLICE_X26Y15.D       Tilo                  0.203   _snake_body/clk_halfhz<25>1
                                                       _snake_body/clk_halfhz<25>2
    SLICE_X17Y13.A3      net (fanout=8)        1.325   _snake_body/clk_halfhz<25>1
    SLICE_X17Y13.A       Tilo                  0.259   _snake_body/clk_halfhz<25>5
                                                       _snake_body/clk_halfhz<25>5_1
    SLICE_X11Y10.CE      net (fanout=10)       1.409   _snake_body/clk_halfhz<25>5
    SLICE_X11Y10.CLK     Tceck                 0.324   _snake_body/snake_y_1_8
                                                       _snake_body/snake_y_1_6
    -------------------------------------------------  ---------------------------
    Total                                      4.750ns (1.177ns logic, 3.573ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _snake_body/counter_5 (FF)
  Destination:          _snake_body/snake_y_1_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.689ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.343 - 0.380)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _snake_body/counter_5 to _snake_body/snake_y_1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y13.CQ      Tcko                  0.391   _snake_body/counter<6>
                                                       _snake_body/counter_5
    SLICE_X26Y15.B2      net (fanout=2)        0.873   _snake_body/counter<5>
    SLICE_X26Y15.B       Tilo                  0.203   _snake_body/clk_halfhz<25>1
                                                       _snake_body/clk_halfhz<25>1
    SLICE_X17Y13.A2      net (fanout=9)        1.230   _snake_body/clk_halfhz<25>
    SLICE_X17Y13.A       Tilo                  0.259   _snake_body/clk_halfhz<25>5
                                                       _snake_body/clk_halfhz<25>5_1
    SLICE_X11Y10.CE      net (fanout=10)       1.409   _snake_body/clk_halfhz<25>5
    SLICE_X11Y10.CLK     Tceck                 0.324   _snake_body/snake_y_1_8
                                                       _snake_body/snake_y_1_6
    -------------------------------------------------  ---------------------------
    Total                                      4.689ns (1.177ns logic, 3.512ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _snake_body/counter_23 (FF)
  Destination:          _snake_body/snake_y_1_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.678ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.343 - 0.373)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _snake_body/counter_23 to _snake_body/snake_y_1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y17.AQ      Tcko                  0.447   _snake_body/counter<24>
                                                       _snake_body/counter_23
    SLICE_X26Y17.D1      net (fanout=2)        0.656   _snake_body/counter<23>
    SLICE_X26Y17.D       Tilo                  0.203   _snake_body/counter<24>
                                                       _snake_body/clk_halfhz<25>4
    SLICE_X17Y13.A5      net (fanout=8)        1.380   _snake_body/clk_halfhz<25>3
    SLICE_X17Y13.A       Tilo                  0.259   _snake_body/clk_halfhz<25>5
                                                       _snake_body/clk_halfhz<25>5_1
    SLICE_X11Y10.CE      net (fanout=10)       1.409   _snake_body/clk_halfhz<25>5
    SLICE_X11Y10.CLK     Tceck                 0.324   _snake_body/snake_y_1_8
                                                       _snake_body/snake_y_1_6
    -------------------------------------------------  ---------------------------
    Total                                      4.678ns (1.233ns logic, 3.445ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point _snake_body/snake_y_1_8 (SLICE_X11Y10.CE), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _snake_body/counter_21 (FF)
  Destination:          _snake_body/snake_y_1_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.742ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.343 - 0.380)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _snake_body/counter_21 to _snake_body/snake_y_1_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y17.CQ      Tcko                  0.391   _snake_body/counter<22>
                                                       _snake_body/counter_21
    SLICE_X26Y15.D2      net (fanout=2)        0.839   _snake_body/counter<21>
    SLICE_X26Y15.D       Tilo                  0.203   _snake_body/clk_halfhz<25>1
                                                       _snake_body/clk_halfhz<25>2
    SLICE_X17Y13.A3      net (fanout=8)        1.325   _snake_body/clk_halfhz<25>1
    SLICE_X17Y13.A       Tilo                  0.259   _snake_body/clk_halfhz<25>5
                                                       _snake_body/clk_halfhz<25>5_1
    SLICE_X11Y10.CE      net (fanout=10)       1.409   _snake_body/clk_halfhz<25>5
    SLICE_X11Y10.CLK     Tceck                 0.316   _snake_body/snake_y_1_8
                                                       _snake_body/snake_y_1_8
    -------------------------------------------------  ---------------------------
    Total                                      4.742ns (1.169ns logic, 3.573ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _snake_body/counter_5 (FF)
  Destination:          _snake_body/snake_y_1_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.681ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.343 - 0.380)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _snake_body/counter_5 to _snake_body/snake_y_1_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y13.CQ      Tcko                  0.391   _snake_body/counter<6>
                                                       _snake_body/counter_5
    SLICE_X26Y15.B2      net (fanout=2)        0.873   _snake_body/counter<5>
    SLICE_X26Y15.B       Tilo                  0.203   _snake_body/clk_halfhz<25>1
                                                       _snake_body/clk_halfhz<25>1
    SLICE_X17Y13.A2      net (fanout=9)        1.230   _snake_body/clk_halfhz<25>
    SLICE_X17Y13.A       Tilo                  0.259   _snake_body/clk_halfhz<25>5
                                                       _snake_body/clk_halfhz<25>5_1
    SLICE_X11Y10.CE      net (fanout=10)       1.409   _snake_body/clk_halfhz<25>5
    SLICE_X11Y10.CLK     Tceck                 0.316   _snake_body/snake_y_1_8
                                                       _snake_body/snake_y_1_8
    -------------------------------------------------  ---------------------------
    Total                                      4.681ns (1.169ns logic, 3.512ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _snake_body/counter_23 (FF)
  Destination:          _snake_body/snake_y_1_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.670ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.343 - 0.373)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _snake_body/counter_23 to _snake_body/snake_y_1_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y17.AQ      Tcko                  0.447   _snake_body/counter<24>
                                                       _snake_body/counter_23
    SLICE_X26Y17.D1      net (fanout=2)        0.656   _snake_body/counter<23>
    SLICE_X26Y17.D       Tilo                  0.203   _snake_body/counter<24>
                                                       _snake_body/clk_halfhz<25>4
    SLICE_X17Y13.A5      net (fanout=8)        1.380   _snake_body/clk_halfhz<25>3
    SLICE_X17Y13.A       Tilo                  0.259   _snake_body/clk_halfhz<25>5
                                                       _snake_body/clk_halfhz<25>5_1
    SLICE_X11Y10.CE      net (fanout=10)       1.409   _snake_body/clk_halfhz<25>5
    SLICE_X11Y10.CLK     Tceck                 0.316   _snake_body/snake_y_1_8
                                                       _snake_body/snake_y_1_8
    -------------------------------------------------  ---------------------------
    Total                                      4.670ns (1.225ns logic, 3.445ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point _clock_divider/cnt_15 (SLICE_X2Y9.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.423ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _clock_divider/cnt_14 (FF)
  Destination:          _clock_divider/cnt_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.423ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _clock_divider/cnt_14 to _clock_divider/cnt_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y9.BQ        Tcko                  0.234   _clock_divider/cnt_14
                                                       _clock_divider/cnt_14
    SLICE_X2Y9.B5        net (fanout=1)        0.058   _clock_divider/cnt_14
    SLICE_X2Y9.CLK       Tah         (-Th)    -0.131   _clock_divider/cnt_14
                                                       _clock_divider/Madd_n0010_cy<15>11
                                                       _clock_divider/cnt_15
    -------------------------------------------------  ---------------------------
    Total                                      0.423ns (0.365ns logic, 0.058ns route)
                                                       (86.3% logic, 13.7% route)

--------------------------------------------------------------------------------

Paths for end point _snake_body/length_2 (SLICE_X20Y17.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.428ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _snake_body/length_2 (FF)
  Destination:          _snake_body/length_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.428ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _snake_body/length_2 to _snake_body/length_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y17.AQ      Tcko                  0.200   _snake_body/length<2>
                                                       _snake_body/length_2
    SLICE_X20Y17.A6      net (fanout=6)        0.038   _snake_body/length<2>
    SLICE_X20Y17.CLK     Tah         (-Th)    -0.190   _snake_body/length<2>
                                                       _snake_body/length_2_dpot
                                                       _snake_body/length_2
    -------------------------------------------------  ---------------------------
    Total                                      0.428ns (0.390ns logic, 0.038ns route)
                                                       (91.1% logic, 8.9% route)

--------------------------------------------------------------------------------

Paths for end point _snake_body/length_0 (SLICE_X16Y17.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.430ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _snake_body/length_0 (FF)
  Destination:          _snake_body/length_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.430ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _snake_body/length_0 to _snake_body/length_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y17.AQ      Tcko                  0.200   _snake_body/length<1>
                                                       _snake_body/length_0
    SLICE_X16Y17.A6      net (fanout=6)        0.040   _snake_body/length<0>
    SLICE_X16Y17.CLK     Tah         (-Th)    -0.190   _snake_body/length<1>
                                                       _snake_body/length_0_dpot
                                                       _snake_body/length_0
    -------------------------------------------------  ---------------------------
    Total                                      0.430ns (0.390ns logic, 0.040ns route)
                                                       (90.7% logic, 9.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: vga_display/h_count<3>/CLK
  Logical resource: vga_display/h_count_1/CK
  Location pin: SLICE_X4Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: vga_display/h_count<3>/CLK
  Logical resource: vga_display/h_count_2/CK
  Location pin: SLICE_X4Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.838|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4998 paths, 0 nets, and 970 connections

Design statistics:
   Minimum period:   4.838ns{1}   (Maximum frequency: 206.697MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Mar 05 13:21:01 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 222 MB



