Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
| Date         : Sat Aug 23 19:57:38 2025
| Host         : c011-06 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file game_fsm_toplevel_timing_summary_routed.rpt -pb game_fsm_toplevel_timing_summary_routed.pb -rpx game_fsm_toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : game_fsm_toplevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.270        0.000                      0                  152        0.098        0.000                      0                  152        4.500        0.000                       0                    92  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.270        0.000                      0                  152        0.098        0.000                      0                  152        4.500        0.000                       0                    92  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.270ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.270ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            update_sig_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.519ns  (logic 2.326ns (42.143%)  route 3.193ns (57.857%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.570     5.091    clk_ext_IBUF_BUFG
    SLICE_X14Y48         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.518     5.609 r  counter_reg[0]/Q
                         net (fo=4, routed)           0.677     6.287    counter_reg_n_0_[0]
    SLICE_X15Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.867 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.867    counter_reg[4]_i_1_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.981    counter_reg[8]_i_1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.095    counter_reg[12]_i_1_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    counter_reg[16]_i_1_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.323    counter_reg[20]_i_1_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.437    counter_reg[24]_i_1_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     7.672 r  counter_reg[25]_i_2/O[0]
                         net (fo=2, routed)           0.517     8.189    data0[25]
    SLICE_X14Y49         LUT3 (Prop_lut3_I1_O)        0.299     8.488 r  update_sig_i_3/O
                         net (fo=1, routed)           1.091     9.579    update_sig_i_3_n_0
    SLICE_X14Y50         LUT6 (Prop_lut6_I1_O)        0.124     9.703 r  update_sig_i_1/O
                         net (fo=2, routed)           0.908    10.611    p_0_in
    SLICE_X14Y54         FDRE                                         r  update_sig_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.440    14.781    clk_ext_IBUF_BUFG
    SLICE_X14Y54         FDRE                                         r  update_sig_reg_lopt_replica/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X14Y54         FDRE (Setup_fdre_C_D)       -0.045    14.880    update_sig_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                         -10.611    
  -------------------------------------------------------------------
                         slack                                  4.270    

Slack (MET) :             4.544ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            update_sig_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.243ns  (logic 2.326ns (44.361%)  route 2.917ns (55.639%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.570     5.091    clk_ext_IBUF_BUFG
    SLICE_X14Y48         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.518     5.609 r  counter_reg[0]/Q
                         net (fo=4, routed)           0.677     6.287    counter_reg_n_0_[0]
    SLICE_X15Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.867 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.867    counter_reg[4]_i_1_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.981 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     6.981    counter_reg[8]_i_1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.095 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.095    counter_reg[12]_i_1_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.209 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.209    counter_reg[16]_i_1_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.323 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.323    counter_reg[20]_i_1_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.437    counter_reg[24]_i_1_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     7.672 r  counter_reg[25]_i_2/O[0]
                         net (fo=2, routed)           0.517     8.189    data0[25]
    SLICE_X14Y49         LUT3 (Prop_lut3_I1_O)        0.299     8.488 r  update_sig_i_3/O
                         net (fo=1, routed)           1.091     9.579    update_sig_i_3_n_0
    SLICE_X14Y50         LUT6 (Prop_lut6_I1_O)        0.124     9.703 r  update_sig_i_1/O
                         net (fo=2, routed)           0.632    10.335    p_0_in
    SLICE_X13Y54         FDRE                                         r  update_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.440    14.781    clk_ext_IBUF_BUFG
    SLICE_X13Y54         FDRE                                         r  update_sig_reg/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X13Y54         FDRE (Setup_fdre_C_D)       -0.047    14.878    update_sig_reg
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -10.335    
  -------------------------------------------------------------------
                         slack                                  4.544    

Slack (MET) :             5.286ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 0.890ns (21.608%)  route 3.229ns (78.392%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.570     5.091    clk_ext_IBUF_BUFG
    SLICE_X14Y48         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.518     5.609 r  counter_reg[0]/Q
                         net (fo=4, routed)           1.188     6.798    counter_reg_n_0_[0]
    SLICE_X14Y52         LUT4 (Prop_lut4_I0_O)        0.124     6.922 f  counter[25]_i_6/O
                         net (fo=1, routed)           0.663     7.585    counter[25]_i_6_n_0
    SLICE_X14Y53         LUT5 (Prop_lut5_I4_O)        0.124     7.709 f  counter[25]_i_3/O
                         net (fo=1, routed)           0.431     8.140    counter[25]_i_3_n_0
    SLICE_X14Y51         LUT5 (Prop_lut5_I0_O)        0.124     8.264 r  counter[25]_i_1/O
                         net (fo=26, routed)          0.946     9.210    counter[25]_i_1_n_0
    SLICE_X15Y54         FDRE                                         r  counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.440    14.781    clk_ext_IBUF_BUFG
    SLICE_X15Y54         FDRE                                         r  counter_reg[25]/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X15Y54         FDRE (Setup_fdre_C_R)       -0.429    14.496    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                  5.286    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.890ns (22.786%)  route 3.016ns (77.214%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.570     5.091    clk_ext_IBUF_BUFG
    SLICE_X14Y48         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.518     5.609 r  counter_reg[0]/Q
                         net (fo=4, routed)           1.188     6.798    counter_reg_n_0_[0]
    SLICE_X14Y52         LUT4 (Prop_lut4_I0_O)        0.124     6.922 f  counter[25]_i_6/O
                         net (fo=1, routed)           0.663     7.585    counter[25]_i_6_n_0
    SLICE_X14Y53         LUT5 (Prop_lut5_I4_O)        0.124     7.709 f  counter[25]_i_3/O
                         net (fo=1, routed)           0.431     8.140    counter[25]_i_3_n_0
    SLICE_X14Y51         LUT5 (Prop_lut5_I0_O)        0.124     8.264 r  counter[25]_i_1/O
                         net (fo=26, routed)          0.733     8.997    counter[25]_i_1_n_0
    SLICE_X15Y53         FDRE                                         r  counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.440    14.781    clk_ext_IBUF_BUFG
    SLICE_X15Y53         FDRE                                         r  counter_reg[21]/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X15Y53         FDRE (Setup_fdre_C_R)       -0.429    14.496    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -8.997    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.890ns (22.786%)  route 3.016ns (77.214%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.570     5.091    clk_ext_IBUF_BUFG
    SLICE_X14Y48         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.518     5.609 r  counter_reg[0]/Q
                         net (fo=4, routed)           1.188     6.798    counter_reg_n_0_[0]
    SLICE_X14Y52         LUT4 (Prop_lut4_I0_O)        0.124     6.922 f  counter[25]_i_6/O
                         net (fo=1, routed)           0.663     7.585    counter[25]_i_6_n_0
    SLICE_X14Y53         LUT5 (Prop_lut5_I4_O)        0.124     7.709 f  counter[25]_i_3/O
                         net (fo=1, routed)           0.431     8.140    counter[25]_i_3_n_0
    SLICE_X14Y51         LUT5 (Prop_lut5_I0_O)        0.124     8.264 r  counter[25]_i_1/O
                         net (fo=26, routed)          0.733     8.997    counter[25]_i_1_n_0
    SLICE_X15Y53         FDRE                                         r  counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.440    14.781    clk_ext_IBUF_BUFG
    SLICE_X15Y53         FDRE                                         r  counter_reg[22]/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X15Y53         FDRE (Setup_fdre_C_R)       -0.429    14.496    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -8.997    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.890ns (22.786%)  route 3.016ns (77.214%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.570     5.091    clk_ext_IBUF_BUFG
    SLICE_X14Y48         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.518     5.609 r  counter_reg[0]/Q
                         net (fo=4, routed)           1.188     6.798    counter_reg_n_0_[0]
    SLICE_X14Y52         LUT4 (Prop_lut4_I0_O)        0.124     6.922 f  counter[25]_i_6/O
                         net (fo=1, routed)           0.663     7.585    counter[25]_i_6_n_0
    SLICE_X14Y53         LUT5 (Prop_lut5_I4_O)        0.124     7.709 f  counter[25]_i_3/O
                         net (fo=1, routed)           0.431     8.140    counter[25]_i_3_n_0
    SLICE_X14Y51         LUT5 (Prop_lut5_I0_O)        0.124     8.264 r  counter[25]_i_1/O
                         net (fo=26, routed)          0.733     8.997    counter[25]_i_1_n_0
    SLICE_X15Y53         FDRE                                         r  counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.440    14.781    clk_ext_IBUF_BUFG
    SLICE_X15Y53         FDRE                                         r  counter_reg[23]/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X15Y53         FDRE (Setup_fdre_C_R)       -0.429    14.496    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -8.997    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.890ns (22.786%)  route 3.016ns (77.214%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.570     5.091    clk_ext_IBUF_BUFG
    SLICE_X14Y48         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.518     5.609 r  counter_reg[0]/Q
                         net (fo=4, routed)           1.188     6.798    counter_reg_n_0_[0]
    SLICE_X14Y52         LUT4 (Prop_lut4_I0_O)        0.124     6.922 f  counter[25]_i_6/O
                         net (fo=1, routed)           0.663     7.585    counter[25]_i_6_n_0
    SLICE_X14Y53         LUT5 (Prop_lut5_I4_O)        0.124     7.709 f  counter[25]_i_3/O
                         net (fo=1, routed)           0.431     8.140    counter[25]_i_3_n_0
    SLICE_X14Y51         LUT5 (Prop_lut5_I0_O)        0.124     8.264 r  counter[25]_i_1/O
                         net (fo=26, routed)          0.733     8.997    counter[25]_i_1_n_0
    SLICE_X15Y53         FDRE                                         r  counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.440    14.781    clk_ext_IBUF_BUFG
    SLICE_X15Y53         FDRE                                         r  counter_reg[24]/C
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X15Y53         FDRE (Setup_fdre_C_R)       -0.429    14.496    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -8.997    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 0.890ns (23.193%)  route 2.947ns (76.807%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.570     5.091    clk_ext_IBUF_BUFG
    SLICE_X14Y48         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.518     5.609 r  counter_reg[0]/Q
                         net (fo=4, routed)           1.188     6.798    counter_reg_n_0_[0]
    SLICE_X14Y52         LUT4 (Prop_lut4_I0_O)        0.124     6.922 f  counter[25]_i_6/O
                         net (fo=1, routed)           0.663     7.585    counter[25]_i_6_n_0
    SLICE_X14Y53         LUT5 (Prop_lut5_I4_O)        0.124     7.709 f  counter[25]_i_3/O
                         net (fo=1, routed)           0.431     8.140    counter[25]_i_3_n_0
    SLICE_X14Y51         LUT5 (Prop_lut5_I0_O)        0.124     8.264 r  counter[25]_i_1/O
                         net (fo=26, routed)          0.665     8.929    counter[25]_i_1_n_0
    SLICE_X15Y51         FDRE                                         r  counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.441    14.782    clk_ext_IBUF_BUFG
    SLICE_X15Y51         FDRE                                         r  counter_reg[13]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X15Y51         FDRE (Setup_fdre_C_R)       -0.429    14.497    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -8.929    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 0.890ns (23.193%)  route 2.947ns (76.807%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.570     5.091    clk_ext_IBUF_BUFG
    SLICE_X14Y48         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.518     5.609 r  counter_reg[0]/Q
                         net (fo=4, routed)           1.188     6.798    counter_reg_n_0_[0]
    SLICE_X14Y52         LUT4 (Prop_lut4_I0_O)        0.124     6.922 f  counter[25]_i_6/O
                         net (fo=1, routed)           0.663     7.585    counter[25]_i_6_n_0
    SLICE_X14Y53         LUT5 (Prop_lut5_I4_O)        0.124     7.709 f  counter[25]_i_3/O
                         net (fo=1, routed)           0.431     8.140    counter[25]_i_3_n_0
    SLICE_X14Y51         LUT5 (Prop_lut5_I0_O)        0.124     8.264 r  counter[25]_i_1/O
                         net (fo=26, routed)          0.665     8.929    counter[25]_i_1_n_0
    SLICE_X15Y51         FDRE                                         r  counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.441    14.782    clk_ext_IBUF_BUFG
    SLICE_X15Y51         FDRE                                         r  counter_reg[14]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X15Y51         FDRE (Setup_fdre_C_R)       -0.429    14.497    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -8.929    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 0.890ns (23.193%)  route 2.947ns (76.807%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.570     5.091    clk_ext_IBUF_BUFG
    SLICE_X14Y48         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.518     5.609 r  counter_reg[0]/Q
                         net (fo=4, routed)           1.188     6.798    counter_reg_n_0_[0]
    SLICE_X14Y52         LUT4 (Prop_lut4_I0_O)        0.124     6.922 f  counter[25]_i_6/O
                         net (fo=1, routed)           0.663     7.585    counter[25]_i_6_n_0
    SLICE_X14Y53         LUT5 (Prop_lut5_I4_O)        0.124     7.709 f  counter[25]_i_3/O
                         net (fo=1, routed)           0.431     8.140    counter[25]_i_3_n_0
    SLICE_X14Y51         LUT5 (Prop_lut5_I0_O)        0.124     8.264 r  counter[25]_i_1/O
                         net (fo=26, routed)          0.665     8.929    counter[25]_i_1_n_0
    SLICE_X15Y51         FDRE                                         r  counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.441    14.782    clk_ext_IBUF_BUFG
    SLICE_X15Y51         FDRE                                         r  counter_reg[15]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X15Y51         FDRE (Setup_fdre_C_R)       -0.429    14.497    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -8.929    
  -------------------------------------------------------------------
                         slack                                  5.569    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 reset_sw/synchronizer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_sw/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.210ns (41.945%)  route 0.291ns (58.055%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.565     1.448    reset_sw/clk_ext_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  reset_sw/synchronizer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  reset_sw/synchronizer_reg[0]/Q
                         net (fo=2, routed)           0.291     1.903    reset_sw/synchronizer[0]
    SLICE_X14Y47         LUT4 (Prop_lut4_I1_O)        0.046     1.949 r  reset_sw/FSM_sequential_current_state[1]_i_1__4/O
                         net (fo=1, routed)           0.000     1.949    reset_sw/FSM_sequential_current_state[1]_i_1__4_n_0
    SLICE_X14Y47         FDRE                                         r  reset_sw/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.837     1.964    reset_sw/clk_ext_IBUF_BUFG
    SLICE_X14Y47         FDRE                                         r  reset_sw/FSM_sequential_current_state_reg[1]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X14Y47         FDRE (Hold_fdre_C_D)         0.131     1.851    reset_sw/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.567     1.450    clk_ext_IBUF_BUFG
    SLICE_X15Y49         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  counter_reg[8]/Q
                         net (fo=2, routed)           0.120     1.711    counter_reg_n_0_[8]
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.871 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.872    counter_reg[8]_i_1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.926 r  counter_reg[12]_i_1/O[0]
                         net (fo=2, routed)           0.000     1.926    data0[9]
    SLICE_X15Y50         FDRE                                         r  counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.834     1.962    clk_ext_IBUF_BUFG
    SLICE_X15Y50         FDRE                                         r  counter_reg[9]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.102     1.820    counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 reset_sw/synchronizer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_sw/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.209ns (41.829%)  route 0.291ns (58.171%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.565     1.448    reset_sw/clk_ext_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  reset_sw/synchronizer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  reset_sw/synchronizer_reg[0]/Q
                         net (fo=2, routed)           0.291     1.903    reset_sw/synchronizer[0]
    SLICE_X14Y47         LUT4 (Prop_lut4_I1_O)        0.045     1.948 r  reset_sw/FSM_sequential_current_state[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.948    reset_sw/FSM_sequential_current_state[0]_i_1__4_n_0
    SLICE_X14Y47         FDRE                                         r  reset_sw/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.837     1.964    reset_sw/clk_ext_IBUF_BUFG
    SLICE_X14Y47         FDRE                                         r  reset_sw/FSM_sequential_current_state_reg[0]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X14Y47         FDRE (Hold_fdre_C_D)         0.120     1.840    reset_sw/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.567     1.450    clk_ext_IBUF_BUFG
    SLICE_X15Y49         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  counter_reg[8]/Q
                         net (fo=2, routed)           0.120     1.711    counter_reg_n_0_[8]
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.871 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.872    counter_reg[8]_i_1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.937 r  counter_reg[12]_i_1/O[2]
                         net (fo=2, routed)           0.000     1.937    data0[11]
    SLICE_X15Y50         FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.834     1.962    clk_ext_IBUF_BUFG
    SLICE_X15Y50         FDRE                                         r  counter_reg[11]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.102     1.820    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 pause_sw/synchronizer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_sw/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.210ns (38.943%)  route 0.329ns (61.057%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.566     1.449    pause_sw/clk_ext_IBUF_BUFG
    SLICE_X10Y45         FDRE                                         r  pause_sw/synchronizer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.164     1.613 r  pause_sw/synchronizer_reg[0]/Q
                         net (fo=2, routed)           0.329     1.942    pause_sw/synchronizer[0]
    SLICE_X12Y50         LUT4 (Prop_lut4_I1_O)        0.046     1.988 r  pause_sw/FSM_sequential_current_state[1]_i_1__3/O
                         net (fo=1, routed)           0.000     1.988    pause_sw/FSM_sequential_current_state[1]_i_1__3_n_0
    SLICE_X12Y50         FDRE                                         r  pause_sw/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.834     1.962    pause_sw/clk_ext_IBUF_BUFG
    SLICE_X12Y50         FDRE                                         r  pause_sw/FSM_sequential_current_state_reg[1]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.131     1.849    pause_sw/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.567     1.450    clk_ext_IBUF_BUFG
    SLICE_X15Y49         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  counter_reg[8]/Q
                         net (fo=2, routed)           0.120     1.711    counter_reg_n_0_[8]
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.871 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.872    counter_reg[8]_i_1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.962 r  counter_reg[12]_i_1/O[1]
                         net (fo=2, routed)           0.000     1.962    data0[10]
    SLICE_X15Y50         FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.834     1.962    clk_ext_IBUF_BUFG
    SLICE_X15Y50         FDRE                                         r  counter_reg[10]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.102     1.820    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.567     1.450    clk_ext_IBUF_BUFG
    SLICE_X15Y49         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  counter_reg[8]/Q
                         net (fo=2, routed)           0.120     1.711    counter_reg_n_0_[8]
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.871 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.872    counter_reg[8]_i_1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.962 r  counter_reg[12]_i_1/O[3]
                         net (fo=2, routed)           0.000     1.962    data0[12]
    SLICE_X15Y50         FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.834     1.962    clk_ext_IBUF_BUFG
    SLICE_X15Y50         FDRE                                         r  counter_reg[12]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.102     1.820    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 pause_sw/timeout_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_sw/timeout_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.565     1.448    pause_sw/clk_ext_IBUF_BUFG
    SLICE_X11Y51         FDRE                                         r  pause_sw/timeout_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  pause_sw/timeout_counter_reg[1]/Q
                         net (fo=8, routed)           0.099     1.688    pause_sw/timeout_counter_reg[1]
    SLICE_X10Y51         LUT5 (Prop_lut5_I2_O)        0.048     1.736 r  pause_sw/timeout_counter[4]_i_1__2/O
                         net (fo=1, routed)           0.000     1.736    pause_sw/plusOp__2[4]
    SLICE_X10Y51         FDRE                                         r  pause_sw/timeout_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.834     1.962    pause_sw/clk_ext_IBUF_BUFG
    SLICE_X10Y51         FDRE                                         r  pause_sw/timeout_counter_reg[4]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X10Y51         FDRE (Hold_fdre_C_D)         0.131     1.592    pause_sw/timeout_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.567     1.450    clk_ext_IBUF_BUFG
    SLICE_X15Y49         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  counter_reg[8]/Q
                         net (fo=2, routed)           0.120     1.711    counter_reg_n_0_[8]
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.871 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.872    counter_reg[8]_i_1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.911 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.911    counter_reg[12]_i_1_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.965 r  counter_reg[16]_i_1/O[0]
                         net (fo=2, routed)           0.000     1.965    data0[13]
    SLICE_X15Y51         FDRE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.834     1.962    clk_ext_IBUF_BUFG
    SLICE_X15Y51         FDRE                                         r  counter_reg[13]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X15Y51         FDRE (Hold_fdre_C_D)         0.102     1.820    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 pause_sw/synchronizer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pause_sw/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.209ns (38.830%)  route 0.329ns (61.170%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.566     1.449    pause_sw/clk_ext_IBUF_BUFG
    SLICE_X10Y45         FDRE                                         r  pause_sw/synchronizer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.164     1.613 r  pause_sw/synchronizer_reg[0]/Q
                         net (fo=2, routed)           0.329     1.942    pause_sw/synchronizer[0]
    SLICE_X12Y50         LUT4 (Prop_lut4_I1_O)        0.045     1.987 r  pause_sw/FSM_sequential_current_state[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.987    pause_sw/FSM_sequential_current_state[0]_i_1__3_n_0
    SLICE_X12Y50         FDRE                                         r  pause_sw/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.834     1.962    pause_sw/clk_ext_IBUF_BUFG
    SLICE_X12Y50         FDRE                                         r  pause_sw/FSM_sequential_current_state_reg[0]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.120     1.838    pause_sw/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_ext }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_ext_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y48   counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y50   counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y50   counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y50   counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y51   counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y51   counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y51   counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y51   counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y52   counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y48   counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y48   counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y50   counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y50   counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y50   counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y50   counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y50   counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y50   counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y51   counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y51   counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y48   counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y48   counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y50   counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y50   counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y50   counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y50   counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y50   counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y50   counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y51   counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y51   counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gamefsm/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.096ns  (logic 4.329ns (47.590%)  route 4.767ns (52.410%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.557     5.078    gamefsm/clk_ext_IBUF_BUFG
    SLICE_X13Y54         FDRE                                         r  gamefsm/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  gamefsm/FSM_sequential_current_state_reg[0]/Q
                         net (fo=7, routed)           0.906     6.440    gamefsm/current_state__0[0]
    SLICE_X13Y54         LUT3 (Prop_lut3_I1_O)        0.149     6.589 r  gamefsm/move_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.862    10.450    move_out_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.724    14.174 r  move_out_OBUF_inst/O
                         net (fo=0)                   0.000    14.174    move_out
    L2                                                                r  move_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gamefsm/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            done_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.095ns  (logic 4.340ns (47.722%)  route 4.754ns (52.278%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.557     5.078    gamefsm/clk_ext_IBUF_BUFG
    SLICE_X13Y54         FDRE                                         r  gamefsm/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  gamefsm/FSM_sequential_current_state_reg[1]/Q
                         net (fo=9, routed)           0.854     6.387    gamefsm/FSM_sequential_current_state_reg[1]_0[0]
    SLICE_X14Y54         LUT3 (Prop_lut3_I2_O)        0.152     6.539 r  gamefsm/done_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.901    10.440    done_out_OBUF
    J2                   OBUF (Prop_obuf_I_O)         3.732    14.172 r  done_out_OBUF_inst/O
                         net (fo=0)                   0.000    14.172    done_out
    J2                                                                r  done_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gamefsm/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.959ns  (logic 4.085ns (45.596%)  route 4.874ns (54.404%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.557     5.078    gamefsm/clk_ext_IBUF_BUFG
    SLICE_X13Y54         FDRE                                         r  gamefsm/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  gamefsm/FSM_sequential_current_state_reg[1]/Q
                         net (fo=9, routed)           0.854     6.387    gamefsm/FSM_sequential_current_state_reg[1]_0[0]
    SLICE_X14Y54         LUT3 (Prop_lut3_I0_O)        0.124     6.511 r  gamefsm/reset_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.020    10.532    reset_out_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505    14.037 r  reset_out_OBUF_inst/O
                         net (fo=0)                   0.000    14.037    reset_out
    J1                                                                r  reset_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 update_sig_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            update_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.201ns  (logic 4.008ns (48.873%)  route 4.193ns (51.127%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.557     5.078    clk_ext_IBUF_BUFG
    SLICE_X14Y54         FDRE                                         r  update_sig_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  update_sig_reg_lopt_replica/Q
                         net (fo=1, routed)           4.193     9.789    update_sig_reg_lopt_replica_1
    G2                   OBUF (Prop_obuf_I_O)         3.490    13.278 r  update_out_OBUF_inst/O
                         net (fo=0)                   0.000    13.278    update_out
    G2                                                                r  update_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 update_sig_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            update_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.870ns  (logic 1.355ns (47.221%)  route 1.515ns (52.779%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.564     1.447    clk_ext_IBUF_BUFG
    SLICE_X14Y54         FDRE                                         r  update_sig_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  update_sig_reg_lopt_replica/Q
                         net (fo=1, routed)           1.515     3.126    update_sig_reg_lopt_replica_1
    G2                   OBUF (Prop_obuf_I_O)         1.191     4.317 r  update_out_OBUF_inst/O
                         net (fo=0)                   0.000     4.317    update_out
    G2                                                                r  update_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gamefsm/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.052ns  (logic 1.474ns (48.294%)  route 1.578ns (51.706%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.564     1.447    gamefsm/clk_ext_IBUF_BUFG
    SLICE_X13Y54         FDRE                                         r  gamefsm/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  gamefsm/FSM_sequential_current_state_reg[2]/Q
                         net (fo=9, routed)           0.209     1.797    gamefsm/current_state__0[2]
    SLICE_X13Y54         LUT3 (Prop_lut3_I2_O)        0.049     1.846 r  gamefsm/move_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.370     3.215    move_out_OBUF
    L2                   OBUF (Prop_obuf_I_O)         1.284     4.499 r  move_out_OBUF_inst/O
                         net (fo=0)                   0.000     4.499    move_out
    L2                                                                r  move_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gamefsm/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            done_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.060ns  (logic 1.466ns (47.913%)  route 1.594ns (52.087%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.564     1.447    gamefsm/clk_ext_IBUF_BUFG
    SLICE_X13Y54         FDRE                                         r  gamefsm/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  gamefsm/FSM_sequential_current_state_reg[0]/Q
                         net (fo=7, routed)           0.241     1.829    gamefsm/current_state__0[0]
    SLICE_X14Y54         LUT3 (Prop_lut3_I1_O)        0.043     1.872 r  gamefsm/done_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.353     3.225    done_out_OBUF
    J2                   OBUF (Prop_obuf_I_O)         1.282     4.507 r  done_out_OBUF_inst/O
                         net (fo=0)                   0.000     4.507    done_out
    J2                                                                r  done_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gamefsm/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.071ns  (logic 1.392ns (45.336%)  route 1.679ns (54.664%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.564     1.447    gamefsm/clk_ext_IBUF_BUFG
    SLICE_X13Y54         FDRE                                         r  gamefsm/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  gamefsm/FSM_sequential_current_state_reg[0]/Q
                         net (fo=7, routed)           0.241     1.829    gamefsm/current_state__0[0]
    SLICE_X14Y54         LUT3 (Prop_lut3_I1_O)        0.045     1.874 r  gamefsm/reset_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.437     3.312    reset_out_OBUF
    J1                   OBUF (Prop_obuf_I_O)         1.206     4.518 r  reset_out_OBUF_inst/O
                         net (fo=0)                   0.000     4.518    reset_out
    J1                                                                r  reset_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 crash_switch
                            (input port)
  Destination:            crash_sw/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.943ns  (logic 1.461ns (37.065%)  route 2.481ns (62.935%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  crash_switch (IN)
                         net (fo=0)                   0.000     0.000    crash_switch
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  crash_switch_IBUF_inst/O
                         net (fo=1, routed)           2.481     3.943    crash_sw/D[0]
    SLICE_X14Y53         FDRE                                         r  crash_sw/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.440     4.781    crash_sw/clk_ext_IBUF_BUFG
    SLICE_X14Y53         FDRE                                         r  crash_sw/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 reset_switch
                            (input port)
  Destination:            reset_sw/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.936ns  (logic 1.448ns (36.805%)  route 2.487ns (63.195%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  reset_switch (IN)
                         net (fo=0)                   0.000     0.000    reset_switch
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  reset_switch_IBUF_inst/O
                         net (fo=1, routed)           2.487     3.936    reset_sw/D[0]
    SLICE_X14Y50         FDRE                                         r  reset_sw/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.441     4.782    reset_sw/clk_ext_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  reset_sw/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 pause_switch
                            (input port)
  Destination:            pause_sw/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.835ns  (logic 1.464ns (38.169%)  route 2.371ns (61.831%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  pause_switch (IN)
                         net (fo=0)                   0.000     0.000    pause_switch
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  pause_switch_IBUF_inst/O
                         net (fo=1, routed)           2.371     3.835    pause_sw/D[0]
    SLICE_X10Y45         FDRE                                         r  pause_sw/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.451     4.792    pause_sw/clk_ext_IBUF_BUFG
    SLICE_X10Y45         FDRE                                         r  pause_sw/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 full_switch
                            (input port)
  Destination:            full_sw/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.824ns  (logic 1.453ns (37.992%)  route 2.371ns (62.008%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  full_switch (IN)
                         net (fo=0)                   0.000     0.000    full_switch
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  full_switch_IBUF_inst/O
                         net (fo=1, routed)           2.371     3.824    full_sw/D[0]
    SLICE_X10Y46         FDRE                                         r  full_sw/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.451     4.792    full_sw/clk_ext_IBUF_BUFG
    SLICE_X10Y46         FDRE                                         r  full_sw/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 pressed_button
                            (input port)
  Destination:            pressed_btn/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.805ns  (logic 1.441ns (37.880%)  route 2.364ns (62.120%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  pressed_button (IN)
                         net (fo=0)                   0.000     0.000    pressed_button
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  pressed_button_IBUF_inst/O
                         net (fo=1, routed)           2.364     3.805    pressed_btn/D[0]
    SLICE_X10Y52         FDRE                                         r  pressed_btn/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.442     4.783    pressed_btn/clk_ext_IBUF_BUFG
    SLICE_X10Y52         FDRE                                         r  pressed_btn/synchronizer_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pressed_button
                            (input port)
  Destination:            pressed_btn/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.202ns  (logic 0.210ns (17.429%)  route 0.993ns (82.571%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  pressed_button (IN)
                         net (fo=0)                   0.000     0.000    pressed_button
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  pressed_button_IBUF_inst/O
                         net (fo=1, routed)           0.993     1.202    pressed_btn/D[0]
    SLICE_X10Y52         FDRE                                         r  pressed_btn/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.834     1.962    pressed_btn/clk_ext_IBUF_BUFG
    SLICE_X10Y52         FDRE                                         r  pressed_btn/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 full_switch
                            (input port)
  Destination:            full_sw/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.236ns  (logic 0.221ns (17.873%)  route 1.015ns (82.127%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  full_switch (IN)
                         net (fo=0)                   0.000     0.000    full_switch
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  full_switch_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.236    full_sw/D[0]
    SLICE_X10Y46         FDRE                                         r  full_sw/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.836     1.963    full_sw/clk_ext_IBUF_BUFG
    SLICE_X10Y46         FDRE                                         r  full_sw/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 pause_switch
                            (input port)
  Destination:            pause_sw/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.247ns  (logic 0.232ns (18.588%)  route 1.015ns (81.412%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  pause_switch (IN)
                         net (fo=0)                   0.000     0.000    pause_switch
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  pause_switch_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.247    pause_sw/D[0]
    SLICE_X10Y45         FDRE                                         r  pause_sw/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.836     1.963    pause_sw/clk_ext_IBUF_BUFG
    SLICE_X10Y45         FDRE                                         r  pause_sw/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 reset_switch
                            (input port)
  Destination:            reset_sw/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.268ns  (logic 0.217ns (17.089%)  route 1.051ns (82.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  reset_switch (IN)
                         net (fo=0)                   0.000     0.000    reset_switch
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  reset_switch_IBUF_inst/O
                         net (fo=1, routed)           1.051     1.268    reset_sw/D[0]
    SLICE_X14Y50         FDRE                                         r  reset_sw/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.834     1.962    reset_sw/clk_ext_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  reset_sw/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 crash_switch
                            (input port)
  Destination:            crash_sw/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.288ns  (logic 0.229ns (17.812%)  route 1.058ns (82.188%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  crash_switch (IN)
                         net (fo=0)                   0.000     0.000    crash_switch
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  crash_switch_IBUF_inst/O
                         net (fo=1, routed)           1.058     1.288    crash_sw/D[0]
    SLICE_X14Y53         FDRE                                         r  crash_sw/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.833     1.961    crash_sw/clk_ext_IBUF_BUFG
    SLICE_X14Y53         FDRE                                         r  crash_sw/synchronizer_reg[1]/C





