--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml pcb.twx pcb.ncd -o pcb.twr pcb.pcf

Design file:              pcb.ncd
Physical constraint file: pcb.pcf
Device,package,speed:     xc3s700an,fgg484,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_50m_in" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_50m_in" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clock_gen_inst/DCM_SP_INST/CLKIN
  Logical resource: clock_gen_inst/DCM_SP_INST/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: clk_50m_in
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clock_gen_inst/DCM_SP_INST/CLKIN
  Logical resource: clock_gen_inst/DCM_SP_INST/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: clk_50m_in
--------------------------------------------------------------------------------
Slack: 16.001ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpc)
  Physical resource: clock_gen_inst/DCM_SP_INST/CLKIN
  Logical resource: clock_gen_inst/DCM_SP_INST/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: clk_50m_in
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clock_gen_inst/CLKFX_BUF" derived 
from  NET "clk_50m_in" PERIOD = 20 ns HIGH 50%;  divided by 1.50 to 13.333 nS 
and duty cycle corrected to HIGH 6.666 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13257 paths analyzed, 1287 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.120ns.
--------------------------------------------------------------------------------

Paths for end point ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag_flop (SLICE_X55Y11.CIN), 162 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18 (RAM)
  Destination:          ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag_flop (FF)
  Requirement:          13.333ns
  Data Path Delay:      13.079ns (Levels of Logic = 7)
  Clock Path Skew:      -0.041ns (0.221 - 0.262)
  Source Clock:         clk_75m rising at 0.000ns
  Destination Clock:    clk_75m rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18 to ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y1.DOA5     Trcko_DOWA            2.498   ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18
                                                       ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18
    SLICE_X56Y9.F2       net (fanout=10)       1.141   ddr_mgr_main_inst/picoblaze_inst/instruction<5>
    SLICE_X56Y9.X        Tilo                  0.692   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy<4>
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_4.SLICEM_F
    SLICE_X57Y12.G2      net (fanout=1)        0.349   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy<4>
    SLICE_X57Y12.Y       Tilo                  0.648   ddr_mgr_main_inst/pi_blk_sel<1>
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/operand_select_mux_4
    SLICE_X53Y36.G3      net (fanout=21)       1.051   ddr_mgr_main_inst/port_id<4>
    SLICE_X53Y36.Y       Tilo                  0.648   ddr_mgr_main_inst/dumo_fifo_rd_or0000
                                                       ddr_mgr_main_inst/in_port<0>_SW0_SW0
    SLICE_X55Y17.F1      net (fanout=1)        1.288   ddr_mgr_main_inst/N2
    SLICE_X55Y17.X       Tilo                  0.643   ddr_mgr_main_inst/in_port<0>
                                                       ddr_mgr_main_inst/in_port<0>
    SLICE_X56Y16.F2      net (fanout=1)        0.376   ddr_mgr_main_inst/in_port<0>
    SLICE_X56Y16.X       Tif5x                 0.987   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/alu_result<0>
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/mux_lut_0
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/shift_in_muxf5_0
    SLICE_X55Y10.F4      net (fanout=2)        0.620   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/alu_result<0>
    SLICE_X55Y10.COUT    Topcyf                1.195   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/high_zero_carry
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/low_zero_lut
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/low_zero_muxcy
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/high_zero_cymux
    SLICE_X55Y11.CIN     net (fanout=1)        0.000   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/high_zero_carry
    SLICE_X55Y11.CLK     Tcinck                0.943   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_cymux
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_xor
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag_flop
    -------------------------------------------------  ---------------------------
    Total                                     13.079ns (8.254ns logic, 4.825ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18 (RAM)
  Destination:          ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag_flop (FF)
  Requirement:          13.333ns
  Data Path Delay:      13.034ns (Levels of Logic = 7)
  Clock Path Skew:      -0.041ns (0.221 - 0.262)
  Source Clock:         clk_75m rising at 0.000ns
  Destination Clock:    clk_75m rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18 to ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y1.DOA7     Trcko_DOWA            2.498   ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18
                                                       ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18
    SLICE_X56Y9.F4       net (fanout=10)       1.096   ddr_mgr_main_inst/picoblaze_inst/instruction<7>
    SLICE_X56Y9.X        Tilo                  0.692   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy<4>
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_4.SLICEM_F
    SLICE_X57Y12.G2      net (fanout=1)        0.349   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy<4>
    SLICE_X57Y12.Y       Tilo                  0.648   ddr_mgr_main_inst/pi_blk_sel<1>
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/operand_select_mux_4
    SLICE_X53Y36.G3      net (fanout=21)       1.051   ddr_mgr_main_inst/port_id<4>
    SLICE_X53Y36.Y       Tilo                  0.648   ddr_mgr_main_inst/dumo_fifo_rd_or0000
                                                       ddr_mgr_main_inst/in_port<0>_SW0_SW0
    SLICE_X55Y17.F1      net (fanout=1)        1.288   ddr_mgr_main_inst/N2
    SLICE_X55Y17.X       Tilo                  0.643   ddr_mgr_main_inst/in_port<0>
                                                       ddr_mgr_main_inst/in_port<0>
    SLICE_X56Y16.F2      net (fanout=1)        0.376   ddr_mgr_main_inst/in_port<0>
    SLICE_X56Y16.X       Tif5x                 0.987   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/alu_result<0>
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/mux_lut_0
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/shift_in_muxf5_0
    SLICE_X55Y10.F4      net (fanout=2)        0.620   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/alu_result<0>
    SLICE_X55Y10.COUT    Topcyf                1.195   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/high_zero_carry
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/low_zero_lut
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/low_zero_muxcy
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/high_zero_cymux
    SLICE_X55Y11.CIN     net (fanout=1)        0.000   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/high_zero_carry
    SLICE_X55Y11.CLK     Tcinck                0.943   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_cymux
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_xor
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag_flop
    -------------------------------------------------  ---------------------------
    Total                                     13.034ns (8.254ns logic, 4.780ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18 (RAM)
  Destination:          ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag_flop (FF)
  Requirement:          13.333ns
  Data Path Delay:      12.967ns (Levels of Logic = 8)
  Clock Path Skew:      -0.041ns (0.221 - 0.262)
  Source Clock:         clk_75m rising at 0.000ns
  Destination Clock:    clk_75m rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18 to ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag_flop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y1.DOA7     Trcko_DOWA            2.498   ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18
                                                       ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18
    SLICE_X50Y13.F4      net (fanout=10)       1.474   ddr_mgr_main_inst/picoblaze_inst/instruction<7>
    SLICE_X50Y13.X       Tilo                  0.692   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy<3>
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_3.SLICEM_F
    SLICE_X56Y13.G2      net (fanout=1)        0.674   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy<3>
    SLICE_X56Y13.Y       Tilo                  0.707   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/logical_result<3>
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/operand_select_mux_3
    SLICE_X55Y16.G4      net (fanout=42)       0.667   ddr_mgr_main_inst/port_id<3>
    SLICE_X55Y16.Y       Tilo                  0.648   ddr_mgr_main_inst/pi_ddr2_mgr_rd_data<0>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/pi_rd_data_cmp_eq00001
    SLICE_X55Y16.F3      net (fanout=2)        0.077   ddr_mgr_main_inst/ddr2_mgr_inst/pi_rd_data_cmp_eq0000
    SLICE_X55Y16.X       Tilo                  0.643   ddr_mgr_main_inst/pi_ddr2_mgr_rd_data<0>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/pi_rd_data<0>1
    SLICE_X55Y17.F2      net (fanout=1)        0.123   ddr_mgr_main_inst/pi_ddr2_mgr_rd_data<0>
    SLICE_X55Y17.X       Tilo                  0.643   ddr_mgr_main_inst/in_port<0>
                                                       ddr_mgr_main_inst/in_port<0>
    SLICE_X56Y16.F2      net (fanout=1)        0.376   ddr_mgr_main_inst/in_port<0>
    SLICE_X56Y16.X       Tif5x                 0.987   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/alu_result<0>
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/mux_lut_0
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/shift_in_muxf5_0
    SLICE_X55Y10.F4      net (fanout=2)        0.620   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/alu_result<0>
    SLICE_X55Y10.COUT    Topcyf                1.195   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/high_zero_carry
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/low_zero_lut
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/low_zero_muxcy
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/high_zero_cymux
    SLICE_X55Y11.CIN     net (fanout=1)        0.000   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/high_zero_carry
    SLICE_X55Y11.CLK     Tcinck                0.943   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_cymux
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_xor
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag_flop
    -------------------------------------------------  ---------------------------
    Total                                     12.967ns (8.956ns logic, 4.011ns route)
                                                       (69.1% logic, 30.9% route)

--------------------------------------------------------------------------------

Paths for end point ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_3 (SLICE_X21Y39.CE), 57 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18 (RAM)
  Destination:          ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_3 (FF)
  Requirement:          13.333ns
  Data Path Delay:      12.903ns (Levels of Logic = 5)
  Clock Path Skew:      -0.096ns (0.576 - 0.672)
  Source Clock:         clk_75m rising at 0.000ns
  Destination Clock:    clk_75m rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18 to ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y1.DOA5     Trcko_DOWA            2.498   ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18
                                                       ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18
    SLICE_X56Y9.F2       net (fanout=10)       1.141   ddr_mgr_main_inst/picoblaze_inst/instruction<5>
    SLICE_X56Y9.X        Tilo                  0.692   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy<4>
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_4.SLICEM_F
    SLICE_X57Y12.G2      net (fanout=1)        0.349   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy<4>
    SLICE_X57Y12.Y       Tilo                  0.648   ddr_mgr_main_inst/pi_blk_sel<1>
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/operand_select_mux_4
    SLICE_X57Y12.F2      net (fanout=21)       0.736   ddr_mgr_main_inst/port_id<4>
    SLICE_X57Y12.X       Tilo                  0.643   ddr_mgr_main_inst/pi_blk_sel<1>
                                                       ddr_mgr_main_inst/pi_blk_sel_1_cmp_eq00001
    SLICE_X36Y32.G4      net (fanout=8)        1.829   ddr_mgr_main_inst/pi_blk_sel<1>
    SLICE_X36Y32.Y       Tilo                  0.707   ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_23_not0001
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_31_not000111
    SLICE_X34Y24.F1      net (fanout=4)        1.058   ddr_mgr_main_inst/ddr2_mgr_inst/N4
    SLICE_X34Y24.X       Tilo                  0.692   ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_7_not0001
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_7_not00011
    SLICE_X21Y39.CE      net (fanout=4)        1.599   ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_7_not0001
    SLICE_X21Y39.CLK     Tceck                 0.311   ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1<3>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_3
    -------------------------------------------------  ---------------------------
    Total                                     12.903ns (6.191ns logic, 6.712ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18 (RAM)
  Destination:          ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_3 (FF)
  Requirement:          13.333ns
  Data Path Delay:      12.858ns (Levels of Logic = 5)
  Clock Path Skew:      -0.096ns (0.576 - 0.672)
  Source Clock:         clk_75m rising at 0.000ns
  Destination Clock:    clk_75m rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18 to ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y1.DOA7     Trcko_DOWA            2.498   ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18
                                                       ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18
    SLICE_X56Y9.F4       net (fanout=10)       1.096   ddr_mgr_main_inst/picoblaze_inst/instruction<7>
    SLICE_X56Y9.X        Tilo                  0.692   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy<4>
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_4.SLICEM_F
    SLICE_X57Y12.G2      net (fanout=1)        0.349   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy<4>
    SLICE_X57Y12.Y       Tilo                  0.648   ddr_mgr_main_inst/pi_blk_sel<1>
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/operand_select_mux_4
    SLICE_X57Y12.F2      net (fanout=21)       0.736   ddr_mgr_main_inst/port_id<4>
    SLICE_X57Y12.X       Tilo                  0.643   ddr_mgr_main_inst/pi_blk_sel<1>
                                                       ddr_mgr_main_inst/pi_blk_sel_1_cmp_eq00001
    SLICE_X36Y32.G4      net (fanout=8)        1.829   ddr_mgr_main_inst/pi_blk_sel<1>
    SLICE_X36Y32.Y       Tilo                  0.707   ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_23_not0001
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_31_not000111
    SLICE_X34Y24.F1      net (fanout=4)        1.058   ddr_mgr_main_inst/ddr2_mgr_inst/N4
    SLICE_X34Y24.X       Tilo                  0.692   ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_7_not0001
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_7_not00011
    SLICE_X21Y39.CE      net (fanout=4)        1.599   ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_7_not0001
    SLICE_X21Y39.CLK     Tceck                 0.311   ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1<3>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_3
    -------------------------------------------------  ---------------------------
    Total                                     12.858ns (6.191ns logic, 6.667ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18 (RAM)
  Destination:          ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_3 (FF)
  Requirement:          13.333ns
  Data Path Delay:      12.789ns (Levels of Logic = 5)
  Clock Path Skew:      -0.096ns (0.576 - 0.672)
  Source Clock:         clk_75m rising at 0.000ns
  Destination Clock:    clk_75m rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18 to ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y1.DOA5     Trcko_DOWA            2.498   ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18
                                                       ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18
    SLICE_X56Y8.F2       net (fanout=10)       1.141   ddr_mgr_main_inst/picoblaze_inst/instruction<5>
    SLICE_X56Y8.X        Tilo                  0.692   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy<5>
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_5.SLICEM_F
    SLICE_X56Y11.G1      net (fanout=1)        0.449   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy<5>
    SLICE_X56Y11.Y       Tilo                  0.707   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/logical_result<5>
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/operand_select_mux_5
    SLICE_X57Y12.F3      net (fanout=12)       0.463   ddr_mgr_main_inst/port_id<5>
    SLICE_X57Y12.X       Tilo                  0.643   ddr_mgr_main_inst/pi_blk_sel<1>
                                                       ddr_mgr_main_inst/pi_blk_sel_1_cmp_eq00001
    SLICE_X36Y32.G4      net (fanout=8)        1.829   ddr_mgr_main_inst/pi_blk_sel<1>
    SLICE_X36Y32.Y       Tilo                  0.707   ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_23_not0001
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_31_not000111
    SLICE_X34Y24.F1      net (fanout=4)        1.058   ddr_mgr_main_inst/ddr2_mgr_inst/N4
    SLICE_X34Y24.X       Tilo                  0.692   ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_7_not0001
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_7_not00011
    SLICE_X21Y39.CE      net (fanout=4)        1.599   ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_7_not0001
    SLICE_X21Y39.CLK     Tceck                 0.311   ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1<3>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_3
    -------------------------------------------------  ---------------------------
    Total                                     12.789ns (6.250ns logic, 6.539ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_2 (SLICE_X21Y39.CE), 57 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18 (RAM)
  Destination:          ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_2 (FF)
  Requirement:          13.333ns
  Data Path Delay:      12.903ns (Levels of Logic = 5)
  Clock Path Skew:      -0.096ns (0.576 - 0.672)
  Source Clock:         clk_75m rising at 0.000ns
  Destination Clock:    clk_75m rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18 to ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y1.DOA5     Trcko_DOWA            2.498   ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18
                                                       ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18
    SLICE_X56Y9.F2       net (fanout=10)       1.141   ddr_mgr_main_inst/picoblaze_inst/instruction<5>
    SLICE_X56Y9.X        Tilo                  0.692   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy<4>
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_4.SLICEM_F
    SLICE_X57Y12.G2      net (fanout=1)        0.349   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy<4>
    SLICE_X57Y12.Y       Tilo                  0.648   ddr_mgr_main_inst/pi_blk_sel<1>
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/operand_select_mux_4
    SLICE_X57Y12.F2      net (fanout=21)       0.736   ddr_mgr_main_inst/port_id<4>
    SLICE_X57Y12.X       Tilo                  0.643   ddr_mgr_main_inst/pi_blk_sel<1>
                                                       ddr_mgr_main_inst/pi_blk_sel_1_cmp_eq00001
    SLICE_X36Y32.G4      net (fanout=8)        1.829   ddr_mgr_main_inst/pi_blk_sel<1>
    SLICE_X36Y32.Y       Tilo                  0.707   ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_23_not0001
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_31_not000111
    SLICE_X34Y24.F1      net (fanout=4)        1.058   ddr_mgr_main_inst/ddr2_mgr_inst/N4
    SLICE_X34Y24.X       Tilo                  0.692   ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_7_not0001
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_7_not00011
    SLICE_X21Y39.CE      net (fanout=4)        1.599   ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_7_not0001
    SLICE_X21Y39.CLK     Tceck                 0.311   ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1<3>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_2
    -------------------------------------------------  ---------------------------
    Total                                     12.903ns (6.191ns logic, 6.712ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18 (RAM)
  Destination:          ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_2 (FF)
  Requirement:          13.333ns
  Data Path Delay:      12.858ns (Levels of Logic = 5)
  Clock Path Skew:      -0.096ns (0.576 - 0.672)
  Source Clock:         clk_75m rising at 0.000ns
  Destination Clock:    clk_75m rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18 to ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y1.DOA7     Trcko_DOWA            2.498   ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18
                                                       ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18
    SLICE_X56Y9.F4       net (fanout=10)       1.096   ddr_mgr_main_inst/picoblaze_inst/instruction<7>
    SLICE_X56Y9.X        Tilo                  0.692   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy<4>
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_4.SLICEM_F
    SLICE_X57Y12.G2      net (fanout=1)        0.349   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy<4>
    SLICE_X57Y12.Y       Tilo                  0.648   ddr_mgr_main_inst/pi_blk_sel<1>
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/operand_select_mux_4
    SLICE_X57Y12.F2      net (fanout=21)       0.736   ddr_mgr_main_inst/port_id<4>
    SLICE_X57Y12.X       Tilo                  0.643   ddr_mgr_main_inst/pi_blk_sel<1>
                                                       ddr_mgr_main_inst/pi_blk_sel_1_cmp_eq00001
    SLICE_X36Y32.G4      net (fanout=8)        1.829   ddr_mgr_main_inst/pi_blk_sel<1>
    SLICE_X36Y32.Y       Tilo                  0.707   ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_23_not0001
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_31_not000111
    SLICE_X34Y24.F1      net (fanout=4)        1.058   ddr_mgr_main_inst/ddr2_mgr_inst/N4
    SLICE_X34Y24.X       Tilo                  0.692   ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_7_not0001
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_7_not00011
    SLICE_X21Y39.CE      net (fanout=4)        1.599   ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_7_not0001
    SLICE_X21Y39.CLK     Tceck                 0.311   ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1<3>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_2
    -------------------------------------------------  ---------------------------
    Total                                     12.858ns (6.191ns logic, 6.667ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18 (RAM)
  Destination:          ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_2 (FF)
  Requirement:          13.333ns
  Data Path Delay:      12.789ns (Levels of Logic = 5)
  Clock Path Skew:      -0.096ns (0.576 - 0.672)
  Source Clock:         clk_75m rising at 0.000ns
  Destination Clock:    clk_75m rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18 to ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y1.DOA5     Trcko_DOWA            2.498   ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18
                                                       ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18
    SLICE_X56Y8.F2       net (fanout=10)       1.141   ddr_mgr_main_inst/picoblaze_inst/instruction<5>
    SLICE_X56Y8.X        Tilo                  0.692   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy<5>
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_5.SLICEM_F
    SLICE_X56Y11.G1      net (fanout=1)        0.449   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy<5>
    SLICE_X56Y11.Y       Tilo                  0.707   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/logical_result<5>
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/operand_select_mux_5
    SLICE_X57Y12.F3      net (fanout=12)       0.463   ddr_mgr_main_inst/port_id<5>
    SLICE_X57Y12.X       Tilo                  0.643   ddr_mgr_main_inst/pi_blk_sel<1>
                                                       ddr_mgr_main_inst/pi_blk_sel_1_cmp_eq00001
    SLICE_X36Y32.G4      net (fanout=8)        1.829   ddr_mgr_main_inst/pi_blk_sel<1>
    SLICE_X36Y32.Y       Tilo                  0.707   ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_23_not0001
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_31_not000111
    SLICE_X34Y24.F1      net (fanout=4)        1.058   ddr_mgr_main_inst/ddr2_mgr_inst/N4
    SLICE_X34Y24.X       Tilo                  0.692   ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_7_not0001
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_7_not00011
    SLICE_X21Y39.CE      net (fanout=4)        1.599   ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_7_not0001
    SLICE_X21Y39.CLK     Tceck                 0.311   ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1<3>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_2
    -------------------------------------------------  ---------------------------
    Total                                     12.789ns (6.250ns logic, 6.539ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "clock_gen_inst/CLKFX_BUF" derived from
 NET "clk_50m_in" PERIOD = 20 ns HIGH 50%;
 divided by 1.50 to 13.333 nS and duty cycle corrected to HIGH 6.666 nS 

--------------------------------------------------------------------------------

Paths for end point ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_4/F (SLICE_X58Y7.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.777ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/pc_loop_register_bit_4 (FF)
  Destination:          ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_4/F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.779ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.007 - 0.005)
  Source Clock:         clk_75m rising at 13.333ns
  Destination Clock:    clk_75m rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/pc_loop_register_bit_4 to ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_4/F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y6.XQ       Tcko                  0.473   ddr_mgr_main_inst/picoblaze_inst/address<4>
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/pc_loop_register_bit_4
    SLICE_X58Y7.BY       net (fanout=3)        0.432   ddr_mgr_main_inst/picoblaze_inst/address<4>
    SLICE_X58Y7.CLK      Tdh         (-Th)     0.126   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_pop_data<4>
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_4/F
    -------------------------------------------------  ---------------------------
    Total                                      0.779ns (0.347ns logic, 0.432ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Paths for end point ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_4/G (SLICE_X58Y7.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.777ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/pc_loop_register_bit_4 (FF)
  Destination:          ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_4/G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.779ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.007 - 0.005)
  Source Clock:         clk_75m rising at 13.333ns
  Destination Clock:    clk_75m rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/pc_loop_register_bit_4 to ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_4/G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y6.XQ       Tcko                  0.473   ddr_mgr_main_inst/picoblaze_inst/address<4>
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/pc_loop_register_bit_4
    SLICE_X58Y7.BY       net (fanout=3)        0.432   ddr_mgr_main_inst/picoblaze_inst/address<4>
    SLICE_X58Y7.CLK      Tdh         (-Th)     0.126   ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_pop_data<4>
                                                       ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_4/G
    -------------------------------------------------  ---------------------------
    Total                                      0.779ns (0.347ns logic, 0.432ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Paths for end point synchro_reset/use_fdp.fdb (SLICE_X33Y35.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.896ns (requirement - (clock path skew + uncertainty - data path))
  Source:               synchro_reset/use_fdp.fda (FF)
  Destination:          synchro_reset/use_fdp.fdb (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.896ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_75m rising at 13.333ns
  Destination Clock:    clk_75m rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: synchro_reset/use_fdp.fda to synchro_reset/use_fdp.fdb
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y35.YQ      Tcko                  0.464   rst
                                                       synchro_reset/use_fdp.fda
    SLICE_X33Y35.BX      net (fanout=1)        0.343   synchro_reset/temp
    SLICE_X33Y35.CLK     Tckdi       (-Th)    -0.089   rst
                                                       synchro_reset/use_fdp.fdb
    -------------------------------------------------  ---------------------------
    Total                                      0.896ns (0.553ns logic, 0.343ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clock_gen_inst/CLKFX_BUF" derived from
 NET "clk_50m_in" PERIOD = 20 ns HIGH 50%;
 divided by 1.50 to 13.333 nS and duty cycle corrected to HIGH 6.666 nS 

--------------------------------------------------------------------------------
Slack: 10.157ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 3.176ns (314.861MHz) (Trper_CLKA)
  Physical resource: ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18/CLKA
  Logical resource: ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18/CLKA
  Location pin: RAMB16_X1Y1.CLKA
  Clock network: clk_75m
--------------------------------------------------------------------------------
Slack: 10.331ns (period - min period limit)
  Period: 13.333ns
  Min period limit: 3.002ns (333.111MHz) ()
  Physical resource: clock_gen_inst/DCM_SP_INST/CLKFX
  Logical resource: clock_gen_inst/DCM_SP_INST/CLKFX
  Location pin: DCM_X2Y3.CLKFX
  Clock network: clock_gen_inst/CLKFX_BUF
--------------------------------------------------------------------------------
Slack: 11.731ns (period - (min low pulse limit / (low pulse / period)))
  Period: 13.333ns
  Low pulse: 6.666ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: top_btn_filter_inst/pin_in_sync<0>/CLK
  Logical resource: top_btn_filter_inst/io_sync_db[0].io_btn_sync_inst/use_fdc.fdb/CK
  Location pin: SLICE_X8Y11.CLK
  Clock network: clk_75m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mem_clk_s" PERIOD = 7.5187 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "mem_clk_s" PERIOD = 7.5187 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.718ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.518ns
  Low pulse: 3.759ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Logical resource: ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Location pin: DCM_X2Y0.CLKIN
  Clock network: mem_clk_s
--------------------------------------------------------------------------------
Slack: 2.718ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.518ns
  High pulse: 3.759ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Logical resource: ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Location pin: DCM_X2Y0.CLKIN
  Clock network: mem_clk_s
--------------------------------------------------------------------------------
Slack: 3.519ns (period - min period limit)
  Period: 7.518ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpc)
  Physical resource: ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Logical resource: ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN
  Location pin: DCM_X2Y0.CLKIN
  Clock network: mem_clk_s
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk0dcm" 
derived from  NET "mem_clk_s" PERIOD = 7.5187 ns HIGH 50%;  duty cycle 
corrected to 7.519 nS  HIGH 3.759 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3688 paths analyzed, 1368 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.433ns.
--------------------------------------------------------------------------------

Paths for end point ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_200us (SLICE_X14Y30.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/counter200_4 (FF)
  Destination:          ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_200us (FF)
  Requirement:          7.518ns
  Data Path Delay:      7.335ns (Levels of Logic = 4)
  Clock Path Skew:      -0.098ns (0.406 - 0.504)
  Source Clock:         ddr_mgr_main_inst/mig_clk0 rising at 0.000ns
  Destination Clock:    ddr_mgr_main_inst/mig_clk0 rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/counter200_4 to ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_200us
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.XQ       Tcko                  0.591   ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/counter200<4>
                                                       ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/counter200_4
    SLICE_X7Y29.F3       net (fanout=2)        0.875   ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/counter200<4>
    SLICE_X7Y29.COUT     Topcyf                1.195   ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy<1>
                                                       ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_lut<0>
                                                       ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy<0>
                                                       ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy<1>
    SLICE_X7Y30.CIN      net (fanout=1)        0.000   ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy<1>
    SLICE_X7Y30.COUT     Tbyp                  0.130   ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy<3>
                                                       ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy<2>
                                                       ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy<3>
    SLICE_X7Y31.CIN      net (fanout=1)        0.000   ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy<3>
    SLICE_X7Y31.COUT     Tbyp                  0.130   ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy<5>
                                                       ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy<4>
                                                       ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy<5>
    SLICE_X15Y31.G2      net (fanout=9)        1.771   ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy<5>
    SLICE_X15Y31.Y       Tilo                  0.648   ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/counter200_or0000
                                                       ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_200us_or00001
    SLICE_X14Y30.SR      net (fanout=1)        1.128   ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_200us_or0000
    SLICE_X14Y30.CLK     Tsrck                 0.867   ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_200us
                                                       ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_200us
    -------------------------------------------------  ---------------------------
    Total                                      7.335ns (3.561ns logic, 3.774ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/counter200_3 (FF)
  Destination:          ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_200us (FF)
  Requirement:          7.518ns
  Data Path Delay:      7.172ns (Levels of Logic = 4)
  Clock Path Skew:      -0.098ns (0.406 - 0.504)
  Source Clock:         ddr_mgr_main_inst/mig_clk0 rising at 0.000ns
  Destination Clock:    ddr_mgr_main_inst/mig_clk0 rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/counter200_3 to ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_200us
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.YQ       Tcko                  0.580   ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/counter200<2>
                                                       ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/counter200_3
    SLICE_X7Y29.F4       net (fanout=2)        0.723   ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/counter200<3>
    SLICE_X7Y29.COUT     Topcyf                1.195   ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy<1>
                                                       ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_lut<0>
                                                       ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy<0>
                                                       ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy<1>
    SLICE_X7Y30.CIN      net (fanout=1)        0.000   ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy<1>
    SLICE_X7Y30.COUT     Tbyp                  0.130   ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy<3>
                                                       ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy<2>
                                                       ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy<3>
    SLICE_X7Y31.CIN      net (fanout=1)        0.000   ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy<3>
    SLICE_X7Y31.COUT     Tbyp                  0.130   ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy<5>
                                                       ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy<4>
                                                       ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy<5>
    SLICE_X15Y31.G2      net (fanout=9)        1.771   ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy<5>
    SLICE_X15Y31.Y       Tilo                  0.648   ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/counter200_or0000
                                                       ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_200us_or00001
    SLICE_X14Y30.SR      net (fanout=1)        1.128   ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_200us_or0000
    SLICE_X14Y30.CLK     Tsrck                 0.867   ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_200us
                                                       ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_200us
    -------------------------------------------------  ---------------------------
    Total                                      7.172ns (3.550ns logic, 3.622ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/counter200_5 (FF)
  Destination:          ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_200us (FF)
  Requirement:          7.518ns
  Data Path Delay:      7.021ns (Levels of Logic = 4)
  Clock Path Skew:      -0.098ns (0.406 - 0.504)
  Source Clock:         ddr_mgr_main_inst/mig_clk0 rising at 0.000ns
  Destination Clock:    ddr_mgr_main_inst/mig_clk0 rising at 7.518ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/counter200_5 to ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_200us
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.YQ       Tcko                  0.580   ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/counter200<4>
                                                       ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/counter200_5
    SLICE_X7Y29.F1       net (fanout=2)        0.572   ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/counter200<5>
    SLICE_X7Y29.COUT     Topcyf                1.195   ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy<1>
                                                       ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_lut<0>
                                                       ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy<0>
                                                       ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy<1>
    SLICE_X7Y30.CIN      net (fanout=1)        0.000   ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy<1>
    SLICE_X7Y30.COUT     Tbyp                  0.130   ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy<3>
                                                       ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy<2>
                                                       ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy<3>
    SLICE_X7Y31.CIN      net (fanout=1)        0.000   ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy<3>
    SLICE_X7Y31.COUT     Tbyp                  0.130   ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy<5>
                                                       ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy<4>
                                                       ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy<5>
    SLICE_X15Y31.G2      net (fanout=9)        1.771   ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/Mcompar_counter200_cmp_lt0000_cy<5>
    SLICE_X15Y31.Y       Tilo                  0.648   ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/counter200_or0000
                                                       ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_200us_or00001
    SLICE_X14Y30.SR      net (fanout=1)        1.128   ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_200us_or0000
    SLICE_X14Y30.CLK     Tsrck                 0.867   ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_200us
                                                       ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_200us
    -------------------------------------------------  ---------------------------
    Total                                      7.021ns (3.550ns logic, 3.471ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

Paths for end point ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd1 (SLICE_X10Y14.G2), 61 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r_0 (FF)
  Destination:          ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd1 (FF)
  Requirement:          7.518ns
  Data Path Delay:      7.201ns (Levels of Logic = 7)
  Clock Path Skew:      -0.049ns (0.221 - 0.270)
  Source Clock:         ddr_mgr_main_inst/mig_clk0 falling at 3.759ns
  Destination Clock:    ddr_mgr_main_inst/mig_clk0 falling at 11.277ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r_0 to ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y3.YQ        Tcko                  0.676   ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r<1>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r_0
    SLICE_X7Y0.F4        net (fanout=23)       0.399   ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r<0>
    SLICE_X7Y0.COUT      Topcyf                1.195   ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_nxt_addsub0000<0>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_lut<0>_INV_0
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_cy<0>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_cy<1>
    SLICE_X7Y1.CIN       net (fanout=1)        0.000   ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_cy<1>
    SLICE_X7Y1.COUT      Tbyp                  0.130   ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_nxt_addsub0000<2>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_cy<2>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_cy<3>
    SLICE_X7Y2.CIN       net (fanout=1)        0.000   ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_cy<3>
    SLICE_X7Y2.COUT      Tbyp                  0.130   ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_nxt_addsub0000<4>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_cy<4>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_cy<5>
    SLICE_X7Y3.CIN       net (fanout=1)        0.000   ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_cy<5>
    SLICE_X7Y3.Y         Tciny                 0.864   ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_nxt_addsub0000<6>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_cy<6>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_xor<7>
    SLICE_X9Y2.G3        net (fanout=2)        0.419   ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_nxt_addsub0000<7>
    SLICE_X9Y2.COUT      Topcyg                1.178   ddr_mgr_main_inst/ddr2_mgr_inst/Mcompar_last_req_xfr_cmp_eq0000_cy<3>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/Mcompar_last_req_xfr_cmp_eq0000_lut<3>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/Mcompar_last_req_xfr_cmp_eq0000_cy<3>
    SLICE_X9Y3.CIN       net (fanout=1)        0.000   ddr_mgr_main_inst/ddr2_mgr_inst/Mcompar_last_req_xfr_cmp_eq0000_cy<3>
    SLICE_X9Y3.XB        Tcinxb                0.296   ddr_mgr_main_inst/ddr2_mgr_inst/cmd_nxt<2>7
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/Mcompar_last_req_xfr_cmp_eq0000_cy<4>
    SLICE_X10Y14.G2      net (fanout=3)        1.097   ddr_mgr_main_inst/ddr2_mgr_inst/Mcompar_last_req_xfr_cmp_eq0000_cy<4>
    SLICE_X10Y14.CLK     Tgck                  0.817   ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd1
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd1-In1
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      7.201ns (5.286ns logic, 1.915ns route)
                                                       (73.4% logic, 26.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r_1 (FF)
  Destination:          ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd1 (FF)
  Requirement:          7.518ns
  Data Path Delay:      7.154ns (Levels of Logic = 7)
  Clock Path Skew:      -0.049ns (0.221 - 0.270)
  Source Clock:         ddr_mgr_main_inst/mig_clk0 falling at 3.759ns
  Destination Clock:    ddr_mgr_main_inst/mig_clk0 falling at 11.277ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r_1 to ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y3.XQ        Tcko                  0.631   ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r<1>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r_1
    SLICE_X7Y0.G2        net (fanout=1)        0.414   ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r<1>
    SLICE_X7Y0.COUT      Topcyg                1.178   ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_nxt_addsub0000<0>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r<1>_rt
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_cy<1>
    SLICE_X7Y1.CIN       net (fanout=1)        0.000   ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_cy<1>
    SLICE_X7Y1.COUT      Tbyp                  0.130   ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_nxt_addsub0000<2>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_cy<2>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_cy<3>
    SLICE_X7Y2.CIN       net (fanout=1)        0.000   ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_cy<3>
    SLICE_X7Y2.COUT      Tbyp                  0.130   ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_nxt_addsub0000<4>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_cy<4>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_cy<5>
    SLICE_X7Y3.CIN       net (fanout=1)        0.000   ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_cy<5>
    SLICE_X7Y3.Y         Tciny                 0.864   ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_nxt_addsub0000<6>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_cy<6>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_xor<7>
    SLICE_X9Y2.G3        net (fanout=2)        0.419   ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_nxt_addsub0000<7>
    SLICE_X9Y2.COUT      Topcyg                1.178   ddr_mgr_main_inst/ddr2_mgr_inst/Mcompar_last_req_xfr_cmp_eq0000_cy<3>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/Mcompar_last_req_xfr_cmp_eq0000_lut<3>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/Mcompar_last_req_xfr_cmp_eq0000_cy<3>
    SLICE_X9Y3.CIN       net (fanout=1)        0.000   ddr_mgr_main_inst/ddr2_mgr_inst/Mcompar_last_req_xfr_cmp_eq0000_cy<3>
    SLICE_X9Y3.XB        Tcinxb                0.296   ddr_mgr_main_inst/ddr2_mgr_inst/cmd_nxt<2>7
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/Mcompar_last_req_xfr_cmp_eq0000_cy<4>
    SLICE_X10Y14.G2      net (fanout=3)        1.097   ddr_mgr_main_inst/ddr2_mgr_inst/Mcompar_last_req_xfr_cmp_eq0000_cy<4>
    SLICE_X10Y14.CLK     Tgck                  0.817   ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd1
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd1-In1
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      7.154ns (5.224ns logic, 1.930ns route)
                                                       (73.0% logic, 27.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r_0 (FF)
  Destination:          ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd1 (FF)
  Requirement:          7.518ns
  Data Path Delay:      7.144ns (Levels of Logic = 6)
  Clock Path Skew:      -0.049ns (0.221 - 0.270)
  Source Clock:         ddr_mgr_main_inst/mig_clk0 falling at 3.759ns
  Destination Clock:    ddr_mgr_main_inst/mig_clk0 falling at 11.277ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r_0 to ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y3.YQ        Tcko                  0.676   ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r<1>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r_0
    SLICE_X7Y0.F4        net (fanout=23)       0.399   ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_r<0>
    SLICE_X7Y0.COUT      Topcyf                1.195   ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_nxt_addsub0000<0>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_lut<0>_INV_0
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_cy<0>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_cy<1>
    SLICE_X7Y1.CIN       net (fanout=1)        0.000   ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_cy<1>
    SLICE_X7Y1.COUT      Tbyp                  0.130   ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_nxt_addsub0000<2>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_cy<2>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_cy<3>
    SLICE_X7Y2.CIN       net (fanout=1)        0.000   ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_cy<3>
    SLICE_X7Y2.Y         Tciny                 0.864   ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_nxt_addsub0000<4>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_cy<4>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/Madd_xfr_cnt_nxt_addsub0000_xor<5>
    SLICE_X9Y2.F1        net (fanout=2)        0.475   ddr_mgr_main_inst/ddr2_mgr_inst/xfr_cnt_nxt_addsub0000<5>
    SLICE_X9Y2.COUT      Topcyf                1.195   ddr_mgr_main_inst/ddr2_mgr_inst/Mcompar_last_req_xfr_cmp_eq0000_cy<3>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/Mcompar_last_req_xfr_cmp_eq0000_lut<2>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/Mcompar_last_req_xfr_cmp_eq0000_cy<2>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/Mcompar_last_req_xfr_cmp_eq0000_cy<3>
    SLICE_X9Y3.CIN       net (fanout=1)        0.000   ddr_mgr_main_inst/ddr2_mgr_inst/Mcompar_last_req_xfr_cmp_eq0000_cy<3>
    SLICE_X9Y3.XB        Tcinxb                0.296   ddr_mgr_main_inst/ddr2_mgr_inst/cmd_nxt<2>7
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/Mcompar_last_req_xfr_cmp_eq0000_cy<4>
    SLICE_X10Y14.G2      net (fanout=3)        1.097   ddr_mgr_main_inst/ddr2_mgr_inst/Mcompar_last_req_xfr_cmp_eq0000_cy<4>
    SLICE_X10Y14.CLK     Tgck                  0.817   ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd1
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd1-In1
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      7.144ns (5.173ns logic, 1.971ns route)
                                                       (72.4% logic, 27.6% route)

--------------------------------------------------------------------------------

Paths for end point ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_11 (SLICE_X16Y9.BY), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_mgr_main_inst/ddr2_mgr_inst/wr_cmd_active (FF)
  Destination:          ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_11 (FF)
  Requirement:          7.518ns
  Data Path Delay:      7.004ns (Levels of Logic = 3)
  Clock Path Skew:      -0.214ns (0.214 - 0.428)
  Source Clock:         ddr_mgr_main_inst/mig_clk0 falling at 3.759ns
  Destination Clock:    ddr_mgr_main_inst/mig_clk0 falling at 11.277ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddr_mgr_main_inst/ddr2_mgr_inst/wr_cmd_active to ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y22.XQ      Tcko                  0.591   ddr_mgr_main_inst/ddr2_mgr_inst/wr_cmd_active
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/wr_cmd_active
    SLICE_X16Y14.F1      net (fanout=6)        1.589   ddr_mgr_main_inst/ddr2_mgr_inst/wr_cmd_active
    SLICE_X16Y14.X       Tilo                  0.692   ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd8
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<10>111
    SLICE_X17Y14.G4      net (fanout=1)        0.046   ddr_mgr_main_inst/ddr2_mgr_inst/N7
    SLICE_X17Y14.Y       Tilo                  0.648   ddr_mgr_main_inst/ddr2_mgr_inst/N41
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<10>11
    SLICE_X21Y9.F1       net (fanout=22)       1.557   ddr_mgr_main_inst/ddr2_mgr_inst/N0
    SLICE_X21Y9.X        Tilo                  0.643   ddr_mgr_main_inst/ddr2_mgr_inst/N16
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<11>_SW0
    SLICE_X16Y9.BY       net (fanout=1)        0.409   ddr_mgr_main_inst/ddr2_mgr_inst/N16
    SLICE_X16Y9.CLK      Tsrck                 0.829   ddr_mgr_main_inst/mig_user_input_addr<11>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_11
    -------------------------------------------------  ---------------------------
    Total                                      7.004ns (3.403ns logic, 3.601ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_mgr_main_inst/rd_req_r (FF)
  Destination:          ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_11 (FF)
  Requirement:          7.518ns
  Data Path Delay:      6.447ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (0.423 - 0.512)
  Source Clock:         ddr_mgr_main_inst/mig_clk0 falling at 3.759ns
  Destination Clock:    ddr_mgr_main_inst/mig_clk0 falling at 11.277ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddr_mgr_main_inst/rd_req_r to ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y25.YQ      Tcko                  0.580   ila0_trig0<57>
                                                       ddr_mgr_main_inst/rd_req_r
    SLICE_X16Y14.F4      net (fanout=8)        1.043   ila0_trig0<57>
    SLICE_X16Y14.X       Tilo                  0.692   ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd8
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<10>111
    SLICE_X17Y14.G4      net (fanout=1)        0.046   ddr_mgr_main_inst/ddr2_mgr_inst/N7
    SLICE_X17Y14.Y       Tilo                  0.648   ddr_mgr_main_inst/ddr2_mgr_inst/N41
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<10>11
    SLICE_X21Y9.F1       net (fanout=22)       1.557   ddr_mgr_main_inst/ddr2_mgr_inst/N0
    SLICE_X21Y9.X        Tilo                  0.643   ddr_mgr_main_inst/ddr2_mgr_inst/N16
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<11>_SW0
    SLICE_X16Y9.BY       net (fanout=1)        0.409   ddr_mgr_main_inst/ddr2_mgr_inst/N16
    SLICE_X16Y9.CLK      Tsrck                 0.829   ddr_mgr_main_inst/mig_user_input_addr<11>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_11
    -------------------------------------------------  ---------------------------
    Total                                      6.447ns (3.392ns logic, 3.055ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd1 (FF)
  Destination:          ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_11 (FF)
  Requirement:          7.518ns
  Data Path Delay:      6.372ns (Levels of Logic = 2)
  Clock Path Skew:      -0.083ns (0.423 - 0.506)
  Source Clock:         ddr_mgr_main_inst/mig_clk0 falling at 3.759ns
  Destination Clock:    ddr_mgr_main_inst/mig_clk0 falling at 11.277ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd1 to ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y14.YQ      Tcko                  0.676   ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd1
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd1
    SLICE_X17Y14.G1      net (fanout=44)       1.610   ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd1
    SLICE_X17Y14.Y       Tilo                  0.648   ddr_mgr_main_inst/ddr2_mgr_inst/N41
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<10>11
    SLICE_X21Y9.F1       net (fanout=22)       1.557   ddr_mgr_main_inst/ddr2_mgr_inst/N0
    SLICE_X21Y9.X        Tilo                  0.643   ddr_mgr_main_inst/ddr2_mgr_inst/N16
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/addr_nxt<11>_SW0
    SLICE_X16Y9.BY       net (fanout=1)        0.409   ddr_mgr_main_inst/ddr2_mgr_inst/N16
    SLICE_X16Y9.CLK      Tsrck                 0.829   ddr_mgr_main_inst/mig_user_input_addr<11>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_11
    -------------------------------------------------  ---------------------------
    Total                                      6.372ns (2.796ns logic, 3.576ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk0dcm" derived from
 NET "mem_clk_s" PERIOD = 7.5187 ns HIGH 50%;
 duty cycle corrected to 7.519 nS  HIGH 3.759 nS 

--------------------------------------------------------------------------------

Paths for end point ddr_mgr_main_inst/u_mem_controller/top_00/controller0/Mshreg_row_address_reg_3/SRL16E (SLICE_X6Y11.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.850ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_15 (FF)
  Destination:          ddr_mgr_main_inst/u_mem_controller/top_00/controller0/Mshreg_row_address_reg_3/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.918ns (Levels of Logic = 1)
  Clock Path Skew:      0.068ns (0.275 - 0.207)
  Source Clock:         ddr_mgr_main_inst/mig_clk0 falling at 3.759ns
  Destination Clock:    ddr_mgr_main_inst/mig_clk0 falling at 3.759ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_15 to ddr_mgr_main_inst/u_mem_controller/top_00/controller0/Mshreg_row_address_reg_3/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y11.YQ      Tcko                  0.464   ddr_mgr_main_inst/mig_user_input_addr<15>
                                                       ddr_mgr_main_inst/ddr2_mgr_inst/addr_r_15
    SLICE_X6Y11.BX       net (fanout=3)        0.600   ddr_mgr_main_inst/mig_user_input_addr<15>
    SLICE_X6Y11.CLK      Tdh         (-Th)     0.146   ddr_mgr_main_inst/u_mem_controller/top_00/controller0/row_address_reg<3>
                                                       ddr_mgr_main_inst/u_mem_controller/top_00/controller0/Mshreg_row_address_reg_3/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.918ns (0.318ns logic, 0.600ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Paths for end point ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_13 (SLICE_X32Y20.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.855ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/gen_tap2[13].u (FF)
  Destination:          ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.973ns (Levels of Logic = 0)
  Clock Path Skew:      0.118ns (0.783 - 0.665)
  Source Clock:         ddr_mgr_main_inst/mig_clk0 rising at 0.000ns
  Destination Clock:    ddr_mgr_main_inst/mig_clk0 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/gen_tap2[13].u to ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y20.XQ      Tcko                  0.473   ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/flop2_val<13>
                                                       ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/gen_tap2[13].u
    SLICE_X32Y20.BX      net (fanout=1)        0.362   ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/flop2_val<13>
    SLICE_X32Y20.CLK     Tckdi       (-Th)    -0.138   ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg<13>
                                                       ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_13
    -------------------------------------------------  ---------------------------
    Total                                      0.973ns (0.611ns logic, 0.362ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------

Paths for end point ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_9 (SLICE_X27Y21.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.884ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/gen_tap2[9].u (FF)
  Destination:          ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.905ns (Levels of Logic = 0)
  Clock Path Skew:      0.021ns (0.142 - 0.121)
  Source Clock:         ddr_mgr_main_inst/mig_clk0 rising at 0.000ns
  Destination Clock:    ddr_mgr_main_inst/mig_clk0 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/gen_tap2[9].u to ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y20.XQ      Tcko                  0.473   ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/flop2_val<9>
                                                       ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/gen_tap2[9].u
    SLICE_X27Y21.BX      net (fanout=1)        0.343   ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/flop2_val<9>
    SLICE_X27Y21.CLK     Tckdi       (-Th)    -0.089   ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg<9>
                                                       ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.905ns (0.562ns logic, 0.343ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk0dcm" derived from
 NET "mem_clk_s" PERIOD = 7.5187 ns HIGH 50%;
 duty cycle corrected to 7.519 nS  HIGH 3.759 nS 

--------------------------------------------------------------------------------
Slack: 3.519ns (period - min period limit)
  Period: 7.518ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpco)
  Physical resource: ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLK0
  Logical resource: ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLK0
  Location pin: DCM_X2Y0.CLK0
  Clock network: ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk0dcm
--------------------------------------------------------------------------------
Slack: 5.916ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.518ns
  Low pulse: 3.759ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: ddr_mgr_main_inst/rd_data_valid_sync/CLK
  Logical resource: ddr_mgr_main_inst/synchro_rd_data_valid_clk0_neg/use_fdc.fdb/CK
  Location pin: SLICE_X16Y35.CLK
  Clock network: ddr_mgr_main_inst/mig_clk0
--------------------------------------------------------------------------------
Slack: 5.916ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.518ns
  High pulse: 3.759ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: ddr_mgr_main_inst/rd_data_valid_sync/CLK
  Logical resource: ddr_mgr_main_inst/synchro_rd_data_valid_clk0_neg/use_fdc.fdb/CK
  Location pin: SLICE_X16Y35.CLK
  Clock network: ddr_mgr_main_inst/mig_clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk90dcm" 
derived from  NET "mem_clk_s" PERIOD = 7.5187 ns HIGH 50%;  duty cycle 
corrected to 7.519 nS  HIGH 3.759 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1263 paths analyzed, 591 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.323ns.
--------------------------------------------------------------------------------

Paths for end point ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i (SLICE_X44Y53.BY), 70 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_3 (FF)
  Destination:          ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i (FF)
  Requirement:          7.518ns
  Data Path Delay:      7.255ns (Levels of Logic = 5)
  Clock Path Skew:      -0.068ns (0.430 - 0.498)
  Source Clock:         ddr_mgr_main_inst/mig_clk90 rising at 1.879ns
  Destination Clock:    ddr_mgr_main_inst/mig_clk90 rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_3 to ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y58.XQ      Tcko                  0.631   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<3>
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_3
    SLICE_X57Y59.G1      net (fanout=3)        1.387   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<3>
    SLICE_X57Y59.COUT    Topcyg                1.178   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/carrynet<1>
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1_1_and00001
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[1].gms.ms
    SLICE_X57Y60.CIN     net (fanout=1)        0.000   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/carrynet<1>
    SLICE_X57Y60.COUT    Tbyp                  0.130   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/carrynet<3>
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[2].gms.ms
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[3].gms.ms
    SLICE_X57Y61.CIN     net (fanout=1)        0.000   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/carrynet<3>
    SLICE_X57Y61.XB      Tcinxb                0.296   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[4].gms.ms
    SLICE_X46Y53.F1      net (fanout=2)        1.431   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0
    SLICE_X46Y53.X       Tilo                  0.692   ddr_mgr_main_inst/dumo_fifo_inst/N11
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_mux0000_SW1
    SLICE_X47Y53.F3      net (fanout=1)        0.043   ddr_mgr_main_inst/dumo_fifo_inst/N11
    SLICE_X47Y53.X       Tilo                  0.643   ila0_trig0<7>
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_mux0000
    SLICE_X44Y53.BY      net (fanout=1)        0.438   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_mux0000
    SLICE_X44Y53.CLK     Tdick                 0.386   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      7.255ns (3.956ns logic, 3.299ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_3 (FF)
  Destination:          ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i (FF)
  Requirement:          7.518ns
  Data Path Delay:      7.103ns (Levels of Logic = 5)
  Clock Path Skew:      -0.068ns (0.430 - 0.498)
  Source Clock:         ddr_mgr_main_inst/mig_clk90 rising at 1.879ns
  Destination Clock:    ddr_mgr_main_inst/mig_clk90 rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_3 to ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y58.XQ      Tcko                  0.631   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<3>
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_3
    SLICE_X57Y59.G1      net (fanout=3)        1.387   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<3>
    SLICE_X57Y59.COUT    Topcyg                1.178   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/carrynet<1>
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1_1_and00001
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[1].gms.ms
    SLICE_X57Y60.CIN     net (fanout=1)        0.000   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/carrynet<1>
    SLICE_X57Y60.COUT    Tbyp                  0.130   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/carrynet<3>
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[2].gms.ms
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[3].gms.ms
    SLICE_X57Y61.CIN     net (fanout=1)        0.000   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/carrynet<3>
    SLICE_X57Y61.XB      Tcinxb                0.296   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[4].gms.ms
    SLICE_X47Y53.G4      net (fanout=2)        1.322   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0
    SLICE_X47Y53.Y       Tilo                  0.648   ila0_trig0<7>
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_mux0000_SW0
    SLICE_X47Y53.F4      net (fanout=1)        0.044   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_mux0000_SW0/O
    SLICE_X47Y53.X       Tilo                  0.643   ila0_trig0<7>
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_mux0000
    SLICE_X44Y53.BY      net (fanout=1)        0.438   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_mux0000
    SLICE_X44Y53.CLK     Tdick                 0.386   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      7.103ns (3.912ns logic, 3.191ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_0 (FF)
  Destination:          ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i (FF)
  Requirement:          7.518ns
  Data Path Delay:      6.938ns (Levels of Logic = 5)
  Clock Path Skew:      -0.079ns (0.430 - 0.509)
  Source Clock:         ddr_mgr_main_inst/mig_clk90 rising at 1.879ns
  Destination Clock:    ddr_mgr_main_inst/mig_clk90 rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_0 to ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y57.YQ      Tcko                  0.676   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1<1>
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_0
    SLICE_X57Y59.F3      net (fanout=3)        1.008   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1<0>
    SLICE_X57Y59.COUT    Topcyf                1.195   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/carrynet<1>
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1_0_and00001
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[0].gm1.m1
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[1].gms.ms
    SLICE_X57Y60.CIN     net (fanout=1)        0.000   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/carrynet<1>
    SLICE_X57Y60.COUT    Tbyp                  0.130   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/carrynet<3>
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[2].gms.ms
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[3].gms.ms
    SLICE_X57Y61.CIN     net (fanout=1)        0.000   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/carrynet<3>
    SLICE_X57Y61.XB      Tcinxb                0.296   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/gmux.gm[4].gms.ms
    SLICE_X46Y53.F1      net (fanout=2)        1.431   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/comp0
    SLICE_X46Y53.X       Tilo                  0.692   ddr_mgr_main_inst/dumo_fifo_inst/N11
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_mux0000_SW1
    SLICE_X47Y53.F3      net (fanout=1)        0.043   ddr_mgr_main_inst/dumo_fifo_inst/N11
    SLICE_X47Y53.X       Tilo                  0.643   ila0_trig0<7>
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_mux0000
    SLICE_X44Y53.BY      net (fanout=1)        0.438   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_mux0000
    SLICE_X44Y53.CLK     Tdick                 0.386   ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
                                                       ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      6.938ns (4.018ns logic, 2.920ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------

Paths for end point ddr_mgr_main_inst/data_fault (SLICE_X27Y50.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_mgr_main_inst/rd_req_r (FF)
  Destination:          ddr_mgr_main_inst/data_fault (FF)
  Requirement:          5.638ns
  Data Path Delay:      4.959ns (Levels of Logic = 1)
  Clock Path Skew:      -0.213ns (1.506 - 1.719)
  Source Clock:         ddr_mgr_main_inst/mig_clk0 falling at 3.759ns
  Destination Clock:    ddr_mgr_main_inst/mig_clk90 rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddr_mgr_main_inst/rd_req_r to ddr_mgr_main_inst/data_fault
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y25.YQ      Tcko                  0.580   ila0_trig0<57>
                                                       ddr_mgr_main_inst/rd_req_r
    SLICE_X34Y50.G1      net (fanout=8)        1.921   ila0_trig0<57>
    SLICE_X34Y50.Y       Tilo                  0.707   ddr_mgr_main_inst/dumo_fifo_inst/N4
                                                       ddr_mgr_main_inst/data_fault_or00001
    SLICE_X27Y50.SR      net (fanout=1)        0.884   ddr_mgr_main_inst/data_fault_or0000
    SLICE_X27Y50.CLK     Tsrck                 0.867   ila0_trig0<1>
                                                       ddr_mgr_main_inst/data_fault
    -------------------------------------------------  ---------------------------
    Total                                      4.959ns (2.154ns logic, 2.805ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst90 (FF)
  Destination:          ddr_mgr_main_inst/data_fault (FF)
  Requirement:          7.518ns
  Data Path Delay:      4.558ns (Levels of Logic = 1)
  Clock Path Skew:      -0.090ns (0.588 - 0.678)
  Source Clock:         ddr_mgr_main_inst/mig_clk90 rising at 1.879ns
  Destination Clock:    ddr_mgr_main_inst/mig_clk90 rising at 9.397ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst90 to ddr_mgr_main_inst/data_fault
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y39.YQ      Tcko                  0.580   ddr_mgr_main_inst/mig_rst90
                                                       ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst90
    SLICE_X34Y50.G4      net (fanout=41)       1.520   ddr_mgr_main_inst/mig_rst90
    SLICE_X34Y50.Y       Tilo                  0.707   ddr_mgr_main_inst/dumo_fifo_inst/N4
                                                       ddr_mgr_main_inst/data_fault_or00001
    SLICE_X27Y50.SR      net (fanout=1)        0.884   ddr_mgr_main_inst/data_fault_or0000
    SLICE_X27Y50.CLK     Tsrck                 0.867   ila0_trig0<1>
                                                       ddr_mgr_main_inst/data_fault
    -------------------------------------------------  ---------------------------
    Total                                      4.558ns (2.154ns logic, 2.404ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Paths for end point ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/Mshreg_write_data270_2_14/SRL16E (SLICE_X2Y61.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/write_data4_30 (FF)
  Destination:          ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/Mshreg_write_data270_2_14/SRL16E (FF)
  Requirement:          3.759ns
  Data Path Delay:      3.042ns (Levels of Logic = 1)
  Clock Path Skew:      -0.090ns (0.589 - 0.679)
  Source Clock:         ddr_mgr_main_inst/mig_clk90 rising at 1.879ns
  Destination Clock:    ddr_mgr_main_inst/mig_clk90 falling at 5.638ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/write_data4_30 to ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/Mshreg_write_data270_2_14/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y46.YQ      Tcko                  0.676   ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/write_data4<31>
                                                       ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/write_data4_30
    SLICE_X2Y61.BY       net (fanout=1)        2.191   ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/write_data4<30>
    SLICE_X2Y61.CLK      Tds                   0.175   ddr_mgr_main_inst/u_mem_controller/top_00/write_data_rising<15>
                                                       ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/Mshreg_write_data270_2_14/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      3.042ns (0.851ns logic, 2.191ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk90dcm" derived from
 NET "mem_clk_s" PERIOD = 7.5187 ns HIGH 50%;
 duty cycle corrected to 7.519 nS  HIGH 3.759 nS 

--------------------------------------------------------------------------------

Paths for end point ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[12].s3_dq_iob_inst/DQ_T (H6.T1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.609ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/write_en_val (FF)
  Destination:          ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[12].s3_dq_iob_inst/DQ_T (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.714ns (Levels of Logic = 0)
  Clock Path Skew:      0.105ns (0.360 - 0.255)
  Source Clock:         ddr_mgr_main_inst/mig_clk90 falling at 5.638ns
  Destination Clock:    ddr_mgr_main_inst/mig_clk90 falling at 5.638ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/write_en_val to ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[12].s3_dq_iob_inst/DQ_T
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y79.YQ       Tcko                  0.464   ddr_mgr_main_inst/u_mem_controller/top_00/write_en_val
                                                       ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/write_en_val
    H6.T1                net (fanout=16)       0.415   ddr_mgr_main_inst/u_mem_controller/top_00/write_en_val
    H6.OTCLK1            Tiockt      (-Th)     0.165   SD_DQ<12>
                                                       ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[12].s3_dq_iob_inst/DQ_T
    -------------------------------------------------  ---------------------------
    Total                                      0.714ns (0.299ns logic, 0.415ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[9].s3_dq_iob_inst/DQ_T (F3.T1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.617ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/write_en_val (FF)
  Destination:          ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[9].s3_dq_iob_inst/DQ_T (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.714ns (Levels of Logic = 0)
  Clock Path Skew:      0.097ns (0.352 - 0.255)
  Source Clock:         ddr_mgr_main_inst/mig_clk90 falling at 5.638ns
  Destination Clock:    ddr_mgr_main_inst/mig_clk90 falling at 5.638ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/write_en_val to ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[9].s3_dq_iob_inst/DQ_T
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y79.YQ       Tcko                  0.464   ddr_mgr_main_inst/u_mem_controller/top_00/write_en_val
                                                       ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/write_en_val
    F3.T1                net (fanout=16)       0.415   ddr_mgr_main_inst/u_mem_controller/top_00/write_en_val
    F3.OTCLK1            Tiockt      (-Th)     0.165   SD_DQ<9>
                                                       ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[9].s3_dq_iob_inst/DQ_T
    -------------------------------------------------  ---------------------------
    Total                                      0.714ns (0.299ns logic, 0.415ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[15].s3_dq_iob_inst/DQ_T (G4.T1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.625ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/write_en_val (FF)
  Destination:          ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[15].s3_dq_iob_inst/DQ_T (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.722ns (Levels of Logic = 0)
  Clock Path Skew:      0.097ns (0.352 - 0.255)
  Source Clock:         ddr_mgr_main_inst/mig_clk90 falling at 5.638ns
  Destination Clock:    ddr_mgr_main_inst/mig_clk90 falling at 5.638ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/write_en_val to ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[15].s3_dq_iob_inst/DQ_T
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y79.YQ       Tcko                  0.464   ddr_mgr_main_inst/u_mem_controller/top_00/write_en_val
                                                       ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/write_en_val
    G4.T1                net (fanout=16)       0.423   ddr_mgr_main_inst/u_mem_controller/top_00/write_en_val
    G4.OTCLK1            Tiockt      (-Th)     0.165   SD_DQ<15>
                                                       ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dq[15].s3_dq_iob_inst/DQ_T
    -------------------------------------------------  ---------------------------
    Total                                      0.722ns (0.299ns logic, 0.423ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk90dcm" derived from
 NET "mem_clk_s" PERIOD = 7.5187 ns HIGH 50%;
 duty cycle corrected to 7.519 nS  HIGH 3.759 nS 

--------------------------------------------------------------------------------
Slack: 3.519ns (period - min period limit)
  Period: 7.518ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpco)
  Physical resource: ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLK90
  Logical resource: ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLK90
  Location pin: DCM_X2Y0.CLK90
  Clock network: ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk90dcm
--------------------------------------------------------------------------------
Slack: 5.916ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.518ns
  Low pulse: 3.759ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i/CLK
  Logical resource: ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i/CK
  Location pin: SLICE_X42Y52.CLK
  Clock network: ddr_mgr_main_inst/mig_clk90
--------------------------------------------------------------------------------
Slack: 5.916ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.518ns
  High pulse: 3.759ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i/CLK
  Logical resource: ddr_mgr_main_inst/dumo_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i/CK
  Location pin: SLICE_X42Y52.CLK
  Clock network: ddr_mgr_main_inst/mig_clk90
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk180dcm" 
derived from  NET "mem_clk_s" PERIOD = 7.5187 ns HIGH 50%;  duty cycle 
corrected to 7.519 nS  HIGH 3.759 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.999ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk180dcm" derived from
 NET "mem_clk_s" PERIOD = 7.5187 ns HIGH 50%;
 duty cycle corrected to 7.519 nS  HIGH 3.759 nS 

--------------------------------------------------------------------------------
Slack: 3.519ns (period - min period limit)
  Period: 7.518ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpco)
  Physical resource: ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLK180
  Logical resource: ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLK180
  Location pin: DCM_X2Y0.CLK180
  Clock network: ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk180dcm
--------------------------------------------------------------------------------
Slack: 6.036ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.518ns
  Low pulse: 3.759ns
  Low pulse limit: 0.741ns (Tcl)
  Physical resource: SD_LDQS_N/OTCLK2
  Logical resource: ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF1/CK
  Location pin: K2.OTCLK2
  Clock network: ddr_mgr_main_inst/u_mem_controller/clk_180
--------------------------------------------------------------------------------
Slack: 6.036ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.518ns
  High pulse: 3.759ns
  High pulse limit: 0.741ns (Twc)
  Physical resource: SD_LDQS_N/OTCLK2
  Logical resource: ddr_mgr_main_inst/u_mem_controller/top_00/iobs0/datapath_iobs0/gen_dqs[0].s3_dqs_iob_inst/U2/ODDR2/N/FF1/CK
  Location pin: K2.OTCLK2
  Clock network: ddr_mgr_main_inst/u_mem_controller/clk_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk2x" derived 
from  NET "mem_clk_s" PERIOD = 7.5187 ns HIGH 50%;  divided by 2.00 to 3.759 nS 
and duty cycle corrected to HIGH 1.879 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1759 paths analyzed, 938 endpoints analyzed, 207 failing endpoints
 207 timing errors detected. (207 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.870ns.
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TWMOD4_NE0.I_YES_RPM.I_OREG.U_OREG (SLICE_X18Y88.CIN), 130 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[6].U_IREG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TWMOD4_NE0.I_YES_RPM.I_OREG.U_OREG (FF)
  Requirement:          3.759ns
  Data Path Delay:      5.773ns (Levels of Logic = 17)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.097ns (0.425 - 0.522)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 3.759ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[6].U_IREG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TWMOD4_NE0.I_YES_RPM.I_OREG.U_OREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y68.YQ      Tcko                  0.676   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/din_dly1<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[6].U_IREG
    SLICE_X18Y72.G1      net (fanout=2)        0.765   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/din_dly1<6>
    SLICE_X18Y72.COUT    Topcyg                1.296   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[1].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[1].I_YES_RPM.I_SRLT_EQ_2.U_SRLH
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[1].I_YES_RPM.U_MUXH
    SLICE_X18Y73.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[1].I_YES_RPM.U_MUXH/O
    SLICE_X18Y73.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[2].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[2].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[2].I_YES_RPM.U_MUXH
    SLICE_X18Y74.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[2].I_YES_RPM.U_MUXH/O
    SLICE_X18Y74.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[3].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[3].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[3].I_YES_RPM.U_MUXH
    SLICE_X18Y75.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[3].I_YES_RPM.U_MUXH/O
    SLICE_X18Y75.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[4].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[4].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[4].I_YES_RPM.U_MUXH
    SLICE_X18Y76.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[4].I_YES_RPM.U_MUXH/O
    SLICE_X18Y76.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[5].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[5].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[5].I_YES_RPM.U_MUXH
    SLICE_X18Y77.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[5].I_YES_RPM.U_MUXH/O
    SLICE_X18Y77.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[6].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[6].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[6].I_YES_RPM.U_MUXH
    SLICE_X18Y78.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[6].I_YES_RPM.U_MUXH/O
    SLICE_X18Y78.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.U_MUXH
    SLICE_X18Y79.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.U_MUXH/O
    SLICE_X18Y79.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[8].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[8].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[8].I_YES_RPM.U_MUXH
    SLICE_X18Y80.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[8].I_YES_RPM.U_MUXH/O
    SLICE_X18Y80.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[9].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[9].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[9].I_YES_RPM.U_MUXH
    SLICE_X18Y81.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[9].I_YES_RPM.U_MUXH/O
    SLICE_X18Y81.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.U_MUXH
    SLICE_X18Y82.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.U_MUXH/O
    SLICE_X18Y82.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[11].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[11].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[11].I_YES_RPM.U_MUXH
    SLICE_X18Y83.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[11].I_YES_RPM.U_MUXH/O
    SLICE_X18Y83.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[12].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[12].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[12].I_YES_RPM.U_MUXH
    SLICE_X18Y84.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[12].I_YES_RPM.U_MUXH/O
    SLICE_X18Y84.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[13].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[13].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[13].I_YES_RPM.U_MUXH
    SLICE_X18Y85.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[13].I_YES_RPM.U_MUXH/O
    SLICE_X18Y85.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[14].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[14].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[14].I_YES_RPM.U_MUXH
    SLICE_X18Y86.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[14].I_YES_RPM.U_MUXH/O
    SLICE_X18Y86.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[15].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[15].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[15].I_YES_RPM.U_MUXH
    SLICE_X18Y87.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[15].I_YES_RPM.U_MUXH/O
    SLICE_X18Y87.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TWMOD4_NE0.I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TWMOD4_NE0.I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TWMOD4_NE0.I_YES_RPM.U_MUXH
    SLICE_X18Y88.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TWMOD4_NE0.I_YES_RPM.U_MUXH/O
    SLICE_X18Y88.CLK     Tcinck                0.696   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TWMOD4_NE0.I_YES_RPM.I_OREG.U_XORH
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TWMOD4_NE0.I_YES_RPM.I_OREG.U_OREG
    -------------------------------------------------  ---------------------------
    Total                                      5.773ns (5.008ns logic, 0.765ns route)
                                                       (86.7% logic, 13.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/F_TW[10].U_TREG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TWMOD4_NE0.I_YES_RPM.I_OREG.U_OREG (FF)
  Requirement:          3.759ns
  Data Path Delay:      5.693ns (Levels of Logic = 16)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.097ns (0.425 - 0.522)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 3.759ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/F_TW[10].U_TREG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TWMOD4_NE0.I_YES_RPM.I_OREG.U_OREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y68.YQ      Tcko                  0.580   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/din_dly2<11>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/F_TW[10].U_TREG
    SLICE_X18Y73.G2      net (fanout=1)        0.937   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/din_dly2<10>
    SLICE_X18Y73.COUT    Topcyg                1.296   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[2].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[2].I_YES_RPM.I_SRLT_EQ_2.U_SRLH
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[2].I_YES_RPM.U_MUXH
    SLICE_X18Y74.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[2].I_YES_RPM.U_MUXH/O
    SLICE_X18Y74.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[3].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[3].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[3].I_YES_RPM.U_MUXH
    SLICE_X18Y75.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[3].I_YES_RPM.U_MUXH/O
    SLICE_X18Y75.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[4].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[4].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[4].I_YES_RPM.U_MUXH
    SLICE_X18Y76.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[4].I_YES_RPM.U_MUXH/O
    SLICE_X18Y76.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[5].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[5].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[5].I_YES_RPM.U_MUXH
    SLICE_X18Y77.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[5].I_YES_RPM.U_MUXH/O
    SLICE_X18Y77.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[6].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[6].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[6].I_YES_RPM.U_MUXH
    SLICE_X18Y78.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[6].I_YES_RPM.U_MUXH/O
    SLICE_X18Y78.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.U_MUXH
    SLICE_X18Y79.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.U_MUXH/O
    SLICE_X18Y79.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[8].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[8].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[8].I_YES_RPM.U_MUXH
    SLICE_X18Y80.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[8].I_YES_RPM.U_MUXH/O
    SLICE_X18Y80.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[9].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[9].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[9].I_YES_RPM.U_MUXH
    SLICE_X18Y81.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[9].I_YES_RPM.U_MUXH/O
    SLICE_X18Y81.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.U_MUXH
    SLICE_X18Y82.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.U_MUXH/O
    SLICE_X18Y82.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[11].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[11].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[11].I_YES_RPM.U_MUXH
    SLICE_X18Y83.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[11].I_YES_RPM.U_MUXH/O
    SLICE_X18Y83.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[12].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[12].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[12].I_YES_RPM.U_MUXH
    SLICE_X18Y84.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[12].I_YES_RPM.U_MUXH/O
    SLICE_X18Y84.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[13].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[13].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[13].I_YES_RPM.U_MUXH
    SLICE_X18Y85.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[13].I_YES_RPM.U_MUXH/O
    SLICE_X18Y85.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[14].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[14].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[14].I_YES_RPM.U_MUXH
    SLICE_X18Y86.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[14].I_YES_RPM.U_MUXH/O
    SLICE_X18Y86.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[15].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[15].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[15].I_YES_RPM.U_MUXH
    SLICE_X18Y87.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[15].I_YES_RPM.U_MUXH/O
    SLICE_X18Y87.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TWMOD4_NE0.I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TWMOD4_NE0.I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TWMOD4_NE0.I_YES_RPM.U_MUXH
    SLICE_X18Y88.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TWMOD4_NE0.I_YES_RPM.U_MUXH/O
    SLICE_X18Y88.CLK     Tcinck                0.696   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TWMOD4_NE0.I_YES_RPM.I_OREG.U_XORH
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TWMOD4_NE0.I_YES_RPM.I_OREG.U_OREG
    -------------------------------------------------  ---------------------------
    Total                                      5.693ns (4.756ns logic, 0.937ns route)
                                                       (83.5% logic, 16.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[8].U_IREG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TWMOD4_NE0.I_YES_RPM.I_OREG.U_OREG (FF)
  Requirement:          3.759ns
  Data Path Delay:      5.618ns (Levels of Logic = 16)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.172ns (0.216 - 0.388)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 3.759ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[8].U_IREG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TWMOD4_NE0.I_YES_RPM.I_OREG.U_OREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y72.YQ      Tcko                  0.676   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/din_dly1<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[8].U_IREG
    SLICE_X18Y73.F1      net (fanout=2)        0.757   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/din_dly1<8>
    SLICE_X18Y73.COUT    Topcyf                1.305   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[2].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[2].I_YES_RPM.I_SRLT_EQ_2.U_SRLL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[2].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[2].I_YES_RPM.U_MUXH
    SLICE_X18Y74.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[2].I_YES_RPM.U_MUXH/O
    SLICE_X18Y74.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[3].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[3].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[3].I_YES_RPM.U_MUXH
    SLICE_X18Y75.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[3].I_YES_RPM.U_MUXH/O
    SLICE_X18Y75.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[4].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[4].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[4].I_YES_RPM.U_MUXH
    SLICE_X18Y76.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[4].I_YES_RPM.U_MUXH/O
    SLICE_X18Y76.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[5].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[5].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[5].I_YES_RPM.U_MUXH
    SLICE_X18Y77.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[5].I_YES_RPM.U_MUXH/O
    SLICE_X18Y77.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[6].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[6].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[6].I_YES_RPM.U_MUXH
    SLICE_X18Y78.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[6].I_YES_RPM.U_MUXH/O
    SLICE_X18Y78.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.U_MUXH
    SLICE_X18Y79.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[7].I_YES_RPM.U_MUXH/O
    SLICE_X18Y79.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[8].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[8].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[8].I_YES_RPM.U_MUXH
    SLICE_X18Y80.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[8].I_YES_RPM.U_MUXH/O
    SLICE_X18Y80.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[9].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[9].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[9].I_YES_RPM.U_MUXH
    SLICE_X18Y81.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[9].I_YES_RPM.U_MUXH/O
    SLICE_X18Y81.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.U_MUXH
    SLICE_X18Y82.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[10].I_YES_RPM.U_MUXH/O
    SLICE_X18Y82.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[11].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[11].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[11].I_YES_RPM.U_MUXH
    SLICE_X18Y83.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[11].I_YES_RPM.U_MUXH/O
    SLICE_X18Y83.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[12].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[12].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[12].I_YES_RPM.U_MUXH
    SLICE_X18Y84.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[12].I_YES_RPM.U_MUXH/O
    SLICE_X18Y84.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[13].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[13].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[13].I_YES_RPM.U_MUXH
    SLICE_X18Y85.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[13].I_YES_RPM.U_MUXH/O
    SLICE_X18Y85.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[14].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[14].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[14].I_YES_RPM.U_MUXH
    SLICE_X18Y86.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[14].I_YES_RPM.U_MUXH/O
    SLICE_X18Y86.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[15].I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[15].I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[15].I_YES_RPM.U_MUXH
    SLICE_X18Y87.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TW_GTE4.F_TW[15].I_YES_RPM.U_MUXH/O
    SLICE_X18Y87.COUT    Tbyp                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TWMOD4_NE0.I_YES_RPM.U_MUXH/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TWMOD4_NE0.I_YES_RPM.U_MUXL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TWMOD4_NE0.I_YES_RPM.U_MUXH
    SLICE_X18Y88.CIN     net (fanout=1)        0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TWMOD4_NE0.I_YES_RPM.U_MUXH/O
    SLICE_X18Y88.CLK     Tcinck                0.696   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TWMOD4_NE0.I_YES_RPM.I_OREG.U_XORH
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_TWMOD4_NE0.I_YES_RPM.I_OREG.U_OREG
    -------------------------------------------------  ---------------------------
    Total                                      5.618ns (4.861ns logic, 0.757ns route)
                                                       (86.5% logic, 13.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i (RAMB16_X1Y4.WEB0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i (RAM)
  Requirement:          3.759ns
  Data Path Delay:      4.982ns (Levels of Logic = 0)
  Clock Path Skew:      -0.125ns (0.565 - 0.690)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 3.759ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y60.YQ       Tcko                  0.676   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_EN
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1
    RAMB16_X1Y4.WEB0     net (fanout=68)       3.054   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_EN
    RAMB16_X1Y4.CLKB     Trcck_WEB             1.252   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i
    -------------------------------------------------  ---------------------------
    Total                                      4.982ns (1.928ns logic, 3.054ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i (RAMB16_X1Y4.WEB1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i (RAM)
  Requirement:          3.759ns
  Data Path Delay:      4.978ns (Levels of Logic = 0)
  Clock Path Skew:      -0.125ns (0.565 - 0.690)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 3.759ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y60.YQ       Tcko                  0.676   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_EN
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1
    RAMB16_X1Y4.WEB1     net (fanout=68)       3.050   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_EN
    RAMB16_X1Y4.CLKB     Trcck_WEB             1.252   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i
    -------------------------------------------------  ---------------------------
    Total                                      4.978ns (1.928ns logic, 3.050ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk2x" derived from
 NET "mem_clk_s" PERIOD = 7.5187 ns HIGH 50%;
 divided by 2.00 to 3.759 nS and duty cycle corrected to HIGH 1.879 nS 

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X14Y48.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.664ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_TQ0.G_TW[51].U_TQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.757ns (Levels of Logic = 1)
  Clock Path Skew:      0.093ns (0.650 - 0.557)
  Source Clock:         ila0_clk rising at 3.759ns
  Destination Clock:    ila0_clk rising at 3.759ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_TQ0.G_TW[51].U_TQ to U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y46.XQ      Tcko                  0.505   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[51].U_TQ
    SLICE_X14Y48.BX      net (fanout=2)        0.398   U_ila_pro_0/U0/iTRIG_IN<51>
    SLICE_X14Y48.CLK     Tdh         (-Th)     0.146   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.757ns (0.359ns logic, 0.398ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X12Y68.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.702ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_TQ0.G_TW[13].U_TQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.703ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.008 - 0.007)
  Source Clock:         ila0_clk rising at 3.759ns
  Destination Clock:    ila0_clk rising at 3.759ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_TQ0.G_TW[13].U_TQ to U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y69.XQ      Tcko                  0.473   U_ila_pro_0/U0/iTRIG_IN<13>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[13].U_TQ
    SLICE_X12Y68.BX      net (fanout=2)        0.376   U_ila_pro_0/U0/iTRIG_IN<13>
    SLICE_X12Y68.CLK     Tdh         (-Th)     0.146   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<13>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.703ns (0.327ns logic, 0.376ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X14Y48.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.728ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_TQ0.G_TW[50].U_TQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.821ns (Levels of Logic = 1)
  Clock Path Skew:      0.093ns (0.650 - 0.557)
  Source Clock:         ila0_clk rising at 3.759ns
  Destination Clock:    ila0_clk rising at 3.759ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_TQ0.G_TW[50].U_TQ to U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y46.YQ      Tcko                  0.541   U_ila_pro_0/U0/iTRIG_IN<51>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[50].U_TQ
    SLICE_X14Y48.BY      net (fanout=2)        0.406   U_ila_pro_0/U0/iTRIG_IN<50>
    SLICE_X14Y48.CLK     Tdh         (-Th)     0.126   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<51>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.821ns (0.415ns logic, 0.406ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk2x" derived from
 NET "mem_clk_s" PERIOD = 7.5187 ns HIGH 50%;
 divided by 2.00 to 3.759 nS and duty cycle corrected to HIGH 1.879 nS 

--------------------------------------------------------------------------------
Slack: 0.583ns (period - min period limit)
  Period: 3.759ns
  Min period limit: 3.176ns (314.861MHz) (Trper_CLKB)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[9].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i/CLKB
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[9].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i/CLKB
  Location pin: RAMB16_X1Y8.CLKB
  Clock network: ila0_clk
--------------------------------------------------------------------------------
Slack: 0.583ns (period - min period limit)
  Period: 3.759ns
  Min period limit: 3.176ns (314.861MHz) (Trper_CLKB)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[8].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i/CLKB
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[8].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i/CLKB
  Location pin: RAMB16_X1Y3.CLKB
  Clock network: ila0_clk
--------------------------------------------------------------------------------
Slack: 0.583ns (period - min period limit)
  Period: 3.759ns
  Min period limit: 3.176ns (314.861MHz) (Trper_CLKB)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i/CLKB
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[7].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i/CLKB
  Location pin: RAMB16_X1Y4.CLKB
  Clock network: ila0_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/
tap<7>"         MAXDELAY = 0.4 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.398ns.
--------------------------------------------------------------------------------
Slack:                  0.002ns ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/tap<7>
Report:    0.398ns delay meets   0.400ns timing constraint by 0.002ns
From                              To                                Delay(ns)
SLICE_X29Y23.X                    SLICE_X28Y20.G2                       0.398  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/
tap<15>"         MAXDELAY = 0.4 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.398ns.
--------------------------------------------------------------------------------
Slack:                  0.002ns ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/tap<15>
Report:    0.398ns delay meets   0.400ns timing constraint by 0.002ns
From                              To                                Delay(ns)
SLICE_X29Y21.X                    SLICE_X28Y18.G2                       0.398  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/
tap<23>"         MAXDELAY = 0.4 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.398ns.
--------------------------------------------------------------------------------
Slack:                  0.002ns ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/tap<23>
Report:    0.398ns delay meets   0.400ns timing constraint by 0.002ns
From                              To                                Delay(ns)
SLICE_X29Y19.X                    SLICE_X28Y16.G2                       0.398  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col0/delay5"         MAXDELAY = 0.17 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.155ns.
--------------------------------------------------------------------------------
Slack:                  0.015ns ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay5
Report:    0.155ns delay meets   0.170ns timing constraint by 0.015ns
From                              To                                Delay(ns)
SLICE_X3Y55.Y                     SLICE_X2Y55.F1                        0.155  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ddr_mgr_main_inst/u_mem_controller/top_00/dqs_int_delay_in<0>" MAXDELAY =      
   0.46 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.555ns.
--------------------------------------------------------------------------------
Slack:                  -0.095ns ddr_mgr_main_inst/u_mem_controller/top_00/dqs_int_delay_in<0>
Error:      0.555ns delay exceeds   0.460ns timing constraint by 0.095ns
From                              To                                Delay(ns)
K3.I                              SLICE_X3Y54.G2                        0.498  
K3.I                              SLICE_X1Y54.G3                        0.498  
K3.I                              SLICE_X3Y55.G1                        0.555  
K3.I                              SLICE_X1Y55.G3                        0.498  
K3.I                              SLICE_X0Y54.F3                        0.425  
K3.I                              SLICE_X0Y54.G3                        0.484  
K3.I                              SLICE_X0Y55.F3                        0.425  
K3.I                              SLICE_X0Y55.G3                        0.484  
K3.I                              SLICE_X2Y54.F4                        0.429  
K3.I                              SLICE_X2Y54.G3                        0.437  
K3.I                              SLICE_X2Y55.F4                        0.429  
K3.I                              SLICE_X2Y55.G3                        0.437  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col0/delay3"         MAXDELAY = 0.17 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.121ns.
--------------------------------------------------------------------------------
Slack:                  0.049ns ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay3
Report:    0.121ns delay meets   0.170ns timing constraint by 0.049ns
From                              To                                Delay(ns)
SLICE_X3Y54.Y                     SLICE_X2Y55.G2                        0.121  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col0/delay4"         MAXDELAY = 0.17 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.105ns.
--------------------------------------------------------------------------------
Slack:                  0.065ns ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay4
Report:    0.105ns delay meets   0.170ns timing constraint by 0.065ns
From                              To                                Delay(ns)
SLICE_X2Y55.Y                     SLICE_X3Y55.G2                        0.105  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col0/delay1"         MAXDELAY = 0.17 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.165ns.
--------------------------------------------------------------------------------
Slack:                  0.005ns ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay1
Report:    0.165ns delay meets   0.170ns timing constraint by 0.005ns
From                              To                                Delay(ns)
SLICE_X2Y54.X                     SLICE_X2Y54.G1                        0.165  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col0/delay2"         MAXDELAY = 0.17 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.186ns.
--------------------------------------------------------------------------------
Slack:                  -0.016ns ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay2
Error:      0.186ns delay exceeds   0.170ns timing constraint by 0.016ns
From                              To                                Delay(ns)
SLICE_X2Y54.Y                     SLICE_X3Y54.G1                        0.186  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col1/delay5"         MAXDELAY = 0.17 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.155ns.
--------------------------------------------------------------------------------
Slack:                  0.015ns ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5
Report:    0.155ns delay meets   0.170ns timing constraint by 0.015ns
From                              To                                Delay(ns)
SLICE_X1Y55.Y                     SLICE_X0Y55.F1                        0.155  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col1/delay3"         MAXDELAY = 0.17 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.121ns.
--------------------------------------------------------------------------------
Slack:                  0.049ns ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3
Report:    0.121ns delay meets   0.170ns timing constraint by 0.049ns
From                              To                                Delay(ns)
SLICE_X1Y54.Y                     SLICE_X0Y55.G2                        0.121  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col1/delay4"         MAXDELAY = 0.17 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.105ns.
--------------------------------------------------------------------------------
Slack:                  0.065ns ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4
Report:    0.105ns delay meets   0.170ns timing constraint by 0.065ns
From                              To                                Delay(ns)
SLICE_X0Y55.Y                     SLICE_X1Y55.G2                        0.105  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col1/delay1"         MAXDELAY = 0.17 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.165ns.
--------------------------------------------------------------------------------
Slack:                  0.005ns ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1
Report:    0.165ns delay meets   0.170ns timing constraint by 0.005ns
From                              To                                Delay(ns)
SLICE_X0Y54.X                     SLICE_X0Y54.G1                        0.165  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/
gen_delay[0].dqs_delay_col1/delay2"         MAXDELAY = 0.17 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.186ns.
--------------------------------------------------------------------------------
Slack:                  -0.016ns ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2
Error:      0.186ns delay exceeds   0.170ns timing constraint by 0.016ns
From                              To                                Delay(ns)
SLICE_X0Y54.Y                     SLICE_X1Y54.G1                        0.186  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col0/delay5"         MAXDELAY = 0.17 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.155ns.
--------------------------------------------------------------------------------
Slack:                  0.015ns ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay5
Report:    0.155ns delay meets   0.170ns timing constraint by 0.015ns
From                              To                                Delay(ns)
SLICE_X3Y75.Y                     SLICE_X2Y75.F1                        0.155  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"ddr_mgr_main_inst/u_mem_controller/top_00/dqs_int_delay_in<1>" MAXDELAY =      
   0.46 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.541ns.
--------------------------------------------------------------------------------
Slack:                  -0.081ns ddr_mgr_main_inst/u_mem_controller/top_00/dqs_int_delay_in<1>
Error:      0.541ns delay exceeds   0.460ns timing constraint by 0.081ns
From                              To                                Delay(ns)
K6.I                              SLICE_X3Y75.G1                        0.541  
K6.I                              SLICE_X1Y75.G3                        0.472  
K6.I                              SLICE_X3Y74.G2                        0.485  
K6.I                              SLICE_X1Y74.G3                        0.472  
K6.I                              SLICE_X0Y74.F3                        0.412  
K6.I                              SLICE_X0Y74.G3                        0.413  
K6.I                              SLICE_X0Y75.F3                        0.412  
K6.I                              SLICE_X0Y75.G4                        0.451  
K6.I                              SLICE_X2Y74.F4                        0.415  
K6.I                              SLICE_X2Y74.G3                        0.424  
K6.I                              SLICE_X2Y75.F4                        0.415  
K6.I                              SLICE_X2Y75.G3                        0.424  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col0/delay3"         MAXDELAY = 0.17 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.121ns.
--------------------------------------------------------------------------------
Slack:                  0.049ns ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay3
Report:    0.121ns delay meets   0.170ns timing constraint by 0.049ns
From                              To                                Delay(ns)
SLICE_X3Y74.Y                     SLICE_X2Y75.G2                        0.121  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col0/delay4"         MAXDELAY = 0.17 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.105ns.
--------------------------------------------------------------------------------
Slack:                  0.065ns ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay4
Report:    0.105ns delay meets   0.170ns timing constraint by 0.065ns
From                              To                                Delay(ns)
SLICE_X2Y75.Y                     SLICE_X3Y75.G2                        0.105  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col0/delay1"         MAXDELAY = 0.17 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.165ns.
--------------------------------------------------------------------------------
Slack:                  0.005ns ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay1
Report:    0.165ns delay meets   0.170ns timing constraint by 0.005ns
From                              To                                Delay(ns)
SLICE_X2Y74.X                     SLICE_X2Y74.G1                        0.165  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col0/delay2"         MAXDELAY = 0.17 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.186ns.
--------------------------------------------------------------------------------
Slack:                  -0.016ns ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay2
Error:      0.186ns delay exceeds   0.170ns timing constraint by 0.016ns
From                              To                                Delay(ns)
SLICE_X2Y74.Y                     SLICE_X3Y74.G1                        0.186  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col1/delay5"         MAXDELAY = 0.17 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.155ns.
--------------------------------------------------------------------------------
Slack:                  0.015ns ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay5
Report:    0.155ns delay meets   0.170ns timing constraint by 0.015ns
From                              To                                Delay(ns)
SLICE_X1Y75.Y                     SLICE_X0Y75.F1                        0.155  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col1/delay3"         MAXDELAY = 0.17 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.121ns.
--------------------------------------------------------------------------------
Slack:                  0.049ns ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay3
Report:    0.121ns delay meets   0.170ns timing constraint by 0.049ns
From                              To                                Delay(ns)
SLICE_X1Y74.Y                     SLICE_X0Y75.G2                        0.121  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col1/delay4"         MAXDELAY = 0.17 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.105ns.
--------------------------------------------------------------------------------
Slack:                  0.065ns ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay4
Report:    0.105ns delay meets   0.170ns timing constraint by 0.065ns
From                              To                                Delay(ns)
SLICE_X0Y75.Y                     SLICE_X1Y75.G2                        0.105  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col1/delay1"         MAXDELAY = 0.17 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.165ns.
--------------------------------------------------------------------------------
Slack:                  0.005ns ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay1
Report:    0.165ns delay meets   0.170ns timing constraint by 0.005ns
From                              To                                Delay(ns)
SLICE_X0Y74.X                     SLICE_X0Y74.G1                        0.165  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/
gen_delay[1].dqs_delay_col1/delay2"         MAXDELAY = 0.17 ns;

 1 net analyzed, 1 failing net detected.
 1 timing error detected.
 Maximum net delay is   0.186ns.
--------------------------------------------------------------------------------
Slack:                  -0.016ns ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay2
Error:      0.186ns delay exceeds   0.170ns timing constraint by 0.016ns
From                              To                                Delay(ns)
SLICE_X0Y74.Y                     SLICE_X1Y74.G1                        0.186  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X44Y73.F2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.779ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.779ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y78.YQ      Tcklo                 0.705   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X49Y77.G3      net (fanout=2)        0.701   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X49Y77.Y       Tilo                  0.648   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_SW2
    SLICE_X49Y77.F4      net (fanout=1)        0.044   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_SW2/O
    SLICE_X49Y77.X       Tilo                  0.643   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X43Y70.G3      net (fanout=1)        0.919   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X43Y70.X       Tif5x                 0.924   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X44Y73.F2      net (fanout=1)        0.393   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X44Y73.CLK     Tfck                  0.802   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.779ns (3.722ns logic, 2.057ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X52Y78.BY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.695ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.695ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y78.YQ      Tcklo                 0.705   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X53Y78.G2      net (fanout=2)        0.495   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X53Y78.Y       Tilo                  0.648   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X52Y78.BY      net (fanout=1)        0.461   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X52Y78.CLK     Tdick                 0.386   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.695ns (1.739ns logic, 0.956ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X53Y78.G2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.927ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.927ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y78.YQ      Tcklo                 0.705   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X53Y78.G2      net (fanout=2)        0.495   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X53Y78.CLK     Tgck                  0.727   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.927ns (1.432ns logic, 0.495ns route)
                                                       (74.3% logic, 25.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X53Y78.G2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.430ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.430ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y78.YQ      Tcklo                 0.564   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X53Y78.G2      net (fanout=2)        0.396   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X53Y78.CLK     Tckg        (-Th)    -0.470   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.430ns (1.034ns logic, 0.396ns route)
                                                       (72.3% logic, 27.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X52Y78.BY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.020ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.020ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y78.YQ      Tcklo                 0.564   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X53Y78.G2      net (fanout=2)        0.396   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X53Y78.Y       Tilo                  0.518   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X52Y78.BY      net (fanout=1)        0.369   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X52Y78.CLK     Tckdi       (-Th)    -0.173   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.020ns (1.255ns logic, 0.765ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X44Y73.F2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      4.486ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.486ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y78.YQ      Tcklo                 0.564   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X49Y77.G3      net (fanout=2)        0.561   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X49Y77.Y       Tilo                  0.518   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_SW2
    SLICE_X49Y77.F4      net (fanout=1)        0.035   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_SW2/O
    SLICE_X49Y77.X       Tilo                  0.514   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X43Y70.G3      net (fanout=1)        0.735   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X43Y70.X       Tif5x                 0.739   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X44Y73.F2      net (fanout=1)        0.315   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X44Y73.CLK     Tckf        (-Th)    -0.505   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.486ns (2.840ns logic, 1.646ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X51Y78.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.751ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.751ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y80.XQ      Tcko                  0.631   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X43Y76.F2      net (fanout=10)       2.184   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X43Y76.X       Tilo                  0.643   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X43Y74.G3      net (fanout=1)        0.352   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X43Y74.Y       Tilo                  0.648   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X51Y78.CLK     net (fanout=4)        1.293   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.751ns (1.922ns logic, 3.829ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.636ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.636ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y83.YQ      Tcko                  0.676   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X55Y82.F1      net (fanout=2)        0.519   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X55Y82.X       Tilo                  0.643   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X43Y74.G1      net (fanout=10)       1.857   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X43Y74.Y       Tilo                  0.648   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X51Y78.CLK     net (fanout=4)        1.293   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.636ns (1.967ns logic, 3.669ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.605ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.605ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y80.XQ      Tcko                  0.591   U_icon_pro/U0/U_ICON/iCORE_ID<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X50Y80.G3      net (fanout=5)        1.036   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X50Y80.Y       Tilo                  0.707   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<15>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X43Y74.G2      net (fanout=10)       1.330   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X43Y74.Y       Tilo                  0.648   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X51Y78.CLK     net (fanout=4)        1.293   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.605ns (1.946ns logic, 3.659ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.702ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X59Y89.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.702ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y89.YQ      Tcko                  0.580   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X59Y89.BY      net (fanout=7)        0.808   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X59Y89.CLK     Tdick                 0.314   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.702ns (0.894ns logic, 0.808ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X59Y89.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.251ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.251ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y89.YQ      Tcko                  0.464   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X59Y89.BY      net (fanout=7)        0.647   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X59Y89.CLK     Tckdi       (-Th)    -0.140   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.251ns (0.604ns logic, 0.647ns route)
                                                       (48.3% logic, 51.7% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clk_50m_in
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk_50m_in                     |     20.000ns|      6.000ns|     19.680ns|            0|            0|            0|        13257|
| clock_gen_inst/CLKFX_BUF      |     13.333ns|     13.120ns|          N/A|            0|            0|        13257|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for mem_clk_s
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|mem_clk_s                      |      7.519ns|      4.800ns|     11.740ns|            0|          207|            0|         6710|
| ddr_mgr_main_inst/u_mem_contro|      7.519ns|      7.433ns|          N/A|            0|            0|         3688|            0|
| ller/infrastructure_top0/clk_d|             |             |             |             |             |             |             |
| cm0/clk0dcm                   |             |             |             |             |             |             |             |
| ddr_mgr_main_inst/u_mem_contro|      7.519ns|      7.323ns|          N/A|            0|            0|         1263|            0|
| ller/infrastructure_top0/clk_d|             |             |             |             |             |             |             |
| cm0/clk90dcm                  |             |             |             |             |             |             |             |
| ddr_mgr_main_inst/u_mem_contro|      7.519ns|      3.999ns|          N/A|            0|            0|            0|            0|
| ller/infrastructure_top0/clk_d|             |             |             |             |             |             |             |
| cm0/clk180dcm                 |             |             |             |             |             |             |             |
| ddr_mgr_main_inst/u_mem_contro|      3.759ns|      5.870ns|          N/A|          207|            0|         1759|            0|
| ller/infrastructure_top0/clk_d|             |             |             |             |             |             |             |
| cm0/clk2x                     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

7 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_50M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_50M        |   13.120|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_AUX
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_AUX        |    7.433|    5.172|    3.132|    7.250|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 213  Score: 78719  (Setup/Max: 78719, Hold: 0)

Constraints cover 19982 paths, 25 nets, and 6092 connections

Design statistics:
   Minimum period:  13.120ns{1}   (Maximum frequency:  76.220MHz)
   Maximum path delay from/to any node:   1.702ns
   Maximum net delay:   0.555ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jan 12 19:04:29 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 226 MB



