Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: CHIA_10XUNG_ENA1HZ_ENA1MHZ.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CHIA_10XUNG_ENA1HZ_ENA1MHZ.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CHIA_10XUNG_ENA1HZ_ENA1MHZ"
Output Format                      : NGC
Target Device                      : xa3s500e-4-pqg208

---- Source Options
Top Module Name                    : CHIA_10XUNG_ENA1HZ_ENA1MHZ
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Admin/Documents/TT-HDL-N7-S2/BAI_413_CHIA_10XUNG_ENA1HZ_ENA1MHZ/CHIA_10ENA.vhd" in Library work.
Entity <CHIA_10ENA> compiled.
Entity <CHIA_10ENA> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Admin/Documents/TT-HDL-N7-S2/BAI_413_CHIA_10XUNG_ENA1HZ_ENA1MHZ/CHIA_10XUNG_ENA1HZ_ENA1MHZ.vhd" in Library work.
Entity <CHIA_10XUNG_ENA1HZ_ENA1MHZ> compiled.
Entity <CHIA_10XUNG_ENA1HZ_ENA1MHZ> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <CHIA_10XUNG_ENA1HZ_ENA1MHZ> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <CHIA_10ENA> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <CHIA_10XUNG_ENA1HZ_ENA1MHZ> in library <work> (Architecture <Behavioral>).
Entity <CHIA_10XUNG_ENA1HZ_ENA1MHZ> analyzed. Unit <CHIA_10XUNG_ENA1HZ_ENA1MHZ> generated.

Analyzing Entity <CHIA_10ENA> in library <work> (Architecture <Behavioral>).
Entity <CHIA_10ENA> analyzed. Unit <CHIA_10ENA> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <CHIA_10ENA>.
    Related source file is "C:/Users/Admin/Documents/TT-HDL-N7-S2/BAI_413_CHIA_10XUNG_ENA1HZ_ENA1MHZ/CHIA_10ENA.vhd".
    Found 19-bit adder for signal <D100HZ_NEXT$addsub0000> created at line 43.
    Found 19-bit register for signal <D100HZ_REG>.
    Found 23-bit adder for signal <D10HZ_NEXT$addsub0000> created at line 47.
    Found 23-bit register for signal <D10HZ_REG>.
    Found 26-bit adder for signal <D1HZ_NEXT$addsub0000> created at line 50.
    Found 26-bit register for signal <D1HZ_REG>.
    Found 16-bit adder for signal <D1KHZ_NEXT$addsub0000> created at line 42.
    Found 16-bit register for signal <D1KHZ_REG>.
    Found 6-bit adder for signal <D1MHZ_NEXT$addsub0000> created at line 41.
    Found 6-bit register for signal <D1MHZ_REG>.
    Found 22-bit adder for signal <D20HZ_NEXT$addsub0000> created at line 46.
    Found 22-bit register for signal <D20HZ_REG>.
    Found 21-bit adder for signal <D25HZ_NEXT$addsub0000> created at line 45.
    Found 21-bit register for signal <D25HZ_REG>.
    Found 25-bit adder for signal <D2HZ_NEXT$addsub0000> created at line 49.
    Found 25-bit register for signal <D2HZ_REG>.
    Found 20-bit adder for signal <D50HZ_NEXT$addsub0000> created at line 44.
    Found 20-bit register for signal <D50HZ_REG>.
    Found 24-bit adder for signal <D5HZ_NEXT$addsub0000> created at line 48.
    Found 24-bit register for signal <D5HZ_REG>.
    Summary:
	inferred 202 D-type flip-flop(s).
	inferred  10 Adder/Subtractor(s).
Unit <CHIA_10ENA> synthesized.


Synthesizing Unit <CHIA_10XUNG_ENA1HZ_ENA1MHZ>.
    Related source file is "C:/Users/Admin/Documents/TT-HDL-N7-S2/BAI_413_CHIA_10XUNG_ENA1HZ_ENA1MHZ/CHIA_10XUNG_ENA1HZ_ENA1MHZ.vhd".
Unit <CHIA_10XUNG_ENA1HZ_ENA1MHZ> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 10
 16-bit adder                                          : 1
 19-bit adder                                          : 1
 20-bit adder                                          : 1
 21-bit adder                                          : 1
 22-bit adder                                          : 1
 23-bit adder                                          : 1
 24-bit adder                                          : 1
 25-bit adder                                          : 1
 26-bit adder                                          : 1
 6-bit adder                                           : 1
# Registers                                            : 10
 16-bit register                                       : 1
 19-bit register                                       : 1
 20-bit register                                       : 1
 21-bit register                                       : 1
 22-bit register                                       : 1
 23-bit register                                       : 1
 24-bit register                                       : 1
 25-bit register                                       : 1
 26-bit register                                       : 1
 6-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 10
 16-bit adder                                          : 1
 19-bit adder                                          : 1
 20-bit adder                                          : 1
 21-bit adder                                          : 1
 22-bit adder                                          : 1
 23-bit adder                                          : 1
 24-bit adder                                          : 1
 25-bit adder                                          : 1
 26-bit adder                                          : 1
 6-bit adder                                           : 1
# Registers                                            : 202
 Flip-Flops                                            : 202

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <CHIA_10XUNG_ENA1HZ_ENA1MHZ> ...

Optimizing unit <CHIA_10ENA> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CHIA_10XUNG_ENA1HZ_ENA1MHZ, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 202
 Flip-Flops                                            : 202

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : CHIA_10XUNG_ENA1HZ_ENA1MHZ.ngr
Top Level Output File Name         : CHIA_10XUNG_ENA1HZ_ENA1MHZ
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 11

Cell Usage :
# BELS                             : 690
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 187
#      LUT2                        : 6
#      LUT3                        : 14
#      LUT3_D                      : 2
#      LUT3_L                      : 1
#      LUT4                        : 77
#      LUT4_D                      : 5
#      LUT4_L                      : 4
#      MUXCY                       : 187
#      VCC                         : 1
#      XORCY                       : 196
# FlipFlops/Latches                : 202
#      FD_1                        : 1
#      FDR_1                       : 192
#      FDS_1                       : 9
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      OBUF                        : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : xa3s500epqg208-4 

 Number of Slices:                      166  out of   4656     3%  
 Number of Slice Flip Flops:            202  out of   9312     2%  
 Number of 4 input LUTs:                305  out of   9312     3%  
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    158     6%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CKHT                               | BUFGP                  | 202   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.438ns (Maximum Frequency: 155.328MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 8.207ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CKHT'
  Clock period: 6.438ns (frequency: 155.328MHz)
  Total number of paths / destination ports: 6665 / 402
-------------------------------------------------------------------------
Delay:               6.438ns (Levels of Logic = 3)
  Source:            IC/D5HZ_REG_19 (FF)
  Destination:       IC/D5HZ_REG_23 (FF)
  Source Clock:      CKHT falling
  Destination Clock: CKHT falling

  Data Path: IC/D5HZ_REG_19 to IC/D5HZ_REG_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR_1:C->Q            2   0.591   0.622  IC/D5HZ_REG_19 (IC/D5HZ_REG_19)
     LUT4:I0->O            1   0.704   0.499  IC/D5HZ_NEXT_cmp_eq0000123 (IC/D5HZ_NEXT_cmp_eq0000123)
     LUT3:I1->O            2   0.704   0.451  IC/D5HZ_NEXT_cmp_eq0000149 (IC/N3)
     LUT4:I3->O           24   0.704   1.252  IC/D5HZ_NEXT_cmp_eq000063 (IC/D5HZ_NEXT_cmp_eq0000)
     FDR_1:R                   0.911          IC/D5HZ_REG_23
    ----------------------------------------
    Total                      6.438ns (3.614ns logic, 2.824ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CKHT'
  Total number of paths / destination ports: 202 / 10
-------------------------------------------------------------------------
Offset:              8.207ns (Levels of Logic = 4)
  Source:            IC/D100HZ_REG_17 (FF)
  Destination:       LED<7> (PAD)
  Source Clock:      CKHT falling

  Data Path: IC/D100HZ_REG_17 to LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR_1:C->Q            2   0.591   0.622  IC/D100HZ_REG_17 (IC/D100HZ_REG_17)
     LUT3:I0->O            1   0.704   0.595  IC/D100HZ_NEXT_cmp_eq0000141 (IC/D100HZ_NEXT_cmp_eq0000141)
     LUT3_D:I0->O          1   0.704   0.595  IC/D100HZ_NEXT_cmp_eq0000140 (IC/N6)
     LUT3:I0->O            1   0.704   0.420  IC/ENA100HZ_cmp_eq000034 (LED_7_OBUF)
     OBUF:I->O                 3.272          LED_7_OBUF (LED<7>)
    ----------------------------------------
    Total                      8.207ns (5.975ns logic, 2.232ns route)
                                       (72.8% logic, 27.2% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.75 secs
 
--> 

Total memory usage is 4521392 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

