
*** Running vivado
    with args -log RV32I_SoC.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RV32I_SoC.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source RV32I_SoC.tcl -notrace
Command: synth_design -top RV32I_SoC -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19528 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 388.332 ; gain = 98.988
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RV32I_SoC' [C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/new/RV32I_SoC.v:23]
INFO: [Synth 8-6157] synthesizing module 'ram_2port_2048x32' [C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.runs/synth_1/.Xil/Vivado-7652-hmh/realtime/ram_2port_2048x32_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ram_2port_2048x32' (1#1) [C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.runs/synth_1/.Xil/Vivado-7652-hmh/realtime/ram_2port_2048x32_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.runs/synth_1/.Xil/Vivado-7652-hmh/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (2#1) [C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.runs/synth_1/.Xil/Vivado-7652-hmh/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'rv32i_cpu' [C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/new/rv32i_cpu.v:11]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/new/regfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (3#1) [C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/new/regfile.v:1]
WARNING: [Synth 8-151] case item 7'b0110111 is unreachable [C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/new/rv32i_cpu.v:71]
WARNING: [Synth 8-151] case item 10'b0000000101 is unreachable [C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/new/rv32i_cpu.v:73]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/new/alu.v:12]
INFO: [Synth 8-6157] synthesizing module 'RippleAdder' [C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/new/RippleAdder.v:2]
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/new/FullAdder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (4#1) [C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/new/FullAdder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RippleAdder' (5#1) [C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/new/RippleAdder.v:2]
INFO: [Synth 8-6155] done synthesizing module 'alu' (6#1) [C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/new/alu.v:12]
INFO: [Synth 8-6155] done synthesizing module 'rv32i_cpu' (7#1) [C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/new/rv32i_cpu.v:11]
INFO: [Synth 8-6157] synthesizing module 'Addr_Decoder' [C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/new/Addr_Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Addr_Decoder' (8#1) [C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/new/Addr_Decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'GPIO' [C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/new/GPIO.v:23]
WARNING: [Synth 8-3848] Net DataOut in module/entity GPIO does not have driver. [C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/new/GPIO.v:31]
INFO: [Synth 8-6155] done synthesizing module 'GPIO' (9#1) [C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/new/GPIO.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'Addr' does not match port width (12) of module 'GPIO' [C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/new/RV32I_SoC.v:97]
INFO: [Synth 8-6155] done synthesizing module 'RV32I_SoC' (10#1) [C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/new/RV32I_SoC.v:23]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataOut[31]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataOut[30]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataOut[29]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataOut[28]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataOut[27]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataOut[26]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataOut[25]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataOut[24]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataOut[23]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataOut[22]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataOut[21]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataOut[20]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataOut[19]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataOut[18]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataOut[17]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataOut[16]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataOut[15]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataOut[14]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataOut[13]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataOut[12]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataOut[11]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataOut[10]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataOut[9]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataOut[8]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataOut[7]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataOut[6]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataOut[5]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataOut[4]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataOut[3]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataOut[2]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataOut[1]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataOut[0]
WARNING: [Synth 8-3331] design GPIO has unconnected port REN
WARNING: [Synth 8-3331] design GPIO has unconnected port DataIn[31]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataIn[30]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataIn[29]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataIn[28]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataIn[27]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataIn[26]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataIn[25]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataIn[24]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataIn[23]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataIn[22]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataIn[21]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataIn[20]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataIn[19]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataIn[18]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataIn[17]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataIn[16]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataIn[15]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataIn[14]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataIn[13]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataIn[12]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataIn[11]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataIn[10]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataIn[9]
WARNING: [Synth 8-3331] design GPIO has unconnected port DataIn[8]
WARNING: [Synth 8-3331] design Addr_Decoder has unconnected port addr[11]
WARNING: [Synth 8-3331] design Addr_Decoder has unconnected port addr[10]
WARNING: [Synth 8-3331] design Addr_Decoder has unconnected port addr[9]
WARNING: [Synth 8-3331] design Addr_Decoder has unconnected port addr[8]
WARNING: [Synth 8-3331] design Addr_Decoder has unconnected port addr[7]
WARNING: [Synth 8-3331] design Addr_Decoder has unconnected port addr[6]
WARNING: [Synth 8-3331] design Addr_Decoder has unconnected port addr[5]
WARNING: [Synth 8-3331] design Addr_Decoder has unconnected port addr[4]
WARNING: [Synth 8-3331] design Addr_Decoder has unconnected port addr[3]
WARNING: [Synth 8-3331] design Addr_Decoder has unconnected port addr[2]
WARNING: [Synth 8-3331] design Addr_Decoder has unconnected port addr[1]
WARNING: [Synth 8-3331] design Addr_Decoder has unconnected port addr[0]
WARNING: [Synth 8-3331] design rv32i_cpu has unconnected port MemRdata[31]
WARNING: [Synth 8-3331] design rv32i_cpu has unconnected port MemRdata[30]
WARNING: [Synth 8-3331] design rv32i_cpu has unconnected port MemRdata[29]
WARNING: [Synth 8-3331] design rv32i_cpu has unconnected port MemRdata[28]
WARNING: [Synth 8-3331] design rv32i_cpu has unconnected port MemRdata[27]
WARNING: [Synth 8-3331] design rv32i_cpu has unconnected port MemRdata[26]
WARNING: [Synth 8-3331] design rv32i_cpu has unconnected port MemRdata[25]
WARNING: [Synth 8-3331] design rv32i_cpu has unconnected port MemRdata[24]
WARNING: [Synth 8-3331] design rv32i_cpu has unconnected port MemRdata[23]
WARNING: [Synth 8-3331] design rv32i_cpu has unconnected port MemRdata[22]
WARNING: [Synth 8-3331] design rv32i_cpu has unconnected port MemRdata[21]
WARNING: [Synth 8-3331] design rv32i_cpu has unconnected port MemRdata[20]
WARNING: [Synth 8-3331] design rv32i_cpu has unconnected port MemRdata[19]
WARNING: [Synth 8-3331] design rv32i_cpu has unconnected port MemRdata[18]
WARNING: [Synth 8-3331] design rv32i_cpu has unconnected port MemRdata[17]
WARNING: [Synth 8-3331] design rv32i_cpu has unconnected port MemRdata[16]
WARNING: [Synth 8-3331] design rv32i_cpu has unconnected port MemRdata[15]
WARNING: [Synth 8-3331] design rv32i_cpu has unconnected port MemRdata[14]
WARNING: [Synth 8-3331] design rv32i_cpu has unconnected port MemRdata[13]
WARNING: [Synth 8-3331] design rv32i_cpu has unconnected port MemRdata[12]
WARNING: [Synth 8-3331] design rv32i_cpu has unconnected port MemRdata[11]
WARNING: [Synth 8-3331] design rv32i_cpu has unconnected port MemRdata[10]
WARNING: [Synth 8-3331] design rv32i_cpu has unconnected port MemRdata[9]
WARNING: [Synth 8-3331] design rv32i_cpu has unconnected port MemRdata[8]
WARNING: [Synth 8-3331] design rv32i_cpu has unconnected port MemRdata[7]
WARNING: [Synth 8-3331] design rv32i_cpu has unconnected port MemRdata[6]
WARNING: [Synth 8-3331] design rv32i_cpu has unconnected port MemRdata[5]
WARNING: [Synth 8-3331] design rv32i_cpu has unconnected port MemRdata[4]
WARNING: [Synth 8-3331] design rv32i_cpu has unconnected port MemRdata[3]
WARNING: [Synth 8-3331] design rv32i_cpu has unconnected port MemRdata[2]
WARNING: [Synth 8-3331] design rv32i_cpu has unconnected port MemRdata[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 443.574 ; gain = 154.230
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 443.574 ; gain = 154.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 443.574 ; gain = 154.230
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32/ram_2port_2048x32_in_context.xdc] for cell 'iMEM'
Finished Parsing XDC File [c:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/ip/ram_2port_2048x32/ram_2port_2048x32/ram_2port_2048x32_in_context.xdc] for cell 'iMEM'
Parsing XDC File [c:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'iPLL'
Finished Parsing XDC File [c:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'iPLL'
Parsing XDC File [C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/new/RV32I_SoC.xdc]
Finished Parsing XDC File [C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/new/RV32I_SoC.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/new/RV32I_SoC.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/RV32I_SoC_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/RV32I_SoC_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 813.582 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 813.582 ; gain = 524.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 813.582 ; gain = 524.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100mhz. (constraint file  c:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100mhz. (constraint file  c:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for iMEM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iPLL. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 813.582 ; gain = 524.238
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/new/alu.v:28]
INFO: [Synth 8-5546] ROM "memwrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lui" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regwrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alusrc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alucontrol" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cs_mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cs_mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "LEDS" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'tempB_reg' [C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/new/alu.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'tempA_reg' [C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/new/alu.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'cs_mem_reg' [C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/new/Addr_Decoder.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'cs_gpio_reg' [C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.srcs/sources_1/new/Addr_Decoder.v:54]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 813.582 ; gain = 524.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 65    
+---Registers : 
	               32 Bit    Registers := 31    
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   9 Input     32 Bit        Muxes := 1     
	  11 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 2     
	   9 Input      5 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 31    
	  11 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RV32I_SoC 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 31    
+---Muxes : 
	  32 Input      1 Bit        Muxes := 31    
Module FullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   9 Input     32 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 2     
Module rv32i_cpu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	  11 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 2     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 4     
Module Addr_Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module GPIO 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "iCPU/alusrc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iCPU/alucontrol" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iDec/cs_mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iDec/cs_mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iGPIO/LEDS" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:28 . Memory (MB): peak = 813.582 ; gain = 524.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'iPLL/clk0' to pin 'iPLL/bbstub_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'iPLL/clk180' to pin 'iPLL/bbstub_clk180/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'iPLL/clk90' to pin 'iPLL/bbstub_clk90/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:18 ; elapsed = 00:01:40 . Memory (MB): peak = 813.582 ; gain = 524.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:41 . Memory (MB): peak = 813.582 ; gain = 524.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:25 ; elapsed = 00:01:49 . Memory (MB): peak = 848.391 ; gain = 559.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:26 ; elapsed = 00:01:50 . Memory (MB): peak = 848.391 ; gain = 559.047
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:26 ; elapsed = 00:01:50 . Memory (MB): peak = 848.391 ; gain = 559.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:26 ; elapsed = 00:01:51 . Memory (MB): peak = 848.391 ; gain = 559.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:26 ; elapsed = 00:01:51 . Memory (MB): peak = 848.391 ; gain = 559.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:26 ; elapsed = 00:01:51 . Memory (MB): peak = 848.391 ; gain = 559.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:26 ; elapsed = 00:01:51 . Memory (MB): peak = 848.391 ; gain = 559.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------+----------+
|      |BlackBox name     |Instances |
+------+------------------+----------+
|1     |ram_2port_2048x32 |         1|
|2     |clk_wiz_0         |         1|
+------+------------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |clk_wiz_0         |     1|
|2     |ram_2port_2048x32 |     1|
|3     |BUFG              |     2|
|4     |CARRY4            |    39|
|5     |LUT1              |    66|
|6     |LUT2              |   140|
|7     |LUT3              |   131|
|8     |LUT4              |    35|
|9     |LUT5              |   191|
|10    |LUT6              |   832|
|11    |MUXF7             |   258|
|12    |MUXF8             |    74|
|13    |FDCE              |    30|
|14    |FDPE              |     1|
|15    |FDRE              |  1043|
|16    |LD                |    64|
|17    |LDC               |     1|
|18    |LDP               |     1|
|19    |IBUF              |     1|
|20    |OBUF              |    22|
+------+------------------+------+

Report Instance Areas: 
+------+-----------------+-------------+------+
|      |Instance         |Module       |Cells |
+------+-----------------+-------------+------+
|1     |top              |             |  2999|
|2     |  iCPU           |rv32i_cpu    |  2791|
|3     |    alu_inst     |alu          |    80|
|4     |    regfile_inst |regfile      |  2696|
|5     |  iDec           |Addr_Decoder |     3|
|6     |  iGPIO          |GPIO         |    71|
+------+-----------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:26 ; elapsed = 00:01:51 . Memory (MB): peak = 848.391 ; gain = 559.047
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:15 ; elapsed = 00:01:39 . Memory (MB): peak = 848.391 ; gain = 189.039
Synthesis Optimization Complete : Time (s): cpu = 00:01:26 ; elapsed = 00:01:51 . Memory (MB): peak = 848.391 ; gain = 559.047
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 438 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'RV32I_SoC' is not ideal for floorplanning, since the cellview 'regfile' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 66 instances were transformed.
  LD => LDCE: 64 instances
  LDC => LDCE: 1 instances
  LDP => LDPE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:29 ; elapsed = 00:01:54 . Memory (MB): peak = 848.391 ; gain = 567.574
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/SoC/Lab12-RV32-Start/Lab12-RV32-Start2.runs/synth_1/RV32I_SoC.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RV32I_SoC_utilization_synth.rpt -pb RV32I_SoC_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.067 . Memory (MB): peak = 848.391 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jun  2 21:30:58 2023...
