// Seed: 1735426306
module module_0;
  wire  id_1;
  wire  id_2;
  logic id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd62
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output reg id_4;
  output supply1 id_3;
  input logic [7:0] id_2;
  input wire _id_1;
  id_6 :
  assert property (@(1) -1 ==? id_2[-1 : id_1])
  else begin : LABEL_0
    $signed(43);
    ;
    id_4 <= 1;
  end
  module_0 modCall_1 ();
  logic id_7;
  assign id_4 = id_7;
  assign id_3 = "" == -1;
  buf primCall (id_3, id_6);
endmodule
