{"vcs1":{"timestamp_begin":1677971203.460472753, "rt":0.39, "ut":0.15, "st":0.11}}
{"vcselab":{"timestamp_begin":1677971203.902581682, "rt":0.42, "ut":0.22, "st":0.09}}
{"link":{"timestamp_begin":1677971204.373977014, "rt":0.20, "ut":0.07, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677971203.166705679}
{"VCS_COMP_START_TIME": 1677971203.166705679}
{"VCS_COMP_END_TIME": 1677971204.636007031}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338148}}
{"stitch_vcselab": {"peak_mem": 238984}}
