Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Aug  1 17:15:11 2017
| Host         : ENB222-PC2 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              15 |            6 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |               4 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+--------------------------------------------------------+------------------+------------------+----------------+
|   Clock Signal   |                      Enable Signal                     | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+--------------------------------------------------------+------------------+------------------+----------------+
|  Clock_IBUF_BUFG | proc1_e/cache_ent/snp_req_fifo/Memory_reg[0][val]_0    |                  |                1 |              1 |
|  Clock_IBUF_BUFG | uart_entity/uart_unit/uart_tx_unit/s_reg[3]_i_1__0_n_0 | reset_IBUF       |                1 |              4 |
|  Clock_IBUF_BUFG |                                                        | reset_IBUF       |                6 |             15 |
+------------------+--------------------------------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 4      |                     1 |
| 15     |                     1 |
+--------+-----------------------+


