
<html>

<head>
    <meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
    <link rel="stylesheet" type="text/css" href="style.css" />
    <title>publication</title>
</head>

<body>
<h1 style="padding-left: 0.5em">Yuan Wen</h1><hr>
<table summary="Table for page layout." id="tlayout">
<tr valign="top">
  <td id="layout-menu">
    <div class="menu-item"><a href="index.html" class="current">Home</a></div>
    <div class="menu-item"><a href="publication.html">Publications</a></div>
    <div class="menu-item"><a href="service.html">Professional Activity</a></div>
  </td>

<td id="layout-content">

    <h1 style="margin-top: 0em">Publications</h1><br>


    <div>
        <ol>
          <li><p>
           <b>Yuan Wen</b>, David Gregg<br>
          <b>Exploiting Weight Redundancy in CNNs: Beyond Pruning and Quantization</b><br>
            <i>CoRR abs/2006.11967 2020</i><br>
    
          </p></li>

          <li><p>
          Qiang Jiao, Wei Hu, <b>Yuan Wen</b>, Yong Dong, Zhenhao Li, Yu Gan<br>
          <b>Design of A Convolutional Neural Network Instruction Set Based on RISC-V and Its Microarchitecture Implementation</b><br>
            <i>20th International Conference on Algorithms and Architectures for Parallel Processing (ICA3PP 2020)</i><br>
          </p></li>

          <li><p>
            Wei Hu, Yu Gan, <b>Yuan Wen</b>, Xiangyu Lv, Yonghao Wang, Xiao Zeng, Meikang Qiu<br>
            <b>An Improved Heterogeneous Dynamic List Schedule Algorithm</b><br>
            <i>20th International Conference on Algorithms and Architectures for Parallel Processing (ICA3PP 2020)</i><br>
          </p></li>

            <li><p>
              Wei Hu, Yu Gan, Xiangyu Lv, Yonghao Wang, <b>Yuan Wen</b><br>
              <b>A Improved List Scheduling Algorithm for Heterogeneous Computing Systems</b><br>
              <i>IEEE International Conference on Systems, Man, and Cybernetics (SMC 2020)</i><br>
            </p></li>

          <li><p>
            Jiayou Chen, Hong Guo, Wei Hu, Juanjuan He, Yonghao Wang, <b>Yuan Wen</b><br>
            <b>Research on Plant Disease Recognition Based on Deep Complementary Feature Classification Network</b><br>
            <i>IEEE International Conference on Systems, Man, and Cybernetics (SMC 2020)</i><br>
          </p></li>
          
          <li><p>
            <b>Yuan Wen</b>, Andrew Anderson, Valentin Radu, Michael O’Boyle, David Gregg<br>
            <b>TASO: Time and Space Optimization for Memory-Constrained DNN Inference</b><br>
            <i>32nd International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD 2020)</i><br>
          </p></li>
  
          <li><p>
            Valentin Radu,Kuba Kaszyk, <b>Yuan Wen</b>, Jack Turner, Jose Cano Reyes, Elliot Crowley, Bj¨orn Franke, Amos Storkey, Michael F.P. O’Boyle<br>
            <b>Performance Aware Convolutional Neural Network Channel Pruning for Embedded GPUs</b><br>
            <i>IEEE International Symposium on Workload Characterization (IISWC 2019)</i><br>
          </p></li>

          <li><p>
            <b>Yuan Wen</b>, Andrew Anderson, Valentin Radu, Michael F.P. O’Boyle, David Gregg<br>
            <b>Poster: Space and Time Optimal DNN Primitive Selection with Integer Linear Programming</b><br>
            <i>28th International Conference on Parallel Architectures and Compilation Techniques (PACT 2019)</i><br>
          </p></li>

          <li><p>
            Valentin Radu, <b>Yuan Wen</b><br>
            <b>Concurrent Deep Neural Network Tasks on Constrained Devices</b><br>
            <i>Wearable and Ubiquitous Systems Research Symposium (MobiUK 2019)</i><br>
          </p></li>

	  <li><p>
	  <b>Yuan Wen</b>, Michael F.P. O’Boyle, Christian Fensch<br>
	  <b>MaxPair: enhance OpenCL concurrent kernel execution by weighted maximum matching</b><br>
	  <i>In Proceedings of the 10th General Purpose GPUs (GPGPU 2018)<i></br>
  	  </p></li>

	  <li><p>
	  <b>Yuan Wen</b>, Michael F.P. O’Boyle<br> 
	  <b>Merge or Separate?: Multi-job Scheduling for OpenCL Kernels on CPU/GPU Platforms</b><br>
	  <i>the 10th General Purpose GPUs (GPGPU 2017)</i><br>
	  </p></li>

	  <li><p>
	  <b>Yuan Wen</b>, ZhengWang, Michael F.P. O’Boyle<br> 
	  <b>Smart Multi-Task Scheduling for OpenCL Programs on CPU/GPU Heterogeneous Platforms</b><br> 
	  <i>the 21st International Conference on High Performance Computing (HiPC 2014)</i><br>
	  </p></li>

	  <li><p>
	  <b>Yuan Wen</b>, Xingsheng Tang, Lihan Ju, Tianzhou Chen<br> 
	  <b>PeRex: A Power Efficient FPGA-based Architecture for Regular Expression Matching</b><br>
	  <i>the 7th of the International Conference on Green Computing and Communications (GreenCom 2011)</i><br>
	  </p></li>

	  <li><p>
	  Jie Yang, Like Yan, Lihan Ju, <b>Yuan Wen</b>, Shaobin Zhang, Tianzhou Chen<br> 
	  <b>Homogeneous NoC-based FPGA: The Foundation for Virtual FPGA</b><br> 
	  <i>the 10th Computer and Information Technology (CIT 2010)<br>
	  </p></li>

	  <li><p>
	  Like Yan, Binbin Wu, <b>Yuan Wen</b>, Shaobin Zhang, Tianzhou Chen<br>
	  <b>A Reconfigurable Processor Architecture Combining Multi-core and Reconfigurable Processing Unit</b><br> 
	  <i>the 10th Computer and Information Technology (CIT 2010)</i><br>
	  </p></li>

	  <li><p>
	  Like Yan, <b>Yuan Wen</b>, Tianzhou Chen
	  <b>Input-Driven Reconfiguration for Area and Performance Adaption of Reconfigurable Accelerators</b><br>
	  <i>the 13th Computational Science and Engineering (CSE2010)</i><br>
	  </p></li>

	  <li><p>
	  Like Yan, <b>Yuan Wen</b>, Man Cao, Tianzhou Chen, Degui Feng<br>
	  <b>Augmenting NoC with Naming Service for Slot-based Reconfigurable Devices on Chip</b><br>
	  <i>the 10th Computer and Information Technology (CIT 2010)</i><br>
	  </p></li>

	  <li><p>
	  Binbin Wu, Like Yan, <b>Yuan Wen</b>, Tianzhou Chen<br>
	  <b>Run-time configuration prefetching to reduce the overhead of dynamically reconfiguration</b><br>
	  <i>the 23rd SoC Conference (SoCC 2010)</i><br>
	  </p></li>

	  <li><p>
	  Yanteng Sun, Peng Li, Guochang Gu, <b>Yuan Wen</b>, Yuan Liu, Dong Liu<br>
	  <b>Accelerating HMMer on FPGAs using systolic array based architecture</b><br>
	  <i>IEEE International Symposium on Parallel and Distributed Processing (IPDPS 2009)</i><br>
	  </p></li>

	  <li><p>
	  Yanteng Sun, Peng Li, Guochang Gu, <b>Yuan Wen</b>, Yuan Liu, Dong Liu<br>
	  <b>HMMer acceleration using systolic array based reconfigurable architecture</b><br>
	  <i>the 17th International Symposium on Field Programmable Gate Arrays (FPGA 2009)</i><br>
	  </p></li>

        </ol>
    </div>




</td>
</tr>
</table>
</body>
</html>
