// SPDX-License-Identifier: GPL-2.0-only
/*
 * STMicroelectronics st_mag40 driver
 *
 * MEMS Software Solutions Team
 *
 * Copyright 2016 STMicroelectronics Inc.
 */

#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/slab.h>
#include <linux/errno.h>
#include <linux/types.h>
#include <linux/mutex.h>
#include <linux/interrupt.h>
#include <linux/gpio.h>
#include <linux/irq.h>
#include <linux/iio/iio.h>
#include <linux/iio/sysfs.h>
#include <linux/iio/trigger.h>
#include <linux/delay.h>
#include <linux/iio/buffer.h>
#include <linux/iio/events.h>
#include <linux/of_device.h>
#include <asm/unaligned.h>

#include "st_mag40_core.h"

struct st_mag40_odr_reg {
	u32 hz;
	u8 value;
};

#define ST_MAG40_ODR_TABLE_SIZE		4
static const struct st_mag40_odr_table_t {
	u8 addr;
	u8 mask;
	struct st_mag40_odr_reg odr_avl[ST_MAG40_ODR_TABLE_SIZE];
} st_mag40_odr_table = {
	.addr = ST_MAG40_ODR_ADDR,
	.mask = ST_MAG40_ODR_MASK,
	.odr_avl[0] = { .hz = 10, .value = ST_MAG40_CFG_REG_A_ODR_10Hz, },
	.odr_avl[1] = { .hz = 20, .value = ST_MAG40_CFG_REG_A_ODR_20Hz, },
	.odr_avl[2] = { .hz = 50, .value = ST_MAG40_CFG_REG_A_ODR_50Hz, },
	.odr_avl[3] = { .hz = 100, .value = ST_MAG40_CFG_REG_A_ODR_100Hz, },
};

struct st_mag40_selftest_req {
	char *mode;
	u8 val;
};

struct st_mag40_selftest_req st_mag40_selftest_table[] = {
	{ "disabled", 0x0 },
	{ "positive-sign", 0x1 },
};

#define ST_MAG40_ADD_CHANNEL(device_type, modif, index, mod, 	\
			     endian, sbits, rbits, addr, s) 	\
{								\
	.type = device_type,					\
	.modified = modif,					\
	.info_mask_separate = BIT(IIO_CHAN_INFO_RAW) |		\
			      BIT(IIO_CHAN_INFO_SCALE),		\
	.scan_index = index,					\
	.channel2 = mod,					\
	.address = addr,					\
	.scan_type = {						\
		.sign = s,					\
		.realbits = rbits,				\
		.shift = sbits - rbits,				\
		.storagebits = sbits,				\
		.endianness = endian,				\
	},							\
}

static const struct iio_chan_spec st_mag40_channels[] = {
	ST_MAG40_ADD_CHANNEL(IIO_MAGN, 1, 0, IIO_MOD_X, IIO_LE, 16, 16,
				ST_MAG40_OUTX_L_ADDR, 's'),
	ST_MAG40_ADD_CHANNEL(IIO_MAGN, 1, 1, IIO_MOD_Y, IIO_LE, 16, 16,
				ST_MAG40_OUTY_L_ADDR, 's'),
	ST_MAG40_ADD_CHANNEL(IIO_MAGN, 1, 2, IIO_MOD_Z, IIO_LE, 16, 16,
				ST_MAG40_OUTZ_L_ADDR, 's'),
	IIO_CHAN_SOFT_TIMESTAMP(3),
};

int st_mag40_write_register(struct st_mag40_data *cdata, u8 reg_addr,
			    u8 mask, u8 data)
{
	int err;
	u8 val;

	mutex_lock(&cdata->lock);

	err = cdata->tf->read(cdata, reg_addr, sizeof(val), &val);
	if (err < 0) {
		dev_err(cdata->dev, "failed to read %02x register\n", reg_addr);
		goto unlock;
	}

	val = ((val & ~mask) | ((data << __ffs(mask)) & mask));

	err = cdata->tf->write(cdata, reg_addr, sizeof(val), &val);
	if (err < 0)
		dev_err(cdata->dev, "failed to write %02x register\n", reg_addr);

unlock:
	mutex_unlock(&cdata->lock);

	return err < 0 ? err : 0;
}

static int st_mag40_write_odr(struct st_mag40_data *cdata, uint32_t odr)
{
	int err, i;

	for (i = 0; i < ST_MAG40_ODR_TABLE_SIZE; i++)
		if (st_mag40_odr_table.odr_avl[i].hz >= odr)
			break;

	if (i == ST_MAG40_ODR_TABLE_SIZE)
		return -EINVAL;

	err = st_mag40_write_register(cdata, st_mag40_odr_table.addr,
				      st_mag40_odr_table.mask,
				      st_mag40_odr_table.odr_avl[i].value);
	if (err < 0)
		return err;

	cdata->odr = odr;
	cdata->samples_to_discard = ST_MAG40_TURNON_TIME_SAMPLES_NUM;

	return 0;
}

int st_mag40_set_enable(struct st_mag40_data *cdata, bool state)
{
	struct iio_dev *iio_dev = dev_get_drvdata(cdata->dev);
	u8 mode;

	mode = state ? ST_MAG40_CFG_REG_A_MD_CONT : ST_MAG40_CFG_REG_A_MD_IDLE;

	if (state) {
		cdata->ts = cdata->ts_irq = st_mag40_get_timestamp(iio_dev);
		cdata->delta_ts = div_s64(1000000000LL, cdata->odr);
	}

	return st_mag40_write_register(cdata, ST_MAG40_EN_ADDR,
				       ST_MAG40_EN_MASK, mode);
}

int st_mag40_init_sensors(struct st_mag40_data *cdata)
{
	int err;

	/*
	 * Enable block data update feature.
	 */
	err = st_mag40_write_register(cdata, ST_MAG40_CFG_REG_C_ADDR,
				      ST_MAG40_CFG_REG_C_BDU_MASK, 1);
	if (err < 0)
		return err;

	/*
	 * Enable the temperature compensation feature
	 */
	err = st_mag40_write_register(cdata, ST_MAG40_CFG_REG_A_ADDR,
				      ST_MAG40_TEMP_COMP_EN, 1);
	if (err < 0)
		return err;
	/*
	 * Enable the offset cancellation feature
	 */
	err = st_mag40_write_register(cdata, ST_MAG40_CFG_REG_B_ADDR,
				      ST_MAG40_CFG_REG_B_OFF_CANC_MASK, 1);

	return err < 0 ? err : 0;
}

static ssize_t st_mag40_get_sampling_frequency(struct device *dev,
					       struct device_attribute *attr,
					       char *buf)
{
	struct iio_dev *iio_dev = dev_to_iio_dev(dev);
	struct st_mag40_data *cdata = iio_priv(iio_dev);

	return sprintf(buf, "%d\n", cdata->odr);
}

static ssize_t st_mag40_set_sampling_frequency(struct device * dev,
					       struct device_attribute * attr,
					       const char *buf, size_t count)
{
	struct iio_dev *iio_dev = dev_to_iio_dev(dev);
	struct st_mag40_data *cdata = iio_priv(iio_dev);
	unsigned int odr;
	int err;

	err = kstrtoint(buf, 10, &odr);
	if (err < 0)
		return err;

	err = st_mag40_write_odr(cdata, odr);

	return err < 0 ? err : count;
}

static ssize_t
st_mag40_get_sampling_frequency_avail(struct device *dev,
				      struct device_attribute *attr,
				      char *buf)
{
	int i, len = 0;

	for (i = 0; i < ST_MAG40_ODR_TABLE_SIZE; i++)
		len += scnprintf(buf + len, PAGE_SIZE - len, "%d ",
				 st_mag40_odr_table.odr_avl[i].hz);
	buf[len - 1] = '\n';

	return len;
}

static int st_mag40_read_oneshot(struct st_mag40_data *cdata,
				 u8 addr, int *val)
{
	u8 data[2];
	int err;

	err = st_mag40_set_enable(cdata, true);
	if (err < 0)
		return err;

	msleep(40);

	err = cdata->tf->read(cdata, addr, sizeof(data), data);
	if (err < 0)
		return err;

	*val = (s16)get_unaligned_le16(data);

	err = st_mag40_set_enable(cdata, false);

	return err < 0 ? err : IIO_VAL_INT;
}

static int st_mag40_read_raw(struct iio_dev *iio_dev,
			     struct iio_chan_spec const *ch,
			     int *val, int *val2, long mask)
{
	struct st_mag40_data *cdata = iio_priv(iio_dev);
	int ret;

	mutex_lock(&iio_dev->mlock);

	if (iio_buffer_enabled(iio_dev)) {
		mutex_unlock(&iio_dev->mlock);
		return -EBUSY;
	}

	switch (mask) {
	case IIO_CHAN_INFO_RAW:
		ret = st_mag40_read_oneshot(cdata, ch->address, val);
		break;
	case IIO_CHAN_INFO_SCALE:
		*val = 0;
		*val2 = 1500;
		ret = IIO_VAL_INT_PLUS_MICRO;
		break;
	default:
		ret = -EINVAL;
		break;
	}

	mutex_unlock(&iio_dev->mlock);

	return ret;
}

static ssize_t st_mag40_get_module_id(struct device *dev,
				      struct device_attribute *attr,
				      char *buf)
{
	struct iio_dev *iio_dev = dev_to_iio_dev(dev);
	struct st_mag40_data *cdata = iio_priv(iio_dev);

	return scnprintf(buf, PAGE_SIZE, "%u\n", cdata->module_id);
}

static ssize_t st_mag40_get_selftest_avail(struct device *dev,
					      struct device_attribute *attr,
					      char *buf)
{
	return sprintf(buf, "%s\n", st_mag40_selftest_table[1].mode);
}

static ssize_t st_mag40_get_selftest_status(struct device *dev,
					       struct device_attribute *attr,
					       char *buf)
{
	struct iio_dev *iio_dev = dev_to_iio_dev(dev);
	struct st_mag40_data *cdata = iio_priv(iio_dev);
	char *ret;

	switch (cdata->st_status) {
	case ST_MAG40_ST_PASS:
		ret = "pass";
		break;
	case ST_MAG40_ST_FAIL:
		ret = "fail";
		break;
	case ST_MAG40_ST_ERROR:
		ret = "error";
		break;
	default:
	case ST_MAG40_ST_RESET:
		ret = "na";
		break;
	}

	return sprintf(buf, "%s\n", ret);
}

static ssize_t st_mag40_perform_selftest(struct device *dev,
					   struct device_attribute *attr,
					   const char *buf, size_t size)
{
	struct iio_dev *iio_dev = dev_to_iio_dev(dev);
	struct st_mag40_data *cdata = iio_priv(iio_dev);

	int i, err, try_count = 0;
	u8 val, status, data[ST_MAG40_OUT_LEN];
	u16 previous_odr;
	s16 avg_acc_x = 0, avg_acc_y = 0, avg_acc_z = 0;
	s16 avg_st_acc_x = 0, avg_st_acc_y = 0, avg_st_acc_z = 0;

	mutex_lock(&iio_dev->mlock);

	if (iio_buffer_enabled(iio_dev)) {
		cdata->st_status = ST_MAG40_ST_ERROR;
		err = -EBUSY;
		goto unlock;
	}


	for (i = 0; i < ARRAY_SIZE(st_mag40_selftest_table); i++)
		if (!strncmp(buf, st_mag40_selftest_table[i].mode,
			     size - 2))
			break;

	if (i == ARRAY_SIZE(st_mag40_selftest_table)) {
		err = -EINVAL;
		cdata->st_status = ST_MAG40_ST_ERROR;
		goto unlock;
	}

	cdata->st_status = ST_MAG40_ST_RESET;
	val = st_mag40_selftest_table[i].val;

	previous_odr = cdata->odr;
	err = st_mag40_write_odr(cdata, 100);
	if (err < 0) {
		cdata->st_status = ST_MAG40_ST_ERROR;
		goto unlock;
	}

	err = st_mag40_set_enable(cdata, true);
	if (err < 0) {
		cdata->st_status = ST_MAG40_ST_ERROR;
		goto restore_odr;
	}
	/* set wait duration */
	usleep_range(20000, 20000+100);

	for (i = -1; i < (ST_MAG40_ST_READ_CYCLES); i++) {

		try_count = 0;
		while (try_count < 3) {
			status = 0;
			/* wait 10 ms */
			usleep_range(10000, 10000+100);
			err = cdata->tf->read(cdata, ST_MAG40_STATUS_ADDR,
				sizeof(status), &status);
			if (err < 0) {
				cdata->st_status = ST_MAG40_ST_ERROR;
				goto disable_sensor;
			}

			if (status & ST_MAG40_STATUS_ZYXDA_MASK) {

				err = cdata->tf->read(cdata, ST_MAG40_OUTX_L_ADDR,
						sizeof(data), data);
				if (err < 0) {
					cdata->st_status = ST_MAG40_ST_ERROR;
					goto disable_selftest;
				}

				/* first read is discarded */
				if (i > -1) {
					avg_acc_x += ((s16)get_unaligned_le16(&data[0])) /
									ST_MAG40_ST_READ_CYCLES;
					avg_acc_y += ((s16)get_unaligned_le16(&data[2])) /
									ST_MAG40_ST_READ_CYCLES;
					avg_acc_z += ((s16)get_unaligned_le16(&data[4])) /
									ST_MAG40_ST_READ_CYCLES;
				}

				break;
			}
			try_count++;
		}
	}

/* enable self test */
	err = st_mag40_write_register(cdata, ST_MAG40_CFG_REG_C_ADDR,
					ST_MAG40_CFG_REG_C_SELFTEST_MASK, val);
	if (err) {
		cdata->st_status = ST_MAG40_ST_ERROR;
		goto unlock;
	}

	/* wait for selfltest stable output */
	usleep_range(60000, 60000+100);

	for (i = -1; i < ST_MAG40_ST_READ_CYCLES; i++) {

		try_count = 0;
		while (try_count < 3) {
			status = 0;
			/* wait 10 ms */
			usleep_range(10000, 10000+100);
			err = cdata->tf->read(cdata, ST_MAG40_STATUS_ADDR,
				sizeof(status), &status);
			if (err < 0) {
				cdata->st_status = ST_MAG40_ST_ERROR;
				status = 0;
			}

			if (status & ST_MAG40_STATUS_ZYXDA_MASK) {

				err = cdata->tf->read(cdata, ST_MAG40_OUTX_L_ADDR,
						sizeof(data), data);
				if (err < 0)  {
					cdata->st_status = ST_MAG40_ST_ERROR;
					if (try_count > 1)
						goto disable_selftest;
				}

				/* first read is discarded */
				if (i > -1) {
					avg_st_acc_x +=
						((s16)get_unaligned_le16(&data[0])) /
							ST_MAG40_ST_READ_CYCLES;
					avg_st_acc_y +=
						((s16)get_unaligned_le16(&data[2])) /
							ST_MAG40_ST_READ_CYCLES;
					avg_st_acc_z +=
						((s16)get_unaligned_le16(&data[4])) /
							ST_MAG40_ST_READ_CYCLES;
				}
				break;
			}
			try_count++;
		}
	}

/* perform check */
	if (abs(avg_st_acc_x - avg_acc_x) >= ST_MAG40_SELFTEST_MIN &&
	    abs(avg_st_acc_x - avg_acc_x) <= ST_MAG40_SELFTEST_MAX &&
	    abs(avg_st_acc_y - avg_acc_y) >= ST_MAG40_SELFTEST_MIN &&
	    abs(avg_st_acc_y - avg_acc_y) <= ST_MAG40_SELFTEST_MAX &&
	    abs(avg_st_acc_z - avg_acc_z) >= ST_MAG40_SELFTEST_MIN &&
	    abs(avg_st_acc_z - avg_acc_z) <= ST_MAG40_SELFTEST_MAX)
		cdata->st_status = ST_MAG40_ST_PASS;
	else
		cdata->st_status = ST_MAG40_ST_FAIL;


/* disable self test and restore previous odr */
disable_selftest:
	err = st_mag40_write_register(cdata, ST_MAG40_CFG_REG_C_ADDR,
					ST_MAG40_CFG_REG_C_SELFTEST_MASK, 0);
	if (err < 0)
		cdata->st_status = ST_MAG40_ST_ERROR;

disable_sensor:
	err = st_mag40_set_enable(cdata, false);

restore_odr:
	err = st_mag40_write_odr(cdata, previous_odr);

unlock:
	mutex_unlock(&iio_dev->mlock);

	return err < 0 ? err : size;
}

static IIO_DEV_ATTR_SAMP_FREQ(S_IWUSR | S_IRUGO,
			      st_mag40_get_sampling_frequency,
			      st_mag40_set_sampling_frequency);
static IIO_DEV_ATTR_SAMP_FREQ_AVAIL(st_mag40_get_sampling_frequency_avail);
static IIO_DEVICE_ATTR(module_id, 0444, st_mag40_get_module_id, NULL, 0);
static IIO_DEVICE_ATTR(selftest_available, 0444,
		       st_mag40_get_selftest_avail, NULL, 0);
static IIO_DEVICE_ATTR(selftest, 0644, st_mag40_get_selftest_status,
		       st_mag40_perform_selftest, 0);

static struct attribute *st_mag40_attributes[] = {
	&iio_dev_attr_sampling_frequency_available.dev_attr.attr,
	&iio_dev_attr_sampling_frequency.dev_attr.attr,
	&iio_dev_attr_module_id.dev_attr.attr,
	&iio_dev_attr_selftest_available.dev_attr.attr,
	&iio_dev_attr_selftest.dev_attr.attr,
	NULL,
};

static const struct attribute_group st_mag40_attribute_group = {
	.attrs = st_mag40_attributes,
};

static const struct iio_info st_mag40_info = {
	.attrs = &st_mag40_attribute_group,
	.read_raw = &st_mag40_read_raw,
};

static void st_mag40_get_properties(struct st_mag40_data *cdata)
{
	if (device_property_read_u32(cdata->dev, "st,module_id",
				     &cdata->module_id)) {
		cdata->module_id = 1;
	}
}

int st_mag40_common_probe(struct iio_dev *iio_dev)
{
	struct st_mag40_data *cdata = iio_priv(iio_dev);
	int32_t err;
	u8 wai;

	mutex_init(&cdata->lock);

	err = cdata->tf->read(cdata, ST_MAG40_WHO_AM_I_ADDR,
			      sizeof(wai), &wai);
	if (err < 0) {
		dev_err(cdata->dev, "failed to read Who-Am-I register.\n");

		return err;
	}

	if (wai != ST_MAG40_WHO_AM_I_DEF) {
		dev_err(cdata->dev, "Who-Am-I value not valid. (%02x)\n", wai);
		return -ENODEV;
	}

	cdata->odr = st_mag40_odr_table.odr_avl[0].hz;

	iio_dev->channels = st_mag40_channels;
	iio_dev->num_channels = ARRAY_SIZE(st_mag40_channels);
	iio_dev->info = &st_mag40_info;
	iio_dev->modes = INDIO_DIRECT_MODE;

	st_mag40_get_properties(cdata);

	err = st_mag40_init_sensors(cdata);
	if (err < 0)
		return err;

	err = st_mag40_allocate_ring(iio_dev);
	if (err < 0)
		return err;

	if (cdata->irq > 0) {
		err = st_mag40_allocate_trigger(iio_dev);
		if (err < 0)
			return err;
	}

	err = devm_iio_device_register(cdata->dev, iio_dev);
	if (err)
		return err;

	dev_info(cdata->dev, "probe ok 4\n");

	return 0;
}
EXPORT_SYMBOL(st_mag40_common_probe);

#ifdef CONFIG_PM
int st_mag40_common_suspend(struct st_mag40_data *cdata)
{
	return 0;
}
EXPORT_SYMBOL(st_mag40_common_suspend);

int st_mag40_common_resume(struct st_mag40_data *cdata)
{
	return 0;
}
EXPORT_SYMBOL(st_mag40_common_resume);
#endif /* CONFIG_PM */

MODULE_DESCRIPTION("STMicroelectronics st_mag40 driver");
MODULE_AUTHOR("MEMS Software Solutions Team");
MODULE_LICENSE("GPL v2");
