Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Mon Dec  8 22:39:26 2025
| Host         : greskad74-vivobookasuslaptopx515jax515ja running 64-bit Loc-OS Linux 23 (Con Tutti)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file uart_padovan_timing_summary_routed.rpt -pb uart_padovan_timing_summary_routed.pb -rpx uart_padovan_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_padovan
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          19          
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.795     -103.159                     19                  810        0.117        0.000                      0                  810        4.500        0.000                       0                   428  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -6.795     -103.159                     19                  810        0.117        0.000                      0                  810        4.500        0.000                       0                   428  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           19  Failing Endpoints,  Worst Slack       -6.795ns,  Total Violation     -103.159ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.795ns  (required time - arrival time)
  Source:                 result_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_chars_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.816ns  (logic 7.127ns (42.382%)  route 9.689ns (57.618%))
  Logic Levels:           24  (CARRY4=14 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  result_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.518     5.594 f  result_reg_reg[13]/Q
                         net (fo=87, routed)          0.958     6.552    result_reg_reg_n_0_[13]
    SLICE_X10Y17         LUT3 (Prop_lut3_I2_O)        0.124     6.676 r  result_chars[3][3]_i_57/O
                         net (fo=4, routed)           0.621     7.297    result_chars[3][3]_i_57_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.695 r  result_chars_reg[1][3]_i_208/CO[3]
                         net (fo=1, routed)           0.000     7.695    result_chars_reg[1][3]_i_208_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.809 r  result_chars_reg[1][3]_i_169/CO[3]
                         net (fo=1, routed)           0.000     7.809    result_chars_reg[1][3]_i_169_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.923 r  result_chars_reg[1][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000     7.923    result_chars_reg[1][3]_i_121_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.037 r  result_chars_reg[1][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000     8.037    result_chars_reg[1][3]_i_103_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.371 r  result_chars_reg[1][3]_i_97/O[1]
                         net (fo=4, routed)           0.938     9.310    result_chars_reg[1][3]_i_97_n_6
    SLICE_X6Y26          LUT3 (Prop_lut3_I0_O)        0.303     9.613 r  result_chars[1][3]_i_101/O
                         net (fo=1, routed)           0.171     9.784    result_chars[1][3]_i_101_n_0
    SLICE_X6Y26          LUT5 (Prop_lut5_I1_O)        0.124     9.908 r  result_chars[1][3]_i_79/O
                         net (fo=2, routed)           0.813    10.721    result_chars[1][3]_i_79_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.124    10.845 r  result_chars[1][3]_i_83/O
                         net (fo=1, routed)           0.000    10.845    result_chars[1][3]_i_83_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.485 r  result_chars_reg[1][3]_i_62/O[3]
                         net (fo=5, routed)           0.821    12.306    result_chars_reg[1][3]_i_62_n_4
    SLICE_X2Y22          LUT3 (Prop_lut3_I1_O)        0.306    12.612 r  result_chars[1][3]_i_70/O
                         net (fo=1, routed)           0.331    12.943    result_chars[1][3]_i_70_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.339 r  result_chars_reg[1][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    13.339    result_chars_reg[1][3]_i_61_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.558 r  result_chars_reg[1][3]_i_94/O[0]
                         net (fo=2, routed)           0.612    14.170    result_chars_reg[1][3]_i_94_n_7
    SLICE_X1Y20          LUT4 (Prop_lut4_I2_O)        0.295    14.465 r  result_chars[1][3]_i_67/O
                         net (fo=1, routed)           0.000    14.465    result_chars[1][3]_i_67_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.713 r  result_chars_reg[1][3]_i_60/O[2]
                         net (fo=1, routed)           0.449    15.162    result_chars_reg[1][3]_i_60_n_5
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.302    15.464 r  result_chars[1][3]_i_36/O
                         net (fo=1, routed)           0.000    15.464    result_chars[1][3]_i_36_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.042 r  result_chars_reg[1][3]_i_13/O[2]
                         net (fo=19, routed)          1.063    17.105    result_chars_reg[1][3]_i_13_n_5
    SLICE_X7Y25          LUT6 (Prop_lut6_I1_O)        0.301    17.406 r  result_chars[1][3]_i_38/O
                         net (fo=1, routed)           0.514    17.920    result_chars[1][3]_i_38_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    18.316 r  result_chars_reg[1][3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.316    result_chars_reg[1][3]_i_15_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.433 r  result_chars_reg[1][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.433    result_chars_reg[1][3]_i_6_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.672 r  result_chars_reg[1][3]_i_3/O[2]
                         net (fo=11, routed)          0.872    19.544    result_chars_reg[1][3]_i_3_n_5
    SLICE_X5Y24          LUT5 (Prop_lut5_I2_O)        0.301    19.845 r  result_chars[1][3]_i_27/O
                         net (fo=1, routed)           0.498    20.343    result_chars[1][3]_i_27_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.741 r  result_chars_reg[1][3]_i_11/CO[3]
                         net (fo=4, routed)           1.027    21.768    result_chars_reg[1][3]_i_11_n_0
    SLICE_X1Y25          LUT6 (Prop_lut6_I3_O)        0.124    21.892 r  result_chars[1][0]_i_1_comp/O
                         net (fo=1, routed)           0.000    21.892    p_4_in[0]
    SLICE_X1Y25          FDRE                                         r  result_chars_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.502    14.843    clk_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  result_chars_reg[1][0]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X1Y25          FDRE (Setup_fdre_C_D)        0.029    15.097    result_chars_reg[1][0]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -21.892    
  -------------------------------------------------------------------
                         slack                                 -6.795    

Slack (VIOLATED) :        -6.710ns  (required time - arrival time)
  Source:                 result_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_chars_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.733ns  (logic 7.251ns (43.334%)  route 9.482ns (56.666%))
  Logic Levels:           25  (CARRY4=14 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  result_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.518     5.594 f  result_reg_reg[13]/Q
                         net (fo=87, routed)          0.958     6.552    result_reg_reg_n_0_[13]
    SLICE_X10Y17         LUT3 (Prop_lut3_I2_O)        0.124     6.676 r  result_chars[3][3]_i_57/O
                         net (fo=4, routed)           0.621     7.297    result_chars[3][3]_i_57_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.695 r  result_chars_reg[1][3]_i_208/CO[3]
                         net (fo=1, routed)           0.000     7.695    result_chars_reg[1][3]_i_208_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.809 r  result_chars_reg[1][3]_i_169/CO[3]
                         net (fo=1, routed)           0.000     7.809    result_chars_reg[1][3]_i_169_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.923 r  result_chars_reg[1][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000     7.923    result_chars_reg[1][3]_i_121_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.037 r  result_chars_reg[1][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000     8.037    result_chars_reg[1][3]_i_103_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.371 r  result_chars_reg[1][3]_i_97/O[1]
                         net (fo=4, routed)           0.938     9.310    result_chars_reg[1][3]_i_97_n_6
    SLICE_X6Y26          LUT3 (Prop_lut3_I0_O)        0.303     9.613 r  result_chars[1][3]_i_101/O
                         net (fo=1, routed)           0.171     9.784    result_chars[1][3]_i_101_n_0
    SLICE_X6Y26          LUT5 (Prop_lut5_I1_O)        0.124     9.908 r  result_chars[1][3]_i_79/O
                         net (fo=2, routed)           0.813    10.721    result_chars[1][3]_i_79_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.124    10.845 r  result_chars[1][3]_i_83/O
                         net (fo=1, routed)           0.000    10.845    result_chars[1][3]_i_83_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.485 r  result_chars_reg[1][3]_i_62/O[3]
                         net (fo=5, routed)           0.821    12.306    result_chars_reg[1][3]_i_62_n_4
    SLICE_X2Y22          LUT3 (Prop_lut3_I1_O)        0.306    12.612 r  result_chars[1][3]_i_70/O
                         net (fo=1, routed)           0.331    12.943    result_chars[1][3]_i_70_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.339 r  result_chars_reg[1][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    13.339    result_chars_reg[1][3]_i_61_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.558 r  result_chars_reg[1][3]_i_94/O[0]
                         net (fo=2, routed)           0.612    14.170    result_chars_reg[1][3]_i_94_n_7
    SLICE_X1Y20          LUT4 (Prop_lut4_I2_O)        0.295    14.465 r  result_chars[1][3]_i_67/O
                         net (fo=1, routed)           0.000    14.465    result_chars[1][3]_i_67_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.713 r  result_chars_reg[1][3]_i_60/O[2]
                         net (fo=1, routed)           0.449    15.162    result_chars_reg[1][3]_i_60_n_5
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.302    15.464 r  result_chars[1][3]_i_36/O
                         net (fo=1, routed)           0.000    15.464    result_chars[1][3]_i_36_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.042 r  result_chars_reg[1][3]_i_13/O[2]
                         net (fo=19, routed)          1.063    17.105    result_chars_reg[1][3]_i_13_n_5
    SLICE_X7Y25          LUT6 (Prop_lut6_I1_O)        0.301    17.406 r  result_chars[1][3]_i_38/O
                         net (fo=1, routed)           0.514    17.920    result_chars[1][3]_i_38_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    18.316 r  result_chars_reg[1][3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.316    result_chars_reg[1][3]_i_15_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.433 r  result_chars_reg[1][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.433    result_chars_reg[1][3]_i_6_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.672 r  result_chars_reg[1][3]_i_3/O[2]
                         net (fo=11, routed)          0.872    19.544    result_chars_reg[1][3]_i_3_n_5
    SLICE_X5Y24          LUT5 (Prop_lut5_I2_O)        0.301    19.845 r  result_chars[1][3]_i_27/O
                         net (fo=1, routed)           0.498    20.343    result_chars[1][3]_i_27_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.741 f  result_chars_reg[1][3]_i_11/CO[3]
                         net (fo=4, routed)           0.669    21.410    result_chars_reg[1][3]_i_11_n_0
    SLICE_X1Y25          LUT6 (Prop_lut6_I0_O)        0.124    21.534 r  result_chars[1][3]_i_5/O
                         net (fo=1, routed)           0.151    21.685    result_chars[1][3]_i_5_n_0
    SLICE_X1Y25          LUT6 (Prop_lut6_I3_O)        0.124    21.809 r  result_chars[1][1]_i_1/O
                         net (fo=1, routed)           0.000    21.809    p_4_in[1]
    SLICE_X1Y25          FDRE                                         r  result_chars_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.502    14.843    clk_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  result_chars_reg[1][1]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X1Y25          FDRE (Setup_fdre_C_D)        0.031    15.099    result_chars_reg[1][1]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -21.809    
  -------------------------------------------------------------------
                         slack                                 -6.710    

Slack (VIOLATED) :        -6.703ns  (required time - arrival time)
  Source:                 result_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_chars_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.727ns  (logic 7.127ns (42.607%)  route 9.600ns (57.393%))
  Logic Levels:           24  (CARRY4=14 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  result_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.518     5.594 f  result_reg_reg[13]/Q
                         net (fo=87, routed)          0.958     6.552    result_reg_reg_n_0_[13]
    SLICE_X10Y17         LUT3 (Prop_lut3_I2_O)        0.124     6.676 r  result_chars[3][3]_i_57/O
                         net (fo=4, routed)           0.621     7.297    result_chars[3][3]_i_57_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.695 r  result_chars_reg[1][3]_i_208/CO[3]
                         net (fo=1, routed)           0.000     7.695    result_chars_reg[1][3]_i_208_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.809 r  result_chars_reg[1][3]_i_169/CO[3]
                         net (fo=1, routed)           0.000     7.809    result_chars_reg[1][3]_i_169_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.923 r  result_chars_reg[1][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000     7.923    result_chars_reg[1][3]_i_121_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.037 r  result_chars_reg[1][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000     8.037    result_chars_reg[1][3]_i_103_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.371 r  result_chars_reg[1][3]_i_97/O[1]
                         net (fo=4, routed)           0.938     9.310    result_chars_reg[1][3]_i_97_n_6
    SLICE_X6Y26          LUT3 (Prop_lut3_I0_O)        0.303     9.613 r  result_chars[1][3]_i_101/O
                         net (fo=1, routed)           0.171     9.784    result_chars[1][3]_i_101_n_0
    SLICE_X6Y26          LUT5 (Prop_lut5_I1_O)        0.124     9.908 r  result_chars[1][3]_i_79/O
                         net (fo=2, routed)           0.813    10.721    result_chars[1][3]_i_79_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.124    10.845 r  result_chars[1][3]_i_83/O
                         net (fo=1, routed)           0.000    10.845    result_chars[1][3]_i_83_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.485 r  result_chars_reg[1][3]_i_62/O[3]
                         net (fo=5, routed)           0.821    12.306    result_chars_reg[1][3]_i_62_n_4
    SLICE_X2Y22          LUT3 (Prop_lut3_I1_O)        0.306    12.612 r  result_chars[1][3]_i_70/O
                         net (fo=1, routed)           0.331    12.943    result_chars[1][3]_i_70_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.339 r  result_chars_reg[1][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    13.339    result_chars_reg[1][3]_i_61_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.558 r  result_chars_reg[1][3]_i_94/O[0]
                         net (fo=2, routed)           0.612    14.170    result_chars_reg[1][3]_i_94_n_7
    SLICE_X1Y20          LUT4 (Prop_lut4_I2_O)        0.295    14.465 r  result_chars[1][3]_i_67/O
                         net (fo=1, routed)           0.000    14.465    result_chars[1][3]_i_67_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.713 r  result_chars_reg[1][3]_i_60/O[2]
                         net (fo=1, routed)           0.449    15.162    result_chars_reg[1][3]_i_60_n_5
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.302    15.464 r  result_chars[1][3]_i_36/O
                         net (fo=1, routed)           0.000    15.464    result_chars[1][3]_i_36_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.042 r  result_chars_reg[1][3]_i_13/O[2]
                         net (fo=19, routed)          1.063    17.105    result_chars_reg[1][3]_i_13_n_5
    SLICE_X7Y25          LUT6 (Prop_lut6_I1_O)        0.301    17.406 r  result_chars[1][3]_i_38/O
                         net (fo=1, routed)           0.514    17.920    result_chars[1][3]_i_38_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    18.316 r  result_chars_reg[1][3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.316    result_chars_reg[1][3]_i_15_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.433 r  result_chars_reg[1][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.433    result_chars_reg[1][3]_i_6_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.672 r  result_chars_reg[1][3]_i_3/O[2]
                         net (fo=11, routed)          0.872    19.544    result_chars_reg[1][3]_i_3_n_5
    SLICE_X5Y24          LUT5 (Prop_lut5_I2_O)        0.301    19.845 r  result_chars[1][3]_i_27/O
                         net (fo=1, routed)           0.498    20.343    result_chars[1][3]_i_27_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.741 r  result_chars_reg[1][3]_i_11/CO[3]
                         net (fo=4, routed)           0.939    21.680    result_chars_reg[1][3]_i_11_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I4_O)        0.124    21.804 r  result_chars[1][2]_i_1_comp/O
                         net (fo=1, routed)           0.000    21.804    p_4_in[2]
    SLICE_X0Y26          FDRE                                         r  result_chars_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  result_chars_reg[1][2]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X0Y26          FDRE (Setup_fdre_C_D)        0.031    15.101    result_chars_reg[1][2]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -21.804    
  -------------------------------------------------------------------
                         slack                                 -6.703    

Slack (VIOLATED) :        -6.425ns  (required time - arrival time)
  Source:                 result_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_chars_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.449ns  (logic 7.127ns (43.327%)  route 9.322ns (56.673%))
  Logic Levels:           24  (CARRY4=14 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  result_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.518     5.594 f  result_reg_reg[13]/Q
                         net (fo=87, routed)          0.958     6.552    result_reg_reg_n_0_[13]
    SLICE_X10Y17         LUT3 (Prop_lut3_I2_O)        0.124     6.676 r  result_chars[3][3]_i_57/O
                         net (fo=4, routed)           0.621     7.297    result_chars[3][3]_i_57_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.695 r  result_chars_reg[1][3]_i_208/CO[3]
                         net (fo=1, routed)           0.000     7.695    result_chars_reg[1][3]_i_208_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.809 r  result_chars_reg[1][3]_i_169/CO[3]
                         net (fo=1, routed)           0.000     7.809    result_chars_reg[1][3]_i_169_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.923 r  result_chars_reg[1][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000     7.923    result_chars_reg[1][3]_i_121_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.037 r  result_chars_reg[1][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000     8.037    result_chars_reg[1][3]_i_103_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.371 r  result_chars_reg[1][3]_i_97/O[1]
                         net (fo=4, routed)           0.938     9.310    result_chars_reg[1][3]_i_97_n_6
    SLICE_X6Y26          LUT3 (Prop_lut3_I0_O)        0.303     9.613 r  result_chars[1][3]_i_101/O
                         net (fo=1, routed)           0.171     9.784    result_chars[1][3]_i_101_n_0
    SLICE_X6Y26          LUT5 (Prop_lut5_I1_O)        0.124     9.908 r  result_chars[1][3]_i_79/O
                         net (fo=2, routed)           0.813    10.721    result_chars[1][3]_i_79_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.124    10.845 r  result_chars[1][3]_i_83/O
                         net (fo=1, routed)           0.000    10.845    result_chars[1][3]_i_83_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.485 r  result_chars_reg[1][3]_i_62/O[3]
                         net (fo=5, routed)           0.821    12.306    result_chars_reg[1][3]_i_62_n_4
    SLICE_X2Y22          LUT3 (Prop_lut3_I1_O)        0.306    12.612 r  result_chars[1][3]_i_70/O
                         net (fo=1, routed)           0.331    12.943    result_chars[1][3]_i_70_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.339 r  result_chars_reg[1][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    13.339    result_chars_reg[1][3]_i_61_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.558 r  result_chars_reg[1][3]_i_94/O[0]
                         net (fo=2, routed)           0.612    14.170    result_chars_reg[1][3]_i_94_n_7
    SLICE_X1Y20          LUT4 (Prop_lut4_I2_O)        0.295    14.465 r  result_chars[1][3]_i_67/O
                         net (fo=1, routed)           0.000    14.465    result_chars[1][3]_i_67_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.713 r  result_chars_reg[1][3]_i_60/O[2]
                         net (fo=1, routed)           0.449    15.162    result_chars_reg[1][3]_i_60_n_5
    SLICE_X6Y20          LUT2 (Prop_lut2_I1_O)        0.302    15.464 r  result_chars[1][3]_i_36/O
                         net (fo=1, routed)           0.000    15.464    result_chars[1][3]_i_36_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.042 r  result_chars_reg[1][3]_i_13/O[2]
                         net (fo=19, routed)          1.063    17.105    result_chars_reg[1][3]_i_13_n_5
    SLICE_X7Y25          LUT6 (Prop_lut6_I1_O)        0.301    17.406 r  result_chars[1][3]_i_38/O
                         net (fo=1, routed)           0.514    17.920    result_chars[1][3]_i_38_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    18.316 r  result_chars_reg[1][3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.316    result_chars_reg[1][3]_i_15_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.433 r  result_chars_reg[1][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.433    result_chars_reg[1][3]_i_6_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.672 r  result_chars_reg[1][3]_i_3/O[2]
                         net (fo=11, routed)          0.872    19.544    result_chars_reg[1][3]_i_3_n_5
    SLICE_X5Y24          LUT5 (Prop_lut5_I2_O)        0.301    19.845 r  result_chars[1][3]_i_27/O
                         net (fo=1, routed)           0.498    20.343    result_chars[1][3]_i_27_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    20.741 r  result_chars_reg[1][3]_i_11/CO[3]
                         net (fo=4, routed)           0.661    21.402    result_chars_reg[1][3]_i_11_n_0
    SLICE_X1Y26          LUT6 (Prop_lut6_I4_O)        0.124    21.526 r  result_chars[1][3]_i_1_comp/O
                         net (fo=1, routed)           0.000    21.526    p_4_in[3]
    SLICE_X1Y26          FDRE                                         r  result_chars_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  result_chars_reg[1][3]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X1Y26          FDRE (Setup_fdre_C_D)        0.031    15.101    result_chars_reg[1][3]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -21.526    
  -------------------------------------------------------------------
                         slack                                 -6.425    

Slack (VIOLATED) :        -6.336ns  (required time - arrival time)
  Source:                 result_reg_reg[4]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_chars_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.362ns  (logic 7.449ns (45.525%)  route 8.913ns (54.475%))
  Logic Levels:           28  (CARRY4=16 LUT3=5 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.561     5.082    clk_IBUF_BUFG
    SLICE_X10Y16         FDRE                                         r  result_reg_reg[4]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  result_reg_reg[4]_replica_1/Q
                         net (fo=20, routed)          0.984     6.584    result_reg_reg_n_0_[4]_repN_1
    SLICE_X10Y16         LUT3 (Prop_lut3_I0_O)        0.124     6.708 r  result_chars[3][3]_i_126/O
                         net (fo=4, routed)           0.514     7.223    result_chars[3][3]_i_126_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.608 r  result_chars_reg[0][5]_i_178/CO[3]
                         net (fo=1, routed)           0.000     7.608    result_chars_reg[0][5]_i_178_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.722 r  result_chars_reg[0][5]_i_152/CO[3]
                         net (fo=1, routed)           0.000     7.722    result_chars_reg[0][5]_i_152_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.836 r  result_chars_reg[0][5]_i_120/CO[3]
                         net (fo=1, routed)           0.000     7.836    result_chars_reg[0][5]_i_120_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.950 r  result_chars_reg[0][5]_i_78/CO[3]
                         net (fo=1, routed)           0.000     7.950    result_chars_reg[0][5]_i_78_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.284 r  result_chars_reg[0][5]_i_42/O[1]
                         net (fo=3, routed)           1.053     9.337    result_chars_reg[0][5]_i_42_n_6
    SLICE_X4Y23          LUT3 (Prop_lut3_I0_O)        0.303     9.640 r  result_chars[0][5]_i_77/O
                         net (fo=2, routed)           0.534    10.173    result_chars[0][5]_i_77_n_0
    SLICE_X2Y23          LUT5 (Prop_lut5_I1_O)        0.124    10.297 r  result_chars[0][5]_i_32/O
                         net (fo=2, routed)           0.631    10.929    result_chars[0][5]_i_32_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I0_O)        0.124    11.053 r  result_chars[0][5]_i_36/O
                         net (fo=1, routed)           0.000    11.053    result_chars[0][5]_i_36_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.603 r  result_chars_reg[0][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.603    result_chars_reg[0][5]_i_12_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.717 r  result_chars_reg[0][5]_i_3/CO[3]
                         net (fo=1, routed)           0.009    11.726    result_chars_reg[0][5]_i_3_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.039 r  result_chars_reg[0][5]_i_2/O[3]
                         net (fo=15, routed)          1.058    13.097    result_chars_reg[0][5]_i_2_n_4
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.335    13.432 r  result_chars[0][4]_i_207/O
                         net (fo=2, routed)           0.708    14.140    result_chars[0][4]_i_207_n_0
    SLICE_X2Y27          LUT4 (Prop_lut4_I3_O)        0.331    14.471 r  result_chars[0][4]_i_211/O
                         net (fo=1, routed)           0.000    14.471    result_chars[0][4]_i_211_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.847 r  result_chars_reg[0][4]_i_189/CO[3]
                         net (fo=1, routed)           0.000    14.847    result_chars_reg[0][4]_i_189_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.964 r  result_chars_reg[0][4]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.964    result_chars_reg[0][4]_i_155_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.183 r  result_chars_reg[0][4]_i_115/O[0]
                         net (fo=2, routed)           0.829    16.012    result_chars_reg[0][4]_i_115_n_7
    SLICE_X4Y30          LUT3 (Prop_lut3_I0_O)        0.325    16.337 r  result_chars[0][4]_i_107/O
                         net (fo=2, routed)           0.690    17.027    result_chars[0][4]_i_107_n_0
    SLICE_X4Y30          LUT4 (Prop_lut4_I3_O)        0.327    17.354 r  result_chars[0][4]_i_111/O
                         net (fo=1, routed)           0.000    17.354    result_chars[0][4]_i_111_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.755 r  result_chars_reg[0][4]_i_69/CO[3]
                         net (fo=1, routed)           0.000    17.755    result_chars_reg[0][4]_i_69_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.869 r  result_chars_reg[0][4]_i_36/CO[3]
                         net (fo=1, routed)           0.000    17.869    result_chars_reg[0][4]_i_36_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.983 r  result_chars_reg[0][4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.983    result_chars_reg[0][4]_i_15_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.317 r  result_chars_reg[0][4]_i_4/O[1]
                         net (fo=3, routed)           0.584    18.901    result_chars_reg[0][4]_i_4_n_6
    SLICE_X5Y34          LUT4 (Prop_lut4_I1_O)        0.303    19.204 r  result_chars[0][4]_i_13/O
                         net (fo=1, routed)           0.000    19.204    result_chars[0][4]_i_13_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.754 r  result_chars_reg[0][4]_i_3/CO[3]
                         net (fo=7, routed)           0.685    20.439    result_chars_reg[0][4]_i_3_n_0
    SLICE_X7Y34          LUT3 (Prop_lut3_I0_O)        0.124    20.563 r  result_chars[0][7]_i_3/O
                         net (fo=4, routed)           0.331    20.893    result_chars[0][7]_i_3_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I1_O)        0.124    21.017 f  result_chars[0][1]_i_3/O
                         net (fo=1, routed)           0.303    21.321    result_chars[0][1]_i_3_n_0
    SLICE_X3Y35          LUT5 (Prop_lut5_I4_O)        0.124    21.445 r  result_chars[0][1]_i_1/O
                         net (fo=1, routed)           0.000    21.445    result_chars[0][1]_i_1_n_0
    SLICE_X3Y35          FDRE                                         r  result_chars_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X3Y35          FDRE                                         r  result_chars_reg[0][1]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X3Y35          FDRE (Setup_fdre_C_D)        0.029    15.109    result_chars_reg[0][1]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -21.445    
  -------------------------------------------------------------------
                         slack                                 -6.336    

Slack (VIOLATED) :        -6.296ns  (required time - arrival time)
  Source:                 result_reg_reg[4]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_chars_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.368ns  (logic 7.449ns (45.510%)  route 8.919ns (54.490%))
  Logic Levels:           28  (CARRY4=16 LUT3=5 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.561     5.082    clk_IBUF_BUFG
    SLICE_X10Y16         FDRE                                         r  result_reg_reg[4]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  result_reg_reg[4]_replica_1/Q
                         net (fo=20, routed)          0.984     6.584    result_reg_reg_n_0_[4]_repN_1
    SLICE_X10Y16         LUT3 (Prop_lut3_I0_O)        0.124     6.708 r  result_chars[3][3]_i_126/O
                         net (fo=4, routed)           0.514     7.223    result_chars[3][3]_i_126_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.608 r  result_chars_reg[0][5]_i_178/CO[3]
                         net (fo=1, routed)           0.000     7.608    result_chars_reg[0][5]_i_178_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.722 r  result_chars_reg[0][5]_i_152/CO[3]
                         net (fo=1, routed)           0.000     7.722    result_chars_reg[0][5]_i_152_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.836 r  result_chars_reg[0][5]_i_120/CO[3]
                         net (fo=1, routed)           0.000     7.836    result_chars_reg[0][5]_i_120_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.950 r  result_chars_reg[0][5]_i_78/CO[3]
                         net (fo=1, routed)           0.000     7.950    result_chars_reg[0][5]_i_78_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.284 r  result_chars_reg[0][5]_i_42/O[1]
                         net (fo=3, routed)           1.053     9.337    result_chars_reg[0][5]_i_42_n_6
    SLICE_X4Y23          LUT3 (Prop_lut3_I0_O)        0.303     9.640 r  result_chars[0][5]_i_77/O
                         net (fo=2, routed)           0.534    10.173    result_chars[0][5]_i_77_n_0
    SLICE_X2Y23          LUT5 (Prop_lut5_I1_O)        0.124    10.297 r  result_chars[0][5]_i_32/O
                         net (fo=2, routed)           0.631    10.929    result_chars[0][5]_i_32_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I0_O)        0.124    11.053 r  result_chars[0][5]_i_36/O
                         net (fo=1, routed)           0.000    11.053    result_chars[0][5]_i_36_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.603 r  result_chars_reg[0][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.603    result_chars_reg[0][5]_i_12_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.717 r  result_chars_reg[0][5]_i_3/CO[3]
                         net (fo=1, routed)           0.009    11.726    result_chars_reg[0][5]_i_3_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.039 r  result_chars_reg[0][5]_i_2/O[3]
                         net (fo=15, routed)          1.058    13.097    result_chars_reg[0][5]_i_2_n_4
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.335    13.432 r  result_chars[0][4]_i_207/O
                         net (fo=2, routed)           0.708    14.140    result_chars[0][4]_i_207_n_0
    SLICE_X2Y27          LUT4 (Prop_lut4_I3_O)        0.331    14.471 r  result_chars[0][4]_i_211/O
                         net (fo=1, routed)           0.000    14.471    result_chars[0][4]_i_211_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.847 r  result_chars_reg[0][4]_i_189/CO[3]
                         net (fo=1, routed)           0.000    14.847    result_chars_reg[0][4]_i_189_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.964 r  result_chars_reg[0][4]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.964    result_chars_reg[0][4]_i_155_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.183 r  result_chars_reg[0][4]_i_115/O[0]
                         net (fo=2, routed)           0.829    16.012    result_chars_reg[0][4]_i_115_n_7
    SLICE_X4Y30          LUT3 (Prop_lut3_I0_O)        0.325    16.337 r  result_chars[0][4]_i_107/O
                         net (fo=2, routed)           0.690    17.027    result_chars[0][4]_i_107_n_0
    SLICE_X4Y30          LUT4 (Prop_lut4_I3_O)        0.327    17.354 r  result_chars[0][4]_i_111/O
                         net (fo=1, routed)           0.000    17.354    result_chars[0][4]_i_111_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.755 r  result_chars_reg[0][4]_i_69/CO[3]
                         net (fo=1, routed)           0.000    17.755    result_chars_reg[0][4]_i_69_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.869 r  result_chars_reg[0][4]_i_36/CO[3]
                         net (fo=1, routed)           0.000    17.869    result_chars_reg[0][4]_i_36_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.983 r  result_chars_reg[0][4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.983    result_chars_reg[0][4]_i_15_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.317 r  result_chars_reg[0][4]_i_4/O[1]
                         net (fo=3, routed)           0.584    18.901    result_chars_reg[0][4]_i_4_n_6
    SLICE_X5Y34          LUT4 (Prop_lut4_I1_O)        0.303    19.204 r  result_chars[0][4]_i_13/O
                         net (fo=1, routed)           0.000    19.204    result_chars[0][4]_i_13_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.754 r  result_chars_reg[0][4]_i_3/CO[3]
                         net (fo=7, routed)           0.685    20.439    result_chars_reg[0][4]_i_3_n_0
    SLICE_X7Y34          LUT3 (Prop_lut3_I0_O)        0.124    20.563 r  result_chars[0][7]_i_3/O
                         net (fo=4, routed)           0.326    20.888    result_chars[0][7]_i_3_n_0
    SLICE_X5Y35          LUT5 (Prop_lut5_I3_O)        0.124    21.012 r  result_chars[0][7]_i_6/O
                         net (fo=1, routed)           0.314    21.326    result_chars[0][7]_i_6_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I3_O)        0.124    21.450 r  result_chars[0][7]_i_1_comp/O
                         net (fo=1, routed)           0.000    21.450    result_chars[0][7]_i_1_n_0
    SLICE_X6Y34          FDRE                                         r  result_chars_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.511    14.852    clk_IBUF_BUFG
    SLICE_X6Y34          FDRE                                         r  result_chars_reg[0][7]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X6Y34          FDRE (Setup_fdre_C_D)        0.077    15.154    result_chars_reg[0][7]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -21.450    
  -------------------------------------------------------------------
                         slack                                 -6.296    

Slack (VIOLATED) :        -6.042ns  (required time - arrival time)
  Source:                 result_reg_reg[4]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_chars_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.116ns  (logic 7.325ns (45.451%)  route 8.791ns (54.549%))
  Logic Levels:           27  (CARRY4=16 LUT3=4 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.561     5.082    clk_IBUF_BUFG
    SLICE_X10Y16         FDRE                                         r  result_reg_reg[4]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  result_reg_reg[4]_replica_1/Q
                         net (fo=20, routed)          0.984     6.584    result_reg_reg_n_0_[4]_repN_1
    SLICE_X10Y16         LUT3 (Prop_lut3_I0_O)        0.124     6.708 r  result_chars[3][3]_i_126/O
                         net (fo=4, routed)           0.514     7.223    result_chars[3][3]_i_126_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.608 r  result_chars_reg[0][5]_i_178/CO[3]
                         net (fo=1, routed)           0.000     7.608    result_chars_reg[0][5]_i_178_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.722 r  result_chars_reg[0][5]_i_152/CO[3]
                         net (fo=1, routed)           0.000     7.722    result_chars_reg[0][5]_i_152_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.836 r  result_chars_reg[0][5]_i_120/CO[3]
                         net (fo=1, routed)           0.000     7.836    result_chars_reg[0][5]_i_120_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.950 r  result_chars_reg[0][5]_i_78/CO[3]
                         net (fo=1, routed)           0.000     7.950    result_chars_reg[0][5]_i_78_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.284 r  result_chars_reg[0][5]_i_42/O[1]
                         net (fo=3, routed)           1.053     9.337    result_chars_reg[0][5]_i_42_n_6
    SLICE_X4Y23          LUT3 (Prop_lut3_I0_O)        0.303     9.640 r  result_chars[0][5]_i_77/O
                         net (fo=2, routed)           0.534    10.173    result_chars[0][5]_i_77_n_0
    SLICE_X2Y23          LUT5 (Prop_lut5_I1_O)        0.124    10.297 r  result_chars[0][5]_i_32/O
                         net (fo=2, routed)           0.631    10.929    result_chars[0][5]_i_32_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I0_O)        0.124    11.053 r  result_chars[0][5]_i_36/O
                         net (fo=1, routed)           0.000    11.053    result_chars[0][5]_i_36_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.603 r  result_chars_reg[0][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.603    result_chars_reg[0][5]_i_12_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.717 r  result_chars_reg[0][5]_i_3/CO[3]
                         net (fo=1, routed)           0.009    11.726    result_chars_reg[0][5]_i_3_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.039 r  result_chars_reg[0][5]_i_2/O[3]
                         net (fo=15, routed)          1.058    13.097    result_chars_reg[0][5]_i_2_n_4
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.335    13.432 r  result_chars[0][4]_i_207/O
                         net (fo=2, routed)           0.708    14.140    result_chars[0][4]_i_207_n_0
    SLICE_X2Y27          LUT4 (Prop_lut4_I3_O)        0.331    14.471 r  result_chars[0][4]_i_211/O
                         net (fo=1, routed)           0.000    14.471    result_chars[0][4]_i_211_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.847 r  result_chars_reg[0][4]_i_189/CO[3]
                         net (fo=1, routed)           0.000    14.847    result_chars_reg[0][4]_i_189_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.964 r  result_chars_reg[0][4]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.964    result_chars_reg[0][4]_i_155_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.183 r  result_chars_reg[0][4]_i_115/O[0]
                         net (fo=2, routed)           0.829    16.012    result_chars_reg[0][4]_i_115_n_7
    SLICE_X4Y30          LUT3 (Prop_lut3_I0_O)        0.325    16.337 r  result_chars[0][4]_i_107/O
                         net (fo=2, routed)           0.690    17.027    result_chars[0][4]_i_107_n_0
    SLICE_X4Y30          LUT4 (Prop_lut4_I3_O)        0.327    17.354 r  result_chars[0][4]_i_111/O
                         net (fo=1, routed)           0.000    17.354    result_chars[0][4]_i_111_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.755 r  result_chars_reg[0][4]_i_69/CO[3]
                         net (fo=1, routed)           0.000    17.755    result_chars_reg[0][4]_i_69_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.869 r  result_chars_reg[0][4]_i_36/CO[3]
                         net (fo=1, routed)           0.000    17.869    result_chars_reg[0][4]_i_36_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.983 r  result_chars_reg[0][4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.983    result_chars_reg[0][4]_i_15_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.317 r  result_chars_reg[0][4]_i_4/O[1]
                         net (fo=3, routed)           0.584    18.901    result_chars_reg[0][4]_i_4_n_6
    SLICE_X5Y34          LUT4 (Prop_lut4_I1_O)        0.303    19.204 r  result_chars[0][4]_i_13/O
                         net (fo=1, routed)           0.000    19.204    result_chars[0][4]_i_13_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.754 r  result_chars_reg[0][4]_i_3/CO[3]
                         net (fo=7, routed)           0.836    20.590    result_chars_reg[0][4]_i_3_n_0
    SLICE_X7Y34          LUT5 (Prop_lut5_I1_O)        0.124    20.714 r  result_chars[0][3]_i_4/O
                         net (fo=1, routed)           0.361    21.074    result_chars[0][3]_i_4_n_0
    SLICE_X6Y34          LUT5 (Prop_lut5_I4_O)        0.124    21.198 r  result_chars[0][3]_i_1/O
                         net (fo=1, routed)           0.000    21.198    result_chars[0][3]_i_1_n_0
    SLICE_X6Y34          FDRE                                         r  result_chars_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.511    14.852    clk_IBUF_BUFG
    SLICE_X6Y34          FDRE                                         r  result_chars_reg[0][3]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X6Y34          FDRE (Setup_fdre_C_D)        0.079    15.156    result_chars_reg[0][3]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -21.198    
  -------------------------------------------------------------------
                         slack                                 -6.042    

Slack (VIOLATED) :        -6.017ns  (required time - arrival time)
  Source:                 result_reg_reg[4]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_chars_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.042ns  (logic 7.325ns (45.661%)  route 8.717ns (54.339%))
  Logic Levels:           27  (CARRY4=16 LUT3=5 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.561     5.082    clk_IBUF_BUFG
    SLICE_X10Y16         FDRE                                         r  result_reg_reg[4]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  result_reg_reg[4]_replica_1/Q
                         net (fo=20, routed)          0.984     6.584    result_reg_reg_n_0_[4]_repN_1
    SLICE_X10Y16         LUT3 (Prop_lut3_I0_O)        0.124     6.708 r  result_chars[3][3]_i_126/O
                         net (fo=4, routed)           0.514     7.223    result_chars[3][3]_i_126_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.608 r  result_chars_reg[0][5]_i_178/CO[3]
                         net (fo=1, routed)           0.000     7.608    result_chars_reg[0][5]_i_178_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.722 r  result_chars_reg[0][5]_i_152/CO[3]
                         net (fo=1, routed)           0.000     7.722    result_chars_reg[0][5]_i_152_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.836 r  result_chars_reg[0][5]_i_120/CO[3]
                         net (fo=1, routed)           0.000     7.836    result_chars_reg[0][5]_i_120_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.950 r  result_chars_reg[0][5]_i_78/CO[3]
                         net (fo=1, routed)           0.000     7.950    result_chars_reg[0][5]_i_78_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.284 r  result_chars_reg[0][5]_i_42/O[1]
                         net (fo=3, routed)           1.053     9.337    result_chars_reg[0][5]_i_42_n_6
    SLICE_X4Y23          LUT3 (Prop_lut3_I0_O)        0.303     9.640 r  result_chars[0][5]_i_77/O
                         net (fo=2, routed)           0.534    10.173    result_chars[0][5]_i_77_n_0
    SLICE_X2Y23          LUT5 (Prop_lut5_I1_O)        0.124    10.297 r  result_chars[0][5]_i_32/O
                         net (fo=2, routed)           0.631    10.929    result_chars[0][5]_i_32_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I0_O)        0.124    11.053 r  result_chars[0][5]_i_36/O
                         net (fo=1, routed)           0.000    11.053    result_chars[0][5]_i_36_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.603 r  result_chars_reg[0][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.603    result_chars_reg[0][5]_i_12_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.717 r  result_chars_reg[0][5]_i_3/CO[3]
                         net (fo=1, routed)           0.009    11.726    result_chars_reg[0][5]_i_3_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.039 r  result_chars_reg[0][5]_i_2/O[3]
                         net (fo=15, routed)          1.058    13.097    result_chars_reg[0][5]_i_2_n_4
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.335    13.432 r  result_chars[0][4]_i_207/O
                         net (fo=2, routed)           0.708    14.140    result_chars[0][4]_i_207_n_0
    SLICE_X2Y27          LUT4 (Prop_lut4_I3_O)        0.331    14.471 r  result_chars[0][4]_i_211/O
                         net (fo=1, routed)           0.000    14.471    result_chars[0][4]_i_211_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.847 r  result_chars_reg[0][4]_i_189/CO[3]
                         net (fo=1, routed)           0.000    14.847    result_chars_reg[0][4]_i_189_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.964 r  result_chars_reg[0][4]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.964    result_chars_reg[0][4]_i_155_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.183 r  result_chars_reg[0][4]_i_115/O[0]
                         net (fo=2, routed)           0.829    16.012    result_chars_reg[0][4]_i_115_n_7
    SLICE_X4Y30          LUT3 (Prop_lut3_I0_O)        0.325    16.337 r  result_chars[0][4]_i_107/O
                         net (fo=2, routed)           0.690    17.027    result_chars[0][4]_i_107_n_0
    SLICE_X4Y30          LUT4 (Prop_lut4_I3_O)        0.327    17.354 r  result_chars[0][4]_i_111/O
                         net (fo=1, routed)           0.000    17.354    result_chars[0][4]_i_111_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.755 r  result_chars_reg[0][4]_i_69/CO[3]
                         net (fo=1, routed)           0.000    17.755    result_chars_reg[0][4]_i_69_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.869 r  result_chars_reg[0][4]_i_36/CO[3]
                         net (fo=1, routed)           0.000    17.869    result_chars_reg[0][4]_i_36_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.983 r  result_chars_reg[0][4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.983    result_chars_reg[0][4]_i_15_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.317 r  result_chars_reg[0][4]_i_4/O[1]
                         net (fo=3, routed)           0.584    18.901    result_chars_reg[0][4]_i_4_n_6
    SLICE_X5Y34          LUT4 (Prop_lut4_I1_O)        0.303    19.204 r  result_chars[0][4]_i_13/O
                         net (fo=1, routed)           0.000    19.204    result_chars[0][4]_i_13_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.754 r  result_chars_reg[0][4]_i_3/CO[3]
                         net (fo=7, routed)           0.685    20.439    result_chars_reg[0][4]_i_3_n_0
    SLICE_X7Y34          LUT3 (Prop_lut3_I0_O)        0.124    20.563 r  result_chars[0][7]_i_3/O
                         net (fo=4, routed)           0.438    21.000    result_chars[0][7]_i_3_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I2_O)        0.124    21.124 r  result_chars[0][5]_i_1/O
                         net (fo=1, routed)           0.000    21.124    result_chars[0][5]_i_1_n_0
    SLICE_X5Y35          FDRE                                         r  result_chars_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  result_chars_reg[0][5]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X5Y35          FDRE (Setup_fdre_C_D)        0.029    15.107    result_chars_reg[0][5]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -21.124    
  -------------------------------------------------------------------
                         slack                                 -6.017    

Slack (VIOLATED) :        -5.799ns  (required time - arrival time)
  Source:                 result_reg_reg[4]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_chars_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.859ns  (logic 7.413ns (46.744%)  route 8.446ns (53.256%))
  Logic Levels:           27  (CARRY4=16 LUT3=4 LUT4=3 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.561     5.082    clk_IBUF_BUFG
    SLICE_X10Y16         FDRE                                         r  result_reg_reg[4]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  result_reg_reg[4]_replica_1/Q
                         net (fo=20, routed)          0.984     6.584    result_reg_reg_n_0_[4]_repN_1
    SLICE_X10Y16         LUT3 (Prop_lut3_I0_O)        0.124     6.708 r  result_chars[3][3]_i_126/O
                         net (fo=4, routed)           0.514     7.223    result_chars[3][3]_i_126_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.608 r  result_chars_reg[0][5]_i_178/CO[3]
                         net (fo=1, routed)           0.000     7.608    result_chars_reg[0][5]_i_178_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.722 r  result_chars_reg[0][5]_i_152/CO[3]
                         net (fo=1, routed)           0.000     7.722    result_chars_reg[0][5]_i_152_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.836 r  result_chars_reg[0][5]_i_120/CO[3]
                         net (fo=1, routed)           0.000     7.836    result_chars_reg[0][5]_i_120_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.950 r  result_chars_reg[0][5]_i_78/CO[3]
                         net (fo=1, routed)           0.000     7.950    result_chars_reg[0][5]_i_78_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.284 r  result_chars_reg[0][5]_i_42/O[1]
                         net (fo=3, routed)           1.053     9.337    result_chars_reg[0][5]_i_42_n_6
    SLICE_X4Y23          LUT3 (Prop_lut3_I0_O)        0.303     9.640 r  result_chars[0][5]_i_77/O
                         net (fo=2, routed)           0.534    10.173    result_chars[0][5]_i_77_n_0
    SLICE_X2Y23          LUT5 (Prop_lut5_I1_O)        0.124    10.297 r  result_chars[0][5]_i_32/O
                         net (fo=2, routed)           0.631    10.929    result_chars[0][5]_i_32_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I0_O)        0.124    11.053 r  result_chars[0][5]_i_36/O
                         net (fo=1, routed)           0.000    11.053    result_chars[0][5]_i_36_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.603 r  result_chars_reg[0][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.603    result_chars_reg[0][5]_i_12_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.717 r  result_chars_reg[0][5]_i_3/CO[3]
                         net (fo=1, routed)           0.009    11.726    result_chars_reg[0][5]_i_3_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.039 r  result_chars_reg[0][5]_i_2/O[3]
                         net (fo=15, routed)          1.058    13.097    result_chars_reg[0][5]_i_2_n_4
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.335    13.432 r  result_chars[0][4]_i_207/O
                         net (fo=2, routed)           0.708    14.140    result_chars[0][4]_i_207_n_0
    SLICE_X2Y27          LUT4 (Prop_lut4_I3_O)        0.331    14.471 r  result_chars[0][4]_i_211/O
                         net (fo=1, routed)           0.000    14.471    result_chars[0][4]_i_211_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.847 r  result_chars_reg[0][4]_i_189/CO[3]
                         net (fo=1, routed)           0.000    14.847    result_chars_reg[0][4]_i_189_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.964 r  result_chars_reg[0][4]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.964    result_chars_reg[0][4]_i_155_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.183 r  result_chars_reg[0][4]_i_115/O[0]
                         net (fo=2, routed)           0.829    16.012    result_chars_reg[0][4]_i_115_n_7
    SLICE_X4Y30          LUT3 (Prop_lut3_I0_O)        0.325    16.337 r  result_chars[0][4]_i_107/O
                         net (fo=2, routed)           0.690    17.027    result_chars[0][4]_i_107_n_0
    SLICE_X4Y30          LUT4 (Prop_lut4_I3_O)        0.327    17.354 r  result_chars[0][4]_i_111/O
                         net (fo=1, routed)           0.000    17.354    result_chars[0][4]_i_111_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.755 r  result_chars_reg[0][4]_i_69/CO[3]
                         net (fo=1, routed)           0.000    17.755    result_chars_reg[0][4]_i_69_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.869 r  result_chars_reg[0][4]_i_36/CO[3]
                         net (fo=1, routed)           0.000    17.869    result_chars_reg[0][4]_i_36_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.983 r  result_chars_reg[0][4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.983    result_chars_reg[0][4]_i_15_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.317 r  result_chars_reg[0][4]_i_4/O[1]
                         net (fo=3, routed)           0.584    18.901    result_chars_reg[0][4]_i_4_n_6
    SLICE_X5Y34          LUT4 (Prop_lut4_I1_O)        0.303    19.204 r  result_chars[0][4]_i_13/O
                         net (fo=1, routed)           0.000    19.204    result_chars[0][4]_i_13_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.754 r  result_chars_reg[0][4]_i_3/CO[3]
                         net (fo=7, routed)           0.851    20.605    result_chars_reg[0][4]_i_3_n_0
    SLICE_X3Y33          LUT5 (Prop_lut5_I1_O)        0.124    20.729 r  result_chars[0][0]_i_2/O
                         net (fo=1, routed)           0.000    20.729    result_chars[0][0]_i_2_n_0
    SLICE_X3Y33          MUXF7 (Prop_muxf7_I0_O)      0.212    20.941 r  result_chars_reg[0][0]_i_1/O
                         net (fo=1, routed)           0.000    20.941    result_chars_reg[0][0]_i_1_n_0
    SLICE_X3Y33          FDRE                                         r  result_chars_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  result_chars_reg[0][0]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X3Y33          FDRE (Setup_fdre_C_D)        0.064    15.142    result_chars_reg[0][0]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -20.941    
  -------------------------------------------------------------------
                         slack                                 -5.799    

Slack (VIOLATED) :        -5.744ns  (required time - arrival time)
  Source:                 result_reg_reg[4]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_chars_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.770ns  (logic 7.201ns (45.661%)  route 8.569ns (54.339%))
  Logic Levels:           26  (CARRY4=16 LUT3=4 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.561     5.082    clk_IBUF_BUFG
    SLICE_X10Y16         FDRE                                         r  result_reg_reg[4]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDRE (Prop_fdre_C_Q)         0.518     5.600 r  result_reg_reg[4]_replica_1/Q
                         net (fo=20, routed)          0.984     6.584    result_reg_reg_n_0_[4]_repN_1
    SLICE_X10Y16         LUT3 (Prop_lut3_I0_O)        0.124     6.708 r  result_chars[3][3]_i_126/O
                         net (fo=4, routed)           0.514     7.223    result_chars[3][3]_i_126_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.608 r  result_chars_reg[0][5]_i_178/CO[3]
                         net (fo=1, routed)           0.000     7.608    result_chars_reg[0][5]_i_178_n_0
    SLICE_X9Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.722 r  result_chars_reg[0][5]_i_152/CO[3]
                         net (fo=1, routed)           0.000     7.722    result_chars_reg[0][5]_i_152_n_0
    SLICE_X9Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.836 r  result_chars_reg[0][5]_i_120/CO[3]
                         net (fo=1, routed)           0.000     7.836    result_chars_reg[0][5]_i_120_n_0
    SLICE_X9Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.950 r  result_chars_reg[0][5]_i_78/CO[3]
                         net (fo=1, routed)           0.000     7.950    result_chars_reg[0][5]_i_78_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.284 r  result_chars_reg[0][5]_i_42/O[1]
                         net (fo=3, routed)           1.053     9.337    result_chars_reg[0][5]_i_42_n_6
    SLICE_X4Y23          LUT3 (Prop_lut3_I0_O)        0.303     9.640 r  result_chars[0][5]_i_77/O
                         net (fo=2, routed)           0.534    10.173    result_chars[0][5]_i_77_n_0
    SLICE_X2Y23          LUT5 (Prop_lut5_I1_O)        0.124    10.297 r  result_chars[0][5]_i_32/O
                         net (fo=2, routed)           0.631    10.929    result_chars[0][5]_i_32_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I0_O)        0.124    11.053 r  result_chars[0][5]_i_36/O
                         net (fo=1, routed)           0.000    11.053    result_chars[0][5]_i_36_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.603 r  result_chars_reg[0][5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.603    result_chars_reg[0][5]_i_12_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.717 r  result_chars_reg[0][5]_i_3/CO[3]
                         net (fo=1, routed)           0.009    11.726    result_chars_reg[0][5]_i_3_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.039 r  result_chars_reg[0][5]_i_2/O[3]
                         net (fo=15, routed)          1.058    13.097    result_chars_reg[0][5]_i_2_n_4
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.335    13.432 r  result_chars[0][4]_i_207/O
                         net (fo=2, routed)           0.708    14.140    result_chars[0][4]_i_207_n_0
    SLICE_X2Y27          LUT4 (Prop_lut4_I3_O)        0.331    14.471 r  result_chars[0][4]_i_211/O
                         net (fo=1, routed)           0.000    14.471    result_chars[0][4]_i_211_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.847 r  result_chars_reg[0][4]_i_189/CO[3]
                         net (fo=1, routed)           0.000    14.847    result_chars_reg[0][4]_i_189_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.964 r  result_chars_reg[0][4]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.964    result_chars_reg[0][4]_i_155_n_0
    SLICE_X2Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.183 r  result_chars_reg[0][4]_i_115/O[0]
                         net (fo=2, routed)           0.829    16.012    result_chars_reg[0][4]_i_115_n_7
    SLICE_X4Y30          LUT3 (Prop_lut3_I0_O)        0.325    16.337 r  result_chars[0][4]_i_107/O
                         net (fo=2, routed)           0.690    17.027    result_chars[0][4]_i_107_n_0
    SLICE_X4Y30          LUT4 (Prop_lut4_I3_O)        0.327    17.354 r  result_chars[0][4]_i_111/O
                         net (fo=1, routed)           0.000    17.354    result_chars[0][4]_i_111_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.755 r  result_chars_reg[0][4]_i_69/CO[3]
                         net (fo=1, routed)           0.000    17.755    result_chars_reg[0][4]_i_69_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.869 r  result_chars_reg[0][4]_i_36/CO[3]
                         net (fo=1, routed)           0.000    17.869    result_chars_reg[0][4]_i_36_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.983 r  result_chars_reg[0][4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.983    result_chars_reg[0][4]_i_15_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.317 r  result_chars_reg[0][4]_i_4/O[1]
                         net (fo=3, routed)           0.584    18.901    result_chars_reg[0][4]_i_4_n_6
    SLICE_X5Y34          LUT4 (Prop_lut4_I1_O)        0.303    19.204 r  result_chars[0][4]_i_13/O
                         net (fo=1, routed)           0.000    19.204    result_chars[0][4]_i_13_n_0
    SLICE_X5Y34          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.754 r  result_chars_reg[0][4]_i_3/CO[3]
                         net (fo=7, routed)           0.975    20.729    result_chars_reg[0][4]_i_3_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I4_O)        0.124    20.853 r  result_chars[0][4]_i_1/O
                         net (fo=1, routed)           0.000    20.853    result_chars[0][4]_i_1_n_0
    SLICE_X5Y35          FDRE                                         r  result_chars_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.512    14.853    clk_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  result_chars_reg[0][4]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X5Y35          FDRE (Setup_fdre_C_D)        0.031    15.109    result_chars_reg[0][4]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -20.853    
  -------------------------------------------------------------------
                         slack                                 -5.744    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 sel_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seq_sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  sel_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141     1.588 f  sel_reg_reg[5]/Q
                         net (fo=2, routed)           0.065     1.653    uart_rx/Q[5]
    SLICE_X8Y10          LUT6 (Prop_lut6_I1_O)        0.045     1.698 r  uart_rx/seq_sel[1]_i_1/O
                         net (fo=1, routed)           0.000     1.698    uart_rx_n_1
    SLICE_X8Y10          FDRE                                         r  seq_sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.834     1.961    clk_IBUF_BUFG
    SLICE_X8Y10          FDRE                                         r  seq_sel_reg[1]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X8Y10          FDRE (Hold_fdre_C_D)         0.121     1.581    seq_sel_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 sel_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seq_sel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.457%)  route 0.067ns (26.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  sel_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  sel_reg_reg[5]/Q
                         net (fo=2, routed)           0.067     1.655    uart_rx/Q[5]
    SLICE_X8Y10          LUT6 (Prop_lut6_I3_O)        0.045     1.700 r  uart_rx/seq_sel[0]_i_1/O
                         net (fo=1, routed)           0.000     1.700    uart_rx_n_0
    SLICE_X8Y10          FDRE                                         r  seq_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.834     1.961    clk_IBUF_BUFG
    SLICE_X8Y10          FDRE                                         r  seq_sel_reg[0]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X8Y10          FDRE (Hold_fdre_C_D)         0.120     1.580    seq_sel_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 n_pad_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pad_inst/n_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X12Y11         FDRE                                         r  n_pad_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  n_pad_reg[2]/Q
                         net (fo=1, routed)           0.049     1.660    pad_inst/n_count_reg[7]_0[2]
    SLICE_X13Y11         LUT6 (Prop_lut6_I0_O)        0.045     1.705 r  pad_inst/n_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.705    pad_inst/n_count[2]
    SLICE_X13Y11         FDRE                                         r  pad_inst/n_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.834     1.961    pad_inst/CLK
    SLICE_X13Y11         FDRE                                         r  pad_inst/n_count_reg[2]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X13Y11         FDRE (Hold_fdre_C_D)         0.092     1.552    pad_inst/n_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 n_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_user_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.099%)  route 0.110ns (43.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X11Y10         FDRE                                         r  n_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  n_buffer_reg[0]/Q
                         net (fo=4, routed)           0.110     1.698    n_buffer_reg_n_0_[0]
    SLICE_X10Y10         FDRE                                         r  n_user_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.834     1.961    clk_IBUF_BUFG
    SLICE_X10Y10         FDRE                                         r  n_user_reg[0]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X10Y10         FDRE (Hold_fdre_C_D)         0.085     1.545    n_user_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 n_buffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            n_user_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X11Y11         FDRE                                         r  n_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  n_buffer_reg[4]/Q
                         net (fo=4, routed)           0.114     1.702    n_buffer_reg_n_0_[4]
    SLICE_X10Y11         FDRE                                         r  n_user_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.834     1.961    clk_IBUF_BUFG
    SLICE_X10Y11         FDRE                                         r  n_user_reg[4]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X10Y11         FDRE (Hold_fdre_C_D)         0.085     1.545    n_user_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 pad_inst/p_n_1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pad_inst/p_n_2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.213ns (72.178%)  route 0.082ns (27.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.559     1.442    pad_inst/CLK
    SLICE_X14Y18         FDRE                                         r  pad_inst/p_n_1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  pad_inst/p_n_1_reg[31]/Q
                         net (fo=1, routed)           0.082     1.688    pad_inst/p_n_1_reg_n_0_[31]
    SLICE_X15Y18         LUT2 (Prop_lut2_I1_O)        0.049     1.737 r  pad_inst/p_n_2[31]_i_1/O
                         net (fo=1, routed)           0.000     1.737    pad_inst/p_n_2[31]_i_1_n_0
    SLICE_X15Y18         FDRE                                         r  pad_inst/p_n_2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.827     1.954    pad_inst/CLK
    SLICE_X15Y18         FDRE                                         r  pad_inst/p_n_2_reg[31]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X15Y18         FDRE (Hold_fdre_C_D)         0.107     1.562    pad_inst/p_n_2_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 uart_tx/baud_count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/baud_count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.229%)  route 0.108ns (36.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.594     1.477    uart_tx/CLK
    SLICE_X0Y7           FDCE                                         r  uart_tx/baud_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  uart_tx/baud_count_reg[8]/Q
                         net (fo=3, routed)           0.108     1.726    uart_tx/baud_count_reg_n_0_[8]
    SLICE_X1Y7           LUT6 (Prop_lut6_I3_O)        0.045     1.771 r  uart_tx/baud_count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.771    uart_tx/baud_count[9]_i_1_n_0
    SLICE_X1Y7           FDCE                                         r  uart_tx/baud_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.865     1.992    uart_tx/CLK
    SLICE_X1Y7           FDCE                                         r  uart_tx/baud_count_reg[9]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X1Y7           FDCE (Hold_fdce_C_D)         0.092     1.582    uart_tx/baud_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 uart_tx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/baud_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.594     1.477    uart_tx/CLK
    SLICE_X0Y9           FDCE                                         r  uart_tx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  uart_tx/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          0.109     1.727    uart_tx/FSM_sequential_state_reg_n_0_[1]
    SLICE_X1Y9           LUT4 (Prop_lut4_I2_O)        0.045     1.772 r  uart_tx/baud_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.772    uart_tx/baud_count[0]_i_1_n_0
    SLICE_X1Y9           FDCE                                         r  uart_tx/baud_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.865     1.992    uart_tx/CLK
    SLICE_X1Y9           FDCE                                         r  uart_tx/baud_count_reg[0]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X1Y9           FDCE (Hold_fdce_C_D)         0.091     1.581    uart_tx/baud_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 uart_rx/baudrate_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx/baudrate_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.861%)  route 0.115ns (38.139%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.592     1.475    uart_rx/CLK
    SLICE_X5Y9           FDCE                                         r  uart_rx/baudrate_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDCE (Prop_fdce_C_Q)         0.141     1.616 f  uart_rx/baudrate_counter_reg[4]/Q
                         net (fo=8, routed)           0.115     1.731    uart_rx/baudrate_counter[4]
    SLICE_X4Y9           LUT6 (Prop_lut6_I3_O)        0.045     1.776 r  uart_rx/baudrate_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.776    uart_rx/baudrate_counter[7]_i_1_n_0
    SLICE_X4Y9           FDCE                                         r  uart_rx/baudrate_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.863     1.990    uart_rx/CLK
    SLICE_X4Y9           FDCE                                         r  uart_rx/baudrate_counter_reg[7]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X4Y9           FDCE (Hold_fdce_C_D)         0.092     1.580    uart_rx/baudrate_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 pad_inst/p_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.562     1.445    pad_inst/CLK
    SLICE_X8Y13          FDRE                                         r  pad_inst/p_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  pad_inst/p_out_reg_reg[0]/Q
                         net (fo=2, routed)           0.093     1.702    mos_inst/led_reg[7]_2[0]
    SLICE_X9Y13          LUT5 (Prop_lut5_I4_O)        0.045     1.747 r  mos_inst/led[0]_i_1/O
                         net (fo=1, routed)           0.000     1.747    mos_inst_n_8
    SLICE_X9Y13          FDRE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  led_reg[0]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X9Y13          FDRE (Hold_fdre_C_D)         0.091     1.549    led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y11    FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y11    FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y11    FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y12    FSM_sequential_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y12    have_n_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y13    have_sel_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y13    led_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y13   led_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y12   led_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y11    FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y11    FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y11    FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y11    FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y11    FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y11    FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y12    FSM_sequential_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y12    FSM_sequential_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y12    have_n_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y12    have_n_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y11    FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y11    FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y11    FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y11    FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y11    FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y11    FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y12    FSM_sequential_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y12    FSM_sequential_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y12    have_n_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y12    have_n_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx/TxD_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TxD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.029ns  (logic 3.974ns (49.495%)  route 4.055ns (50.505%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.633     5.154    uart_tx/CLK
    SLICE_X0Y13          FDPE                                         r  uart_tx/TxD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.456     5.610 r  uart_tx/TxD_reg/Q
                         net (fo=1, routed)           4.055     9.665    TxD_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    13.183 r  TxD_OBUF_inst/O
                         net (fo=0)                   0.000    13.183    TxD
    A18                                                               r  TxD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.766ns  (logic 4.048ns (59.822%)  route 2.719ns (40.178%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X10Y13         FDRE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  led_reg[1]/Q
                         net (fo=1, routed)           2.719     8.322    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.852 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.852    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.304ns  (logic 3.961ns (62.834%)  route 2.343ns (37.166%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  led_reg[0]/Q
                         net (fo=1, routed)           2.343     7.884    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    11.389 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.389    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.285ns  (logic 3.957ns (62.953%)  route 2.328ns (37.047%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X11Y12         FDRE                                         r  led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  led_reg[7]/Q
                         net (fo=1, routed)           2.328     7.871    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    11.371 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.371    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.198ns  (logic 4.032ns (65.064%)  route 2.165ns (34.936%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X10Y13         FDRE                                         r  led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  led_reg[5]/Q
                         net (fo=1, routed)           2.165     7.769    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    11.283 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.283    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.165ns  (logic 4.027ns (65.324%)  route 2.138ns (34.676%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X10Y13         FDRE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  led_reg[3]/Q
                         net (fo=1, routed)           2.138     7.741    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    11.250 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.250    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.163ns  (logic 3.962ns (64.289%)  route 2.201ns (35.711%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.564     5.085    clk_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  led_reg[6]/Q
                         net (fo=1, routed)           2.201     7.742    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    11.248 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.248    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.125ns  (logic 3.957ns (64.604%)  route 2.168ns (35.396%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X11Y12         FDRE                                         r  led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  led_reg[2]/Q
                         net (fo=1, routed)           2.168     7.710    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    11.211 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.211    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.102ns  (logic 3.965ns (64.969%)  route 2.138ns (35.031%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X11Y12         FDRE                                         r  led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  led_reg[4]/Q
                         net (fo=1, routed)           2.138     7.680    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    11.189 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.189    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.928ns  (logic 1.351ns (70.043%)  route 0.578ns (29.957%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X11Y12         FDRE                                         r  led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  led_reg[4]/Q
                         net (fo=1, routed)           0.578     2.165    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.375 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.375    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.931ns  (logic 1.343ns (69.552%)  route 0.588ns (30.448%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X11Y12         FDRE                                         r  led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  led_reg[2]/Q
                         net (fo=1, routed)           0.588     2.175    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.377 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.377    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.952ns  (logic 1.374ns (70.402%)  route 0.578ns (29.598%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X10Y13         FDRE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  led_reg[3]/Q
                         net (fo=1, routed)           0.578     2.187    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.397 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.397    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.955ns  (logic 1.348ns (68.960%)  route 0.607ns (31.040%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  led_reg[6]/Q
                         net (fo=1, routed)           0.607     2.193    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.400 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.400    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.968ns  (logic 1.380ns (70.106%)  route 0.588ns (29.894%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X10Y13         FDRE                                         r  led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  led_reg[5]/Q
                         net (fo=1, routed)           0.588     2.197    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.413 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.413    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.986ns  (logic 1.343ns (67.605%)  route 0.643ns (32.395%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X11Y12         FDRE                                         r  led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  led_reg[7]/Q
                         net (fo=1, routed)           0.643     2.231    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.432 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.432    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.013ns  (logic 1.347ns (66.920%)  route 0.666ns (33.080%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  led_reg[0]/Q
                         net (fo=1, routed)           0.666     2.252    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.458 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.458    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.203ns  (logic 1.395ns (63.299%)  route 0.809ns (36.701%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X10Y13         FDRE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  led_reg[1]/Q
                         net (fo=1, routed)           0.809     2.418    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.648 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.648    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx/TxD_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TxD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.621ns  (logic 1.360ns (51.886%)  route 1.261ns (48.114%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.591     1.474    uart_tx/CLK
    SLICE_X0Y13          FDPE                                         r  uart_tx/TxD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDPE (Prop_fdpe_C_Q)         0.141     1.615 r  uart_tx/TxD_reg/Q
                         net (fo=1, routed)           1.261     2.876    TxD_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     4.095 r  TxD_OBUF_inst/O
                         net (fo=0)                   0.000     4.095    TxD
    A18                                                               r  TxD (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           439 Endpoints
Min Delay           439 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            result_chars_reg[0][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.459ns  (logic 1.441ns (15.237%)  route 8.018ns (84.763%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=420, routed)         8.018     9.459    clr_IBUF
    SLICE_X3Y33          FDRE                                         r  result_chars_reg[0][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.512     4.853    clk_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  result_chars_reg[0][0]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            result_chars_reg[0][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.459ns  (logic 1.441ns (15.237%)  route 8.018ns (84.763%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=420, routed)         8.018     9.459    clr_IBUF
    SLICE_X3Y33          FDRE                                         r  result_chars_reg[0][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.512     4.853    clk_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  result_chars_reg[0][2]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            result_reg_reg[3]_replica_4/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.258ns  (logic 1.441ns (15.568%)  route 7.816ns (84.432%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=420, routed)         7.816     9.258    clr_IBUF
    SLICE_X10Y36         FDRE                                         r  result_reg_reg[3]_replica_4/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.446     4.787    clk_IBUF_BUFG
    SLICE_X10Y36         FDRE                                         r  result_reg_reg[3]_replica_4/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            result_chars_reg[0][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.132ns  (logic 1.441ns (15.783%)  route 7.691ns (84.217%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=420, routed)         7.691     9.132    clr_IBUF
    SLICE_X3Y35          FDRE                                         r  result_chars_reg[0][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.514     4.855    clk_IBUF_BUFG
    SLICE_X3Y35          FDRE                                         r  result_chars_reg[0][1]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            result_reg_reg[0]_replica_5/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.056ns  (logic 1.441ns (15.915%)  route 7.615ns (84.085%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=420, routed)         7.615     9.056    clr_IBUF
    SLICE_X10Y35         FDRE                                         r  result_reg_reg[0]_replica_5/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.446     4.787    clk_IBUF_BUFG
    SLICE_X10Y35         FDRE                                         r  result_reg_reg[0]_replica_5/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            result_chars_reg[0][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.809ns  (logic 1.441ns (16.362%)  route 7.367ns (83.638%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=420, routed)         7.367     8.809    clr_IBUF
    SLICE_X5Y35          FDRE                                         r  result_chars_reg[0][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.512     4.853    clk_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  result_chars_reg[0][4]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            result_chars_reg[0][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.809ns  (logic 1.441ns (16.362%)  route 7.367ns (83.638%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=420, routed)         7.367     8.809    clr_IBUF
    SLICE_X5Y35          FDRE                                         r  result_chars_reg[0][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.512     4.853    clk_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  result_chars_reg[0][5]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            result_reg_reg[5]_replica_2/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.668ns  (logic 1.441ns (16.628%)  route 7.227ns (83.372%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=420, routed)         7.227     8.668    clr_IBUF
    SLICE_X10Y37         FDRE                                         r  result_reg_reg[5]_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.447     4.788    clk_IBUF_BUFG
    SLICE_X10Y37         FDRE                                         r  result_reg_reg[5]_replica_2/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            result_reg_reg[5]_replica_1/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.631ns  (logic 1.441ns (16.699%)  route 7.190ns (83.301%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=420, routed)         7.190     8.631    clr_IBUF
    SLICE_X9Y29          FDRE                                         r  result_reg_reg[5]_replica_1/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.439     4.780    clk_IBUF_BUFG
    SLICE_X9Y29          FDRE                                         r  result_reg_reg[5]_replica_1/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            result_reg_reg[8]_replica_1/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.631ns  (logic 1.441ns (16.699%)  route 7.190ns (83.301%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  clr_IBUF_inst/O
                         net (fo=420, routed)         7.190     8.631    clr_IBUF
    SLICE_X8Y29          FDRE                                         r  result_reg_reg[8]_replica_1/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         1.439     4.780    clk_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  result_reg_reg[8]_replica_1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            uart_tx/TxD_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.608ns  (logic 0.210ns (34.476%)  route 0.398ns (65.524%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=420, routed)         0.398     0.608    uart_tx/clr_IBUF
    SLICE_X0Y13          FDPE                                         f  uart_tx/TxD_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.861     1.988    uart_tx/CLK
    SLICE_X0Y13          FDPE                                         r  uart_tx/TxD_reg/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            mos_idx_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.625ns  (logic 0.210ns (33.502%)  route 0.416ns (66.498%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=420, routed)         0.416     0.625    clr_IBUF
    SLICE_X3Y12          FDRE                                         r  mos_idx_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.862     1.989    clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  mos_idx_reg[4]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            mos_idx_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.625ns  (logic 0.210ns (33.502%)  route 0.416ns (66.498%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=420, routed)         0.416     0.625    clr_IBUF
    SLICE_X3Y12          FDRE                                         r  mos_idx_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.862     1.989    clk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  mos_idx_reg[5]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            uart_tx/ready_prev_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.649ns  (logic 0.210ns (32.271%)  route 0.440ns (67.729%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=420, routed)         0.440     0.649    uart_tx/clr_IBUF
    SLICE_X1Y11          FDCE                                         f  uart_tx/ready_prev_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.864     1.991    uart_tx/CLK
    SLICE_X1Y11          FDCE                                         r  uart_tx/ready_prev_reg/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            uart_tx/tdre_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.649ns  (logic 0.210ns (32.271%)  route 0.440ns (67.729%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  clr_IBUF_inst/O
                         net (fo=420, routed)         0.440     0.649    uart_tx/clr_IBUF
    SLICE_X1Y11          FDPE                                         f  uart_tx/tdre_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.864     1.991    uart_tx/CLK
    SLICE_X1Y11          FDPE                                         r  uart_tx/tdre_reg/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            menu_idx_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.210ns (31.224%)  route 0.462ns (68.776%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=420, routed)         0.462     0.671    clr_IBUF
    SLICE_X0Y14          FDRE                                         r  menu_idx_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  menu_idx_reg[1]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            menu_idx_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.210ns (31.224%)  route 0.462ns (68.776%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=420, routed)         0.462     0.671    clr_IBUF
    SLICE_X0Y14          FDRE                                         r  menu_idx_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  menu_idx_reg[2]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            menu_idx_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.210ns (31.224%)  route 0.462ns (68.776%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=420, routed)         0.462     0.671    clr_IBUF
    SLICE_X0Y14          FDRE                                         r  menu_idx_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  menu_idx_reg[3]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            menu_idx_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.210ns (31.224%)  route 0.462ns (68.776%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=420, routed)         0.462     0.671    clr_IBUF
    SLICE_X0Y14          FDRE                                         r  menu_idx_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.861     1.988    clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  menu_idx_reg[4]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            pad_idx_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.210ns (29.659%)  route 0.497ns (70.341%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  clr_IBUF_inst/O
                         net (fo=420, routed)         0.497     0.706    clr_IBUF
    SLICE_X3Y11          FDRE                                         r  pad_idx_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=427, routed)         0.864     1.991    clk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  pad_idx_reg[1]/C





