

================================================================
== Vitis HLS Report for 'mmult'
================================================================
* Date:           Fri Jan  6 17:11:09 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        mxu
* Solution:       CAT (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      223|      223|  2.230 us|  2.230 us|  224|  224|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                         |                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                |            Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_mmult_Pipeline_1_fu_130              |mmult_Pipeline_1              |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
        |grp_mmult_Pipeline_2_fu_138              |mmult_Pipeline_2              |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
        |grp_mmult_Pipeline_mmult0_mmult1_fu_146  |mmult_Pipeline_mmult0_mmult1  |       71|       71|  0.710 us|  0.710 us|   71|   71|       no|
        |grp_mmult_Pipeline_4_fu_153              |mmult_Pipeline_4              |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%C_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %C"   --->   Operation 20 'read' 'C_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %B"   --->   Operation 21 'read' 'B_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 22 [1/1] (1.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A"   --->   Operation 22 'read' 'A_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%a_buffer = alloca i64 1" [mmult.cpp:15]   --->   Operation 23 'alloca' 'a_buffer' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%b_buffer = alloca i64 1" [mmult.cpp:16]   --->   Operation 24 'alloca' 'b_buffer' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 25 [1/1] (3.25ns)   --->   "%c_buffer = alloca i64 1" [mmult.cpp:17]   --->   Operation 25 'alloca' 'c_buffer' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %A_read, i32 2, i32 63" [mmult.cpp:19]   --->   Operation 26 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %B_read, i32 2, i32 63" [mmult.cpp:20]   --->   Operation 27 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %C_read, i32 2, i32 63" [mmult.cpp:30]   --->   Operation 28 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i62 %trunc_ln" [mmult.cpp:19]   --->   Operation 29 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%A_port_addr = getelementptr i32 %A_port, i64 %sext_ln19" [mmult.cpp:19]   --->   Operation 30 'getelementptr' 'A_port_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_port_addr, i32 64" [mmult.cpp:19]   --->   Operation 31 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i62 %trunc_ln1" [mmult.cpp:20]   --->   Operation 32 'sext' 'sext_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%B_port_addr = getelementptr i32 %B_port, i64 %sext_ln20" [mmult.cpp:20]   --->   Operation 33 'getelementptr' 'B_port_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [7/7] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %B_port_addr, i32 64" [mmult.cpp:20]   --->   Operation 34 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 35 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_port_addr, i32 64" [mmult.cpp:19]   --->   Operation 35 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 36 [6/7] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %B_port_addr, i32 64" [mmult.cpp:20]   --->   Operation 36 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 37 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_port_addr, i32 64" [mmult.cpp:19]   --->   Operation 37 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 38 [5/7] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %B_port_addr, i32 64" [mmult.cpp:20]   --->   Operation 38 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 39 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_port_addr, i32 64" [mmult.cpp:19]   --->   Operation 39 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 40 [4/7] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %B_port_addr, i32 64" [mmult.cpp:20]   --->   Operation 40 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 41 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_port_addr, i32 64" [mmult.cpp:19]   --->   Operation 41 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 42 [3/7] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %B_port_addr, i32 64" [mmult.cpp:20]   --->   Operation 42 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 43 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_port_addr, i32 64" [mmult.cpp:19]   --->   Operation 43 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 44 [2/7] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %B_port_addr, i32 64" [mmult.cpp:20]   --->   Operation 44 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 45 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_port_addr, i32 64" [mmult.cpp:19]   --->   Operation 45 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 46 [1/7] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %B_port_addr, i32 64" [mmult.cpp:20]   --->   Operation 46 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 47 [2/2] (0.00ns)   --->   "%call_ln19 = call void @mmult_Pipeline_1, i32 %A_port, i62 %trunc_ln, i32 %a_buffer" [mmult.cpp:19]   --->   Operation 47 'call' 'call_ln19' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 48 [2/2] (0.00ns)   --->   "%call_ln20 = call void @mmult_Pipeline_2, i32 %B_port, i62 %trunc_ln1, i32 %b_buffer" [mmult.cpp:20]   --->   Operation 48 'call' 'call_ln20' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln19 = call void @mmult_Pipeline_1, i32 %A_port, i62 %trunc_ln, i32 %a_buffer" [mmult.cpp:19]   --->   Operation 49 'call' 'call_ln19' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln20 = call void @mmult_Pipeline_2, i32 %B_port, i62 %trunc_ln1, i32 %b_buffer" [mmult.cpp:20]   --->   Operation 50 'call' 'call_ln20' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 51 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mmult_Pipeline_mmult0_mmult1, i32 %a_buffer, i32 %b_buffer, i32 %c_buffer"   --->   Operation 51 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mmult_Pipeline_mmult0_mmult1, i32 %a_buffer, i32 %b_buffer, i32 %c_buffer"   --->   Operation 52 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i62 %trunc_ln2" [mmult.cpp:30]   --->   Operation 53 'sext' 'sext_ln30' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 54 [1/1] (0.00ns)   --->   "%C_port_addr = getelementptr i32 %C_port, i64 %sext_ln30" [mmult.cpp:30]   --->   Operation 54 'getelementptr' 'C_port_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 55 [1/1] (7.30ns)   --->   "%empty_26 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %C_port_addr, i32 64" [mmult.cpp:30]   --->   Operation 55 'writereq' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 56 [2/2] (0.00ns)   --->   "%call_ln30 = call void @mmult_Pipeline_4, i32 %C_port, i62 %trunc_ln2, i32 %c_buffer" [mmult.cpp:30]   --->   Operation 56 'call' 'call_ln30' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln30 = call void @mmult_Pipeline_4, i32 %C_port, i62 %trunc_ln2, i32 %c_buffer" [mmult.cpp:30]   --->   Operation 57 'call' 'call_ln30' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 58 [5/5] (7.30ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %C_port_addr" [mmult.cpp:31]   --->   Operation 58 'writeresp' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 59 [4/5] (7.30ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %C_port_addr" [mmult.cpp:31]   --->   Operation 59 'writeresp' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 60 [3/5] (7.30ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %C_port_addr" [mmult.cpp:31]   --->   Operation 60 'writeresp' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 61 [2/5] (7.30ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %C_port_addr" [mmult.cpp:31]   --->   Operation 61 'writeresp' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 62 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12" [mmult.cpp:6]   --->   Operation 62 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_port, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_port"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_port, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_port"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C_port, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C_port"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 75 [1/5] (7.30ns)   --->   "%empty_27 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %C_port_addr" [mmult.cpp:31]   --->   Operation 75 'writeresp' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 76 [1/1] (0.00ns)   --->   "%ret_ln31 = ret" [mmult.cpp:31]   --->   Operation 76 'ret' 'ret_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_port]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ B_port]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ C_port]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
C_read            (read         ) [ 00000000000000000000]
B_read            (read         ) [ 00000000000000000000]
A_read            (read         ) [ 00000000000000000000]
a_buffer          (alloca       ) [ 00111111111110000000]
b_buffer          (alloca       ) [ 00111111111110000000]
c_buffer          (alloca       ) [ 00111111111111100000]
trunc_ln          (partselect   ) [ 00111111111000000000]
trunc_ln1         (partselect   ) [ 00111111111000000000]
trunc_ln2         (partselect   ) [ 00111111111111100000]
sext_ln19         (sext         ) [ 00000000000000000000]
A_port_addr       (getelementptr) [ 00011111100000000000]
sext_ln20         (sext         ) [ 00000000000000000000]
B_port_addr       (getelementptr) [ 00011111100000000000]
empty             (readreq      ) [ 00000000000000000000]
empty_25          (readreq      ) [ 00000000000000000000]
call_ln19         (call         ) [ 00000000000000000000]
call_ln20         (call         ) [ 00000000000000000000]
call_ln0          (call         ) [ 00000000000000000000]
sext_ln30         (sext         ) [ 00000000000000000000]
C_port_addr       (getelementptr) [ 00000000000001111111]
empty_26          (writereq     ) [ 00000000000000000000]
call_ln30         (call         ) [ 00000000000000000000]
spectopmodule_ln6 (spectopmodule) [ 00000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000]
empty_27          (writeresp    ) [ 00000000000000000000]
ret_ln31          (ret          ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_port">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_port"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B_port">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_port"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C_port">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_port"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="C">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mmult_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mmult_Pipeline_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mmult_Pipeline_mmult0_mmult1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mmult_Pipeline_4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="a_buffer_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_buffer/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="b_buffer_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_buffer/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="c_buffer_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_buffer/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="C_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="B_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="0"/>
<pin id="99" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="A_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_readreq_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="0" index="2" bw="8" slack="0"/>
<pin id="112" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_readreq_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="0" index="2" bw="8" slack="0"/>
<pin id="119" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_25/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_writeresp_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="0" index="2" bw="8" slack="0"/>
<pin id="126" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_26/12 empty_27/15 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_mmult_Pipeline_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="0" index="2" bw="62" slack="8"/>
<pin id="134" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln19/9 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_mmult_Pipeline_2_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="62" slack="8"/>
<pin id="142" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln20/9 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_mmult_Pipeline_mmult0_mmult1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="150" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/11 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_mmult_Pipeline_4_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="0" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="0" index="2" bw="62" slack="12"/>
<pin id="157" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln30/13 "/>
</bind>
</comp>

<comp id="161" class="1004" name="trunc_ln_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="62" slack="0"/>
<pin id="163" dir="0" index="1" bw="64" slack="0"/>
<pin id="164" dir="0" index="2" bw="3" slack="0"/>
<pin id="165" dir="0" index="3" bw="7" slack="0"/>
<pin id="166" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="trunc_ln1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="62" slack="0"/>
<pin id="173" dir="0" index="1" bw="64" slack="0"/>
<pin id="174" dir="0" index="2" bw="3" slack="0"/>
<pin id="175" dir="0" index="3" bw="7" slack="0"/>
<pin id="176" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="trunc_ln2_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="62" slack="0"/>
<pin id="183" dir="0" index="1" bw="64" slack="0"/>
<pin id="184" dir="0" index="2" bw="3" slack="0"/>
<pin id="185" dir="0" index="3" bw="7" slack="0"/>
<pin id="186" dir="1" index="4" bw="62" slack="11"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="sext_ln19_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="62" slack="1"/>
<pin id="193" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="A_port_addr_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="62" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_port_addr/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="sext_ln20_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="62" slack="1"/>
<pin id="203" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln20/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="B_port_addr_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="62" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_port_addr/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="sext_ln30_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="62" slack="11"/>
<pin id="213" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30/12 "/>
</bind>
</comp>

<comp id="214" class="1004" name="C_port_addr_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="62" slack="0"/>
<pin id="217" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_port_addr/12 "/>
</bind>
</comp>

<comp id="221" class="1005" name="trunc_ln_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="62" slack="1"/>
<pin id="223" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="227" class="1005" name="trunc_ln1_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="62" slack="1"/>
<pin id="229" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="233" class="1005" name="trunc_ln2_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="62" slack="11"/>
<pin id="235" dir="1" index="1" bw="62" slack="11"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="239" class="1005" name="A_port_addr_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_port_addr "/>
</bind>
</comp>

<comp id="244" class="1005" name="B_port_addr_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="1"/>
<pin id="246" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_port_addr "/>
</bind>
</comp>

<comp id="249" class="1005" name="C_port_addr_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="3"/>
<pin id="251" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="C_port_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="12" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="22" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="24" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="120"><net_src comp="22" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="24" pin="0"/><net_sink comp="115" pin=2"/></net>

<net id="127"><net_src comp="32" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="24" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="129"><net_src comp="36" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="136"><net_src comp="26" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="144"><net_src comp="28" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="152"><net_src comp="30" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="159"><net_src comp="34" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="4" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="102" pin="2"/><net_sink comp="161" pin=1"/></net>

<net id="169"><net_src comp="18" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="170"><net_src comp="20" pin="0"/><net_sink comp="161" pin=3"/></net>

<net id="177"><net_src comp="16" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="96" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="179"><net_src comp="18" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="180"><net_src comp="20" pin="0"/><net_sink comp="171" pin=3"/></net>

<net id="187"><net_src comp="16" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="90" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="189"><net_src comp="18" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="190"><net_src comp="20" pin="0"/><net_sink comp="181" pin=3"/></net>

<net id="198"><net_src comp="0" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="191" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="200"><net_src comp="194" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="208"><net_src comp="2" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="201" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="210"><net_src comp="204" pin="2"/><net_sink comp="115" pin=1"/></net>

<net id="218"><net_src comp="4" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="211" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="220"><net_src comp="214" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="224"><net_src comp="161" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="226"><net_src comp="221" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="230"><net_src comp="171" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="232"><net_src comp="227" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="236"><net_src comp="181" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="238"><net_src comp="233" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="242"><net_src comp="194" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="247"><net_src comp="204" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="252"><net_src comp="214" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="122" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C_port | {12 13 14 15 16 17 18 19 }
 - Input state : 
	Port: mmult : A_port | {2 3 4 5 6 7 8 9 10 }
	Port: mmult : B_port | {2 3 4 5 6 7 8 9 10 }
	Port: mmult : A | {1 }
	Port: mmult : B | {1 }
	Port: mmult : C | {1 }
  - Chain level:
	State 1
	State 2
		A_port_addr : 1
		empty : 2
		B_port_addr : 1
		empty_25 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		C_port_addr : 1
		empty_26 : 2
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit             |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |       grp_mmult_Pipeline_1_fu_130       |    0    |    0    |   110   |    24   |
|   call   |       grp_mmult_Pipeline_2_fu_138       |    0    |    0    |   110   |    24   |
|          | grp_mmult_Pipeline_mmult0_mmult1_fu_146 |    24   |  25.408 |   2334  |   918   |
|          |       grp_mmult_Pipeline_4_fu_153       |    0    |  1.588  |   142   |    33   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |            C_read_read_fu_90            |    0    |    0    |    0    |    0    |
|   read   |            B_read_read_fu_96            |    0    |    0    |    0    |    0    |
|          |            A_read_read_fu_102           |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|  readreq |            grp_readreq_fu_108           |    0    |    0    |    0    |    0    |
|          |            grp_readreq_fu_115           |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
| writeresp|           grp_writeresp_fu_122          |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |             trunc_ln_fu_161             |    0    |    0    |    0    |    0    |
|partselect|             trunc_ln1_fu_171            |    0    |    0    |    0    |    0    |
|          |             trunc_ln2_fu_181            |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |             sext_ln19_fu_191            |    0    |    0    |    0    |    0    |
|   sext   |             sext_ln20_fu_201            |    0    |    0    |    0    |    0    |
|          |             sext_ln30_fu_211            |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   Total  |                                         |    24   |  26.996 |   2696  |   999   |
|----------|-----------------------------------------|---------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
|a_buffer|   14   |    0   |    0   |    0   |
|b_buffer|   14   |    0   |    0   |    0   |
|c_buffer|    1   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+
|  Total |   29   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|A_port_addr_reg_239|   32   |
|B_port_addr_reg_244|   32   |
|C_port_addr_reg_249|   32   |
| trunc_ln1_reg_227 |   62   |
| trunc_ln2_reg_233 |   62   |
|  trunc_ln_reg_221 |   62   |
+-------------------+--------+
|       Total       |   282  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_108  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_115  |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_122 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_122 |  p1  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   194  ||  6.352  ||    27   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   24   |   26   |  2696  |   999  |    -   |
|   Memory  |   29   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    6   |    -   |   27   |    -   |
|  Register |    -   |    -   |    -   |   282  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   29   |   24   |   33   |  2978  |  1026  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
