// Seed: 2052822169
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output supply0 id_1;
  assign module_1.type_4 = 0;
  assign id_1 = {id_2{id_4 | ~id_3 | 1 ^ 1'd0}};
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    input tri0 id_2,
    input wand id_3,
    input tri id_4,
    input supply0 id_5,
    input tri0 id_6,
    input tri0 id_7,
    output supply0 id_8,
    input uwire id_9
);
  logic id_11 = id_6 == id_5;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11
  );
endmodule
