$date
Sunday 2019/12/08 20:52:38
$end
$version
CoSA
$end
$timescale
1 ns
$end
$scope module top $end
$var reg 4 v0 N12[3:0] $end
$var reg 1 v1 N14[0:0] $end
$var reg 1 v2 N24[0:0] $end
$var reg 1 v3 N26[0:0] $end
$var reg 1 v4 N28[0:0] $end
$var reg 1 v5 N284[0:0] $end
$var reg 1 v6 N285[0:0] $end
$var reg 1 v7 N286[0:0] $end
$var reg 1 v8 N287[0:0] $end
$var reg 1 v9 N288[0:0] $end
$var reg 1 v10 N289[0:0] $end
$var reg 1 v11 N290[0:0] $end
$var reg 1 v12 N291[0:0] $end
$var reg 8 v13 N30[7:0] $end
$var reg 1 v14 N304[0:0] $end
$var reg 1 v15 N305[0:0] $end
$var reg 1 v16 N306[0:0] $end
$var reg 1 v17 N307[0:0] $end
$var reg 1 v18 N308[0:0] $end
$var reg 1 v19 N309[0:0] $end
$var reg 1 v20 N310[0:0] $end
$var reg 1 v21 N311[0:0] $end
$var reg 1 v22 N320[0:0] $end
$var reg 1 v23 N321[0:0] $end
$var reg 1 v24 N322[0:0] $end
$var reg 1 v25 N323[0:0] $end
$var reg 1 v26 N324[0:0] $end
$var reg 1 v27 N325[0:0] $end
$var reg 1 v28 N326[0:0] $end
$var reg 1 v29 N327[0:0] $end
$var reg 1 v30 N336[0:0] $end
$var reg 1 v31 N337[0:0] $end
$var reg 1 v32 N338[0:0] $end
$var reg 1 v33 N339[0:0] $end
$var reg 1 v34 N340[0:0] $end
$var reg 1 v35 N341[0:0] $end
$var reg 1 v36 N342[0:0] $end
$var reg 1 v37 N343[0:0] $end
$var reg 1 v38 N9[0:0] $end
$var reg 1 v39 __2ndENDED__[0:0] $end
$var reg 4 v40 __CYCLE_CNT__[3:0] $end
$var reg 1 v41 __EDCOND__[0:0] $end
$var reg 1 v42 __ENDED__[0:0] $end
$var reg 1 v43 __IEND__[0:0] $end
$var reg 8 v44 __ILA_I_inst[7:0] $end
$var reg 8 v45 __ILA_SO_r0[7:0] $end
$var reg 8 v46 __ILA_SO_r1[7:0] $end
$var reg 8 v47 __ILA_SO_r2[7:0] $end
$var reg 8 v48 __ILA_SO_r3[7:0] $end
$var reg 1 v49 __ILA_simplePipe_decode_of_ADD__[0:0] $end
$var reg 1 v50 __ILA_simplePipe_valid__[0:0] $end
$var reg 1 v51 __ISSUE__[0:0] $end
$var reg 1 v52 __RESETED__[0:0] $end
$var reg 1 v53 __STARTED__[0:0] $end
$var reg 1 v54 __START__[0:0] $end
$var reg 2 v55 __VLG_I_dummy_read_rf[1:0] $end
$var reg 1 v56 __m12__[0:0] $end
$var reg 1 v57 __m13__[0:0] $end
$var reg 1 v58 __m14__[0:0] $end
$var reg 1 v59 __m15__[0:0] $end
$var reg 1 v60 __m4__[0:0] $end
$var reg 1 v61 __m5__[0:0] $end
$var reg 1 v62 __m6__[0:0] $end
$var reg 1 v63 __m7__[0:0] $end
$var reg 1 v64 additional_mapping_control_assume__m17__[0:0] $end
$var reg 1 v65 clk[0:0] $end
$var reg 1 v66 dummy_reset[0:0] $end
$var reg 8 v67 dummy_rf_data[7:0] $end
$var reg 1 v68 issue_decode__m18__[0:0] $end
$var reg 1 v69 issue_valid__m19__[0:0] $end
$var reg 8 v70 m1__DOT__ex_alu_result[7:0] $end
$var reg 8 v71 m1__DOT__ex_wb_val[7:0] $end
$var reg 2 v72 m1__DOT__reg_0_w_stage[1:0] $end
$var reg 2 v73 m1__DOT__reg_0_w_stage_nxt[1:0] $end
$var reg 2 v74 m1__DOT__reg_1_w_stage[1:0] $end
$var reg 2 v75 m1__DOT__reg_2_w_stage[1:0] $end
$var reg 2 v76 m1__DOT__reg_3_w_stage[1:0] $end
$var reg 8 v77 m1__DOT__registers_0_[7:0] $end
$var reg 8 v78 m1__DOT__registers_1_[7:0] $end
$var reg 8 v79 m1__DOT__registers_2_[7:0] $end
$var reg 8 v80 m1__DOT__registers_3_[7:0] $end
$var reg 1 v81 noreset__m0__[0:0] $end
$var reg 1 v82 reset_done[0:0] $end
$var reg 1 v83 rst[0:0] $end
$var reg 1 v84 variable_map_assert__p10__[0:0] $end
$var reg 1 v85 variable_map_assert__p11__[0:0] $end
$var reg 1 v86 variable_map_assert__p16__[0:0] $end
$var reg 1 v87 variable_map_assert__p9__[0:0] $end
$var reg 1 v88 variable_map_assume___m1__[0:0] $end
$var reg 1 v89 variable_map_assume___m2__[0:0] $end
$var reg 1 v90 variable_map_assume___m3__[0:0] $end
$var reg 1 v91 variable_map_assume___m8__[0:0] $end
$scope module m0 $end
$var reg 1 v92 __ILA_simplePipe_decode_of_ADD__[0:0] $end
$upscope $end
$scope module m0 $end
$var reg 1 v93 __ILA_simplePipe_valid__[0:0] $end
$upscope $end
$scope module m0 $end
$var reg 1 v94 __START__[0:0] $end
$upscope $end
$scope module m0 $end
$var reg 2 v95 bv_2_0_n5[1:0] $end
$upscope $end
$scope module m0 $end
$var reg 2 v96 bv_2_1_n1[1:0] $end
$upscope $end
$scope module m0 $end
$var reg 2 v97 bv_2_2_n10[1:0] $end
$upscope $end
$scope module m0 $end
$var reg 2 v98 bv_2_3_n28[1:0] $end
$upscope $end
$scope module m0 $end
$var reg 1 v99 clk[0:0] $end
$upscope $end
$scope module m0 $end
$var reg 8 v100 inst[7:0] $end
$upscope $end
$scope module m0 $end
$var reg 2 v101 n0[1:0] $end
$upscope $end
$scope module m0 $end
$var reg 1 v102 n11[0:0] $end
$upscope $end
$scope module m0 $end
$var reg 8 v103 n12[7:0] $end
$upscope $end
$scope module m0 $end
$var reg 8 v104 n13[7:0] $end
$upscope $end
$scope module m0 $end
$var reg 8 v105 n14[7:0] $end
$upscope $end
$scope module m0 $end
$var reg 2 v106 n15[1:0] $end
$upscope $end
$scope module m0 $end
$var reg 1 v107 n16[0:0] $end
$upscope $end
$scope module m0 $end
$var reg 1 v108 n17[0:0] $end
$upscope $end
$scope module m0 $end
$var reg 1 v109 n18[0:0] $end
$upscope $end
$scope module m0 $end
$var reg 8 v110 n19[7:0] $end
$upscope $end
$scope module m0 $end
$var reg 1 v111 n2[0:0] $end
$upscope $end
$scope module m0 $end
$var reg 8 v112 n20[7:0] $end
$upscope $end
$scope module m0 $end
$var reg 8 v113 n21[7:0] $end
$upscope $end
$scope module m0 $end
$var reg 4 v114 n22[3:0] $end
$upscope $end
$scope module m0 $end
$var reg 8 v115 n23[7:0] $end
$upscope $end
$scope module m0 $end
$var reg 1 v116 n24[0:0] $end
$upscope $end
$scope module m0 $end
$var reg 8 v117 n25[7:0] $end
$upscope $end
$scope module m0 $end
$var reg 1 v118 n26[0:0] $end
$upscope $end
$scope module m0 $end
$var reg 8 v119 n27[7:0] $end
$upscope $end
$scope module m0 $end
$var reg 1 v120 n29[0:0] $end
$upscope $end
$scope module m0 $end
$var reg 8 v121 n30[7:0] $end
$upscope $end
$scope module m0 $end
$var reg 2 v122 n4[1:0] $end
$upscope $end
$scope module m0 $end
$var reg 1 v123 n6[0:0] $end
$upscope $end
$scope module m0 $end
$var reg 2 v124 n7[1:0] $end
$upscope $end
$scope module m0 $end
$var reg 1 v125 n8[0:0] $end
$upscope $end
$scope module m0 $end
$var reg 1 v126 n9[0:0] $end
$upscope $end
$scope module m0 $end
$var reg 8 v127 r0[7:0] $end
$upscope $end
$scope module m0 $end
$var reg 8 v128 r0_randinit[7:0] $end
$upscope $end
$scope module m0 $end
$var reg 8 v129 r1[7:0] $end
$upscope $end
$scope module m0 $end
$var reg 8 v130 r1_randinit[7:0] $end
$upscope $end
$scope module m0 $end
$var reg 8 v131 r2[7:0] $end
$upscope $end
$scope module m0 $end
$var reg 8 v132 r2_randinit[7:0] $end
$upscope $end
$scope module m0 $end
$var reg 8 v133 r3[7:0] $end
$upscope $end
$scope module m0 $end
$var reg 8 v134 r3_randinit[7:0] $end
$upscope $end
$scope module m0 $end
$var reg 1 v135 rst[0:0] $end
$upscope $end
$scope module m1 $end
$var reg 1 v136 clk[0:0] $end
$upscope $end
$scope module m1 $end
$var reg 2 v137 dummy_read_rf[1:0] $end
$upscope $end
$scope module m1 $end
$var reg 8 v138 dummy_rf_data[7:0] $end
$upscope $end
$scope module m1 $end
$var reg 8 v139 ex_alu_result[7:0] $end
$upscope $end
$scope module m1 $end
$var reg 2 v140 ex_wb_rd[1:0] $end
$upscope $end
$scope module m1 $end
$var reg 1 v141 ex_wb_reg_wen[0:0] $end
$upscope $end
$scope module m1 $end
$var reg 8 v142 ex_wb_val[7:0] $end
$upscope $end
$scope module m1 $end
$var reg 2 v143 id_ex_op[1:0] $end
$upscope $end
$scope module m1 $end
$var reg 2 v144 id_ex_rd[1:0] $end
$upscope $end
$scope module m1 $end
$var reg 1 v145 id_ex_reg_wen[0:0] $end
$upscope $end
$scope module m1 $end
$var reg 8 v146 id_ex_rs1_val[7:0] $end
$upscope $end
$scope module m1 $end
$var reg 8 v147 id_ex_rs2_val[7:0] $end
$upscope $end
$scope module m1 $end
$var reg 8 v148 id_rs1_val[7:0] $end
$upscope $end
$scope module m1 $end
$var reg 8 v149 id_rs2_val[7:0] $end
$upscope $end
$scope module m1 $end
$var reg 1 v150 id_wen[0:0] $end
$upscope $end
$scope module m1 $end
$var reg 8 v151 inst[7:0] $end
$upscope $end
$scope module m1 $end
$var reg 8 v152 m1__DOT__ex_alu_result[7:0] $end
$upscope $end
$scope module m1 $end
$var reg 8 v153 m1__DOT__ex_wb_val[7:0] $end
$upscope $end
$scope module m1 $end
$var reg 2 v154 m1__DOT__reg_0_w_stage[1:0] $end
$upscope $end
$scope module m1 $end
$var reg 2 v155 m1__DOT__reg_0_w_stage_nxt[1:0] $end
$upscope $end
$scope module m1 $end
$var reg 2 v156 m1__DOT__reg_1_w_stage[1:0] $end
$upscope $end
$scope module m1 $end
$var reg 2 v157 m1__DOT__reg_2_w_stage[1:0] $end
$upscope $end
$scope module m1 $end
$var reg 2 v158 m1__DOT__reg_3_w_stage[1:0] $end
$upscope $end
$scope module m1 $end
$var reg 8 v159 m1__DOT__registers_0_[7:0] $end
$upscope $end
$scope module m1 $end
$var reg 8 v160 m1__DOT__registers_1_[7:0] $end
$upscope $end
$scope module m1 $end
$var reg 8 v161 m1__DOT__registers_2_[7:0] $end
$upscope $end
$scope module m1 $end
$var reg 8 v162 m1__DOT__registers_3_[7:0] $end
$upscope $end
$scope module m1 $end
$var reg 2 v163 op[1:0] $end
$upscope $end
$scope module m1 $end
$var reg 2 v164 rd[1:0] $end
$upscope $end
$scope module m1 $end
$var reg 2 v165 reg_0_w_stage[1:0] $end
$upscope $end
$scope module m1 $end
$var reg 1 v166 reg_0_w_stage_nxt[0:0] $end
$upscope $end
$scope module m1 $end
$var reg 2 v167 reg_1_w_stage[1:0] $end
$upscope $end
$scope module m1 $end
$var reg 1 v168 reg_1_w_stage_nxt[0:0] $end
$upscope $end
$scope module m1 $end
$var reg 2 v169 reg_2_w_stage[1:0] $end
$upscope $end
$scope module m1 $end
$var reg 1 v170 reg_2_w_stage_nxt[0:0] $end
$upscope $end
$scope module m1 $end
$var reg 2 v171 reg_3_w_stage[1:0] $end
$upscope $end
$scope module m1 $end
$var reg 1 v172 reg_3_w_stage_nxt[0:0] $end
$upscope $end
$scope module m1 $end
$var reg 8 v173 registers[0][7:0] $end
$upscope $end
$scope module m1 $end
$var reg 8 v174 registers[1][7:0] $end
$upscope $end
$scope module m1 $end
$var reg 8 v175 registers[2][7:0] $end
$upscope $end
$scope module m1 $end
$var reg 8 v176 registers[3][7:0] $end
$upscope $end
$scope module m1 $end
$var reg 2 v177 rs1[1:0] $end
$upscope $end
$scope module m1 $end
$var reg 2 v178 rs1_stage_info[1:0] $end
$upscope $end
$scope module m1 $end
$var reg 8 v179 rs1_val[7:0] $end
$upscope $end
$scope module m1 $end
$var reg 2 v180 rs2[1:0] $end
$upscope $end
$scope module m1 $end
$var reg 2 v181 rs2_stage_info[1:0] $end
$upscope $end
$scope module m1 $end
$var reg 8 v182 rs2_val[7:0] $end
$upscope $end
$scope module m1 $end
$var reg 1 v183 rst[0:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0001 v0
b0 v1
b1 v2
b1 v3
b0 v4
b0 v5
b0 v6
b0 v7
b1 v8
b1 v9
b0 v10
b0 v11
b1 v12
b11111000 v13
b1 v14
b1 v15
b1 v16
b1 v17
b1 v18
b1 v19
b1 v20
b1 v21
b1 v22
b0 v23
b0 v24
b1 v25
b0 v26
b0 v27
b0 v28
b1 v29
b0 v30
b0 v31
b0 v32
b1 v33
b1 v34
b0 v35
b0 v36
b1 v37
b0 v38
b0 v39
b0001 v40
b1 v41
b0 v42
b1 v43
b11000011 v44
b10011000 v45
b10111001 v46
b10111000 v47
b00110000 v48
b0 v49
b1 v50
b1 v51
b1 v52
b1 v53
b0 v54
b00 v55
b0 v56
b0 v57
b0 v58
b0 v59
b0 v60
b0 v61
b0 v62
b0 v63
b1 v64
b0 v65
b0 v66
b10011000 v67
b1 v68
b1 v69
b11111111 v70
b10111000 v71
b00 v72
b00 v73
b10 v74
b01 v75
b11 v76
b10011000 v77
b11100010 v78
b10001001 v79
b11111110 v80
b1 v81
b0 v82
b1 v83
b0 v84
b1 v85
b0 v86
b1 v87
b1 v88
b1 v89
b1 v90
b1 v91
b0 v92
b1 v93
b0 v94
b00 v95
b01 v96
b10 v97
b11 v98
b0 v99
b11000011 v100
b11 v101
b0 v102
b00110000 v103
b00110000 v104
b10011000 v105
b00 v106
b1 v107
b0 v108
b0 v109
b00110000 v110
b0 v111
b00110000 v112
b10011000 v113
b0000 v114
b10011000 v115
b0 v116
b10111001 v117
b0 v118
b10111000 v119
b1 v120
b00110000 v121
b11 v122
b0 v123
b00 v124
b1 v125
b0 v126
b10011000 v127
b10011000 v128
b10111001 v129
b11111111 v130
b10111000 v131
b10001001 v132
b00110000 v133
b10011000 v134
b1 v135
b0 v136
b00 v137
b10011000 v138
b11111111 v139
b11 v140
b1 v141
b10111000 v142
b01 v143
b11 v144
b1 v145
b00010111 v146
b11101000 v147
b10011000 v148
b10011000 v149
b1 v150
b11000011 v151
b11111111 v152
b10111000 v153
b00 v154
b00 v155
b10 v156
b01 v157
b11 v158
b10011000 v159
b11100010 v160
b10001001 v161
b11111110 v162
b11 v163
b11 v164
b00 v165
b0 v166
b10 v167
b1 v168
b01 v169
b0 v170
b11 v171
b1 v172
b10011000 v173
b11100010 v174
b10001001 v175
b11111110 v176
b00 v177
b00 v178
b10011000 v179
b00 v180
b00 v181
b10011000 v182
b0 v183
#1
b0000 v0
b0 v1
b1 v2
b0 v3
b1 v4
b0 v5
b0 v6
b0 v7
b0 v8
b0 v9
b0 v10
b0 v11
b0 v12
b01111110 v13
b0 v14
b0 v15
b0 v16
b0 v17
b0 v18
b0 v19
b0 v20
b0 v21
b0 v22
b0 v23
b0 v24
b0 v25
b0 v26
b0 v27
b0 v28
b0 v29
b0 v30
b0 v31
b0 v32
b0 v33
b0 v34
b0 v35
b0 v36
b0 v37
b0 v38
b0 v39
b0000 v40
b0 v41
b0 v42
b0 v43
b01111100 v44
b10011000 v45
b11111111 v46
b10001001 v47
b10011000 v48
b1 v49
b1 v50
b1 v51
b1 v52
b0 v53
b1 v54
b10 v55
b1 v56
b1 v57
b0 v58
b0 v59
b1 v60
b1 v61
b0 v62
b0 v63
b1 v64
b0 v65
b0 v66
b10001001 v67
b1 v68
b1 v69
b10011000 v70
b11111111 v71
b00 v72
b00 v73
b01 v74
b00 v75
b11 v76
b10011000 v77
b11100010 v78
b10001001 v79
b10111000 v80
b1 v81
b1 v82
b0 v83
b1 v84
b1 v85
b1 v86
b1 v87
b1 v88
b1 v89
b1 v90
b1 v91
b1 v92
b1 v93
b1 v94
b00 v95
b01 v96
b10 v97
b11 v98
b0 v99
b01111100 v100
b01 v101
b0 v102
b10011000 v103
b10011000 v104
b10011000 v105
b11 v106
b0 v107
b0 v108
b0 v109
b10011000 v110
b1 v111
b10011000 v112
b10011000 v113
b0000 v114
b00110000 v115
b0 v116
b11111111 v117
b0 v118
b10001001 v119
b0 v120
b10011000 v121
b00 v122
b1 v123
b11 v124
b0 v125
b0 v126
b10011000 v127
b00000000 v128
b11111111 v129
b00000000 v130
b10001001 v131
b00000000 v132
b10011000 v133
b00000000 v134
b0 v135
b0 v136
b10 v137
b10001001 v138
b10011000 v139
b11 v140
b1 v141
b11111111 v142
b11 v143
b11 v144
b1 v145
b10011000 v146
b10011000 v147
b10011000 v148
b10011000 v149
b1 v150
b01111100 v151
b10011000 v152
b11111111 v153
b00 v154
b00 v155
b01 v156
b00 v157
b11 v158
b10011000 v159
b11100010 v160
b10001001 v161
b10111000 v162
b01 v163
b00 v164
b00 v165
b0 v166
b01 v167
b0 v168
b00 v169
b0 v170
b11 v171
b1 v172
b10011000 v173
b11100010 v174
b10001001 v175
b10111000 v176
b11 v177
b11 v178
b10111000 v179
b11 v180
b11 v181
b10111000 v182
b0 v183
#2
b0001 v0
b0 v1
b1 v2
b1 v3
b0 v4
b0 v5
b0 v6
b0 v7
b0 v8
b0 v9
b0 v10
b0 v11
b0 v12
b11111111 v13
b0 v14
b0 v15
b0 v16
b0 v17
b0 v18
b0 v19
b0 v20
b0 v21
b0 v22
b0 v23
b0 v24
b0 v25
b0 v26
b0 v27
b0 v28
b0 v29
b0 v30
b0 v31
b0 v32
b0 v33
b0 v34
b0 v35
b0 v36
b0 v37
b0 v38
b0 v39
b0001 v40
b1 v41
b0 v42
b1 v43
b00011001 v44
b00110000 v45
b11111111 v46
b10001001 v47
b10011000 v48
b0 v49
b1 v50
b1 v51
b1 v52
b1 v53
b0 v54
b00 v55
b0 v56
b0 v57
b1 v58
b0 v59
b0 v60
b0 v61
b1 v62
b0 v63
b1 v64
b0 v65
b0 v66
b10011000 v67
b1 v68
b1 v69
b00110000 v70
b10011000 v71
b10 v72
b01 v73
b00 v74
b00 v75
b01 v76
b10011000 v77
b11100010 v78
b10001001 v79
b11111111 v80
b1 v81
b1 v82
b0 v83
b0 v84
b1 v85
b1 v86
b1 v87
b1 v88
b1 v89
b1 v90
b1 v91
b0 v92
b1 v93
b0 v94
b00 v95
b01 v96
b10 v97
b11 v98
b0 v99
b00011001 v100
b00 v101
b0 v102
b10011000 v103
b11111111 v104
b11111111 v105
b10 v106
b0 v107
b0 v108
b1 v109
b10001001 v110
b0 v111
b10001001 v112
b10001001 v113
b1000 v114
b00110000 v115
b1 v116
b10001000 v117
b0 v118
b10001001 v119
b0 v120
b10011000 v121
b01 v122
b0 v123
b01 v124
b0 v125
b1 v126
b00110000 v127
b00000000 v128
b11111111 v129
b00000000 v130
b10001001 v131
b00000000 v132
b10011000 v133
b00000000 v134
b0 v135
b0 v136
b00 v137
b10011000 v138
b00110000 v139
b11 v140
b1 v141
b10011000 v142
b01 v143
b00 v144
b1 v145
b10011000 v146
b10011000 v147
b11100010 v148
b10001001 v149
b0 v150
b00011001 v151
b00110000 v152
b10011000 v153
b10 v154
b01 v155
b00 v156
b00 v157
b01 v158
b10011000 v159
b11100010 v160
b10001001 v161
b11111111 v162
b00 v163
b01 v164
b10 v165
b1 v166
b00 v167
b0 v168
b00 v169
b0 v170
b01 v171
b0 v172
b10011000 v173
b11100010 v174
b10001001 v175
b11111111 v176
b01 v177
b00 v178
b11100010 v179
b10 v180
b00 v181
b10001001 v182
b0 v183
#3