$date
	Tue Aug 16 12:51:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module demo_test $end
$var wire 3 ! op [2:0] $end
$var reg 1 " clk $end
$var reg 3 # load_val [2:0] $end
$var reg 1 $ rstn $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 3 % load_val [2:0] $end
$var wire 1 $ rstn $end
$var wire 3 & op [2:0] $end
$var reg 1 ' flag $end
$var reg 3 ( r [2:0] $end
$scope module d1 $end
$var wire 1 $ clear $end
$var wire 1 " clk $end
$var wire 1 ) d $end
$var reg 1 * q $end
$upscope $end
$scope module d2 $end
$var wire 1 $ clear $end
$var wire 1 " clk $end
$var wire 1 + d $end
$var reg 1 , q $end
$upscope $end
$scope module d3 $end
$var wire 1 $ clear $end
$var wire 1 " clk $end
$var wire 1 - d $end
$var reg 1 . q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x.
x-
x,
x+
x*
x)
bx (
1'
bx &
b1 %
1$
b1 #
0"
bx !
$end
#2
1)
0+
0-
0'
b1 (
1"
#4
0"
#6
0.
0,
b1 !
b1 &
1*
1+
b11 (
1"
#8
0"
#10
b11 !
b11 &
1,
1"
#12
0"
#14
1"
#16
0"
#18
1"
#20
0"
#22
1"
#24
0"
#26
1"
#28
0"
#30
1"
#32
0"
#34
1"
#36
0"
#38
1"
#40
0"
#42
1"
#44
0"
#46
1"
#48
0"
#50
1"
#52
0"
#54
1"
#56
0"
#58
1"
#60
0"
#62
1"
#64
0"
#66
1"
#68
0"
#70
1"
#72
0"
#74
1"
#76
0"
#78
1"
#80
0"
#82
1"
#84
0"
#86
1"
#88
0"
#90
1"
#92
0"
#94
1"
#96
0"
#98
1"
#100
0"
