{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694867760648 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694867760648 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 16 15:36:00 2023 " "Processing started: Sat Sep 16 15:36:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694867760648 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694867760648 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694867760648 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1694867760771 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694867760771 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "data_sniffing.vhd " "Can't analyze file -- file data_sniffing.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1694867767752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Data_Sniffing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Data_Sniffing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Sniffing-behav " "Found design unit 1: Data_Sniffing-behav" {  } { { "Data_Sniffing.vhd" "" { Text "/home/ahmedhamdi/A/Graduation Project/VHDL/Quartus Projects/Sniffing_Communication/Data_Sniffing.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694867768065 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Sniffing " "Found entity 1: Data_Sniffing" {  } { { "Data_Sniffing.vhd" "" { Text "/home/ahmedhamdi/A/Graduation Project/VHDL/Quartus Projects/Sniffing_Communication/Data_Sniffing.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694867768065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694867768065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Communication_Module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Communication_Module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Communication_Module-behav " "Found design unit 1: Communication_Module-behav" {  } { { "Communication_Module.vhd" "" { Text "/home/ahmedhamdi/A/Graduation Project/VHDL/Quartus Projects/Sniffing_Communication/Communication_Module.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694867768066 ""} { "Info" "ISGN_ENTITY_NAME" "1 Communication_Module " "Found entity 1: Communication_Module" {  } { { "Communication_Module.vhd" "" { Text "/home/ahmedhamdi/A/Graduation Project/VHDL/Quartus Projects/Sniffing_Communication/Communication_Module.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694867768066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694867768066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Top_Level-behav " "Found design unit 1: Top_Level-behav" {  } { { "top_level.vhd" "" { Text "/home/ahmedhamdi/A/Graduation Project/VHDL/Quartus Projects/Sniffing_Communication/top_level.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694867768066 ""} { "Info" "ISGN_ENTITY_NAME" "1 Top_Level " "Found entity 1: Top_Level" {  } { { "top_level.vhd" "" { Text "/home/ahmedhamdi/A/Graduation Project/VHDL/Quartus Projects/Sniffing_Communication/top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694867768066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694867768066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file my_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_package " "Found design unit 1: my_package" {  } { { "my_package.vhd" "" { Text "/home/ahmedhamdi/A/Graduation Project/VHDL/Quartus Projects/Sniffing_Communication/my_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694867768067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694867768067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Common_Ports.vhd 2 0 " "Found 2 design units, including 0 entities, in source file Common_Ports.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Common_Ports " "Found design unit 1: Common_Ports" {  } { { "Common_Ports.vhd" "" { Text "/home/ahmedhamdi/A/Graduation Project/VHDL/Quartus Projects/Sniffing_Communication/Common_Ports.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694867768067 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Common_Ports-body " "Found design unit 2: Common_Ports-body" {  } { { "Common_Ports.vhd" "" { Text "/home/ahmedhamdi/A/Graduation Project/VHDL/Quartus Projects/Sniffing_Communication/Common_Ports.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694867768067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694867768067 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "data_sniffing_out_buffer top_level.vhd(30) " "VHDL Association List error at top_level.vhd(30): formal \"data_sniffing_out_buffer\" does not exist" {  } { { "top_level.vhd" "" { Text "/home/ahmedhamdi/A/Graduation Project/VHDL/Quartus Projects/Sniffing_Communication/top_level.vhd" 30 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1694867768067 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "in_comm_channel top_level.vhd(27) " "VHDL error at top_level.vhd(27): formal port or parameter \"in_comm_channel\" must have actual or default value" {  } { { "top_level.vhd" "" { Text "/home/ahmedhamdi/A/Graduation Project/VHDL/Quartus Projects/Sniffing_Communication/top_level.vhd" 27 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1694867768067 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "in_comm_channel Communication_Module.vhd(7) " "HDL error at Communication_Module.vhd(7): see declaration for object \"in_comm_channel\"" {  } { { "Communication_Module.vhd" "" { Text "/home/ahmedhamdi/A/Graduation Project/VHDL/Quartus Projects/Sniffing_Communication/Communication_Module.vhd" 7 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694867768067 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "422 " "Peak virtual memory: 422 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694867768137 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Sep 16 15:36:08 2023 " "Processing ended: Sat Sep 16 15:36:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694867768137 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694867768137 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694867768137 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694867768137 ""}
