(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2023-09-24T10:15:14Z")
 (DESIGN "ColorBowlRobot_G15")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.4")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "ColorBowlRobot_G15")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_RIGHT\:isr\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_LEFT\:isr\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_color_sensor.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_Color_Sensor\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Color_Sensor\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_input.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Control_Reg_Color_Sensor\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_ultrasonic_echo.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_Ultrasonic\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_IR_Sensor_LEFT.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_IR_Sensor_RIGHT.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_puck.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Servo_Gripper\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Servo_Gripper_Arm\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Servo_Lifter\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Servo_Trunk\:PWMUDB\:genblk1\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_wheel_controller.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_ultrasonic_burst.clock (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_EN_LEFT\(0\).pad_out MOTOR_EN_LEFT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_EN_RIGHT\(0\).pad_out MOTOR_EN_RIGHT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_GRIPPER\(0\).pad_out MOTOR_GRIPPER\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_GRIPPER_ARM\(0\).pad_out MOTOR_GRIPPER_ARM\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_LIFTER\(0\).pad_out MOTOR_LIFTER\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_TRUNK\(0\).pad_out MOTOR_TRUNK\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_0 \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.main_4 (3.221:3.221:3.221))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_0 \\Timer_Ultrasonic\:TimerUDB\:capture_last\\.main_4 (4.315:4.315:4.315))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_0 \\Timer_Ultrasonic\:TimerUDB\:run_mode\\.main_4 (4.305:4.305:4.305))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_0 \\Timer_Ultrasonic\:TimerUDB\:timer_enable_split\\.main_4 (3.255:3.255:3.255))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_1 \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.main_3 (3.224:3.224:3.224))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_1 \\Timer_Ultrasonic\:TimerUDB\:capture_last\\.main_3 (4.168:4.168:4.168))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_1 \\Timer_Ultrasonic\:TimerUDB\:run_mode\\.main_3 (3.964:3.964:3.964))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_1 \\Timer_Ultrasonic\:TimerUDB\:timer_enable\\.main_2 (3.964:3.964:3.964))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_1 \\Timer_Ultrasonic\:TimerUDB\:timer_enable_split\\.main_3 (3.279:3.279:3.279))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_2 \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.main_2 (2.897:2.897:2.897))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_2 \\Timer_Ultrasonic\:TimerUDB\:capture_last\\.main_2 (5.839:5.839:5.839))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_2 \\Timer_Ultrasonic\:TimerUDB\:run_mode\\.main_2 (6.370:6.370:6.370))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_2 \\Timer_Ultrasonic\:TimerUDB\:timer_enable\\.main_1 (6.370:6.370:6.370))
    (INTERCONNECT \\Control_Reg_Ultrasonic\:Sync\:ctrl_reg\\.control_2 \\Timer_Ultrasonic\:TimerUDB\:timer_enable_split\\.main_2 (5.430:5.430:5.430))
    (INTERCONNECT Echo_FLEFT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.main_5 (9.122:9.122:9.122))
    (INTERCONNECT Echo_FLEFT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:capture_last\\.main_5 (12.977:12.977:12.977))
    (INTERCONNECT Echo_FLEFT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:run_mode\\.main_5 (13.528:13.528:13.528))
    (INTERCONNECT Echo_FLEFT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:timer_enable_split\\.main_5 (11.204:11.204:11.204))
    (INTERCONNECT Echo_FRIGHT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.main_6 (7.818:7.818:7.818))
    (INTERCONNECT Echo_FRIGHT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:capture_last\\.main_6 (11.676:11.676:11.676))
    (INTERCONNECT Echo_FRIGHT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:run_mode\\.main_6 (12.232:12.232:12.232))
    (INTERCONNECT Echo_FRIGHT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:timer_enable_split\\.main_6 (9.901:9.901:9.901))
    (INTERCONNECT Echo_BACK\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.main_7 (7.833:7.833:7.833))
    (INTERCONNECT Echo_BACK\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:capture_last\\.main_7 (11.111:11.111:11.111))
    (INTERCONNECT Echo_BACK\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:run_mode\\.main_7 (11.656:11.656:11.656))
    (INTERCONNECT Echo_BACK\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:timer_enable_split\\.main_7 (9.342:9.342:9.342))
    (INTERCONNECT Trigger\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:capt_int_temp\\.main_0 (7.056:7.056:7.056))
    (INTERCONNECT Trigger\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_0\\.main_0 (7.056:7.056:7.056))
    (INTERCONNECT Trigger\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_1\\.main_0 (7.973:7.973:7.973))
    (INTERCONNECT Trigger\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:rstSts\:stsreg\\.reset (9.013:9.013:9.013))
    (INTERCONNECT Trigger\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_2 (8.626:8.626:8.626))
    (INTERCONNECT Trigger\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_2 (9.578:9.578:9.578))
    (INTERCONNECT Trigger\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:timer_enable\\.main_0 (10.260:10.260:10.260))
    (INTERCONNECT Trigger\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:trig_disable\\.main_0 (8.632:8.632:8.632))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:rstSts\:stsreg\\.interrupt isr_ultrasonic_echo.interrupt (7.931:7.931:7.931))
    (INTERCONNECT IR_Sensor_LEFT\(0\).fb Net_1134.main_0 (6.557:6.557:6.557))
    (INTERCONNECT ClockBlock.dclk_glb_6 Net_1107.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 Net_1121.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 Net_1126.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 Net_1130.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 Net_1131.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 Net_1134.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\Debouncer_IR_LEFT\:DEBOUNCER\[0\]\:d_sync_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\Debouncer_IR_RIGHT\:DEBOUNCER\[0\]\:d_sync_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Net_1107.q Net_1129.main_1 (2.319:2.319:2.319))
    (INTERCONNECT IR_Sensor_RIGHT\(0\).fb Net_1131.main_0 (9.549:9.549:9.549))
    (INTERCONNECT Echo_LEFT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.main_0 (6.825:6.825:6.825))
    (INTERCONNECT Echo_LEFT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:capture_last\\.main_0 (10.279:10.279:10.279))
    (INTERCONNECT Echo_LEFT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:run_mode\\.main_0 (10.836:10.836:10.836))
    (INTERCONNECT Echo_LEFT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:timer_enable_split\\.main_0 (8.500:8.500:8.500))
    (INTERCONNECT Echo_RIGHT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.main_1 (6.037:6.037:6.037))
    (INTERCONNECT Echo_RIGHT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:capture_last\\.main_1 (9.495:9.495:9.495))
    (INTERCONNECT Echo_RIGHT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:run_mode\\.main_1 (10.026:10.026:10.026))
    (INTERCONNECT Echo_RIGHT\(0\).fb \\Timer_Ultrasonic\:TimerUDB\:timer_enable_split\\.main_1 (7.704:7.704:7.704))
    (INTERCONNECT Net_1121.q Net_1127.main_1 (2.910:2.910:2.910))
    (INTERCONNECT Net_1126.q Net_1127.main_0 (2.925:2.925:2.925))
    (INTERCONNECT Net_1127.q isr_IR_Sensor_LEFT.interrupt (6.585:6.585:6.585))
    (INTERCONNECT Net_1129.q isr_IR_Sensor_RIGHT.interrupt (6.782:6.782:6.782))
    (INTERCONNECT Net_1130.q Net_1129.main_0 (2.289:2.289:2.289))
    (INTERCONNECT Net_1131.q Net_1107.main_1 (2.588:2.588:2.588))
    (INTERCONNECT Net_1131.q Net_1130.main_1 (2.588:2.588:2.588))
    (INTERCONNECT Net_1131.q Net_1133.main_1 (2.586:2.586:2.586))
    (INTERCONNECT Net_1131.q \\Debouncer_IR_RIGHT\:DEBOUNCER\[0\]\:d_sync_1\\.main_0 (2.588:2.588:2.588))
    (INTERCONNECT Net_1133.q isr_puck.interrupt (7.223:7.223:7.223))
    (INTERCONNECT Net_1134.q Net_1121.main_1 (8.019:8.019:8.019))
    (INTERCONNECT Net_1134.q Net_1126.main_1 (6.523:6.523:6.523))
    (INTERCONNECT Net_1134.q Net_1133.main_0 (8.019:8.019:8.019))
    (INTERCONNECT Net_1134.q \\Debouncer_IR_LEFT\:DEBOUNCER\[0\]\:d_sync_1\\.main_0 (8.019:8.019:8.019))
    (INTERCONNECT ClockBlock.dclk_glb_4 Net_1157.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 Net_1204.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 Net_1245.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 Net_1280.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper_Arm\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper_Arm\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper_Arm\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper_Arm\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Gripper_Arm\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Lifter\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Lifter\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Lifter\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Lifter\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Lifter\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Trunk\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Trunk\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Trunk\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Trunk\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PWM_Servo_Trunk\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Net_1157.q MOTOR_GRIPPER\(0\).pin_input (5.793:5.793:5.793))
    (INTERCONNECT Net_1204.q MOTOR_GRIPPER_ARM\(0\).pin_input (6.521:6.521:6.521))
    (INTERCONNECT Net_1245.q MOTOR_LIFTER\(0\).pin_input (6.365:6.365:6.365))
    (INTERCONNECT Net_1280.q MOTOR_TRUNK\(0\).pin_input (5.420:5.420:5.420))
    (INTERCONNECT \\Timer_Ultrasonic_Burst\:TimerHW\\.irq isr_ultrasonic_burst.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\Wheel_Timer\:TimerHW\\.irq \\Wheel_Timer\:TimerHW\\.timer_reset (3.381:3.381:3.381))
    (INTERCONNECT \\Wheel_Timer\:TimerHW\\.irq isr_wheel_controller.interrupt (1.000:1.000:1.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Ultrasonic\:TimerUDB\:capt_int_temp\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Ultrasonic\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Ultrasonic\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Ultrasonic\:TimerUDB\:run_mode\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Ultrasonic\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Ultrasonic\:TimerUDB\:timer_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timer_Ultrasonic\:TimerUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\Control_Reg_Color_Sensor\:Sync\:ctrl_reg\\.control_0 \\Counter_Color_Sensor\:CounterUDB\:disable_run_i\\.main_0 (4.327:4.327:4.327))
    (INTERCONNECT \\Control_Reg_Color_Sensor\:Sync\:ctrl_reg\\.control_0 \\Counter_Color_Sensor\:CounterUDB\:reload\\.main_2 (2.618:2.618:2.618))
    (INTERCONNECT \\Control_Reg_Color_Sensor\:Sync\:ctrl_reg\\.control_0 \\Counter_Color_Sensor\:CounterUDB\:sSTSReg\:stsreg\\.reset (4.888:4.888:4.888))
    (INTERCONNECT \\Control_Reg_Color_Sensor\:Sync\:ctrl_reg\\.control_0 \\PWM_Color_Sensor\:PWMUDB\:genblk8\:stsreg\\.reset (5.921:5.921:5.921))
    (INTERCONNECT \\Control_Reg_Color_Sensor\:Sync\:ctrl_reg\\.control_0 \\PWM_Color_Sensor\:PWMUDB\:runmode_enable\\.ar_0 (5.923:5.923:5.923))
    (INTERCONNECT \\Control_Reg_Color_Sensor\:Sync\:ctrl_reg\\.control_0 \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_0 (5.198:5.198:5.198))
    (INTERCONNECT \\Control_Reg_Color_Sensor\:Sync\:ctrl_reg\\.control_0 \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_0 (5.194:5.194:5.194))
    (INTERCONNECT \\Control_Reg_Color_Sensor\:Sync\:ctrl_reg\\.control_0 \\PWM_Color_Sensor\:PWMUDB\:status_0\\.ar_0 (5.923:5.923:5.923))
    (INTERCONNECT \\Control_Reg_Color_Sensor\:Sync\:ctrl_reg\\.control_0 \\PWM_Color_Sensor\:PWMUDB\:trig_disable\\.ar_0 (5.923:5.923:5.923))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:Stsreg\\.interrupt \\QuadDec_LEFT\:isr\\.interrupt (6.593:6.593:6.593))
    (INTERCONNECT MOTOR_LEFT_PHASE_A\(0\).fb \\QuadDec_LEFT\:bQuadDec\:quad_A_delayed_0\\.main_0 (4.772:4.772:4.772))
    (INTERCONNECT MOTOR_LEFT_PHASE_B\(0\).fb \\QuadDec_LEFT\:bQuadDec\:quad_B_delayed_0\\.main_0 (5.356:5.356:5.356))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:Stsreg\\.interrupt \\QuadDec_RIGHT\:isr\\.interrupt (7.846:7.846:7.846))
    (INTERCONNECT MOTOR_RIGHT_PHASE_A\(0\).fb \\QuadDec_RIGHT\:bQuadDec\:quad_A_delayed_0\\.main_0 (6.007:6.007:6.007))
    (INTERCONNECT MOTOR_RIGHT_PHASE_B\(0\).fb \\QuadDec_RIGHT\:bQuadDec\:quad_B_delayed_0\\.main_0 (6.640:6.640:6.640))
    (INTERCONNECT \\PWM_RIGHT\:PWMHW\\.cmp MOTOR_EN_RIGHT\(0\).pin_input (3.675:3.675:3.675))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_LEFT\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\QuadDec_RIGHT\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:genblk8\:stsreg\\.interrupt isr_color_sensor.interrupt (6.229:6.229:6.229))
    (INTERCONNECT Net_622.q \\Counter_Color_Sensor\:CounterUDB\:hwCapture\\.main_1 (3.826:3.826:3.826))
    (INTERCONNECT Net_622.q \\Counter_Color_Sensor\:CounterUDB\:prevCapture\\.main_0 (3.807:3.807:3.807))
    (INTERCONNECT Net_622.q \\Counter_Color_Sensor\:CounterUDB\:reload\\.main_1 (3.826:3.826:3.826))
    (INTERCONNECT Count\(0\).fb \\Counter_Color_Sensor\:CounterUDB\:count_enable\\.main_3 (5.615:5.615:5.615))
    (INTERCONNECT Count\(0\).fb \\Counter_Color_Sensor\:CounterUDB\:count_stored_i\\.main_0 (5.615:5.615:5.615))
    (INTERCONNECT ClockBlock.dclk_glb_2 Net_622.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Counter_Color_Sensor\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Counter_Color_Sensor\:CounterUDB\:disable_run_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Counter_Color_Sensor\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Counter_Color_Sensor\:CounterUDB\:prevCapture\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Counter_Color_Sensor\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Counter_Color_Sensor\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\Counter_Color_Sensor\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PWM_Color_Sensor\:PWMUDB\:genblk1\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PWM_Color_Sensor\:PWMUDB\:genblk8\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PWM_Color_Sensor\:PWMUDB\:prevCompare1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PWM_Color_Sensor\:PWMUDB\:runmode_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PWM_Color_Sensor\:PWMUDB\:status_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\PWM_Color_Sensor\:PWMUDB\:trig_disable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_LEFT\:PWMHW\\.cmp MOTOR_EN_LEFT\(0\).pin_input (3.759:3.759:3.759))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:pollcount_0\\.main_0 (5.444:5.444:5.444))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:pollcount_1\\.main_0 (5.444:5.444:5.444))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_last\\.main_0 (6.728:6.728:6.728))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_postpoll\\.main_0 (5.444:5.444:5.444))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_state_0\\.main_0 (6.728:6.728:6.728))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_state_2\\.main_0 (6.805:6.805:6.805))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_status_3\\.main_0 (6.728:6.728:6.728))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxSts\\.interrupt isr_input.interrupt (7.813:7.813:7.813))
    (INTERCONNECT Net_976.q Tx_1\(0\).pin_input (5.757:5.757:5.757))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.cl1_comb \\Counter_Color_Sensor\:CounterUDB\:prevCompare\\.main_0 (2.316:2.316:2.316))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.cl1_comb \\Counter_Color_Sensor\:CounterUDB\:status_0\\.main_0 (2.316:2.316:2.316))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\Counter_Color_Sensor\:CounterUDB\:count_enable\\.main_0 (2.317:2.317:2.317))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:count_enable\\.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_1 (2.792:2.792:2.792))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:count_enable\\.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_1 (2.785:2.785:2.785))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:count_enable\\.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_1 (3.683:3.683:3.683))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:count_enable\\.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_1 (3.693:3.693:3.693))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:count_stored_i\\.q \\Counter_Color_Sensor\:CounterUDB\:count_enable\\.main_2 (2.314:2.314:2.314))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:disable_run_i\\.q \\Counter_Color_Sensor\:CounterUDB\:count_enable\\.main_1 (2.299:2.299:2.299))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:disable_run_i\\.q \\Counter_Color_Sensor\:CounterUDB\:disable_run_i\\.main_1 (2.299:2.299:2.299))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:hwCapture\\.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.f0_load (9.701:9.701:9.701))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:hwCapture\\.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.f0_load (9.154:9.154:9.154))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:hwCapture\\.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.f0_load (10.584:10.584:10.584))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:hwCapture\\.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.f0_load (11.131:11.131:11.131))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:hwCapture\\.q \\Counter_Color_Sensor\:CounterUDB\:sSTSReg\:stsreg\\.status_4 (7.756:7.756:7.756))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:overflow_reg_i\\.q \\Counter_Color_Sensor\:CounterUDB\:disable_run_i\\.main_3 (2.925:2.925:2.925))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:overflow_reg_i\\.q \\Counter_Color_Sensor\:CounterUDB\:overflow_status\\.main_1 (2.925:2.925:2.925))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:overflow_status\\.q \\Counter_Color_Sensor\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.303:2.303:2.303))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\Counter_Color_Sensor\:CounterUDB\:disable_run_i\\.main_2 (3.203:3.203:3.203))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\Counter_Color_Sensor\:CounterUDB\:overflow_reg_i\\.main_0 (2.303:2.303:2.303))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\Counter_Color_Sensor\:CounterUDB\:overflow_status\\.main_0 (3.203:3.203:3.203))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.ce0_comb \\Counter_Color_Sensor\:CounterUDB\:reload\\.main_3 (4.123:4.123:4.123))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:prevCapture\\.q \\Counter_Color_Sensor\:CounterUDB\:hwCapture\\.main_0 (2.296:2.296:2.296))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:prevCapture\\.q \\Counter_Color_Sensor\:CounterUDB\:reload\\.main_0 (2.296:2.296:2.296))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:prevCompare\\.q \\Counter_Color_Sensor\:CounterUDB\:status_0\\.main_1 (2.293:2.293:2.293))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:reload\\.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_0 (3.243:3.243:3.243))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:reload\\.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_0 (3.239:3.239:3.239))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:reload\\.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_0 (4.157:4.157:4.157))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:reload\\.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_0 (4.159:4.159:4.159))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.ce0 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.ce0 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.ce0 \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:status_0\\.q \\Counter_Color_Sensor\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (5.855:5.855:5.855))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.z0_comb \\Counter_Color_Sensor\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (4.491:4.491:4.491))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.f0_blk_stat_comb \\Counter_Color_Sensor\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.916:2.916:2.916))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.f0_bus_stat_comb \\Counter_Color_Sensor\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.922:2.922:2.922))
    (INTERCONNECT \\Debouncer_IR_LEFT\:DEBOUNCER\[0\]\:d_sync_1\\.q Net_1121.main_0 (2.300:2.300:2.300))
    (INTERCONNECT \\Debouncer_IR_LEFT\:DEBOUNCER\[0\]\:d_sync_1\\.q Net_1126.main_0 (3.972:3.972:3.972))
    (INTERCONNECT \\Debouncer_IR_RIGHT\:DEBOUNCER\[0\]\:d_sync_1\\.q Net_1107.main_0 (2.298:2.298:2.298))
    (INTERCONNECT \\Debouncer_IR_RIGHT\:DEBOUNCER\[0\]\:d_sync_1\\.q Net_1130.main_0 (2.298:2.298:2.298))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb Net_622.main_1 (3.048:3.048:3.048))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Color_Sensor\:PWMUDB\:prevCompare1\\.main_0 (3.061:3.061:3.061))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Color_Sensor\:PWMUDB\:status_0\\.main_1 (3.048:3.048:3.048))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_Color_Sensor\:PWMUDB\:runmode_enable\\.main_0 (2.324:2.324:2.324))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_Color_Sensor\:PWMUDB\:trig_disable\\.main_0 (2.324:2.324:2.324))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:prevCompare1\\.q \\PWM_Color_Sensor\:PWMUDB\:status_0\\.main_0 (2.314:2.314:2.314))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:runmode_enable\\.q Net_622.main_0 (2.600:2.600:2.600))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:runmode_enable\\.q \\PWM_Color_Sensor\:PWMUDB\:runmode_enable\\.main_1 (2.600:2.600:2.600))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:runmode_enable\\.q \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_1 (3.682:3.682:3.682))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:runmode_enable\\.q \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_1 (3.682:3.682:3.682))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:runmode_enable\\.q \\PWM_Color_Sensor\:PWMUDB\:status_2\\.main_0 (2.600:2.600:2.600))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:runmode_enable\\.q \\PWM_Color_Sensor\:PWMUDB\:trig_disable\\.main_1 (2.600:2.600:2.600))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.ce0 \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:status_0\\.q \\PWM_Color_Sensor\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.313:2.313:2.313))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:status_2\\.q \\PWM_Color_Sensor\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.313:2.313:2.313))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.f1_blk_stat_comb \\PWM_Color_Sensor\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.917:2.917:2.917))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Color_Sensor\:PWMUDB\:runmode_enable\\.main_2 (3.648:3.648:3.648))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_2 (2.598:2.598:2.598))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_2 (2.598:2.598:2.598))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Color_Sensor\:PWMUDB\:status_2\\.main_1 (3.647:3.647:3.647))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Color_Sensor\:PWMUDB\:trig_disable\\.main_2 (3.648:3.648:3.648))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:trig_disable\\.q \\PWM_Color_Sensor\:PWMUDB\:runmode_enable\\.main_3 (2.306:2.306:2.306))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:trig_disable\\.q \\PWM_Color_Sensor\:PWMUDB\:trig_disable\\.main_3 (2.306:2.306:2.306))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb Net_1157.main_1 (2.293:2.293:2.293))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Servo_Gripper\:PWMUDB\:prevCompare1\\.main_0 (2.293:2.293:2.293))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Servo_Gripper\:PWMUDB\:status_0\\.main_1 (2.293:2.293:2.293))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_Servo_Gripper\:PWMUDB\:runmode_enable\\.main_0 (3.631:3.631:3.631))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:prevCompare1\\.q \\PWM_Servo_Gripper\:PWMUDB\:status_0\\.main_0 (2.295:2.295:2.295))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:runmode_enable\\.q Net_1157.main_0 (7.915:7.915:7.915))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:runmode_enable\\.q \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_1 (7.923:7.923:7.923))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:runmode_enable\\.q \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_1 (7.924:7.924:7.924))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:runmode_enable\\.q \\PWM_Servo_Gripper\:PWMUDB\:status_2\\.main_0 (7.915:7.915:7.915))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.ce0 \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:status_0\\.q \\PWM_Servo_Gripper\:PWMUDB\:genblk8\:stsreg\\.status_0 (3.656:3.656:3.656))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:status_2\\.q \\PWM_Servo_Gripper\:PWMUDB\:genblk8\:stsreg\\.status_2 (3.651:3.651:3.651))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.f1_blk_stat_comb \\PWM_Servo_Gripper\:PWMUDB\:genblk8\:stsreg\\.status_3 (3.658:3.658:3.658))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_2 (2.904:2.904:2.904))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_2 (2.903:2.903:2.903))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Servo_Gripper\:PWMUDB\:status_2\\.main_1 (2.904:2.904:2.904))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb Net_1204.main_1 (2.798:2.798:2.798))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Servo_Gripper_Arm\:PWMUDB\:prevCompare1\\.main_0 (2.798:2.798:2.798))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Servo_Gripper_Arm\:PWMUDB\:status_0\\.main_1 (2.792:2.792:2.792))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_Servo_Gripper_Arm\:PWMUDB\:runmode_enable\\.main_0 (2.314:2.314:2.314))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:prevCompare1\\.q \\PWM_Servo_Gripper_Arm\:PWMUDB\:status_0\\.main_0 (2.314:2.314:2.314))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:runmode_enable\\.q Net_1204.main_0 (3.088:3.088:3.088))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:runmode_enable\\.q \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_1 (3.098:3.098:3.098))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:runmode_enable\\.q \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_1 (2.960:2.960:2.960))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:runmode_enable\\.q \\PWM_Servo_Gripper_Arm\:PWMUDB\:status_2\\.main_0 (3.088:3.088:3.088))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.ce0 \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:status_0\\.q \\PWM_Servo_Gripper_Arm\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.323:2.323:2.323))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:status_2\\.q \\PWM_Servo_Gripper_Arm\:PWMUDB\:genblk8\:stsreg\\.status_2 (5.683:5.683:5.683))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.f1_blk_stat_comb \\PWM_Servo_Gripper_Arm\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.306:2.306:2.306))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_2 (2.961:2.961:2.961))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_2 (3.087:3.087:3.087))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Servo_Gripper_Arm\:PWMUDB\:status_2\\.main_1 (3.102:3.102:3.102))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb Net_1245.main_1 (2.314:2.314:2.314))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Servo_Lifter\:PWMUDB\:prevCompare1\\.main_0 (2.314:2.314:2.314))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Servo_Lifter\:PWMUDB\:status_0\\.main_1 (2.314:2.314:2.314))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_Servo_Lifter\:PWMUDB\:runmode_enable\\.main_0 (6.332:6.332:6.332))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:prevCompare1\\.q \\PWM_Servo_Lifter\:PWMUDB\:status_0\\.main_0 (2.308:2.308:2.308))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:runmode_enable\\.q Net_1245.main_0 (3.269:3.269:3.269))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:runmode_enable\\.q \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_1 (3.249:3.249:3.249))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:runmode_enable\\.q \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_1 (3.250:3.250:3.250))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:runmode_enable\\.q \\PWM_Servo_Lifter\:PWMUDB\:status_2\\.main_0 (3.269:3.269:3.269))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.ce0 \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:status_0\\.q \\PWM_Servo_Lifter\:PWMUDB\:genblk8\:stsreg\\.status_0 (5.514:5.514:5.514))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:status_2\\.q \\PWM_Servo_Lifter\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.320:2.320:2.320))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.f1_blk_stat_comb \\PWM_Servo_Lifter\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.293:2.293:2.293))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_2 (3.095:3.095:3.095))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_2 (2.952:2.952:2.952))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Servo_Lifter\:PWMUDB\:status_2\\.main_1 (3.116:3.116:3.116))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb Net_1280.main_1 (2.553:2.553:2.553))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Servo_Trunk\:PWMUDB\:prevCompare1\\.main_0 (2.553:2.553:2.553))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0_comb \\PWM_Servo_Trunk\:PWMUDB\:status_0\\.main_1 (2.539:2.539:2.539))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:genblk1\:ctrlreg\\.control_7 \\PWM_Servo_Trunk\:PWMUDB\:runmode_enable\\.main_0 (2.260:2.260:2.260))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:prevCompare1\\.q \\PWM_Servo_Trunk\:PWMUDB\:status_0\\.main_0 (2.254:2.254:2.254))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:runmode_enable\\.q Net_1280.main_0 (4.588:4.588:4.588))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:runmode_enable\\.q \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_1 (3.923:3.923:3.923))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:runmode_enable\\.q \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_1 (4.576:4.576:4.576))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:runmode_enable\\.q \\PWM_Servo_Trunk\:PWMUDB\:status_2\\.main_0 (4.588:4.588:4.588))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:status_0\\.q \\PWM_Servo_Trunk\:PWMUDB\:genblk8\:stsreg\\.status_0 (2.260:2.260:2.260))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:status_2\\.q \\PWM_Servo_Trunk\:PWMUDB\:genblk8\:stsreg\\.status_2 (2.251:2.251:2.251))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.f1_blk_stat_comb \\PWM_Servo_Trunk\:PWMUDB\:genblk8\:stsreg\\.status_3 (2.245:2.245:2.245))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.cs_addr_2 (2.985:2.985:2.985))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.cs_addr_2 (2.986:2.986:2.986))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.z0_comb \\PWM_Servo_Trunk\:PWMUDB\:status_2\\.main_1 (2.842:2.842:2.842))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (5.172:5.172:5.172))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:status_0\\.main_0 (5.172:5.172:5.172))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:count_enable\\.main_0 (3.647:3.647:3.647))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (6.557:6.557:6.557))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (6.560:6.560:6.560))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:count_stored_i\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:count_enable\\.main_1 (6.147:6.147:6.147))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (2.293:2.293:2.293))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:reload\\.main_2 (2.293:2.293:2.293))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:status_2\\.main_0 (2.293:2.293:2.293))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_LEFT\:Net_1275\\.main_1 (2.293:2.293:2.293))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.283:2.283:2.283))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:status_0\\.main_1 (2.294:2.294:2.294))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_LEFT\:Net_530\\.main_2 (5.435:5.435:5.435))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_LEFT\:Net_611\\.main_2 (5.435:5.435:5.435))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (2.610:2.610:2.610))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (2.610:2.610:2.610))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.ce0 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:status_0\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (7.497:7.497:7.497))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:reload\\.main_1 (4.036:4.036:4.036))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (6.199:6.199:6.199))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:status_3\\.main_0 (4.050:4.050:4.050))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (4.050:4.050:4.050))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_LEFT\:Net_1275\\.main_0 (4.036:4.036:4.036))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:status_2\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.303:2.303:2.303))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:status_3\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (2.317:2.317:2.317))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.291:2.291:2.291))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.296:2.296:2.296))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.293:2.293:2.293))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1203\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:count_enable\\.main_2 (7.381:7.381:7.381))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1203\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (3.904:3.904:3.904))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1203\\.q \\QuadDec_LEFT\:Net_1203_split\\.main_1 (6.519:6.519:6.519))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1203_split\\.q \\QuadDec_LEFT\:Net_1203\\.main_5 (6.122:6.122:6.122))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1251\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (4.645:4.645:4.645))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1251\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (4.641:4.641:4.641))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1251\\.q \\QuadDec_LEFT\:Net_1251\\.main_0 (4.544:4.544:4.544))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1251\\.q \\QuadDec_LEFT\:Net_1251_split\\.main_0 (3.993:3.993:3.993))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1251\\.q \\QuadDec_LEFT\:Net_530\\.main_1 (3.869:3.869:3.869))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1251\\.q \\QuadDec_LEFT\:Net_611\\.main_1 (3.869:3.869:3.869))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1251_split\\.q \\QuadDec_LEFT\:Net_1251\\.main_7 (2.296:2.296:2.296))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1260\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:reload\\.main_0 (5.377:5.377:5.377))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1260\\.q \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (5.395:5.395:5.395))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1260\\.q \\QuadDec_LEFT\:Net_1203_split\\.main_0 (8.270:8.270:8.270))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1260\\.q \\QuadDec_LEFT\:Net_1251\\.main_1 (4.219:4.219:4.219))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1260\\.q \\QuadDec_LEFT\:Net_1251_split\\.main_1 (4.152:4.152:4.152))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1260\\.q \\QuadDec_LEFT\:Net_1260\\.main_0 (2.291:2.291:2.291))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1260\\.q \\QuadDec_LEFT\:bQuadDec\:Stsreg\\.status_2 (9.628:9.628:9.628))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1260\\.q \\QuadDec_LEFT\:bQuadDec\:error\\.main_0 (9.221:9.221:9.221))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1260\\.q \\QuadDec_LEFT\:bQuadDec\:state_0\\.main_0 (9.221:9.221:9.221))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1260\\.q \\QuadDec_LEFT\:bQuadDec\:state_1\\.main_0 (2.291:2.291:2.291))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1275\\.q \\QuadDec_LEFT\:Net_530\\.main_0 (2.286:2.286:2.286))
    (INTERCONNECT \\QuadDec_LEFT\:Net_1275\\.q \\QuadDec_LEFT\:Net_611\\.main_0 (2.286:2.286:2.286))
    (INTERCONNECT \\QuadDec_LEFT\:Net_530\\.q \\QuadDec_LEFT\:bQuadDec\:Stsreg\\.status_0 (6.306:6.306:6.306))
    (INTERCONNECT \\QuadDec_LEFT\:Net_611\\.q \\QuadDec_LEFT\:bQuadDec\:Stsreg\\.status_1 (6.234:6.234:6.234))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:error\\.q \\QuadDec_LEFT\:Net_1203\\.main_2 (8.358:8.358:8.358))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:error\\.q \\QuadDec_LEFT\:Net_1203_split\\.main_4 (7.459:7.459:7.459))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:error\\.q \\QuadDec_LEFT\:Net_1251\\.main_4 (8.358:8.358:8.358))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:error\\.q \\QuadDec_LEFT\:Net_1251_split\\.main_4 (8.343:8.343:8.343))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:error\\.q \\QuadDec_LEFT\:Net_1260\\.main_1 (7.279:7.279:7.279))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:error\\.q \\QuadDec_LEFT\:bQuadDec\:Stsreg\\.status_3 (10.852:10.852:10.852))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:error\\.q \\QuadDec_LEFT\:bQuadDec\:error\\.main_3 (3.418:3.418:3.418))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:error\\.q \\QuadDec_LEFT\:bQuadDec\:state_0\\.main_3 (3.418:3.418:3.418))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:error\\.q \\QuadDec_LEFT\:bQuadDec\:state_1\\.main_3 (7.279:7.279:7.279))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_LEFT\:bQuadDec\:quad_A_delayed_1\\.main_0 (3.668:3.668:3.668))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_LEFT\:bQuadDec\:quad_A_filt\\.main_0 (3.668:3.668:3.668))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_LEFT\:bQuadDec\:quad_A_delayed_2\\.main_0 (2.290:2.290:2.290))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_LEFT\:bQuadDec\:quad_A_filt\\.main_1 (2.290:2.290:2.290))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_A_delayed_2\\.q \\QuadDec_LEFT\:bQuadDec\:quad_A_filt\\.main_2 (2.297:2.297:2.297))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_LEFT\:Net_1203\\.main_0 (5.996:5.996:5.996))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_LEFT\:Net_1203_split\\.main_2 (8.388:8.388:8.388))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_LEFT\:Net_1251\\.main_2 (5.996:5.996:5.996))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_LEFT\:Net_1251_split\\.main_2 (5.978:5.978:5.978))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_LEFT\:bQuadDec\:error\\.main_1 (6.731:6.731:6.731))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_LEFT\:bQuadDec\:quad_A_filt\\.main_3 (3.441:3.441:3.441))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_LEFT\:bQuadDec\:state_0\\.main_1 (6.731:6.731:6.731))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_LEFT\:bQuadDec\:state_1\\.main_1 (4.915:4.915:4.915))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_LEFT\:bQuadDec\:quad_B_delayed_1\\.main_0 (2.923:2.923:2.923))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_LEFT\:bQuadDec\:quad_B_filt\\.main_0 (2.923:2.923:2.923))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_LEFT\:bQuadDec\:quad_B_delayed_2\\.main_0 (2.295:2.295:2.295))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_LEFT\:bQuadDec\:quad_B_filt\\.main_1 (2.295:2.295:2.295))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_B_delayed_2\\.q \\QuadDec_LEFT\:bQuadDec\:quad_B_filt\\.main_2 (2.297:2.297:2.297))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_LEFT\:Net_1203\\.main_1 (3.717:3.717:3.717))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_LEFT\:Net_1203_split\\.main_3 (7.287:7.287:7.287))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_LEFT\:Net_1251\\.main_3 (3.717:3.717:3.717))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_LEFT\:Net_1251_split\\.main_3 (4.576:4.576:4.576))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_LEFT\:bQuadDec\:error\\.main_2 (8.953:8.953:8.953))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_LEFT\:bQuadDec\:quad_B_filt\\.main_3 (4.575:4.575:4.575))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_LEFT\:bQuadDec\:state_0\\.main_2 (8.953:8.953:8.953))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_LEFT\:bQuadDec\:state_1\\.main_2 (4.623:4.623:4.623))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_0\\.q \\QuadDec_LEFT\:Net_1203\\.main_4 (7.931:7.931:7.931))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_0\\.q \\QuadDec_LEFT\:Net_1203_split\\.main_6 (4.738:4.738:4.738))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_0\\.q \\QuadDec_LEFT\:Net_1251\\.main_6 (7.931:7.931:7.931))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_0\\.q \\QuadDec_LEFT\:Net_1251_split\\.main_6 (7.949:7.949:7.949))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_0\\.q \\QuadDec_LEFT\:Net_1260\\.main_3 (8.858:8.858:8.858))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_0\\.q \\QuadDec_LEFT\:bQuadDec\:error\\.main_5 (2.300:2.300:2.300))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_0\\.q \\QuadDec_LEFT\:bQuadDec\:state_0\\.main_5 (2.300:2.300:2.300))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_0\\.q \\QuadDec_LEFT\:bQuadDec\:state_1\\.main_5 (8.858:8.858:8.858))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_1\\.q \\QuadDec_LEFT\:Net_1203\\.main_3 (6.386:6.386:6.386))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_1\\.q \\QuadDec_LEFT\:Net_1203_split\\.main_5 (7.354:7.354:7.354))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_1\\.q \\QuadDec_LEFT\:Net_1251\\.main_5 (6.386:6.386:6.386))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_1\\.q \\QuadDec_LEFT\:Net_1251_split\\.main_5 (5.815:5.815:5.815))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_1\\.q \\QuadDec_LEFT\:Net_1260\\.main_2 (3.420:3.420:3.420))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_1\\.q \\QuadDec_LEFT\:bQuadDec\:error\\.main_4 (7.406:7.406:7.406))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_1\\.q \\QuadDec_LEFT\:bQuadDec\:state_0\\.main_4 (7.406:7.406:7.406))
    (INTERCONNECT \\QuadDec_LEFT\:bQuadDec\:state_1\\.q \\QuadDec_LEFT\:bQuadDec\:state_1\\.main_4 (3.420:3.420:3.420))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (2.884:2.884:2.884))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:status_0\\.main_0 (3.792:3.792:3.792))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:count_enable\\.main_0 (2.836:2.836:2.836))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (6.209:6.209:6.209))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (6.210:6.210:6.210))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:count_stored_i\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:count_enable\\.main_1 (2.299:2.299:2.299))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (3.771:3.771:3.771))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:reload\\.main_2 (3.771:3.771:3.771))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:status_2\\.main_0 (4.317:4.317:4.317))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_RIGHT\:Net_1275\\.main_1 (3.771:3.771:3.771))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.236:2.236:2.236))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:status_0\\.main_1 (4.561:4.561:4.561))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_RIGHT\:Net_530\\.main_2 (4.542:4.542:4.542))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_RIGHT\:Net_611\\.main_2 (4.542:4.542:4.542))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (4.527:4.527:4.527))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (4.527:4.527:4.527))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:status_0\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (3.655:3.655:3.655))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:reload\\.main_1 (4.285:4.285:4.285))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (4.207:4.207:4.207))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:status_3\\.main_0 (4.278:4.278:4.278))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (4.278:4.278:4.278))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_RIGHT\:Net_1275\\.main_0 (4.285:4.285:4.285))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:status_2\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (5.177:5.177:5.177))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:status_3\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (6.204:6.204:6.204))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.298:2.298:2.298))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.296:2.296:2.296))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.240:2.240:2.240))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1203\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:count_enable\\.main_2 (2.611:2.611:2.611))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1203\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (2.611:2.611:2.611))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1203\\.q \\QuadDec_RIGHT\:Net_1203_split\\.main_1 (2.618:2.618:2.618))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1203_split\\.q \\QuadDec_RIGHT\:Net_1203\\.main_5 (2.304:2.304:2.304))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1251\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (4.498:4.498:4.498))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1251\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (4.223:4.223:4.223))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1251\\.q \\QuadDec_RIGHT\:Net_1251\\.main_0 (2.802:2.802:2.802))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1251\\.q \\QuadDec_RIGHT\:Net_1251_split\\.main_0 (2.815:2.815:2.815))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1251\\.q \\QuadDec_RIGHT\:Net_530\\.main_1 (5.794:5.794:5.794))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1251\\.q \\QuadDec_RIGHT\:Net_611\\.main_1 (5.794:5.794:5.794))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1251_split\\.q \\QuadDec_RIGHT\:Net_1251\\.main_7 (2.283:2.283:2.283))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1260\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:reload\\.main_0 (5.323:5.323:5.323))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1260\\.q \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (7.164:7.164:7.164))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1260\\.q \\QuadDec_RIGHT\:Net_1203_split\\.main_0 (7.141:7.141:7.141))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1260\\.q \\QuadDec_RIGHT\:Net_1251\\.main_1 (9.557:9.557:9.557))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1260\\.q \\QuadDec_RIGHT\:Net_1251_split\\.main_1 (8.987:8.987:8.987))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1260\\.q \\QuadDec_RIGHT\:Net_1260\\.main_0 (5.323:5.323:5.323))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1260\\.q \\QuadDec_RIGHT\:bQuadDec\:Stsreg\\.status_2 (6.693:6.693:6.693))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1260\\.q \\QuadDec_RIGHT\:bQuadDec\:error\\.main_0 (7.118:7.118:7.118))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1260\\.q \\QuadDec_RIGHT\:bQuadDec\:state_0\\.main_0 (7.140:7.140:7.140))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1260\\.q \\QuadDec_RIGHT\:bQuadDec\:state_1\\.main_0 (7.140:7.140:7.140))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1275\\.q \\QuadDec_RIGHT\:Net_530\\.main_0 (2.234:2.234:2.234))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_1275\\.q \\QuadDec_RIGHT\:Net_611\\.main_0 (2.234:2.234:2.234))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_530\\.q \\QuadDec_RIGHT\:bQuadDec\:Stsreg\\.status_0 (2.259:2.259:2.259))
    (INTERCONNECT \\QuadDec_RIGHT\:Net_611\\.q \\QuadDec_RIGHT\:bQuadDec\:Stsreg\\.status_1 (2.257:2.257:2.257))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:error\\.q \\QuadDec_RIGHT\:Net_1203\\.main_2 (3.252:3.252:3.252))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:error\\.q \\QuadDec_RIGHT\:Net_1203_split\\.main_4 (3.254:3.254:3.254))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:error\\.q \\QuadDec_RIGHT\:Net_1251\\.main_4 (6.446:6.446:6.446))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:error\\.q \\QuadDec_RIGHT\:Net_1251_split\\.main_4 (4.939:4.939:4.939))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:error\\.q \\QuadDec_RIGHT\:Net_1260\\.main_1 (3.868:3.868:3.868))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:error\\.q \\QuadDec_RIGHT\:bQuadDec\:Stsreg\\.status_3 (3.846:3.846:3.846))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:error\\.q \\QuadDec_RIGHT\:bQuadDec\:error\\.main_3 (3.252:3.252:3.252))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:error\\.q \\QuadDec_RIGHT\:bQuadDec\:state_0\\.main_3 (3.250:3.250:3.250))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:error\\.q \\QuadDec_RIGHT\:bQuadDec\:state_1\\.main_3 (3.250:3.250:3.250))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_RIGHT\:bQuadDec\:quad_A_delayed_1\\.main_0 (2.904:2.904:2.904))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_RIGHT\:bQuadDec\:quad_A_filt\\.main_0 (2.904:2.904:2.904))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_RIGHT\:bQuadDec\:quad_A_delayed_2\\.main_0 (2.303:2.303:2.303))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_RIGHT\:bQuadDec\:quad_A_filt\\.main_1 (2.303:2.303:2.303))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_A_delayed_2\\.q \\QuadDec_RIGHT\:bQuadDec\:quad_A_filt\\.main_2 (2.297:2.297:2.297))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_RIGHT\:Net_1203\\.main_0 (5.370:5.370:5.370))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_RIGHT\:Net_1203_split\\.main_2 (4.815:4.815:4.815))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_RIGHT\:Net_1251\\.main_2 (2.782:2.782:2.782))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_RIGHT\:Net_1251_split\\.main_2 (2.799:2.799:2.799))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_RIGHT\:bQuadDec\:error\\.main_1 (5.370:5.370:5.370))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_RIGHT\:bQuadDec\:quad_A_filt\\.main_3 (2.782:2.782:2.782))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_RIGHT\:bQuadDec\:state_0\\.main_1 (4.401:4.401:4.401))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_A_filt\\.q \\QuadDec_RIGHT\:bQuadDec\:state_1\\.main_1 (4.401:4.401:4.401))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_RIGHT\:bQuadDec\:quad_B_delayed_1\\.main_0 (2.304:2.304:2.304))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_RIGHT\:bQuadDec\:quad_B_filt\\.main_0 (2.304:2.304:2.304))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_RIGHT\:bQuadDec\:quad_B_delayed_2\\.main_0 (2.301:2.301:2.301))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_RIGHT\:bQuadDec\:quad_B_filt\\.main_1 (2.301:2.301:2.301))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_B_delayed_2\\.q \\QuadDec_RIGHT\:bQuadDec\:quad_B_filt\\.main_2 (2.306:2.306:2.306))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_RIGHT\:Net_1203\\.main_1 (5.773:5.773:5.773))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_RIGHT\:Net_1203_split\\.main_3 (5.072:5.072:5.072))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_RIGHT\:Net_1251\\.main_3 (2.929:2.929:2.929))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_RIGHT\:Net_1251_split\\.main_3 (3.095:3.095:3.095))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_RIGHT\:bQuadDec\:error\\.main_2 (5.773:5.773:5.773))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_RIGHT\:bQuadDec\:quad_B_filt\\.main_3 (3.098:3.098:3.098))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_RIGHT\:bQuadDec\:state_0\\.main_2 (5.763:5.763:5.763))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:quad_B_filt\\.q \\QuadDec_RIGHT\:bQuadDec\:state_1\\.main_2 (5.763:5.763:5.763))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_0\\.q \\QuadDec_RIGHT\:Net_1203\\.main_4 (2.950:2.950:2.950))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_0\\.q \\QuadDec_RIGHT\:Net_1203_split\\.main_6 (3.080:3.080:3.080))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_0\\.q \\QuadDec_RIGHT\:Net_1251\\.main_6 (5.353:5.353:5.353))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_0\\.q \\QuadDec_RIGHT\:Net_1251_split\\.main_6 (4.798:4.798:4.798))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_0\\.q \\QuadDec_RIGHT\:Net_1260\\.main_3 (3.836:3.836:3.836))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_0\\.q \\QuadDec_RIGHT\:bQuadDec\:error\\.main_5 (2.950:2.950:2.950))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_0\\.q \\QuadDec_RIGHT\:bQuadDec\:state_0\\.main_5 (3.079:3.079:3.079))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_0\\.q \\QuadDec_RIGHT\:bQuadDec\:state_1\\.main_5 (3.079:3.079:3.079))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_1\\.q \\QuadDec_RIGHT\:Net_1203\\.main_3 (3.254:3.254:3.254))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_1\\.q \\QuadDec_RIGHT\:Net_1203_split\\.main_5 (4.120:4.120:4.120))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_1\\.q \\QuadDec_RIGHT\:Net_1251\\.main_5 (4.312:4.312:4.312))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_1\\.q \\QuadDec_RIGHT\:Net_1251_split\\.main_5 (4.324:4.324:4.324))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_1\\.q \\QuadDec_RIGHT\:Net_1260\\.main_2 (4.143:4.143:4.143))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_1\\.q \\QuadDec_RIGHT\:bQuadDec\:error\\.main_4 (3.254:3.254:3.254))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_1\\.q \\QuadDec_RIGHT\:bQuadDec\:state_0\\.main_4 (4.686:4.686:4.686))
    (INTERCONNECT \\QuadDec_RIGHT\:bQuadDec\:state_1\\.q \\QuadDec_RIGHT\:bQuadDec\:state_1\\.main_4 (4.686:4.686:4.686))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.q \\Timer_Ultrasonic\:TimerUDB\:capt_int_temp\\.main_3 (2.607:2.607:2.607))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.q \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_0\\.main_3 (2.607:2.607:2.607))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.q \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_1\\.main_3 (3.522:3.522:3.522))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.q \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.f0_load (3.391:3.391:3.391))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.q \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.f0_load (3.517:3.517:3.517))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:capt_int_temp\\.q \\Timer_Ultrasonic\:TimerUDB\:rstSts\:stsreg\\.status_1 (2.891:2.891:2.891))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:capture_last\\.q \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.main_8 (4.332:4.332:4.332))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\Timer_Ultrasonic\:TimerUDB\:capt_int_temp\\.main_2 (2.312:2.312:2.312))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_0\\.main_2 (2.312:2.312:2.312))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_0 \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_1\\.main_2 (3.199:3.199:3.199))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\Timer_Ultrasonic\:TimerUDB\:capt_int_temp\\.main_1 (2.631:2.631:2.631))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_0\\.main_1 (2.631:2.631:2.631))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_1 \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_1\\.main_1 (3.374:3.374:3.374))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_Ultrasonic\:TimerUDB\:run_mode\\.main_8 (6.031:6.031:6.031))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer_Ultrasonic\:TimerUDB\:timer_enable\\.main_3 (6.031:6.031:6.031))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_0\\.q \\Timer_Ultrasonic\:TimerUDB\:capt_int_temp\\.main_5 (2.295:2.295:2.295))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_0\\.q \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_0\\.main_5 (2.295:2.295:2.295))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_0\\.q \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_1\\.main_5 (3.211:3.211:3.211))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_1\\.q \\Timer_Ultrasonic\:TimerUDB\:capt_int_temp\\.main_4 (3.399:3.399:3.399))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_1\\.q \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_0\\.main_4 (3.399:3.399:3.399))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_1\\.q \\Timer_Ultrasonic\:TimerUDB\:int_capt_count_1\\.main_4 (2.618:2.618:2.618))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_0 (6.740:6.740:6.740))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_0 (6.743:6.743:6.743))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_Ultrasonic\:TimerUDB\:status_tc\\.main_1 (6.750:6.750:6.750))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_Ultrasonic\:TimerUDB\:timer_enable_split\\.main_10 (5.621:5.621:5.621))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.z0_comb \\Timer_Ultrasonic\:TimerUDB\:trig_disable\\.main_3 (6.750:6.750:6.750))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:run_mode\\.q \\Timer_Ultrasonic\:TimerUDB\:status_tc\\.main_0 (4.782:4.782:4.782))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:run_mode\\.q \\Timer_Ultrasonic\:TimerUDB\:timer_enable_split\\.main_9 (3.439:3.439:3.439))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:run_mode\\.q \\Timer_Ultrasonic\:TimerUDB\:trig_disable\\.main_2 (4.782:4.782:4.782))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.ce0 \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.f0_blk_stat_comb \\Timer_Ultrasonic\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.309:2.309:2.309))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.f0_bus_stat_comb \\Timer_Ultrasonic\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.308:2.308:2.308))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:status_tc\\.q \\Timer_Ultrasonic\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.307:2.307:2.307))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:timer_enable\\.q \\Timer_Ultrasonic\:TimerUDB\:capt_fifo_load\\.main_9 (5.348:5.348:5.348))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:timer_enable\\.q \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.cs_addr_1 (4.857:4.857:4.857))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:timer_enable\\.q \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.cs_addr_1 (5.423:5.423:5.423))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:timer_enable\\.q \\Timer_Ultrasonic\:TimerUDB\:timer_enable_split\\.main_8 (2.826:2.826:2.826))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:timer_enable\\.q \\Timer_Ultrasonic\:TimerUDB\:trig_disable\\.main_1 (4.435:4.435:4.435))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:timer_enable_split\\.q \\Timer_Ultrasonic\:TimerUDB\:timer_enable\\.main_4 (2.875:2.875:2.875))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:trig_disable\\.q \\Timer_Ultrasonic\:TimerUDB\:timer_enable_split\\.main_11 (3.223:3.223:3.223))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:trig_disable\\.q \\Timer_Ultrasonic\:TimerUDB\:trig_disable\\.main_4 (2.301:2.301:2.301))
    (INTERCONNECT \\UART_1\:BUART\:counter_load_not\\.q \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (4.372:4.372:4.372))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:pollcount_0\\.main_3 (2.242:2.242:2.242))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:pollcount_1\\.main_4 (2.242:2.242:2.242))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_postpoll\\.main_2 (2.242:2.242:2.242))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_state_0\\.main_10 (3.145:3.145:3.145))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_status_3\\.main_7 (3.145:3.145:3.145))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:pollcount_1\\.main_3 (2.236:2.236:2.236))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_postpoll\\.main_1 (2.236:2.236:2.236))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_state_0\\.main_9 (3.136:3.136:3.136))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_status_3\\.main_6 (3.136:3.136:3.136))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_2 (4.112:4.112:4.112))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_0\\.main_3 (4.112:4.112:4.112))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_2\\.main_3 (6.262:6.262:6.262))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_3\\.main_2 (6.262:6.262:6.262))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_status_3\\.main_3 (4.112:4.112:4.112))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (2.246:2.246:2.246))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_1\:BUART\:rx_bitclk_enable\\.main_2 (2.258:2.258:2.258))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:pollcount_0\\.main_2 (2.246:2.246:2.246))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:pollcount_1\\.main_2 (2.246:2.246:2.246))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:rx_bitclk_enable\\.main_1 (2.246:2.246:2.246))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:pollcount_0\\.main_1 (2.243:2.243:2.243))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:pollcount_1\\.main_1 (2.243:2.243:2.243))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:rx_bitclk_enable\\.main_0 (2.243:2.243:2.243))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_load_fifo\\.main_7 (3.117:3.117:3.117))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_0\\.main_8 (3.117:3.117:3.117))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_2\\.main_8 (3.873:3.873:3.873))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_3\\.main_7 (3.873:3.873:3.873))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_load_fifo\\.main_6 (2.822:2.822:2.822))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_0\\.main_7 (2.822:2.822:2.822))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_2\\.main_7 (3.744:3.744:3.744))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_3\\.main_6 (3.744:3.744:3.744))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_load_fifo\\.main_5 (4.321:4.321:4.321))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_0\\.main_6 (4.321:4.321:4.321))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_2\\.main_6 (4.267:4.267:4.267))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_3\\.main_5 (4.267:4.267:4.267))
    (INTERCONNECT \\UART_1\:BUART\:rx_counter_load\\.q \\UART_1\:BUART\:sRX\:RxBitCounter\\.load (4.789:4.789:4.789))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:rx_status_4\\.main_1 (2.241:2.241:2.241))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:rx_status_5\\.main_0 (2.858:2.858:2.858))
    (INTERCONNECT \\UART_1\:BUART\:rx_last\\.q \\UART_1\:BUART\:rx_state_2\\.main_9 (2.914:2.914:2.914))
    (INTERCONNECT \\UART_1\:BUART\:rx_load_fifo\\.q \\UART_1\:BUART\:rx_status_4\\.main_0 (3.072:3.072:3.072))
    (INTERCONNECT \\UART_1\:BUART\:rx_load_fifo\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_load (3.057:3.057:3.057))
    (INTERCONNECT \\UART_1\:BUART\:rx_postpoll\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.243:2.243:2.243))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_counter_load\\.main_1 (4.780:4.780:4.780))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_1 (5.121:5.121:5.121))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_0\\.main_2 (5.121:5.121:5.121))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_2\\.main_2 (4.780:4.780:4.780))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_3\\.main_1 (4.780:4.780:4.780))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_1 (4.780:4.780:4.780))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_status_3\\.main_2 (5.121:5.121:5.121))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (5.846:5.846:5.846))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_counter_load\\.main_3 (2.291:2.291:2.291))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_4 (3.213:3.213:3.213))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_0\\.main_5 (3.213:3.213:3.213))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_2\\.main_5 (2.291:2.291:2.291))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_3\\.main_4 (2.291:2.291:2.291))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_3 (2.291:2.291:2.291))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_status_3\\.main_5 (3.213:3.213:3.213))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_counter_load\\.main_2 (5.542:5.542:5.542))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_3 (5.080:5.080:5.080))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_0\\.main_4 (5.080:5.080:5.080))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_2\\.main_4 (5.542:5.542:5.542))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_3\\.main_3 (5.542:5.542:5.542))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_2 (5.542:5.542:5.542))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_status_3\\.main_4 (5.080:5.080:5.080))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_stop1_reg\\.q \\UART_1\:BUART\:rx_status_5\\.main_1 (2.917:2.917:2.917))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_3\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_3 (2.928:2.928:2.928))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_4\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_4 (3.625:3.625:3.625))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_5\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_5 (2.921:2.921:2.921))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_0\\.main_5 (2.311:2.311:2.311))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_1\\.main_5 (3.232:3.232:3.232))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_2\\.main_5 (3.232:3.232:3.232))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:txn\\.main_6 (4.895:4.895:4.895))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:counter_load_not\\.main_2 (5.027:5.027:5.027))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (4.361:4.361:4.361))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_bitclk\\.main_2 (5.952:5.952:5.952))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_0\\.main_2 (5.952:5.952:5.952))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_1\\.main_2 (5.027:5.027:5.027))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_2\\.main_2 (5.027:5.027:5.027))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_status_0\\.main_2 (5.952:5.952:5.952))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:tx_state_1\\.main_4 (4.616:4.616:4.616))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:tx_state_2\\.main_4 (4.616:4.616:4.616))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:txn\\.main_5 (3.124:3.124:3.124))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_counter_load\\.main_0 (4.994:4.994:4.994))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_0 (5.508:5.508:5.508))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_0\\.main_1 (5.508:5.508:5.508))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_2\\.main_1 (4.994:4.994:4.994))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_3\\.main_0 (4.994:4.994:4.994))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_0 (4.994:4.994:4.994))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_status_3\\.main_1 (5.508:5.508:5.508))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (4.995:4.995:4.995))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:sTX\:TxSts\\.status_1 (10.577:10.577:10.577))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:tx_state_0\\.main_3 (7.474:7.474:7.474))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:tx_status_0\\.main_3 (7.474:7.474:7.474))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:sTX\:TxSts\\.status_3 (11.828:11.828:11.828))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:tx_status_2\\.main_0 (9.843:9.843:9.843))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_1\:BUART\:txn\\.main_3 (2.301:2.301:2.301))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:counter_load_not\\.main_1 (3.852:3.852:3.852))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (6.110:6.110:6.110))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_bitclk\\.main_1 (2.290:2.290:2.290))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_0\\.main_1 (2.290:2.290:2.290))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_1\\.main_1 (3.852:3.852:3.852))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_2\\.main_1 (3.852:3.852:3.852))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_status_0\\.main_1 (2.290:2.290:2.290))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:txn\\.main_2 (6.115:6.115:6.115))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:counter_load_not\\.main_0 (2.289:2.289:2.289))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (4.115:4.115:4.115))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_bitclk\\.main_0 (3.208:3.208:3.208))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_0\\.main_0 (3.208:3.208:3.208))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_1\\.main_0 (2.289:2.289:2.289))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_2\\.main_0 (2.289:2.289:2.289))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_status_0\\.main_0 (3.208:3.208:3.208))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:txn\\.main_1 (4.119:4.119:4.119))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:counter_load_not\\.main_3 (3.509:3.509:3.509))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_bitclk\\.main_3 (3.708:3.708:3.708))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_0\\.main_4 (3.708:3.708:3.708))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_1\\.main_3 (3.509:3.509:3.509))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_2\\.main_3 (3.509:3.509:3.509))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_status_0\\.main_4 (3.708:3.708:3.708))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:txn\\.main_4 (5.581:5.581:5.581))
    (INTERCONNECT \\UART_1\:BUART\:tx_status_0\\.q \\UART_1\:BUART\:sTX\:TxSts\\.status_0 (2.325:2.325:2.325))
    (INTERCONNECT \\UART_1\:BUART\:tx_status_2\\.q \\UART_1\:BUART\:sTX\:TxSts\\.status_2 (6.628:6.628:6.628))
    (INTERCONNECT \\UART_1\:BUART\:txn\\.q Net_976.main_0 (4.244:4.244:4.244))
    (INTERCONNECT \\UART_1\:BUART\:txn\\.q \\UART_1\:BUART\:txn\\.main_0 (4.244:4.244:4.244))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:pollcount_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:pollcount_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\UART_1\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\PWM_LEFT\:PWMHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\PWM_RIGHT\:PWMHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Timer_Ultrasonic_Burst\:TimerHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Wheel_Timer\:TimerHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_0 \\PWM_LEFT\:PWMHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_0 \\PWM_RIGHT\:PWMHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_0 \\Wheel_Timer\:TimerHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_5 \\Timer_Ultrasonic_Burst\:TimerHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\QuadDec_RIGHT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\QuadDec_LEFT\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.cl0 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.z0 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.ff0 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.ce1 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.cl1 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.z1 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.ff1 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.co_msb \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.sol_msb \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.cfbo \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.sor \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.cmsbo \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.cl0 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.z0 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.ff0 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.ce1 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.cl1 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.z1 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.ff1 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.co_msb \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.sol_msb \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.cfbo \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.sor \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.cmsbo \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.cl0 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.z0 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.ff0 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.ce1 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.cl1 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.z1 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.ff1 \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.co_msb \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.sol_msb \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.cfbo \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.sor \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u3\\.cmsbo \\Counter_Color_Sensor\:CounterUDB\:sC32\:counterdp\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cl0 \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.z0 \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.ff0 \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.ce1 \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cl1 \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.z1 \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.ff1 \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.co_msb \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.sol_msb \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cfbo \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.sor \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u1\\.cmsbo \\PWM_Color_Sensor\:PWMUDB\:sP16\:pwmdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.cl0 \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.z0 \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.ff0 \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.ce1 \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.cl1 \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.z1 \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.ff1 \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.co_msb \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.sol_msb \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.cfbo \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.sor \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u1\\.cmsbo \\Timer_Ultrasonic\:TimerUDB\:sT16\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.cl0 \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.z0 \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.ff0 \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.ce1 \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.cl1 \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.z1 \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.ff1 \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.co_msb \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.sol_msb \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.cfbo \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.sor \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u1\\.cmsbo \\PWM_Servo_Gripper\:PWMUDB\:sP16\:pwmdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.cl0 \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.z0 \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.ff0 \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.ce1 \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.cl1 \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.z1 \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.ff1 \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.co_msb \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.sol_msb \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.cfbo \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.sor \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u1\\.cmsbo \\PWM_Servo_Gripper_Arm\:PWMUDB\:sP16\:pwmdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.cl0 \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.z0 \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.ff0 \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.ce1 \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.cl1 \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.z1 \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.ff1 \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.co_msb \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.sol_msb \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.cfbo \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.sor \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u1\\.cmsbo \\PWM_Servo_Lifter\:PWMUDB\:sP16\:pwmdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.cl0 \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.z0 \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.ff0 \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.ce1 \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.cl1 \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.z1 \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.ff1 \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.co_msb \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.sol_msb \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.cfbo \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.sor \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u1\\.cmsbo \\PWM_Servo_Trunk\:PWMUDB\:sP16\:pwmdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_EN_RIGHT\(0\).pad_out MOTOR_EN_RIGHT\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_EN_RIGHT\(0\)_PAD MOTOR_EN_RIGHT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_RIGHT_PHASE_B\(0\)_PAD MOTOR_RIGHT_PHASE_B\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_RIGHT_PHASE_A\(0\)_PAD MOTOR_RIGHT_PHASE_A\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_LEFT_PHASE_B\(0\)_PAD MOTOR_LEFT_PHASE_B\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_LEFT_PHASE_A\(0\)_PAD MOTOR_LEFT_PHASE_A\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_RIGHT_IN_4\(0\)_PAD MOTOR_RIGHT_IN_4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_RIGHT_IN_3\(0\)_PAD MOTOR_RIGHT_IN_3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_EN_LEFT\(0\).pad_out MOTOR_EN_LEFT\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_EN_LEFT\(0\)_PAD MOTOR_EN_LEFT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_LEFT_IN_2\(0\)_PAD MOTOR_LEFT_IN_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_LEFT_IN_1\(0\)_PAD MOTOR_LEFT_IN_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\)_PAD Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rx_1\(0\)_PAD Rx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IR_Sensor_LEFT\(0\)_PAD IR_Sensor_LEFT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT S0\(0\)_PAD S0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT S1\(0\)_PAD S1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT S2\(0\)_PAD S2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT S3\(0\)_PAD S3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED\(0\)_PAD LED\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Count\(0\)_PAD Count\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Trigger\(0\)_PAD Trigger\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Echo_LEFT\(0\)_PAD Echo_LEFT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Echo_RIGHT\(0\)_PAD Echo_RIGHT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT IR_Sensor_RIGHT\(0\)_PAD IR_Sensor_RIGHT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Echo_FLEFT\(0\)_PAD Echo_FLEFT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Echo_FRIGHT\(0\)_PAD Echo_FRIGHT\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Echo_BACK\(0\)_PAD Echo_BACK\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_GRIPPER\(0\).pad_out MOTOR_GRIPPER\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_GRIPPER\(0\)_PAD MOTOR_GRIPPER\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_GRIPPER_ARM\(0\).pad_out MOTOR_GRIPPER_ARM\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_GRIPPER_ARM\(0\)_PAD MOTOR_GRIPPER_ARM\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_LIFTER\(0\).pad_out MOTOR_LIFTER\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_LIFTER\(0\)_PAD MOTOR_LIFTER\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_TRUNK\(0\).pad_out MOTOR_TRUNK\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT MOTOR_TRUNK\(0\)_PAD MOTOR_TRUNK\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Indicator_RED\(0\)_PAD Indicator_RED\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Indicator_GREEN\(0\)_PAD Indicator_GREEN\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Indicator_BLUE\(0\)_PAD Indicator_BLUE\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
