/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.10
Build    : 0.8.40
Hash     : e73d896
Date     : Oct 12 2023
Type     : Engineering
Log Time   : Thu Oct 12 11:51:43 2023 GMT
#Timing report of worst 96 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 82

#Path 1
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[36].D[0] (dffre at (34,32) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                                  0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  1.113     2.007
| (intra 'clb' routing)                                                                                  0.085     2.092
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names at (32,33))                                       0.000     2.092
| (primitive '.names' combinational delay)                                                               0.152     2.244
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names at (32,33))                                      0.000     2.244
| (intra 'clb' routing)                                                                                  0.000     2.244
| (inter-block routing)                                                                                  0.220     2.464
| (intra 'clb' routing)                                                                                  0.303     2.767
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry at (33,33))                                   0.000     2.767
| (primitive 'adder_carry' combinational delay)                                                          0.028     2.795
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry at (33,33))                                0.000     2.795
| (intra 'clb' routing)                                                                                  0.000     2.795
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry at (33,33))                                 0.000     2.795
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.815
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry at (33,33))                                0.000     2.815
| (intra 'clb' routing)                                                                                  0.000     2.815
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry at (33,33))                                 0.000     2.815
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.835
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry at (33,33))                                0.000     2.835
| (intra 'clb' routing)                                                                                  0.000     2.835
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry at (33,33))                                 0.000     2.835
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.855
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry at (33,33))                                0.000     2.855
| (intra 'clb' routing)                                                                                  0.000     2.855
| (inter-block routing)                                                                                  0.284     3.139
| (intra 'clb' routing)                                                                                  0.000     3.139
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry at (33,32))                                 0.000     3.139
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.159
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry at (33,32))                                0.000     3.159
| (intra 'clb' routing)                                                                                  0.000     3.159
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry at (33,32))                                 0.000     3.159
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.178
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry at (33,32))                                0.000     3.178
| (intra 'clb' routing)                                                                                  0.000     3.178
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry at (33,32))                                0.000     3.178
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.198
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry at (33,32))                               0.000     3.198
| (intra 'clb' routing)                                                                                  0.000     3.198
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry at (33,32))                                0.000     3.198
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.218
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry at (33,32))                               0.000     3.218
| (intra 'clb' routing)                                                                                  0.000     3.218
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry at (33,32))                                0.000     3.218
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.238
$auto$alumacc.cc:485:replace_alu$27.C[12].cout[0] (adder_carry at (33,32))                               0.000     3.238
| (intra 'clb' routing)                                                                                  0.000     3.238
$auto$alumacc.cc:485:replace_alu$27.C[13].cin[0] (adder_carry at (33,32))                                0.000     3.238
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.258
$auto$alumacc.cc:485:replace_alu$27.C[13].cout[0] (adder_carry at (33,32))                               0.000     3.258
| (intra 'clb' routing)                                                                                  0.000     3.258
$auto$alumacc.cc:485:replace_alu$27.C[14].cin[0] (adder_carry at (33,32))                                0.000     3.258
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.278
$auto$alumacc.cc:485:replace_alu$27.C[14].cout[0] (adder_carry at (33,32))                               0.000     3.278
| (intra 'clb' routing)                                                                                  0.000     3.278
$auto$alumacc.cc:485:replace_alu$27.C[15].cin[0] (adder_carry at (33,32))                                0.000     3.278
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.298
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry at (33,32))                               0.000     3.298
| (intra 'clb' routing)                                                                                  0.000     3.298
| (inter-block routing)                                                                                  0.284     3.582
| (intra 'clb' routing)                                                                                  0.000     3.582
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry at (33,31))                                0.000     3.582
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.602
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry at (33,31))                               0.000     3.602
| (intra 'clb' routing)                                                                                  0.000     3.602
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry at (33,31))                                0.000     3.602
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.621
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry at (33,31))                               0.000     3.621
| (intra 'clb' routing)                                                                                  0.000     3.621
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry at (33,31))                                0.000     3.621
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.641
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry at (33,31))                               0.000     3.641
| (intra 'clb' routing)                                                                                  0.000     3.641
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry at (33,31))                                0.000     3.641
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.661
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry at (33,31))                               0.000     3.661
| (intra 'clb' routing)                                                                                  0.000     3.661
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry at (33,31))                                0.000     3.661
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.681
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry at (33,31))                               0.000     3.681
| (intra 'clb' routing)                                                                                  0.000     3.681
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry at (33,31))                                0.000     3.681
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.701
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry at (33,31))                               0.000     3.701
| (intra 'clb' routing)                                                                                  0.000     3.701
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry at (33,31))                                0.000     3.701
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.721
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry at (33,31))                               0.000     3.721
| (intra 'clb' routing)                                                                                  0.000     3.721
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry at (33,31))                                0.000     3.721
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.741
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry at (33,31))                               0.000     3.741
| (intra 'clb' routing)                                                                                  0.000     3.741
| (inter-block routing)                                                                                  0.284     4.025
| (intra 'clb' routing)                                                                                  0.000     4.025
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry at (33,30))                                0.000     4.025
| (primitive 'adder_carry' combinational delay)                                                          0.020     4.045
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry at (33,30))                               0.000     4.045
| (intra 'clb' routing)                                                                                  0.000     4.045
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry at (33,30))                                0.000     4.045
| (primitive 'adder_carry' combinational delay)                                                          0.020     4.065
$auto$alumacc.cc:485:replace_alu$27.C[25].cout[0] (adder_carry at (33,30))                               0.000     4.065
| (intra 'clb' routing)                                                                                  0.000     4.065
$auto$alumacc.cc:485:replace_alu$27.C[26].cin[0] (adder_carry at (33,30))                                0.000     4.065
| (primitive 'adder_carry' combinational delay)                                                          0.020     4.084
$auto$alumacc.cc:485:replace_alu$27.C[26].cout[0] (adder_carry at (33,30))                               0.000     4.084
| (intra 'clb' routing)                                                                                  0.000     4.084
$auto$alumacc.cc:485:replace_alu$27.C[27].cin[0] (adder_carry at (33,30))                                0.000     4.084
| (primitive 'adder_carry' combinational delay)                                                          0.020     4.104
$auto$alumacc.cc:485:replace_alu$27.C[27].cout[0] (adder_carry at (33,30))                               0.000     4.104
| (intra 'clb' routing)                                                                                  0.000     4.104
$auto$alumacc.cc:485:replace_alu$27.C[28].cin[0] (adder_carry at (33,30))                                0.000     4.104
| (primitive 'adder_carry' combinational delay)                                                          0.020     4.124
$auto$alumacc.cc:485:replace_alu$27.C[28].cout[0] (adder_carry at (33,30))                               0.000     4.124
| (intra 'clb' routing)                                                                                  0.000     4.124
$auto$alumacc.cc:485:replace_alu$27.C[29].cin[0] (adder_carry at (33,30))                                0.000     4.124
| (primitive 'adder_carry' combinational delay)                                                          0.020     4.144
$auto$alumacc.cc:485:replace_alu$27.C[29].cout[0] (adder_carry at (33,30))                               0.000     4.144
| (intra 'clb' routing)                                                                                  0.000     4.144
$auto$alumacc.cc:485:replace_alu$27.C[30].cin[0] (adder_carry at (33,30))                                0.000     4.144
| (primitive 'adder_carry' combinational delay)                                                          0.020     4.164
$auto$alumacc.cc:485:replace_alu$27.C[30].cout[0] (adder_carry at (33,30))                               0.000     4.164
| (intra 'clb' routing)                                                                                  0.000     4.164
$auto$alumacc.cc:485:replace_alu$27.C[31].cin[0] (adder_carry at (33,30))                                0.000     4.164
| (primitive 'adder_carry' combinational delay)                                                          0.020     4.184
$auto$alumacc.cc:485:replace_alu$27.C[31].cout[0] (adder_carry at (33,30))                               0.000     4.184
| (intra 'clb' routing)                                                                                  0.000     4.184
| (inter-block routing)                                                                                  0.284     4.468
| (intra 'clb' routing)                                                                                  0.000     4.468
$auto$alumacc.cc:485:replace_alu$27.C[32].cin[0] (adder_carry at (33,29))                                0.000     4.468
| (primitive 'adder_carry' combinational delay)                                                          0.020     4.488
$auto$alumacc.cc:485:replace_alu$27.C[32].cout[0] (adder_carry at (33,29))                               0.000     4.488
| (intra 'clb' routing)                                                                                  0.000     4.488
$auto$alumacc.cc:485:replace_alu$27.C[33].cin[0] (adder_carry at (33,29))                                0.000     4.488
| (primitive 'adder_carry' combinational delay)                                                          0.020     4.508
$auto$alumacc.cc:485:replace_alu$27.C[33].cout[0] (adder_carry at (33,29))                               0.000     4.508
| (intra 'clb' routing)                                                                                  0.000     4.508
$auto$alumacc.cc:485:replace_alu$27.C[34].cin[0] (adder_carry at (33,29))                                0.000     4.508
| (primitive 'adder_carry' combinational delay)                                                          0.020     4.527
$auto$alumacc.cc:485:replace_alu$27.C[34].cout[0] (adder_carry at (33,29))                               0.000     4.527
| (intra 'clb' routing)                                                                                  0.000     4.527
$auto$alumacc.cc:485:replace_alu$27.C[35].cin[0] (adder_carry at (33,29))                                0.000     4.527
| (primitive 'adder_carry' combinational delay)                                                          0.020     4.547
$auto$alumacc.cc:485:replace_alu$27.C[35].cout[0] (adder_carry at (33,29))                               0.000     4.547
| (intra 'clb' routing)                                                                                  0.000     4.547
$auto$alumacc.cc:485:replace_alu$27.C[36].cin[0] (adder_carry at (33,29))                                0.000     4.547
| (primitive 'adder_carry' combinational delay)                                                          0.020     4.567
$auto$alumacc.cc:485:replace_alu$27.C[36].cout[0] (adder_carry at (33,29))                               0.000     4.567
| (intra 'clb' routing)                                                                                  0.000     4.567
$abc$2218$auto$alumacc.cc:485:replace_alu$27.co.cin[0] (adder_carry at (33,29))                          0.000     4.567
| (primitive 'adder_carry' combinational delay)                                                          0.037     4.604
$abc$2218$auto$alumacc.cc:485:replace_alu$27.co.sumout[0] (adder_carry at (33,29))                       0.000     4.604
| (intra 'clb' routing)                                                                                  0.000     4.604
| (inter-block routing)                                                                                  0.399     5.004
| (intra 'clb' routing)                                                                                  0.085     5.089
$abc$3053$li36_li36.in[1] (.names at (34,32))                                                            0.000     5.089
| (primitive '.names' combinational delay)                                                               0.099     5.188
$abc$3053$li36_li36.out[0] (.names at (34,32))                                                           0.000     5.188
| (intra 'clb' routing)                                                                                  0.000     5.188
P[36].D[0] (dffre at (34,32))                                                                            0.000     5.188
data arrival time                                                                                                  5.188

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                         0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
P[36].C[0] (dffre at (34,32))                                                                            0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -5.188
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -4.325


#Path 2
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[31].D[0] (dffre at (34,32) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            1.113     2.007
| (intra 'clb' routing)                                                                            0.085     2.092
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names at (32,33))                                 0.000     2.092
| (primitive '.names' combinational delay)                                                         0.152     2.244
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names at (32,33))                                0.000     2.244
| (intra 'clb' routing)                                                                            0.000     2.244
| (inter-block routing)                                                                            0.220     2.464
| (intra 'clb' routing)                                                                            0.303     2.767
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry at (33,33))                             0.000     2.767
| (primitive 'adder_carry' combinational delay)                                                    0.028     2.795
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry at (33,33))                          0.000     2.795
| (intra 'clb' routing)                                                                            0.000     2.795
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry at (33,33))                           0.000     2.795
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.815
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry at (33,33))                          0.000     2.815
| (intra 'clb' routing)                                                                            0.000     2.815
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry at (33,33))                           0.000     2.815
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.835
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry at (33,33))                          0.000     2.835
| (intra 'clb' routing)                                                                            0.000     2.835
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry at (33,33))                           0.000     2.835
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.855
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry at (33,33))                          0.000     2.855
| (intra 'clb' routing)                                                                            0.000     2.855
| (inter-block routing)                                                                            0.284     3.139
| (intra 'clb' routing)                                                                            0.000     3.139
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry at (33,32))                           0.000     3.139
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.159
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry at (33,32))                          0.000     3.159
| (intra 'clb' routing)                                                                            0.000     3.159
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry at (33,32))                           0.000     3.159
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.178
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry at (33,32))                          0.000     3.178
| (intra 'clb' routing)                                                                            0.000     3.178
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry at (33,32))                          0.000     3.178
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.198
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry at (33,32))                         0.000     3.198
| (intra 'clb' routing)                                                                            0.000     3.198
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry at (33,32))                          0.000     3.198
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.218
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry at (33,32))                         0.000     3.218
| (intra 'clb' routing)                                                                            0.000     3.218
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry at (33,32))                          0.000     3.218
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.238
$auto$alumacc.cc:485:replace_alu$27.C[12].cout[0] (adder_carry at (33,32))                         0.000     3.238
| (intra 'clb' routing)                                                                            0.000     3.238
$auto$alumacc.cc:485:replace_alu$27.C[13].cin[0] (adder_carry at (33,32))                          0.000     3.238
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.258
$auto$alumacc.cc:485:replace_alu$27.C[13].cout[0] (adder_carry at (33,32))                         0.000     3.258
| (intra 'clb' routing)                                                                            0.000     3.258
$auto$alumacc.cc:485:replace_alu$27.C[14].cin[0] (adder_carry at (33,32))                          0.000     3.258
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.278
$auto$alumacc.cc:485:replace_alu$27.C[14].cout[0] (adder_carry at (33,32))                         0.000     3.278
| (intra 'clb' routing)                                                                            0.000     3.278
$auto$alumacc.cc:485:replace_alu$27.C[15].cin[0] (adder_carry at (33,32))                          0.000     3.278
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.298
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry at (33,32))                         0.000     3.298
| (intra 'clb' routing)                                                                            0.000     3.298
| (inter-block routing)                                                                            0.284     3.582
| (intra 'clb' routing)                                                                            0.000     3.582
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry at (33,31))                          0.000     3.582
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.602
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry at (33,31))                         0.000     3.602
| (intra 'clb' routing)                                                                            0.000     3.602
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry at (33,31))                          0.000     3.602
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.621
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry at (33,31))                         0.000     3.621
| (intra 'clb' routing)                                                                            0.000     3.621
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry at (33,31))                          0.000     3.621
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.641
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry at (33,31))                         0.000     3.641
| (intra 'clb' routing)                                                                            0.000     3.641
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry at (33,31))                          0.000     3.641
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.661
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry at (33,31))                         0.000     3.661
| (intra 'clb' routing)                                                                            0.000     3.661
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry at (33,31))                          0.000     3.661
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.681
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry at (33,31))                         0.000     3.681
| (intra 'clb' routing)                                                                            0.000     3.681
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry at (33,31))                          0.000     3.681
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.701
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry at (33,31))                         0.000     3.701
| (intra 'clb' routing)                                                                            0.000     3.701
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry at (33,31))                          0.000     3.701
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.721
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry at (33,31))                         0.000     3.721
| (intra 'clb' routing)                                                                            0.000     3.721
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry at (33,31))                          0.000     3.721
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.741
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry at (33,31))                         0.000     3.741
| (intra 'clb' routing)                                                                            0.000     3.741
| (inter-block routing)                                                                            0.284     4.025
| (intra 'clb' routing)                                                                            0.000     4.025
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry at (33,30))                          0.000     4.025
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.045
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry at (33,30))                         0.000     4.045
| (intra 'clb' routing)                                                                            0.000     4.045
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry at (33,30))                          0.000     4.045
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.065
$auto$alumacc.cc:485:replace_alu$27.C[25].cout[0] (adder_carry at (33,30))                         0.000     4.065
| (intra 'clb' routing)                                                                            0.000     4.065
$auto$alumacc.cc:485:replace_alu$27.C[26].cin[0] (adder_carry at (33,30))                          0.000     4.065
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.084
$auto$alumacc.cc:485:replace_alu$27.C[26].cout[0] (adder_carry at (33,30))                         0.000     4.084
| (intra 'clb' routing)                                                                            0.000     4.084
$auto$alumacc.cc:485:replace_alu$27.C[27].cin[0] (adder_carry at (33,30))                          0.000     4.084
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.104
$auto$alumacc.cc:485:replace_alu$27.C[27].cout[0] (adder_carry at (33,30))                         0.000     4.104
| (intra 'clb' routing)                                                                            0.000     4.104
$auto$alumacc.cc:485:replace_alu$27.C[28].cin[0] (adder_carry at (33,30))                          0.000     4.104
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.124
$auto$alumacc.cc:485:replace_alu$27.C[28].cout[0] (adder_carry at (33,30))                         0.000     4.124
| (intra 'clb' routing)                                                                            0.000     4.124
$auto$alumacc.cc:485:replace_alu$27.C[29].cin[0] (adder_carry at (33,30))                          0.000     4.124
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.144
$auto$alumacc.cc:485:replace_alu$27.C[29].cout[0] (adder_carry at (33,30))                         0.000     4.144
| (intra 'clb' routing)                                                                            0.000     4.144
$auto$alumacc.cc:485:replace_alu$27.C[30].cin[0] (adder_carry at (33,30))                          0.000     4.144
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.164
$auto$alumacc.cc:485:replace_alu$27.C[30].cout[0] (adder_carry at (33,30))                         0.000     4.164
| (intra 'clb' routing)                                                                            0.000     4.164
$auto$alumacc.cc:485:replace_alu$27.C[31].cin[0] (adder_carry at (33,30))                          0.000     4.164
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.184
$auto$alumacc.cc:485:replace_alu$27.C[31].cout[0] (adder_carry at (33,30))                         0.000     4.184
| (intra 'clb' routing)                                                                            0.000     4.184
| (inter-block routing)                                                                            0.284     4.468
| (intra 'clb' routing)                                                                            0.000     4.468
$auto$alumacc.cc:485:replace_alu$27.C[32].cin[0] (adder_carry at (33,29))                          0.000     4.468
| (primitive 'adder_carry' combinational delay)                                                    0.037     4.505
$auto$alumacc.cc:485:replace_alu$27.C[32].sumout[0] (adder_carry at (33,29))                       0.000     4.505
| (intra 'clb' routing)                                                                            0.000     4.505
| (inter-block routing)                                                                            0.399     4.904
| (intra 'clb' routing)                                                                            0.085     4.989
$abc$3053$li31_li31.in[0] (.names at (34,32))                                                      0.000     4.989
| (primitive '.names' combinational delay)                                                         0.148     5.137
$abc$3053$li31_li31.out[0] (.names at (34,32))                                                     0.000     5.137
| (intra 'clb' routing)                                                                            0.000     5.137
P[31].D[0] (dffre at (34,32))                                                                      0.000     5.137
data arrival time                                                                                            5.137

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[31].C[0] (dffre at (34,32))                                                                      0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -5.137
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -4.274


#Path 3
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[37].D[0] (dffre at (32,33) clocked by clk)
Path Type : setup

Point                                                                                                     Incr      Path
------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
input external delay                                                                                     0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                                  0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  1.113     2.007
| (intra 'clb' routing)                                                                                  0.085     2.092
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names at (32,33))                                       0.000     2.092
| (primitive '.names' combinational delay)                                                               0.152     2.244
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names at (32,33))                                      0.000     2.244
| (intra 'clb' routing)                                                                                  0.000     2.244
| (inter-block routing)                                                                                  0.220     2.464
| (intra 'clb' routing)                                                                                  0.303     2.767
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry at (33,33))                                   0.000     2.767
| (primitive 'adder_carry' combinational delay)                                                          0.028     2.795
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry at (33,33))                                0.000     2.795
| (intra 'clb' routing)                                                                                  0.000     2.795
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry at (33,33))                                 0.000     2.795
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.815
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry at (33,33))                                0.000     2.815
| (intra 'clb' routing)                                                                                  0.000     2.815
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry at (33,33))                                 0.000     2.815
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.835
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry at (33,33))                                0.000     2.835
| (intra 'clb' routing)                                                                                  0.000     2.835
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry at (33,33))                                 0.000     2.835
| (primitive 'adder_carry' combinational delay)                                                          0.020     2.855
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry at (33,33))                                0.000     2.855
| (intra 'clb' routing)                                                                                  0.000     2.855
| (inter-block routing)                                                                                  0.284     3.139
| (intra 'clb' routing)                                                                                  0.000     3.139
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry at (33,32))                                 0.000     3.139
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.159
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry at (33,32))                                0.000     3.159
| (intra 'clb' routing)                                                                                  0.000     3.159
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry at (33,32))                                 0.000     3.159
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.178
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry at (33,32))                                0.000     3.178
| (intra 'clb' routing)                                                                                  0.000     3.178
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry at (33,32))                                0.000     3.178
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.198
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry at (33,32))                               0.000     3.198
| (intra 'clb' routing)                                                                                  0.000     3.198
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry at (33,32))                                0.000     3.198
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.218
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry at (33,32))                               0.000     3.218
| (intra 'clb' routing)                                                                                  0.000     3.218
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry at (33,32))                                0.000     3.218
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.238
$auto$alumacc.cc:485:replace_alu$27.C[12].cout[0] (adder_carry at (33,32))                               0.000     3.238
| (intra 'clb' routing)                                                                                  0.000     3.238
$auto$alumacc.cc:485:replace_alu$27.C[13].cin[0] (adder_carry at (33,32))                                0.000     3.238
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.258
$auto$alumacc.cc:485:replace_alu$27.C[13].cout[0] (adder_carry at (33,32))                               0.000     3.258
| (intra 'clb' routing)                                                                                  0.000     3.258
$auto$alumacc.cc:485:replace_alu$27.C[14].cin[0] (adder_carry at (33,32))                                0.000     3.258
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.278
$auto$alumacc.cc:485:replace_alu$27.C[14].cout[0] (adder_carry at (33,32))                               0.000     3.278
| (intra 'clb' routing)                                                                                  0.000     3.278
$auto$alumacc.cc:485:replace_alu$27.C[15].cin[0] (adder_carry at (33,32))                                0.000     3.278
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.298
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry at (33,32))                               0.000     3.298
| (intra 'clb' routing)                                                                                  0.000     3.298
| (inter-block routing)                                                                                  0.284     3.582
| (intra 'clb' routing)                                                                                  0.000     3.582
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry at (33,31))                                0.000     3.582
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.602
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry at (33,31))                               0.000     3.602
| (intra 'clb' routing)                                                                                  0.000     3.602
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry at (33,31))                                0.000     3.602
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.621
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry at (33,31))                               0.000     3.621
| (intra 'clb' routing)                                                                                  0.000     3.621
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry at (33,31))                                0.000     3.621
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.641
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry at (33,31))                               0.000     3.641
| (intra 'clb' routing)                                                                                  0.000     3.641
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry at (33,31))                                0.000     3.641
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.661
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry at (33,31))                               0.000     3.661
| (intra 'clb' routing)                                                                                  0.000     3.661
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry at (33,31))                                0.000     3.661
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.681
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry at (33,31))                               0.000     3.681
| (intra 'clb' routing)                                                                                  0.000     3.681
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry at (33,31))                                0.000     3.681
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.701
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry at (33,31))                               0.000     3.701
| (intra 'clb' routing)                                                                                  0.000     3.701
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry at (33,31))                                0.000     3.701
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.721
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry at (33,31))                               0.000     3.721
| (intra 'clb' routing)                                                                                  0.000     3.721
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry at (33,31))                                0.000     3.721
| (primitive 'adder_carry' combinational delay)                                                          0.020     3.741
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry at (33,31))                               0.000     3.741
| (intra 'clb' routing)                                                                                  0.000     3.741
| (inter-block routing)                                                                                  0.284     4.025
| (intra 'clb' routing)                                                                                  0.000     4.025
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry at (33,30))                                0.000     4.025
| (primitive 'adder_carry' combinational delay)                                                          0.020     4.045
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry at (33,30))                               0.000     4.045
| (intra 'clb' routing)                                                                                  0.000     4.045
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry at (33,30))                                0.000     4.045
| (primitive 'adder_carry' combinational delay)                                                          0.020     4.065
$auto$alumacc.cc:485:replace_alu$27.C[25].cout[0] (adder_carry at (33,30))                               0.000     4.065
| (intra 'clb' routing)                                                                                  0.000     4.065
$auto$alumacc.cc:485:replace_alu$27.C[26].cin[0] (adder_carry at (33,30))                                0.000     4.065
| (primitive 'adder_carry' combinational delay)                                                          0.020     4.084
$auto$alumacc.cc:485:replace_alu$27.C[26].cout[0] (adder_carry at (33,30))                               0.000     4.084
| (intra 'clb' routing)                                                                                  0.000     4.084
$auto$alumacc.cc:485:replace_alu$27.C[27].cin[0] (adder_carry at (33,30))                                0.000     4.084
| (primitive 'adder_carry' combinational delay)                                                          0.020     4.104
$auto$alumacc.cc:485:replace_alu$27.C[27].cout[0] (adder_carry at (33,30))                               0.000     4.104
| (intra 'clb' routing)                                                                                  0.000     4.104
$auto$alumacc.cc:485:replace_alu$27.C[28].cin[0] (adder_carry at (33,30))                                0.000     4.104
| (primitive 'adder_carry' combinational delay)                                                          0.020     4.124
$auto$alumacc.cc:485:replace_alu$27.C[28].cout[0] (adder_carry at (33,30))                               0.000     4.124
| (intra 'clb' routing)                                                                                  0.000     4.124
$auto$alumacc.cc:485:replace_alu$27.C[29].cin[0] (adder_carry at (33,30))                                0.000     4.124
| (primitive 'adder_carry' combinational delay)                                                          0.020     4.144
$auto$alumacc.cc:485:replace_alu$27.C[29].cout[0] (adder_carry at (33,30))                               0.000     4.144
| (intra 'clb' routing)                                                                                  0.000     4.144
$auto$alumacc.cc:485:replace_alu$27.C[30].cin[0] (adder_carry at (33,30))                                0.000     4.144
| (primitive 'adder_carry' combinational delay)                                                          0.020     4.164
$auto$alumacc.cc:485:replace_alu$27.C[30].cout[0] (adder_carry at (33,30))                               0.000     4.164
| (intra 'clb' routing)                                                                                  0.000     4.164
$auto$alumacc.cc:485:replace_alu$27.C[31].cin[0] (adder_carry at (33,30))                                0.000     4.164
| (primitive 'adder_carry' combinational delay)                                                          0.020     4.184
$auto$alumacc.cc:485:replace_alu$27.C[31].cout[0] (adder_carry at (33,30))                               0.000     4.184
| (intra 'clb' routing)                                                                                  0.000     4.184
| (inter-block routing)                                                                                  0.284     4.468
| (intra 'clb' routing)                                                                                  0.000     4.468
$auto$alumacc.cc:485:replace_alu$27.C[32].cin[0] (adder_carry at (33,29))                                0.000     4.468
| (primitive 'adder_carry' combinational delay)                                                          0.020     4.488
$auto$alumacc.cc:485:replace_alu$27.C[32].cout[0] (adder_carry at (33,29))                               0.000     4.488
| (intra 'clb' routing)                                                                                  0.000     4.488
$auto$alumacc.cc:485:replace_alu$27.C[33].cin[0] (adder_carry at (33,29))                                0.000     4.488
| (primitive 'adder_carry' combinational delay)                                                          0.020     4.508
$auto$alumacc.cc:485:replace_alu$27.C[33].cout[0] (adder_carry at (33,29))                               0.000     4.508
| (intra 'clb' routing)                                                                                  0.000     4.508
$auto$alumacc.cc:485:replace_alu$27.C[34].cin[0] (adder_carry at (33,29))                                0.000     4.508
| (primitive 'adder_carry' combinational delay)                                                          0.020     4.527
$auto$alumacc.cc:485:replace_alu$27.C[34].cout[0] (adder_carry at (33,29))                               0.000     4.527
| (intra 'clb' routing)                                                                                  0.000     4.527
$auto$alumacc.cc:485:replace_alu$27.C[35].cin[0] (adder_carry at (33,29))                                0.000     4.527
| (primitive 'adder_carry' combinational delay)                                                          0.020     4.547
$auto$alumacc.cc:485:replace_alu$27.C[35].cout[0] (adder_carry at (33,29))                               0.000     4.547
| (intra 'clb' routing)                                                                                  0.000     4.547
$auto$alumacc.cc:485:replace_alu$27.C[36].cin[0] (adder_carry at (33,29))                                0.000     4.547
| (primitive 'adder_carry' combinational delay)                                                          0.020     4.567
$auto$alumacc.cc:485:replace_alu$27.C[36].cout[0] (adder_carry at (33,29))                               0.000     4.567
| (intra 'clb' routing)                                                                                  0.000     4.567
$abc$2218$auto$alumacc.cc:485:replace_alu$27.co.cin[0] (adder_carry at (33,29))                          0.000     4.567
| (primitive 'adder_carry' combinational delay)                                                          0.037     4.604
$abc$2218$auto$alumacc.cc:485:replace_alu$27.co.sumout[0] (adder_carry at (33,29))                       0.000     4.604
| (intra 'clb' routing)                                                                                  0.000     4.604
| (inter-block routing)                                                                                  0.342     4.946
| (intra 'clb' routing)                                                                                  0.085     5.031
$abc$3053$li37_li37.in[3] (.names at (32,33))                                                           -0.000     5.031
| (primitive '.names' combinational delay)                                                               0.099     5.130
$abc$3053$li37_li37.out[0] (.names at (32,33))                                                           0.000     5.130
| (intra 'clb' routing)                                                                                  0.000     5.130
P[37].D[0] (dffre at (32,33))                                                                            0.000     5.130
data arrival time                                                                                                  5.130

clock clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                     0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                         0.000     0.000
| (intra 'io' routing)                                                                                   0.894     0.894
| (inter-block routing)                                                                                  0.000     0.894
| (intra 'clb' routing)                                                                                  0.000     0.894
P[37].C[0] (dffre at (32,33))                                                                            0.000     0.894
clock uncertainty                                                                                        0.000     0.894
cell setup time                                                                                         -0.032     0.863
data required time                                                                                                 0.863
------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 0.863
data arrival time                                                                                                 -5.130
------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -4.267


#Path 4
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[32].D[0] (dffre at (33,29) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            1.113     2.007
| (intra 'clb' routing)                                                                            0.085     2.092
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names at (32,33))                                 0.000     2.092
| (primitive '.names' combinational delay)                                                         0.152     2.244
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names at (32,33))                                0.000     2.244
| (intra 'clb' routing)                                                                            0.000     2.244
| (inter-block routing)                                                                            0.220     2.464
| (intra 'clb' routing)                                                                            0.303     2.767
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry at (33,33))                             0.000     2.767
| (primitive 'adder_carry' combinational delay)                                                    0.028     2.795
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry at (33,33))                          0.000     2.795
| (intra 'clb' routing)                                                                            0.000     2.795
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry at (33,33))                           0.000     2.795
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.815
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry at (33,33))                          0.000     2.815
| (intra 'clb' routing)                                                                            0.000     2.815
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry at (33,33))                           0.000     2.815
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.835
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry at (33,33))                          0.000     2.835
| (intra 'clb' routing)                                                                            0.000     2.835
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry at (33,33))                           0.000     2.835
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.855
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry at (33,33))                          0.000     2.855
| (intra 'clb' routing)                                                                            0.000     2.855
| (inter-block routing)                                                                            0.284     3.139
| (intra 'clb' routing)                                                                            0.000     3.139
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry at (33,32))                           0.000     3.139
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.159
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry at (33,32))                          0.000     3.159
| (intra 'clb' routing)                                                                            0.000     3.159
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry at (33,32))                           0.000     3.159
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.178
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry at (33,32))                          0.000     3.178
| (intra 'clb' routing)                                                                            0.000     3.178
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry at (33,32))                          0.000     3.178
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.198
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry at (33,32))                         0.000     3.198
| (intra 'clb' routing)                                                                            0.000     3.198
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry at (33,32))                          0.000     3.198
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.218
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry at (33,32))                         0.000     3.218
| (intra 'clb' routing)                                                                            0.000     3.218
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry at (33,32))                          0.000     3.218
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.238
$auto$alumacc.cc:485:replace_alu$27.C[12].cout[0] (adder_carry at (33,32))                         0.000     3.238
| (intra 'clb' routing)                                                                            0.000     3.238
$auto$alumacc.cc:485:replace_alu$27.C[13].cin[0] (adder_carry at (33,32))                          0.000     3.238
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.258
$auto$alumacc.cc:485:replace_alu$27.C[13].cout[0] (adder_carry at (33,32))                         0.000     3.258
| (intra 'clb' routing)                                                                            0.000     3.258
$auto$alumacc.cc:485:replace_alu$27.C[14].cin[0] (adder_carry at (33,32))                          0.000     3.258
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.278
$auto$alumacc.cc:485:replace_alu$27.C[14].cout[0] (adder_carry at (33,32))                         0.000     3.278
| (intra 'clb' routing)                                                                            0.000     3.278
$auto$alumacc.cc:485:replace_alu$27.C[15].cin[0] (adder_carry at (33,32))                          0.000     3.278
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.298
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry at (33,32))                         0.000     3.298
| (intra 'clb' routing)                                                                            0.000     3.298
| (inter-block routing)                                                                            0.284     3.582
| (intra 'clb' routing)                                                                            0.000     3.582
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry at (33,31))                          0.000     3.582
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.602
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry at (33,31))                         0.000     3.602
| (intra 'clb' routing)                                                                            0.000     3.602
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry at (33,31))                          0.000     3.602
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.621
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry at (33,31))                         0.000     3.621
| (intra 'clb' routing)                                                                            0.000     3.621
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry at (33,31))                          0.000     3.621
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.641
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry at (33,31))                         0.000     3.641
| (intra 'clb' routing)                                                                            0.000     3.641
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry at (33,31))                          0.000     3.641
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.661
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry at (33,31))                         0.000     3.661
| (intra 'clb' routing)                                                                            0.000     3.661
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry at (33,31))                          0.000     3.661
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.681
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry at (33,31))                         0.000     3.681
| (intra 'clb' routing)                                                                            0.000     3.681
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry at (33,31))                          0.000     3.681
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.701
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry at (33,31))                         0.000     3.701
| (intra 'clb' routing)                                                                            0.000     3.701
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry at (33,31))                          0.000     3.701
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.721
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry at (33,31))                         0.000     3.721
| (intra 'clb' routing)                                                                            0.000     3.721
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry at (33,31))                          0.000     3.721
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.741
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry at (33,31))                         0.000     3.741
| (intra 'clb' routing)                                                                            0.000     3.741
| (inter-block routing)                                                                            0.284     4.025
| (intra 'clb' routing)                                                                            0.000     4.025
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry at (33,30))                          0.000     4.025
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.045
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry at (33,30))                         0.000     4.045
| (intra 'clb' routing)                                                                            0.000     4.045
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry at (33,30))                          0.000     4.045
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.065
$auto$alumacc.cc:485:replace_alu$27.C[25].cout[0] (adder_carry at (33,30))                         0.000     4.065
| (intra 'clb' routing)                                                                            0.000     4.065
$auto$alumacc.cc:485:replace_alu$27.C[26].cin[0] (adder_carry at (33,30))                          0.000     4.065
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.084
$auto$alumacc.cc:485:replace_alu$27.C[26].cout[0] (adder_carry at (33,30))                         0.000     4.084
| (intra 'clb' routing)                                                                            0.000     4.084
$auto$alumacc.cc:485:replace_alu$27.C[27].cin[0] (adder_carry at (33,30))                          0.000     4.084
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.104
$auto$alumacc.cc:485:replace_alu$27.C[27].cout[0] (adder_carry at (33,30))                         0.000     4.104
| (intra 'clb' routing)                                                                            0.000     4.104
$auto$alumacc.cc:485:replace_alu$27.C[28].cin[0] (adder_carry at (33,30))                          0.000     4.104
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.124
$auto$alumacc.cc:485:replace_alu$27.C[28].cout[0] (adder_carry at (33,30))                         0.000     4.124
| (intra 'clb' routing)                                                                            0.000     4.124
$auto$alumacc.cc:485:replace_alu$27.C[29].cin[0] (adder_carry at (33,30))                          0.000     4.124
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.144
$auto$alumacc.cc:485:replace_alu$27.C[29].cout[0] (adder_carry at (33,30))                         0.000     4.144
| (intra 'clb' routing)                                                                            0.000     4.144
$auto$alumacc.cc:485:replace_alu$27.C[30].cin[0] (adder_carry at (33,30))                          0.000     4.144
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.164
$auto$alumacc.cc:485:replace_alu$27.C[30].cout[0] (adder_carry at (33,30))                         0.000     4.164
| (intra 'clb' routing)                                                                            0.000     4.164
$auto$alumacc.cc:485:replace_alu$27.C[31].cin[0] (adder_carry at (33,30))                          0.000     4.164
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.184
$auto$alumacc.cc:485:replace_alu$27.C[31].cout[0] (adder_carry at (33,30))                         0.000     4.184
| (intra 'clb' routing)                                                                            0.000     4.184
| (inter-block routing)                                                                            0.284     4.468
| (intra 'clb' routing)                                                                            0.000     4.468
$auto$alumacc.cc:485:replace_alu$27.C[32].cin[0] (adder_carry at (33,29))                          0.000     4.468
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.488
$auto$alumacc.cc:485:replace_alu$27.C[32].cout[0] (adder_carry at (33,29))                         0.000     4.488
| (intra 'clb' routing)                                                                            0.000     4.488
$auto$alumacc.cc:485:replace_alu$27.C[33].cin[0] (adder_carry at (33,29))                          0.000     4.488
| (primitive 'adder_carry' combinational delay)                                                    0.037     4.525
$auto$alumacc.cc:485:replace_alu$27.C[33].sumout[0] (adder_carry at (33,29))                       0.000     4.525
| (intra 'clb' routing)                                                                            0.085     4.610
$abc$3053$li32_li32.in[0] (.names at (33,29))                                                      0.000     4.610
| (primitive '.names' combinational delay)                                                         0.218     4.828
$abc$3053$li32_li32.out[0] (.names at (33,29))                                                     0.000     4.828
| (intra 'clb' routing)                                                                            0.000     4.828
P[32].D[0] (dffre at (33,29))                                                                      0.000     4.828
data arrival time                                                                                            4.828

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[32].C[0] (dffre at (33,29))                                                                      0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -4.828
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.965


#Path 5
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[33].D[0] (dffre at (33,29) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            1.113     2.007
| (intra 'clb' routing)                                                                            0.085     2.092
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names at (32,33))                                 0.000     2.092
| (primitive '.names' combinational delay)                                                         0.152     2.244
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names at (32,33))                                0.000     2.244
| (intra 'clb' routing)                                                                            0.000     2.244
| (inter-block routing)                                                                            0.220     2.464
| (intra 'clb' routing)                                                                            0.303     2.767
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry at (33,33))                             0.000     2.767
| (primitive 'adder_carry' combinational delay)                                                    0.028     2.795
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry at (33,33))                          0.000     2.795
| (intra 'clb' routing)                                                                            0.000     2.795
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry at (33,33))                           0.000     2.795
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.815
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry at (33,33))                          0.000     2.815
| (intra 'clb' routing)                                                                            0.000     2.815
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry at (33,33))                           0.000     2.815
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.835
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry at (33,33))                          0.000     2.835
| (intra 'clb' routing)                                                                            0.000     2.835
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry at (33,33))                           0.000     2.835
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.855
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry at (33,33))                          0.000     2.855
| (intra 'clb' routing)                                                                            0.000     2.855
| (inter-block routing)                                                                            0.284     3.139
| (intra 'clb' routing)                                                                            0.000     3.139
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry at (33,32))                           0.000     3.139
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.159
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry at (33,32))                          0.000     3.159
| (intra 'clb' routing)                                                                            0.000     3.159
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry at (33,32))                           0.000     3.159
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.178
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry at (33,32))                          0.000     3.178
| (intra 'clb' routing)                                                                            0.000     3.178
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry at (33,32))                          0.000     3.178
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.198
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry at (33,32))                         0.000     3.198
| (intra 'clb' routing)                                                                            0.000     3.198
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry at (33,32))                          0.000     3.198
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.218
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry at (33,32))                         0.000     3.218
| (intra 'clb' routing)                                                                            0.000     3.218
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry at (33,32))                          0.000     3.218
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.238
$auto$alumacc.cc:485:replace_alu$27.C[12].cout[0] (adder_carry at (33,32))                         0.000     3.238
| (intra 'clb' routing)                                                                            0.000     3.238
$auto$alumacc.cc:485:replace_alu$27.C[13].cin[0] (adder_carry at (33,32))                          0.000     3.238
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.258
$auto$alumacc.cc:485:replace_alu$27.C[13].cout[0] (adder_carry at (33,32))                         0.000     3.258
| (intra 'clb' routing)                                                                            0.000     3.258
$auto$alumacc.cc:485:replace_alu$27.C[14].cin[0] (adder_carry at (33,32))                          0.000     3.258
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.278
$auto$alumacc.cc:485:replace_alu$27.C[14].cout[0] (adder_carry at (33,32))                         0.000     3.278
| (intra 'clb' routing)                                                                            0.000     3.278
$auto$alumacc.cc:485:replace_alu$27.C[15].cin[0] (adder_carry at (33,32))                          0.000     3.278
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.298
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry at (33,32))                         0.000     3.298
| (intra 'clb' routing)                                                                            0.000     3.298
| (inter-block routing)                                                                            0.284     3.582
| (intra 'clb' routing)                                                                            0.000     3.582
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry at (33,31))                          0.000     3.582
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.602
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry at (33,31))                         0.000     3.602
| (intra 'clb' routing)                                                                            0.000     3.602
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry at (33,31))                          0.000     3.602
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.621
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry at (33,31))                         0.000     3.621
| (intra 'clb' routing)                                                                            0.000     3.621
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry at (33,31))                          0.000     3.621
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.641
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry at (33,31))                         0.000     3.641
| (intra 'clb' routing)                                                                            0.000     3.641
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry at (33,31))                          0.000     3.641
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.661
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry at (33,31))                         0.000     3.661
| (intra 'clb' routing)                                                                            0.000     3.661
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry at (33,31))                          0.000     3.661
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.681
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry at (33,31))                         0.000     3.681
| (intra 'clb' routing)                                                                            0.000     3.681
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry at (33,31))                          0.000     3.681
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.701
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry at (33,31))                         0.000     3.701
| (intra 'clb' routing)                                                                            0.000     3.701
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry at (33,31))                          0.000     3.701
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.721
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry at (33,31))                         0.000     3.721
| (intra 'clb' routing)                                                                            0.000     3.721
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry at (33,31))                          0.000     3.721
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.741
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry at (33,31))                         0.000     3.741
| (intra 'clb' routing)                                                                            0.000     3.741
| (inter-block routing)                                                                            0.284     4.025
| (intra 'clb' routing)                                                                            0.000     4.025
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry at (33,30))                          0.000     4.025
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.045
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry at (33,30))                         0.000     4.045
| (intra 'clb' routing)                                                                            0.000     4.045
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry at (33,30))                          0.000     4.045
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.065
$auto$alumacc.cc:485:replace_alu$27.C[25].cout[0] (adder_carry at (33,30))                         0.000     4.065
| (intra 'clb' routing)                                                                            0.000     4.065
$auto$alumacc.cc:485:replace_alu$27.C[26].cin[0] (adder_carry at (33,30))                          0.000     4.065
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.084
$auto$alumacc.cc:485:replace_alu$27.C[26].cout[0] (adder_carry at (33,30))                         0.000     4.084
| (intra 'clb' routing)                                                                            0.000     4.084
$auto$alumacc.cc:485:replace_alu$27.C[27].cin[0] (adder_carry at (33,30))                          0.000     4.084
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.104
$auto$alumacc.cc:485:replace_alu$27.C[27].cout[0] (adder_carry at (33,30))                         0.000     4.104
| (intra 'clb' routing)                                                                            0.000     4.104
$auto$alumacc.cc:485:replace_alu$27.C[28].cin[0] (adder_carry at (33,30))                          0.000     4.104
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.124
$auto$alumacc.cc:485:replace_alu$27.C[28].cout[0] (adder_carry at (33,30))                         0.000     4.124
| (intra 'clb' routing)                                                                            0.000     4.124
$auto$alumacc.cc:485:replace_alu$27.C[29].cin[0] (adder_carry at (33,30))                          0.000     4.124
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.144
$auto$alumacc.cc:485:replace_alu$27.C[29].cout[0] (adder_carry at (33,30))                         0.000     4.144
| (intra 'clb' routing)                                                                            0.000     4.144
$auto$alumacc.cc:485:replace_alu$27.C[30].cin[0] (adder_carry at (33,30))                          0.000     4.144
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.164
$auto$alumacc.cc:485:replace_alu$27.C[30].cout[0] (adder_carry at (33,30))                         0.000     4.164
| (intra 'clb' routing)                                                                            0.000     4.164
$auto$alumacc.cc:485:replace_alu$27.C[31].cin[0] (adder_carry at (33,30))                          0.000     4.164
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.184
$auto$alumacc.cc:485:replace_alu$27.C[31].cout[0] (adder_carry at (33,30))                         0.000     4.184
| (intra 'clb' routing)                                                                            0.000     4.184
| (inter-block routing)                                                                            0.284     4.468
| (intra 'clb' routing)                                                                            0.000     4.468
$auto$alumacc.cc:485:replace_alu$27.C[32].cin[0] (adder_carry at (33,29))                          0.000     4.468
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.488
$auto$alumacc.cc:485:replace_alu$27.C[32].cout[0] (adder_carry at (33,29))                         0.000     4.488
| (intra 'clb' routing)                                                                            0.000     4.488
$auto$alumacc.cc:485:replace_alu$27.C[33].cin[0] (adder_carry at (33,29))                          0.000     4.488
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.508
$auto$alumacc.cc:485:replace_alu$27.C[33].cout[0] (adder_carry at (33,29))                         0.000     4.508
| (intra 'clb' routing)                                                                            0.000     4.508
$auto$alumacc.cc:485:replace_alu$27.C[34].cin[0] (adder_carry at (33,29))                          0.000     4.508
| (primitive 'adder_carry' combinational delay)                                                    0.037     4.544
$auto$alumacc.cc:485:replace_alu$27.C[34].sumout[0] (adder_carry at (33,29))                       0.000     4.544
| (intra 'clb' routing)                                                                            0.085     4.630
$abc$3053$li33_li33.in[0] (.names at (33,29))                                                      0.000     4.630
| (primitive '.names' combinational delay)                                                         0.197     4.827
$abc$3053$li33_li33.out[0] (.names at (33,29))                                                     0.000     4.827
| (intra 'clb' routing)                                                                            0.000     4.827
P[33].D[0] (dffre at (33,29))                                                                      0.000     4.827
data arrival time                                                                                            4.827

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[33].C[0] (dffre at (33,29))                                                                      0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -4.827
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.964


#Path 6
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[35].D[0] (dffre at (33,29) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            1.113     2.007
| (intra 'clb' routing)                                                                            0.085     2.092
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names at (32,33))                                 0.000     2.092
| (primitive '.names' combinational delay)                                                         0.152     2.244
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names at (32,33))                                0.000     2.244
| (intra 'clb' routing)                                                                            0.000     2.244
| (inter-block routing)                                                                            0.220     2.464
| (intra 'clb' routing)                                                                            0.303     2.767
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry at (33,33))                             0.000     2.767
| (primitive 'adder_carry' combinational delay)                                                    0.028     2.795
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry at (33,33))                          0.000     2.795
| (intra 'clb' routing)                                                                            0.000     2.795
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry at (33,33))                           0.000     2.795
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.815
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry at (33,33))                          0.000     2.815
| (intra 'clb' routing)                                                                            0.000     2.815
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry at (33,33))                           0.000     2.815
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.835
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry at (33,33))                          0.000     2.835
| (intra 'clb' routing)                                                                            0.000     2.835
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry at (33,33))                           0.000     2.835
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.855
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry at (33,33))                          0.000     2.855
| (intra 'clb' routing)                                                                            0.000     2.855
| (inter-block routing)                                                                            0.284     3.139
| (intra 'clb' routing)                                                                            0.000     3.139
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry at (33,32))                           0.000     3.139
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.159
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry at (33,32))                          0.000     3.159
| (intra 'clb' routing)                                                                            0.000     3.159
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry at (33,32))                           0.000     3.159
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.178
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry at (33,32))                          0.000     3.178
| (intra 'clb' routing)                                                                            0.000     3.178
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry at (33,32))                          0.000     3.178
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.198
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry at (33,32))                         0.000     3.198
| (intra 'clb' routing)                                                                            0.000     3.198
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry at (33,32))                          0.000     3.198
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.218
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry at (33,32))                         0.000     3.218
| (intra 'clb' routing)                                                                            0.000     3.218
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry at (33,32))                          0.000     3.218
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.238
$auto$alumacc.cc:485:replace_alu$27.C[12].cout[0] (adder_carry at (33,32))                         0.000     3.238
| (intra 'clb' routing)                                                                            0.000     3.238
$auto$alumacc.cc:485:replace_alu$27.C[13].cin[0] (adder_carry at (33,32))                          0.000     3.238
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.258
$auto$alumacc.cc:485:replace_alu$27.C[13].cout[0] (adder_carry at (33,32))                         0.000     3.258
| (intra 'clb' routing)                                                                            0.000     3.258
$auto$alumacc.cc:485:replace_alu$27.C[14].cin[0] (adder_carry at (33,32))                          0.000     3.258
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.278
$auto$alumacc.cc:485:replace_alu$27.C[14].cout[0] (adder_carry at (33,32))                         0.000     3.278
| (intra 'clb' routing)                                                                            0.000     3.278
$auto$alumacc.cc:485:replace_alu$27.C[15].cin[0] (adder_carry at (33,32))                          0.000     3.278
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.298
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry at (33,32))                         0.000     3.298
| (intra 'clb' routing)                                                                            0.000     3.298
| (inter-block routing)                                                                            0.284     3.582
| (intra 'clb' routing)                                                                            0.000     3.582
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry at (33,31))                          0.000     3.582
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.602
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry at (33,31))                         0.000     3.602
| (intra 'clb' routing)                                                                            0.000     3.602
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry at (33,31))                          0.000     3.602
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.621
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry at (33,31))                         0.000     3.621
| (intra 'clb' routing)                                                                            0.000     3.621
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry at (33,31))                          0.000     3.621
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.641
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry at (33,31))                         0.000     3.641
| (intra 'clb' routing)                                                                            0.000     3.641
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry at (33,31))                          0.000     3.641
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.661
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry at (33,31))                         0.000     3.661
| (intra 'clb' routing)                                                                            0.000     3.661
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry at (33,31))                          0.000     3.661
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.681
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry at (33,31))                         0.000     3.681
| (intra 'clb' routing)                                                                            0.000     3.681
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry at (33,31))                          0.000     3.681
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.701
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry at (33,31))                         0.000     3.701
| (intra 'clb' routing)                                                                            0.000     3.701
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry at (33,31))                          0.000     3.701
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.721
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry at (33,31))                         0.000     3.721
| (intra 'clb' routing)                                                                            0.000     3.721
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry at (33,31))                          0.000     3.721
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.741
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry at (33,31))                         0.000     3.741
| (intra 'clb' routing)                                                                            0.000     3.741
| (inter-block routing)                                                                            0.284     4.025
| (intra 'clb' routing)                                                                            0.000     4.025
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry at (33,30))                          0.000     4.025
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.045
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry at (33,30))                         0.000     4.045
| (intra 'clb' routing)                                                                            0.000     4.045
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry at (33,30))                          0.000     4.045
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.065
$auto$alumacc.cc:485:replace_alu$27.C[25].cout[0] (adder_carry at (33,30))                         0.000     4.065
| (intra 'clb' routing)                                                                            0.000     4.065
$auto$alumacc.cc:485:replace_alu$27.C[26].cin[0] (adder_carry at (33,30))                          0.000     4.065
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.084
$auto$alumacc.cc:485:replace_alu$27.C[26].cout[0] (adder_carry at (33,30))                         0.000     4.084
| (intra 'clb' routing)                                                                            0.000     4.084
$auto$alumacc.cc:485:replace_alu$27.C[27].cin[0] (adder_carry at (33,30))                          0.000     4.084
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.104
$auto$alumacc.cc:485:replace_alu$27.C[27].cout[0] (adder_carry at (33,30))                         0.000     4.104
| (intra 'clb' routing)                                                                            0.000     4.104
$auto$alumacc.cc:485:replace_alu$27.C[28].cin[0] (adder_carry at (33,30))                          0.000     4.104
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.124
$auto$alumacc.cc:485:replace_alu$27.C[28].cout[0] (adder_carry at (33,30))                         0.000     4.124
| (intra 'clb' routing)                                                                            0.000     4.124
$auto$alumacc.cc:485:replace_alu$27.C[29].cin[0] (adder_carry at (33,30))                          0.000     4.124
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.144
$auto$alumacc.cc:485:replace_alu$27.C[29].cout[0] (adder_carry at (33,30))                         0.000     4.144
| (intra 'clb' routing)                                                                            0.000     4.144
$auto$alumacc.cc:485:replace_alu$27.C[30].cin[0] (adder_carry at (33,30))                          0.000     4.144
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.164
$auto$alumacc.cc:485:replace_alu$27.C[30].cout[0] (adder_carry at (33,30))                         0.000     4.164
| (intra 'clb' routing)                                                                            0.000     4.164
$auto$alumacc.cc:485:replace_alu$27.C[31].cin[0] (adder_carry at (33,30))                          0.000     4.164
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.184
$auto$alumacc.cc:485:replace_alu$27.C[31].cout[0] (adder_carry at (33,30))                         0.000     4.184
| (intra 'clb' routing)                                                                            0.000     4.184
| (inter-block routing)                                                                            0.284     4.468
| (intra 'clb' routing)                                                                            0.000     4.468
$auto$alumacc.cc:485:replace_alu$27.C[32].cin[0] (adder_carry at (33,29))                          0.000     4.468
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.488
$auto$alumacc.cc:485:replace_alu$27.C[32].cout[0] (adder_carry at (33,29))                         0.000     4.488
| (intra 'clb' routing)                                                                            0.000     4.488
$auto$alumacc.cc:485:replace_alu$27.C[33].cin[0] (adder_carry at (33,29))                          0.000     4.488
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.508
$auto$alumacc.cc:485:replace_alu$27.C[33].cout[0] (adder_carry at (33,29))                         0.000     4.508
| (intra 'clb' routing)                                                                            0.000     4.508
$auto$alumacc.cc:485:replace_alu$27.C[34].cin[0] (adder_carry at (33,29))                          0.000     4.508
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.527
$auto$alumacc.cc:485:replace_alu$27.C[34].cout[0] (adder_carry at (33,29))                         0.000     4.527
| (intra 'clb' routing)                                                                            0.000     4.527
$auto$alumacc.cc:485:replace_alu$27.C[35].cin[0] (adder_carry at (33,29))                          0.000     4.527
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.547
$auto$alumacc.cc:485:replace_alu$27.C[35].cout[0] (adder_carry at (33,29))                         0.000     4.547
| (intra 'clb' routing)                                                                            0.000     4.547
$auto$alumacc.cc:485:replace_alu$27.C[36].cin[0] (adder_carry at (33,29))                          0.000     4.547
| (primitive 'adder_carry' combinational delay)                                                    0.037     4.584
$auto$alumacc.cc:485:replace_alu$27.C[36].sumout[0] (adder_carry at (33,29))                       0.000     4.584
| (intra 'clb' routing)                                                                            0.085     4.669
$abc$3053$li35_li35.in[0] (.names at (33,29))                                                      0.000     4.669
| (primitive '.names' combinational delay)                                                         0.136     4.805
$abc$3053$li35_li35.out[0] (.names at (33,29))                                                     0.000     4.805
| (intra 'clb' routing)                                                                            0.000     4.805
P[35].D[0] (dffre at (33,29))                                                                      0.000     4.805
data arrival time                                                                                            4.805

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[35].C[0] (dffre at (33,29))                                                                      0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -4.805
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.942


#Path 7
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[34].D[0] (dffre at (33,29) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            1.113     2.007
| (intra 'clb' routing)                                                                            0.085     2.092
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names at (32,33))                                 0.000     2.092
| (primitive '.names' combinational delay)                                                         0.152     2.244
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names at (32,33))                                0.000     2.244
| (intra 'clb' routing)                                                                            0.000     2.244
| (inter-block routing)                                                                            0.220     2.464
| (intra 'clb' routing)                                                                            0.303     2.767
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry at (33,33))                             0.000     2.767
| (primitive 'adder_carry' combinational delay)                                                    0.028     2.795
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry at (33,33))                          0.000     2.795
| (intra 'clb' routing)                                                                            0.000     2.795
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry at (33,33))                           0.000     2.795
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.815
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry at (33,33))                          0.000     2.815
| (intra 'clb' routing)                                                                            0.000     2.815
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry at (33,33))                           0.000     2.815
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.835
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry at (33,33))                          0.000     2.835
| (intra 'clb' routing)                                                                            0.000     2.835
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry at (33,33))                           0.000     2.835
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.855
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry at (33,33))                          0.000     2.855
| (intra 'clb' routing)                                                                            0.000     2.855
| (inter-block routing)                                                                            0.284     3.139
| (intra 'clb' routing)                                                                            0.000     3.139
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry at (33,32))                           0.000     3.139
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.159
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry at (33,32))                          0.000     3.159
| (intra 'clb' routing)                                                                            0.000     3.159
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry at (33,32))                           0.000     3.159
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.178
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry at (33,32))                          0.000     3.178
| (intra 'clb' routing)                                                                            0.000     3.178
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry at (33,32))                          0.000     3.178
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.198
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry at (33,32))                         0.000     3.198
| (intra 'clb' routing)                                                                            0.000     3.198
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry at (33,32))                          0.000     3.198
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.218
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry at (33,32))                         0.000     3.218
| (intra 'clb' routing)                                                                            0.000     3.218
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry at (33,32))                          0.000     3.218
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.238
$auto$alumacc.cc:485:replace_alu$27.C[12].cout[0] (adder_carry at (33,32))                         0.000     3.238
| (intra 'clb' routing)                                                                            0.000     3.238
$auto$alumacc.cc:485:replace_alu$27.C[13].cin[0] (adder_carry at (33,32))                          0.000     3.238
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.258
$auto$alumacc.cc:485:replace_alu$27.C[13].cout[0] (adder_carry at (33,32))                         0.000     3.258
| (intra 'clb' routing)                                                                            0.000     3.258
$auto$alumacc.cc:485:replace_alu$27.C[14].cin[0] (adder_carry at (33,32))                          0.000     3.258
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.278
$auto$alumacc.cc:485:replace_alu$27.C[14].cout[0] (adder_carry at (33,32))                         0.000     3.278
| (intra 'clb' routing)                                                                            0.000     3.278
$auto$alumacc.cc:485:replace_alu$27.C[15].cin[0] (adder_carry at (33,32))                          0.000     3.278
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.298
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry at (33,32))                         0.000     3.298
| (intra 'clb' routing)                                                                            0.000     3.298
| (inter-block routing)                                                                            0.284     3.582
| (intra 'clb' routing)                                                                            0.000     3.582
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry at (33,31))                          0.000     3.582
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.602
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry at (33,31))                         0.000     3.602
| (intra 'clb' routing)                                                                            0.000     3.602
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry at (33,31))                          0.000     3.602
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.621
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry at (33,31))                         0.000     3.621
| (intra 'clb' routing)                                                                            0.000     3.621
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry at (33,31))                          0.000     3.621
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.641
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry at (33,31))                         0.000     3.641
| (intra 'clb' routing)                                                                            0.000     3.641
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry at (33,31))                          0.000     3.641
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.661
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry at (33,31))                         0.000     3.661
| (intra 'clb' routing)                                                                            0.000     3.661
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry at (33,31))                          0.000     3.661
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.681
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry at (33,31))                         0.000     3.681
| (intra 'clb' routing)                                                                            0.000     3.681
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry at (33,31))                          0.000     3.681
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.701
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry at (33,31))                         0.000     3.701
| (intra 'clb' routing)                                                                            0.000     3.701
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry at (33,31))                          0.000     3.701
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.721
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry at (33,31))                         0.000     3.721
| (intra 'clb' routing)                                                                            0.000     3.721
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry at (33,31))                          0.000     3.721
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.741
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry at (33,31))                         0.000     3.741
| (intra 'clb' routing)                                                                            0.000     3.741
| (inter-block routing)                                                                            0.284     4.025
| (intra 'clb' routing)                                                                            0.000     4.025
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry at (33,30))                          0.000     4.025
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.045
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry at (33,30))                         0.000     4.045
| (intra 'clb' routing)                                                                            0.000     4.045
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry at (33,30))                          0.000     4.045
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.065
$auto$alumacc.cc:485:replace_alu$27.C[25].cout[0] (adder_carry at (33,30))                         0.000     4.065
| (intra 'clb' routing)                                                                            0.000     4.065
$auto$alumacc.cc:485:replace_alu$27.C[26].cin[0] (adder_carry at (33,30))                          0.000     4.065
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.084
$auto$alumacc.cc:485:replace_alu$27.C[26].cout[0] (adder_carry at (33,30))                         0.000     4.084
| (intra 'clb' routing)                                                                            0.000     4.084
$auto$alumacc.cc:485:replace_alu$27.C[27].cin[0] (adder_carry at (33,30))                          0.000     4.084
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.104
$auto$alumacc.cc:485:replace_alu$27.C[27].cout[0] (adder_carry at (33,30))                         0.000     4.104
| (intra 'clb' routing)                                                                            0.000     4.104
$auto$alumacc.cc:485:replace_alu$27.C[28].cin[0] (adder_carry at (33,30))                          0.000     4.104
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.124
$auto$alumacc.cc:485:replace_alu$27.C[28].cout[0] (adder_carry at (33,30))                         0.000     4.124
| (intra 'clb' routing)                                                                            0.000     4.124
$auto$alumacc.cc:485:replace_alu$27.C[29].cin[0] (adder_carry at (33,30))                          0.000     4.124
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.144
$auto$alumacc.cc:485:replace_alu$27.C[29].cout[0] (adder_carry at (33,30))                         0.000     4.144
| (intra 'clb' routing)                                                                            0.000     4.144
$auto$alumacc.cc:485:replace_alu$27.C[30].cin[0] (adder_carry at (33,30))                          0.000     4.144
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.164
$auto$alumacc.cc:485:replace_alu$27.C[30].cout[0] (adder_carry at (33,30))                         0.000     4.164
| (intra 'clb' routing)                                                                            0.000     4.164
$auto$alumacc.cc:485:replace_alu$27.C[31].cin[0] (adder_carry at (33,30))                          0.000     4.164
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.184
$auto$alumacc.cc:485:replace_alu$27.C[31].cout[0] (adder_carry at (33,30))                         0.000     4.184
| (intra 'clb' routing)                                                                            0.000     4.184
| (inter-block routing)                                                                            0.284     4.468
| (intra 'clb' routing)                                                                            0.000     4.468
$auto$alumacc.cc:485:replace_alu$27.C[32].cin[0] (adder_carry at (33,29))                          0.000     4.468
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.488
$auto$alumacc.cc:485:replace_alu$27.C[32].cout[0] (adder_carry at (33,29))                         0.000     4.488
| (intra 'clb' routing)                                                                            0.000     4.488
$auto$alumacc.cc:485:replace_alu$27.C[33].cin[0] (adder_carry at (33,29))                          0.000     4.488
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.508
$auto$alumacc.cc:485:replace_alu$27.C[33].cout[0] (adder_carry at (33,29))                         0.000     4.508
| (intra 'clb' routing)                                                                            0.000     4.508
$auto$alumacc.cc:485:replace_alu$27.C[34].cin[0] (adder_carry at (33,29))                          0.000     4.508
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.527
$auto$alumacc.cc:485:replace_alu$27.C[34].cout[0] (adder_carry at (33,29))                         0.000     4.527
| (intra 'clb' routing)                                                                            0.000     4.527
$auto$alumacc.cc:485:replace_alu$27.C[35].cin[0] (adder_carry at (33,29))                          0.000     4.527
| (primitive 'adder_carry' combinational delay)                                                    0.037     4.564
$auto$alumacc.cc:485:replace_alu$27.C[35].sumout[0] (adder_carry at (33,29))                       0.000     4.564
| (intra 'clb' routing)                                                                            0.085     4.650
$abc$3053$li34_li34.in[0] (.names at (33,29))                                                      0.000     4.650
| (primitive '.names' combinational delay)                                                         0.148     4.797
$abc$3053$li34_li34.out[0] (.names at (33,29))                                                     0.000     4.797
| (intra 'clb' routing)                                                                            0.000     4.797
P[34].D[0] (dffre at (33,29))                                                                      0.000     4.797
data arrival time                                                                                            4.797

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[34].C[0] (dffre at (33,29))                                                                      0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -4.797
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.935


#Path 8
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[29].D[0] (dffre at (32,30) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            1.113     2.007
| (intra 'clb' routing)                                                                            0.085     2.092
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names at (32,33))                                 0.000     2.092
| (primitive '.names' combinational delay)                                                         0.152     2.244
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names at (32,33))                                0.000     2.244
| (intra 'clb' routing)                                                                            0.000     2.244
| (inter-block routing)                                                                            0.220     2.464
| (intra 'clb' routing)                                                                            0.303     2.767
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry at (33,33))                             0.000     2.767
| (primitive 'adder_carry' combinational delay)                                                    0.028     2.795
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry at (33,33))                          0.000     2.795
| (intra 'clb' routing)                                                                            0.000     2.795
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry at (33,33))                           0.000     2.795
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.815
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry at (33,33))                          0.000     2.815
| (intra 'clb' routing)                                                                            0.000     2.815
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry at (33,33))                           0.000     2.815
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.835
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry at (33,33))                          0.000     2.835
| (intra 'clb' routing)                                                                            0.000     2.835
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry at (33,33))                           0.000     2.835
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.855
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry at (33,33))                          0.000     2.855
| (intra 'clb' routing)                                                                            0.000     2.855
| (inter-block routing)                                                                            0.284     3.139
| (intra 'clb' routing)                                                                            0.000     3.139
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry at (33,32))                           0.000     3.139
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.159
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry at (33,32))                          0.000     3.159
| (intra 'clb' routing)                                                                            0.000     3.159
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry at (33,32))                           0.000     3.159
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.178
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry at (33,32))                          0.000     3.178
| (intra 'clb' routing)                                                                            0.000     3.178
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry at (33,32))                          0.000     3.178
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.198
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry at (33,32))                         0.000     3.198
| (intra 'clb' routing)                                                                            0.000     3.198
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry at (33,32))                          0.000     3.198
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.218
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry at (33,32))                         0.000     3.218
| (intra 'clb' routing)                                                                            0.000     3.218
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry at (33,32))                          0.000     3.218
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.238
$auto$alumacc.cc:485:replace_alu$27.C[12].cout[0] (adder_carry at (33,32))                         0.000     3.238
| (intra 'clb' routing)                                                                            0.000     3.238
$auto$alumacc.cc:485:replace_alu$27.C[13].cin[0] (adder_carry at (33,32))                          0.000     3.238
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.258
$auto$alumacc.cc:485:replace_alu$27.C[13].cout[0] (adder_carry at (33,32))                         0.000     3.258
| (intra 'clb' routing)                                                                            0.000     3.258
$auto$alumacc.cc:485:replace_alu$27.C[14].cin[0] (adder_carry at (33,32))                          0.000     3.258
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.278
$auto$alumacc.cc:485:replace_alu$27.C[14].cout[0] (adder_carry at (33,32))                         0.000     3.278
| (intra 'clb' routing)                                                                            0.000     3.278
$auto$alumacc.cc:485:replace_alu$27.C[15].cin[0] (adder_carry at (33,32))                          0.000     3.278
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.298
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry at (33,32))                         0.000     3.298
| (intra 'clb' routing)                                                                            0.000     3.298
| (inter-block routing)                                                                            0.284     3.582
| (intra 'clb' routing)                                                                            0.000     3.582
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry at (33,31))                          0.000     3.582
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.602
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry at (33,31))                         0.000     3.602
| (intra 'clb' routing)                                                                            0.000     3.602
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry at (33,31))                          0.000     3.602
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.621
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry at (33,31))                         0.000     3.621
| (intra 'clb' routing)                                                                            0.000     3.621
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry at (33,31))                          0.000     3.621
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.641
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry at (33,31))                         0.000     3.641
| (intra 'clb' routing)                                                                            0.000     3.641
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry at (33,31))                          0.000     3.641
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.661
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry at (33,31))                         0.000     3.661
| (intra 'clb' routing)                                                                            0.000     3.661
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry at (33,31))                          0.000     3.661
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.681
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry at (33,31))                         0.000     3.681
| (intra 'clb' routing)                                                                            0.000     3.681
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry at (33,31))                          0.000     3.681
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.701
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry at (33,31))                         0.000     3.701
| (intra 'clb' routing)                                                                            0.000     3.701
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry at (33,31))                          0.000     3.701
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.721
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry at (33,31))                         0.000     3.721
| (intra 'clb' routing)                                                                            0.000     3.721
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry at (33,31))                          0.000     3.721
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.741
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry at (33,31))                         0.000     3.741
| (intra 'clb' routing)                                                                            0.000     3.741
| (inter-block routing)                                                                            0.284     4.025
| (intra 'clb' routing)                                                                            0.000     4.025
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry at (33,30))                          0.000     4.025
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.045
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry at (33,30))                         0.000     4.045
| (intra 'clb' routing)                                                                            0.000     4.045
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry at (33,30))                          0.000     4.045
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.065
$auto$alumacc.cc:485:replace_alu$27.C[25].cout[0] (adder_carry at (33,30))                         0.000     4.065
| (intra 'clb' routing)                                                                            0.000     4.065
$auto$alumacc.cc:485:replace_alu$27.C[26].cin[0] (adder_carry at (33,30))                          0.000     4.065
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.084
$auto$alumacc.cc:485:replace_alu$27.C[26].cout[0] (adder_carry at (33,30))                         0.000     4.084
| (intra 'clb' routing)                                                                            0.000     4.084
$auto$alumacc.cc:485:replace_alu$27.C[27].cin[0] (adder_carry at (33,30))                          0.000     4.084
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.104
$auto$alumacc.cc:485:replace_alu$27.C[27].cout[0] (adder_carry at (33,30))                         0.000     4.104
| (intra 'clb' routing)                                                                            0.000     4.104
$auto$alumacc.cc:485:replace_alu$27.C[28].cin[0] (adder_carry at (33,30))                          0.000     4.104
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.124
$auto$alumacc.cc:485:replace_alu$27.C[28].cout[0] (adder_carry at (33,30))                         0.000     4.124
| (intra 'clb' routing)                                                                            0.000     4.124
$auto$alumacc.cc:485:replace_alu$27.C[29].cin[0] (adder_carry at (33,30))                          0.000     4.124
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.144
$auto$alumacc.cc:485:replace_alu$27.C[29].cout[0] (adder_carry at (33,30))                         0.000     4.144
| (intra 'clb' routing)                                                                            0.000     4.144
$auto$alumacc.cc:485:replace_alu$27.C[30].cin[0] (adder_carry at (33,30))                          0.000     4.144
| (primitive 'adder_carry' combinational delay)                                                    0.037     4.181
$auto$alumacc.cc:485:replace_alu$27.C[30].sumout[0] (adder_carry at (33,30))                       0.000     4.181
| (intra 'clb' routing)                                                                            0.000     4.181
| (inter-block routing)                                                                            0.220     4.401
| (intra 'clb' routing)                                                                            0.085     4.486
$abc$3053$li29_li29.in[0] (.names at (32,30))                                                      0.000     4.486
| (primitive '.names' combinational delay)                                                         0.197     4.683
$abc$3053$li29_li29.out[0] (.names at (32,30))                                                     0.000     4.683
| (intra 'clb' routing)                                                                            0.000     4.683
P[29].D[0] (dffre at (32,30))                                                                      0.000     4.683
data arrival time                                                                                            4.683

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[29].C[0] (dffre at (32,30))                                                                      0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -4.683
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.820


#Path 9
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[30].D[0] (dffre at (32,30) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            1.113     2.007
| (intra 'clb' routing)                                                                            0.085     2.092
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names at (32,33))                                 0.000     2.092
| (primitive '.names' combinational delay)                                                         0.152     2.244
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names at (32,33))                                0.000     2.244
| (intra 'clb' routing)                                                                            0.000     2.244
| (inter-block routing)                                                                            0.220     2.464
| (intra 'clb' routing)                                                                            0.303     2.767
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry at (33,33))                             0.000     2.767
| (primitive 'adder_carry' combinational delay)                                                    0.028     2.795
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry at (33,33))                          0.000     2.795
| (intra 'clb' routing)                                                                            0.000     2.795
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry at (33,33))                           0.000     2.795
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.815
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry at (33,33))                          0.000     2.815
| (intra 'clb' routing)                                                                            0.000     2.815
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry at (33,33))                           0.000     2.815
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.835
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry at (33,33))                          0.000     2.835
| (intra 'clb' routing)                                                                            0.000     2.835
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry at (33,33))                           0.000     2.835
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.855
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry at (33,33))                          0.000     2.855
| (intra 'clb' routing)                                                                            0.000     2.855
| (inter-block routing)                                                                            0.284     3.139
| (intra 'clb' routing)                                                                            0.000     3.139
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry at (33,32))                           0.000     3.139
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.159
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry at (33,32))                          0.000     3.159
| (intra 'clb' routing)                                                                            0.000     3.159
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry at (33,32))                           0.000     3.159
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.178
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry at (33,32))                          0.000     3.178
| (intra 'clb' routing)                                                                            0.000     3.178
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry at (33,32))                          0.000     3.178
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.198
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry at (33,32))                         0.000     3.198
| (intra 'clb' routing)                                                                            0.000     3.198
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry at (33,32))                          0.000     3.198
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.218
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry at (33,32))                         0.000     3.218
| (intra 'clb' routing)                                                                            0.000     3.218
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry at (33,32))                          0.000     3.218
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.238
$auto$alumacc.cc:485:replace_alu$27.C[12].cout[0] (adder_carry at (33,32))                         0.000     3.238
| (intra 'clb' routing)                                                                            0.000     3.238
$auto$alumacc.cc:485:replace_alu$27.C[13].cin[0] (adder_carry at (33,32))                          0.000     3.238
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.258
$auto$alumacc.cc:485:replace_alu$27.C[13].cout[0] (adder_carry at (33,32))                         0.000     3.258
| (intra 'clb' routing)                                                                            0.000     3.258
$auto$alumacc.cc:485:replace_alu$27.C[14].cin[0] (adder_carry at (33,32))                          0.000     3.258
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.278
$auto$alumacc.cc:485:replace_alu$27.C[14].cout[0] (adder_carry at (33,32))                         0.000     3.278
| (intra 'clb' routing)                                                                            0.000     3.278
$auto$alumacc.cc:485:replace_alu$27.C[15].cin[0] (adder_carry at (33,32))                          0.000     3.278
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.298
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry at (33,32))                         0.000     3.298
| (intra 'clb' routing)                                                                            0.000     3.298
| (inter-block routing)                                                                            0.284     3.582
| (intra 'clb' routing)                                                                            0.000     3.582
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry at (33,31))                          0.000     3.582
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.602
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry at (33,31))                         0.000     3.602
| (intra 'clb' routing)                                                                            0.000     3.602
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry at (33,31))                          0.000     3.602
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.621
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry at (33,31))                         0.000     3.621
| (intra 'clb' routing)                                                                            0.000     3.621
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry at (33,31))                          0.000     3.621
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.641
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry at (33,31))                         0.000     3.641
| (intra 'clb' routing)                                                                            0.000     3.641
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry at (33,31))                          0.000     3.641
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.661
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry at (33,31))                         0.000     3.661
| (intra 'clb' routing)                                                                            0.000     3.661
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry at (33,31))                          0.000     3.661
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.681
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry at (33,31))                         0.000     3.681
| (intra 'clb' routing)                                                                            0.000     3.681
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry at (33,31))                          0.000     3.681
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.701
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry at (33,31))                         0.000     3.701
| (intra 'clb' routing)                                                                            0.000     3.701
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry at (33,31))                          0.000     3.701
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.721
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry at (33,31))                         0.000     3.721
| (intra 'clb' routing)                                                                            0.000     3.721
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry at (33,31))                          0.000     3.721
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.741
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry at (33,31))                         0.000     3.741
| (intra 'clb' routing)                                                                            0.000     3.741
| (inter-block routing)                                                                            0.284     4.025
| (intra 'clb' routing)                                                                            0.000     4.025
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry at (33,30))                          0.000     4.025
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.045
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry at (33,30))                         0.000     4.045
| (intra 'clb' routing)                                                                            0.000     4.045
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry at (33,30))                          0.000     4.045
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.065
$auto$alumacc.cc:485:replace_alu$27.C[25].cout[0] (adder_carry at (33,30))                         0.000     4.065
| (intra 'clb' routing)                                                                            0.000     4.065
$auto$alumacc.cc:485:replace_alu$27.C[26].cin[0] (adder_carry at (33,30))                          0.000     4.065
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.084
$auto$alumacc.cc:485:replace_alu$27.C[26].cout[0] (adder_carry at (33,30))                         0.000     4.084
| (intra 'clb' routing)                                                                            0.000     4.084
$auto$alumacc.cc:485:replace_alu$27.C[27].cin[0] (adder_carry at (33,30))                          0.000     4.084
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.104
$auto$alumacc.cc:485:replace_alu$27.C[27].cout[0] (adder_carry at (33,30))                         0.000     4.104
| (intra 'clb' routing)                                                                            0.000     4.104
$auto$alumacc.cc:485:replace_alu$27.C[28].cin[0] (adder_carry at (33,30))                          0.000     4.104
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.124
$auto$alumacc.cc:485:replace_alu$27.C[28].cout[0] (adder_carry at (33,30))                         0.000     4.124
| (intra 'clb' routing)                                                                            0.000     4.124
$auto$alumacc.cc:485:replace_alu$27.C[29].cin[0] (adder_carry at (33,30))                          0.000     4.124
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.144
$auto$alumacc.cc:485:replace_alu$27.C[29].cout[0] (adder_carry at (33,30))                         0.000     4.144
| (intra 'clb' routing)                                                                            0.000     4.144
$auto$alumacc.cc:485:replace_alu$27.C[30].cin[0] (adder_carry at (33,30))                          0.000     4.144
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.164
$auto$alumacc.cc:485:replace_alu$27.C[30].cout[0] (adder_carry at (33,30))                         0.000     4.164
| (intra 'clb' routing)                                                                            0.000     4.164
$auto$alumacc.cc:485:replace_alu$27.C[31].cin[0] (adder_carry at (33,30))                          0.000     4.164
| (primitive 'adder_carry' combinational delay)                                                    0.037     4.201
$auto$alumacc.cc:485:replace_alu$27.C[31].sumout[0] (adder_carry at (33,30))                       0.000     4.201
| (intra 'clb' routing)                                                                            0.000     4.201
| (inter-block routing)                                                                            0.220     4.421
| (intra 'clb' routing)                                                                            0.085     4.506
$abc$3053$li30_li30.in[0] (.names at (32,30))                                                      0.000     4.506
| (primitive '.names' combinational delay)                                                         0.148     4.654
$abc$3053$li30_li30.out[0] (.names at (32,30))                                                     0.000     4.654
| (intra 'clb' routing)                                                                            0.000     4.654
P[30].D[0] (dffre at (32,30))                                                                      0.000     4.654
data arrival time                                                                                            4.654

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[30].C[0] (dffre at (32,30))                                                                      0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -4.654
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.791


#Path 10
Startpoint: P[31].Q[0] (dffre at (34,32) clocked by clk)
Endpoint  : out:P[31].outpad[0] (.output at (1,7) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[31].C[0] (dffre at (34,32))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[31].Q[0] (dffre at (34,32)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          2.003     3.051
| (intra 'io' routing)                                           0.733     3.784
out:P[31].outpad[0] (.output at (1,7))                           0.000     3.784
data arrival time                                                          3.784

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.784
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.784


#Path 11
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[27].D[0] (dffre at (32,30) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            1.113     2.007
| (intra 'clb' routing)                                                                            0.085     2.092
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names at (32,33))                                 0.000     2.092
| (primitive '.names' combinational delay)                                                         0.152     2.244
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names at (32,33))                                0.000     2.244
| (intra 'clb' routing)                                                                            0.000     2.244
| (inter-block routing)                                                                            0.220     2.464
| (intra 'clb' routing)                                                                            0.303     2.767
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry at (33,33))                             0.000     2.767
| (primitive 'adder_carry' combinational delay)                                                    0.028     2.795
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry at (33,33))                          0.000     2.795
| (intra 'clb' routing)                                                                            0.000     2.795
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry at (33,33))                           0.000     2.795
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.815
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry at (33,33))                          0.000     2.815
| (intra 'clb' routing)                                                                            0.000     2.815
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry at (33,33))                           0.000     2.815
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.835
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry at (33,33))                          0.000     2.835
| (intra 'clb' routing)                                                                            0.000     2.835
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry at (33,33))                           0.000     2.835
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.855
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry at (33,33))                          0.000     2.855
| (intra 'clb' routing)                                                                            0.000     2.855
| (inter-block routing)                                                                            0.284     3.139
| (intra 'clb' routing)                                                                            0.000     3.139
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry at (33,32))                           0.000     3.139
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.159
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry at (33,32))                          0.000     3.159
| (intra 'clb' routing)                                                                            0.000     3.159
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry at (33,32))                           0.000     3.159
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.178
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry at (33,32))                          0.000     3.178
| (intra 'clb' routing)                                                                            0.000     3.178
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry at (33,32))                          0.000     3.178
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.198
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry at (33,32))                         0.000     3.198
| (intra 'clb' routing)                                                                            0.000     3.198
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry at (33,32))                          0.000     3.198
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.218
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry at (33,32))                         0.000     3.218
| (intra 'clb' routing)                                                                            0.000     3.218
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry at (33,32))                          0.000     3.218
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.238
$auto$alumacc.cc:485:replace_alu$27.C[12].cout[0] (adder_carry at (33,32))                         0.000     3.238
| (intra 'clb' routing)                                                                            0.000     3.238
$auto$alumacc.cc:485:replace_alu$27.C[13].cin[0] (adder_carry at (33,32))                          0.000     3.238
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.258
$auto$alumacc.cc:485:replace_alu$27.C[13].cout[0] (adder_carry at (33,32))                         0.000     3.258
| (intra 'clb' routing)                                                                            0.000     3.258
$auto$alumacc.cc:485:replace_alu$27.C[14].cin[0] (adder_carry at (33,32))                          0.000     3.258
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.278
$auto$alumacc.cc:485:replace_alu$27.C[14].cout[0] (adder_carry at (33,32))                         0.000     3.278
| (intra 'clb' routing)                                                                            0.000     3.278
$auto$alumacc.cc:485:replace_alu$27.C[15].cin[0] (adder_carry at (33,32))                          0.000     3.278
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.298
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry at (33,32))                         0.000     3.298
| (intra 'clb' routing)                                                                            0.000     3.298
| (inter-block routing)                                                                            0.284     3.582
| (intra 'clb' routing)                                                                            0.000     3.582
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry at (33,31))                          0.000     3.582
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.602
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry at (33,31))                         0.000     3.602
| (intra 'clb' routing)                                                                            0.000     3.602
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry at (33,31))                          0.000     3.602
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.621
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry at (33,31))                         0.000     3.621
| (intra 'clb' routing)                                                                            0.000     3.621
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry at (33,31))                          0.000     3.621
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.641
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry at (33,31))                         0.000     3.641
| (intra 'clb' routing)                                                                            0.000     3.641
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry at (33,31))                          0.000     3.641
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.661
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry at (33,31))                         0.000     3.661
| (intra 'clb' routing)                                                                            0.000     3.661
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry at (33,31))                          0.000     3.661
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.681
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry at (33,31))                         0.000     3.681
| (intra 'clb' routing)                                                                            0.000     3.681
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry at (33,31))                          0.000     3.681
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.701
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry at (33,31))                         0.000     3.701
| (intra 'clb' routing)                                                                            0.000     3.701
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry at (33,31))                          0.000     3.701
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.721
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry at (33,31))                         0.000     3.721
| (intra 'clb' routing)                                                                            0.000     3.721
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry at (33,31))                          0.000     3.721
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.741
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry at (33,31))                         0.000     3.741
| (intra 'clb' routing)                                                                            0.000     3.741
| (inter-block routing)                                                                            0.284     4.025
| (intra 'clb' routing)                                                                            0.000     4.025
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry at (33,30))                          0.000     4.025
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.045
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry at (33,30))                         0.000     4.045
| (intra 'clb' routing)                                                                            0.000     4.045
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry at (33,30))                          0.000     4.045
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.065
$auto$alumacc.cc:485:replace_alu$27.C[25].cout[0] (adder_carry at (33,30))                         0.000     4.065
| (intra 'clb' routing)                                                                            0.000     4.065
$auto$alumacc.cc:485:replace_alu$27.C[26].cin[0] (adder_carry at (33,30))                          0.000     4.065
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.084
$auto$alumacc.cc:485:replace_alu$27.C[26].cout[0] (adder_carry at (33,30))                         0.000     4.084
| (intra 'clb' routing)                                                                            0.000     4.084
$auto$alumacc.cc:485:replace_alu$27.C[27].cin[0] (adder_carry at (33,30))                          0.000     4.084
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.104
$auto$alumacc.cc:485:replace_alu$27.C[27].cout[0] (adder_carry at (33,30))                         0.000     4.104
| (intra 'clb' routing)                                                                            0.000     4.104
$auto$alumacc.cc:485:replace_alu$27.C[28].cin[0] (adder_carry at (33,30))                          0.000     4.104
| (primitive 'adder_carry' combinational delay)                                                    0.037     4.141
$auto$alumacc.cc:485:replace_alu$27.C[28].sumout[0] (adder_carry at (33,30))                       0.000     4.141
| (intra 'clb' routing)                                                                            0.000     4.141
| (inter-block routing)                                                                            0.220     4.361
| (intra 'clb' routing)                                                                            0.085     4.446
$abc$3053$li27_li27.in[0] (.names at (32,30))                                                      0.000     4.446
| (primitive '.names' combinational delay)                                                         0.197     4.643
$abc$3053$li27_li27.out[0] (.names at (32,30))                                                     0.000     4.643
| (intra 'clb' routing)                                                                            0.000     4.643
P[27].D[0] (dffre at (32,30))                                                                      0.000     4.643
data arrival time                                                                                            4.643

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[27].C[0] (dffre at (32,30))                                                                      0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -4.643
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.780


#Path 12
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[26].D[0] (dffre at (32,30) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            1.113     2.007
| (intra 'clb' routing)                                                                            0.085     2.092
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names at (32,33))                                 0.000     2.092
| (primitive '.names' combinational delay)                                                         0.152     2.244
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names at (32,33))                                0.000     2.244
| (intra 'clb' routing)                                                                            0.000     2.244
| (inter-block routing)                                                                            0.220     2.464
| (intra 'clb' routing)                                                                            0.303     2.767
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry at (33,33))                             0.000     2.767
| (primitive 'adder_carry' combinational delay)                                                    0.028     2.795
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry at (33,33))                          0.000     2.795
| (intra 'clb' routing)                                                                            0.000     2.795
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry at (33,33))                           0.000     2.795
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.815
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry at (33,33))                          0.000     2.815
| (intra 'clb' routing)                                                                            0.000     2.815
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry at (33,33))                           0.000     2.815
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.835
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry at (33,33))                          0.000     2.835
| (intra 'clb' routing)                                                                            0.000     2.835
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry at (33,33))                           0.000     2.835
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.855
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry at (33,33))                          0.000     2.855
| (intra 'clb' routing)                                                                            0.000     2.855
| (inter-block routing)                                                                            0.284     3.139
| (intra 'clb' routing)                                                                            0.000     3.139
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry at (33,32))                           0.000     3.139
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.159
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry at (33,32))                          0.000     3.159
| (intra 'clb' routing)                                                                            0.000     3.159
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry at (33,32))                           0.000     3.159
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.178
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry at (33,32))                          0.000     3.178
| (intra 'clb' routing)                                                                            0.000     3.178
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry at (33,32))                          0.000     3.178
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.198
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry at (33,32))                         0.000     3.198
| (intra 'clb' routing)                                                                            0.000     3.198
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry at (33,32))                          0.000     3.198
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.218
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry at (33,32))                         0.000     3.218
| (intra 'clb' routing)                                                                            0.000     3.218
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry at (33,32))                          0.000     3.218
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.238
$auto$alumacc.cc:485:replace_alu$27.C[12].cout[0] (adder_carry at (33,32))                         0.000     3.238
| (intra 'clb' routing)                                                                            0.000     3.238
$auto$alumacc.cc:485:replace_alu$27.C[13].cin[0] (adder_carry at (33,32))                          0.000     3.238
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.258
$auto$alumacc.cc:485:replace_alu$27.C[13].cout[0] (adder_carry at (33,32))                         0.000     3.258
| (intra 'clb' routing)                                                                            0.000     3.258
$auto$alumacc.cc:485:replace_alu$27.C[14].cin[0] (adder_carry at (33,32))                          0.000     3.258
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.278
$auto$alumacc.cc:485:replace_alu$27.C[14].cout[0] (adder_carry at (33,32))                         0.000     3.278
| (intra 'clb' routing)                                                                            0.000     3.278
$auto$alumacc.cc:485:replace_alu$27.C[15].cin[0] (adder_carry at (33,32))                          0.000     3.278
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.298
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry at (33,32))                         0.000     3.298
| (intra 'clb' routing)                                                                            0.000     3.298
| (inter-block routing)                                                                            0.284     3.582
| (intra 'clb' routing)                                                                            0.000     3.582
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry at (33,31))                          0.000     3.582
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.602
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry at (33,31))                         0.000     3.602
| (intra 'clb' routing)                                                                            0.000     3.602
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry at (33,31))                          0.000     3.602
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.621
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry at (33,31))                         0.000     3.621
| (intra 'clb' routing)                                                                            0.000     3.621
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry at (33,31))                          0.000     3.621
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.641
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry at (33,31))                         0.000     3.641
| (intra 'clb' routing)                                                                            0.000     3.641
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry at (33,31))                          0.000     3.641
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.661
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry at (33,31))                         0.000     3.661
| (intra 'clb' routing)                                                                            0.000     3.661
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry at (33,31))                          0.000     3.661
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.681
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry at (33,31))                         0.000     3.681
| (intra 'clb' routing)                                                                            0.000     3.681
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry at (33,31))                          0.000     3.681
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.701
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry at (33,31))                         0.000     3.701
| (intra 'clb' routing)                                                                            0.000     3.701
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry at (33,31))                          0.000     3.701
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.721
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry at (33,31))                         0.000     3.721
| (intra 'clb' routing)                                                                            0.000     3.721
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry at (33,31))                          0.000     3.721
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.741
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry at (33,31))                         0.000     3.741
| (intra 'clb' routing)                                                                            0.000     3.741
| (inter-block routing)                                                                            0.284     4.025
| (intra 'clb' routing)                                                                            0.000     4.025
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry at (33,30))                          0.000     4.025
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.045
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry at (33,30))                         0.000     4.045
| (intra 'clb' routing)                                                                            0.000     4.045
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry at (33,30))                          0.000     4.045
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.065
$auto$alumacc.cc:485:replace_alu$27.C[25].cout[0] (adder_carry at (33,30))                         0.000     4.065
| (intra 'clb' routing)                                                                            0.000     4.065
$auto$alumacc.cc:485:replace_alu$27.C[26].cin[0] (adder_carry at (33,30))                          0.000     4.065
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.084
$auto$alumacc.cc:485:replace_alu$27.C[26].cout[0] (adder_carry at (33,30))                         0.000     4.084
| (intra 'clb' routing)                                                                            0.000     4.084
$auto$alumacc.cc:485:replace_alu$27.C[27].cin[0] (adder_carry at (33,30))                          0.000     4.084
| (primitive 'adder_carry' combinational delay)                                                    0.037     4.121
$auto$alumacc.cc:485:replace_alu$27.C[27].sumout[0] (adder_carry at (33,30))                       0.000     4.121
| (intra 'clb' routing)                                                                            0.000     4.121
| (inter-block routing)                                                                            0.220     4.341
| (intra 'clb' routing)                                                                            0.085     4.426
$abc$3053$li26_li26.in[0] (.names at (32,30))                                                      0.000     4.426
| (primitive '.names' combinational delay)                                                         0.148     4.574
$abc$3053$li26_li26.out[0] (.names at (32,30))                                                     0.000     4.574
| (intra 'clb' routing)                                                                            0.000     4.574
P[26].D[0] (dffre at (32,30))                                                                      0.000     4.574
data arrival time                                                                                            4.574

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[26].C[0] (dffre at (32,30))                                                                      0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -4.574
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.711


#Path 13
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[28].D[0] (dffre at (32,30) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            1.113     2.007
| (intra 'clb' routing)                                                                            0.085     2.092
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names at (32,33))                                 0.000     2.092
| (primitive '.names' combinational delay)                                                         0.152     2.244
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names at (32,33))                                0.000     2.244
| (intra 'clb' routing)                                                                            0.000     2.244
| (inter-block routing)                                                                            0.220     2.464
| (intra 'clb' routing)                                                                            0.303     2.767
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry at (33,33))                             0.000     2.767
| (primitive 'adder_carry' combinational delay)                                                    0.028     2.795
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry at (33,33))                          0.000     2.795
| (intra 'clb' routing)                                                                            0.000     2.795
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry at (33,33))                           0.000     2.795
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.815
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry at (33,33))                          0.000     2.815
| (intra 'clb' routing)                                                                            0.000     2.815
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry at (33,33))                           0.000     2.815
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.835
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry at (33,33))                          0.000     2.835
| (intra 'clb' routing)                                                                            0.000     2.835
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry at (33,33))                           0.000     2.835
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.855
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry at (33,33))                          0.000     2.855
| (intra 'clb' routing)                                                                            0.000     2.855
| (inter-block routing)                                                                            0.284     3.139
| (intra 'clb' routing)                                                                            0.000     3.139
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry at (33,32))                           0.000     3.139
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.159
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry at (33,32))                          0.000     3.159
| (intra 'clb' routing)                                                                            0.000     3.159
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry at (33,32))                           0.000     3.159
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.178
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry at (33,32))                          0.000     3.178
| (intra 'clb' routing)                                                                            0.000     3.178
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry at (33,32))                          0.000     3.178
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.198
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry at (33,32))                         0.000     3.198
| (intra 'clb' routing)                                                                            0.000     3.198
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry at (33,32))                          0.000     3.198
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.218
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry at (33,32))                         0.000     3.218
| (intra 'clb' routing)                                                                            0.000     3.218
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry at (33,32))                          0.000     3.218
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.238
$auto$alumacc.cc:485:replace_alu$27.C[12].cout[0] (adder_carry at (33,32))                         0.000     3.238
| (intra 'clb' routing)                                                                            0.000     3.238
$auto$alumacc.cc:485:replace_alu$27.C[13].cin[0] (adder_carry at (33,32))                          0.000     3.238
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.258
$auto$alumacc.cc:485:replace_alu$27.C[13].cout[0] (adder_carry at (33,32))                         0.000     3.258
| (intra 'clb' routing)                                                                            0.000     3.258
$auto$alumacc.cc:485:replace_alu$27.C[14].cin[0] (adder_carry at (33,32))                          0.000     3.258
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.278
$auto$alumacc.cc:485:replace_alu$27.C[14].cout[0] (adder_carry at (33,32))                         0.000     3.278
| (intra 'clb' routing)                                                                            0.000     3.278
$auto$alumacc.cc:485:replace_alu$27.C[15].cin[0] (adder_carry at (33,32))                          0.000     3.278
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.298
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry at (33,32))                         0.000     3.298
| (intra 'clb' routing)                                                                            0.000     3.298
| (inter-block routing)                                                                            0.284     3.582
| (intra 'clb' routing)                                                                            0.000     3.582
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry at (33,31))                          0.000     3.582
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.602
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry at (33,31))                         0.000     3.602
| (intra 'clb' routing)                                                                            0.000     3.602
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry at (33,31))                          0.000     3.602
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.621
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry at (33,31))                         0.000     3.621
| (intra 'clb' routing)                                                                            0.000     3.621
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry at (33,31))                          0.000     3.621
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.641
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry at (33,31))                         0.000     3.641
| (intra 'clb' routing)                                                                            0.000     3.641
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry at (33,31))                          0.000     3.641
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.661
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry at (33,31))                         0.000     3.661
| (intra 'clb' routing)                                                                            0.000     3.661
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry at (33,31))                          0.000     3.661
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.681
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry at (33,31))                         0.000     3.681
| (intra 'clb' routing)                                                                            0.000     3.681
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry at (33,31))                          0.000     3.681
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.701
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry at (33,31))                         0.000     3.701
| (intra 'clb' routing)                                                                            0.000     3.701
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry at (33,31))                          0.000     3.701
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.721
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry at (33,31))                         0.000     3.721
| (intra 'clb' routing)                                                                            0.000     3.721
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry at (33,31))                          0.000     3.721
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.741
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry at (33,31))                         0.000     3.741
| (intra 'clb' routing)                                                                            0.000     3.741
| (inter-block routing)                                                                            0.284     4.025
| (intra 'clb' routing)                                                                            0.000     4.025
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry at (33,30))                          0.000     4.025
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.045
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry at (33,30))                         0.000     4.045
| (intra 'clb' routing)                                                                            0.000     4.045
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry at (33,30))                          0.000     4.045
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.065
$auto$alumacc.cc:485:replace_alu$27.C[25].cout[0] (adder_carry at (33,30))                         0.000     4.065
| (intra 'clb' routing)                                                                            0.000     4.065
$auto$alumacc.cc:485:replace_alu$27.C[26].cin[0] (adder_carry at (33,30))                          0.000     4.065
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.084
$auto$alumacc.cc:485:replace_alu$27.C[26].cout[0] (adder_carry at (33,30))                         0.000     4.084
| (intra 'clb' routing)                                                                            0.000     4.084
$auto$alumacc.cc:485:replace_alu$27.C[27].cin[0] (adder_carry at (33,30))                          0.000     4.084
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.104
$auto$alumacc.cc:485:replace_alu$27.C[27].cout[0] (adder_carry at (33,30))                         0.000     4.104
| (intra 'clb' routing)                                                                            0.000     4.104
$auto$alumacc.cc:485:replace_alu$27.C[28].cin[0] (adder_carry at (33,30))                          0.000     4.104
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.124
$auto$alumacc.cc:485:replace_alu$27.C[28].cout[0] (adder_carry at (33,30))                         0.000     4.124
| (intra 'clb' routing)                                                                            0.000     4.124
$auto$alumacc.cc:485:replace_alu$27.C[29].cin[0] (adder_carry at (33,30))                          0.000     4.124
| (primitive 'adder_carry' combinational delay)                                                    0.037     4.161
$auto$alumacc.cc:485:replace_alu$27.C[29].sumout[0] (adder_carry at (33,30))                       0.000     4.161
| (intra 'clb' routing)                                                                            0.000     4.161
| (inter-block routing)                                                                            0.220     4.381
| (intra 'clb' routing)                                                                            0.085     4.466
$abc$3053$li28_li28.in[0] (.names at (32,30))                                                      0.000     4.466
| (primitive '.names' combinational delay)                                                         0.099     4.565
$abc$3053$li28_li28.out[0] (.names at (32,30))                                                     0.000     4.565
| (intra 'clb' routing)                                                                            0.000     4.565
P[28].D[0] (dffre at (32,30))                                                                      0.000     4.565
data arrival time                                                                                            4.565

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[28].C[0] (dffre at (32,30))                                                                      0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -4.565
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.702


#Path 14
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[25].D[0] (dffre at (32,30) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            1.113     2.007
| (intra 'clb' routing)                                                                            0.085     2.092
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names at (32,33))                                 0.000     2.092
| (primitive '.names' combinational delay)                                                         0.152     2.244
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names at (32,33))                                0.000     2.244
| (intra 'clb' routing)                                                                            0.000     2.244
| (inter-block routing)                                                                            0.220     2.464
| (intra 'clb' routing)                                                                            0.303     2.767
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry at (33,33))                             0.000     2.767
| (primitive 'adder_carry' combinational delay)                                                    0.028     2.795
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry at (33,33))                          0.000     2.795
| (intra 'clb' routing)                                                                            0.000     2.795
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry at (33,33))                           0.000     2.795
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.815
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry at (33,33))                          0.000     2.815
| (intra 'clb' routing)                                                                            0.000     2.815
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry at (33,33))                           0.000     2.815
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.835
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry at (33,33))                          0.000     2.835
| (intra 'clb' routing)                                                                            0.000     2.835
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry at (33,33))                           0.000     2.835
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.855
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry at (33,33))                          0.000     2.855
| (intra 'clb' routing)                                                                            0.000     2.855
| (inter-block routing)                                                                            0.284     3.139
| (intra 'clb' routing)                                                                            0.000     3.139
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry at (33,32))                           0.000     3.139
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.159
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry at (33,32))                          0.000     3.159
| (intra 'clb' routing)                                                                            0.000     3.159
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry at (33,32))                           0.000     3.159
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.178
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry at (33,32))                          0.000     3.178
| (intra 'clb' routing)                                                                            0.000     3.178
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry at (33,32))                          0.000     3.178
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.198
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry at (33,32))                         0.000     3.198
| (intra 'clb' routing)                                                                            0.000     3.198
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry at (33,32))                          0.000     3.198
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.218
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry at (33,32))                         0.000     3.218
| (intra 'clb' routing)                                                                            0.000     3.218
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry at (33,32))                          0.000     3.218
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.238
$auto$alumacc.cc:485:replace_alu$27.C[12].cout[0] (adder_carry at (33,32))                         0.000     3.238
| (intra 'clb' routing)                                                                            0.000     3.238
$auto$alumacc.cc:485:replace_alu$27.C[13].cin[0] (adder_carry at (33,32))                          0.000     3.238
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.258
$auto$alumacc.cc:485:replace_alu$27.C[13].cout[0] (adder_carry at (33,32))                         0.000     3.258
| (intra 'clb' routing)                                                                            0.000     3.258
$auto$alumacc.cc:485:replace_alu$27.C[14].cin[0] (adder_carry at (33,32))                          0.000     3.258
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.278
$auto$alumacc.cc:485:replace_alu$27.C[14].cout[0] (adder_carry at (33,32))                         0.000     3.278
| (intra 'clb' routing)                                                                            0.000     3.278
$auto$alumacc.cc:485:replace_alu$27.C[15].cin[0] (adder_carry at (33,32))                          0.000     3.278
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.298
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry at (33,32))                         0.000     3.298
| (intra 'clb' routing)                                                                            0.000     3.298
| (inter-block routing)                                                                            0.284     3.582
| (intra 'clb' routing)                                                                            0.000     3.582
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry at (33,31))                          0.000     3.582
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.602
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry at (33,31))                         0.000     3.602
| (intra 'clb' routing)                                                                            0.000     3.602
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry at (33,31))                          0.000     3.602
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.621
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry at (33,31))                         0.000     3.621
| (intra 'clb' routing)                                                                            0.000     3.621
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry at (33,31))                          0.000     3.621
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.641
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry at (33,31))                         0.000     3.641
| (intra 'clb' routing)                                                                            0.000     3.641
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry at (33,31))                          0.000     3.641
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.661
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry at (33,31))                         0.000     3.661
| (intra 'clb' routing)                                                                            0.000     3.661
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry at (33,31))                          0.000     3.661
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.681
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry at (33,31))                         0.000     3.681
| (intra 'clb' routing)                                                                            0.000     3.681
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry at (33,31))                          0.000     3.681
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.701
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry at (33,31))                         0.000     3.701
| (intra 'clb' routing)                                                                            0.000     3.701
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry at (33,31))                          0.000     3.701
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.721
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry at (33,31))                         0.000     3.721
| (intra 'clb' routing)                                                                            0.000     3.721
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry at (33,31))                          0.000     3.721
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.741
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry at (33,31))                         0.000     3.741
| (intra 'clb' routing)                                                                            0.000     3.741
| (inter-block routing)                                                                            0.284     4.025
| (intra 'clb' routing)                                                                            0.000     4.025
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry at (33,30))                          0.000     4.025
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.045
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry at (33,30))                         0.000     4.045
| (intra 'clb' routing)                                                                            0.000     4.045
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry at (33,30))                          0.000     4.045
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.065
$auto$alumacc.cc:485:replace_alu$27.C[25].cout[0] (adder_carry at (33,30))                         0.000     4.065
| (intra 'clb' routing)                                                                            0.000     4.065
$auto$alumacc.cc:485:replace_alu$27.C[26].cin[0] (adder_carry at (33,30))                          0.000     4.065
| (primitive 'adder_carry' combinational delay)                                                    0.037     4.101
$auto$alumacc.cc:485:replace_alu$27.C[26].sumout[0] (adder_carry at (33,30))                       0.000     4.101
| (intra 'clb' routing)                                                                            0.000     4.101
| (inter-block routing)                                                                            0.220     4.321
| (intra 'clb' routing)                                                                            0.085     4.406
$abc$3053$li25_li25.in[0] (.names at (32,30))                                                      0.000     4.406
| (primitive '.names' combinational delay)                                                         0.136     4.542
$abc$3053$li25_li25.out[0] (.names at (32,30))                                                     0.000     4.542
| (intra 'clb' routing)                                                                            0.000     4.542
P[25].D[0] (dffre at (32,30))                                                                      0.000     4.542
data arrival time                                                                                            4.542

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[25].C[0] (dffre at (32,30))                                                                      0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -4.542
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.679


#Path 15
Startpoint: P[28].Q[0] (dffre at (32,30) clocked by clk)
Endpoint  : out:P[28].outpad[0] (.output at (1,6) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[28].C[0] (dffre at (32,30))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[28].Q[0] (dffre at (32,30)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.884     2.933
| (intra 'io' routing)                                           0.733     3.665
out:P[28].outpad[0] (.output at (1,6))                           0.000     3.665
data arrival time                                                          3.665

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.665
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.665


#Path 16
Startpoint: P[36].Q[0] (dffre at (34,32) clocked by clk)
Endpoint  : out:P[36].outpad[0] (.output at (1,10) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[36].C[0] (dffre at (34,32))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[36].Q[0] (dffre at (34,32)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.884     2.933
| (intra 'io' routing)                                           0.733     3.665
out:P[36].outpad[0] (.output at (1,10))                          0.000     3.665
data arrival time                                                          3.665

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.665
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.665


#Path 17
Startpoint: P[29].Q[0] (dffre at (32,30) clocked by clk)
Endpoint  : out:P[29].outpad[0] (.output at (1,6) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[29].C[0] (dffre at (32,30))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[29].Q[0] (dffre at (32,30)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.884     2.933
| (intra 'io' routing)                                           0.733     3.665
out:P[29].outpad[0] (.output at (1,6))                           0.000     3.665
data arrival time                                                          3.665

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.665
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.665


#Path 18
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[24].D[0] (dffre at (32,30) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            1.113     2.007
| (intra 'clb' routing)                                                                            0.085     2.092
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names at (32,33))                                 0.000     2.092
| (primitive '.names' combinational delay)                                                         0.152     2.244
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names at (32,33))                                0.000     2.244
| (intra 'clb' routing)                                                                            0.000     2.244
| (inter-block routing)                                                                            0.220     2.464
| (intra 'clb' routing)                                                                            0.303     2.767
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry at (33,33))                             0.000     2.767
| (primitive 'adder_carry' combinational delay)                                                    0.028     2.795
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry at (33,33))                          0.000     2.795
| (intra 'clb' routing)                                                                            0.000     2.795
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry at (33,33))                           0.000     2.795
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.815
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry at (33,33))                          0.000     2.815
| (intra 'clb' routing)                                                                            0.000     2.815
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry at (33,33))                           0.000     2.815
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.835
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry at (33,33))                          0.000     2.835
| (intra 'clb' routing)                                                                            0.000     2.835
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry at (33,33))                           0.000     2.835
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.855
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry at (33,33))                          0.000     2.855
| (intra 'clb' routing)                                                                            0.000     2.855
| (inter-block routing)                                                                            0.284     3.139
| (intra 'clb' routing)                                                                            0.000     3.139
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry at (33,32))                           0.000     3.139
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.159
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry at (33,32))                          0.000     3.159
| (intra 'clb' routing)                                                                            0.000     3.159
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry at (33,32))                           0.000     3.159
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.178
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry at (33,32))                          0.000     3.178
| (intra 'clb' routing)                                                                            0.000     3.178
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry at (33,32))                          0.000     3.178
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.198
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry at (33,32))                         0.000     3.198
| (intra 'clb' routing)                                                                            0.000     3.198
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry at (33,32))                          0.000     3.198
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.218
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry at (33,32))                         0.000     3.218
| (intra 'clb' routing)                                                                            0.000     3.218
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry at (33,32))                          0.000     3.218
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.238
$auto$alumacc.cc:485:replace_alu$27.C[12].cout[0] (adder_carry at (33,32))                         0.000     3.238
| (intra 'clb' routing)                                                                            0.000     3.238
$auto$alumacc.cc:485:replace_alu$27.C[13].cin[0] (adder_carry at (33,32))                          0.000     3.238
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.258
$auto$alumacc.cc:485:replace_alu$27.C[13].cout[0] (adder_carry at (33,32))                         0.000     3.258
| (intra 'clb' routing)                                                                            0.000     3.258
$auto$alumacc.cc:485:replace_alu$27.C[14].cin[0] (adder_carry at (33,32))                          0.000     3.258
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.278
$auto$alumacc.cc:485:replace_alu$27.C[14].cout[0] (adder_carry at (33,32))                         0.000     3.278
| (intra 'clb' routing)                                                                            0.000     3.278
$auto$alumacc.cc:485:replace_alu$27.C[15].cin[0] (adder_carry at (33,32))                          0.000     3.278
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.298
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry at (33,32))                         0.000     3.298
| (intra 'clb' routing)                                                                            0.000     3.298
| (inter-block routing)                                                                            0.284     3.582
| (intra 'clb' routing)                                                                            0.000     3.582
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry at (33,31))                          0.000     3.582
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.602
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry at (33,31))                         0.000     3.602
| (intra 'clb' routing)                                                                            0.000     3.602
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry at (33,31))                          0.000     3.602
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.621
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry at (33,31))                         0.000     3.621
| (intra 'clb' routing)                                                                            0.000     3.621
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry at (33,31))                          0.000     3.621
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.641
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry at (33,31))                         0.000     3.641
| (intra 'clb' routing)                                                                            0.000     3.641
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry at (33,31))                          0.000     3.641
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.661
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry at (33,31))                         0.000     3.661
| (intra 'clb' routing)                                                                            0.000     3.661
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry at (33,31))                          0.000     3.661
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.681
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry at (33,31))                         0.000     3.681
| (intra 'clb' routing)                                                                            0.000     3.681
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry at (33,31))                          0.000     3.681
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.701
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry at (33,31))                         0.000     3.701
| (intra 'clb' routing)                                                                            0.000     3.701
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry at (33,31))                          0.000     3.701
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.721
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry at (33,31))                         0.000     3.721
| (intra 'clb' routing)                                                                            0.000     3.721
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry at (33,31))                          0.000     3.721
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.741
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry at (33,31))                         0.000     3.741
| (intra 'clb' routing)                                                                            0.000     3.741
| (inter-block routing)                                                                            0.284     4.025
| (intra 'clb' routing)                                                                            0.000     4.025
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry at (33,30))                          0.000     4.025
| (primitive 'adder_carry' combinational delay)                                                    0.020     4.045
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry at (33,30))                         0.000     4.045
| (intra 'clb' routing)                                                                            0.000     4.045
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry at (33,30))                          0.000     4.045
| (primitive 'adder_carry' combinational delay)                                                    0.037     4.082
$auto$alumacc.cc:485:replace_alu$27.C[25].sumout[0] (adder_carry at (33,30))                       0.000     4.082
| (intra 'clb' routing)                                                                            0.000     4.082
| (inter-block routing)                                                                            0.220     4.301
| (intra 'clb' routing)                                                                            0.085     4.386
$abc$3053$li24_li24.in[0] (.names at (32,30))                                                      0.000     4.386
| (primitive '.names' combinational delay)                                                         0.099     4.485
$abc$3053$li24_li24.out[0] (.names at (32,30))                                                     0.000     4.485
| (intra 'clb' routing)                                                                            0.000     4.485
P[24].D[0] (dffre at (32,30))                                                                      0.000     4.485
data arrival time                                                                                            4.485

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[24].C[0] (dffre at (32,30))                                                                      0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -4.485
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.623


#Path 19
Startpoint: P[37].Q[0] (dffre at (32,33) clocked by clk)
Endpoint  : out:P[37].outpad[0] (.output at (1,10) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[37].C[0] (dffre at (32,33))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[37].Q[0] (dffre at (32,33)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.826     2.875
| (intra 'io' routing)                                           0.733     3.607
out:P[37].outpad[0] (.output at (1,10))                          0.000     3.607
data arrival time                                                          3.607

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.607
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.607


#Path 20
Startpoint: P[30].Q[0] (dffre at (32,30) clocked by clk)
Endpoint  : out:P[30].outpad[0] (.output at (1,7) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[30].C[0] (dffre at (32,30))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[30].Q[0] (dffre at (32,30)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.826     2.875
| (intra 'io' routing)                                           0.733     3.607
out:P[30].outpad[0] (.output at (1,7))                           0.000     3.607
data arrival time                                                          3.607

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.607
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.607


#Path 21
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[23].D[0] (dffre at (32,30) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            1.113     2.007
| (intra 'clb' routing)                                                                            0.085     2.092
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names at (32,33))                                 0.000     2.092
| (primitive '.names' combinational delay)                                                         0.152     2.244
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names at (32,33))                                0.000     2.244
| (intra 'clb' routing)                                                                            0.000     2.244
| (inter-block routing)                                                                            0.220     2.464
| (intra 'clb' routing)                                                                            0.303     2.767
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry at (33,33))                             0.000     2.767
| (primitive 'adder_carry' combinational delay)                                                    0.028     2.795
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry at (33,33))                          0.000     2.795
| (intra 'clb' routing)                                                                            0.000     2.795
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry at (33,33))                           0.000     2.795
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.815
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry at (33,33))                          0.000     2.815
| (intra 'clb' routing)                                                                            0.000     2.815
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry at (33,33))                           0.000     2.815
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.835
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry at (33,33))                          0.000     2.835
| (intra 'clb' routing)                                                                            0.000     2.835
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry at (33,33))                           0.000     2.835
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.855
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry at (33,33))                          0.000     2.855
| (intra 'clb' routing)                                                                            0.000     2.855
| (inter-block routing)                                                                            0.284     3.139
| (intra 'clb' routing)                                                                            0.000     3.139
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry at (33,32))                           0.000     3.139
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.159
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry at (33,32))                          0.000     3.159
| (intra 'clb' routing)                                                                            0.000     3.159
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry at (33,32))                           0.000     3.159
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.178
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry at (33,32))                          0.000     3.178
| (intra 'clb' routing)                                                                            0.000     3.178
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry at (33,32))                          0.000     3.178
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.198
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry at (33,32))                         0.000     3.198
| (intra 'clb' routing)                                                                            0.000     3.198
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry at (33,32))                          0.000     3.198
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.218
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry at (33,32))                         0.000     3.218
| (intra 'clb' routing)                                                                            0.000     3.218
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry at (33,32))                          0.000     3.218
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.238
$auto$alumacc.cc:485:replace_alu$27.C[12].cout[0] (adder_carry at (33,32))                         0.000     3.238
| (intra 'clb' routing)                                                                            0.000     3.238
$auto$alumacc.cc:485:replace_alu$27.C[13].cin[0] (adder_carry at (33,32))                          0.000     3.238
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.258
$auto$alumacc.cc:485:replace_alu$27.C[13].cout[0] (adder_carry at (33,32))                         0.000     3.258
| (intra 'clb' routing)                                                                            0.000     3.258
$auto$alumacc.cc:485:replace_alu$27.C[14].cin[0] (adder_carry at (33,32))                          0.000     3.258
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.278
$auto$alumacc.cc:485:replace_alu$27.C[14].cout[0] (adder_carry at (33,32))                         0.000     3.278
| (intra 'clb' routing)                                                                            0.000     3.278
$auto$alumacc.cc:485:replace_alu$27.C[15].cin[0] (adder_carry at (33,32))                          0.000     3.278
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.298
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry at (33,32))                         0.000     3.298
| (intra 'clb' routing)                                                                            0.000     3.298
| (inter-block routing)                                                                            0.284     3.582
| (intra 'clb' routing)                                                                            0.000     3.582
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry at (33,31))                          0.000     3.582
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.602
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry at (33,31))                         0.000     3.602
| (intra 'clb' routing)                                                                            0.000     3.602
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry at (33,31))                          0.000     3.602
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.621
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry at (33,31))                         0.000     3.621
| (intra 'clb' routing)                                                                            0.000     3.621
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry at (33,31))                          0.000     3.621
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.641
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry at (33,31))                         0.000     3.641
| (intra 'clb' routing)                                                                            0.000     3.641
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry at (33,31))                          0.000     3.641
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.661
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry at (33,31))                         0.000     3.661
| (intra 'clb' routing)                                                                            0.000     3.661
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry at (33,31))                          0.000     3.661
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.681
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry at (33,31))                         0.000     3.681
| (intra 'clb' routing)                                                                            0.000     3.681
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry at (33,31))                          0.000     3.681
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.701
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry at (33,31))                         0.000     3.701
| (intra 'clb' routing)                                                                            0.000     3.701
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry at (33,31))                          0.000     3.701
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.721
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry at (33,31))                         0.000     3.721
| (intra 'clb' routing)                                                                            0.000     3.721
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry at (33,31))                          0.000     3.721
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.741
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry at (33,31))                         0.000     3.741
| (intra 'clb' routing)                                                                            0.000     3.741
| (inter-block routing)                                                                            0.284     4.025
| (intra 'clb' routing)                                                                            0.000     4.025
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry at (33,30))                          0.000     4.025
| (primitive 'adder_carry' combinational delay)                                                    0.037     4.062
$auto$alumacc.cc:485:replace_alu$27.C[24].sumout[0] (adder_carry at (33,30))                       0.000     4.062
| (intra 'clb' routing)                                                                            0.000     4.062
| (inter-block routing)                                                                            0.220     4.281
| (intra 'clb' routing)                                                                            0.085     4.366
$abc$3053$li23_li23.in[0] (.names at (32,30))                                                      0.000     4.366
| (primitive '.names' combinational delay)                                                         0.099     4.466
$abc$3053$li23_li23.out[0] (.names at (32,30))                                                     0.000     4.466
| (intra 'clb' routing)                                                                            0.000     4.466
P[23].D[0] (dffre at (32,30))                                                                      0.000     4.466
data arrival time                                                                                            4.466

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[23].C[0] (dffre at (32,30))                                                                      0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -4.466
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.603


#Path 22
Startpoint: P[35].Q[0] (dffre at (33,29) clocked by clk)
Endpoint  : out:P[35].outpad[0] (.output at (1,9) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[35].C[0] (dffre at (33,29))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[35].Q[0] (dffre at (33,29)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.765     2.814
| (intra 'io' routing)                                           0.733     3.546
out:P[35].outpad[0] (.output at (1,9))                          -0.000     3.546
data arrival time                                                          3.546

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.546
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.546


#Path 23
Startpoint: P[34].Q[0] (dffre at (33,29) clocked by clk)
Endpoint  : out:P[34].outpad[0] (.output at (1,9) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[34].C[0] (dffre at (33,29))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[34].Q[0] (dffre at (33,29)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.765     2.814
| (intra 'io' routing)                                           0.733     3.546
out:P[34].outpad[0] (.output at (1,9))                          -0.000     3.546
data arrival time                                                          3.546

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.546
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.546


#Path 24
Startpoint: P[33].Q[0] (dffre at (33,29) clocked by clk)
Endpoint  : out:P[33].outpad[0] (.output at (1,8) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[33].C[0] (dffre at (33,29))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[33].Q[0] (dffre at (33,29)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.765     2.814
| (intra 'io' routing)                                           0.733     3.546
out:P[33].outpad[0] (.output at (1,8))                          -0.000     3.546
data arrival time                                                          3.546

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.546
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.546


#Path 25
Startpoint: P[32].Q[0] (dffre at (33,29) clocked by clk)
Endpoint  : out:P[32].outpad[0] (.output at (1,8) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[32].C[0] (dffre at (33,29))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[32].Q[0] (dffre at (33,29)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.765     2.814
| (intra 'io' routing)                                           0.733     3.546
out:P[32].outpad[0] (.output at (1,8))                          -0.000     3.546
data arrival time                                                          3.546

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.546
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.546


#Path 26
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[21].D[0] (dffre at (34,33) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            1.113     2.007
| (intra 'clb' routing)                                                                            0.085     2.092
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names at (32,33))                                 0.000     2.092
| (primitive '.names' combinational delay)                                                         0.152     2.244
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names at (32,33))                                0.000     2.244
| (intra 'clb' routing)                                                                            0.000     2.244
| (inter-block routing)                                                                            0.220     2.464
| (intra 'clb' routing)                                                                            0.303     2.767
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry at (33,33))                             0.000     2.767
| (primitive 'adder_carry' combinational delay)                                                    0.028     2.795
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry at (33,33))                          0.000     2.795
| (intra 'clb' routing)                                                                            0.000     2.795
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry at (33,33))                           0.000     2.795
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.815
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry at (33,33))                          0.000     2.815
| (intra 'clb' routing)                                                                            0.000     2.815
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry at (33,33))                           0.000     2.815
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.835
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry at (33,33))                          0.000     2.835
| (intra 'clb' routing)                                                                            0.000     2.835
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry at (33,33))                           0.000     2.835
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.855
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry at (33,33))                          0.000     2.855
| (intra 'clb' routing)                                                                            0.000     2.855
| (inter-block routing)                                                                            0.284     3.139
| (intra 'clb' routing)                                                                            0.000     3.139
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry at (33,32))                           0.000     3.139
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.159
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry at (33,32))                          0.000     3.159
| (intra 'clb' routing)                                                                            0.000     3.159
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry at (33,32))                           0.000     3.159
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.178
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry at (33,32))                          0.000     3.178
| (intra 'clb' routing)                                                                            0.000     3.178
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry at (33,32))                          0.000     3.178
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.198
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry at (33,32))                         0.000     3.198
| (intra 'clb' routing)                                                                            0.000     3.198
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry at (33,32))                          0.000     3.198
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.218
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry at (33,32))                         0.000     3.218
| (intra 'clb' routing)                                                                            0.000     3.218
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry at (33,32))                          0.000     3.218
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.238
$auto$alumacc.cc:485:replace_alu$27.C[12].cout[0] (adder_carry at (33,32))                         0.000     3.238
| (intra 'clb' routing)                                                                            0.000     3.238
$auto$alumacc.cc:485:replace_alu$27.C[13].cin[0] (adder_carry at (33,32))                          0.000     3.238
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.258
$auto$alumacc.cc:485:replace_alu$27.C[13].cout[0] (adder_carry at (33,32))                         0.000     3.258
| (intra 'clb' routing)                                                                            0.000     3.258
$auto$alumacc.cc:485:replace_alu$27.C[14].cin[0] (adder_carry at (33,32))                          0.000     3.258
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.278
$auto$alumacc.cc:485:replace_alu$27.C[14].cout[0] (adder_carry at (33,32))                         0.000     3.278
| (intra 'clb' routing)                                                                            0.000     3.278
$auto$alumacc.cc:485:replace_alu$27.C[15].cin[0] (adder_carry at (33,32))                          0.000     3.278
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.298
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry at (33,32))                         0.000     3.298
| (intra 'clb' routing)                                                                            0.000     3.298
| (inter-block routing)                                                                            0.284     3.582
| (intra 'clb' routing)                                                                            0.000     3.582
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry at (33,31))                          0.000     3.582
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.602
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry at (33,31))                         0.000     3.602
| (intra 'clb' routing)                                                                            0.000     3.602
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry at (33,31))                          0.000     3.602
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.621
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry at (33,31))                         0.000     3.621
| (intra 'clb' routing)                                                                            0.000     3.621
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry at (33,31))                          0.000     3.621
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.641
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry at (33,31))                         0.000     3.641
| (intra 'clb' routing)                                                                            0.000     3.641
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry at (33,31))                          0.000     3.641
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.661
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry at (33,31))                         0.000     3.661
| (intra 'clb' routing)                                                                            0.000     3.661
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry at (33,31))                          0.000     3.661
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.681
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry at (33,31))                         0.000     3.681
| (intra 'clb' routing)                                                                            0.000     3.681
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry at (33,31))                          0.000     3.681
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.701
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry at (33,31))                         0.000     3.701
| (intra 'clb' routing)                                                                            0.000     3.701
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry at (33,31))                          0.000     3.701
| (primitive 'adder_carry' combinational delay)                                                    0.037     3.738
$auto$alumacc.cc:485:replace_alu$27.C[22].sumout[0] (adder_carry at (33,31))                       0.000     3.738
| (intra 'clb' routing)                                                                            0.000     3.738
| (inter-block routing)                                                                            0.342     4.080
| (intra 'clb' routing)                                                                            0.085     4.165
$abc$3053$li21_li21.in[0] (.names at (34,33))                                                     -0.000     4.165
| (primitive '.names' combinational delay)                                                         0.197     4.362
$abc$3053$li21_li21.out[0] (.names at (34,33))                                                     0.000     4.362
| (intra 'clb' routing)                                                                            0.000     4.362
P[21].D[0] (dffre at (34,33))                                                                      0.000     4.362
data arrival time                                                                                            4.362

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[21].C[0] (dffre at (34,33))                                                                      0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -4.362
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.499


#Path 27
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[19].D[0] (dffre at (34,33) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            1.113     2.007
| (intra 'clb' routing)                                                                            0.085     2.092
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names at (32,33))                                 0.000     2.092
| (primitive '.names' combinational delay)                                                         0.152     2.244
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names at (32,33))                                0.000     2.244
| (intra 'clb' routing)                                                                            0.000     2.244
| (inter-block routing)                                                                            0.220     2.464
| (intra 'clb' routing)                                                                            0.303     2.767
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry at (33,33))                             0.000     2.767
| (primitive 'adder_carry' combinational delay)                                                    0.028     2.795
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry at (33,33))                          0.000     2.795
| (intra 'clb' routing)                                                                            0.000     2.795
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry at (33,33))                           0.000     2.795
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.815
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry at (33,33))                          0.000     2.815
| (intra 'clb' routing)                                                                            0.000     2.815
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry at (33,33))                           0.000     2.815
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.835
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry at (33,33))                          0.000     2.835
| (intra 'clb' routing)                                                                            0.000     2.835
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry at (33,33))                           0.000     2.835
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.855
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry at (33,33))                          0.000     2.855
| (intra 'clb' routing)                                                                            0.000     2.855
| (inter-block routing)                                                                            0.284     3.139
| (intra 'clb' routing)                                                                            0.000     3.139
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry at (33,32))                           0.000     3.139
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.159
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry at (33,32))                          0.000     3.159
| (intra 'clb' routing)                                                                            0.000     3.159
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry at (33,32))                           0.000     3.159
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.178
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry at (33,32))                          0.000     3.178
| (intra 'clb' routing)                                                                            0.000     3.178
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry at (33,32))                          0.000     3.178
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.198
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry at (33,32))                         0.000     3.198
| (intra 'clb' routing)                                                                            0.000     3.198
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry at (33,32))                          0.000     3.198
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.218
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry at (33,32))                         0.000     3.218
| (intra 'clb' routing)                                                                            0.000     3.218
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry at (33,32))                          0.000     3.218
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.238
$auto$alumacc.cc:485:replace_alu$27.C[12].cout[0] (adder_carry at (33,32))                         0.000     3.238
| (intra 'clb' routing)                                                                            0.000     3.238
$auto$alumacc.cc:485:replace_alu$27.C[13].cin[0] (adder_carry at (33,32))                          0.000     3.238
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.258
$auto$alumacc.cc:485:replace_alu$27.C[13].cout[0] (adder_carry at (33,32))                         0.000     3.258
| (intra 'clb' routing)                                                                            0.000     3.258
$auto$alumacc.cc:485:replace_alu$27.C[14].cin[0] (adder_carry at (33,32))                          0.000     3.258
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.278
$auto$alumacc.cc:485:replace_alu$27.C[14].cout[0] (adder_carry at (33,32))                         0.000     3.278
| (intra 'clb' routing)                                                                            0.000     3.278
$auto$alumacc.cc:485:replace_alu$27.C[15].cin[0] (adder_carry at (33,32))                          0.000     3.278
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.298
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry at (33,32))                         0.000     3.298
| (intra 'clb' routing)                                                                            0.000     3.298
| (inter-block routing)                                                                            0.284     3.582
| (intra 'clb' routing)                                                                            0.000     3.582
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry at (33,31))                          0.000     3.582
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.602
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry at (33,31))                         0.000     3.602
| (intra 'clb' routing)                                                                            0.000     3.602
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry at (33,31))                          0.000     3.602
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.621
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry at (33,31))                         0.000     3.621
| (intra 'clb' routing)                                                                            0.000     3.621
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry at (33,31))                          0.000     3.621
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.641
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry at (33,31))                         0.000     3.641
| (intra 'clb' routing)                                                                            0.000     3.641
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry at (33,31))                          0.000     3.641
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.661
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry at (33,31))                         0.000     3.661
| (intra 'clb' routing)                                                                            0.000     3.661
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry at (33,31))                          0.000     3.661
| (primitive 'adder_carry' combinational delay)                                                    0.037     3.698
$auto$alumacc.cc:485:replace_alu$27.C[20].sumout[0] (adder_carry at (33,31))                       0.000     3.698
| (intra 'clb' routing)                                                                            0.000     3.698
| (inter-block routing)                                                                            0.342     4.040
| (intra 'clb' routing)                                                                            0.085     4.125
$abc$3053$li19_li19.in[0] (.names at (34,33))                                                      0.000     4.125
| (primitive '.names' combinational delay)                                                         0.218     4.343
$abc$3053$li19_li19.out[0] (.names at (34,33))                                                     0.000     4.343
| (intra 'clb' routing)                                                                            0.000     4.343
P[19].D[0] (dffre at (34,33))                                                                      0.000     4.343
data arrival time                                                                                            4.343

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[19].C[0] (dffre at (34,33))                                                                      0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -4.343
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.480


#Path 28
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[20].D[0] (dffre at (34,33) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            1.113     2.007
| (intra 'clb' routing)                                                                            0.085     2.092
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names at (32,33))                                 0.000     2.092
| (primitive '.names' combinational delay)                                                         0.152     2.244
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names at (32,33))                                0.000     2.244
| (intra 'clb' routing)                                                                            0.000     2.244
| (inter-block routing)                                                                            0.220     2.464
| (intra 'clb' routing)                                                                            0.303     2.767
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry at (33,33))                             0.000     2.767
| (primitive 'adder_carry' combinational delay)                                                    0.028     2.795
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry at (33,33))                          0.000     2.795
| (intra 'clb' routing)                                                                            0.000     2.795
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry at (33,33))                           0.000     2.795
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.815
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry at (33,33))                          0.000     2.815
| (intra 'clb' routing)                                                                            0.000     2.815
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry at (33,33))                           0.000     2.815
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.835
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry at (33,33))                          0.000     2.835
| (intra 'clb' routing)                                                                            0.000     2.835
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry at (33,33))                           0.000     2.835
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.855
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry at (33,33))                          0.000     2.855
| (intra 'clb' routing)                                                                            0.000     2.855
| (inter-block routing)                                                                            0.284     3.139
| (intra 'clb' routing)                                                                            0.000     3.139
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry at (33,32))                           0.000     3.139
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.159
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry at (33,32))                          0.000     3.159
| (intra 'clb' routing)                                                                            0.000     3.159
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry at (33,32))                           0.000     3.159
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.178
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry at (33,32))                          0.000     3.178
| (intra 'clb' routing)                                                                            0.000     3.178
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry at (33,32))                          0.000     3.178
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.198
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry at (33,32))                         0.000     3.198
| (intra 'clb' routing)                                                                            0.000     3.198
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry at (33,32))                          0.000     3.198
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.218
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry at (33,32))                         0.000     3.218
| (intra 'clb' routing)                                                                            0.000     3.218
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry at (33,32))                          0.000     3.218
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.238
$auto$alumacc.cc:485:replace_alu$27.C[12].cout[0] (adder_carry at (33,32))                         0.000     3.238
| (intra 'clb' routing)                                                                            0.000     3.238
$auto$alumacc.cc:485:replace_alu$27.C[13].cin[0] (adder_carry at (33,32))                          0.000     3.238
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.258
$auto$alumacc.cc:485:replace_alu$27.C[13].cout[0] (adder_carry at (33,32))                         0.000     3.258
| (intra 'clb' routing)                                                                            0.000     3.258
$auto$alumacc.cc:485:replace_alu$27.C[14].cin[0] (adder_carry at (33,32))                          0.000     3.258
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.278
$auto$alumacc.cc:485:replace_alu$27.C[14].cout[0] (adder_carry at (33,32))                         0.000     3.278
| (intra 'clb' routing)                                                                            0.000     3.278
$auto$alumacc.cc:485:replace_alu$27.C[15].cin[0] (adder_carry at (33,32))                          0.000     3.278
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.298
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry at (33,32))                         0.000     3.298
| (intra 'clb' routing)                                                                            0.000     3.298
| (inter-block routing)                                                                            0.284     3.582
| (intra 'clb' routing)                                                                            0.000     3.582
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry at (33,31))                          0.000     3.582
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.602
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry at (33,31))                         0.000     3.602
| (intra 'clb' routing)                                                                            0.000     3.602
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry at (33,31))                          0.000     3.602
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.621
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry at (33,31))                         0.000     3.621
| (intra 'clb' routing)                                                                            0.000     3.621
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry at (33,31))                          0.000     3.621
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.641
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry at (33,31))                         0.000     3.641
| (intra 'clb' routing)                                                                            0.000     3.641
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry at (33,31))                          0.000     3.641
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.661
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry at (33,31))                         0.000     3.661
| (intra 'clb' routing)                                                                            0.000     3.661
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry at (33,31))                          0.000     3.661
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.681
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry at (33,31))                         0.000     3.681
| (intra 'clb' routing)                                                                            0.000     3.681
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry at (33,31))                          0.000     3.681
| (primitive 'adder_carry' combinational delay)                                                    0.037     3.718
$auto$alumacc.cc:485:replace_alu$27.C[21].sumout[0] (adder_carry at (33,31))                       0.000     3.718
| (intra 'clb' routing)                                                                            0.000     3.718
| (inter-block routing)                                                                            0.342     4.060
| (intra 'clb' routing)                                                                            0.085     4.145
$abc$3053$li20_li20.in[0] (.names at (34,33))                                                     -0.000     4.145
| (primitive '.names' combinational delay)                                                         0.148     4.293
$abc$3053$li20_li20.out[0] (.names at (34,33))                                                     0.000     4.293
| (intra 'clb' routing)                                                                            0.000     4.293
P[20].D[0] (dffre at (34,33))                                                                      0.000     4.293
data arrival time                                                                                            4.293

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[20].C[0] (dffre at (34,33))                                                                      0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -4.293
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.430


#Path 29
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[22].D[0] (dffre at (32,32) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            1.113     2.007
| (intra 'clb' routing)                                                                            0.085     2.092
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names at (32,33))                                 0.000     2.092
| (primitive '.names' combinational delay)                                                         0.152     2.244
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names at (32,33))                                0.000     2.244
| (intra 'clb' routing)                                                                            0.000     2.244
| (inter-block routing)                                                                            0.220     2.464
| (intra 'clb' routing)                                                                            0.303     2.767
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry at (33,33))                             0.000     2.767
| (primitive 'adder_carry' combinational delay)                                                    0.028     2.795
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry at (33,33))                          0.000     2.795
| (intra 'clb' routing)                                                                            0.000     2.795
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry at (33,33))                           0.000     2.795
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.815
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry at (33,33))                          0.000     2.815
| (intra 'clb' routing)                                                                            0.000     2.815
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry at (33,33))                           0.000     2.815
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.835
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry at (33,33))                          0.000     2.835
| (intra 'clb' routing)                                                                            0.000     2.835
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry at (33,33))                           0.000     2.835
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.855
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry at (33,33))                          0.000     2.855
| (intra 'clb' routing)                                                                            0.000     2.855
| (inter-block routing)                                                                            0.284     3.139
| (intra 'clb' routing)                                                                            0.000     3.139
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry at (33,32))                           0.000     3.139
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.159
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry at (33,32))                          0.000     3.159
| (intra 'clb' routing)                                                                            0.000     3.159
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry at (33,32))                           0.000     3.159
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.178
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry at (33,32))                          0.000     3.178
| (intra 'clb' routing)                                                                            0.000     3.178
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry at (33,32))                          0.000     3.178
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.198
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry at (33,32))                         0.000     3.198
| (intra 'clb' routing)                                                                            0.000     3.198
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry at (33,32))                          0.000     3.198
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.218
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry at (33,32))                         0.000     3.218
| (intra 'clb' routing)                                                                            0.000     3.218
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry at (33,32))                          0.000     3.218
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.238
$auto$alumacc.cc:485:replace_alu$27.C[12].cout[0] (adder_carry at (33,32))                         0.000     3.238
| (intra 'clb' routing)                                                                            0.000     3.238
$auto$alumacc.cc:485:replace_alu$27.C[13].cin[0] (adder_carry at (33,32))                          0.000     3.238
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.258
$auto$alumacc.cc:485:replace_alu$27.C[13].cout[0] (adder_carry at (33,32))                         0.000     3.258
| (intra 'clb' routing)                                                                            0.000     3.258
$auto$alumacc.cc:485:replace_alu$27.C[14].cin[0] (adder_carry at (33,32))                          0.000     3.258
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.278
$auto$alumacc.cc:485:replace_alu$27.C[14].cout[0] (adder_carry at (33,32))                         0.000     3.278
| (intra 'clb' routing)                                                                            0.000     3.278
$auto$alumacc.cc:485:replace_alu$27.C[15].cin[0] (adder_carry at (33,32))                          0.000     3.278
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.298
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry at (33,32))                         0.000     3.298
| (intra 'clb' routing)                                                                            0.000     3.298
| (inter-block routing)                                                                            0.284     3.582
| (intra 'clb' routing)                                                                            0.000     3.582
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry at (33,31))                          0.000     3.582
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.602
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry at (33,31))                         0.000     3.602
| (intra 'clb' routing)                                                                            0.000     3.602
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry at (33,31))                          0.000     3.602
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.621
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry at (33,31))                         0.000     3.621
| (intra 'clb' routing)                                                                            0.000     3.621
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry at (33,31))                          0.000     3.621
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.641
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry at (33,31))                         0.000     3.641
| (intra 'clb' routing)                                                                            0.000     3.641
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry at (33,31))                          0.000     3.641
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.661
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry at (33,31))                         0.000     3.661
| (intra 'clb' routing)                                                                            0.000     3.661
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry at (33,31))                          0.000     3.661
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.681
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry at (33,31))                         0.000     3.681
| (intra 'clb' routing)                                                                            0.000     3.681
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry at (33,31))                          0.000     3.681
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.701
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry at (33,31))                         0.000     3.701
| (intra 'clb' routing)                                                                            0.000     3.701
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry at (33,31))                          0.000     3.701
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.721
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry at (33,31))                         0.000     3.721
| (intra 'clb' routing)                                                                            0.000     3.721
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry at (33,31))                          0.000     3.721
| (primitive 'adder_carry' combinational delay)                                                    0.037     3.758
$auto$alumacc.cc:485:replace_alu$27.C[23].sumout[0] (adder_carry at (33,31))                       0.000     3.758
| (intra 'clb' routing)                                                                            0.000     3.758
| (inter-block routing)                                                                            0.342     4.100
| (intra 'clb' routing)                                                                            0.085     4.185
$abc$3053$li22_li22.in[0] (.names at (32,32))                                                     -0.000     4.185
| (primitive '.names' combinational delay)                                                         0.099     4.284
$abc$3053$li22_li22.out[0] (.names at (32,32))                                                     0.000     4.284
| (intra 'clb' routing)                                                                            0.000     4.284
P[22].D[0] (dffre at (32,32))                                                                      0.000     4.284
data arrival time                                                                                            4.284

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[22].C[0] (dffre at (32,32))                                                                      0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -4.284
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.421


#Path 30
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[18].D[0] (dffre at (34,33) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            1.113     2.007
| (intra 'clb' routing)                                                                            0.085     2.092
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names at (32,33))                                 0.000     2.092
| (primitive '.names' combinational delay)                                                         0.152     2.244
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names at (32,33))                                0.000     2.244
| (intra 'clb' routing)                                                                            0.000     2.244
| (inter-block routing)                                                                            0.220     2.464
| (intra 'clb' routing)                                                                            0.303     2.767
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry at (33,33))                             0.000     2.767
| (primitive 'adder_carry' combinational delay)                                                    0.028     2.795
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry at (33,33))                          0.000     2.795
| (intra 'clb' routing)                                                                            0.000     2.795
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry at (33,33))                           0.000     2.795
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.815
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry at (33,33))                          0.000     2.815
| (intra 'clb' routing)                                                                            0.000     2.815
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry at (33,33))                           0.000     2.815
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.835
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry at (33,33))                          0.000     2.835
| (intra 'clb' routing)                                                                            0.000     2.835
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry at (33,33))                           0.000     2.835
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.855
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry at (33,33))                          0.000     2.855
| (intra 'clb' routing)                                                                            0.000     2.855
| (inter-block routing)                                                                            0.284     3.139
| (intra 'clb' routing)                                                                            0.000     3.139
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry at (33,32))                           0.000     3.139
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.159
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry at (33,32))                          0.000     3.159
| (intra 'clb' routing)                                                                            0.000     3.159
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry at (33,32))                           0.000     3.159
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.178
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry at (33,32))                          0.000     3.178
| (intra 'clb' routing)                                                                            0.000     3.178
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry at (33,32))                          0.000     3.178
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.198
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry at (33,32))                         0.000     3.198
| (intra 'clb' routing)                                                                            0.000     3.198
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry at (33,32))                          0.000     3.198
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.218
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry at (33,32))                         0.000     3.218
| (intra 'clb' routing)                                                                            0.000     3.218
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry at (33,32))                          0.000     3.218
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.238
$auto$alumacc.cc:485:replace_alu$27.C[12].cout[0] (adder_carry at (33,32))                         0.000     3.238
| (intra 'clb' routing)                                                                            0.000     3.238
$auto$alumacc.cc:485:replace_alu$27.C[13].cin[0] (adder_carry at (33,32))                          0.000     3.238
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.258
$auto$alumacc.cc:485:replace_alu$27.C[13].cout[0] (adder_carry at (33,32))                         0.000     3.258
| (intra 'clb' routing)                                                                            0.000     3.258
$auto$alumacc.cc:485:replace_alu$27.C[14].cin[0] (adder_carry at (33,32))                          0.000     3.258
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.278
$auto$alumacc.cc:485:replace_alu$27.C[14].cout[0] (adder_carry at (33,32))                         0.000     3.278
| (intra 'clb' routing)                                                                            0.000     3.278
$auto$alumacc.cc:485:replace_alu$27.C[15].cin[0] (adder_carry at (33,32))                          0.000     3.278
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.298
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry at (33,32))                         0.000     3.298
| (intra 'clb' routing)                                                                            0.000     3.298
| (inter-block routing)                                                                            0.284     3.582
| (intra 'clb' routing)                                                                            0.000     3.582
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry at (33,31))                          0.000     3.582
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.602
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry at (33,31))                         0.000     3.602
| (intra 'clb' routing)                                                                            0.000     3.602
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry at (33,31))                          0.000     3.602
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.621
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry at (33,31))                         0.000     3.621
| (intra 'clb' routing)                                                                            0.000     3.621
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry at (33,31))                          0.000     3.621
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.641
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry at (33,31))                         0.000     3.641
| (intra 'clb' routing)                                                                            0.000     3.641
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry at (33,31))                          0.000     3.641
| (primitive 'adder_carry' combinational delay)                                                    0.037     3.678
$auto$alumacc.cc:485:replace_alu$27.C[19].sumout[0] (adder_carry at (33,31))                       0.000     3.678
| (intra 'clb' routing)                                                                            0.000     3.678
| (inter-block routing)                                                                            0.342     4.020
| (intra 'clb' routing)                                                                            0.085     4.105
$abc$3053$li18_li18.in[0] (.names at (34,33))                                                     -0.000     4.105
| (primitive '.names' combinational delay)                                                         0.136     4.241
$abc$3053$li18_li18.out[0] (.names at (34,33))                                                     0.000     4.241
| (intra 'clb' routing)                                                                            0.000     4.241
P[18].D[0] (dffre at (34,33))                                                                      0.000     4.241
data arrival time                                                                                            4.241

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[18].C[0] (dffre at (34,33))                                                                      0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -4.241
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.378


#Path 31
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[16].D[0] (dffre at (34,33) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            1.113     2.007
| (intra 'clb' routing)                                                                            0.085     2.092
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names at (32,33))                                 0.000     2.092
| (primitive '.names' combinational delay)                                                         0.152     2.244
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names at (32,33))                                0.000     2.244
| (intra 'clb' routing)                                                                            0.000     2.244
| (inter-block routing)                                                                            0.220     2.464
| (intra 'clb' routing)                                                                            0.303     2.767
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry at (33,33))                             0.000     2.767
| (primitive 'adder_carry' combinational delay)                                                    0.028     2.795
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry at (33,33))                          0.000     2.795
| (intra 'clb' routing)                                                                            0.000     2.795
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry at (33,33))                           0.000     2.795
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.815
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry at (33,33))                          0.000     2.815
| (intra 'clb' routing)                                                                            0.000     2.815
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry at (33,33))                           0.000     2.815
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.835
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry at (33,33))                          0.000     2.835
| (intra 'clb' routing)                                                                            0.000     2.835
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry at (33,33))                           0.000     2.835
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.855
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry at (33,33))                          0.000     2.855
| (intra 'clb' routing)                                                                            0.000     2.855
| (inter-block routing)                                                                            0.284     3.139
| (intra 'clb' routing)                                                                            0.000     3.139
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry at (33,32))                           0.000     3.139
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.159
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry at (33,32))                          0.000     3.159
| (intra 'clb' routing)                                                                            0.000     3.159
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry at (33,32))                           0.000     3.159
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.178
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry at (33,32))                          0.000     3.178
| (intra 'clb' routing)                                                                            0.000     3.178
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry at (33,32))                          0.000     3.178
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.198
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry at (33,32))                         0.000     3.198
| (intra 'clb' routing)                                                                            0.000     3.198
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry at (33,32))                          0.000     3.198
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.218
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry at (33,32))                         0.000     3.218
| (intra 'clb' routing)                                                                            0.000     3.218
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry at (33,32))                          0.000     3.218
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.238
$auto$alumacc.cc:485:replace_alu$27.C[12].cout[0] (adder_carry at (33,32))                         0.000     3.238
| (intra 'clb' routing)                                                                            0.000     3.238
$auto$alumacc.cc:485:replace_alu$27.C[13].cin[0] (adder_carry at (33,32))                          0.000     3.238
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.258
$auto$alumacc.cc:485:replace_alu$27.C[13].cout[0] (adder_carry at (33,32))                         0.000     3.258
| (intra 'clb' routing)                                                                            0.000     3.258
$auto$alumacc.cc:485:replace_alu$27.C[14].cin[0] (adder_carry at (33,32))                          0.000     3.258
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.278
$auto$alumacc.cc:485:replace_alu$27.C[14].cout[0] (adder_carry at (33,32))                         0.000     3.278
| (intra 'clb' routing)                                                                            0.000     3.278
$auto$alumacc.cc:485:replace_alu$27.C[15].cin[0] (adder_carry at (33,32))                          0.000     3.278
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.298
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry at (33,32))                         0.000     3.298
| (intra 'clb' routing)                                                                            0.000     3.298
| (inter-block routing)                                                                            0.284     3.582
| (intra 'clb' routing)                                                                            0.000     3.582
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry at (33,31))                          0.000     3.582
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.602
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry at (33,31))                         0.000     3.602
| (intra 'clb' routing)                                                                            0.000     3.602
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry at (33,31))                          0.000     3.602
| (primitive 'adder_carry' combinational delay)                                                    0.037     3.639
$auto$alumacc.cc:485:replace_alu$27.C[17].sumout[0] (adder_carry at (33,31))                       0.000     3.639
| (intra 'clb' routing)                                                                            0.000     3.639
| (inter-block routing)                                                                            0.342     3.980
| (intra 'clb' routing)                                                                            0.085     4.065
$abc$3053$li16_li16.in[0] (.names at (34,33))                                                     -0.000     4.065
| (primitive '.names' combinational delay)                                                         0.136     4.201
$abc$3053$li16_li16.out[0] (.names at (34,33))                                                     0.000     4.201
| (intra 'clb' routing)                                                                            0.000     4.201
P[16].D[0] (dffre at (34,33))                                                                      0.000     4.201
data arrival time                                                                                            4.201

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[16].C[0] (dffre at (34,33))                                                                      0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -4.201
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.338


#Path 32
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[17].D[0] (dffre at (34,33) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            1.113     2.007
| (intra 'clb' routing)                                                                            0.085     2.092
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names at (32,33))                                 0.000     2.092
| (primitive '.names' combinational delay)                                                         0.152     2.244
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names at (32,33))                                0.000     2.244
| (intra 'clb' routing)                                                                            0.000     2.244
| (inter-block routing)                                                                            0.220     2.464
| (intra 'clb' routing)                                                                            0.303     2.767
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry at (33,33))                             0.000     2.767
| (primitive 'adder_carry' combinational delay)                                                    0.028     2.795
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry at (33,33))                          0.000     2.795
| (intra 'clb' routing)                                                                            0.000     2.795
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry at (33,33))                           0.000     2.795
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.815
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry at (33,33))                          0.000     2.815
| (intra 'clb' routing)                                                                            0.000     2.815
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry at (33,33))                           0.000     2.815
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.835
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry at (33,33))                          0.000     2.835
| (intra 'clb' routing)                                                                            0.000     2.835
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry at (33,33))                           0.000     2.835
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.855
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry at (33,33))                          0.000     2.855
| (intra 'clb' routing)                                                                            0.000     2.855
| (inter-block routing)                                                                            0.284     3.139
| (intra 'clb' routing)                                                                            0.000     3.139
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry at (33,32))                           0.000     3.139
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.159
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry at (33,32))                          0.000     3.159
| (intra 'clb' routing)                                                                            0.000     3.159
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry at (33,32))                           0.000     3.159
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.178
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry at (33,32))                          0.000     3.178
| (intra 'clb' routing)                                                                            0.000     3.178
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry at (33,32))                          0.000     3.178
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.198
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry at (33,32))                         0.000     3.198
| (intra 'clb' routing)                                                                            0.000     3.198
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry at (33,32))                          0.000     3.198
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.218
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry at (33,32))                         0.000     3.218
| (intra 'clb' routing)                                                                            0.000     3.218
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry at (33,32))                          0.000     3.218
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.238
$auto$alumacc.cc:485:replace_alu$27.C[12].cout[0] (adder_carry at (33,32))                         0.000     3.238
| (intra 'clb' routing)                                                                            0.000     3.238
$auto$alumacc.cc:485:replace_alu$27.C[13].cin[0] (adder_carry at (33,32))                          0.000     3.238
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.258
$auto$alumacc.cc:485:replace_alu$27.C[13].cout[0] (adder_carry at (33,32))                         0.000     3.258
| (intra 'clb' routing)                                                                            0.000     3.258
$auto$alumacc.cc:485:replace_alu$27.C[14].cin[0] (adder_carry at (33,32))                          0.000     3.258
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.278
$auto$alumacc.cc:485:replace_alu$27.C[14].cout[0] (adder_carry at (33,32))                         0.000     3.278
| (intra 'clb' routing)                                                                            0.000     3.278
$auto$alumacc.cc:485:replace_alu$27.C[15].cin[0] (adder_carry at (33,32))                          0.000     3.278
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.298
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry at (33,32))                         0.000     3.298
| (intra 'clb' routing)                                                                            0.000     3.298
| (inter-block routing)                                                                            0.284     3.582
| (intra 'clb' routing)                                                                            0.000     3.582
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry at (33,31))                          0.000     3.582
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.602
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry at (33,31))                         0.000     3.602
| (intra 'clb' routing)                                                                            0.000     3.602
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry at (33,31))                          0.000     3.602
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.621
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry at (33,31))                         0.000     3.621
| (intra 'clb' routing)                                                                            0.000     3.621
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry at (33,31))                          0.000     3.621
| (primitive 'adder_carry' combinational delay)                                                    0.037     3.658
$auto$alumacc.cc:485:replace_alu$27.C[18].sumout[0] (adder_carry at (33,31))                       0.000     3.658
| (intra 'clb' routing)                                                                            0.000     3.658
| (inter-block routing)                                                                            0.342     4.000
| (intra 'clb' routing)                                                                            0.085     4.085
$abc$3053$li17_li17.in[0] (.names at (34,33))                                                      0.000     4.085
| (primitive '.names' combinational delay)                                                         0.099     4.184
$abc$3053$li17_li17.out[0] (.names at (34,33))                                                     0.000     4.184
| (intra 'clb' routing)                                                                            0.000     4.184
P[17].D[0] (dffre at (34,33))                                                                      0.000     4.184
data arrival time                                                                                            4.184

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[17].C[0] (dffre at (34,33))                                                                      0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -4.184
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.322


#Path 33
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[15].D[0] (dffre at (34,33) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            1.113     2.007
| (intra 'clb' routing)                                                                            0.085     2.092
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names at (32,33))                                 0.000     2.092
| (primitive '.names' combinational delay)                                                         0.152     2.244
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names at (32,33))                                0.000     2.244
| (intra 'clb' routing)                                                                            0.000     2.244
| (inter-block routing)                                                                            0.220     2.464
| (intra 'clb' routing)                                                                            0.303     2.767
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry at (33,33))                             0.000     2.767
| (primitive 'adder_carry' combinational delay)                                                    0.028     2.795
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry at (33,33))                          0.000     2.795
| (intra 'clb' routing)                                                                            0.000     2.795
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry at (33,33))                           0.000     2.795
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.815
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry at (33,33))                          0.000     2.815
| (intra 'clb' routing)                                                                            0.000     2.815
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry at (33,33))                           0.000     2.815
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.835
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry at (33,33))                          0.000     2.835
| (intra 'clb' routing)                                                                            0.000     2.835
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry at (33,33))                           0.000     2.835
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.855
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry at (33,33))                          0.000     2.855
| (intra 'clb' routing)                                                                            0.000     2.855
| (inter-block routing)                                                                            0.284     3.139
| (intra 'clb' routing)                                                                            0.000     3.139
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry at (33,32))                           0.000     3.139
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.159
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry at (33,32))                          0.000     3.159
| (intra 'clb' routing)                                                                            0.000     3.159
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry at (33,32))                           0.000     3.159
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.178
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry at (33,32))                          0.000     3.178
| (intra 'clb' routing)                                                                            0.000     3.178
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry at (33,32))                          0.000     3.178
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.198
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry at (33,32))                         0.000     3.198
| (intra 'clb' routing)                                                                            0.000     3.198
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry at (33,32))                          0.000     3.198
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.218
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry at (33,32))                         0.000     3.218
| (intra 'clb' routing)                                                                            0.000     3.218
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry at (33,32))                          0.000     3.218
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.238
$auto$alumacc.cc:485:replace_alu$27.C[12].cout[0] (adder_carry at (33,32))                         0.000     3.238
| (intra 'clb' routing)                                                                            0.000     3.238
$auto$alumacc.cc:485:replace_alu$27.C[13].cin[0] (adder_carry at (33,32))                          0.000     3.238
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.258
$auto$alumacc.cc:485:replace_alu$27.C[13].cout[0] (adder_carry at (33,32))                         0.000     3.258
| (intra 'clb' routing)                                                                            0.000     3.258
$auto$alumacc.cc:485:replace_alu$27.C[14].cin[0] (adder_carry at (33,32))                          0.000     3.258
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.278
$auto$alumacc.cc:485:replace_alu$27.C[14].cout[0] (adder_carry at (33,32))                         0.000     3.278
| (intra 'clb' routing)                                                                            0.000     3.278
$auto$alumacc.cc:485:replace_alu$27.C[15].cin[0] (adder_carry at (33,32))                          0.000     3.278
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.298
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry at (33,32))                         0.000     3.298
| (intra 'clb' routing)                                                                            0.000     3.298
| (inter-block routing)                                                                            0.284     3.582
| (intra 'clb' routing)                                                                            0.000     3.582
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry at (33,31))                          0.000     3.582
| (primitive 'adder_carry' combinational delay)                                                    0.037     3.619
$auto$alumacc.cc:485:replace_alu$27.C[16].sumout[0] (adder_carry at (33,31))                       0.000     3.619
| (intra 'clb' routing)                                                                            0.000     3.619
| (inter-block routing)                                                                            0.342     3.960
| (intra 'clb' routing)                                                                            0.085     4.045
$abc$3053$li15_li15.in[0] (.names at (34,33))                                                      0.000     4.045
| (primitive '.names' combinational delay)                                                         0.099     4.144
$abc$3053$li15_li15.out[0] (.names at (34,33))                                                     0.000     4.144
| (intra 'clb' routing)                                                                            0.000     4.144
P[15].D[0] (dffre at (34,33))                                                                      0.000     4.144
data arrival time                                                                                            4.144

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[15].C[0] (dffre at (34,33))                                                                      0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -4.144
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.282


#Path 34
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[11].D[0] (dffre at (34,34) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            1.113     2.007
| (intra 'clb' routing)                                                                            0.085     2.092
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names at (32,33))                                 0.000     2.092
| (primitive '.names' combinational delay)                                                         0.152     2.244
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names at (32,33))                                0.000     2.244
| (intra 'clb' routing)                                                                            0.000     2.244
| (inter-block routing)                                                                            0.220     2.464
| (intra 'clb' routing)                                                                            0.303     2.767
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry at (33,33))                             0.000     2.767
| (primitive 'adder_carry' combinational delay)                                                    0.028     2.795
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry at (33,33))                          0.000     2.795
| (intra 'clb' routing)                                                                            0.000     2.795
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry at (33,33))                           0.000     2.795
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.815
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry at (33,33))                          0.000     2.815
| (intra 'clb' routing)                                                                            0.000     2.815
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry at (33,33))                           0.000     2.815
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.835
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry at (33,33))                          0.000     2.835
| (intra 'clb' routing)                                                                            0.000     2.835
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry at (33,33))                           0.000     2.835
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.855
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry at (33,33))                          0.000     2.855
| (intra 'clb' routing)                                                                            0.000     2.855
| (inter-block routing)                                                                            0.284     3.139
| (intra 'clb' routing)                                                                            0.000     3.139
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry at (33,32))                           0.000     3.139
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.159
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry at (33,32))                          0.000     3.159
| (intra 'clb' routing)                                                                            0.000     3.159
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry at (33,32))                           0.000     3.159
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.178
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry at (33,32))                          0.000     3.178
| (intra 'clb' routing)                                                                            0.000     3.178
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry at (33,32))                          0.000     3.178
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.198
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry at (33,32))                         0.000     3.198
| (intra 'clb' routing)                                                                            0.000     3.198
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry at (33,32))                          0.000     3.198
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.218
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry at (33,32))                         0.000     3.218
| (intra 'clb' routing)                                                                            0.000     3.218
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry at (33,32))                          0.000     3.218
| (primitive 'adder_carry' combinational delay)                                                    0.037     3.255
$auto$alumacc.cc:485:replace_alu$27.C[12].sumout[0] (adder_carry at (33,32))                       0.000     3.255
| (intra 'clb' routing)                                                                            0.000     3.255
| (inter-block routing)                                                                            0.342     3.597
| (intra 'clb' routing)                                                                            0.085     3.682
$abc$3053$li11_li11.in[0] (.names at (34,34))                                                      0.000     3.682
| (primitive '.names' combinational delay)                                                         0.218     3.900
$abc$3053$li11_li11.out[0] (.names at (34,34))                                                     0.000     3.900
| (intra 'clb' routing)                                                                            0.000     3.900
P[11].D[0] (dffre at (34,34))                                                                      0.000     3.900
data arrival time                                                                                            3.900

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[11].C[0] (dffre at (34,34))                                                                      0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -3.900
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -3.037


#Path 35
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[10].D[0] (dffre at (34,34) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            1.113     2.007
| (intra 'clb' routing)                                                                            0.085     2.092
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names at (32,33))                                 0.000     2.092
| (primitive '.names' combinational delay)                                                         0.152     2.244
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names at (32,33))                                0.000     2.244
| (intra 'clb' routing)                                                                            0.000     2.244
| (inter-block routing)                                                                            0.220     2.464
| (intra 'clb' routing)                                                                            0.303     2.767
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry at (33,33))                             0.000     2.767
| (primitive 'adder_carry' combinational delay)                                                    0.028     2.795
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry at (33,33))                          0.000     2.795
| (intra 'clb' routing)                                                                            0.000     2.795
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry at (33,33))                           0.000     2.795
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.815
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry at (33,33))                          0.000     2.815
| (intra 'clb' routing)                                                                            0.000     2.815
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry at (33,33))                           0.000     2.815
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.835
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry at (33,33))                          0.000     2.835
| (intra 'clb' routing)                                                                            0.000     2.835
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry at (33,33))                           0.000     2.835
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.855
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry at (33,33))                          0.000     2.855
| (intra 'clb' routing)                                                                            0.000     2.855
| (inter-block routing)                                                                            0.284     3.139
| (intra 'clb' routing)                                                                            0.000     3.139
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry at (33,32))                           0.000     3.139
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.159
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry at (33,32))                          0.000     3.159
| (intra 'clb' routing)                                                                            0.000     3.159
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry at (33,32))                           0.000     3.159
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.178
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry at (33,32))                          0.000     3.178
| (intra 'clb' routing)                                                                            0.000     3.178
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry at (33,32))                          0.000     3.178
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.198
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry at (33,32))                         0.000     3.198
| (intra 'clb' routing)                                                                            0.000     3.198
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry at (33,32))                          0.000     3.198
| (primitive 'adder_carry' combinational delay)                                                    0.037     3.235
$auto$alumacc.cc:485:replace_alu$27.C[11].sumout[0] (adder_carry at (33,32))                       0.000     3.235
| (intra 'clb' routing)                                                                            0.000     3.235
| (inter-block routing)                                                                            0.342     3.577
| (intra 'clb' routing)                                                                            0.085     3.662
$abc$3053$li10_li10.in[0] (.names at (34,34))                                                      0.000     3.662
| (primitive '.names' combinational delay)                                                         0.197     3.859
$abc$3053$li10_li10.out[0] (.names at (34,34))                                                     0.000     3.859
| (intra 'clb' routing)                                                                            0.000     3.859
P[10].D[0] (dffre at (34,34))                                                                      0.000     3.859
data arrival time                                                                                            3.859

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[10].C[0] (dffre at (34,34))                                                                      0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -3.859
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -2.996


#Path 36
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[8].D[0] (dffre at (34,34) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
input external delay                                                                              0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing)                                                                           1.113     2.007
| (intra 'clb' routing)                                                                           0.085     2.092
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names at (32,33))                                0.000     2.092
| (primitive '.names' combinational delay)                                                        0.152     2.244
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names at (32,33))                               0.000     2.244
| (intra 'clb' routing)                                                                           0.000     2.244
| (inter-block routing)                                                                           0.220     2.464
| (intra 'clb' routing)                                                                           0.303     2.767
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry at (33,33))                            0.000     2.767
| (primitive 'adder_carry' combinational delay)                                                   0.028     2.795
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry at (33,33))                         0.000     2.795
| (intra 'clb' routing)                                                                           0.000     2.795
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry at (33,33))                          0.000     2.795
| (primitive 'adder_carry' combinational delay)                                                   0.020     2.815
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry at (33,33))                         0.000     2.815
| (intra 'clb' routing)                                                                           0.000     2.815
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry at (33,33))                          0.000     2.815
| (primitive 'adder_carry' combinational delay)                                                   0.020     2.835
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry at (33,33))                         0.000     2.835
| (intra 'clb' routing)                                                                           0.000     2.835
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry at (33,33))                          0.000     2.835
| (primitive 'adder_carry' combinational delay)                                                   0.020     2.855
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry at (33,33))                         0.000     2.855
| (intra 'clb' routing)                                                                           0.000     2.855
| (inter-block routing)                                                                           0.284     3.139
| (intra 'clb' routing)                                                                           0.000     3.139
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry at (33,32))                          0.000     3.139
| (primitive 'adder_carry' combinational delay)                                                   0.020     3.159
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry at (33,32))                         0.000     3.159
| (intra 'clb' routing)                                                                           0.000     3.159
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry at (33,32))                          0.000     3.159
| (primitive 'adder_carry' combinational delay)                                                   0.037     3.196
$auto$alumacc.cc:485:replace_alu$27.C[9].sumout[0] (adder_carry at (33,32))                       0.000     3.196
| (intra 'clb' routing)                                                                           0.000     3.196
| (inter-block routing)                                                                           0.342     3.537
| (intra 'clb' routing)                                                                           0.085     3.622
$abc$3053$li08_li08.in[0] (.names at (34,34))                                                     0.000     3.622
| (primitive '.names' combinational delay)                                                        0.218     3.840
$abc$3053$li08_li08.out[0] (.names at (34,34))                                                    0.000     3.840
| (intra 'clb' routing)                                                                           0.000     3.840
P[8].D[0] (dffre at (34,34))                                                                      0.000     3.840
data arrival time                                                                                           3.840

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                  0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing)                                                                           0.000     0.894
| (intra 'clb' routing)                                                                           0.000     0.894
P[8].C[0] (dffre at (34,34))                                                                      0.000     0.894
clock uncertainty                                                                                 0.000     0.894
cell setup time                                                                                  -0.032     0.863
data required time                                                                                          0.863
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.863
data arrival time                                                                                          -3.840
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -2.977


#Path 37
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[13].D[0] (dffre at (32,30) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            1.113     2.007
| (intra 'clb' routing)                                                                            0.085     2.092
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names at (32,33))                                 0.000     2.092
| (primitive '.names' combinational delay)                                                         0.152     2.244
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names at (32,33))                                0.000     2.244
| (intra 'clb' routing)                                                                            0.000     2.244
| (inter-block routing)                                                                            0.220     2.464
| (intra 'clb' routing)                                                                            0.303     2.767
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry at (33,33))                             0.000     2.767
| (primitive 'adder_carry' combinational delay)                                                    0.028     2.795
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry at (33,33))                          0.000     2.795
| (intra 'clb' routing)                                                                            0.000     2.795
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry at (33,33))                           0.000     2.795
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.815
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry at (33,33))                          0.000     2.815
| (intra 'clb' routing)                                                                            0.000     2.815
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry at (33,33))                           0.000     2.815
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.835
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry at (33,33))                          0.000     2.835
| (intra 'clb' routing)                                                                            0.000     2.835
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry at (33,33))                           0.000     2.835
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.855
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry at (33,33))                          0.000     2.855
| (intra 'clb' routing)                                                                            0.000     2.855
| (inter-block routing)                                                                            0.284     3.139
| (intra 'clb' routing)                                                                            0.000     3.139
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry at (33,32))                           0.000     3.139
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.159
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry at (33,32))                          0.000     3.159
| (intra 'clb' routing)                                                                            0.000     3.159
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry at (33,32))                           0.000     3.159
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.178
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry at (33,32))                          0.000     3.178
| (intra 'clb' routing)                                                                            0.000     3.178
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry at (33,32))                          0.000     3.178
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.198
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry at (33,32))                         0.000     3.198
| (intra 'clb' routing)                                                                            0.000     3.198
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry at (33,32))                          0.000     3.198
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.218
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry at (33,32))                         0.000     3.218
| (intra 'clb' routing)                                                                            0.000     3.218
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry at (33,32))                          0.000     3.218
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.238
$auto$alumacc.cc:485:replace_alu$27.C[12].cout[0] (adder_carry at (33,32))                         0.000     3.238
| (intra 'clb' routing)                                                                            0.000     3.238
$auto$alumacc.cc:485:replace_alu$27.C[13].cin[0] (adder_carry at (33,32))                          0.000     3.238
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.258
$auto$alumacc.cc:485:replace_alu$27.C[13].cout[0] (adder_carry at (33,32))                         0.000     3.258
| (intra 'clb' routing)                                                                            0.000     3.258
$auto$alumacc.cc:485:replace_alu$27.C[14].cin[0] (adder_carry at (33,32))                          0.000     3.258
| (primitive 'adder_carry' combinational delay)                                                    0.037     3.295
$auto$alumacc.cc:485:replace_alu$27.C[14].sumout[0] (adder_carry at (33,32))                       0.000     3.295
| (intra 'clb' routing)                                                                            0.000     3.295
| (inter-block routing)                                                                            0.342     3.637
| (intra 'clb' routing)                                                                            0.085     3.722
$abc$3053$li13_li13.in[0] (.names at (32,30))                                                      0.000     3.722
| (primitive '.names' combinational delay)                                                         0.099     3.821
$abc$3053$li13_li13.out[0] (.names at (32,30))                                                     0.000     3.821
| (intra 'clb' routing)                                                                            0.000     3.821
P[13].D[0] (dffre at (32,30))                                                                      0.000     3.821
data arrival time                                                                                            3.821

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[13].C[0] (dffre at (32,30))                                                                      0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -3.821
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -2.958


#Path 38
Startpoint: P[27].Q[0] (dffre at (32,30) clocked by clk)
Endpoint  : out:P[27].outpad[0] (.output at (51,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[27].C[0] (dffre at (32,30))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[27].Q[0] (dffre at (32,30)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.171     2.219
| (intra 'io' routing)                                           0.733     2.952
out:P[27].outpad[0] (.output at (51,44))                        -0.000     2.952
data arrival time                                                          2.952

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.952
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.952


#Path 39
Startpoint: P[26].Q[0] (dffre at (32,30) clocked by clk)
Endpoint  : out:P[26].outpad[0] (.output at (51,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[26].C[0] (dffre at (32,30))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[26].Q[0] (dffre at (32,30)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.171     2.219
| (intra 'io' routing)                                           0.733     2.952
out:P[26].outpad[0] (.output at (51,44))                        -0.000     2.952
data arrival time                                                          2.952

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.952
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.952


#Path 40
Startpoint: P[13].Q[0] (dffre at (32,30) clocked by clk)
Endpoint  : out:P[13].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[13].C[0] (dffre at (32,30))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[13].Q[0] (dffre at (32,30)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.171     2.219
| (intra 'io' routing)                                           0.733     2.952
out:P[13].outpad[0] (.output at (49,44))                        -0.000     2.952
data arrival time                                                          2.952

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.952
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.952


#Path 41
Startpoint: P[25].Q[0] (dffre at (32,30) clocked by clk)
Endpoint  : out:P[25].outpad[0] (.output at (51,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[25].C[0] (dffre at (32,30))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[25].Q[0] (dffre at (32,30)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.171     2.219
| (intra 'io' routing)                                           0.733     2.952
out:P[25].outpad[0] (.output at (51,44))                        -0.000     2.952
data arrival time                                                          2.952

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.952
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.952


#Path 42
Startpoint: P[24].Q[0] (dffre at (32,30) clocked by clk)
Endpoint  : out:P[24].outpad[0] (.output at (51,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[24].C[0] (dffre at (32,30))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[24].Q[0] (dffre at (32,30)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.171     2.219
| (intra 'io' routing)                                           0.733     2.952
out:P[24].outpad[0] (.output at (51,44))                        -0.000     2.952
data arrival time                                                          2.952

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.952
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.952


#Path 43
Startpoint: P[23].Q[0] (dffre at (32,30) clocked by clk)
Endpoint  : out:P[23].outpad[0] (.output at (51,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[23].C[0] (dffre at (32,30))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[23].Q[0] (dffre at (32,30)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.171     2.219
| (intra 'io' routing)                                           0.733     2.952
out:P[23].outpad[0] (.output at (51,44))                        -0.000     2.952
data arrival time                                                          2.952

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.952
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.952


#Path 44
Startpoint: P[22].Q[0] (dffre at (32,32) clocked by clk)
Endpoint  : out:P[22].outpad[0] (.output at (51,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[22].C[0] (dffre at (32,32))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[22].Q[0] (dffre at (32,32)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.171     2.219
| (intra 'io' routing)                                           0.733     2.952
out:P[22].outpad[0] (.output at (51,44))                        -0.000     2.952
data arrival time                                                          2.952

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.952
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.952


#Path 45
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[12].D[0] (dffre at (34,34) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            1.113     2.007
| (intra 'clb' routing)                                                                            0.085     2.092
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names at (32,33))                                 0.000     2.092
| (primitive '.names' combinational delay)                                                         0.152     2.244
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names at (32,33))                                0.000     2.244
| (intra 'clb' routing)                                                                            0.000     2.244
| (inter-block routing)                                                                            0.220     2.464
| (intra 'clb' routing)                                                                            0.303     2.767
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry at (33,33))                             0.000     2.767
| (primitive 'adder_carry' combinational delay)                                                    0.028     2.795
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry at (33,33))                          0.000     2.795
| (intra 'clb' routing)                                                                            0.000     2.795
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry at (33,33))                           0.000     2.795
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.815
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry at (33,33))                          0.000     2.815
| (intra 'clb' routing)                                                                            0.000     2.815
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry at (33,33))                           0.000     2.815
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.835
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry at (33,33))                          0.000     2.835
| (intra 'clb' routing)                                                                            0.000     2.835
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry at (33,33))                           0.000     2.835
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.855
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry at (33,33))                          0.000     2.855
| (intra 'clb' routing)                                                                            0.000     2.855
| (inter-block routing)                                                                            0.284     3.139
| (intra 'clb' routing)                                                                            0.000     3.139
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry at (33,32))                           0.000     3.139
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.159
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry at (33,32))                          0.000     3.159
| (intra 'clb' routing)                                                                            0.000     3.159
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry at (33,32))                           0.000     3.159
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.178
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry at (33,32))                          0.000     3.178
| (intra 'clb' routing)                                                                            0.000     3.178
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry at (33,32))                          0.000     3.178
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.198
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry at (33,32))                         0.000     3.198
| (intra 'clb' routing)                                                                            0.000     3.198
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry at (33,32))                          0.000     3.198
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.218
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry at (33,32))                         0.000     3.218
| (intra 'clb' routing)                                                                            0.000     3.218
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry at (33,32))                          0.000     3.218
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.238
$auto$alumacc.cc:485:replace_alu$27.C[12].cout[0] (adder_carry at (33,32))                         0.000     3.238
| (intra 'clb' routing)                                                                            0.000     3.238
$auto$alumacc.cc:485:replace_alu$27.C[13].cin[0] (adder_carry at (33,32))                          0.000     3.238
| (primitive 'adder_carry' combinational delay)                                                    0.037     3.275
$auto$alumacc.cc:485:replace_alu$27.C[13].sumout[0] (adder_carry at (33,32))                       0.000     3.275
| (intra 'clb' routing)                                                                            0.000     3.275
| (inter-block routing)                                                                            0.342     3.617
| (intra 'clb' routing)                                                                            0.085     3.702
$abc$3053$li12_li12.in[0] (.names at (34,34))                                                      0.000     3.702
| (primitive '.names' combinational delay)                                                         0.099     3.801
$abc$3053$li12_li12.out[0] (.names at (34,34))                                                     0.000     3.801
| (intra 'clb' routing)                                                                            0.000     3.801
P[12].D[0] (dffre at (34,34))                                                                      0.000     3.801
data arrival time                                                                                            3.801

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[12].C[0] (dffre at (34,34))                                                                      0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -3.801
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -2.938


#Path 46
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[7].D[0] (dffre at (34,34) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
input external delay                                                                              0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing)                                                                           1.113     2.007
| (intra 'clb' routing)                                                                           0.085     2.092
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names at (32,33))                                0.000     2.092
| (primitive '.names' combinational delay)                                                        0.152     2.244
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names at (32,33))                               0.000     2.244
| (intra 'clb' routing)                                                                           0.000     2.244
| (inter-block routing)                                                                           0.220     2.464
| (intra 'clb' routing)                                                                           0.303     2.767
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry at (33,33))                            0.000     2.767
| (primitive 'adder_carry' combinational delay)                                                   0.028     2.795
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry at (33,33))                         0.000     2.795
| (intra 'clb' routing)                                                                           0.000     2.795
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry at (33,33))                          0.000     2.795
| (primitive 'adder_carry' combinational delay)                                                   0.020     2.815
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry at (33,33))                         0.000     2.815
| (intra 'clb' routing)                                                                           0.000     2.815
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry at (33,33))                          0.000     2.815
| (primitive 'adder_carry' combinational delay)                                                   0.020     2.835
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry at (33,33))                         0.000     2.835
| (intra 'clb' routing)                                                                           0.000     2.835
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry at (33,33))                          0.000     2.835
| (primitive 'adder_carry' combinational delay)                                                   0.020     2.855
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry at (33,33))                         0.000     2.855
| (intra 'clb' routing)                                                                           0.000     2.855
| (inter-block routing)                                                                           0.284     3.139
| (intra 'clb' routing)                                                                           0.000     3.139
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry at (33,32))                          0.000     3.139
| (primitive 'adder_carry' combinational delay)                                                   0.037     3.176
$auto$alumacc.cc:485:replace_alu$27.C[8].sumout[0] (adder_carry at (33,32))                       0.000     3.176
| (intra 'clb' routing)                                                                           0.000     3.176
| (inter-block routing)                                                                           0.342     3.517
| (intra 'clb' routing)                                                                           0.085     3.602
$abc$3053$li07_li07.in[0] (.names at (34,34))                                                     0.000     3.602
| (primitive '.names' combinational delay)                                                        0.197     3.799
$abc$3053$li07_li07.out[0] (.names at (34,34))                                                    0.000     3.799
| (intra 'clb' routing)                                                                           0.000     3.799
P[7].D[0] (dffre at (34,34))                                                                      0.000     3.799
data arrival time                                                                                           3.799

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                  0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing)                                                                           0.000     0.894
| (intra 'clb' routing)                                                                           0.000     0.894
P[7].C[0] (dffre at (34,34))                                                                      0.000     0.894
clock uncertainty                                                                                 0.000     0.894
cell setup time                                                                                  -0.032     0.863
data required time                                                                                          0.863
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.863
data arrival time                                                                                          -3.799
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -2.936


#Path 47
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[14].D[0] (dffre at (32,32) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            1.113     2.007
| (intra 'clb' routing)                                                                            0.085     2.092
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names at (32,33))                                 0.000     2.092
| (primitive '.names' combinational delay)                                                         0.152     2.244
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names at (32,33))                                0.000     2.244
| (intra 'clb' routing)                                                                            0.000     2.244
| (inter-block routing)                                                                            0.220     2.464
| (intra 'clb' routing)                                                                            0.303     2.767
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry at (33,33))                             0.000     2.767
| (primitive 'adder_carry' combinational delay)                                                    0.028     2.795
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry at (33,33))                          0.000     2.795
| (intra 'clb' routing)                                                                            0.000     2.795
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry at (33,33))                           0.000     2.795
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.815
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry at (33,33))                          0.000     2.815
| (intra 'clb' routing)                                                                            0.000     2.815
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry at (33,33))                           0.000     2.815
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.835
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry at (33,33))                          0.000     2.835
| (intra 'clb' routing)                                                                            0.000     2.835
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry at (33,33))                           0.000     2.835
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.855
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry at (33,33))                          0.000     2.855
| (intra 'clb' routing)                                                                            0.000     2.855
| (inter-block routing)                                                                            0.284     3.139
| (intra 'clb' routing)                                                                            0.000     3.139
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry at (33,32))                           0.000     3.139
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.159
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry at (33,32))                          0.000     3.159
| (intra 'clb' routing)                                                                            0.000     3.159
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry at (33,32))                           0.000     3.159
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.178
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry at (33,32))                          0.000     3.178
| (intra 'clb' routing)                                                                            0.000     3.178
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry at (33,32))                          0.000     3.178
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.198
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry at (33,32))                         0.000     3.198
| (intra 'clb' routing)                                                                            0.000     3.198
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry at (33,32))                          0.000     3.198
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.218
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry at (33,32))                         0.000     3.218
| (intra 'clb' routing)                                                                            0.000     3.218
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry at (33,32))                          0.000     3.218
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.238
$auto$alumacc.cc:485:replace_alu$27.C[12].cout[0] (adder_carry at (33,32))                         0.000     3.238
| (intra 'clb' routing)                                                                            0.000     3.238
$auto$alumacc.cc:485:replace_alu$27.C[13].cin[0] (adder_carry at (33,32))                          0.000     3.238
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.258
$auto$alumacc.cc:485:replace_alu$27.C[13].cout[0] (adder_carry at (33,32))                         0.000     3.258
| (intra 'clb' routing)                                                                            0.000     3.258
$auto$alumacc.cc:485:replace_alu$27.C[14].cin[0] (adder_carry at (33,32))                          0.000     3.258
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.278
$auto$alumacc.cc:485:replace_alu$27.C[14].cout[0] (adder_carry at (33,32))                         0.000     3.278
| (intra 'clb' routing)                                                                            0.000     3.278
$auto$alumacc.cc:485:replace_alu$27.C[15].cin[0] (adder_carry at (33,32))                          0.000     3.278
| (primitive 'adder_carry' combinational delay)                                                    0.037     3.315
$auto$alumacc.cc:485:replace_alu$27.C[15].sumout[0] (adder_carry at (33,32))                       0.000     3.315
| (intra 'clb' routing)                                                                            0.000     3.315
| (inter-block routing)                                                                            0.220     3.535
| (intra 'clb' routing)                                                                            0.085     3.620
$abc$3053$li14_li14.in[0] (.names at (32,32))                                                      0.000     3.620
| (primitive '.names' combinational delay)                                                         0.135     3.755
$abc$3053$li14_li14.out[0] (.names at (32,32))                                                     0.000     3.755
| (intra 'clb' routing)                                                                            0.000     3.755
P[14].D[0] (dffre at (32,32))                                                                      0.000     3.755
data arrival time                                                                                            3.755

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[14].C[0] (dffre at (32,32))                                                                      0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -3.755
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -2.893


#Path 48
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[9].D[0] (dffre at (34,32) clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                            0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            1.113     2.007
| (intra 'clb' routing)                                                                            0.085     2.092
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names at (32,33))                                 0.000     2.092
| (primitive '.names' combinational delay)                                                         0.152     2.244
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names at (32,33))                                0.000     2.244
| (intra 'clb' routing)                                                                            0.000     2.244
| (inter-block routing)                                                                            0.220     2.464
| (intra 'clb' routing)                                                                            0.303     2.767
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry at (33,33))                             0.000     2.767
| (primitive 'adder_carry' combinational delay)                                                    0.028     2.795
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry at (33,33))                          0.000     2.795
| (intra 'clb' routing)                                                                            0.000     2.795
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry at (33,33))                           0.000     2.795
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.815
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry at (33,33))                          0.000     2.815
| (intra 'clb' routing)                                                                            0.000     2.815
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry at (33,33))                           0.000     2.815
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.835
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry at (33,33))                          0.000     2.835
| (intra 'clb' routing)                                                                            0.000     2.835
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry at (33,33))                           0.000     2.835
| (primitive 'adder_carry' combinational delay)                                                    0.020     2.855
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry at (33,33))                          0.000     2.855
| (intra 'clb' routing)                                                                            0.000     2.855
| (inter-block routing)                                                                            0.284     3.139
| (intra 'clb' routing)                                                                            0.000     3.139
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry at (33,32))                           0.000     3.139
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.159
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry at (33,32))                          0.000     3.159
| (intra 'clb' routing)                                                                            0.000     3.159
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry at (33,32))                           0.000     3.159
| (primitive 'adder_carry' combinational delay)                                                    0.020     3.178
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry at (33,32))                          0.000     3.178
| (intra 'clb' routing)                                                                            0.000     3.178
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry at (33,32))                          0.000     3.178
| (primitive 'adder_carry' combinational delay)                                                    0.037     3.215
$auto$alumacc.cc:485:replace_alu$27.C[10].sumout[0] (adder_carry at (33,32))                       0.000     3.215
| (intra 'clb' routing)                                                                            0.000     3.215
| (inter-block routing)                                                                            0.220     3.435
| (intra 'clb' routing)                                                                            0.085     3.520
$abc$3053$li09_li09.in[0] (.names at (34,32))                                                      0.000     3.520
| (primitive '.names' combinational delay)                                                         0.197     3.717
$abc$3053$li09_li09.out[0] (.names at (34,32))                                                     0.000     3.717
| (intra 'clb' routing)                                                                            0.000     3.717
P[9].D[0] (dffre at (34,32))                                                                       0.000     3.717
data arrival time                                                                                            3.717

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                   0.000     0.000
| (intra 'io' routing)                                                                             0.894     0.894
| (inter-block routing)                                                                            0.000     0.894
| (intra 'clb' routing)                                                                            0.000     0.894
P[9].C[0] (dffre at (34,32))                                                                       0.000     0.894
clock uncertainty                                                                                  0.000     0.894
cell setup time                                                                                   -0.032     0.863
data required time                                                                                           0.863
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           0.863
data arrival time                                                                                           -3.717
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -2.854


#Path 49
Startpoint: P[3].Q[0] (dffre at (32,33) clocked by clk)
Endpoint  : out:P[3].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[3].C[0] (dffre at (32,33))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[3].Q[0] (dffre at (32,33)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.052     2.100
| (intra 'io' routing)                                           0.733     2.833
out:P[3].outpad[0] (.output at (49,44))                         -0.000     2.833
data arrival time                                                          2.833

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.833
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.833


#Path 50
Startpoint: P[14].Q[0] (dffre at (32,32) clocked by clk)
Endpoint  : out:P[14].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[14].C[0] (dffre at (32,32))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[14].Q[0] (dffre at (32,32)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.052     2.100
| (intra 'io' routing)                                           0.733     2.833
out:P[14].outpad[0] (.output at (49,44))                        -0.000     2.833
data arrival time                                                          2.833

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.833
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.833


#Path 51
Startpoint: P[16].Q[0] (dffre at (34,33) clocked by clk)
Endpoint  : out:P[16].outpad[0] (.output at (51,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[16].C[0] (dffre at (34,33))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[16].Q[0] (dffre at (34,33)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.052     2.100
| (intra 'io' routing)                                           0.733     2.833
out:P[16].outpad[0] (.output at (51,44))                        -0.000     2.833
data arrival time                                                          2.833

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.833
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.833


#Path 52
Startpoint: P[21].Q[0] (dffre at (34,33) clocked by clk)
Endpoint  : out:P[21].outpad[0] (.output at (51,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[21].C[0] (dffre at (34,33))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[21].Q[0] (dffre at (34,33)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.052     2.100
| (intra 'io' routing)                                           0.733     2.833
out:P[21].outpad[0] (.output at (51,44))                        -0.000     2.833
data arrival time                                                          2.833

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.833
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.833


#Path 53
Startpoint: P[20].Q[0] (dffre at (34,33) clocked by clk)
Endpoint  : out:P[20].outpad[0] (.output at (51,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[20].C[0] (dffre at (34,33))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[20].Q[0] (dffre at (34,33)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.052     2.100
| (intra 'io' routing)                                           0.733     2.833
out:P[20].outpad[0] (.output at (51,44))                        -0.000     2.833
data arrival time                                                          2.833

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.833
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.833


#Path 54
Startpoint: P[19].Q[0] (dffre at (34,33) clocked by clk)
Endpoint  : out:P[19].outpad[0] (.output at (51,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[19].C[0] (dffre at (34,33))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[19].Q[0] (dffre at (34,33)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.052     2.100
| (intra 'io' routing)                                           0.733     2.833
out:P[19].outpad[0] (.output at (51,44))                        -0.000     2.833
data arrival time                                                          2.833

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.833
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.833


#Path 55
Startpoint: P[18].Q[0] (dffre at (34,33) clocked by clk)
Endpoint  : out:P[18].outpad[0] (.output at (51,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[18].C[0] (dffre at (34,33))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[18].Q[0] (dffre at (34,33)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.052     2.100
| (intra 'io' routing)                                           0.733     2.833
out:P[18].outpad[0] (.output at (51,44))                        -0.000     2.833
data arrival time                                                          2.833

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.833
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.833


#Path 56
Startpoint: P[17].Q[0] (dffre at (34,33) clocked by clk)
Endpoint  : out:P[17].outpad[0] (.output at (51,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[17].C[0] (dffre at (34,33))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[17].Q[0] (dffre at (34,33)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          1.052     2.100
| (intra 'io' routing)                                           0.733     2.833
out:P[17].outpad[0] (.output at (51,44))                        -0.000     2.833
data arrival time                                                          2.833

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.833
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.833


#Path 57
Startpoint: P[1].Q[0] (dffre at (34,33) clocked by clk)
Endpoint  : out:P[1].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[1].C[0] (dffre at (34,33))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[1].Q[0] (dffre at (34,33)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          0.933     1.981
| (intra 'io' routing)                                           0.733     2.714
out:P[1].outpad[0] (.output at (49,44))                         -0.000     2.714
data arrival time                                                          2.714

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.714
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.714


#Path 58
Startpoint: P[0].Q[0] (dffre at (34,33) clocked by clk)
Endpoint  : out:P[0].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[0].C[0] (dffre at (34,33))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[0].Q[0] (dffre at (34,33)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          0.933     1.981
| (intra 'io' routing)                                           0.733     2.714
out:P[0].outpad[0] (.output at (49,44))                         -0.000     2.714
data arrival time                                                          2.714

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.714
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.714


#Path 59
Startpoint: P[11].Q[0] (dffre at (34,34) clocked by clk)
Endpoint  : out:P[11].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[11].C[0] (dffre at (34,34))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[11].Q[0] (dffre at (34,34)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          0.933     1.981
| (intra 'io' routing)                                           0.733     2.714
out:P[11].outpad[0] (.output at (49,44))                        -0.000     2.714
data arrival time                                                          2.714

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.714
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.714


#Path 60
Startpoint: P[12].Q[0] (dffre at (34,34) clocked by clk)
Endpoint  : out:P[12].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[12].C[0] (dffre at (34,34))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[12].Q[0] (dffre at (34,34)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          0.933     1.981
| (intra 'io' routing)                                           0.733     2.714
out:P[12].outpad[0] (.output at (49,44))                        -0.000     2.714
data arrival time                                                          2.714

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.714
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.714


#Path 61
Startpoint: P[15].Q[0] (dffre at (34,33) clocked by clk)
Endpoint  : out:P[15].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[15].C[0] (dffre at (34,33))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[15].Q[0] (dffre at (34,33)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          0.933     1.981
| (intra 'io' routing)                                           0.733     2.714
out:P[15].outpad[0] (.output at (49,44))                        -0.000     2.714
data arrival time                                                          2.714

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.714
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.714


#Path 62
Startpoint: P[10].Q[0] (dffre at (34,34) clocked by clk)
Endpoint  : out:P[10].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[10].C[0] (dffre at (34,34))                                    0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[10].Q[0] (dffre at (34,34)) [clock-to-output]                  0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          0.933     1.981
| (intra 'io' routing)                                           0.733     2.714
out:P[10].outpad[0] (.output at (49,44))                        -0.000     2.714
data arrival time                                                          2.714

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.714
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.714


#Path 63
Startpoint: P[9].Q[0] (dffre at (34,32) clocked by clk)
Endpoint  : out:P[9].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[9].C[0] (dffre at (34,32))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[9].Q[0] (dffre at (34,32)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          0.933     1.981
| (intra 'io' routing)                                           0.733     2.714
out:P[9].outpad[0] (.output at (49,44))                         -0.000     2.714
data arrival time                                                          2.714

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.714
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.714


#Path 64
Startpoint: P[8].Q[0] (dffre at (34,34) clocked by clk)
Endpoint  : out:P[8].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[8].C[0] (dffre at (34,34))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[8].Q[0] (dffre at (34,34)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          0.933     1.981
| (intra 'io' routing)                                           0.733     2.714
out:P[8].outpad[0] (.output at (49,44))                         -0.000     2.714
data arrival time                                                          2.714

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.714
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.714


#Path 65
Startpoint: P[7].Q[0] (dffre at (34,34) clocked by clk)
Endpoint  : out:P[7].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[7].C[0] (dffre at (34,34))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[7].Q[0] (dffre at (34,34)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          0.933     1.981
| (intra 'io' routing)                                           0.733     2.714
out:P[7].outpad[0] (.output at (49,44))                         -0.000     2.714
data arrival time                                                          2.714

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.714
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.714


#Path 66
Startpoint: P[6].Q[0] (dffre at (34,33) clocked by clk)
Endpoint  : out:P[6].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[6].C[0] (dffre at (34,33))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[6].Q[0] (dffre at (34,33)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          0.933     1.981
| (intra 'io' routing)                                           0.733     2.714
out:P[6].outpad[0] (.output at (49,44))                         -0.000     2.714
data arrival time                                                          2.714

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.714
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.714


#Path 67
Startpoint: P[5].Q[0] (dffre at (34,33) clocked by clk)
Endpoint  : out:P[5].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[5].C[0] (dffre at (34,33))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[5].Q[0] (dffre at (34,33)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          0.933     1.981
| (intra 'io' routing)                                           0.733     2.714
out:P[5].outpad[0] (.output at (49,44))                         -0.000     2.714
data arrival time                                                          2.714

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.714
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.714


#Path 68
Startpoint: P[4].Q[0] (dffre at (34,33) clocked by clk)
Endpoint  : out:P[4].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[4].C[0] (dffre at (34,33))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[4].Q[0] (dffre at (34,33)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          0.933     1.981
| (intra 'io' routing)                                           0.733     2.714
out:P[4].outpad[0] (.output at (49,44))                         -0.000     2.714
data arrival time                                                          2.714

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.714
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.714


#Path 69
Startpoint: P[2].Q[0] (dffre at (34,33) clocked by clk)
Endpoint  : out:P[2].outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (51,44))                                 0.000     0.000
| (intra 'io' routing)                                           0.894     0.894
| (inter-block routing)                                          0.000     0.894
| (intra 'clb' routing)                                          0.000     0.894
P[2].C[0] (dffre at (34,33))                                     0.000     0.894
| (primitive 'dffre' Tcq_max)                                    0.154     1.048
P[2].Q[0] (dffre at (34,33)) [clock-to-output]                   0.000     1.048
| (intra 'clb' routing)                                          0.000     1.048
| (inter-block routing)                                          0.933     1.981
| (intra 'io' routing)                                           0.733     2.714
out:P[2].outpad[0] (.output at (49,44))                         -0.000     2.714
data arrival time                                                          2.714

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.714
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.714


#Path 70
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[6].D[0] (dffre at (34,33) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
input external delay                                                                              0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing)                                                                           1.113     2.007
| (intra 'clb' routing)                                                                           0.085     2.092
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names at (32,33))                                0.000     2.092
| (primitive '.names' combinational delay)                                                        0.152     2.244
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names at (32,33))                               0.000     2.244
| (intra 'clb' routing)                                                                           0.000     2.244
| (inter-block routing)                                                                           0.220     2.464
| (intra 'clb' routing)                                                                           0.303     2.767
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry at (33,33))                            0.000     2.767
| (primitive 'adder_carry' combinational delay)                                                   0.028     2.795
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry at (33,33))                         0.000     2.795
| (intra 'clb' routing)                                                                           0.000     2.795
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry at (33,33))                          0.000     2.795
| (primitive 'adder_carry' combinational delay)                                                   0.020     2.815
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry at (33,33))                         0.000     2.815
| (intra 'clb' routing)                                                                           0.000     2.815
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry at (33,33))                          0.000     2.815
| (primitive 'adder_carry' combinational delay)                                                   0.020     2.835
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry at (33,33))                         0.000     2.835
| (intra 'clb' routing)                                                                           0.000     2.835
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry at (33,33))                          0.000     2.835
| (primitive 'adder_carry' combinational delay)                                                   0.037     2.872
$auto$alumacc.cc:485:replace_alu$27.C[7].sumout[0] (adder_carry at (33,33))                       0.000     2.872
| (intra 'clb' routing)                                                                           0.000     2.872
| (inter-block routing)                                                                           0.220     3.092
| (intra 'clb' routing)                                                                           0.085     3.177
$abc$3053$li06_li06.in[0] (.names at (34,33))                                                     0.000     3.177
| (primitive '.names' combinational delay)                                                        0.136     3.312
$abc$3053$li06_li06.out[0] (.names at (34,33))                                                    0.000     3.312
| (intra 'clb' routing)                                                                           0.000     3.312
P[6].D[0] (dffre at (34,33))                                                                      0.000     3.312
data arrival time                                                                                           3.312

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                  0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing)                                                                           0.000     0.894
| (intra 'clb' routing)                                                                           0.000     0.894
P[6].C[0] (dffre at (34,33))                                                                      0.000     0.894
clock uncertainty                                                                                 0.000     0.894
cell setup time                                                                                  -0.032     0.863
data required time                                                                                          0.863
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.863
data arrival time                                                                                          -3.312
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -2.450


#Path 71
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[5].D[0] (dffre at (34,33) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
input external delay                                                                              0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing)                                                                           1.113     2.007
| (intra 'clb' routing)                                                                           0.085     2.092
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names at (32,33))                                0.000     2.092
| (primitive '.names' combinational delay)                                                        0.152     2.244
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names at (32,33))                               0.000     2.244
| (intra 'clb' routing)                                                                           0.000     2.244
| (inter-block routing)                                                                           0.220     2.464
| (intra 'clb' routing)                                                                           0.303     2.767
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry at (33,33))                            0.000     2.767
| (primitive 'adder_carry' combinational delay)                                                   0.028     2.795
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry at (33,33))                         0.000     2.795
| (intra 'clb' routing)                                                                           0.000     2.795
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry at (33,33))                          0.000     2.795
| (primitive 'adder_carry' combinational delay)                                                   0.020     2.815
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry at (33,33))                         0.000     2.815
| (intra 'clb' routing)                                                                           0.000     2.815
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry at (33,33))                          0.000     2.815
| (primitive 'adder_carry' combinational delay)                                                   0.037     2.852
$auto$alumacc.cc:485:replace_alu$27.C[6].sumout[0] (adder_carry at (33,33))                       0.000     2.852
| (intra 'clb' routing)                                                                           0.000     2.852
| (inter-block routing)                                                                           0.220     3.072
| (intra 'clb' routing)                                                                           0.085     3.157
$abc$3053$li05_li05.in[0] (.names at (34,33))                                                     0.000     3.157
| (primitive '.names' combinational delay)                                                        0.099     3.256
$abc$3053$li05_li05.out[0] (.names at (34,33))                                                    0.000     3.256
| (intra 'clb' routing)                                                                           0.000     3.256
P[5].D[0] (dffre at (34,33))                                                                      0.000     3.256
data arrival time                                                                                           3.256

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                  0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing)                                                                           0.000     0.894
| (intra 'clb' routing)                                                                           0.000     0.894
P[5].C[0] (dffre at (34,33))                                                                      0.000     0.894
clock uncertainty                                                                                 0.000     0.894
cell setup time                                                                                  -0.032     0.863
data required time                                                                                          0.863
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.863
data arrival time                                                                                          -3.256
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -2.393


#Path 72
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[3].D[0] (dffre at (32,33) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
input external delay                                                                              0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing)                                                                           1.113     2.007
| (intra 'clb' routing)                                                                           0.085     2.092
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names at (32,33))                                0.000     2.092
| (primitive '.names' combinational delay)                                                        0.152     2.244
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names at (32,33))                               0.000     2.244
| (intra 'clb' routing)                                                                           0.000     2.244
| (inter-block routing)                                                                           0.220     2.464
| (intra 'clb' routing)                                                                           0.303     2.767
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry at (33,33))                            0.000     2.767
| (primitive 'adder_carry' combinational delay)                                                   0.037     2.803
$auto$alumacc.cc:485:replace_alu$27.C[4].sumout[0] (adder_carry at (33,33))                       0.000     2.803
| (intra 'clb' routing)                                                                           0.000     2.803
| (inter-block routing)                                                                           0.220     3.023
| (intra 'clb' routing)                                                                           0.085     3.108
$abc$3053$li03_li03.in[0] (.names at (32,33))                                                     0.000     3.108
| (primitive '.names' combinational delay)                                                        0.136     3.244
$abc$3053$li03_li03.out[0] (.names at (32,33))                                                    0.000     3.244
| (intra 'clb' routing)                                                                           0.000     3.244
P[3].D[0] (dffre at (32,33))                                                                      0.000     3.244
data arrival time                                                                                           3.244

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                  0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing)                                                                           0.000     0.894
| (intra 'clb' routing)                                                                           0.000     0.894
P[3].C[0] (dffre at (32,33))                                                                      0.000     0.894
clock uncertainty                                                                                 0.000     0.894
cell setup time                                                                                  -0.032     0.863
data required time                                                                                          0.863
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.863
data arrival time                                                                                          -3.244
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -2.381


#Path 73
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[4].D[0] (dffre at (34,33) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
input external delay                                                                              0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing)                                                                           1.113     2.007
| (intra 'clb' routing)                                                                           0.085     2.092
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names at (32,33))                                0.000     2.092
| (primitive '.names' combinational delay)                                                        0.152     2.244
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names at (32,33))                               0.000     2.244
| (intra 'clb' routing)                                                                           0.000     2.244
| (inter-block routing)                                                                           0.220     2.464
| (intra 'clb' routing)                                                                           0.303     2.767
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry at (33,33))                            0.000     2.767
| (primitive 'adder_carry' combinational delay)                                                   0.028     2.795
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry at (33,33))                         0.000     2.795
| (intra 'clb' routing)                                                                           0.000     2.795
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry at (33,33))                          0.000     2.795
| (primitive 'adder_carry' combinational delay)                                                   0.037     2.832
$auto$alumacc.cc:485:replace_alu$27.C[5].sumout[0] (adder_carry at (33,33))                       0.000     2.832
| (intra 'clb' routing)                                                                           0.000     2.832
| (inter-block routing)                                                                           0.220     3.052
| (intra 'clb' routing)                                                                           0.085     3.137
$abc$3053$li04_li04.in[0] (.names at (34,33))                                                     0.000     3.137
| (primitive '.names' combinational delay)                                                        0.099     3.236
$abc$3053$li04_li04.out[0] (.names at (34,33))                                                    0.000     3.236
| (intra 'clb' routing)                                                                           0.000     3.236
P[4].D[0] (dffre at (34,33))                                                                      0.000     3.236
data arrival time                                                                                           3.236

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                  0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing)                                                                           0.000     0.894
| (intra 'clb' routing)                                                                           0.000     0.894
P[4].C[0] (dffre at (34,33))                                                                      0.000     0.894
clock uncertainty                                                                                 0.000     0.894
cell setup time                                                                                  -0.032     0.863
data required time                                                                                          0.863
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.863
data arrival time                                                                                          -3.236
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -2.373


#Path 74
Startpoint: A[13].inpad[0] (.input at (1,2) clocked by clk)
Endpoint  : i1[13].D[0] (dffre at (32,32) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
A[13].inpad[0] (.input at (1,2))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              2.003     2.897
| (intra 'clb' routing)                                              0.085     2.983
$abc$3053$li51_li51.in[0] (.names at (32,32))                        0.000     2.983
| (primitive '.names' combinational delay)                           0.218     3.201
$abc$3053$li51_li51.out[0] (.names at (32,32))                       0.000     3.201
| (intra 'clb' routing)                                              0.000     3.201
i1[13].D[0] (dffre at (32,32))                                       0.000     3.201
data arrival time                                                              3.201

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
i1[13].C[0] (dffre at (32,32))                                       0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -3.201
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -2.338


#Path 75
Startpoint: A[18].inpad[0] (.input at (1,5) clocked by clk)
Endpoint  : i1[18].D[0] (dffre at (34,33) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
A[18].inpad[0] (.input at (1,5))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              2.003     2.897
| (intra 'clb' routing)                                              0.085     2.983
$abc$3053$li56_li56.in[0] (.names at (34,33))                        0.000     2.983
| (primitive '.names' combinational delay)                           0.218     3.201
$abc$3053$li56_li56.out[0] (.names at (34,33))                       0.000     3.201
| (intra 'clb' routing)                                              0.000     3.201
i1[18].D[0] (dffre at (34,33))                                       0.000     3.201
data arrival time                                                              3.201

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
i1[18].C[0] (dffre at (34,33))                                       0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -3.201
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -2.338


#Path 76
Startpoint: A[14].inpad[0] (.input at (1,3) clocked by clk)
Endpoint  : i1[14].D[0] (dffre at (32,32) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
A[14].inpad[0] (.input at (1,3))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              2.003     2.897
| (intra 'clb' routing)                                              0.085     2.983
$abc$3053$li52_li52.in[0] (.names at (32,32))                        0.000     2.983
| (primitive '.names' combinational delay)                           0.218     3.201
$abc$3053$li52_li52.out[0] (.names at (32,32))                       0.000     3.201
| (intra 'clb' routing)                                              0.000     3.201
i1[14].D[0] (dffre at (32,32))                                       0.000     3.201
data arrival time                                                              3.201

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
i1[14].C[0] (dffre at (32,32))                                       0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -3.201
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -2.338


#Path 77
Startpoint: A[19].inpad[0] (.input at (1,5) clocked by clk)
Endpoint  : i1[19].D[0] (dffre at (34,33) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
A[19].inpad[0] (.input at (1,5))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              2.003     2.897
| (intra 'clb' routing)                                              0.085     2.983
$abc$3053$li57_li57.in[0] (.names at (34,33))                        0.000     2.983
| (primitive '.names' combinational delay)                           0.136     3.118
$abc$3053$li57_li57.out[0] (.names at (34,33))                       0.000     3.118
| (intra 'clb' routing)                                              0.000     3.118
i1[19].D[0] (dffre at (34,33))                                       0.000     3.118
data arrival time                                                              3.118

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
i1[19].C[0] (dffre at (34,33))                                       0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -3.118
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -2.255


#Path 78
Startpoint: A[15].inpad[0] (.input at (1,3) clocked by clk)
Endpoint  : i1[15].D[0] (dffre at (32,32) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
A[15].inpad[0] (.input at (1,3))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              2.003     2.897
| (intra 'clb' routing)                                              0.085     2.983
$abc$3053$li53_li53.in[0] (.names at (32,32))                        0.000     2.983
| (primitive '.names' combinational delay)                           0.136     3.118
$abc$3053$li53_li53.out[0] (.names at (32,32))                       0.000     3.118
| (intra 'clb' routing)                                              0.000     3.118
i1[15].D[0] (dffre at (32,32))                                       0.000     3.118
data arrival time                                                              3.118

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
i1[15].C[0] (dffre at (32,32))                                       0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -3.118
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -2.255


#Path 79
Startpoint: A[16].inpad[0] (.input at (1,4) clocked by clk)
Endpoint  : i1[16].D[0] (dffre at (32,32) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
A[16].inpad[0] (.input at (1,4))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              1.884     2.779
| (intra 'clb' routing)                                              0.085     2.864
$abc$3053$li54_li54.in[0] (.names at (32,32))                        0.000     2.864
| (primitive '.names' combinational delay)                           0.197     3.061
$abc$3053$li54_li54.out[0] (.names at (32,32))                       0.000     3.061
| (intra 'clb' routing)                                              0.000     3.061
i1[16].D[0] (dffre at (32,32))                                       0.000     3.061
data arrival time                                                              3.061

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
i1[16].C[0] (dffre at (32,32))                                       0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -3.061
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -2.198


#Path 80
Startpoint: A[17].inpad[0] (.input at (1,4) clocked by clk)
Endpoint  : i1[17].D[0] (dffre at (32,32) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
A[17].inpad[0] (.input at (1,4))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              1.884     2.779
| (intra 'clb' routing)                                              0.085     2.864
$abc$3053$li55_li55.in[0] (.names at (32,32))                        0.000     2.864
| (primitive '.names' combinational delay)                           0.148     3.011
$abc$3053$li55_li55.out[0] (.names at (32,32))                       0.000     3.011
| (intra 'clb' routing)                                              0.000     3.011
i1[17].D[0] (dffre at (32,32))                                       0.000     3.011
data arrival time                                                              3.011

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
i1[17].C[0] (dffre at (32,32))                                       0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -3.011
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -2.149


#Path 81
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[2].D[0] (dffre at (34,33) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
input external delay                                                                              0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing)                                                                           1.052     1.946
| (intra 'clb' routing)                                                                           0.085     2.031
$auto$alumacc.cc:485:replace_alu$27.S[2].in[2] (.names at (33,33))                                0.000     2.031
| (primitive '.names' combinational delay)                                                        0.218     2.249
$auto$alumacc.cc:485:replace_alu$27.S[2].out[0] (.names at (33,33))                               0.000     2.249
| (intra 'clb' routing)                                                                           0.000     2.249
$auto$alumacc.cc:485:replace_alu$27.C[3].p[0] (adder_carry at (33,33))                            0.000     2.249
| (primitive 'adder_carry' combinational delay)                                                   0.037     2.286
$auto$alumacc.cc:485:replace_alu$27.C[3].sumout[0] (adder_carry at (33,33))                       0.000     2.286
| (intra 'clb' routing)                                                                           0.000     2.286
| (inter-block routing)                                                                           0.220     2.506
| (intra 'clb' routing)                                                                           0.085     2.591
$abc$3053$li02_li02.in[0] (.names at (34,33))                                                     0.000     2.591
| (primitive '.names' combinational delay)                                                        0.148     2.739
$abc$3053$li02_li02.out[0] (.names at (34,33))                                                    0.000     2.739
| (intra 'clb' routing)                                                                           0.000     2.739
P[2].D[0] (dffre at (34,33))                                                                      0.000     2.739
data arrival time                                                                                           2.739

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                  0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing)                                                                           0.000     0.894
| (intra 'clb' routing)                                                                           0.000     0.894
P[2].C[0] (dffre at (34,33))                                                                      0.000     0.894
clock uncertainty                                                                                 0.000     0.894
cell setup time                                                                                  -0.032     0.863
data required time                                                                                          0.863
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.863
data arrival time                                                                                          -2.739
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -1.876


#Path 82
Startpoint: subtract_i.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[1].D[0] (dffre at (34,33) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
input external delay                                                                              0.000     0.000
subtract_i.inpad[0] (.input at (51,44))                                                           0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing)                                                                           1.052     1.946
| (intra 'clb' routing)                                                                           0.085     2.031
$auto$alumacc.cc:485:replace_alu$27.S[1].in[3] (.names at (33,33))                                0.000     2.031
| (primitive '.names' combinational delay)                                                        0.148     2.179
$auto$alumacc.cc:485:replace_alu$27.S[1].out[0] (.names at (33,33))                               0.000     2.179
| (intra 'clb' routing)                                                                           0.000     2.179
$auto$alumacc.cc:485:replace_alu$27.C[2].p[0] (adder_carry at (33,33))                            0.000     2.179
| (primitive 'adder_carry' combinational delay)                                                   0.037     2.216
$auto$alumacc.cc:485:replace_alu$27.C[2].sumout[0] (adder_carry at (33,33))                       0.000     2.216
| (intra 'clb' routing)                                                                           0.000     2.216
| (inter-block routing)                                                                           0.220     2.435
| (intra 'clb' routing)                                                                           0.085     2.521
$abc$3053$li01_li01.in[0] (.names at (34,33))                                                     0.000     2.521
| (primitive '.names' combinational delay)                                                        0.197     2.717
$abc$3053$li01_li01.out[0] (.names at (34,33))                                                    0.000     2.717
| (intra 'clb' routing)                                                                           0.000     2.717
P[1].D[0] (dffre at (34,33))                                                                      0.000     2.717
data arrival time                                                                                           2.717

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (51,44))                                                                  0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing)                                                                           0.000     0.894
| (intra 'clb' routing)                                                                           0.000     0.894
P[1].C[0] (dffre at (34,33))                                                                      0.000     0.894
clock uncertainty                                                                                 0.000     0.894
cell setup time                                                                                  -0.032     0.863
data required time                                                                                          0.863
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.863
data arrival time                                                                                          -2.717
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -1.855


#Path 83
Startpoint: A[11].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : i1[11].D[0] (dffre at (32,30) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
A[11].inpad[0] (.input at (48,44))                                   0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              1.171     2.065
| (intra 'clb' routing)                                              0.085     2.150
$abc$3053$li49_li49.in[0] (.names at (32,30))                        0.000     2.150
| (primitive '.names' combinational delay)                           0.218     2.368
$abc$3053$li49_li49.out[0] (.names at (32,30))                       0.000     2.368
| (intra 'clb' routing)                                              0.000     2.368
i1[11].D[0] (dffre at (32,30))                                       0.000     2.368
data arrival time                                                              2.368

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
i1[11].C[0] (dffre at (32,30))                                       0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -2.368
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.506


#Path 84
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : i1[12].D[0] (dffre at (32,30) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              1.171     2.065
| (intra 'clb' routing)                                              0.085     2.150
$abc$3053$li50_li50.in[1] (.names at (32,30))                        0.000     2.150
| (primitive '.names' combinational delay)                           0.218     2.368
$abc$3053$li50_li50.out[0] (.names at (32,30))                       0.000     2.368
| (intra 'clb' routing)                                              0.000     2.368
i1[12].D[0] (dffre at (32,30))                                       0.000     2.368
data arrival time                                                              2.368

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
i1[12].C[0] (dffre at (32,30))                                       0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -2.368
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.506


#Path 85
Startpoint: A[10].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : i1[10].D[0] (dffre at (32,30) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
A[10].inpad[0] (.input at (48,44))                                   0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              1.171     2.065
| (intra 'clb' routing)                                              0.085     2.150
$abc$3053$li48_li48.in[0] (.names at (32,30))                        0.000     2.150
| (primitive '.names' combinational delay)                           0.197     2.347
$abc$3053$li48_li48.out[0] (.names at (32,30))                       0.000     2.347
| (intra 'clb' routing)                                              0.000     2.347
i1[10].D[0] (dffre at (32,30))                                       0.000     2.347
data arrival time                                                              2.347

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
i1[10].C[0] (dffre at (32,30))                                       0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -2.347
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.484


#Path 86
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : i1[4].D[0] (dffre at (32,33) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              1.113     2.007
| (intra 'clb' routing)                                              0.085     2.092
$abc$3053$li42_li42.in[1] (.names at (32,33))                        0.000     2.092
| (primitive '.names' combinational delay)                           0.218     2.310
$abc$3053$li42_li42.out[0] (.names at (32,33))                       0.000     2.310
| (intra 'clb' routing)                                              0.000     2.310
i1[4].D[0] (dffre at (32,33))                                        0.000     2.310
data arrival time                                                              2.310

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
i1[4].C[0] (dffre at (32,33))                                        0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -2.310
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.448


#Path 87
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : i1[7].D[0] (dffre at (34,32) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              1.052     1.946
| (intra 'clb' routing)                                              0.085     2.031
$abc$3053$li45_li45.in[1] (.names at (34,32))                        0.000     2.031
| (primitive '.names' combinational delay)                           0.218     2.249
$abc$3053$li45_li45.out[0] (.names at (34,32))                       0.000     2.249
| (intra 'clb' routing)                                              0.000     2.249
i1[7].D[0] (dffre at (34,32))                                        0.000     2.249
data arrival time                                                              2.249

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
i1[7].C[0] (dffre at (34,32))                                        0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -2.249
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.387


#Path 88
Startpoint: A[3].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : i1[3].D[0] (dffre at (32,33) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
A[3].inpad[0] (.input at (48,44))                                    0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              1.052     1.946
| (intra 'clb' routing)                                              0.085     2.031
$abc$3053$li41_li41.in[0] (.names at (32,33))                        0.000     2.031
| (primitive '.names' combinational delay)                           0.218     2.249
$abc$3053$li41_li41.out[0] (.names at (32,33))                       0.000     2.249
| (intra 'clb' routing)                                              0.000     2.249
i1[3].D[0] (dffre at (32,33))                                        0.000     2.249
data arrival time                                                              2.249

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
i1[3].C[0] (dffre at (32,33))                                        0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -2.249
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.387


#Path 89
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : i1[8].D[0] (dffre at (34,32) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              1.052     1.946
| (intra 'clb' routing)                                              0.085     2.031
$abc$3053$li46_li46.in[1] (.names at (34,32))                        0.000     2.031
| (primitive '.names' combinational delay)                           0.218     2.249
$abc$3053$li46_li46.out[0] (.names at (34,32))                       0.000     2.249
| (intra 'clb' routing)                                              0.000     2.249
i1[8].D[0] (dffre at (34,32))                                        0.000     2.249
data arrival time                                                              2.249

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
i1[8].C[0] (dffre at (34,32))                                        0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -2.249
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.387


#Path 90
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : P[0].D[0] (dffre at (34,33) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              1.052     1.946
| (intra 'clb' routing)                                              0.085     2.031
$abc$3053$li00_li00.in[1] (.names at (34,33))                        0.000     2.031
| (primitive '.names' combinational delay)                           0.218     2.249
$abc$3053$li00_li00.out[0] (.names at (34,33))                       0.000     2.249
| (intra 'clb' routing)                                              0.000     2.249
P[0].D[0] (dffre at (34,33))                                         0.000     2.249
data arrival time                                                              2.249

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
P[0].C[0] (dffre at (34,33))                                         0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -2.249
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.387


#Path 91
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : i1[0].D[0] (dffre at (32,33) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              1.113     2.007
| (intra 'clb' routing)                                              0.085     2.092
$abc$3053$li38_li38.in[1] (.names at (32,33))                        0.000     2.092
| (primitive '.names' combinational delay)                           0.148     2.240
$abc$3053$li38_li38.out[0] (.names at (32,33))                       0.000     2.240
| (intra 'clb' routing)                                              0.000     2.240
i1[0].D[0] (dffre at (32,33))                                        0.000     2.240
data arrival time                                                              2.240

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
i1[0].C[0] (dffre at (32,33))                                        0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -2.240
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.377


#Path 92
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : i1[1].D[0] (dffre at (32,33) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              1.113     2.007
| (intra 'clb' routing)                                              0.085     2.092
$abc$3053$li39_li39.in[1] (.names at (32,33))                        0.000     2.092
| (primitive '.names' combinational delay)                           0.148     2.240
$abc$3053$li39_li39.out[0] (.names at (32,33))                       0.000     2.240
| (intra 'clb' routing)                                              0.000     2.240
i1[1].D[0] (dffre at (32,33))                                        0.000     2.240
data arrival time                                                              2.240

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
i1[1].C[0] (dffre at (32,33))                                        0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -2.240
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.377


#Path 93
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : i1[2].D[0] (dffre at (32,33) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              1.113     2.007
| (intra 'clb' routing)                                              0.085     2.092
$abc$3053$li40_li40.in[1] (.names at (32,33))                        0.000     2.092
| (primitive '.names' combinational delay)                           0.148     2.240
$abc$3053$li40_li40.out[0] (.names at (32,33))                       0.000     2.240
| (intra 'clb' routing)                                              0.000     2.240
i1[2].D[0] (dffre at (32,33))                                        0.000     2.240
data arrival time                                                              2.240

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
i1[2].C[0] (dffre at (32,33))                                        0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -2.240
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.377


#Path 94
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : i1[5].D[0] (dffre at (34,33) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              1.052     1.946
| (intra 'clb' routing)                                              0.085     2.031
$abc$3053$li43_li43.in[1] (.names at (34,33))                        0.000     2.031
| (primitive '.names' combinational delay)                           0.148     2.179
$abc$3053$li43_li43.out[0] (.names at (34,33))                       0.000     2.179
| (intra 'clb' routing)                                              0.000     2.179
i1[5].D[0] (dffre at (34,33))                                        0.000     2.179
data arrival time                                                              2.179

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
i1[5].C[0] (dffre at (34,33))                                        0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -2.179
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.316


#Path 95
Startpoint: A[6].inpad[0] (.input at (48,44) clocked by clk)
Endpoint  : i1[6].D[0] (dffre at (34,32) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
A[6].inpad[0] (.input at (48,44))                                    0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.933     1.827
| (intra 'clb' routing)                                              0.085     1.912
$abc$3053$li44_li44.in[0] (.names at (34,32))                        0.000     1.912
| (primitive '.names' combinational delay)                           0.218     2.131
$abc$3053$li44_li44.out[0] (.names at (34,32))                       0.000     2.131
| (intra 'clb' routing)                                              0.000     2.131
i1[6].D[0] (dffre at (34,32))                                        0.000     2.131
data arrival time                                                              2.131

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
i1[6].C[0] (dffre at (34,32))                                        0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -2.131
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.268


#Path 96
Startpoint: reset.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : i1[9].D[0] (dffre at (34,32) clocked by clk)
Path Type : setup

Point                                                                 Incr      Path
------------------------------------------------------------------------------------
clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
input external delay                                                 0.000     0.000
reset.inpad[0] (.input at (51,44))                                   0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              1.052     1.946
| (intra 'clb' routing)                                              0.085     2.031
$abc$3053$li47_li47.in[1] (.names at (34,32))                        0.000     2.031
| (primitive '.names' combinational delay)                           0.099     2.131
$abc$3053$li47_li47.out[0] (.names at (34,32))                       0.000     2.131
| (intra 'clb' routing)                                              0.000     2.131
i1[9].D[0] (dffre at (34,32))                                        0.000     2.131
data arrival time                                                              2.131

clock clk (rise edge)                                                0.000     0.000
clock source latency                                                 0.000     0.000
clk.inpad[0] (.input at (51,44))                                     0.000     0.000
| (intra 'io' routing)                                               0.894     0.894
| (inter-block routing)                                              0.000     0.894
| (intra 'clb' routing)                                              0.000     0.894
i1[9].C[0] (dffre at (34,32))                                        0.000     0.894
clock uncertainty                                                    0.000     0.894
cell setup time                                                     -0.032     0.863
data required time                                                             0.863
------------------------------------------------------------------------------------
data required time                                                             0.863
data arrival time                                                             -2.131
------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -1.268


#End of timing report
