This is a verilog code for the implementation of Serial In Parallel Out registers
