

================================================================
== Vitis HLS Report for 'QuantumMonteCarlo'
================================================================
* Date:           Mon Aug  9 17:54:39 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        SQA-Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu35p-fsvh2892-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.141 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   106576|   930475|  1.066 ms|  9.305 ms|  106577|  930476|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                      |                                           |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                       Instance                       |                   Module                  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_QuantumMonteCarlo_Pipeline_READ_NEW_JCOUP_fu_362  |QuantumMonteCarlo_Pipeline_READ_NEW_JCOUP  |       34|       34|   0.340 us|   0.340 us|   34|   34|       no|
        |grp_TrotterUnit_fu_369                                |TrotterUnit                                |        1|       42|  10.000 ns|   0.420 us|    1|   42|       no|
        |grp_TrotterUnit_fu_384                                |TrotterUnit                                |        1|       42|  10.000 ns|   0.420 us|    1|   42|       no|
        |grp_TrotterUnit_fu_399                                |TrotterUnit                                |        1|       42|  10.000 ns|   0.420 us|    1|   42|       no|
        |grp_TrotterUnit_fu_414                                |TrotterUnit                                |        1|       42|  10.000 ns|   0.420 us|    1|   42|       no|
        |grp_TrotterUnitFinal_fu_429                           |TrotterUnitFinal                           |        1|        9|  10.000 ns|  90.000 ns|    1|    9|       no|
        |grp_TrotterUnitFinal_fu_448                           |TrotterUnitFinal                           |        1|        9|  10.000 ns|  90.000 ns|    1|    9|       no|
        |grp_TrotterUnitFinal_fu_467                           |TrotterUnitFinal                           |        1|        9|  10.000 ns|  90.000 ns|    1|    9|       no|
        |grp_TrotterUnitFinal_fu_486                           |TrotterUnitFinal                           |        1|        9|  10.000 ns|  90.000 ns|    1|    9|       no|
        |grp_QuantumMonteCarlo_Pipeline_SHIFT_JCOUP_fu_505     |QuantumMonteCarlo_Pipeline_SHIFT_JCOUP     |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_STAGE  |   106574|   930473|  26 ~ 227|          -|          -|  4099|        no|
        | + LOOP_STEP  |       12|      176|    3 ~ 44|          -|          -|     4|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     165|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        0|   543|   401660|  135944|    5|
|Memory               |       32|     -|        0|       0|    -|
|Multiplexer          |        -|     -|        -|     539|    -|
|Register             |        -|     -|      553|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |       32|   543|   402213|  136648|    5|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        2|    18|       46|      31|    1|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        1|     9|       23|      15|   ~0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------+-------------------------------------------+---------+-----+-------+-------+-----+
    |                       Instance                       |                   Module                  | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +------------------------------------------------------+-------------------------------------------+---------+-----+-------+-------+-----+
    |grp_QuantumMonteCarlo_Pipeline_READ_NEW_JCOUP_fu_362  |QuantumMonteCarlo_Pipeline_READ_NEW_JCOUP  |        0|    0|  28687|    108|    0|
    |grp_QuantumMonteCarlo_Pipeline_SHIFT_JCOUP_fu_505     |QuantumMonteCarlo_Pipeline_SHIFT_JCOUP     |        0|    0|     13|     57|    0|
    |grp_TrotterUnit_fu_369                                |TrotterUnit                                |        0|  128|  90316|  32897|    0|
    |grp_TrotterUnit_fu_384                                |TrotterUnit                                |        0|  128|  90316|  32897|    0|
    |grp_TrotterUnit_fu_399                                |TrotterUnit                                |        0|  128|  90316|  32897|    0|
    |grp_TrotterUnit_fu_414                                |TrotterUnit                                |        0|  128|  90316|  32897|    0|
    |grp_TrotterUnitFinal_fu_429                           |TrotterUnitFinal                           |        0|    7|   2684|    829|    0|
    |grp_TrotterUnitFinal_fu_448                           |TrotterUnitFinal                           |        0|    7|   2684|    829|    0|
    |grp_TrotterUnitFinal_fu_467                           |TrotterUnitFinal                           |        0|    7|   2684|    829|    0|
    |grp_TrotterUnitFinal_fu_486                           |TrotterUnitFinal                           |        0|    7|   2684|    829|    0|
    |control_s_axi_U                                       |control_s_axi                              |        0|    0|    832|    798|    5|
    |fmul_32ns_32ns_32_2_max_dsp_1_U100                    |fmul_32ns_32ns_32_2_max_dsp_1              |        0|    3|    128|     77|    0|
    +------------------------------------------------------+-------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                 |                                           |        0|  543| 401660| 135944|    5|
    +------------------------------------------------------+-------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+--------------+---------+---+----+-----+------+-------+------+-------------+
    |     Memory     |    Module    | BRAM_18K| FF| LUT| URAM| Words|  Bits | Banks| W*Bits*Banks|
    +----------------+--------------+---------+---+----+-----+------+-------+------+-------------+
    |JcoupLocal_0_U  |JcoupLocal_0  |        8|  0|   0|    0|     4|  32768|     1|       131072|
    |JcoupLocal_1_U  |JcoupLocal_0  |        8|  0|   0|    0|     4|  32768|     1|       131072|
    |JcoupLocal_2_U  |JcoupLocal_0  |        8|  0|   0|    0|     4|  32768|     1|       131072|
    |JcoupLocal_3_U  |JcoupLocal_0  |        8|  0|   0|    0|     4|  32768|     1|       131072|
    +----------------+--------------+---------+---+----+-----+------+-------+------+-------------+
    |Total           |              |       32|  0|   0|    0|    16| 131072|     4|       524288|
    +----------------+--------------+---------+---+----+-----+------+-------+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Ofst_1_fu_548_p2                  |         +|   0|  0|  19|          12|           2|
    |Ofst_2_fu_588_p2                  |         +|   0|  0|  19|          12|           3|
    |Ofst_3_fu_662_p2                  |         +|   0|  0|  19|          12|           3|
    |packOfst_fu_772_p2                |         +|   0|  0|  10|           3|           1|
    |spinOfst_1_fu_631_p2              |         +|   0|  0|  17|          10|           2|
    |spinOfst_2_fu_694_p2              |         +|   0|  0|  17|          10|           3|
    |spinOfst_3_fu_722_p2              |         +|   0|  0|  17|          10|           3|
    |stage_2_fu_533_p2                 |         +|   0|  0|  20|          13|           1|
    |ap_block_state8_on_subcall_done   |       and|   0|  0|   2|           1|           1|
    |icmp_ln204_fu_527_p2              |      icmp|   0|  0|  12|          13|          13|
    |icmp_ln250_fu_766_p2              |      icmp|   0|  0|   9|           3|           4|
    |ap_block_state10_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state11_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 165|         101|          38|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |JcoupLocal_0_address0        |  14|          3|    2|          6|
    |JcoupLocal_0_ce0             |  14|          3|    1|          3|
    |JcoupLocal_0_ce1             |   9|          2|    1|          2|
    |JcoupLocal_0_we1             |   9|          2|    1|          2|
    |JcoupLocal_1_address0        |  14|          3|    2|          6|
    |JcoupLocal_1_ce0             |  14|          3|    1|          3|
    |JcoupLocal_1_ce1             |   9|          2|    1|          2|
    |JcoupLocal_1_we1             |   9|          2|    1|          2|
    |JcoupLocal_2_address0        |  14|          3|    2|          6|
    |JcoupLocal_2_ce0             |  14|          3|    1|          3|
    |JcoupLocal_2_ce1             |   9|          2|    1|          2|
    |JcoupLocal_2_we1             |   9|          2|    1|          2|
    |JcoupLocal_3_ce0             |   9|          2|    1|          2|
    |JcoupLocal_3_ce1             |   9|          2|    1|          2|
    |JcoupLocal_3_we1             |   9|          2|    1|          2|
    |Jcoup_V_TREADY_int_regslice  |   9|          2|    1|          2|
    |ap_NS_fsm                    |  65|         12|    1|         12|
    |dH_0_0_reg_311               |   9|          2|   32|         64|
    |dH_1_0_reg_321               |   9|          2|   32|         64|
    |dH_2_0_reg_331               |   9|          2|   32|         64|
    |dH_3_0_reg_341               |   9|          2|   32|         64|
    |h_address0                   |  26|          5|   12|         60|
    |packOfst_1_reg_351           |   9|          2|    3|          6|
    |stage_fu_158                 |   9|          2|   13|         26|
    |trotters_0_address0          |  26|          5|    2|         10|
    |trotters_0_ce0               |  20|          4|    1|          4|
    |trotters_0_we0               |   9|          2|    1|          2|
    |trotters_1_address0          |  26|          5|    2|         10|
    |trotters_1_ce0               |  20|          4|    1|          4|
    |trotters_1_we0               |   9|          2|    1|          2|
    |trotters_2_address0          |  26|          5|    2|         10|
    |trotters_2_ce0               |  20|          4|    1|          4|
    |trotters_2_we0               |   9|          2|    1|          2|
    |trotters_3_address0          |  26|          5|    2|         10|
    |trotters_3_ce0               |  20|          4|    1|          4|
    |trotters_3_we0               |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 539|        111|  192|        471|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                               | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |Beta_read_reg_789                                                  |  32|   0|   32|          0|
    |Ofst_reg_830                                                       |  12|   0|   12|          0|
    |ap_CS_fsm                                                          |  11|   0|   11|          0|
    |dHTunnel_reg_802                                                   |  32|   0|   32|          0|
    |dH_0_0_reg_311                                                     |  32|   0|   32|          0|
    |dH_0_reg_966                                                       |  32|   0|   32|          0|
    |dH_1_0_reg_321                                                     |  32|   0|   32|          0|
    |dH_1_reg_971                                                       |  32|   0|   32|          0|
    |dH_2_0_reg_331                                                     |  32|   0|   32|          0|
    |dH_2_reg_991                                                       |  32|   0|   32|          0|
    |dH_3_0_reg_341                                                     |  32|   0|   32|          0|
    |dH_3_reg_1011                                                      |  32|   0|   32|          0|
    |grp_QuantumMonteCarlo_Pipeline_READ_NEW_JCOUP_fu_362_ap_start_reg  |   1|   0|    1|          0|
    |grp_QuantumMonteCarlo_Pipeline_SHIFT_JCOUP_fu_505_ap_start_reg     |   1|   0|    1|          0|
    |grp_TrotterUnitFinal_fu_429_ap_start_reg                           |   1|   0|    1|          0|
    |grp_TrotterUnitFinal_fu_448_ap_start_reg                           |   1|   0|    1|          0|
    |grp_TrotterUnitFinal_fu_467_ap_start_reg                           |   1|   0|    1|          0|
    |grp_TrotterUnitFinal_fu_486_ap_start_reg                           |   1|   0|    1|          0|
    |grp_TrotterUnit_fu_369_ap_start_reg                                |   1|   0|    1|          0|
    |grp_TrotterUnit_fu_384_ap_start_reg                                |   1|   0|    1|          0|
    |grp_TrotterUnit_fu_399_ap_start_reg                                |   1|   0|    1|          0|
    |grp_TrotterUnit_fu_414_ap_start_reg                                |   1|   0|    1|          0|
    |h_load_1_reg_883                                                   |  32|   0|   32|          0|
    |h_load_2_reg_941                                                   |  32|   0|   32|          0|
    |h_load_reg_842                                                     |  32|   0|   32|          0|
    |p_Result_2_reg_911                                                 |   1|   0|    1|          0|
    |p_Result_3_reg_921                                                 |   1|   0|    1|          0|
    |p_Result_4_reg_926                                                 |   1|   0|    1|          0|
    |p_Result_5_reg_981                                                 |   1|   0|    1|          0|
    |p_Result_6_reg_986                                                 |   1|   0|    1|          0|
    |p_Result_7_reg_1001                                                |   1|   0|    1|          0|
    |p_Result_8_reg_1006                                                |   1|   0|    1|          0|
    |p_Result_s_reg_906                                                 |   1|   0|    1|          0|
    |packOfst_1_reg_351                                                 |   3|   0|    3|          0|
    |packOfst_2_reg_946                                                 |   2|   0|    2|          0|
    |packOfst_8_reg_858                                                 |   2|   0|    2|          0|
    |packOfst_9_reg_847                                                 |   2|   0|    2|          0|
    |packOfst_reg_1031                                                  |   3|   0|    3|          0|
    |packOfst_s_reg_888                                                 |   2|   0|    2|          0|
    |spinOfst_1_reg_916                                                 |  10|   0|   10|          0|
    |spinOfst_2_reg_976                                                 |  10|   0|   10|          0|
    |spinOfst_3_reg_996                                                 |  10|   0|   10|          0|
    |spinOfst_reg_899                                                   |  10|   0|   10|          0|
    |stage_1_reg_810                                                    |  13|   0|   13|          0|
    |stage_2_reg_825                                                    |  13|   0|   13|          0|
    |stage_fu_158                                                       |  13|   0|   13|          0|
    |tmp_reg_1016                                                       |   1|   0|    1|          0|
    |trunc_ln250_reg_1020                                               |   2|   0|    2|          0|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                              | 553|   0|  553|          0|
    +-------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+------+------------+-------------------+--------------+
|       RTL Ports       | Dir | Bits |  Protocol  |   Source Object   |    C Type    |
+-----------------------+-----+------+------------+-------------------+--------------+
|s_axi_control_AWVALID  |   in|     1|       s_axi|            control|         array|
|s_axi_control_AWREADY  |  out|     1|       s_axi|            control|         array|
|s_axi_control_AWADDR   |   in|    17|       s_axi|            control|         array|
|s_axi_control_WVALID   |   in|     1|       s_axi|            control|         array|
|s_axi_control_WREADY   |  out|     1|       s_axi|            control|         array|
|s_axi_control_WDATA    |   in|    32|       s_axi|            control|         array|
|s_axi_control_WSTRB    |   in|     4|       s_axi|            control|         array|
|s_axi_control_ARVALID  |   in|     1|       s_axi|            control|         array|
|s_axi_control_ARREADY  |  out|     1|       s_axi|            control|         array|
|s_axi_control_ARADDR   |   in|    17|       s_axi|            control|         array|
|s_axi_control_RVALID   |  out|     1|       s_axi|            control|         array|
|s_axi_control_RREADY   |   in|     1|       s_axi|            control|         array|
|s_axi_control_RDATA    |  out|    32|       s_axi|            control|         array|
|s_axi_control_RRESP    |  out|     2|       s_axi|            control|         array|
|s_axi_control_BVALID   |  out|     1|       s_axi|            control|         array|
|s_axi_control_BREADY   |   in|     1|       s_axi|            control|         array|
|s_axi_control_BRESP    |  out|     2|       s_axi|            control|         array|
|ap_clk                 |   in|     1|  ap_ctrl_hs|  QuantumMonteCarlo|  return value|
|ap_rst_n               |   in|     1|  ap_ctrl_hs|  QuantumMonteCarlo|  return value|
|interrupt              |  out|     1|  ap_ctrl_hs|  QuantumMonteCarlo|  return value|
|Jcoup_V_TDATA          |   in|  4096|        axis|            Jcoup_V|       pointer|
|Jcoup_V_TVALID         |   in|     1|        axis|            Jcoup_V|       pointer|
|Jcoup_V_TREADY         |  out|     1|        axis|            Jcoup_V|       pointer|
+-----------------------+-----+------+------------+-------------------+--------------+

