abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c5315.blif
Line 20: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 21: Skipping line ".default_output_required 0.00 0.00 ".
Line 22: Skipping line ".default_input_drive 0.10 0.10 ".
Line 23: Skipping line ".default_output_load 2.00 ".
Line 24: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc5315                         :[0m i/o =  178/  123  lat =    0  nd =   968  edge =   2328  area =2451.00  delay =47.50  lev = 33
--------------- round 1 ---------------
seed = 2531465778
maxLevel = 2
[109168] is replaced by [113076] with inverter with estimated error 0
error = 0
area = 2443
delay = 47.5
#gates = 968
output circuit appNtk-level-2/c5315_1_0_2443_47.5.blif
time = 25722258 us
--------------- round 2 ---------------
seed = 2531465778
maxLevel = 2
[113070] is replaced by [112733] with estimated error 0
error = 0
area = 2432
delay = 47.5
#gates = 964
output circuit appNtk-level-2/c5315_2_0_2432_47.5.blif
time = 49271982 us
--------------- round 3 ---------------
seed = 2531465778
maxLevel = 2
[117729] is replaced by [112845] with estimated error 0
error = 0
area = 2429
delay = 47.5
#gates = 963
output circuit appNtk-level-2/c5315_3_0_2429_47.5.blif
time = 72636849 us
--------------- round 4 ---------------
seed = 2531465778
maxLevel = 2
[108980] is replaced by [112698] with estimated error 0
error = 0
area = 2426
delay = 47.5
#gates = 961
output circuit appNtk-level-2/c5315_4_0_2426_47.5.blif
time = 93910513 us
--------------- round 5 ---------------
seed = 2531465778
maxLevel = 2
