<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ee201l_verilog_intro.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="ee201_roller_tb.fdo"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ee201_roller_top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="ee201_roller_top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ee201_roller_top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ee201_roller_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="ee201_roller_top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ee201_roller_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ee201_roller_top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ee201_roller_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ee201_roller_top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ee201_roller_top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ee201_roller_top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ee201_roller_top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ee201_roller_top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ee201_roller_top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ee201_roller_top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ee201_roller_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ee201_roller_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ee201_roller_top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ee201_roller_top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ee201_roller_top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ee201_roller_top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ee201_roller_top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ee201_roller_top.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ee201_roller_top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ee201_roller_top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ee201_roller_top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ee201_roller_top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ee201_roller_top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ee201_roller_top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ee201_roller_top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ee201_roller_top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ee201_roller_top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ee201_roller_top_par.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ee201_roller_top_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ee201_roller_top_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ee201_roller_top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1393377952" xil_pn:in_ck="-6031750879456257094" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1393377952">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ClkDivider/ee201_clk_60Hz.v"/>
      <outfile xil_pn:name="ClkDivider/ee201_clk_60Hz_tb.v"/>
      <outfile xil_pn:name="ClkDivider/ee201_pulse_atN.v"/>
      <outfile xil_pn:name="ClkDivider/ee201_pulse_atN_tb.v"/>
      <outfile xil_pn:name="Divider/ee201l_divider_lab/divider_combined_cu_dpu.v"/>
      <outfile xil_pn:name="Divider/ee201l_divider_lab/divider_separate_cu_dpu.v"/>
      <outfile xil_pn:name="Divider/ee201l_divider_lab/divider_tb_str.v"/>
      <outfile xil_pn:name="FFReset/ff_reset_verilog.v"/>
      <outfile xil_pn:name="FFReset/ff_reset_verilog_tb.v"/>
      <outfile xil_pn:name="Roller/ee201_debounce_DPB_SCEN_CCEN_MCEN.v"/>
      <outfile xil_pn:name="Roller/ee201_roller.v"/>
      <outfile xil_pn:name="Roller/ee201_roller_tb.v"/>
      <outfile xil_pn:name="Roller/ee201_roller_top.v"/>
    </transform>
    <transform xil_pn:end_ts="1393377404" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4161005616129105608" xil_pn:start_ts="1393377404">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1393377404" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3916432044757723382" xil_pn:start_ts="1393377404">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1393377404" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8256449693645474882" xil_pn:start_ts="1393377404">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1393377952" xil_pn:in_ck="-6031750879456257094" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1393377952">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ClkDivider/ee201_clk_60Hz.v"/>
      <outfile xil_pn:name="ClkDivider/ee201_clk_60Hz_tb.v"/>
      <outfile xil_pn:name="ClkDivider/ee201_pulse_atN.v"/>
      <outfile xil_pn:name="ClkDivider/ee201_pulse_atN_tb.v"/>
      <outfile xil_pn:name="Divider/ee201l_divider_lab/divider_combined_cu_dpu.v"/>
      <outfile xil_pn:name="Divider/ee201l_divider_lab/divider_separate_cu_dpu.v"/>
      <outfile xil_pn:name="Divider/ee201l_divider_lab/divider_tb_str.v"/>
      <outfile xil_pn:name="FFReset/ff_reset_verilog.v"/>
      <outfile xil_pn:name="FFReset/ff_reset_verilog_tb.v"/>
      <outfile xil_pn:name="Roller/ee201_debounce_DPB_SCEN_CCEN_MCEN.v"/>
      <outfile xil_pn:name="Roller/ee201_roller.v"/>
      <outfile xil_pn:name="Roller/ee201_roller_tb.v"/>
      <outfile xil_pn:name="Roller/ee201_roller_top.v"/>
    </transform>
    <transform xil_pn:end_ts="1393377953" xil_pn:in_ck="-6031750879456257094" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="-1833703763321489251" xil_pn:start_ts="1393377952">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ee201_roller_tb.fdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="work"/>
    </transform>
    <transform xil_pn:end_ts="1393377978" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1393377978">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1393377978" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1866407413129615667" xil_pn:start_ts="1393377978">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1393377978" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8256449693645474882" xil_pn:start_ts="1393377978">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1393377978" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1393377978">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1393377978" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="832677901880188213" xil_pn:start_ts="1393377978">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1393377978" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1393377978">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1393377978" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-939492533400333492" xil_pn:start_ts="1393377978">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1393377984" xil_pn:in_ck="-8033821258887079228" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-8614777411388632367" xil_pn:start_ts="1393377978">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="ee201_roller_top.lso"/>
      <outfile xil_pn:name="ee201_roller_top.ngc"/>
      <outfile xil_pn:name="ee201_roller_top.ngr"/>
      <outfile xil_pn:name="ee201_roller_top.prj"/>
      <outfile xil_pn:name="ee201_roller_top.stx"/>
      <outfile xil_pn:name="ee201_roller_top.syr"/>
      <outfile xil_pn:name="ee201_roller_top.xst"/>
      <outfile xil_pn:name="ee201_roller_top_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1393377984" xil_pn:in_ck="-6386963808111026903" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-4679225850039255968" xil_pn:start_ts="1393377984">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1393377988" xil_pn:in_ck="-8563191116501641587" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-813774578496582813" xil_pn:start_ts="1393377984">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="ee201_roller_top.bld"/>
      <outfile xil_pn:name="ee201_roller_top.ngd"/>
      <outfile xil_pn:name="ee201_roller_top_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1393377994" xil_pn:in_ck="-8563191116501641586" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1393377988">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="ee201_roller_top.pcf"/>
      <outfile xil_pn:name="ee201_roller_top_map.map"/>
      <outfile xil_pn:name="ee201_roller_top_map.mrp"/>
      <outfile xil_pn:name="ee201_roller_top_map.ncd"/>
      <outfile xil_pn:name="ee201_roller_top_map.ngm"/>
      <outfile xil_pn:name="ee201_roller_top_map.xrpt"/>
      <outfile xil_pn:name="ee201_roller_top_summary.xml"/>
      <outfile xil_pn:name="ee201_roller_top_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1393378003" xil_pn:in_ck="-3518100221561340761" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1393377994">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="ee201_roller_top.ncd"/>
      <outfile xil_pn:name="ee201_roller_top.pad"/>
      <outfile xil_pn:name="ee201_roller_top.par"/>
      <outfile xil_pn:name="ee201_roller_top.ptwx"/>
      <outfile xil_pn:name="ee201_roller_top.unroutes"/>
      <outfile xil_pn:name="ee201_roller_top.xpi"/>
      <outfile xil_pn:name="ee201_roller_top_pad.csv"/>
      <outfile xil_pn:name="ee201_roller_top_pad.txt"/>
      <outfile xil_pn:name="ee201_roller_top_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1393378012" xil_pn:in_ck="1352488092282051169" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="2839376474824664557" xil_pn:start_ts="1393378003">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="ee201_roller_top.bgn"/>
      <outfile xil_pn:name="ee201_roller_top.bit"/>
      <outfile xil_pn:name="ee201_roller_top.drc"/>
      <outfile xil_pn:name="ee201_roller_top.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1393378003" xil_pn:in_ck="-8563191116501641718" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1393378000">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="ee201_roller_top.twr"/>
      <outfile xil_pn:name="ee201_roller_top.twx"/>
    </transform>
  </transforms>

</generated_project>
