{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718312030901 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718312030902 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 13 17:53:50 2024 " "Processing started: Thu Jun 13 17:53:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718312030902 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718312030902 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sequencia -c sequencia " "Command: quartus_map --read_settings_files=on --write_settings_files=off sequencia -c sequencia" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718312030902 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718312031559 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718312031559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/comp_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file componentes/comp_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_package " "Found design unit 1: comp_package" {  } { { "componentes/comp_package.vhd" "" { Text "C:/Users/revox/Desktop/pratica6/sequencia/componentes/comp_package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718312049584 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 comp_package-body " "Found design unit 2: comp_package-body" {  } { { "componentes/comp_package.vhd" "" { Text "C:/Users/revox/Desktop/pratica6/sequencia/componentes/comp_package.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718312049584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718312049584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/basic_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/basic_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basic_divider-divisor " "Found design unit 1: basic_divider-divisor" {  } { { "componentes/basic_divider.vhd" "" { Text "C:/Users/revox/Desktop/pratica6/sequencia/componentes/basic_divider.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718312049588 ""} { "Info" "ISGN_ENTITY_NAME" "1 basic_divider " "Found entity 1: basic_divider" {  } { { "componentes/basic_divider.vhd" "" { Text "C:/Users/revox/Desktop/pratica6/sequencia/componentes/basic_divider.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718312049588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718312049588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequencia.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sequencia.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sequencia-sequencia_arch " "Found design unit 1: sequencia-sequencia_arch" {  } { { "sequencia.vhd" "" { Text "C:/Users/revox/Desktop/pratica6/sequencia/sequencia.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718312049592 ""} { "Info" "ISGN_ENTITY_NAME" "1 sequencia " "Found entity 1: sequencia" {  } { { "sequencia.vhd" "" { Text "C:/Users/revox/Desktop/pratica6/sequencia/sequencia.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718312049592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718312049592 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sequencia " "Elaborating entity \"sequencia\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718312049647 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "start_signal sequencia.vhd(31) " "Can't infer register for \"start_signal\" at sequencia.vhd(31) because it does not hold its value outside the clock edge" {  } { { "sequencia.vhd" "" { Text "C:/Users/revox/Desktop/pratica6/sequencia/sequencia.vhd" 31 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1718312049651 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_signal sequencia.vhd(26) " "Inferred latch for \"start_signal\" at sequencia.vhd(26)" {  } { { "sequencia.vhd" "" { Text "C:/Users/revox/Desktop/pratica6/sequencia/sequencia.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718312049651 "|sequencia"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "sequencia.vhd(31) " "HDL error at sequencia.vhd(31): couldn't implement registers for assignments on this clock edge" {  } { { "sequencia.vhd" "" { Text "C:/Users/revox/Desktop/pratica6/sequencia/sequencia.vhd" 31 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1718312049652 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718312049652 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718312049762 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 13 17:54:09 2024 " "Processing ended: Thu Jun 13 17:54:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718312049762 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718312049762 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718312049762 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718312049762 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718312050471 ""}
