# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../2-3v2.srcs/sources_1/imports/2-3v1" --include "../../../../2-3v2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../2-3v2.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../2-3v2.srcs/sources_1/bd/design_1/ipshared/e4d1/hdl" --include "../../../../../2-3v1/2-3v1.srcs/sources_1/imports/2-3v1" --include "C:/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../2-3v2.srcs/sources_1/imports/2-3v1/pakgen.v" \
"../../../../2-3v2.srcs/sources_1/imports/2-3v1/pattern.v" \
"../../../../2-3v2.srcs/sources_1/imports/2-3v1/syncgen.v" \
"../../../../2-3v2.srcs/sim_1/imports/new/pattern_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
