

================================================================
== Vitis HLS Report for 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_7u_config6_s'
================================================================
* Date:           Mon May 20 13:45:19 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  25.00 ns|  5.547 ns|     6.75 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      193|    12337|  4.825 us|  0.308 ms|  193|  12337|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                                                  |                                                                       |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                                     Instance                                     |                                 Module                                |   min   |   max   |    min    |    max   | min | max |   Type  |
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_160  |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_7u_config6_s  |        2|      255|  50.000 ns|  6.375 us|    2|  255|       no|
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |      192|    12336|   4 ~ 257|          -|          -|    48|        no|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       30|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        1|      1|     2623|     2410|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       65|     -|
|Register             |        -|      -|       76|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        1|      1|     2699|     2505|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+------+------+-----+
    |                                     Instance                                     |                                 Module                                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+------+------+-----+
    |grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_160  |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_7u_config6_s  |        1|   1|  2623|  2410|    0|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                             |                                                                       |        1|   1|  2623|  2410|    0|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln51_fu_284_p2   |         +|   0|  0|  13|           6|           1|
    |ap_block_state2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln51_fu_278_p2  |      icmp|   0|  0|  13|           6|           6|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  30|          14|           9|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  20|          4|    1|          4|
    |ap_done                |   9|          2|    1|          2|
    |indvar_flatten_fu_150  |   9|          2|    6|         12|
    |layer20_out_blk_n      |   9|          2|    1|          2|
    |layer6_out_write       |   9|          2|    1|          2|
    |real_start             |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  65|         14|   11|         24|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                              Name                                             | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                      |   3|   0|    3|          0|
    |ap_done_reg                                                                                    |   1|   0|    1|          0|
    |grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_7u_config6_s_fu_160_ap_start_reg  |   1|   0|    1|          0|
    |indvar_flatten_fu_150                                                                          |   6|   0|    6|          0|
    |ref_tmp_i_1_reg_358                                                                            |  16|   0|   16|          0|
    |start_once_reg                                                                                 |   1|   0|    1|          0|
    |trunc_ln57_2_reg_348                                                                           |  16|   0|   16|          0|
    |trunc_ln57_3_reg_353                                                                           |  16|   0|   16|          0|
    |trunc_ln57_reg_343                                                                             |  16|   0|   16|          0|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                          |  76|   0|   76|          0|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+----------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,7u>,config6>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,7u>,config6>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,7u>,config6>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,7u>,config6>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,7u>,config6>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,7u>,config6>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,7u>,config6>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,7u>,config6>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,7u>,config6>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,7u>,config6>|  return value|
|layer20_out_dout            |   in|   64|     ap_fifo|                                                            layer20_out|       pointer|
|layer20_out_num_data_valid  |   in|    7|     ap_fifo|                                                            layer20_out|       pointer|
|layer20_out_fifo_cap        |   in|    7|     ap_fifo|                                                            layer20_out|       pointer|
|layer20_out_empty_n         |   in|    1|     ap_fifo|                                                            layer20_out|       pointer|
|layer20_out_read            |  out|    1|     ap_fifo|                                                            layer20_out|       pointer|
|layer6_out_din              |  out|  112|     ap_fifo|                                                             layer6_out|       pointer|
|layer6_out_num_data_valid   |   in|    6|     ap_fifo|                                                             layer6_out|       pointer|
|layer6_out_fifo_cap         |   in|    6|     ap_fifo|                                                             layer6_out|       pointer|
|layer6_out_full_n           |   in|    1|     ap_fifo|                                                             layer6_out|       pointer|
|layer6_out_write            |  out|    1|     ap_fifo|                                                             layer6_out|       pointer|
+----------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

