#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* ESP_rx */
ESP_rx__0__DM__MASK EQU 0x7000
ESP_rx__0__DM__SHIFT EQU 12
ESP_rx__0__DR EQU CYREG_PRT0_DR
ESP_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
ESP_rx__0__HSIOM_MASK EQU 0x000F0000
ESP_rx__0__HSIOM_SHIFT EQU 16
ESP_rx__0__INTCFG EQU CYREG_PRT0_INTCFG
ESP_rx__0__INTSTAT EQU CYREG_PRT0_INTSTAT
ESP_rx__0__MASK EQU 0x10
ESP_rx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
ESP_rx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
ESP_rx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
ESP_rx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
ESP_rx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
ESP_rx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
ESP_rx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
ESP_rx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
ESP_rx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
ESP_rx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
ESP_rx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
ESP_rx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
ESP_rx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
ESP_rx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
ESP_rx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
ESP_rx__0__PC EQU CYREG_PRT0_PC
ESP_rx__0__PC2 EQU CYREG_PRT0_PC2
ESP_rx__0__PORT EQU 0
ESP_rx__0__PS EQU CYREG_PRT0_PS
ESP_rx__0__SHIFT EQU 4
ESP_rx__DR EQU CYREG_PRT0_DR
ESP_rx__INTCFG EQU CYREG_PRT0_INTCFG
ESP_rx__INTSTAT EQU CYREG_PRT0_INTSTAT
ESP_rx__MASK EQU 0x10
ESP_rx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
ESP_rx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
ESP_rx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
ESP_rx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
ESP_rx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
ESP_rx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
ESP_rx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
ESP_rx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
ESP_rx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
ESP_rx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
ESP_rx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
ESP_rx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
ESP_rx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
ESP_rx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
ESP_rx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
ESP_rx__PC EQU CYREG_PRT0_PC
ESP_rx__PC2 EQU CYREG_PRT0_PC2
ESP_rx__PORT EQU 0
ESP_rx__PS EQU CYREG_PRT0_PS
ESP_rx__SHIFT EQU 4

/* ESP_SCB */
ESP_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
ESP_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
ESP_SCB__CTRL EQU CYREG_SCB1_CTRL
ESP_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
ESP_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
ESP_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
ESP_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
ESP_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
ESP_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
ESP_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
ESP_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
ESP_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
ESP_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
ESP_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
ESP_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
ESP_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
ESP_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
ESP_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
ESP_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
ESP_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
ESP_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
ESP_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
ESP_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
ESP_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
ESP_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
ESP_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
ESP_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
ESP_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
ESP_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
ESP_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
ESP_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
ESP_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
ESP_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
ESP_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
ESP_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
ESP_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
ESP_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
ESP_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
ESP_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
ESP_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
ESP_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
ESP_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
ESP_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
ESP_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
ESP_SCB__INTR_M EQU CYREG_SCB1_INTR_M
ESP_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
ESP_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
ESP_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
ESP_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
ESP_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
ESP_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
ESP_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
ESP_SCB__INTR_S EQU CYREG_SCB1_INTR_S
ESP_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
ESP_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
ESP_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
ESP_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
ESP_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
ESP_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
ESP_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
ESP_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
ESP_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
ESP_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
ESP_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
ESP_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
ESP_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
ESP_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
ESP_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
ESP_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
ESP_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
ESP_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
ESP_SCB__SS0_POSISTION EQU 0
ESP_SCB__SS1_POSISTION EQU 1
ESP_SCB__SS2_POSISTION EQU 2
ESP_SCB__SS3_POSISTION EQU 3
ESP_SCB__STATUS EQU CYREG_SCB1_STATUS
ESP_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
ESP_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
ESP_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
ESP_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
ESP_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
ESP_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
ESP_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
ESP_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

/* ESP_SCB_IRQ */
ESP_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ESP_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ESP_SCB_IRQ__INTC_MASK EQU 0x800
ESP_SCB_IRQ__INTC_NUMBER EQU 11
ESP_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
ESP_SCB_IRQ__INTC_PRIOR_NUM EQU 3
ESP_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
ESP_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ESP_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* ESP_SCBCLK */
ESP_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
ESP_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A00
ESP_SCBCLK__ENABLE_MASK EQU 0x80000000
ESP_SCBCLK__MASK EQU 0x80000000
ESP_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A00

/* ESP_tx */
ESP_tx__0__DM__MASK EQU 0x38000
ESP_tx__0__DM__SHIFT EQU 15
ESP_tx__0__DR EQU CYREG_PRT0_DR
ESP_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
ESP_tx__0__HSIOM_MASK EQU 0x00F00000
ESP_tx__0__HSIOM_SHIFT EQU 20
ESP_tx__0__INTCFG EQU CYREG_PRT0_INTCFG
ESP_tx__0__INTSTAT EQU CYREG_PRT0_INTSTAT
ESP_tx__0__MASK EQU 0x20
ESP_tx__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
ESP_tx__0__OUT_SEL_SHIFT EQU 10
ESP_tx__0__OUT_SEL_VAL EQU -1
ESP_tx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
ESP_tx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
ESP_tx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
ESP_tx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
ESP_tx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
ESP_tx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
ESP_tx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
ESP_tx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
ESP_tx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
ESP_tx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
ESP_tx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
ESP_tx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
ESP_tx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
ESP_tx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
ESP_tx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
ESP_tx__0__PC EQU CYREG_PRT0_PC
ESP_tx__0__PC2 EQU CYREG_PRT0_PC2
ESP_tx__0__PORT EQU 0
ESP_tx__0__PS EQU CYREG_PRT0_PS
ESP_tx__0__SHIFT EQU 5
ESP_tx__DR EQU CYREG_PRT0_DR
ESP_tx__INTCFG EQU CYREG_PRT0_INTCFG
ESP_tx__INTSTAT EQU CYREG_PRT0_INTSTAT
ESP_tx__MASK EQU 0x20
ESP_tx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
ESP_tx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
ESP_tx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
ESP_tx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
ESP_tx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
ESP_tx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
ESP_tx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
ESP_tx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
ESP_tx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
ESP_tx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
ESP_tx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
ESP_tx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
ESP_tx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
ESP_tx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
ESP_tx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
ESP_tx__PC EQU CYREG_PRT0_PC
ESP_tx__PC2 EQU CYREG_PRT0_PC2
ESP_tx__PORT EQU 0
ESP_tx__PS EQU CYREG_PRT0_PS
ESP_tx__SHIFT EQU 5

/* Led */
Led__0__DM__MASK EQU 0x1C0000
Led__0__DM__SHIFT EQU 18
Led__0__DR EQU CYREG_PRT1_DR
Led__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Led__0__HSIOM_MASK EQU 0x0F000000
Led__0__HSIOM_SHIFT EQU 24
Led__0__INTCFG EQU CYREG_PRT1_INTCFG
Led__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Led__0__MASK EQU 0x40
Led__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Led__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Led__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Led__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Led__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Led__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Led__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Led__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Led__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Led__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Led__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Led__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Led__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Led__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Led__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Led__0__PC EQU CYREG_PRT1_PC
Led__0__PC2 EQU CYREG_PRT1_PC2
Led__0__PORT EQU 1
Led__0__PS EQU CYREG_PRT1_PS
Led__0__SHIFT EQU 6
Led__DR EQU CYREG_PRT1_DR
Led__INTCFG EQU CYREG_PRT1_INTCFG
Led__INTSTAT EQU CYREG_PRT1_INTSTAT
Led__MASK EQU 0x40
Led__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Led__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Led__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Led__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Led__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Led__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Led__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Led__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Led__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Led__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Led__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Led__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Led__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Led__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Led__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Led__PC EQU CYREG_PRT1_PC
Led__PC2 EQU CYREG_PRT1_PC2
Led__PORT EQU 1
Led__PS EQU CYREG_PRT1_PS
Led__SHIFT EQU 6

/* SW1 */
SW1__0__DM__MASK EQU 0xE00000
SW1__0__DM__SHIFT EQU 21
SW1__0__DR EQU CYREG_PRT0_DR
SW1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SW1__0__HSIOM_MASK EQU 0xF0000000
SW1__0__HSIOM_SHIFT EQU 28
SW1__0__INTCFG EQU CYREG_PRT0_INTCFG
SW1__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SW1__0__MASK EQU 0x80
SW1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SW1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SW1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SW1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SW1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SW1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SW1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SW1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SW1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SW1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SW1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SW1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SW1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SW1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SW1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SW1__0__PC EQU CYREG_PRT0_PC
SW1__0__PC2 EQU CYREG_PRT0_PC2
SW1__0__PORT EQU 0
SW1__0__PS EQU CYREG_PRT0_PS
SW1__0__SHIFT EQU 7
SW1__DR EQU CYREG_PRT0_DR
SW1__INTCFG EQU CYREG_PRT0_INTCFG
SW1__INTSTAT EQU CYREG_PRT0_INTSTAT
SW1__MASK EQU 0x80
SW1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SW1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SW1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SW1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SW1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SW1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SW1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SW1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SW1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SW1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SW1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SW1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SW1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SW1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SW1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SW1__PC EQU CYREG_PRT0_PC
SW1__PC2 EQU CYREG_PRT0_PC2
SW1__PORT EQU 0
SW1__PS EQU CYREG_PRT0_PS
SW1__SHIFT EQU 7

/* Rot1_cy_m0s8_tcpwm_1 */
Rot1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
Rot1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
Rot1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
Rot1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
Rot1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
Rot1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
Rot1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
Rot1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
Rot1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
Rot1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
Rot1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
Rot1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Rot1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
Rot1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
Rot1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
Rot1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
Rot1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
Rot1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
Rot1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
Rot1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
Rot1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Rot1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
Rot1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
Rot1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Rot1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
Rot1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
Rot1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
Rot1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
Rot1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
Rot1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* Rot2_cy_m0s8_tcpwm_1 */
Rot2_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
Rot2_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
Rot2_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
Rot2_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
Rot2_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
Rot2_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
Rot2_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
Rot2_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
Rot2_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
Rot2_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
Rot2_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
Rot2_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Rot2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
Rot2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
Rot2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
Rot2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
Rot2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
Rot2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
Rot2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
Rot2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
Rot2_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Rot2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
Rot2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
Rot2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Rot2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
Rot2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
Rot2_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
Rot2_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
Rot2_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
Rot2_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

/* Rot1A */
Rot1A__0__DM__MASK EQU 0x1C0000
Rot1A__0__DM__SHIFT EQU 18
Rot1A__0__DR EQU CYREG_PRT2_DR
Rot1A__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Rot1A__0__HSIOM_MASK EQU 0x0F000000
Rot1A__0__HSIOM_SHIFT EQU 24
Rot1A__0__INTCFG EQU CYREG_PRT2_INTCFG
Rot1A__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Rot1A__0__MASK EQU 0x40
Rot1A__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Rot1A__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Rot1A__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Rot1A__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Rot1A__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Rot1A__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Rot1A__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Rot1A__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Rot1A__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Rot1A__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Rot1A__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Rot1A__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Rot1A__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Rot1A__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Rot1A__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Rot1A__0__PC EQU CYREG_PRT2_PC
Rot1A__0__PC2 EQU CYREG_PRT2_PC2
Rot1A__0__PORT EQU 2
Rot1A__0__PS EQU CYREG_PRT2_PS
Rot1A__0__SHIFT EQU 6
Rot1A__DR EQU CYREG_PRT2_DR
Rot1A__INTCFG EQU CYREG_PRT2_INTCFG
Rot1A__INTSTAT EQU CYREG_PRT2_INTSTAT
Rot1A__MASK EQU 0x40
Rot1A__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Rot1A__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Rot1A__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Rot1A__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Rot1A__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Rot1A__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Rot1A__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Rot1A__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Rot1A__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Rot1A__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Rot1A__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Rot1A__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Rot1A__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Rot1A__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Rot1A__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Rot1A__PC EQU CYREG_PRT2_PC
Rot1A__PC2 EQU CYREG_PRT2_PC2
Rot1A__PORT EQU 2
Rot1A__PS EQU CYREG_PRT2_PS
Rot1A__SHIFT EQU 6

/* Rot1B */
Rot1B__0__DM__MASK EQU 0xE00000
Rot1B__0__DM__SHIFT EQU 21
Rot1B__0__DR EQU CYREG_PRT2_DR
Rot1B__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Rot1B__0__HSIOM_MASK EQU 0xF0000000
Rot1B__0__HSIOM_SHIFT EQU 28
Rot1B__0__INTCFG EQU CYREG_PRT2_INTCFG
Rot1B__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Rot1B__0__MASK EQU 0x80
Rot1B__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Rot1B__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Rot1B__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Rot1B__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Rot1B__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Rot1B__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Rot1B__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Rot1B__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Rot1B__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Rot1B__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Rot1B__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Rot1B__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Rot1B__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Rot1B__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Rot1B__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Rot1B__0__PC EQU CYREG_PRT2_PC
Rot1B__0__PC2 EQU CYREG_PRT2_PC2
Rot1B__0__PORT EQU 2
Rot1B__0__PS EQU CYREG_PRT2_PS
Rot1B__0__SHIFT EQU 7
Rot1B__DR EQU CYREG_PRT2_DR
Rot1B__INTCFG EQU CYREG_PRT2_INTCFG
Rot1B__INTSTAT EQU CYREG_PRT2_INTSTAT
Rot1B__MASK EQU 0x80
Rot1B__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Rot1B__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Rot1B__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Rot1B__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Rot1B__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Rot1B__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Rot1B__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Rot1B__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Rot1B__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Rot1B__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Rot1B__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Rot1B__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Rot1B__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Rot1B__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Rot1B__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Rot1B__PC EQU CYREG_PRT2_PC
Rot1B__PC2 EQU CYREG_PRT2_PC2
Rot1B__PORT EQU 2
Rot1B__PS EQU CYREG_PRT2_PS
Rot1B__SHIFT EQU 7

/* Rot2A */
Rot2A__0__DM__MASK EQU 0xE00000
Rot2A__0__DM__SHIFT EQU 21
Rot2A__0__DR EQU CYREG_PRT3_DR
Rot2A__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Rot2A__0__HSIOM_MASK EQU 0xF0000000
Rot2A__0__HSIOM_SHIFT EQU 28
Rot2A__0__INTCFG EQU CYREG_PRT3_INTCFG
Rot2A__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Rot2A__0__MASK EQU 0x80
Rot2A__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Rot2A__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Rot2A__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Rot2A__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Rot2A__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Rot2A__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Rot2A__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Rot2A__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Rot2A__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Rot2A__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Rot2A__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Rot2A__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Rot2A__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Rot2A__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Rot2A__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Rot2A__0__PC EQU CYREG_PRT3_PC
Rot2A__0__PC2 EQU CYREG_PRT3_PC2
Rot2A__0__PORT EQU 3
Rot2A__0__PS EQU CYREG_PRT3_PS
Rot2A__0__SHIFT EQU 7
Rot2A__DR EQU CYREG_PRT3_DR
Rot2A__INTCFG EQU CYREG_PRT3_INTCFG
Rot2A__INTSTAT EQU CYREG_PRT3_INTSTAT
Rot2A__MASK EQU 0x80
Rot2A__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Rot2A__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Rot2A__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Rot2A__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Rot2A__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Rot2A__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Rot2A__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Rot2A__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Rot2A__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Rot2A__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Rot2A__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Rot2A__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Rot2A__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Rot2A__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Rot2A__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Rot2A__PC EQU CYREG_PRT3_PC
Rot2A__PC2 EQU CYREG_PRT3_PC2
Rot2A__PORT EQU 3
Rot2A__PS EQU CYREG_PRT3_PS
Rot2A__SHIFT EQU 7

/* Rot2B */
Rot2B__0__DM__MASK EQU 0x1C0000
Rot2B__0__DM__SHIFT EQU 18
Rot2B__0__DR EQU CYREG_PRT3_DR
Rot2B__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Rot2B__0__HSIOM_MASK EQU 0x0F000000
Rot2B__0__HSIOM_SHIFT EQU 24
Rot2B__0__INTCFG EQU CYREG_PRT3_INTCFG
Rot2B__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Rot2B__0__MASK EQU 0x40
Rot2B__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Rot2B__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Rot2B__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Rot2B__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Rot2B__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Rot2B__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Rot2B__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Rot2B__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Rot2B__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Rot2B__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Rot2B__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Rot2B__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Rot2B__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Rot2B__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Rot2B__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Rot2B__0__PC EQU CYREG_PRT3_PC
Rot2B__0__PC2 EQU CYREG_PRT3_PC2
Rot2B__0__PORT EQU 3
Rot2B__0__PS EQU CYREG_PRT3_PS
Rot2B__0__SHIFT EQU 6
Rot2B__DR EQU CYREG_PRT3_DR
Rot2B__INTCFG EQU CYREG_PRT3_INTCFG
Rot2B__INTSTAT EQU CYREG_PRT3_INTSTAT
Rot2B__MASK EQU 0x40
Rot2B__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Rot2B__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Rot2B__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Rot2B__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Rot2B__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Rot2B__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Rot2B__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Rot2B__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Rot2B__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Rot2B__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Rot2B__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Rot2B__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Rot2B__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Rot2B__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Rot2B__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Rot2B__PC EQU CYREG_PRT3_PC
Rot2B__PC2 EQU CYREG_PRT3_PC2
Rot2B__PORT EQU 3
Rot2B__PS EQU CYREG_PRT3_PS
Rot2B__SHIFT EQU 6

/* Rot1SW */
Rot1SW__0__DM__MASK EQU 0x07
Rot1SW__0__DM__SHIFT EQU 0
Rot1SW__0__DR EQU CYREG_PRT3_DR
Rot1SW__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Rot1SW__0__HSIOM_MASK EQU 0x0000000F
Rot1SW__0__HSIOM_SHIFT EQU 0
Rot1SW__0__INTCFG EQU CYREG_PRT3_INTCFG
Rot1SW__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Rot1SW__0__MASK EQU 0x01
Rot1SW__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Rot1SW__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Rot1SW__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Rot1SW__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Rot1SW__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Rot1SW__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Rot1SW__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Rot1SW__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Rot1SW__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Rot1SW__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Rot1SW__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Rot1SW__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Rot1SW__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Rot1SW__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Rot1SW__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Rot1SW__0__PC EQU CYREG_PRT3_PC
Rot1SW__0__PC2 EQU CYREG_PRT3_PC2
Rot1SW__0__PORT EQU 3
Rot1SW__0__PS EQU CYREG_PRT3_PS
Rot1SW__0__SHIFT EQU 0
Rot1SW__DR EQU CYREG_PRT3_DR
Rot1SW__INTCFG EQU CYREG_PRT3_INTCFG
Rot1SW__INTSTAT EQU CYREG_PRT3_INTSTAT
Rot1SW__MASK EQU 0x01
Rot1SW__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Rot1SW__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Rot1SW__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Rot1SW__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Rot1SW__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Rot1SW__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Rot1SW__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Rot1SW__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Rot1SW__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Rot1SW__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Rot1SW__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Rot1SW__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Rot1SW__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Rot1SW__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Rot1SW__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Rot1SW__PC EQU CYREG_PRT3_PC
Rot1SW__PC2 EQU CYREG_PRT3_PC2
Rot1SW__PORT EQU 3
Rot1SW__PS EQU CYREG_PRT3_PS
Rot1SW__SHIFT EQU 0

/* Rot2SW */
Rot2SW__0__DM__MASK EQU 0x38000
Rot2SW__0__DM__SHIFT EQU 15
Rot2SW__0__DR EQU CYREG_PRT3_DR
Rot2SW__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Rot2SW__0__HSIOM_MASK EQU 0x00F00000
Rot2SW__0__HSIOM_SHIFT EQU 20
Rot2SW__0__INTCFG EQU CYREG_PRT3_INTCFG
Rot2SW__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Rot2SW__0__MASK EQU 0x20
Rot2SW__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Rot2SW__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Rot2SW__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Rot2SW__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Rot2SW__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Rot2SW__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Rot2SW__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Rot2SW__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Rot2SW__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Rot2SW__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Rot2SW__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Rot2SW__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Rot2SW__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Rot2SW__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Rot2SW__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Rot2SW__0__PC EQU CYREG_PRT3_PC
Rot2SW__0__PC2 EQU CYREG_PRT3_PC2
Rot2SW__0__PORT EQU 3
Rot2SW__0__PS EQU CYREG_PRT3_PS
Rot2SW__0__SHIFT EQU 5
Rot2SW__DR EQU CYREG_PRT3_DR
Rot2SW__INTCFG EQU CYREG_PRT3_INTCFG
Rot2SW__INTSTAT EQU CYREG_PRT3_INTSTAT
Rot2SW__MASK EQU 0x20
Rot2SW__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Rot2SW__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Rot2SW__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Rot2SW__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Rot2SW__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Rot2SW__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Rot2SW__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Rot2SW__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Rot2SW__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Rot2SW__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Rot2SW__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Rot2SW__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Rot2SW__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Rot2SW__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Rot2SW__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Rot2SW__PC EQU CYREG_PRT3_PC
Rot2SW__PC2 EQU CYREG_PRT3_PC2
Rot2SW__PORT EQU 3
Rot2SW__PS EQU CYREG_PRT3_PS
Rot2SW__SHIFT EQU 5

/* PC_Uart_rx */
PC_Uart_rx__0__DM__MASK EQU 0x07
PC_Uart_rx__0__DM__SHIFT EQU 0
PC_Uart_rx__0__DR EQU CYREG_PRT4_DR
PC_Uart_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
PC_Uart_rx__0__HSIOM_MASK EQU 0x0000000F
PC_Uart_rx__0__HSIOM_SHIFT EQU 0
PC_Uart_rx__0__INTCFG EQU CYREG_PRT4_INTCFG
PC_Uart_rx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
PC_Uart_rx__0__MASK EQU 0x01
PC_Uart_rx__0__PC EQU CYREG_PRT4_PC
PC_Uart_rx__0__PC2 EQU CYREG_PRT4_PC2
PC_Uart_rx__0__PORT EQU 4
PC_Uart_rx__0__PS EQU CYREG_PRT4_PS
PC_Uart_rx__0__SHIFT EQU 0
PC_Uart_rx__DR EQU CYREG_PRT4_DR
PC_Uart_rx__INTCFG EQU CYREG_PRT4_INTCFG
PC_Uart_rx__INTSTAT EQU CYREG_PRT4_INTSTAT
PC_Uart_rx__MASK EQU 0x01
PC_Uart_rx__PC EQU CYREG_PRT4_PC
PC_Uart_rx__PC2 EQU CYREG_PRT4_PC2
PC_Uart_rx__PORT EQU 4
PC_Uart_rx__PS EQU CYREG_PRT4_PS
PC_Uart_rx__SHIFT EQU 0

/* PC_Uart_SCB */
PC_Uart_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
PC_Uart_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
PC_Uart_SCB__CTRL EQU CYREG_SCB0_CTRL
PC_Uart_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
PC_Uart_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
PC_Uart_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
PC_Uart_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
PC_Uart_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
PC_Uart_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
PC_Uart_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
PC_Uart_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
PC_Uart_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
PC_Uart_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
PC_Uart_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
PC_Uart_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
PC_Uart_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
PC_Uart_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
PC_Uart_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
PC_Uart_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
PC_Uart_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
PC_Uart_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
PC_Uart_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
PC_Uart_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
PC_Uart_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
PC_Uart_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
PC_Uart_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
PC_Uart_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
PC_Uart_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
PC_Uart_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
PC_Uart_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
PC_Uart_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
PC_Uart_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
PC_Uart_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
PC_Uart_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
PC_Uart_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
PC_Uart_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
PC_Uart_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
PC_Uart_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
PC_Uart_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
PC_Uart_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
PC_Uart_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
PC_Uart_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
PC_Uart_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
PC_Uart_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
PC_Uart_SCB__INTR_M EQU CYREG_SCB0_INTR_M
PC_Uart_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
PC_Uart_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
PC_Uart_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
PC_Uart_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
PC_Uart_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
PC_Uart_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
PC_Uart_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
PC_Uart_SCB__INTR_S EQU CYREG_SCB0_INTR_S
PC_Uart_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
PC_Uart_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
PC_Uart_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
PC_Uart_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
PC_Uart_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
PC_Uart_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
PC_Uart_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
PC_Uart_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
PC_Uart_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
PC_Uart_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
PC_Uart_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
PC_Uart_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
PC_Uart_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
PC_Uart_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
PC_Uart_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
PC_Uart_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
PC_Uart_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
PC_Uart_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
PC_Uart_SCB__SS0_POSISTION EQU 0
PC_Uart_SCB__SS1_POSISTION EQU 1
PC_Uart_SCB__SS2_POSISTION EQU 2
PC_Uart_SCB__SS3_POSISTION EQU 3
PC_Uart_SCB__STATUS EQU CYREG_SCB0_STATUS
PC_Uart_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
PC_Uart_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
PC_Uart_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
PC_Uart_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
PC_Uart_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
PC_Uart_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
PC_Uart_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
PC_Uart_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

/* PC_Uart_SCBCLK */
PC_Uart_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
PC_Uart_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_B00
PC_Uart_SCBCLK__ENABLE_MASK EQU 0x80000000
PC_Uart_SCBCLK__MASK EQU 0x80000000
PC_Uart_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_B00

/* PC_Uart_tx */
PC_Uart_tx__0__DM__MASK EQU 0x38
PC_Uart_tx__0__DM__SHIFT EQU 3
PC_Uart_tx__0__DR EQU CYREG_PRT4_DR
PC_Uart_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
PC_Uart_tx__0__HSIOM_MASK EQU 0x000000F0
PC_Uart_tx__0__HSIOM_SHIFT EQU 4
PC_Uart_tx__0__INTCFG EQU CYREG_PRT4_INTCFG
PC_Uart_tx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
PC_Uart_tx__0__MASK EQU 0x02
PC_Uart_tx__0__PC EQU CYREG_PRT4_PC
PC_Uart_tx__0__PC2 EQU CYREG_PRT4_PC2
PC_Uart_tx__0__PORT EQU 4
PC_Uart_tx__0__PS EQU CYREG_PRT4_PS
PC_Uart_tx__0__SHIFT EQU 1
PC_Uart_tx__DR EQU CYREG_PRT4_DR
PC_Uart_tx__INTCFG EQU CYREG_PRT4_INTCFG
PC_Uart_tx__INTSTAT EQU CYREG_PRT4_INTSTAT
PC_Uart_tx__MASK EQU 0x02
PC_Uart_tx__PC EQU CYREG_PRT4_PC
PC_Uart_tx__PC2 EQU CYREG_PRT4_PC2
PC_Uart_tx__PORT EQU 4
PC_Uart_tx__PS EQU CYREG_PRT4_PS
PC_Uart_tx__SHIFT EQU 1

/* Strip_0 */
Strip_0__0__DM__MASK EQU 0x07
Strip_0__0__DM__SHIFT EQU 0
Strip_0__0__DR EQU CYREG_PRT2_DR
Strip_0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Strip_0__0__HSIOM_MASK EQU 0x0000000F
Strip_0__0__HSIOM_SHIFT EQU 0
Strip_0__0__INTCFG EQU CYREG_PRT2_INTCFG
Strip_0__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Strip_0__0__MASK EQU 0x01
Strip_0__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
Strip_0__0__OUT_SEL_SHIFT EQU 0
Strip_0__0__OUT_SEL_VAL EQU 3
Strip_0__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Strip_0__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Strip_0__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Strip_0__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Strip_0__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Strip_0__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Strip_0__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Strip_0__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Strip_0__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Strip_0__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Strip_0__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Strip_0__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Strip_0__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Strip_0__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Strip_0__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Strip_0__0__PC EQU CYREG_PRT2_PC
Strip_0__0__PC2 EQU CYREG_PRT2_PC2
Strip_0__0__PORT EQU 2
Strip_0__0__PS EQU CYREG_PRT2_PS
Strip_0__0__SHIFT EQU 0
Strip_0__DR EQU CYREG_PRT2_DR
Strip_0__INTCFG EQU CYREG_PRT2_INTCFG
Strip_0__INTSTAT EQU CYREG_PRT2_INTSTAT
Strip_0__MASK EQU 0x01
Strip_0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Strip_0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Strip_0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Strip_0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Strip_0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Strip_0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Strip_0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Strip_0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Strip_0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Strip_0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Strip_0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Strip_0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Strip_0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Strip_0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Strip_0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Strip_0__PC EQU CYREG_PRT2_PC
Strip_0__PC2 EQU CYREG_PRT2_PC2
Strip_0__PORT EQU 2
Strip_0__PS EQU CYREG_PRT2_PS
Strip_0__SHIFT EQU 0

/* Strip_1 */
Strip_1__0__DM__MASK EQU 0x38
Strip_1__0__DM__SHIFT EQU 3
Strip_1__0__DR EQU CYREG_PRT2_DR
Strip_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Strip_1__0__HSIOM_MASK EQU 0x000000F0
Strip_1__0__HSIOM_SHIFT EQU 4
Strip_1__0__INTCFG EQU CYREG_PRT2_INTCFG
Strip_1__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Strip_1__0__MASK EQU 0x02
Strip_1__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
Strip_1__0__OUT_SEL_SHIFT EQU 2
Strip_1__0__OUT_SEL_VAL EQU 1
Strip_1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Strip_1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Strip_1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Strip_1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Strip_1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Strip_1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Strip_1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Strip_1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Strip_1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Strip_1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Strip_1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Strip_1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Strip_1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Strip_1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Strip_1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Strip_1__0__PC EQU CYREG_PRT2_PC
Strip_1__0__PC2 EQU CYREG_PRT2_PC2
Strip_1__0__PORT EQU 2
Strip_1__0__PS EQU CYREG_PRT2_PS
Strip_1__0__SHIFT EQU 1
Strip_1__DR EQU CYREG_PRT2_DR
Strip_1__INTCFG EQU CYREG_PRT2_INTCFG
Strip_1__INTSTAT EQU CYREG_PRT2_INTSTAT
Strip_1__MASK EQU 0x02
Strip_1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Strip_1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Strip_1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Strip_1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Strip_1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Strip_1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Strip_1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Strip_1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Strip_1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Strip_1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Strip_1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Strip_1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Strip_1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Strip_1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Strip_1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Strip_1__PC EQU CYREG_PRT2_PC
Strip_1__PC2 EQU CYREG_PRT2_PC2
Strip_1__PORT EQU 2
Strip_1__PS EQU CYREG_PRT2_PS
Strip_1__SHIFT EQU 1

/* Strip_2 */
Strip_2__0__DM__MASK EQU 0x1C0
Strip_2__0__DM__SHIFT EQU 6
Strip_2__0__DR EQU CYREG_PRT2_DR
Strip_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Strip_2__0__HSIOM_MASK EQU 0x00000F00
Strip_2__0__HSIOM_SHIFT EQU 8
Strip_2__0__INTCFG EQU CYREG_PRT2_INTCFG
Strip_2__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Strip_2__0__MASK EQU 0x04
Strip_2__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
Strip_2__0__OUT_SEL_SHIFT EQU 4
Strip_2__0__OUT_SEL_VAL EQU 2
Strip_2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Strip_2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Strip_2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Strip_2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Strip_2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Strip_2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Strip_2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Strip_2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Strip_2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Strip_2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Strip_2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Strip_2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Strip_2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Strip_2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Strip_2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Strip_2__0__PC EQU CYREG_PRT2_PC
Strip_2__0__PC2 EQU CYREG_PRT2_PC2
Strip_2__0__PORT EQU 2
Strip_2__0__PS EQU CYREG_PRT2_PS
Strip_2__0__SHIFT EQU 2
Strip_2__DR EQU CYREG_PRT2_DR
Strip_2__INTCFG EQU CYREG_PRT2_INTCFG
Strip_2__INTSTAT EQU CYREG_PRT2_INTSTAT
Strip_2__MASK EQU 0x04
Strip_2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Strip_2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Strip_2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Strip_2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Strip_2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Strip_2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Strip_2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Strip_2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Strip_2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Strip_2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Strip_2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Strip_2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Strip_2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Strip_2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Strip_2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Strip_2__PC EQU CYREG_PRT2_PC
Strip_2__PC2 EQU CYREG_PRT2_PC2
Strip_2__PORT EQU 2
Strip_2__PS EQU CYREG_PRT2_PS
Strip_2__SHIFT EQU 2

/* Strip_3 */
Strip_3__0__DM__MASK EQU 0xE00
Strip_3__0__DM__SHIFT EQU 9
Strip_3__0__DR EQU CYREG_PRT2_DR
Strip_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Strip_3__0__HSIOM_MASK EQU 0x0000F000
Strip_3__0__HSIOM_SHIFT EQU 12
Strip_3__0__INTCFG EQU CYREG_PRT2_INTCFG
Strip_3__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Strip_3__0__MASK EQU 0x08
Strip_3__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
Strip_3__0__OUT_SEL_SHIFT EQU 6
Strip_3__0__OUT_SEL_VAL EQU 0
Strip_3__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Strip_3__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Strip_3__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Strip_3__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Strip_3__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Strip_3__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Strip_3__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Strip_3__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Strip_3__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Strip_3__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Strip_3__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Strip_3__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Strip_3__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Strip_3__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Strip_3__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Strip_3__0__PC EQU CYREG_PRT2_PC
Strip_3__0__PC2 EQU CYREG_PRT2_PC2
Strip_3__0__PORT EQU 2
Strip_3__0__PS EQU CYREG_PRT2_PS
Strip_3__0__SHIFT EQU 3
Strip_3__DR EQU CYREG_PRT2_DR
Strip_3__INTCFG EQU CYREG_PRT2_INTCFG
Strip_3__INTSTAT EQU CYREG_PRT2_INTSTAT
Strip_3__MASK EQU 0x08
Strip_3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Strip_3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Strip_3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Strip_3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Strip_3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Strip_3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Strip_3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Strip_3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Strip_3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Strip_3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Strip_3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Strip_3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Strip_3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Strip_3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Strip_3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Strip_3__PC EQU CYREG_PRT2_PC
Strip_3__PC2 EQU CYREG_PRT2_PC2
Strip_3__PORT EQU 2
Strip_3__PS EQU CYREG_PRT2_PS
Strip_3__SHIFT EQU 3

/* Strip_4 */
Strip_4__0__DM__MASK EQU 0x7000
Strip_4__0__DM__SHIFT EQU 12
Strip_4__0__DR EQU CYREG_PRT2_DR
Strip_4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Strip_4__0__HSIOM_MASK EQU 0x000F0000
Strip_4__0__HSIOM_SHIFT EQU 16
Strip_4__0__INTCFG EQU CYREG_PRT2_INTCFG
Strip_4__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Strip_4__0__MASK EQU 0x10
Strip_4__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
Strip_4__0__OUT_SEL_SHIFT EQU 8
Strip_4__0__OUT_SEL_VAL EQU 0
Strip_4__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Strip_4__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Strip_4__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Strip_4__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Strip_4__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Strip_4__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Strip_4__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Strip_4__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Strip_4__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Strip_4__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Strip_4__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Strip_4__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Strip_4__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Strip_4__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Strip_4__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Strip_4__0__PC EQU CYREG_PRT2_PC
Strip_4__0__PC2 EQU CYREG_PRT2_PC2
Strip_4__0__PORT EQU 2
Strip_4__0__PS EQU CYREG_PRT2_PS
Strip_4__0__SHIFT EQU 4
Strip_4__DR EQU CYREG_PRT2_DR
Strip_4__INTCFG EQU CYREG_PRT2_INTCFG
Strip_4__INTSTAT EQU CYREG_PRT2_INTSTAT
Strip_4__MASK EQU 0x10
Strip_4__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Strip_4__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Strip_4__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Strip_4__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Strip_4__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Strip_4__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Strip_4__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Strip_4__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Strip_4__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Strip_4__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Strip_4__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Strip_4__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Strip_4__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Strip_4__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Strip_4__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Strip_4__PC EQU CYREG_PRT2_PC
Strip_4__PC2 EQU CYREG_PRT2_PC2
Strip_4__PORT EQU 2
Strip_4__PS EQU CYREG_PRT2_PS
Strip_4__SHIFT EQU 4

/* Strip_5 */
Strip_5__0__DM__MASK EQU 0x38000
Strip_5__0__DM__SHIFT EQU 15
Strip_5__0__DR EQU CYREG_PRT2_DR
Strip_5__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Strip_5__0__HSIOM_MASK EQU 0x00F00000
Strip_5__0__HSIOM_SHIFT EQU 20
Strip_5__0__INTCFG EQU CYREG_PRT2_INTCFG
Strip_5__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Strip_5__0__MASK EQU 0x20
Strip_5__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
Strip_5__0__OUT_SEL_SHIFT EQU 10
Strip_5__0__OUT_SEL_VAL EQU 3
Strip_5__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Strip_5__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Strip_5__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Strip_5__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Strip_5__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Strip_5__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Strip_5__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Strip_5__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Strip_5__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Strip_5__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Strip_5__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Strip_5__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Strip_5__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Strip_5__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Strip_5__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Strip_5__0__PC EQU CYREG_PRT2_PC
Strip_5__0__PC2 EQU CYREG_PRT2_PC2
Strip_5__0__PORT EQU 2
Strip_5__0__PS EQU CYREG_PRT2_PS
Strip_5__0__SHIFT EQU 5
Strip_5__DR EQU CYREG_PRT2_DR
Strip_5__INTCFG EQU CYREG_PRT2_INTCFG
Strip_5__INTSTAT EQU CYREG_PRT2_INTSTAT
Strip_5__MASK EQU 0x20
Strip_5__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Strip_5__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Strip_5__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Strip_5__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Strip_5__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Strip_5__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Strip_5__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Strip_5__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Strip_5__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Strip_5__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Strip_5__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Strip_5__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Strip_5__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Strip_5__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Strip_5__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Strip_5__PC EQU CYREG_PRT2_PC
Strip_5__PC2 EQU CYREG_PRT2_PC2
Strip_5__PORT EQU 2
Strip_5__PS EQU CYREG_PRT2_PS
Strip_5__SHIFT EQU 5

/* ClockRot */
ClockRot__DIVIDER_MASK EQU 0x0000FFFF
ClockRot__ENABLE EQU CYREG_CLK_DIVIDER_C01
ClockRot__ENABLE_MASK EQU 0x80000000
ClockRot__MASK EQU 0x80000000
ClockRot__REGISTER EQU CYREG_CLK_DIVIDER_C01

/* ClockRot_1 */
ClockRot_1__DIVIDER_MASK EQU 0x0000FFFF
ClockRot_1__ENABLE EQU CYREG_CLK_DIVIDER_A01
ClockRot_1__ENABLE_MASK EQU 0x80000000
ClockRot_1__MASK EQU 0x80000000
ClockRot_1__REGISTER EQU CYREG_CLK_DIVIDER_A01

/* ResetISR */
ResetISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ResetISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ResetISR__INTC_MASK EQU 0x40000
ResetISR__INTC_NUMBER EQU 18
ResetISR__INTC_PRIOR_MASK EQU 0xC00000
ResetISR__INTC_PRIOR_NUM EQU 3
ResetISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
ResetISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ResetISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* RotSWReg */
RotSWReg_sts_sts_reg__0__MASK EQU 0x01
RotSWReg_sts_sts_reg__0__POS EQU 0
RotSWReg_sts_sts_reg__1__MASK EQU 0x02
RotSWReg_sts_sts_reg__1__POS EQU 1
RotSWReg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
RotSWReg_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_02
RotSWReg_sts_sts_reg__MASK EQU 0x03
RotSWReg_sts_sts_reg__MASK_REG EQU CYREG_UDB_W8_MSK_02
RotSWReg_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
RotSWReg_sts_sts_reg__STATUS_REG EQU CYREG_UDB_W8_ST_02

/* ResetClock */
ResetClock__DIVIDER_MASK EQU 0x0000FFFF
ResetClock__ENABLE EQU CYREG_CLK_DIVIDER_C00
ResetClock__ENABLE_MASK EQU 0x80000000
ResetClock__MASK EQU 0x80000000
ResetClock__REGISTER EQU CYREG_CLK_DIVIDER_C00

/* ResetTimer_cy_m0s8_tcpwm_1 */
ResetTimer_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
ResetTimer_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
ResetTimer_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
ResetTimer_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
ResetTimer_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
ResetTimer_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
ResetTimer_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
ResetTimer_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
ResetTimer_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
ResetTimer_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
ResetTimer_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
ResetTimer_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
ResetTimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
ResetTimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
ResetTimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
ResetTimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
ResetTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
ResetTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
ResetTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
ResetTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
ResetTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
ResetTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
ResetTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
ResetTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
ResetTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
ResetTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
ResetTimer_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
ResetTimer_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
ResetTimer_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
ResetTimer_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2

/* StripLights_B_WS2811 */
StripLights_B_WS2811_ctrl__0__MASK EQU 0x01
StripLights_B_WS2811_ctrl__0__POS EQU 0
StripLights_B_WS2811_ctrl__3__MASK EQU 0x08
StripLights_B_WS2811_ctrl__3__POS EQU 3
StripLights_B_WS2811_ctrl__4__MASK EQU 0x10
StripLights_B_WS2811_ctrl__4__POS EQU 4
StripLights_B_WS2811_ctrl__5__MASK EQU 0x20
StripLights_B_WS2811_ctrl__5__POS EQU 5
StripLights_B_WS2811_ctrl__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
StripLights_B_WS2811_ctrl__CONTROL_REG EQU CYREG_UDB_W8_CTL_03
StripLights_B_WS2811_ctrl__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
StripLights_B_WS2811_ctrl__COUNT_REG EQU CYREG_UDB_W8_CTL_03
StripLights_B_WS2811_ctrl__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
StripLights_B_WS2811_ctrl__MASK EQU 0x39
StripLights_B_WS2811_ctrl__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
StripLights_B_WS2811_ctrl__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
StripLights_B_WS2811_ctrl__PERIOD_REG EQU CYREG_UDB_W8_MSK_03
StripLights_B_WS2811_dshifter_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_00
StripLights_B_WS2811_dshifter_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_00
StripLights_B_WS2811_dshifter_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_00
StripLights_B_WS2811_dshifter_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_00
StripLights_B_WS2811_dshifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
StripLights_B_WS2811_dshifter_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_00
StripLights_B_WS2811_dshifter_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_00
StripLights_B_WS2811_dshifter_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0_00
StripLights_B_WS2811_dshifter_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1_00
StripLights_B_WS2811_dshifter_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0_00
StripLights_B_WS2811_dshifter_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1_00
StripLights_B_WS2811_dshifter_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
StripLights_B_WS2811_dshifter_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0_00
StripLights_B_WS2811_dshifter_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1_00
StripLights_B_WS2811_dshifter_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_00
StripLights_B_WS2811_dshifter_u0__A0_REG EQU CYREG_UDB_W8_A0_00
StripLights_B_WS2811_dshifter_u0__A1_REG EQU CYREG_UDB_W8_A1_00
StripLights_B_WS2811_dshifter_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_00
StripLights_B_WS2811_dshifter_u0__D0_REG EQU CYREG_UDB_W8_D0_00
StripLights_B_WS2811_dshifter_u0__D1_REG EQU CYREG_UDB_W8_D1_00
StripLights_B_WS2811_dshifter_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
StripLights_B_WS2811_dshifter_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_00
StripLights_B_WS2811_dshifter_u0__F0_REG EQU CYREG_UDB_W8_F0_00
StripLights_B_WS2811_dshifter_u0__F1_REG EQU CYREG_UDB_W8_F1_00
StripLights_B_WS2811_pwm8_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_03
StripLights_B_WS2811_pwm8_u0__A0_REG EQU CYREG_UDB_W8_A0_03
StripLights_B_WS2811_pwm8_u0__A1_REG EQU CYREG_UDB_W8_A1_03
StripLights_B_WS2811_pwm8_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_03
StripLights_B_WS2811_pwm8_u0__D0_REG EQU CYREG_UDB_W8_D0_03
StripLights_B_WS2811_pwm8_u0__D1_REG EQU CYREG_UDB_W8_D1_03
StripLights_B_WS2811_pwm8_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
StripLights_B_WS2811_pwm8_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_03
StripLights_B_WS2811_pwm8_u0__F0_REG EQU CYREG_UDB_W8_F0_03
StripLights_B_WS2811_pwm8_u0__F1_REG EQU CYREG_UDB_W8_F1_03
StripLights_B_WS2811_pwm8_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
StripLights_B_WS2811_pwm8_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
StripLights_B_WS2811_StatusReg__0__MASK EQU 0x01
StripLights_B_WS2811_StatusReg__0__POS EQU 0
StripLights_B_WS2811_StatusReg__1__MASK EQU 0x02
StripLights_B_WS2811_StatusReg__1__POS EQU 1
StripLights_B_WS2811_StatusReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
StripLights_B_WS2811_StatusReg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_00
StripLights_B_WS2811_StatusReg__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK_00
StripLights_B_WS2811_StatusReg__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
StripLights_B_WS2811_StatusReg__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST_00
StripLights_B_WS2811_StatusReg__6__MASK EQU 0x40
StripLights_B_WS2811_StatusReg__6__POS EQU 6
StripLights_B_WS2811_StatusReg__7__MASK EQU 0x80
StripLights_B_WS2811_StatusReg__7__POS EQU 7
StripLights_B_WS2811_StatusReg__MASK EQU 0xC3
StripLights_B_WS2811_StatusReg__MASK_REG EQU CYREG_UDB_W8_MSK_00
StripLights_B_WS2811_StatusReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
StripLights_B_WS2811_StatusReg__STATUS_REG EQU CYREG_UDB_W8_ST_00

/* StripLights_cisr */
StripLights_cisr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
StripLights_cisr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
StripLights_cisr__INTC_MASK EQU 0x01
StripLights_cisr__INTC_NUMBER EQU 0
StripLights_cisr__INTC_PRIOR_MASK EQU 0xC0
StripLights_cisr__INTC_PRIOR_NUM EQU 3
StripLights_cisr__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
StripLights_cisr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
StripLights_cisr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* StripLights_fisr */
StripLights_fisr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
StripLights_fisr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
StripLights_fisr__INTC_MASK EQU 0x04
StripLights_fisr__INTC_NUMBER EQU 2
StripLights_fisr__INTC_PRIOR_MASK EQU 0xC00000
StripLights_fisr__INTC_PRIOR_NUM EQU 3
StripLights_fisr__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
StripLights_fisr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
StripLights_fisr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* StripLights_StringSel */
StripLights_StringSel_Sync_ctrl_reg__0__MASK EQU 0x01
StripLights_StringSel_Sync_ctrl_reg__0__POS EQU 0
StripLights_StringSel_Sync_ctrl_reg__1__MASK EQU 0x02
StripLights_StringSel_Sync_ctrl_reg__1__POS EQU 1
StripLights_StringSel_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
StripLights_StringSel_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
StripLights_StringSel_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_01
StripLights_StringSel_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
StripLights_StringSel_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_01
StripLights_StringSel_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_01
StripLights_StringSel_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
StripLights_StringSel_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_01
StripLights_StringSel_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
StripLights_StringSel_Sync_ctrl_reg__2__MASK EQU 0x04
StripLights_StringSel_Sync_ctrl_reg__2__POS EQU 2
StripLights_StringSel_Sync_ctrl_reg__3__MASK EQU 0x08
StripLights_StringSel_Sync_ctrl_reg__3__POS EQU 3
StripLights_StringSel_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
StripLights_StringSel_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL_01
StripLights_StringSel_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
StripLights_StringSel_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL_01
StripLights_StringSel_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
StripLights_StringSel_Sync_ctrl_reg__MASK EQU 0x0F
StripLights_StringSel_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
StripLights_StringSel_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
StripLights_StringSel_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK_01

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_ENABLE EQU 0
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA EQU 5
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD EQU 5
CYDEV_VDDD_MV EQU 5000
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
