/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: intenum.h 1.403.2.4 Broadcom SDK $
 * $Copyright: Copyright 2011 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * File:	intenum.h
 * Purpose:	Enumerated types for fields, memories, registers
 * Supports:	bcm5690_a0
 *		bcm5670_a0
 *		bcm5673_a0
 *		bcm5674_a0
 *		bcm5665_a0
 *		bcm5665_b0
 *		bcm5650_c0
 *		bcm5695_a0
 *		bcm5675_a0
 *		bcm56601_a0
 *		bcm56601_b0
 *		bcm56601_c0
 *		bcm56602_a0
 *		bcm56602_b0
 *		bcm56602_c0
 *		bcm56504_a0
 *		bcm56504_b0
 *		bcm56304_b0
 *		bcm56314_a0
 *		bcm56102_a0
 *		bcm56112_a0
 *		bcm56800_a0
 *		bcm56218_a0
 *		bcm56514_a0
 *		bcm56624_a0
 *		bcm56624_b0
 *		bcm56680_a0
 *		bcm56680_b0
 *		bcm56224_a0
 *		bcm56224_b0
 *		bcm56820_a0
 *		bcm56725_a0
 *		bcm53314_a0
 *		bcm53324_a0
 *		bcm56634_a0
 *		bcm56634_b0
 *		bcm56524_a0
 *		bcm56524_b0
 *		bcm56685_a0
 *		bcm56685_b0
 *		bcm56334_a0
 *		bcm56334_b0
 *		bcm88230_a0
 *		bcm88230_b0
 *		bcm88230_c0
 *		bcm56840_a0
 *		bcm56840_b0
 *		bcm56142_a0
 *		bcm88732_a0
 *		bcm56440_a0
 */

#ifndef _SOC_INTENUM_H
#define _SOC_INTENUM_H


#ifndef EXTERN
# ifdef __cplusplus
#  define EXTERN extern "C"
# else
#  define EXTERN extern
# endif
#endif
typedef enum soc_reg_int_e {
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_ACL_END_OVRDr,
#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_ACL_START_OVRDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_AGER_CONFIG0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_AGER_CONFIG1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_AGER_EVENT_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_AGER_EVENT_THRESHr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_AGER_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_AGER_THRESH_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_AGER_THRESH_1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_AGER_THRESH_2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_AGER_THRESH_3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_AGER_THRESH_4r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_AGER_THRESH_5r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_AGER_THRESH_6r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_AGER_THRESH_7r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_AGER_THRESH_8r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_AGER_THRESH_9r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_AGER_THRESH_10r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_AGER_THRESH_11r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_AGER_THRESH_12r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_AGER_THRESH_13r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_AGER_THRESH_14r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_AGER_THRESH_15r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_AGINGCTRMEMDEBUGr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_AGINGCTRMEMDEBUG_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_AGINGCTRMEMDEBUG_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_AGINGCTRMEMDEBUG_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_AGINGCTRMEMDEBUG_BCM56224_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_AGINGCTRMEMDEBUG_BCM56514_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_AGINGEXPMEMDEBUGr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_AGINGEXPMEMDEBUG_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_AGINGEXPMEMDEBUG_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_AGINGEXPMEMDEBUG_BCM56224_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_AGINGEXPMEMDEBUG_BCM56514_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_AGING_CTR_ECC_CONTROL_EXTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_AGING_CTR_ECC_CONTROL_INTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_AGING_CTR_MEM_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_AGING_DFT_CNT_EXTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_AGING_DFT_CNT_INTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_AGING_ERROR_EXTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_AGING_ERROR_INTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_AGING_ERROR_MASK_EXTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_AGING_ERROR_MASK_INTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_AGING_EXP_ECC_CONTROL_EXTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_AGING_EXP_ECC_CONTROL_INTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_AGING_EXP_MEM_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_AGING_LMT_ECC_CONTROL_EXTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_AGING_LMT_ECC_CONTROL_INTr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_AGING_THRESHOLDr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_AGING_THRESHOLD_BCM56601_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_ANCTLr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_ANCTL_BCM5665_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_ANLPAr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_ANLPA_BCM5665_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_ANNPGr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_ANNPG_BCM5665_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_ANSTTr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_ANSTT_BCM5665_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ANY_RMEP_TLV_INTERFACE_DOWN_STATUSr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_ANY_RMEP_TLV_INTERFACE_DOWN_STATUS_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ANY_RMEP_TLV_INTERFACE_DOWN_STATUS_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ANY_RMEP_TLV_INTERFACE_UP_STATUSr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_ANY_RMEP_TLV_INTERFACE_UP_STATUS_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ANY_RMEP_TLV_INTERFACE_UP_STATUS_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ANY_RMEP_TLV_PORT_DOWN_STATUSr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_ANY_RMEP_TLV_PORT_DOWN_STATUS_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ANY_RMEP_TLV_PORT_DOWN_STATUS_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ANY_RMEP_TLV_PORT_UP_STATUSr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_ANY_RMEP_TLV_PORT_UP_STATUS_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ANY_RMEP_TLV_PORT_UP_STATUS_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_AOPSTHr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ARB_EOP_DEBUGr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_ARB_EOP_DEBUG_BCM56142_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ARB_EOP_DEBUG_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ARB_EOP_DEBUG_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_ARB_EOP_DEBUG_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_ARB_EOP_DEBUG_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_ARB_EOP_DEBUG_BCM56840_B0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ARB_RAM_DBGCTRLr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_ARB_RAM_DBGCTRL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ARB_RAM_DBGCTRL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ARB_RAM_DBGCTRL_BCM56840_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_ARL_AGE_TIMERr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_ARL_AGE_TIMER_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_ARL_AGE_TIMER_BCM5673_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_ARL_CAM_BIST_CTRLr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_ARL_CAM_BIST_STATUS_S2r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_ARL_CAM_BIST_STATUS_S3r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_ARL_CAM_BIST_STATUS_S5r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_ARL_CAM_BIST_STATUS_S6r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_ARL_CAM_BIST_STATUS_S8r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_B0)
    SOC_REG_INT_ARL_CAM_DEBUGr,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_ARL_CONTROLr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_ARL_CONTROL_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0)
    SOC_REG_INT_ARL_CONTROL_BCM5673_A0r,
#endif
#if defined(BCM_5674_A0)
    SOC_REG_INT_ARL_CONTROL_BCM5674_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_ARL_CONTROL_BCM5695_A0r,
#endif
#if defined(BCM_5674_A0)
    SOC_REG_INT_ARL_DEFAULT_DEFAULT_ROUTER_IPr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_ARL_DEFIP_HI_PARITY_STATUSr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_ARL_DEFIP_LO_PARITY_STATUSr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_ARL_IPIC_CONFIG_DEBUGr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_ARL_L2_PARITY_STATUSr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_ARL_L3_PARITY_STATUSr,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_ARL_MEMBIST_STATUSr,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_ARL_MEMBIST_STATUS_BCM5695_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_ARL_PARADDR_DEFIPr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_ARL_PARADDR_IPMCr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_ARL_PARADDR_L2r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_ARL_PARADDR_L3r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_ARL_PARADDR_L2MCr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_ARL_PARADDR_L2_STATICr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_ARL_PARADDR_L2_VALIDr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_ARL_PARADDR_L3IFr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_ARL_PARADDR_L3_VALIDr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_ARL_PARADDR_QVLANr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_ARL_PARADDR_SPFr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_ARL_PARADDR_STGr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_ARL_PARERRr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_ARL_QVLAN_PARITY_STATUSr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_ARL_SPARE_REG0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_ARL_SPARE_REG1r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_ARL_SPARE_REG2r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_ARL_XPIC_CONFIG_DEBUGr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ARP_RARP_ENABLEr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_ASFCONFIGr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_ASFPORTSPEEDr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_ASF_PORT_SPEEDr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ASF_PORT_SPEED_BCM56840_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSB1_TCID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSB1_TCID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSB1_TCID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSB1_TCID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSB1_TCID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSB1_TCID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSB1_TCID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSB1_TCID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSB1_TCID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSB1_TCID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSB1_TCID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSB1_TCID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSB1_TCID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSB1_TCID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSB1_TCID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSB1_TCID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSB2_TCID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSB2_TCID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSB2_TCID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSB2_TCID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSB2_TCID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSB2_TCID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSB2_TCID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSB2_TCID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSB2_TCID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSB2_TCID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSB2_TCID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSB2_TCID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSB2_TCID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSB2_TCID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSB2_TCID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSB2_TCID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSC_TCID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSC_TCID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSC_TCID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSC_TCID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSC_TCID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSC_TCID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSC_TCID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSC_TCID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSC_TCID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSC_TCID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSC_TCID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSC_TCID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSC_TCID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSC_TCID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSC_TCID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSC_TCID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSUM1_TCID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSUM1_TCID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSUM1_TCID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSUM1_TCID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSUM1_TCID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSUM1_TCID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSUM1_TCID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSUM1_TCID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSUM1_TCID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSUM1_TCID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSUM1_TCID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSUM1_TCID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSUM1_TCID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSUM1_TCID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSUM1_TCID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSUM1_TCID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSUM2_TCID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSUM2_TCID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSUM2_TCID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSUM2_TCID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSUM2_TCID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSUM2_TCID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSUM2_TCID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSUM2_TCID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSUM2_TCID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSUM2_TCID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSUM2_TCID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSUM2_TCID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSUM2_TCID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSUM2_TCID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSUM2_TCID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ATSUM2_TCID_15r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_AUTOVOIP_OUI_1r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_AUTOVOIP_OUI_2r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_AUTOVOIP_OUI_3r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_AUTOVOIP_OUI_4r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_AUTOVOIP_OUI_5r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_AUTOVOIP_OUI_6r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_AUX_ARB_CONTROLr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_AUX_ARB_CONTROL_2r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_AUX_ARB_CONTROL_2_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_AUX_ARB_CONTROL_2_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_AUX_ARB_CONTROL_2_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_AUX_ARB_CONTROL_2_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_AUX_ARB_CONTROL_2_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_AUX_ARB_CONTROL_2_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_AUX_ARB_CONTROL_2_BCM56840_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_AUX_ARB_CONTROL_BCM56514_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    SOC_REG_INT_AUX_ARB_CONTROL_BCM56624_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_AUX_ARB_CONTROL_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_AUX_ARB_CONTROL_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_AUX_ARB_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_AXI_SRAM_MEMC_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_BAA_CREDIT_THRESHr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_BAA_EVENT_BLOCKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_BAA_LOOP_SIZEr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_BAA_QUEUE_RANGEr,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_BACKPRESSUREDISCARDr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_BACKPRESSUREDISCARD_BCM5673_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_BACKPRESSUREWARNr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_BACKPRESSUREWARN_BCM5673_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_BACKPRESSUREWARN_BCM5695_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_BCAST_BLOCK_MASKr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_BCAST_BLOCK_MASK_64r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_BCAST_BLOCK_MASK_64_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_BCAST_BLOCK_MASK_64_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_BCAST_BLOCK_MASK_64_BCM56634_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_BCAST_BLOCK_MASK_BCM53314_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_BCAST_BLOCK_MASK_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_BCAST_BLOCK_MASK_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_BCAST_BLOCK_MASK_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_BCAST_BLOCK_MASK_BCM56601_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_BCAST_BLOCK_MASK_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_BCAST_BLOCK_MASK_BCM5673_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_BCAST_BLOCK_MASK_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_BCAST_BLOCK_MASK_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_BCAST_BLOCK_MASK_BCM88732_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_BCAST_BLOCK_MASK_HIr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_BCAST_BLOCK_MASK_HI_BCM53314_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_BCAST_BLOCK_MASK_HI_BCM56224_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_BCAST_BLOCK_MASK_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_BCAST_BLOCK_MASK_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_BCAST_BLOCK_MASK_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_BCAST_BLOCK_MASK_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_BCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_BCAST_BLOCK_MASK_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_BCAST_BLOCK_MASK_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_BCAST_BLOCK_MASK_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_BCAST_RATE_CONTROLr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_BCAST_RATE_CONTROL_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_BCAST_RATE_CONTROL_BCM5673_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_BCAST_RATE_CONTROL_BCM5695_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_BCAST_RATE_CONTROL_M0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_BCAST_RATE_CONTROL_M1r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_BCAST_STORM_CONTROLr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_BCAST_STORM_CONTROL_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    SOC_REG_INT_BCAST_STORM_CONTROL_BCM56504_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_BFD_RX_ACH_TYPE_CONTROL0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_BFD_RX_ACH_TYPE_CONTROL1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_BFD_RX_ACH_TYPE_MPLSTPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_BFD_RX_UDP_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_BFD_RX_UDP_CONTROL_1r,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_REG_INT_BIGINGBUFFERTHRESr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_BISR_DEBUG_DATAr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_BISR_DEBUG_DATA_BCM56334_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_BISR_LOAD_DONE_STATUSr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_BISR_LOAD_STATUSr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_BISR_LOAD_STATUS_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_BKPMETERINGBUCKETr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_BKPMETERINGBUCKET_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_BKPMETERINGBUCKET_BCM56218_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_BKPMETERINGBUCKET_BCM56514_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56800_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_BKPMETERINGBUCKET_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_BKPMETERINGBUCKET_BCM56820_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_BKPMETERINGCONFIGr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_BKPMETERINGCONFIG1r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_BKPMETERINGCONFIG_64r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_BKPMETERINGCONFIG_BCM56218_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_BKPMETERINGCONFIG_BCM56224_A0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    SOC_REG_INT_BKPMETERINGCONFIG_BCM56314_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_BKPMETERINGCONFIG_BCM56514_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_BKPMETERINGCONFIG_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_BKPMETERINGCONFIG_BCM56820_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_BKPMETERINGCONFIG_EXTr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_BKPMETERINGCONFIG_EXT_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_BKPMETERINGCONFIG_EXT_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_BKPMETERINGDISCSTATUSr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_BKPMETERINGDISCSTATUS0_64r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_BKPMETERINGDISCSTATUS1_64r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_BKPMETERINGDISCSTATUS_64r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_BKPMETERINGDISCSTATUS_64_BCM56440_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_BKPMETERINGDISCSTATUS_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_BKPMETERINGDISCSTATUS_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_BKPMETERINGDISCSTATUS_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_BKPMETERINGDISCSTATUS_BCM56224_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_BKPMETERINGDISCSTATUS_BCM56334_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_BKPMETERINGDISCSTATUS_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_BKPMETERINGDISCSTATUS_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_BKPMETERINGDISCSTATUS_BCM88732_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_BKPMETERINGDISCSTATUS_HIr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_BKPMETERINGSTATUSr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_BKPMETERINGSTATUS_BCM53314_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_BKPMETERINGSTATUS_BCM56218_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_BKPMETERINGSTATUS_BCM56224_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_BKPMETERINGSTATUS_HIr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_BKPMETERINGWARNSTATUSr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_BKPMETERINGWARNSTATUS0_64r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_BKPMETERINGWARNSTATUS1_64r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_BKPMETERINGWARNSTATUS_64r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_BKPMETERINGWARNSTATUS_64_BCM56440_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_BKPMETERINGWARNSTATUS_BCM56334_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_BKPMETERINGWARNSTATUS_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_BKPMETERINGWARNSTATUS_BCM88732_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_BKP_CONFIGr,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_BKP_DISCr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_BKP_DISC_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_BKP_DISC_BCM5673_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_BKP_DISC_BMAPr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_BKP_DISC_BMAP_BCM53314_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_BKP_DISC_BMAP_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_BKP_DISC_BMAP_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_BKP_DISC_BMAP_BCM56504_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_BKP_DISC_BMAP_HIr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_BKP_DISC_BMAP_HI_BCM53314_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_BKP_DISC_BMAP_HI_BCM56224_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_BKP_DISC_PRIORITYr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_BKP_DISC_PRIORITY_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_BKP_DISC_PRIORITY_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_BKP_DISC_PRIORITY_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_BKP_STATUSr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_BMAC_PFC_COS0_XOFF_CNTr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_BMAC_PFC_COS10_XOFF_CNTr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_BMAC_PFC_COS11_XOFF_CNTr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_BMAC_PFC_COS12_XOFF_CNTr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_BMAC_PFC_COS13_XOFF_CNTr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_BMAC_PFC_COS14_XOFF_CNTr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_BMAC_PFC_COS15_XOFF_CNTr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_BMAC_PFC_COS1_XOFF_CNTr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_BMAC_PFC_COS2_XOFF_CNTr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_BMAC_PFC_COS3_XOFF_CNTr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_BMAC_PFC_COS4_XOFF_CNTr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_BMAC_PFC_COS5_XOFF_CNTr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_BMAC_PFC_COS6_XOFF_CNTr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_BMAC_PFC_COS7_XOFF_CNTr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_BMAC_PFC_COS8_XOFF_CNTr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_BMAC_PFC_COS9_XOFF_CNTr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_BMAC_PFC_CTRLr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_BMAC_PFC_DA_HIr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_BMAC_PFC_DA_LOr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_BMAC_PFC_OPCODEr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_BMAC_PFC_TYPEr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_BOUNDARY_MPLSr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_BOUNDARY_V4_PREFIXr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_BOUNDARY_V6_PREFIXr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_BPDU0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_BPDU1r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_BPDU2r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_BPDU3r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_BPDU4r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_BPDU5r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_BP_CONFIG0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_BP_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_BP_DP_XP4_TMr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_BP_DP_XP5_TMr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_BP_DP_XP6_TMr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_BP_DP_XP7_TMr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_BP_ECC_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_BP_ECC_ERRORr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_BP_ECC_ERROR_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_BP_ECC_STATUS0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_BP_ECC_STATUS1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_BP_ERRORr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_BP_ERROR_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_BP_XP4_DP_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_BP_XP4_FC_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_BP_XP4_RECEIVE_FC_MSGSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_BP_XP5_DP_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_BP_XP5_FC_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_BP_XP5_RECEIVE_FC_MSGSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_BP_XP6_DP_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_BP_XP6_FC_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_BP_XP6_RECEIVE_FC_MSGSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_BP_XP7_DP_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_BP_XP7_FC_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_BP_XP7_RECEIVE_FC_MSGSr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56800_A0)
    SOC_REG_INT_BSAFE_GLB_CMD_CTRLr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56800_A0)
    SOC_REG_INT_BSAFE_GLB_CMD_DATA_INr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56800_A0)
    SOC_REG_INT_BSAFE_GLB_CMD_DATA_OUTr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_BSAFE_GLB_DEV_STATUSr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_BSAFE_GLB_DEV_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_BSAFE_GLB_INT_CTRLr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_BSAFE_GLB_INT_CTRL_BCM56800_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_BSAFE_GLB_MEM_PARAMr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_BSAFE_GLB_MEM_TST_CTLr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56800_A0)
    SOC_REG_INT_BSAFE_GLB_PRESCALEr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56800_A0)
    SOC_REG_INT_BSAFE_GLB_PROD_CFGr,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    SOC_REG_INT_BSAFE_GLB_PROD_CFG_BCM56314_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56800_A0)
    SOC_REG_INT_BSAFE_GLB_TIMERr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_BSAFE_GLB_UHSM_CFGr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_BSAFE_GLB_UHSM_CFG_BCM56800_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_BUCKET_ECCr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_BUFFER_CELL_LIMIT_SPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_BUFFER_CELL_LIMIT_SP_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_BUFFER_CELL_LIMIT_SP_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_BUFFER_CELL_LIMIT_SP_SHAREDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_BUFFER_CELL_LIMIT_SP_SHARED_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_BUFFER_CELL_LIMIT_SP_SHARED_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_BUFFER_PACKET_LIMIT_SPr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_BUFFER_PACKET_LIMIT_SP_SHAREDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CALENDAR_CONFIGr,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_CAM_BIST_STATUS_S2r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_CAM_BIST_STATUS_S3r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_CAM_BIST_STATUS_S5r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_CAM_BIST_STATUS_S6r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_CAM_BIST_STATUS_S8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASCHNG1_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASCHNG1_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASCHNG1_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASCHNG1_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASCHNG1_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASCHNG1_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASCHNG1_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASCHNG1_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASCHNG1_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASCHNG1_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASCHNG1_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASCHNG1_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASCHNG1_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASCHNG1_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASCHNG1_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASCHNG1_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASCHNG2_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASCHNG2_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASCHNG2_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASCHNG2_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASCHNG2_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASCHNG2_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASCHNG2_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASCHNG2_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASCHNG2_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASCHNG2_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASCHNG2_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASCHNG2_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASCHNG2_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASCHNG2_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASCHNG2_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASCHNG2_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASIDLEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_16r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_17r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_18r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_19r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_20r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_21r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_22r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_23r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_24r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_25r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_26r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_27r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_28r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_29r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_30r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_31r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_32r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_33r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_34r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_35r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_36r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_37r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_38r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_39r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_40r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_41r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_42r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_43r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_44r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_45r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_46r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_47r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_48r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_49r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_50r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_51r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_52r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_53r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_54r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_55r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_56r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_57r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_58r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_59r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_60r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_61r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_62r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASMODRPC_CHID_63r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_16r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_17r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_18r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_19r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_20r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_21r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_22r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_23r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_24r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_25r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_26r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_27r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_28r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_29r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_30r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_31r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_32r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_33r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_34r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_35r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_36r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_37r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_38r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_39r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_40r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_41r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_42r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_43r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_44r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_45r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_46r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_47r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_48r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_49r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_50r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_51r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_52r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_53r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_54r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_55r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_56r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_57r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_58r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_59r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_60r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_61r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_62r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASOTPC_CHID_63r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASREPL1_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASREPL1_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASREPL1_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASREPL1_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASREPL1_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASREPL1_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASREPL1_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASREPL1_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASREPL1_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASREPL1_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASREPL1_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASREPL1_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASREPL1_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASREPL1_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASREPL1_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASREPL1_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASREPL2_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASREPL2_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASREPL2_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASREPL2_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASREPL2_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASREPL2_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASREPL2_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASREPL2_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASREPL2_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASREPL2_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASREPL2_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASREPL2_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASREPL2_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASREPL2_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASREPL2_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASREPL2_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_16r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_17r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_18r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_19r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_20r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_21r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_22r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_23r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_24r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_25r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_26r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_27r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_28r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_29r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_30r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_31r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_32r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_33r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_34r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_35r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_36r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_37r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_38r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_39r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_40r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_41r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_42r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_43r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_44r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_45r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_46r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_47r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_48r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_49r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_50r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_51r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_52r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_53r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_54r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_55r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_56r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_57r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_58r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_59r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_60r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_61r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_62r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CASSTAT_CHID_63r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_CBL_ATTRIBUTEr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_CBL_ATTRIBUTE_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_CBL_ATTRIBUTE_BCM56820_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_CBPCELLCRCERRPTRr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CBPCELLCRCERRPTR_BCM53314_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CBPCELLCRCERRPTR_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_CBPCELLCRCERRPTR_BCM56224_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_CBPCELLCRCERRPTR_BCM56514_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_CBPCELLERRPTRr,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_CBPCELLHDRMEMDEBUGr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CBPCELLHDRMEMDEBUG_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_CBPCELLHDRMEMDEBUG_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CBPCELLHDRMEMDEBUG_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_CBPCELLHDRMEMDEBUG_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_CBPCELLHDRMEMDEBUG_BCM56504_B0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_CBPCELLHDRMEMDEBUG_BCM56514_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56800_A0)
    SOC_REG_INT_CBPCELLHDRMEMDEBUG_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_CBPCELLHDRMEMDEBUG_BCM56820_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_CBPCELLHDRPARITYERRPTRr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CBPCELLHDRPARITYERRPTR_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_CBPCELLHDRPARITYERRPTR_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CBPCELLHDRPARITYERRPTR_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_CBPCELLHDRPARITYERRPTR_BCM56224_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_CBPCELLHDRPARITYERRPTR_BCM56514_A0r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_CBPDATAMEM0DEBUGr,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_CBPDATAMEM10DEBUGr,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_CBPDATAMEM11DEBUGr,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_CBPDATAMEM12DEBUGr,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_CBPDATAMEM13DEBUGr,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_CBPDATAMEM14DEBUGr,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_CBPDATAMEM15DEBUGr,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_CBPDATAMEM1DEBUGr,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_CBPDATAMEM2DEBUGr,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_CBPDATAMEM3DEBUGr,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_CBPDATAMEM4DEBUGr,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_CBPDATAMEM5DEBUGr,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_CBPDATAMEM6DEBUGr,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_CBPDATAMEM7DEBUGr,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_CBPDATAMEM8DEBUGr,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_CBPDATAMEM9DEBUGr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_CBPDATAMEMDEBUGr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CBPDATAMEMDEBUG_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_CBPDATAMEMDEBUG_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CBPDATAMEMDEBUG_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_CBPDATAMEMDEBUG_BCM56224_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_CBPDATAMEMDEBUG_BCM56514_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_CBPDATAMEMDEBUG_BCM56624_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CBPDATAMEMDEBUG_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_CBPDATAMEMDEBUG_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CBPDATAMEMDEBUG_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CBPMEMDEBUGr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CBPPKTHDR0LMEMDEBUGr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CBPPKTHDR0MEMDEBUGr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_CBPPKTHDR0MEMDEBUG_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_CBPPKTHDR0MEMDEBUG_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_CBPPKTHDR0MEMDEBUG_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CBPPKTHDR0UMEMDEBUGr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CBPPKTHDR1MEMDEBUGr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_CBPPKTHDR1MEMDEBUG_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_CBPPKTHDR1MEMDEBUG_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_CBPPKTHDR1MEMDEBUG_BCM56820_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_CBPPKTHDR2MEMDEBUGr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_CBPPKTHDR2MEMDEBUG_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CBPPKTHDRCPUMEMDEBUGr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_CBPPKTHDRCPUMEMDEBUG_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_CBPPKTHDRCPUMEMDEBUG_BCM56820_A0r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_CBPPKTHDRMEM0DEBUGr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CBPPKTHDRMEM0DEBUG_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_CBPPKTHDRMEM0DEBUG_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CBPPKTHDRMEM0DEBUG_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_CBPPKTHDRMEM0DEBUG_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_CBPPKTHDRMEM0DEBUG_BCM56504_B0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_CBPPKTHDRMEM0DEBUG_BCM56514_A0r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_CBPPKTHDRMEM1DEBUGr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CBPPKTHDRMEM1DEBUG_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_CBPPKTHDRMEM1DEBUG_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CBPPKTHDRMEM1DEBUG_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_CBPPKTHDRMEM1DEBUG_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_CBPPKTHDRMEM1DEBUG_BCM56504_B0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_CBPPKTHDRMEM1DEBUG_BCM56514_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_CBPPKTHDRMEMEXTDEBUGr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_CBPPKTHDRPARITYERRPTRr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CBPPKTHDRPARITYERRPTR_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_CBPPKTHDRPARITYERRPTR_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CBPPKTHDRPARITYERRPTR_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_CBPPKTHDRPARITYERRPTR_BCM56224_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_CBPPKTHDRPARITYERRPTR_BCM56514_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CBPPOWERDOWN00r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CBPPOWERDOWN01r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CBPPOWERDOWN02r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CBPPOWERDOWN10r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CBPPOWERDOWN11r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CBPPOWERDOWN12r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CBPPOWERDOWN20r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CBPPOWERDOWN21r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CBPPOWERDOWN22r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CBPPOWERDOWN30r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CBPPOWERDOWN31r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CBPPOWERDOWN32r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_CBP_FULLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CCM_COPYTO_CPU_CONTROLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_CCM_INTERRUPT_CONTROLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_CCM_INTERRUPT_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_CCM_INTERRUPT_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CCM_INTERRUPT_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CCM_INTERRUPT_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_CCM_READ_CONTROLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_CCM_READ_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_CCM_READ_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CCM_READ_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CCM_READ_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CCPE_MEMDEBUGr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_CCPFIFO_STSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CCPI_MEMDEBUGr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_CCPMEMDEBUGr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CCPMEMDEBUG_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_CCPMEMDEBUG_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CCPMEMDEBUG_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_CCPMEMDEBUG_BCM56224_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_CCPMEMDEBUG_BCM56514_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_CCPMEMDEBUG_BCM56634_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56800_A0)
    SOC_REG_INT_CCPMEMDEBUG_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_CCPMEMDEBUG_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CCPMEMDEBUG_BCM56840_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_CCPPARITYERRORPTRr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CCPPARITYERRORPTR_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_CCPPARITYERRORPTR_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CCPPARITYERRORPTR_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_CCPPARITYERRORPTR_BCM56224_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_CCPPARITYERRORPTR_BCM56514_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_CCPPARITYERRORPTR_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56800_A0)
    SOC_REG_INT_CCPPARITYERRORPTR_BCM56800_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_CCPPARITYERRORPTR_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CCPPARITYERRORPTR_BCM56840_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CCP_ERRORr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CCP_ERROR_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CCP_MEM_DEBUGr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CELLASSEMBLY_PARITY_ERRORSr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CELLCHKMEMDEBUGr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_CELLCHKMEMDEBUG_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_CELLCHKMEMDEBUG_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CELLCHKMEMDEBUG_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CELLCHKMEMDEBUG_BCM88732_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CELLCHK_POWERDOWN_S0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CELLCHK_POWERDOWN_S1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CELLCHK_POWERDOWN_S2r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_CELLCRCERRCOUNTr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_CELLCRCERRCOUNT_BCM5673_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_CELLCRCERRCOUNT_BCM5695_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_CELLCRCERRPOINTERr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_CELLCRCERRPOINTER_BCM5673_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CELLLINKEMEMDEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CELLLINKIMEMDEBUGr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CELLLINKMEMDEBUGr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_CELLLINKMEMDEBUG_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_CELLLINKMEMDEBUG_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CELLLINKMEMDEBUG_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CELLLINKMEMDEBUG_BCM88732_A0r,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_REG_INT_CELLPTR_RELEASE_MGR_PARITYERRORSr,
#endif
#if defined(BCM_5650_C0)
    SOC_REG_INT_CELLPTR_RELEASE_MGR_PARITYERRORS_BCM5650_C0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_CELLPTR_RELEASE_MGR_PARITYERRORS_BCM56601_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CELL_BUFFER0_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CELL_BUFFER1_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CELL_BUFFER2_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CELL_BUFFER3_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CELL_BUFFER_PTR_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CELL_CHK_MEM_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CELL_DATA_MEM_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CELL_HDR_MEM_DEBUGr,
#endif
#if defined(BCM_5665_B0)
    SOC_REG_INT_CELL_OVERLAPSr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_CELL_RESET_LIMIT_OFFSET_SPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CELL_RESET_LIMIT_OFFSET_SP_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CELL_RESET_LIMIT_OFFSET_SP_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_CELL_SPAP_RED_OFFSET_SPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CELL_SPAP_RED_OFFSET_SP_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CELL_SPAP_RED_OFFSET_SP_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_CELL_SPAP_YELLOW_OFFSET_SPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CELL_SPAP_YELLOW_OFFSET_SP_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CELL_SPAP_YELLOW_OFFSET_SP_BCM56840_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CFAPBANK0STATUSr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CFAPBANK10STATUSr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CFAPBANK11STATUSr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CFAPBANK12STATUSr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CFAPBANK13STATUSr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CFAPBANK14STATUSr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CFAPBANK15STATUSr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CFAPBANK1STATUSr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CFAPBANK2STATUSr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CFAPBANK3STATUSr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CFAPBANK4STATUSr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CFAPBANK5STATUSr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CFAPBANK6STATUSr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CFAPBANK7STATUSr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CFAPBANK8STATUSr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CFAPBANK9STATUSr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CFAPBANKFULLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CFAPBANKPARITYERRORr,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_CFAPCONFIGr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CFAPCONFIG_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_CFAPCONFIG_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CFAPCONFIG_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_CFAPCONFIG_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_REG_INT_CFAPCONFIG_BCM56304_B0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_CFAPCONFIG_BCM56624_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CFAPCONFIG_BCM56800_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_CFAPCONFIG_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CFAPCONFIG_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CFAPCONFIG_BCM88732_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CFAPDEBUGSCR0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CFAPDEBUGSCR1r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CFAPDEBUGSCR2r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_CFAPDEBUGSCR0_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_CFAPDEBUGSCR0_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_CFAPDEBUGSCR0_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CFAPDEBUGSCR0_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CFAPDEBUGSCR0_BCM88732_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_CFAPDEBUGSCR1_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_CFAPDEBUGSCR1_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_CFAPDEBUGSCR1_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CFAPDEBUGSCR1_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CFAPDEBUGSCR1_BCM88732_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_CFAPDEBUGSCR2_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_CFAPDEBUGSCR2_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_CFAPDEBUGSCR2_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CFAPDEBUGSCR2_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CFAPDEBUGSCR2_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CFAPECONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CFAPEFULLRESETPOINTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CFAPEFULLSETPOINTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CFAPEINITr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CFAPELOWWATERMARKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CFAPEMEMDEBUG_BITMAPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CFAPEMEMDEBUG_STACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CFAPEOTPCONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CFAPEREADPOINTERr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CFAPESTACKSTATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CFAPE_BITMAP_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CFAPE_ECC_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CFAPE_ECC_ERRORr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CFAPE_ERROR_MASKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CFAPE_POOL_CONG_DETECT_THRESH_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CFAPE_POOL_CONG_DETECT_THRESH_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CFAPE_POOL_CONG_DETECT_THRESH_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CFAPE_STACK_ECC_STATUSr,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_CFAPFULLCLEARPOINTr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_CFAPFULLCLEARPOINT_BCM5673_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_CFAPFULLSETPOINTr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_CFAPFULLSETPOINT_BCM5673_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_CFAPFULLSETPOINT_BCM5695_A0r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_CFAPFULLTHRESHOLDr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CFAPFULLTHRESHOLD0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CFAPFULLTHRESHOLD1r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CFAPFULLTHRESHOLD_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_CFAPFULLTHRESHOLD_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CFAPFULLTHRESHOLD_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_CFAPFULLTHRESHOLD_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0)
    SOC_REG_INT_CFAPFULLTHRESHOLD_BCM56304_B0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    SOC_REG_INT_CFAPFULLTHRESHOLD_BCM56314_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_CFAPFULLTHRESHOLD_BCM56334_A0r,
#endif
#if defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_CFAPFULLTHRESHOLD_BCM56504_B0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_CFAPFULLTHRESHOLD_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_CFAPFULLTHRESHOLD_BCM56680_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CFAPFULLTHRESHOLD_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_CFAPFULLTHRESHOLD_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CFAPFULLTHRESHOLD_BCM56840_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CFAPICONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CFAPIFULLRESETPOINTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CFAPIFULLSETPOINTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CFAPIINITr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CFAPILOWWATERMARKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CFAPIMEMDEBUG_BITMAPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CFAPIMEMDEBUG_STACKr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CFAPINITr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CFAPIOTPCONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CFAPIREADPOINTERr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CFAPISTACKSTATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CFAPI_BITMAP_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CFAPI_ECC_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CFAPI_ECC_ERRORr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CFAPI_ERROR_MASKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CFAPI_STACK_ECC_STATUSr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_CFAPMEMDEBUGr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CFAPMEMDEBUG_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_CFAPMEMDEBUG_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CFAPMEMDEBUG_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_CFAPMEMDEBUG_BCM56224_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_CFAPMEMDEBUG_BCM56514_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56800_A0)
    SOC_REG_INT_CFAPMEMDEBUG_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_CFAPMEMDEBUG_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CFAPMEMDEBUG_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CFAPMEMDEBUG_BCM88732_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_CFAPOTPCONFIGr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_CFAPOTPCONFIG_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_CFAPOTPCONFIG_BCM56524_A0r,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_CFAPOTPCONFIG_BCM56680_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CFAPOTPCONFIG_BCM56840_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_CFAPPARITYERRORPTRr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CFAPPARITYERRORPTR_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_CFAPPARITYERRORPTR_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CFAPPARITYERRORPTR_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_CFAPPARITYERRORPTR_BCM56224_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_CFAPPARITYERRORPTR_BCM56514_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56800_A0)
    SOC_REG_INT_CFAPPARITYERRORPTR_BCM56800_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_CFAPPARITYERRORPTR_BCM56820_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_CFAPPOOLSIZEr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_CFAPPOOLSIZE_BCM5673_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_CFAPREADPOINTERr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CFAPREADPOINTER_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_CFAPREADPOINTER_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CFAPREADPOINTER_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_CFAPREADPOINTER_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_CFAPREADPOINTER_BCM56504_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_CFAPREADPOINTER_BCM56624_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_CFAPREADPOINTER_BCM5673_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56800_A0)
    SOC_REG_INT_CFAPREADPOINTER_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_CFAPREADPOINTER_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CFAPREADPOINTER_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CFAPREADPOINTER_BCM88732_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CFAP_DEBUG_CFG0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CFAP_DEBUG_CFG1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CFAP_DEBUG_SCR0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CFAP_DEBUG_SCR1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CFAP_DEBUG_SCR2r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_CFAP_DROP_PKT_CNTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CFAP_ECC_1B_COUNTERr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CFAP_ECC_2B_COUNTERr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CFAP_ERRORr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CFAP_ERROR_MASKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CFAP_FULL_BP_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CFAP_MEM_DEBUGr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CFAP_STACK_WATERMARKr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_CFG_RAM_DBGCTRLr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_CFG_RAM_DBGCTRL_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_CFG_RAM_DBGCTRL_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_CFG_RAM_DBGCTRL_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_CFG_RAM_DBGCTRL_BCM56840_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CHANNEL_MASK_A_HIr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CHANNEL_MASK_A_LOr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CHANNEL_MASK_B_HIr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CHANNEL_MASK_B_LOr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_CHFC2PFC_STATEr,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_REG_INT_CHGROUPSELECTIONr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CHIP_CONFIGr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_CHIP_CONFIG_ECC_STATUSr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_CHIP_CONFIG_ECC_STATUS_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CHLBSELr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI0_TO_EMC_WTAG_RETURN_COUNT_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI0_TX_SB_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI1_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI1_TO_EMC_WTAG_RETURN_COUNT_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI1_TX_SB_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI2_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI2_TO_EMC_WTAG_RETURN_COUNT_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI2_TX_SB_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI3_TX_SB_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI4_TX_SB_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI5_TX_SB_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI6_TX_SB_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI7_TX_SB_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI8_TX_SB_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI9_TX_SB_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_CONFIG0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_CONFIG1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_CONFIG2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_CONFIG3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_CONFIG4r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_CONFIG6r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_CONFIG7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_CONFIG0_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_CONFIG1_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_CONFIG2_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_CONFIG3_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_CONFIG4_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_CONFIG6_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_CONFIG7_BCM56440_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_DDR_AUTOINITr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_DDR_AUTOINIT_BCM56440_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_DDR_BURSTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_DDR_BURST_BCM56440_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_DDR_CALIBRATIONr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_DDR_ITERr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_DDR_ITER_BCM56440_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_DDR_MR0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_DDR_MR1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_DDR_MR2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_DDR_MR3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_DDR_MR0_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_DDR_MR1_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_DDR_MR2_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_DDR_MR3_BCM56440_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_DDR_PHY_BISTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_DDR_PHY_BIST_SEEDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_DDR_PHY_REG_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_DDR_PHY_REG_CTRL_BCM56440_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_DDR_PHY_REG_DATAr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_DDR_PHY_REG_DATA_BCM56440_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_DDR_STARTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_DDR_START_BCM56440_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_DDR_STEPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_DDR_STEP_BCM56440_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_DDR_TESTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_DDR_TEST_ALT_DATA0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_DDR_TEST_ALT_DATA1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_DDR_TEST_ALT_DATA2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_DDR_TEST_ALT_DATA3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_DDR_TEST_ALT_DATA4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_DDR_TEST_ALT_DATA5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_DDR_TEST_ALT_DATA6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_DDR_TEST_ALT_DATA7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_DDR_TEST_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_DDR_TEST_DATA0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_DDR_TEST_DATA1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_DDR_TEST_DATA2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_DDR_TEST_DATA3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_DDR_TEST_DATA4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_DDR_TEST_DATA5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_DDR_TEST_DATA6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_DDR_TEST_DATA7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_DDR_TEST_FAILED_DATA0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_DDR_TEST_FAILED_DATA1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_DDR_TEST_FAILED_DATA2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_DDR_TEST_FAILED_DATA3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_DDR_TEST_FAILED_DATA4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_DDR_TEST_FAILED_DATA5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_DDR_TEST_FAILED_DATA6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_DDR_TEST_FAILED_DATA7r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_DEBUG_BCM56440_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_DEBUG_RD_LINESr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_DEBUG_RD_LINES_BCM56440_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_DEBUG_SKID_BUFr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_DEBUG_TRACE_RB_CONTROLr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_DEBUG_TRACE_RB_COUNTERr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_DEBUG_TRACE_RB_FIELD_CAPT0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_DEBUG_TRACE_RB_FIELD_CAPT1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_DEBUG_TRACE_RB_FIELD_MASK0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_DEBUG_TRACE_RB_FIELD_MASK1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_DEBUG_TRACE_RB_FIELD_VALUE0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_DEBUG_TRACE_RB_FIELD_VALUE1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_DEBUG_TRACE_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_DEBUG_TRACE_STATUS_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_DEBUG_TRACE_TX_CONTROLr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_DEBUG_TRACE_TX_COUNTERr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_DEBUG_TRACE_TX_FIELD_CAPT0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_DEBUG_TRACE_TX_FIELD_CAPT1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_DEBUG_TRACE_TX_FIELD_MASK0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_DEBUG_TRACE_TX_FIELD_MASK1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_DEBUG_TRACE_TX_FIELD_VALUE0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_DEBUG_TRACE_TX_FIELD_VALUE1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_DEBUG_WR_LINESr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_DEBUG_WR_LINES_BCM56440_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_ECC_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_ECC_DEBUG_BCM56440_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_ECC_STATUS_BCM56440_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_ERRORr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_ERROR_BCM56440_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_ERROR_MASKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_ERROR_MASK_BCM56440_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_FAILED_ADDRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_FAILED_ADDR_BCM56440_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_FAILED_DATA0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_FAILED_DATA1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_FAILED_DATA2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_FAILED_DATA3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_FAILED_DATA4r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_FAILED_DATA5r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_FAILED_DATA6r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_FAILED_DATA7r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_MEM_ACC_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_MEM_ACC_CTRL_BCM56440_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_MEM_ACC_DATA0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_MEM_ACC_DATA1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_MEM_ACC_DATA2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_MEM_ACC_DATA3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_MEM_ACC_DATA4r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_MEM_ACC_DATA5r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_MEM_ACC_DATA6r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_MEM_ACC_DATA7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_MEM_ACC_DATA0_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_MEM_ACC_DATA1_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_MEM_ACC_DATA2_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_MEM_ACC_DATA3_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_MEM_ACC_DATA4_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_MEM_ACC_DATA5_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_MEM_ACC_DATA6_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_MEM_ACC_DATA7_BCM56440_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_MEM_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_MEM_DEBUG0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_MEM_DEBUG1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_MRS_CMDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_MRS_CMD_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_PHY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_PHY_STRAPS0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_PHY_STRAPS1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_PHY_STRAPS0_RETr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_PHY_STRAPS1_RETr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_RB_RBTAG_SB_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_RESETr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CI_RESET_BCM56440_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_TEST_ALT_DATA0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_TEST_ALT_DATA1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_TEST_ALT_DATA2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_TEST_ALT_DATA3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_TEST_ALT_DATA4r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_TEST_ALT_DATA5r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_TEST_ALT_DATA6r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_TEST_ALT_DATA7r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_TEST_DATA0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_TEST_DATA1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_TEST_DATA2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_TEST_DATA3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_TEST_DATA4r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_TEST_DATA5r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_TEST_DATA6r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CI_TEST_DATA7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_16r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_17r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_18r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_19r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_20r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_21r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_22r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_23r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_24r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_25r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_26r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_27r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_28r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_29r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_30r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_31r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_32r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_33r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_34r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_35r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_36r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_37r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_38r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_39r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_40r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_41r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_42r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_43r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_44r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_45r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_46r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_47r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_48r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_49r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_50r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_51r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_52r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_53r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_54r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_55r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_56r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_57r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_58r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_59r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_60r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_61r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_62r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC1_CHID_63r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_16r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_17r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_18r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_19r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_20r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_21r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_22r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_23r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_24r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_25r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_26r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_27r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_28r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_29r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_30r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_31r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_32r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_33r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_34r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_35r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_36r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_37r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_38r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_39r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_40r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_41r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_42r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_43r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_44r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_45r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_46r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_47r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_48r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_49r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_50r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_51r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_52r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_53r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_54r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_55r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_56r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_57r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_58r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_59r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_60r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_61r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_62r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC2_CHID_63r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_16r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_17r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_18r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_19r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_20r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_21r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_22r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_23r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_24r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_25r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_26r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_27r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_28r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_29r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_30r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_31r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_32r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_33r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_34r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_35r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_36r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_37r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_38r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_39r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_40r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_41r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_42r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_43r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_44r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_45r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_46r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_47r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_48r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_49r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_50r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_51r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_52r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_53r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_54r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_55r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_56r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_57r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_58r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_59r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_60r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_61r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_62r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC3_CHID_63r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_16r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_17r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_18r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_19r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_20r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_21r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_22r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_23r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_24r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_25r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_26r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_27r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_28r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_29r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_30r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_31r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_32r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_33r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_34r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_35r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_36r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_37r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_38r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_39r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_40r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_41r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_42r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_43r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_44r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_45r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_46r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_47r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_48r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_49r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_50r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_51r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_52r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_53r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_54r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_55r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_56r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_57r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_58r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_59r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_60r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_61r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_62r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLCHPMC4_CHID_63r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLDROPCr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLGPMC1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLGPMC2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLGPMC3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLGPMC4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLGPMC5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLGPMC6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLGPMC7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLGPMC8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLINK_ERRORr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLINK_ERROR_MASKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CLKACTr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_CMDWORD_SHADOW_BSEr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_CMDWORD_SHADOW_CSEr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_CMDWORD_SHADOW_HSEr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0)
    SOC_REG_INT_CMICMINTIMERr,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_CMICMINTIMER_BCM56504_B0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMICM_BSPI_B0_CNTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMICM_BSPI_B0_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMICM_BSPI_B1_CNTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMICM_BSPI_B1_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMICM_BSPI_BUSY_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMICM_BSPI_INTR_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMICM_BSPI_MAST_N_BOOTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMICM_COMMON_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMICM_REVIDr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0)
    SOC_REG_INT_CMICTXCOSMASKr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CMICTXCOSMASK_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_CMICTXCOSMASK_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMICTXCOSMASK_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_CMICTXCOSMASK_BCM56224_A0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_CMICTXCOSMASK_BCM56504_B0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_CMICTXCOSMASK_BCM56514_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_CMIC_1000_BASE_X_MODEr,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_CMIC_64BIT_STATS_CFGr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5675_A0)
    SOC_REG_INT_CMIC_64BIT_STATS_CFG_BCM5673_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_CMIC_64BIT_STATS_CFG_BCM5695_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_CMIC_ARL_DMA_ADDRr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_ARL_DMA_ADDR_BCM5665_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_CMIC_ARL_DMA_CNTr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_ARL_DMA_CNT_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_CMIC_ARL_DMA_CNT_BCM5673_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_CMIC_ARL_MBUF0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_CMIC_ARL_MBUF1r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_CMIC_ARL_MBUF2r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_CMIC_ARL_MBUF3r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_BS_CAPTURE_CTRLr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_BS_CAPTURE_CTRL_BCM56634_B0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_BS_CAPTURE_FREE_RUN_TIME_0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_BS_CAPTURE_FREE_RUN_TIME_1r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_BS_CAPTURE_STATUSr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_BS_CAPTURE_SYNC_TIME_0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_BS_CAPTURE_SYNC_TIME_1r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_BS_CAPTURE_SYNT_TIME_0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_BS_CAPTURE_SYNT_TIME_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_BS_CLK_CTRLr,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_BS_CLK_CTRL_0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_BS_CLK_CTRL_1r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_BS_CLK_CTRL_0_BCM56634_B0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_BS_CLK_CTRL_1_BCM56634_B0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_BS_CLK_TOGGLE_TIME_0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_BS_CLK_TOGGLE_TIME_1r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_BS_CLK_TOGGLE_TIME_2r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_BS_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_BS_CONFIG_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_BS_CONFIG_BCM56634_B0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_BS_DRIFT_RATEr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_BS_DRIFT_RATE_BCM56634_B0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_BS_HEARTBEAT_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_BS_HEARTBEAT_CTRL_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_BS_HEARTBEAT_CTRL_BCM56634_B0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_BS_HEARTBEAT_DOWN_DURATIONr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_BS_HEARTBEAT_UP_DURATIONr,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_BS_INITIAL_CRCr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_BS_INITIAL_CRC_BCM56440_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_BS_INITIAL_CRC_BCM56634_B0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_BS_INITIAL_CRC_BCM56840_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_BS_INPUT_TIME_0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_BS_INPUT_TIME_1r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_BS_INPUT_TIME_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_BS_INPUT_TIME_0_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_BS_INPUT_TIME_1_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_BS_INPUT_TIME_2_BCM56440_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_BS_OFFSET_ADJUST_0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_BS_OFFSET_ADJUST_1r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_BS_OFFSET_ADJUST_0_BCM56634_B0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_BS_OFFSET_ADJUST_1_BCM56634_B0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_BS_OUTPUT_TIME_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_BS_OUTPUT_TIME_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_BS_OUTPUT_TIME_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_BS_REF_CLK_GEN_CTRLr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CMIC_CHIP_MODE_CONTROLr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_CHIP_PARITY_INTR_ENABLEr,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_CHIP_PARITY_INTR_ENABLE_BCM56634_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_CHIP_PARITY_INTR_STATUSr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_CHIP_PARITY_INTR_STATUS_BCM56334_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_CHIP_PARITY_INTR_STATUS_BCM56634_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_CMIC_CLK_ENABLEr,
#endif
#if defined(BCM_5670_A0) || defined(BCM_5675_A0)
    SOC_REG_INT_CMIC_CLK_ENABLE_BCM5670_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_CLK_GATE_RESET_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_CCM_DMA_CFGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_CCM_DMA_CUR_HOST1_ADDRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_CCM_DMA_ENTRY_COUNTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_CCM_DMA_HOST1_MEM_START_ADDRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_CCM_DMA_STATr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_CH0_COS_CTRL_RX_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_CH0_COS_CTRL_RX_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_CH0_DMA_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_CH0_DMA_CURR_DESCr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_CH1_COS_CTRL_RX_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_CH1_COS_CTRL_RX_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_CH1_DMA_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_CH1_DMA_CURR_DESCr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_CH2_COS_CTRL_RX_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_CH2_COS_CTRL_RX_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_CH2_DMA_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_CH2_DMA_CURR_DESCr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_CH3_COS_CTRL_RX_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_CH3_COS_CTRL_RX_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_CH3_DMA_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_CH3_DMA_CURR_DESCr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_DMA_CH0_INTR_COALr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_DMA_CH1_INTR_COALr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_DMA_CH2_INTR_COALr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_DMA_CH3_INTR_COALr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_DMA_DESC0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_DMA_DESC1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_DMA_DESC2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_DMA_DESC3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_DMA_STATr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_DMA_STAT_CLRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_FIFO_CH0_RD_DMA_CFGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_FIFO_CH0_RD_DMA_STATr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_FIFO_CH1_RD_DMA_CFGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_FIFO_CH1_RD_DMA_STATr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_CLRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_FIFO_CH2_RD_DMA_CFGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_FIFO_CH2_RD_DMA_STATr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_CLRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_FIFO_CH3_RD_DMA_CFGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_FIFO_CH3_RD_DMA_STATr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_CLRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_FIFO_RD_DMA_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_FSCHAN_ADDRESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_FSCHAN_DATA32r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_FSCHAN_DATA64_HIr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_FSCHAN_DATA64_LOr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_FSCHAN_OPCODEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_FSCHAN_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_HOSTMEM_ADDR_REMAP_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_HOSTMEM_ADDR_REMAP_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_HOSTMEM_ADDR_REMAP_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_IRQ_STAT0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_IRQ_STAT1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_IRQ_STAT2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_IRQ_STAT3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_IRQ_STAT4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_MIIM_ADDRESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_MIIM_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_MIIM_PARAMr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_MIIM_READ_DATAr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_MIIM_STATr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_PCIE_IRQ_MASK0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_PCIE_IRQ_MASK1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_PCIE_IRQ_MASK2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_PCIE_IRQ_MASK3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_PCIE_IRQ_MASK4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_PCIE_MISCELr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_PKT_COUNT_CH0_TXPKTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_PKT_COUNT_CH1_RXPKTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_PKT_COUNT_CH1_TXPKTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_PKT_COUNT_CH2_RXPKTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_PKT_COUNT_CH2_TXPKTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_PKT_COUNT_CH3_RXPKTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_PKT_COUNT_CH3_TXPKTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_PKT_COUNT_RXPKTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_PKT_COUNT_TXPKTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_PROGRAMMABLE_COS_MASK0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_PROGRAMMABLE_COS_MASK1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_RCPU_IRQ_MASK0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_RXBUF_THRESHOLD_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_SCHAN_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_SCHAN_ERRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_SCHAN_MESSAGEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_SLAM_DMA_CFGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_SLAM_DMA_ENTRY_COUNTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_SLAM_DMA_PCIMEM_START_ADDRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_SLAM_DMA_SBUS_CMD_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_SLAM_DMA_SBUS_START_ADDRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_SLAM_DMA_STATr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_STAT_DMA_ADDRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_STAT_DMA_CFGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_STAT_DMA_CURRENTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_STAT_DMA_PORTS_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_STAT_DMA_PORTS_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_STAT_DMA_PORTS_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_STAT_DMA_SBUS_START_ADDRESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_STAT_DMA_STATr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_SW_INTR_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_TABLE_DMA_CFGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_TABLE_DMA_ENTRY_COUNTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_TABLE_DMA_PCIMEM_START_ADDRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_TABLE_DMA_SBUS_CMD_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_TABLE_DMA_SBUS_START_ADDRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_TABLE_DMA_STATr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_UC0_IRQ_MASK0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_UC0_IRQ_MASK1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_UC0_IRQ_MASK2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_UC0_IRQ_MASK3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_UC0_IRQ_MASK4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_UC1_IRQ_MASK0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_UC1_IRQ_MASK1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_UC1_IRQ_MASK2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_UC1_IRQ_MASK3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC0_UC1_IRQ_MASK4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_CCM_DMA_CFGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_CCM_DMA_CUR_HOST0_ADDRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_CCM_DMA_CUR_HOST1_ADDRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_CCM_DMA_ENTRY_COUNTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_CCM_DMA_HOST0_MEM_START_ADDRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_CCM_DMA_HOST1_MEM_START_ADDRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_CCM_DMA_STATr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_CH0_COS_CTRL_RX_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_CH0_COS_CTRL_RX_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_CH0_DMA_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_CH0_DMA_CURR_DESCr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_CH1_COS_CTRL_RX_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_CH1_COS_CTRL_RX_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_CH1_DMA_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_CH1_DMA_CURR_DESCr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_CH2_COS_CTRL_RX_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_CH2_COS_CTRL_RX_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_CH2_DMA_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_CH2_DMA_CURR_DESCr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_CH3_COS_CTRL_RX_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_CH3_COS_CTRL_RX_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_CH3_DMA_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_CH3_DMA_CURR_DESCr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_DMA_CH0_INTR_COALr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_DMA_CH1_INTR_COALr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_DMA_CH2_INTR_COALr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_DMA_CH3_INTR_COALr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_DMA_DESC0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_DMA_DESC1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_DMA_DESC2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_DMA_DESC3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_DMA_STATr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_DMA_STAT_CLRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_FIFO_CH0_RD_DMA_CFGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_FIFO_CH0_RD_DMA_STATr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_FIFO_CH0_RD_DMA_STAT_CLRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_FIFO_CH1_RD_DMA_CFGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_FIFO_CH1_RD_DMA_STATr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_FIFO_CH1_RD_DMA_STAT_CLRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_FIFO_CH2_RD_DMA_CFGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_FIFO_CH2_RD_DMA_STATr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_FIFO_CH2_RD_DMA_STAT_CLRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_FIFO_CH3_RD_DMA_CFGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_FIFO_CH3_RD_DMA_STATr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_FIFO_CH3_RD_DMA_STAT_CLRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_FIFO_RD_DMA_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_FSCHAN_ADDRESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_FSCHAN_DATA32r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_FSCHAN_DATA64_HIr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_FSCHAN_DATA64_LOr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_FSCHAN_OPCODEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_FSCHAN_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_HOSTMEM_ADDR_REMAP_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_HOSTMEM_ADDR_REMAP_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_HOSTMEM_ADDR_REMAP_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_IRQ_STAT0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_IRQ_STAT1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_IRQ_STAT2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_IRQ_STAT3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_IRQ_STAT4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_MIIM_ADDRESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_MIIM_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_MIIM_PARAMr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_MIIM_READ_DATAr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_MIIM_STATr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_PCIE_IRQ_MASK0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_PCIE_IRQ_MASK1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_PCIE_IRQ_MASK2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_PCIE_IRQ_MASK3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_PCIE_IRQ_MASK4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_PCIE_MISCELr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_PKT_COUNT_CH0_RXPKTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_PKT_COUNT_CH0_TXPKTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_PKT_COUNT_CH1_RXPKTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_PKT_COUNT_CH1_TXPKTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_PKT_COUNT_CH2_RXPKTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_PKT_COUNT_CH2_TXPKTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_PKT_COUNT_CH3_RXPKTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_PKT_COUNT_CH3_TXPKTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_PKT_COUNT_RXPKTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_PKT_COUNT_TXPKTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_PROGRAMMABLE_COS_MASK0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_PROGRAMMABLE_COS_MASK1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_RCPU_IRQ_MASK0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_RXBUF_THRESHOLD_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_SCHAN_ACK_DATA_BEAT_COUNTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_SCHAN_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_SCHAN_ERRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_SCHAN_MESSAGEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_SLAM_DMA_CFGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_SLAM_DMA_ENTRY_COUNTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_SLAM_DMA_PCIMEM_START_ADDRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_SLAM_DMA_SBUS_CMD_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_SLAM_DMA_SBUS_START_ADDRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_SLAM_DMA_STATr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_STAT_DMA_ADDRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_STAT_DMA_CFGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_STAT_DMA_CURRENTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_STAT_DMA_PORTS_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_STAT_DMA_PORTS_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_STAT_DMA_PORTS_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_STAT_DMA_SBUS_START_ADDRESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_STAT_DMA_STATr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_SW_INTR_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_TABLE_DMA_CFGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_TABLE_DMA_ENTRY_COUNTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_TABLE_DMA_PCIMEM_START_ADDRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_TABLE_DMA_SBUS_CMD_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_TABLE_DMA_SBUS_START_ADDRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_TABLE_DMA_STATr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_UC0_IRQ_MASK0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_UC0_IRQ_MASK1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_UC0_IRQ_MASK2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_UC0_IRQ_MASK3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_UC0_IRQ_MASK4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_UC1_IRQ_MASK0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_UC1_IRQ_MASK1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_UC1_IRQ_MASK2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_UC1_IRQ_MASK3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC1_UC1_IRQ_MASK4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_CCM_DMA_CFGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_CCM_DMA_CUR_HOST0_ADDRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_CCM_DMA_CUR_HOST1_ADDRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_CCM_DMA_ENTRY_COUNTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_CCM_DMA_HOST0_MEM_START_ADDRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_CCM_DMA_HOST1_MEM_START_ADDRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_CCM_DMA_STATr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_CH0_COS_CTRL_RX_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_CH0_COS_CTRL_RX_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_CH0_DMA_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_CH0_DMA_CURR_DESCr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_CH1_COS_CTRL_RX_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_CH1_COS_CTRL_RX_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_CH1_DMA_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_CH1_DMA_CURR_DESCr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_CH2_COS_CTRL_RX_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_CH2_COS_CTRL_RX_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_CH2_DMA_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_CH2_DMA_CURR_DESCr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_CH3_COS_CTRL_RX_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_CH3_COS_CTRL_RX_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_CH3_DMA_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_CH3_DMA_CURR_DESCr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_DMA_CH0_INTR_COALr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_DMA_CH1_INTR_COALr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_DMA_CH2_INTR_COALr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_DMA_CH3_INTR_COALr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_DMA_DESC0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_DMA_DESC1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_DMA_DESC2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_DMA_DESC3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_DMA_STATr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_DMA_STAT_CLRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_FIFO_CH0_RD_DMA_CFGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_FIFO_CH0_RD_DMA_STATr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_FIFO_CH0_RD_DMA_STAT_CLRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_FIFO_CH1_RD_DMA_CFGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_CMD_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_FIFO_CH1_RD_DMA_STATr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_FIFO_CH1_RD_DMA_STAT_CLRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_FIFO_CH2_RD_DMA_CFGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_CMD_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_FIFO_CH2_RD_DMA_STATr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_FIFO_CH2_RD_DMA_STAT_CLRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_FIFO_CH3_RD_DMA_CFGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_CMD_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_FIFO_CH3_RD_DMA_STATr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_FIFO_CH3_RD_DMA_STAT_CLRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_FIFO_RD_DMA_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_FSCHAN_ADDRESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_FSCHAN_DATA32r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_FSCHAN_DATA64_HIr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_FSCHAN_DATA64_LOr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_FSCHAN_OPCODEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_FSCHAN_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_HOSTMEM_ADDR_REMAP_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_HOSTMEM_ADDR_REMAP_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_HOSTMEM_ADDR_REMAP_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_IRQ_STAT0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_IRQ_STAT1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_IRQ_STAT2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_IRQ_STAT3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_IRQ_STAT4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_MIIM_ADDRESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_MIIM_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_MIIM_PARAMr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_MIIM_READ_DATAr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_MIIM_STATr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_PCIE_IRQ_MASK0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_PCIE_IRQ_MASK1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_PCIE_IRQ_MASK2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_PCIE_IRQ_MASK3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_PCIE_IRQ_MASK4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_PCIE_MISCELr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_PKT_COUNT_CH0_RXPKTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_PKT_COUNT_CH0_TXPKTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_PKT_COUNT_CH1_RXPKTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_PKT_COUNT_CH1_TXPKTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_PKT_COUNT_CH2_RXPKTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_PKT_COUNT_CH2_TXPKTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_PKT_COUNT_CH3_RXPKTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_PKT_COUNT_CH3_TXPKTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_PKT_COUNT_RXPKTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_PKT_COUNT_TXPKTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_PROGRAMMABLE_COS_MASK0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_PROGRAMMABLE_COS_MASK1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_RCPU_IRQ_MASK0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_RXBUF_THRESHOLD_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_SCHAN_ACK_DATA_BEAT_COUNTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_SCHAN_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_SCHAN_ERRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_SCHAN_MESSAGEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_SLAM_DMA_CFGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_SLAM_DMA_ENTRY_COUNTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_SLAM_DMA_PCIMEM_START_ADDRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_SLAM_DMA_SBUS_CMD_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_SLAM_DMA_SBUS_START_ADDRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_SLAM_DMA_STATr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_STAT_DMA_ADDRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_STAT_DMA_CFGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_STAT_DMA_CURRENTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_STAT_DMA_PORTS_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_STAT_DMA_PORTS_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_STAT_DMA_PORTS_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_STAT_DMA_SBUS_START_ADDRESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_STAT_DMA_STATr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_SW_INTR_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_TABLE_DMA_CFGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_TABLE_DMA_ENTRY_COUNTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_TABLE_DMA_PCIMEM_START_ADDRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_TABLE_DMA_SBUS_CMD_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_TABLE_DMA_SBUS_START_ADDRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_TABLE_DMA_STATr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_UC0_IRQ_MASK0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_UC0_IRQ_MASK1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_UC0_IRQ_MASK2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_UC0_IRQ_MASK3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_UC0_IRQ_MASK4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_UC1_IRQ_MASK0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_UC1_IRQ_MASK1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_UC1_IRQ_MASK2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_UC1_IRQ_MASK3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CMC2_UC1_IRQ_MASK4r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_CMICE_BISR_REG_RD_DATAr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_COMMON_BSPI_BIGENDIANr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_COMMON_I2C_PIO_ENDIANESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_COMMON_MIIM_ADDRESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_COMMON_MIIM_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_COMMON_MIIM_PARAMr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_COMMON_MIIM_READ_DATAr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_COMMON_MIIM_STATr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_COMMON_PCIE_PIO_ENDIANESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_COMMON_RPE_PIO_ENDIANESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_COMMON_SCHAN_ACK_DATA_BEAT_COUNTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_COMMON_SCHAN_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_COMMON_SCHAN_ERRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_COMMON_SCHAN_MESSAGEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_COMMON_SPI_PIO_ENDIANESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_COMMON_STRAP_STATUS_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_COMMON_STRAP_STATUS_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_COMMON_UC0_PIO_ENDIANESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_COMMON_UC1_PIO_ENDIANESSr,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_CMIC_CONFIGr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CMIC_CONFIG_BCM53314_A0r,
#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_CMIC_CONFIG_BCM56218_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_CONFIG_BCM56601_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_CONFIG_BCM56624_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_CONFIG_BCM56634_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_CONFIG_BCM56634_B0r,
#endif
#if defined(BCM_5665_A0)
    SOC_REG_INT_CMIC_CONFIG_BCM5665_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_CONFIG_BCM5665_B0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_CMIC_CONFIG_BCM5670_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_CMIC_CONFIG_BCM5673_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_CMIC_CONFIG_BCM5675_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_CONFIG_BCM56840_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_CMIC_CONFIG_BCM5695_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM88732_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1_BCM56334_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1_BCM88732_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM88732_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM56624_B0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM88732_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4_BCM88732_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_3r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0_BCM56334_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0_BCM88732_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1_BCM56334_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1_BCM88732_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2_BCM56334_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2_BCM88732_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_3_BCM56334_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_3_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_1r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_2r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_3r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_0_BCM56334_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_0_BCM56840_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_1_BCM56334_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_1_BCM56840_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_2_BCM56334_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_2_BCM56840_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_3_BCM56334_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_3_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_1r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_2r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_3r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_0_BCM56334_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_0_BCM56840_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_1_BCM56334_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_1_BCM56840_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_2_BCM56334_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_2_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_2_BCM56840_B0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_3_BCM56334_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_3_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_3_BCM88732_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_CMIC_COS_AVAILABLEr,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_CMIC_COS_AVAILABLE0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_CMIC_COS_AVAILABLE1r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_CMIC_COS_AVAILABLE2r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_CMIC_COS_AVAILABLE3r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_CMIC_COS_AVAILABLE4r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_CMIC_COS_AVAILABLE5r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_CMIC_COS_AVAILABLE6r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_CMIC_COS_AVAILABLE7r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_56800_A0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
    SOC_REG_INT_CMIC_COS_CTRL_RXr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_COS_CTRL_RX_0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_COS_CTRL_RX_1r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_COS_CTRL_RX_2r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_COS_CTRL_RX_3r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_COS_CTRL_RX_4r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_COS_CTRL_RX_5r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_COS_CTRL_RX_6r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_COS_CTRL_RX_7r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_COS_CTRL_RX_BCM5665_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_COS_CTRL_RX_HIr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_CMIC_COS_CTRL_RX_HI_BCM56218_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_CPS_RESETr,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_CMIC_DEVICE_IDr,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_CMIC_DEVICE_ID_BCM5675_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_CMIC_DEV_REV_IDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_DEV_REV_ID_BCM56440_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_DEV_REV_ID_BCM56601_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_DEV_REV_ID_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_DEV_REV_ID_BCM56634_B0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_DEV_REV_ID_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0)
    SOC_REG_INT_CMIC_DEV_REV_ID_BCM5673_A0r,
#endif
#if defined(BCM_5674_A0)
    SOC_REG_INT_CMIC_DEV_REV_ID_BCM5674_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_CMIC_DEV_REV_ID_BCM5695_A0r,
#endif
#if defined(BCM_5670_A0) || defined(BCM_5675_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_CMIC_DMA_CTRLr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_DMA_CTRL_BCM56601_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_DMA_CTRL_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_DMA_CTRL_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_CMIC_DMA_CTRL_BCM5673_A0r,
#endif
#if defined(BCM_5670_A0) || defined(BCM_5673_A0) || \
    defined(BCM_5674_A0) || defined(BCM_5675_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_CMIC_DMA_DESC0r,
#endif
#if defined(BCM_5670_A0) || defined(BCM_5673_A0) || \
    defined(BCM_5674_A0) || defined(BCM_5675_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_CMIC_DMA_DESC1r,
#endif
#if defined(BCM_5670_A0) || defined(BCM_5673_A0) || \
    defined(BCM_5674_A0) || defined(BCM_5675_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_CMIC_DMA_DESC2r,
#endif
#if defined(BCM_5670_A0) || defined(BCM_5673_A0) || \
    defined(BCM_5674_A0) || defined(BCM_5675_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_CMIC_DMA_DESC3r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_DMA_DESC0_BCM56601_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_DMA_DESC0_BCM5665_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_DMA_DESC1_BCM56601_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_DMA_DESC1_BCM5665_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_DMA_DESC2_BCM56601_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_DMA_DESC2_BCM5665_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_DMA_DESC3_BCM56601_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_DMA_DESC3_BCM5665_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_DMA_IC_AR_ARB_MI0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_DMA_IC_AR_ARB_MI1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_DMA_IC_AW_ARB_MI0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_DMA_IC_AW_ARB_MI1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_DMA_IC_CFG_REG_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_DMA_IC_CFG_REG_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_DMA_IC_CFG_REG_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_DMA_IC_ID_REG_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_DMA_IC_ID_REG_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_DMA_IC_ID_REG_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_DMA_IC_ID_REG_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_DMA_IC_PER_REG_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_DMA_IC_PER_REG_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_DMA_IC_PER_REG_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_DMA_IC_PER_REG_3r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_CMIC_DMA_STATr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_DMA_STAT_BCM56601_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_DMA_STAT_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_DMA_STAT_BCM5665_A0r,
#endif
#if defined(BCM_5670_A0) || defined(BCM_5675_A0)
    SOC_REG_INT_CMIC_DMA_STAT_BCM5670_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_CMIC_DMA_STAT_BCM5673_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_EB3_VLI_CONFIG_REGISTERr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_5673_A0) || \
    defined(BCM_5674_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_ENDIANESS_SELr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_CMIC_ENDIANESS_SEL_BCM56224_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_ENDIANESS_SEL_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_ENDIANESS_SEL_BCM5665_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_CMIC_ENDIANESS_SEL_BCM5670_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_CMIC_ENDIANESS_SEL_BCM5675_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56680_A0)
    SOC_REG_INT_CMIC_FIFO_CH0_RD_DMA_CFGr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_FIFO_CH0_RD_DMA_CFG_BCM56624_B0r,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_FIFO_CH0_RD_DMA_CFG_BCM56820_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56680_A0)
    SOC_REG_INT_CMIC_FIFO_CH1_RD_DMA_CFGr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_FIFO_CH1_RD_DMA_CFG_BCM56624_B0r,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_FIFO_CH1_RD_DMA_CFG_BCM56820_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_FIFO_CH1_RD_DMA_HOSTMEM_READ_PTRr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_FIFO_CH1_RD_DMA_HOSTMEM_WRITE_PTRr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56680_A0)
    SOC_REG_INT_CMIC_FIFO_CH2_RD_DMA_CFGr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_FIFO_CH2_RD_DMA_CFG_BCM56624_B0r,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_FIFO_CH2_RD_DMA_CFG_BCM56820_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_FIFO_CH2_RD_DMA_HOSTMEM_READ_PTR_BCM56840_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_FIFO_CH2_RD_DMA_HOSTMEM_WRITE_PTRr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56680_A0)
    SOC_REG_INT_CMIC_FIFO_CH3_RD_DMA_CFGr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_FIFO_CH3_RD_DMA_CFG_BCM56624_B0r,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_FIFO_CH3_RD_DMA_CFG_BCM56820_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_FIFO_CH3_RD_DMA_HOSTMEM_READ_PTRr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTRr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_FIFO_CH3_RD_DMA_HOSTMEM_WRITE_PTR_BCM56840_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_FIFO_DMA_SB_ARB_CTRLr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_FIFO_RD_DMA_DEBUGr,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_FIFO_RD_DMA_DEBUG_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_FIFO_RD_DMA_DEBUG_BCM56634_B0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_FINE_GRAIN_COUNTERS_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_FINE_GRAIN_COUNTERS_NS_VALUEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_FSCHAN_ADDRESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_FSCHAN_DATA32r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_FSCHAN_DATA64_HIr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_FSCHAN_DATA64_LOr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_FSCHAN_OPCODEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_FSCHAN_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_FSRF_STBY_CONTROLr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_GFPORT_CLOCK_CONFIGr,
#endif
#if defined(BCM_56224_A0)
    SOC_REG_INT_CMIC_GFPORT_CLOCK_CONFIG_BCM56224_A0r,
#endif
#if defined(BCM_56224_B0)
    SOC_REG_INT_CMIC_GFPORT_CLOCK_CONFIG_BCM56224_B0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_GP_AUX_SELr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_GP_DATA_INr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_GP_DATA_OUTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_GP_INIT_VALr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_GP_INT_CLRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_GP_INT_DEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_GP_INT_EDGEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_GP_INT_MSKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_GP_INT_MSTATr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_GP_INT_STATr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_GP_INT_TYPEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_GP_OUT_ENr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_GP_PAD_RESr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_GP_PRB_ENABLEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_GP_PRB_OEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_GP_RES_ENr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_GP_TEST_ENABLEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_GP_TEST_INPUTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_GP_TEST_OUTPUTr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_HGTX_CTRLr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_CMIC_HGTX_CTRL1r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_CMIC_HGTX_CTRL2r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_CMIC_HGTX_CTRL2_BCM5673_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_HOL0_AVAILABLE_MOD0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_HOL0_AVAILABLE_MOD1r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_HOL1_AVAILABLE_MOD0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_HOL1_AVAILABLE_MOD1r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_HOL2_AVAILABLE_MOD0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_HOL2_AVAILABLE_MOD1r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_HOL3_AVAILABLE_MOD0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_HOL3_AVAILABLE_MOD1r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_HOL4_AVAILABLE_MOD0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_HOL4_AVAILABLE_MOD1r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_HOL5_AVAILABLE_MOD0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_HOL5_AVAILABLE_MOD1r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_HOL6_AVAILABLE_MOD0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_HOL6_AVAILABLE_MOD1r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_HOL7_AVAILABLE_MOD0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_HOL7_AVAILABLE_MOD1r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_CMIC_HOL_STATr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_I2CM_SMBUS_ADDRESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_I2CM_SMBUS_BIT_BANG_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_I2CM_SMBUS_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_I2CM_SMBUS_EVENT_ENABLEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_I2CM_SMBUS_EVENT_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_I2CM_SMBUS_MASTER_COMMANDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_I2CM_SMBUS_MASTER_DATA_READr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_I2CM_SMBUS_MASTER_DATA_WRITEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_I2CM_SMBUS_MASTER_FIFO_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_I2CM_SMBUS_SLAVE_COMMANDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_I2CM_SMBUS_SLAVE_DATA_READr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_I2CM_SMBUS_SLAVE_DATA_WRITEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_I2CM_SMBUS_SLAVE_FIFO_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_I2CM_SMBUS_TIMING_CONFIGr,
#endif
#if defined(BCM_5670_A0) || defined(BCM_5673_A0) || \
    defined(BCM_5674_A0) || defined(BCM_5675_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_CMIC_I2C_CTRLr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_I2C_CTRL_BCM56601_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_I2C_CTRL_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_I2C_CTRL_BCM5665_A0r,
#endif
#if defined(BCM_5670_A0) || defined(BCM_5673_A0) || \
    defined(BCM_5674_A0) || defined(BCM_5675_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_CMIC_I2C_DATAr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_I2C_DATA_BCM56601_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_I2C_DATA_BCM5665_A0r,
#endif
#if defined(BCM_5670_A0) || defined(BCM_5673_A0) || \
    defined(BCM_5674_A0) || defined(BCM_5675_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_CMIC_I2C_RESETr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_I2C_RESET_BCM56601_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_I2C_RESET_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_I2C_RESET_BCM5665_A0r,
#endif
#if defined(BCM_5670_A0) || defined(BCM_5675_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_CMIC_I2C_SLAVE_ADDRr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_I2C_SLAVE_ADDR_BCM56601_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_I2C_SLAVE_ADDR_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_CMIC_I2C_SLAVE_ADDR_BCM5673_A0r,
#endif
#if defined(BCM_5670_A0) || defined(BCM_5673_A0) || \
    defined(BCM_5674_A0) || defined(BCM_5675_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_CMIC_I2C_SLAVE_XADDRr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_I2C_SLAVE_XADDR_BCM56601_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_I2C_SLAVE_XADDR_BCM5665_A0r,
#endif
#if defined(BCM_5670_A0) || defined(BCM_5675_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_CMIC_I2C_STATr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_I2C_STAT_BCM56601_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_I2C_STAT_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_CMIC_I2C_STAT_BCM5673_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_CMIC_IGBP_DISCARDr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_IGBP_DISCARD_MOD0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_IGBP_DISCARD_MOD1r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_CMIC_IGBP_WARNr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_IGBP_WARN_MOD0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_IGBP_WARN_MOD1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_INTR_PKT_PACING_DELAYr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CMIC_INTR_WAIT_CYCLESr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_CMIC_INT_PHY_SCANr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_IPIC_STATS_CFGr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_IRQ_CLR_3r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_CMIC_IRQ_MASKr,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_IRQ_MASK_1r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_IRQ_MASK_2r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_IRQ_MASK_3r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_IRQ_MASK_1_BCM56634_B0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_IRQ_MASK_2_BCM56634_B0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CMIC_IRQ_MASK_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_IRQ_MASK_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_CMIC_IRQ_MASK_BCM56601_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_IRQ_MASK_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_IRQ_MASK_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_IRQ_MASK_BCM5665_A0r,
#endif
#if defined(BCM_5670_A0) || defined(BCM_5675_A0)
    SOC_REG_INT_CMIC_IRQ_MASK_BCM5670_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_CMIC_IRQ_MASK_BCM5673_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_IRQ_MASK_BCM56800_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_CMIC_IRQ_MASK_BCM5695_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_CMIC_IRQ_STATr,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_IRQ_STAT_1r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_IRQ_STAT_2r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_IRQ_STAT_3r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_IRQ_STAT_1_BCM56634_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_IRQ_STAT_1_BCM88732_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_IRQ_STAT_2_BCM56634_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_IRQ_STAT_2_BCM88732_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CMIC_IRQ_STAT_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_IRQ_STAT_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_CMIC_IRQ_STAT_BCM56601_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_IRQ_STAT_BCM56624_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_IRQ_STAT_BCM56634_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_IRQ_STAT_BCM56634_B0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_IRQ_STAT_BCM5665_A0r,
#endif
#if defined(BCM_5670_A0) || defined(BCM_5675_A0)
    SOC_REG_INT_CMIC_IRQ_STAT_BCM5670_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_CMIC_IRQ_STAT_BCM5673_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_IRQ_STAT_BCM56800_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_CMIC_IRQ_STAT_BCM5695_A0r,
#endif
#if defined(BCM_5670_A0) || defined(BCM_5675_A0)
    SOC_REG_INT_CMIC_JTAGr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_LEDCLK_PARAMSr,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_LEDCLK_PARAMS_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_LEDCLK_PARAMS_BCM56634_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_LEDCLK_PARAMS_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_LEDUP0_CLK_PARAMSr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CMIC_LEDUP0_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_LEDUP0_CTRL_BCM56440_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_LEDUP0_CTRL_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_LEDUP0_DATA_RAMr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_LEDUP0_DATA_RAM_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_0_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_0_3_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_12_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_12_15_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_16_19r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_16_19_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_20_23r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_20_23_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_24_27r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_24_27_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_28_31r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_28_31_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_32_35r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_32_35_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_36_39r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_36_39_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_40_43r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_40_43_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_44_47r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_44_47_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_48_51r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_48_51_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_4_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_4_7_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_52_55r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_52_55_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_56_59r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_56_59_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_60_63r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_60_63_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_8_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_LEDUP0_PORT_ORDER_REMAP_8_11_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_LEDUP0_PROGRAM_RAMr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_LEDUP0_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_LEDUP0_STATUS_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_LEDUP1_CLK_PARAMSr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CMIC_LEDUP1_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_LEDUP1_CTRL_BCM56440_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_LEDUP1_CTRL_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_LEDUP1_DATA_RAMr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_LEDUP1_DATA_RAM_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_0_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_0_3_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_12_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_12_15_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_16_19r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_16_19_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_20_23r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_20_23_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_24_27r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_24_27_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_28_31r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_28_31_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_32_35r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_32_35_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_36_39r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_36_39_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_40_43r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_40_43_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_44_47r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_44_47_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_48_51r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_48_51_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_4_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_4_7_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_52_55r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_52_55_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_56_59r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_56_59_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_60_63r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_60_63_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_8_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_LEDUP1_PORT_ORDER_REMAP_8_11_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAMr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_LEDUP1_PROGRAM_RAM_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_LEDUP1_SCANCHAIN_ASSEMBLY_ST_ADDRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_LEDUP1_SCANCHAIN_ASSEMBLY_ST_ADDR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_LEDUP1_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_LEDUP1_STATUS_BCM56440_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_CMIC_LEDUP_CTRLr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CMIC_LEDUP_CTRL_BCM53314_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_LEDUP_CTRL_BCM56601_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_LEDUP_CTRL_BCM56624_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_LEDUP_CTRL_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_LEDUP_CTRL_BCM56634_B0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_LEDUP_CTRL_BCM5665_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_5673_A0) || \
    defined(BCM_5674_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_LEDUP_DATA_RAMr,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_LEDUP_DATA_RAM_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_LEDUP_DATA_RAM_BCM5665_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_CMIC_LEDUP_DATA_RAM_BCM5675_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_5673_A0) || \
    defined(BCM_5674_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_LEDUP_PROGRAM_RAMr,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_LEDUP_PROGRAM_RAM_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_LEDUP_PROGRAM_RAM_BCM5665_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_CMIC_LEDUP_PROGRAM_RAM_BCM5675_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_LEDUP_STATUSr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_CMIC_LEDUP_STATUS_BCM56142_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_LEDUP_STATUS_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_LEDUP_STATUS_BCM5665_A0r,
#endif
#if defined(BCM_5670_A0) || defined(BCM_5675_A0)
    SOC_REG_INT_CMIC_LED_CONTROLr,
#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_0_4r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_0_4_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_0_4_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_0_4_BCM56624_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_0_4_BCM56634_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_0_4_BCM56634_B0r,
#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_10_14r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_10_14_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_10_14_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_10_14_BCM56624_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_10_14_BCM56634_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_10_14_BCM56634_B0r,
#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_15_19r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_15_19_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_15_19_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_15_19_BCM56624_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_15_19_BCM56634_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_15_19_BCM56634_B0r,
#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_20_24r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_20_24_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_20_24_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_20_24_BCM56624_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_20_24_BCM56634_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_20_24_BCM56634_B0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_25_29r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_25_29_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_25_29_BCM56624_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_25_29_BCM56634_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_25_29_BCM56634_B0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_30_34r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_30_34_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_30_34_BCM56624_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_30_34_BCM56634_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_30_34_BCM56634_B0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_35_39r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_35_39_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_35_39_BCM56624_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_35_39_BCM56634_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_35_39_BCM56634_B0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_40_44r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_40_44_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_40_44_BCM56624_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_40_44_BCM56634_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_40_44_BCM56634_B0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_45_49r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_45_49_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_45_49_BCM56624_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_45_49_BCM56634_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_45_49_BCM56634_B0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_50_54r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_50_54_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_50_54_BCM56624_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_50_54_BCM56634_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_50_54_BCM56634_B0r,
#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_5_9r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_5_9_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_5_9_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_5_9_BCM56624_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_LED_PORT_ORDER_REMAP_5_9_BCM56634_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_CMIC_LED_STATUSr,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_CMIC_LED_STATUS_BCM5675_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_5673_A0) || \
    defined(BCM_5674_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_LINK_STATr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CMIC_LINK_STATUS_CHANGE_STICKYr,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_LINK_STAT_BCM56634_A0r,
#endif
#if defined(BCM_5670_A0) || defined(BCM_5675_A0)
    SOC_REG_INT_CMIC_LINK_STAT_BCM5670_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_LINK_STAT_HIr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_LINK_STAT_HI_2r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_LINK_STAT_HI_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_LINK_STAT_MOD0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_LINK_STAT_MOD1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MCS_IC_AR_ARB_MI13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MCS_IC_AW_ARB_MI13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MCS_IC_CFG_REG_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MCS_IC_CFG_REG_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MCS_IC_CFG_REG_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MCS_IC_ID_REG_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MCS_IC_ID_REG_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MCS_IC_ID_REG_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MCS_IC_ID_REG_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MCS_IC_PER_REG_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MCS_IC_PER_REG_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MCS_IC_PER_REG_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MCS_IC_PER_REG_3r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_CMIC_MEM_FAILr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_MEM_FAIL_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_CMIC_MIIM_ADDRESSr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_MIIM_ADDRESS_BCM56601_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_MIIM_AUTO_SCAN_ADDRESSr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_MIIM_AUTO_SCAN_ADDRESS_BCM53314_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_AUTO_SCAN_ADDRESS_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_MIIM_BUS_MAP_19_10r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_MIIM_BUS_MAP_29_20r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_MIIM_BUS_MAP_39_30r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_MIIM_BUS_MAP_49_40r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_MIIM_BUS_MAP_59_50r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_MIIM_BUS_MAP_69_60r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_MIIM_BUS_MAP_79_70r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_MIIM_BUS_MAP_9_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_19_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_29_20r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_39_30r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_49_40r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_59_50r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_69_60r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_79_70r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_89_80r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_95_90r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_BUS_SEL_MAP_9_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_CLR_SCAN_STATUSr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8_BCM53314_A0r,
#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8_BCM56218_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8_BCM56440_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8_BCM56634_B0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12_BCM53314_A0r,
#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12_BCM56218_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12_BCM56440_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12_BCM56634_B0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16_BCM53314_A0r,
#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16_BCM56218_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16_BCM56440_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16_BCM56634_B0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20_BCM56218_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20_BCM56440_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20_BCM56634_B0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24_BCM56218_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24_BCM56440_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24_BCM56634_B0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28_BCM56218_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28_BCM56440_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28_BCM56634_B0r,
#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32_BCM56440_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32_BCM56634_B0r,
#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36_BCM56440_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36_BCM56634_B0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0_BCM53314_A0r,
#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0_BCM56218_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0_BCM56440_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0_BCM56634_B0r,
#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40_BCM56440_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40_BCM56634_B0r,
#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44_BCM56440_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44_BCM56634_B0r,
#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48_BCM56440_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48_BCM56634_B0r,
#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52_BCM56440_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52_BCM56634_B0r,
#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56_BCM56440_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56_BCM56634_B0r,
#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60_BCM56440_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60_BCM56634_B0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4_BCM53314_A0r,
#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4_BCM56218_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4_BCM56440_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4_BCM56634_B0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_MIIM_INT_SEL_MAPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_INT_SEL_MAP_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_INT_SEL_MAP_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_INT_SEL_MAP_2r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CMIC_MIIM_INT_SEL_MAP_BCM53314_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_MIIM_INT_SEL_MAP_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_MIIM_INT_SEL_MAP_HIr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_MIIM_INT_SEL_MAP_HI_2r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_MIIM_INT_SEL_MAP_HI_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_LINK_STATUS_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_LINK_STATUS_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_LINK_STATUS_2r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_CMIC_MIIM_PARAMr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_MIIM_PARAM_BCM56601_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_MIIM_PARAM_BCM56624_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_MIIM_PARAM_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_MIIM_PARAM_BCM5665_A0r,
#endif
#if defined(BCM_5670_A0) || defined(BCM_5675_A0)
    SOC_REG_INT_CMIC_MIIM_PARAM_BCM5670_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_CMIC_MIIM_PARAM_BCM5673_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_MIIM_PARAM_BCM56840_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_PAUSE_MIIM_ADDRESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_PAUSE_SCAN_PORTS_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_PAUSE_SCAN_PORTS_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_PAUSE_SCAN_PORTS_2r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_MIIM_PORT_TYPE_MAPr,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_MIIM_PORT_TYPE_MAP_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_MIIM_PORT_TYPE_MAP_BUS2r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
    SOC_REG_INT_CMIC_MIIM_PORT_TYPE_MAP_BUS2_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_MIIM_PORT_TYPE_MAP_BUS2_HIr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
    SOC_REG_INT_CMIC_MIIM_PORT_TYPE_MAP_BUS2_HI_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_MIIM_PORT_TYPE_MAP_HIr,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_MIIM_PORT_TYPE_MAP_HI_BCM56634_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_CMIC_MIIM_PROTOCOL_MAPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_PROTOCOL_MAP_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_PROTOCOL_MAP_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_PROTOCOL_MAP_2r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_MIIM_PROTOCOL_MAP_BCM56601_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_MIIM_PROTOCOL_MAP_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_MIIM_PROTOCOL_MAP_HIr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_MIIM_PROTOCOL_MAP_HI_2r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_MIIM_PROTOCOL_MAP_HI_BCM56634_A0r,
#endif
#if defined(BCM_5670_A0) || defined(BCM_5673_A0) || \
    defined(BCM_5674_A0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
    SOC_REG_INT_CMIC_MIIM_READ_DATAr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_MIIM_READ_DATA_BCM56601_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_MIIM_READ_DATA_BCM5665_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_CMIC_MIIM_READ_DATA_BCM5675_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_RX_PAUSE_CAPABILITY_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_RX_PAUSE_CAPABILITY_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_RX_PAUSE_CAPABILITY_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_RX_PAUSE_STATUS_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_RX_PAUSE_STATUS_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_RX_PAUSE_STATUS_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_SCAN_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_SCAN_PORTS_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_SCAN_PORTS_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_SCAN_PORTS_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_SCAN_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_TX_PAUSE_CAPABILITY_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_TX_PAUSE_CAPABILITY_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_TX_PAUSE_CAPABILITY_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_TX_PAUSE_STATUS_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_TX_PAUSE_STATUS_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MIIM_TX_PAUSE_STATUS_2r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_CMIC_MIRRORED_PORTS_TXr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_CMIC_MIRRORED_PORTS_TX_BCM5673_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_MIRRORED_PORTS_TX_MOD0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_MIRRORED_PORTS_TX_MOD1r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_CMIC_MIRROR_TO_PORTSr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_CMIC_MIRROR_TO_PORTS_BCM5673_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_MIRROR_TO_PORTS_MOD0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_MIRROR_TO_PORTS_MOD1r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_MISC_CONTROLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_CMIC_MISC_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_MISC_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MISC_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_MISC_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_B0)
    SOC_REG_INT_CMIC_MISC_CONTROL_BCM56634_B0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_CMIC_MISC_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_CMIC_MISC_CONTROL_BCM56840_B0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_MISC_STATUSr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_CMIC_MISC_STATUS_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_MISC_STATUS_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MISC_STATUS_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CMIC_MISC_STATUS_BCM56840_A0r,
#endif
#if defined(BCM_5670_A0) || defined(BCM_5675_A0)
    SOC_REG_INT_CMIC_MMUIRQ_MASKr,
#endif
#if defined(BCM_5670_A0) || defined(BCM_5675_A0)
    SOC_REG_INT_CMIC_MMUIRQ_STATr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_CMIC_MMU_COSLC_COUNT_ADDRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MMU_COSLC_COUNT_ADDR_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_MMU_COSLC_COUNT_ADDR_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_MMU_COSLC_COUNT_ADDR_BCM56840_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_CMIC_MMU_COSLC_COUNT_DATAr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_MMU_COSLC_COUNT_DATA_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_MMU_COSLC_COUNT_DATA_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_OVERRIDE_STRAPr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CMIC_PAUSE_MIIM_ADDRESSr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CMIC_PAUSE_SCAN_PORTSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PCIE_CFG_ADDRESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PCIE_CFG_READ_DATAr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PCIE_CFG_WRITE_DATAr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PCIE_CONFIGr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_PCIE_ERROR_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PCIE_ERROR_STATUS_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PCIE_ERROR_STATUS_CLRr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_PCIE_MISCELr,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_PCIE_MISCEL_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_PEAK_THERMAL_MON_RESULTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PIO_IC_AR_ARB_MI0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PIO_IC_AR_ARB_MI1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PIO_IC_AR_ARB_MI2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PIO_IC_AR_ARB_MI3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PIO_IC_AR_ARB_MI4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PIO_IC_AR_ARB_MI5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PIO_IC_AR_ARB_MI6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PIO_IC_AR_ARB_MI7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PIO_IC_AW_ARB_MI0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PIO_IC_AW_ARB_MI1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PIO_IC_AW_ARB_MI2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PIO_IC_AW_ARB_MI3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PIO_IC_AW_ARB_MI4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PIO_IC_AW_ARB_MI5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PIO_IC_AW_ARB_MI6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PIO_IC_AW_ARB_MI7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PIO_IC_CFG_REG_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PIO_IC_CFG_REG_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PIO_IC_CFG_REG_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PIO_IC_ID_REG_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PIO_IC_ID_REG_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PIO_IC_ID_REG_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PIO_IC_ID_REG_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PIO_IC_PER_REG_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PIO_IC_PER_REG_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PIO_IC_PER_REG_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PIO_IC_PER_REG_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PIO_MCS_ACCESS_PAGEr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CMIC_PIO_WAIT_CYCLESr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_CMIC_PKT_COSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_COS_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_COS_1r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_PKT_COS_BCM56624_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_PKT_COS_HIr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_COS_QUEUES_HIr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_COS_QUEUES_LOr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_PKT_COUNT_FROMCPUr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_COUNT_FROMCPU_BCM56440_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_PKT_COUNT_FROMCPU_MHr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_COUNT_FROMCPU_MH_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_COUNT_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_COUNT_PIOr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_COUNT_PIO_REPLYr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_PKT_COUNT_SCHANr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_COUNT_SCHAN_BCM56440_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_PKT_COUNT_SCHAN_REPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_COUNT_SCHAN_REP_BCM56440_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_PKT_COUNT_TOCPUDr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_PKT_COUNT_TOCPUDMr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_COUNT_TOCPUDM_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_COUNT_TOCPUD_BCM56440_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_PKT_COUNT_TOCPUEr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_PKT_COUNT_TOCPUEMr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_COUNT_TOCPUEM_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_COUNT_TOCPUE_BCM56440_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_PKT_COUNT_TOCPUNr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_PKT_CTRLr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_CMIC_PKT_CTRL_BCM56224_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_CTRL_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_PKT_CTRL_BCM56624_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_PKT_CTRL_BCM56634_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_PKT_ETHER_SIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_ETHER_SIG_BCM56440_A0r,
#endif
#if defined(BCM_5670_A0) || defined(BCM_5675_A0)
    SOC_REG_INT_CMIC_PKT_HEADERr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_CMIC_PKT_LMAC0_HIr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_LMAC0_HI_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_PKT_LMAC0_HI_BCM56624_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_PKT_LMAC0_LOr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_LMAC0_LO_BCM56440_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_CMIC_PKT_LMAC1_HIr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_LMAC1_HI_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_PKT_LMAC1_HI_BCM56624_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_PKT_LMAC1_LOr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_LMAC1_LO_BCM56440_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_PKT_PORTSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PORTS_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PORTS_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PORTS_2r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_PKT_PORTS_HIr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_PKT_PORTS_HI_2r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLEr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_BCM56224_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_16r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_17r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_18r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_19r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_20r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_21r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_22r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_23r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_24r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_25r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_26r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_27r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_28r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_29r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_30r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_31r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_32r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_33r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_34r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_35r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_36r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_37r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_38r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_39r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_40r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_41r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_42r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_43r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_44r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_45r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_46r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_47r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_48r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_49r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_50r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_51r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_52r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_53r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_54r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_55r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_56r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_57r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_58r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_59r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_60r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_61r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_62r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_PRI_MAP_TABLE_ENTRY_63r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_PKT_REASONr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_REASON_0_TYPEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_REASON_1_TYPEr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_PKT_REASON_DIRECTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_REASON_DIRECT_0_TYPEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_REASON_DIRECT_1_TYPEr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_PKT_REASON_DIRECT_HIr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_PKT_REASON_MINIr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_REASON_MINI_0_TYPEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_REASON_MINI_1_TYPEr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_PKT_REASON_MINI_BCM56624_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_PKT_REASON_MINI_HIr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_PKT_RMACr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_RMAC_BCM56440_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_PKT_RMAC_HIr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_RMAC_HI_BCM56440_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_PKT_RMH0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_PKT_RMH1r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_PKT_RMH2r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_PKT_RMH3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_RMH0_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_RMH1_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_RMH2_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_RMH3_BCM56440_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_PKT_VLANr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_PKT_VLAN_BCM56440_A0r,
#endif
#if defined(BCM_53314_A0)
    SOC_REG_INT_CMIC_QGPHY_QSGMII_CONTROLr,
#endif
#if defined(BCM_53324_A0)
    SOC_REG_INT_CMIC_QGPHY_QSGMII_CONTROL_BCM53324_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_CMIC_RATE_ADJUSTr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_RATE_ADJUST_BCM56218_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_RATE_ADJUST_BCM56440_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_CMIC_RATE_ADJUST_BCM56514_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_RATE_ADJUST_BCM56601_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_RATE_ADJUST_BCM56634_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_CMIC_RATE_ADJUST_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_RATE_ADJUST_BCM56800_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_RATE_ADJUST_I2Cr,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_RATE_ADJUST_I2C_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_RATE_ADJUST_I2C_BCM56840_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_RATE_ADJUST_INT_MDIOr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_RATE_ADJUST_INT_MDIO_BCM56440_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_RATE_ADJUST_INT_MDIO_BCM56634_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_RATE_ADJUST_STDMAr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_RPE_IRQ_STAT0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_RPE_IRQ_STAT1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_RPE_IRQ_STAT2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_RPE_IRQ_STAT3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_RPE_IRQ_STAT4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_RPE_MAX_CELL_LIMITr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_RPE_MIIM_ADDRESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_RPE_MIIM_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_RPE_MIIM_PARAMr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_RPE_MIIM_READ_DATAr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_RPE_MIIM_STATr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_RPE_PCIE_IRQ_MASK0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_RPE_RCPU_IRQ_MASK0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_RPE_RCPU_IRQ_MASK1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_RPE_RCPU_IRQ_MASK2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_RPE_RCPU_IRQ_MASK3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_RPE_RCPU_IRQ_MASK4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_RPE_STATr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_RPE_STAT_CLRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_RPE_SW_INTR_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_RPE_UC0_IRQ_MASK0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_RPE_UC1_IRQ_MASK0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_RXBUF_BLOCK_DATABUF_ALLOCr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_RXBUF_BLOCK_STATUSBUF_ALLOCr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_RXBUF_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIESr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIESr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_RXBUF_EPINTF_BUF_DEPTHr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_RXBUF_EPINTF_MAX_INTERFACE_CREDITSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_RXBUF_EPINTF_RELEASE_ALL_CREDITSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_RXBUF_STATUSBUF_MAX_FLIST_ENTRIESr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_RXBUF_STATUSBUF_NUM_FREE_ENTRIESr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CMIC_RX_PAUSE_CAPABILITYr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CMIC_RX_PAUSE_OVERRIDE_CONTROLr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CMIC_RX_PAUSE_STATr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_SBUS_RING_MAPr,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_SBUS_RING_MAP_0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_SBUS_RING_MAP_1r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_SBUS_RING_MAP_2r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_SBUS_RING_MAP_3r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_SBUS_RING_MAP_4r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_SBUS_RING_MAP_5r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_SBUS_RING_MAP_6r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_SBUS_RING_MAP_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SBUS_RING_MAP_0_7r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_SBUS_RING_MAP_0_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    SOC_REG_INT_CMIC_SBUS_RING_MAP_0_BCM56634_B0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CMIC_SBUS_RING_MAP_0_BCM56840_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_SBUS_RING_MAP_0_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SBUS_RING_MAP_0_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SBUS_RING_MAP_16_23r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_SBUS_RING_MAP_1_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    SOC_REG_INT_CMIC_SBUS_RING_MAP_1_BCM56634_B0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CMIC_SBUS_RING_MAP_1_BCM56840_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_SBUS_RING_MAP_1_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SBUS_RING_MAP_1_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SBUS_RING_MAP_24_31r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_SBUS_RING_MAP_2_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    SOC_REG_INT_CMIC_SBUS_RING_MAP_2_BCM56634_B0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CMIC_SBUS_RING_MAP_2_BCM56840_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_SBUS_RING_MAP_2_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SBUS_RING_MAP_2_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SBUS_RING_MAP_32_39r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SBUS_RING_MAP_3_BCM56634_B0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_CMIC_SBUS_RING_MAP_3_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_CMIC_SBUS_RING_MAP_3_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_SBUS_RING_MAP_3_BCM88230_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SBUS_RING_MAP_40_47r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SBUS_RING_MAP_48_55r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SBUS_RING_MAP_4_BCM56634_B0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_SBUS_RING_MAP_4_BCM88230_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SBUS_RING_MAP_56_63r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SBUS_RING_MAP_5_BCM56634_B0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SBUS_RING_MAP_6_BCM56634_B0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SBUS_RING_MAP_7_BCM56634_B0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SBUS_RING_MAP_8_15r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CMIC_SBUS_RING_MAP_BCM53314_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0)
    SOC_REG_INT_CMIC_SBUS_TIMEOUTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SBUS_TIMEOUT_BCM56440_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_C0) || \
    defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_SBUS_TIMEOUT_BCM56601_C0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_SBUS_TIMEOUT_BCM56624_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_SBUS_TIMEOUT_BCM56634_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SBUS_TIMEOUT_BCM88732_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_CMIC_SCAN_PORTSr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CMIC_SCAN_PORTS_BCM53314_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SCAN_PORTS_BCM56601_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_SCAN_PORTS_BCM56634_A0r,
#endif
#if defined(BCM_5670_A0) || defined(BCM_5675_A0)
    SOC_REG_INT_CMIC_SCAN_PORTS_BCM5670_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_CMIC_SCAN_PORTS_BCM5673_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SCAN_PORTS_HIr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SCAN_PORTS_HI_2r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_SCAN_PORTS_HI_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_SCAN_PORTS_MOD0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_SCAN_PORTS_MOD1r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_CMIC_SCHAN_CTRLr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CMIC_SCHAN_CTRL_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_SCHAN_CTRL_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_SCHAN_CTRL_BCM56601_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_SCHAN_CTRL_BCM56624_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_SCHAN_CTRL_BCM56634_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SCHAN_CTRL_BCM56634_B0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_SCHAN_CTRL_BCM5665_A0r,
#endif
#if defined(BCM_5670_A0) || defined(BCM_5675_A0)
    SOC_REG_INT_CMIC_SCHAN_CTRL_BCM5670_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_CMIC_SCHAN_CTRL_BCM5673_A0r,
#endif
#if defined(BCM_5670_A0) || defined(BCM_5673_A0) || \
    defined(BCM_5674_A0) || defined(BCM_5675_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_CMIC_SCHAN_ERRr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SCHAN_ERR_BCM56601_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_SCHAN_ERR_BCM5665_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_5670_A0) || \
    defined(BCM_56725_A0) || defined(BCM_5673_A0) || \
    defined(BCM_5674_A0) || defined(BCM_5675_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SCHAN_MESSAGEr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_SCHAN_MESSAGE_BCM5665_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SCHAN_MESSAGE_EXTr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SCHAN_RCPU_RPIO_MESSAGEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SCHAN_RCPU_RPIO_MESSAGE_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_16r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_17r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_18r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_19r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_20r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_21r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_22r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_23r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_24r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_25r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_26r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_27r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_28r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_29r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_30r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_31r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_32r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_10_SHADOWr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_11_SHADOWr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_12_SHADOWr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_13_SHADOWr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_14_SHADOWr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_15_SHADOWr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_16_SHADOWr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_17_SHADOWr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_18_SHADOWr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_19_SHADOWr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_1_SHADOWr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_20_SHADOWr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_21_SHADOWr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_22_SHADOWr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_23_SHADOWr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_24_SHADOWr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_25_SHADOWr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_26_SHADOWr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_27_SHADOWr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_28_SHADOWr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_29_SHADOWr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_2_SHADOWr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_30_SHADOWr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_31_SHADOWr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_32_SHADOWr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_3_SHADOWr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_4_SHADOWr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_5_SHADOWr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_6_SHADOWr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_7_SHADOWr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_8_SHADOWr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SEMAPHORE_9_SHADOWr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_END_ADDR_0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_END_ADDR_1r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_END_ADDR_2r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_END_ADDR_3r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_END_ADDR_4r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_END_ADDR_5r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_END_ADDR_6r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_END_ADDR_7r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_END_ADDR_8r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_END_ADDR_9r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_END_ADDR_10r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_END_ADDR_11r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_END_ADDR_12r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_END_ADDR_13r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_END_ADDR_14r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_END_ADDR_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_END_ADDR_16r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_END_ADDR_17r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_END_ADDR_18r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_END_ADDR_19r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_END_ADDR_20r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_END_ADDR_21r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_END_ADDR_22r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_END_ADDR_23r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_END_ADDR_24r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_END_ADDR_25r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_END_ADDR_26r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_END_ADDR_27r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_END_ADDR_28r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_END_ADDR_29r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_END_ADDR_30r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_END_ADDR_31r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_END_ADDR_0_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_END_ADDR_10_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_END_ADDR_11_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_END_ADDR_12_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_END_ADDR_13_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_END_ADDR_14_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_END_ADDR_15_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_END_ADDR_1_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_END_ADDR_2_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_END_ADDR_3_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_END_ADDR_4_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_END_ADDR_5_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_END_ADDR_6_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_END_ADDR_7_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_END_ADDR_8_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_END_ADDR_9_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_FAIL_CNTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_FAIL_CNT_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_FAIL_ENTRYr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_FAIL_ENTRY_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_INTERLEAVE_PARITYr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_MEM_ADDRr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_MEM_ADDR_0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_MEM_ADDR_1r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_MEM_ADDR_2r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_MEM_ADDR_3r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_MEM_ADDR_4r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_MEM_ADDR_5r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_MEM_ADDR_6r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_MEM_ADDR_7r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_MEM_ADDR_8r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_MEM_ADDR_9r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_MEM_ADDR_10r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_MEM_ADDR_11r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_MEM_ADDR_12r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_MEM_ADDR_13r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_MEM_ADDR_14r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_MEM_ADDR_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_MEM_ADDR_16r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_MEM_ADDR_17r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_MEM_ADDR_18r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_MEM_ADDR_19r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_MEM_ADDR_20r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_MEM_ADDR_21r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_MEM_ADDR_22r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_MEM_ADDR_23r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_MEM_ADDR_24r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_MEM_ADDR_25r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_MEM_ADDR_26r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_MEM_ADDR_27r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_MEM_ADDR_28r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_MEM_ADDR_29r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_MEM_ADDR_30r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_MEM_ADDR_31r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_MEM_ADDR_0_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_MEM_ADDR_10_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_MEM_ADDR_11_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_MEM_ADDR_12_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_MEM_ADDR_13_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_MEM_ADDR_14_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_MEM_ADDR_15_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_MEM_ADDR_1_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_MEM_ADDR_2_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_MEM_ADDR_3_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_MEM_ADDR_4_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_MEM_ADDR_5_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_MEM_ADDR_6_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_MEM_ADDR_7_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_MEM_ADDR_8_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_MEM_ADDR_9_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_MEM_ADDR_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_MEM_DATAr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_MEM_DATA_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_PARITY_MODE_SELr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_PARITY_MODE_SEL_15_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_PARITY_MODE_SEL_31_16r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_POWER_DOWN_MEM_LOWERr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_POWER_DOWN_MEM_UPPERr,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_SER_PROTECT_ADDR_RANGE_VALIDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_PROTECT_ADDR_RANGE_VALID_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_PROTECT_ADDR_RANGE_VALID_BCM56634_B0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_RANGE0_DATAENTRY_LENr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_RANGE10_DATAENTRY_LENr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_RANGE10_DATAENTRY_LEN_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_RANGE11_DATAENTRY_LENr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_RANGE11_DATAENTRY_LEN_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_RANGE12_DATAENTRY_LENr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_RANGE12_DATAENTRY_LEN_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_RANGE13_DATAENTRY_LENr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_RANGE13_DATAENTRY_LEN_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_RANGE14_DATAENTRY_LENr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_RANGE14_DATAENTRY_LEN_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_RANGE15_DATAENTRY_LENr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_RANGE15_DATAENTRY_LEN_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_RANGE16_DATAENTRY_LENr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_RANGE17_DATAENTRY_LENr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_RANGE18_DATAENTRY_LENr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_RANGE19_DATAENTRY_LENr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_RANGE1_DATAENTRY_LENr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_RANGE1_DATAENTRY_LEN_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_RANGE20_DATAENTRY_LENr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_RANGE21_DATAENTRY_LENr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_RANGE22_DATAENTRY_LENr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_RANGE23_DATAENTRY_LENr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_RANGE24_DATAENTRY_LENr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_RANGE25_DATAENTRY_LENr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_RANGE26_DATAENTRY_LENr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_RANGE27_DATAENTRY_LENr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_RANGE28_DATAENTRY_LENr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_RANGE29_DATAENTRY_LENr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_RANGE2_DATAENTRY_LENr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_RANGE2_DATAENTRY_LEN_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_RANGE30_DATAENTRY_LENr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_RANGE31_DATAENTRY_LENr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_RANGE3_DATAENTRY_LENr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_RANGE3_DATAENTRY_LEN_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_RANGE4_DATAENTRY_LENr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_RANGE4_DATAENTRY_LEN_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_RANGE5_DATAENTRY_LENr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_RANGE5_DATAENTRY_LEN_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_RANGE6_DATAENTRY_LENr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_RANGE6_DATAENTRY_LEN_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_RANGE7_DATAENTRY_LENr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_RANGE7_DATAENTRY_LEN_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_RANGE8_DATAENTRY_LENr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_RANGE8_DATAENTRY_LEN_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_RANGE9_DATAENTRY_LENr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_RANGE9_DATAENTRY_LEN_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_START_ADDR_0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_START_ADDR_1r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_START_ADDR_2r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_START_ADDR_3r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_START_ADDR_4r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_START_ADDR_5r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_START_ADDR_6r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_START_ADDR_7r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_START_ADDR_8r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_START_ADDR_9r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_START_ADDR_10r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_START_ADDR_11r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_START_ADDR_12r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_START_ADDR_13r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_START_ADDR_14r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SER_START_ADDR_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_START_ADDR_16r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_START_ADDR_17r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_START_ADDR_18r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_START_ADDR_19r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_START_ADDR_20r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_START_ADDR_21r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_START_ADDR_22r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_START_ADDR_23r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_START_ADDR_24r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_START_ADDR_25r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_START_ADDR_26r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_START_ADDR_27r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_START_ADDR_28r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_START_ADDR_29r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_START_ADDR_30r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_START_ADDR_31r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_START_ADDR_0_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_START_ADDR_10_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_START_ADDR_11_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_START_ADDR_12_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_START_ADDR_13_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_START_ADDR_14_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_START_ADDR_15_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_START_ADDR_1_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_START_ADDR_2_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_START_ADDR_3_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_START_ADDR_4_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_START_ADDR_5_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_START_ADDR_6_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_START_ADDR_7_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_START_ADDR_8_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SER_START_ADDR_9_BCM56440_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_CMIC_SKIP_STATS_CFGr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_SLAM_DMA_CFGr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SLAM_DMA_CFG_BCM56624_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_SLAM_DMA_CFG_BCM56634_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56624_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_SLAM_DMA_ENTRY_COUNTr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SLAM_DMA_ENTRY_COUNT_BCM56624_B0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_SLAM_DMA_ENTRY_COUNT_BCM56820_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SLAM_DMA_PCIMEM_START_ADDRr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SLAM_DMA_SBUS_START_ADDRr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_CMIC_SOFT_RESET_REGr,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_SOFT_RESET_REG_2r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_SOFT_RESET_REG_2_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_SOFT_RESET_REG_2_BCM56634_B0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CMIC_SOFT_RESET_REG_2_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SOFT_RESET_REG_2_BCM88732_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CMIC_SOFT_RESET_REG_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_CMIC_SOFT_RESET_REG_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_SOFT_RESET_REG_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_CMIC_SOFT_RESET_REG_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_REG_INT_CMIC_SOFT_RESET_REG_BCM56304_B0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_SOFT_RESET_REG_BCM56334_A0r,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_CMIC_SOFT_RESET_REG_BCM56504_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_SOFT_RESET_REG_BCM56624_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_SOFT_RESET_REG_BCM56634_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_SOFT_RESET_REG_BCM56634_B0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_SOFT_RESET_REG_BCM56800_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CMIC_SOFT_RESET_REG_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SOFT_RESET_REG_BCM88732_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_CMIC_SPARE1r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_CMIC_SPARE2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SRAM_TM0_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SRAM_TM1_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SRAM_TM2_CONTROLr,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_SRAM_TM_CONTROLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SRAM_TM_CONTROL_2r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_CMIC_SRAM_TM_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_SRAM_TM_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_SRAM_TM_CONTROL_BCM56634_B0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SRAM_TM_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_5670_A0) || defined(BCM_5673_A0) || \
    defined(BCM_5674_A0) || defined(BCM_5675_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_CMIC_STAT_DMA_ADDRr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_ADDR_BCM56601_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_STAT_DMA_ADDR_BCM5665_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_95r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_14_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_14_10_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_14_10_BCM56634_B0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_15_8r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_19_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_19_15_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_19_15_BCM56634_B0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_23_16r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_24_20r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_24_20_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_24_20_BCM56634_B0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_29_25r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_29_25_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_29_25_BCM56634_B0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_31_24r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_34_30r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_34_30_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_34_30_BCM56634_B0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_39_32r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_39_35r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_39_35_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_39_35_BCM56634_B0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_44_40r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_44_40_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_44_40_BCM56634_B0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_47_40r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_49_45r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_49_45_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_49_45_BCM56634_B0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_4_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_4_0_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_4_0_BCM56634_B0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_54_50r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_54_50_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_54_50_BCM56634_B0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_55_48r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_59_55r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_59_55_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_59_55_BCM56634_B0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_63_56r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_63_60r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_63_60_BCM56634_B0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_64_60r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_64_60_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_69_65r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_69_65_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_74_70r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_74_70_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_79_75r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_79_75_BCM56440_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_7_0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_84_80r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_84_80_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_89_85r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_89_85_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_94_90r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_94_90_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_95_BCM56440_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_9_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_9_5_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_BLKNUM_MAP_9_5_BCM56634_B0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_CMIC_STAT_DMA_CURRENTr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_CURRENT_BCM56601_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_STAT_DMA_CURRENT_BCM5665_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_STAT_DMA_EGR_STATS_CFGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_STAT_DMA_EGR_STATS_CFG_BCM56440_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_STAT_DMA_EGR_STATS_CFG_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_STAT_DMA_EGR_STATS_CFG_BCM56634_B0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_EGR_STATS_CFG_BCM56840_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_STAT_DMA_ING_STATS_CFGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_STAT_DMA_ING_STATS_CFG_BCM56440_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_STAT_DMA_ING_STATS_CFG_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_STAT_DMA_ING_STATS_CFG_BCM56634_B0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_ING_STATS_CFG_BCM56840_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_CMIC_STAT_DMA_MAC_STATS_CFGr,
#endif
#if defined(BCM_56218_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_STAT_DMA_MAC_STATS_CFG_BCM56218_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_CMIC_STAT_DMA_MAC_STATS_CFG_BCM56224_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_STAT_DMA_MAC_STATS_CFG_BCM56440_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_STAT_DMA_MAC_STATS_CFG_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_STAT_DMA_MAC_STATS_CFG_BCM56634_B0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_STAT_DMA_MAC_STATS_CFG_BCM56800_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_MAC_STATS_CFG_BCM56840_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_STAT_DMA_MMU_PORTS0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_STAT_DMA_MMU_PORTS1r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_STAT_DMA_MMU_SETUPr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_11_6r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_11_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_11_8_BCM56440_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_11_8_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_11_8_BCM56634_B0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_11_8_BCM56840_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_15_8r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_15_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_15_12_BCM56440_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_15_12_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_15_12_BCM56634_B0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_15_12_BCM56840_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_17_12r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_19_16r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_19_16_BCM56440_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_19_16_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_19_16_BCM56634_B0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_19_16_BCM56840_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_23_16r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_23_18r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_23_20r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_23_20_BCM56440_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_23_20_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_23_20_BCM56634_B0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_23_20_BCM56840_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_27_24r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_27_24_BCM56440_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_27_24_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_27_24_BCM56634_B0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_27_24_BCM56840_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_31_24r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_31_28r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_31_28_BCM56440_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_31_28_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_31_28_BCM56634_B0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_31_28_BCM56840_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_35_32r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_35_32_BCM56440_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_35_32_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_35_32_BCM56634_B0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_35_32_BCM56840_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_39_36r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_39_36_BCM56440_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_39_36_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_39_36_BCM56634_B0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_39_36_BCM56840_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_3_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_3_0_BCM56440_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_3_0_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_3_0_BCM56634_B0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_3_0_BCM56840_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_43_40r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_43_40_BCM56440_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_43_40_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_43_40_BCM56634_B0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_43_40_BCM56840_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_47_44r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_47_44_BCM56440_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_47_44_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_47_44_BCM56634_B0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_47_44_BCM56840_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_51_48r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_51_48_BCM56440_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_51_48_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_51_48_BCM56634_B0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_51_48_BCM56840_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_55_52r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_55_52_BCM56440_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_55_52_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_55_52_BCM56634_B0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_55_52_BCM56840_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_59_56r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_59_56_BCM56440_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_59_56_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_59_56_BCM56634_B0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_59_56_BCM56840_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_5_0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_63_60r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_63_60_BCM56440_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_63_60_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_63_60_BCM56634_B0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_63_60_BCM56840_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_67_64r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_67_64_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_71_68r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_71_68_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_75_72r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_75_72_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_79_76r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_79_76_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_7_0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_7_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_7_4_BCM56440_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_7_4_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_7_4_BCM56634_B0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_7_4_BCM56840_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_83_80r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_83_80_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_87_84r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_87_84_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_91_88r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_91_88_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_95_92r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTNUM_MAP_95_92_BCM56440_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTSr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTS_BCM56601_A0r,
#endif
#if defined(BCM_5670_A0) || defined(BCM_5675_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTS_BCM5670_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTS_BCM5673_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTS_HIr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTS_HI_2r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTS_MOD0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_STAT_DMA_PORTS_MOD1r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORT_TYPE_MAPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORT_TYPE_MAP_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORT_TYPE_MAP_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORT_TYPE_MAP_2r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORT_TYPE_MAP_BCM56634_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORT_TYPE_MAP_HIr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_PORT_TYPE_MAP_HI_2r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_SBUS_START_ADDRESSr,
#endif
#if defined(BCM_5670_A0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
    SOC_REG_INT_CMIC_STAT_DMA_SETUPr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_STAT_DMA_SETUP_BCM56601_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_STAT_DMA_SETUP_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_STAT_DMA_SETUP_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5675_A0)
    SOC_REG_INT_CMIC_STAT_DMA_SETUP_BCM5673_A0r,
#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_CMIC_STRAP_OPTIONSr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CMIC_STRAP_OPTIONS_BCM53314_A0r,
#endif
#if defined(BCM_56218_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_SWITCH_FEATURE_ENABLEr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_CMIC_SWITCH_FEATURE_ENABLE_1r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_CMIC_SWITCH_FEATURE_ENABLE_2r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_SWITCH_FEATURE_ENABLE_BCM56224_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_SWITCH_FEATURE_ENABLE_BCM56634_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SWITCH_FEATURE_ENABLE_BCM88732_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_SW_PIO_ACK_DATA_BEAT_COUNTr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_SW_PIO_ACK_DATA_BEAT_COUNT_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_SW_RSTr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_TABLE_DMA_CFGr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_TABLE_DMA_CFG_BCM56624_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_TABLE_DMA_CFG_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_TABLE_DMA_CFG_BCM56634_B0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_TABLE_DMA_CUR_ENTRY_SBUS_ADDRr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56624_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_TABLE_DMA_ENTRY_COUNTr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_TABLE_DMA_ENTRY_COUNT_BCM56624_B0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_CMIC_TABLE_DMA_ENTRY_COUNT_BCM56820_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_TABLE_DMA_PCIMEM_START_ADDRr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_TABLE_DMA_SBUS_START_ADDRr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_CMIC_TABLE_DMA_STARTr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_TABLE_DMA_START_BCM5665_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_CMIC_TAP_CONTROLr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_TAP_CONTROL_BCM56601_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_TAP_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CMIC_TAP_CONTROL_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_CMIC_TAP_CONTROL_BCM5673_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_CMIC_TAP_CONTROL_BCM5695_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_THERMAL_MON_CALIBRATIONr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_THERMAL_MON_CALIBRATION_BCM56840_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_THERMAL_MON_CTRLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CMIC_THERMAL_MON_CTRL_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_THERMAL_MON_CTRL_BCM88732_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_THERMAL_MON_RESULTr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_THERMAL_MON_RESULT_0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_THERMAL_MON_RESULT_1r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_THERMAL_MON_RESULT_2r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_THERMAL_MON_RESULT_3r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_THERMAL_MON_RESULT_4r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CMIC_THERMAL_MON_RESULT_5r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CMIC_THERMAL_MON_RESULT_6r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CMIC_THERMAL_MON_RESULT_7r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_THERMAL_MON_RESULT_5_BCM88732_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_THERMAL_MON_RESULT_6_BCM88732_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_THERMAL_MON_RESULT_7_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TIM0_TIMER1BGLOADr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TIM0_TIMER1CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TIM0_TIMER1INTCLRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TIM0_TIMER1LOADr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TIM0_TIMER1MISr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TIM0_TIMER1RISr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TIM0_TIMER1VALUEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TIM0_TIMER2BGLOADr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TIM0_TIMER2CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TIM0_TIMER2INTCLRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TIM0_TIMER2LOADr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TIM0_TIMER2MISr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TIM0_TIMER2RISr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TIM0_TIMER2VALUEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TIM0_TIMERITCRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TIM0_TIMERITOPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TIM0_TIMERPCELLID0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TIM0_TIMERPCELLID1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TIM0_TIMERPCELLID2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TIM0_TIMERPCELLID3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TIM0_TIMERPERIPHID0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TIM0_TIMERPERIPHID1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TIM0_TIMERPERIPHID2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TIM0_TIMERPERIPHID3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TIM1_TIMER1BGLOADr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TIM1_TIMER1CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TIM1_TIMER1INTCLRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TIM1_TIMER1LOADr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TIM1_TIMER1MISr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TIM1_TIMER1RISr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TIM1_TIMER1VALUEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TIM1_TIMER2BGLOADr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TIM1_TIMER2CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TIM1_TIMER2INTCLRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TIM1_TIMER2LOADr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TIM1_TIMER2MISr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TIM1_TIMER2RISr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TIM1_TIMER2VALUEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TIM1_TIMERITCRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TIM1_TIMERITOPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TIM1_TIMERPCELLID0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TIM1_TIMERPCELLID1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TIM1_TIMERPCELLID2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TIM1_TIMERPCELLID3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TIM1_TIMERPERIPHID0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TIM1_TIMERPERIPHID1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TIM1_TIMERPERIPHID2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TIM1_TIMERPERIPHID3r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CMIC_TIMESYNC_CONTROLr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CMIC_TIMESYNC_TIMERr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_TO_CORE_PLL_CONTROL_1r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_TO_CORE_PLL_CONTROL_2r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_TO_CORE_PLL_X2_1_CONTROL_1r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_TO_CORE_PLL_X2_1_CONTROL_2r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_TO_CORE_PLL_X2_2_CONTROL_1r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_TO_CORE_PLL_X2_2_CONTROL_2r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_TO_CORE_PLL_X2_3_CONTROL_1r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_TO_CORE_PLL_X2_3_CONTROL_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TS_CAPTURE_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TS_CAPTURE_STATUS_CLRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TS_FIFO_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TS_FREQ_CTRL_LOWERr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TS_FREQ_CTRL_UPPERr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TS_GPIO_1_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TS_GPIO_1_DOWN_EVENT_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TS_GPIO_1_UP_EVENT_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TS_GPIO_2_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TS_GPIO_2_DOWN_EVENT_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TS_GPIO_2_UP_EVENT_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TS_GPIO_3_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TS_GPIO_3_DOWN_EVENT_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TS_GPIO_3_UP_EVENT_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TS_GPIO_4_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TS_GPIO_4_DOWN_EVENT_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TS_GPIO_4_UP_EVENT_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TS_GPIO_5_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TS_GPIO_5_DOWN_EVENT_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TS_GPIO_5_UP_EVENT_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TS_GPIO_6_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TS_GPIO_6_DOWN_EVENT_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TS_GPIO_6_UP_EVENT_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TS_INPUT_TIME_FIFO_IDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TS_INPUT_TIME_FIFO_TSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TS_L1_CLK_RECOVERED_CLK_BKUP_COUNT_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TS_L1_CLK_RECOVERED_CLK_COUNT_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TS_LCPLL_CLK_COUNT_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TS_TIME_CAPTURE_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TXBUF_CMC0_PKT_CNTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TXBUF_CMC1_PKT_CNTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TXBUF_CMC2_PKT_CNTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TXBUF_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TXBUF_DATABUF_MAX_FLIST_ENTRIESr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TXBUF_DATABUF_NUM_FREE_ENTRIESr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TXBUF_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TXBUF_IPINTF_BUF_DEPTHr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TXBUF_IPINTF_INTERFACE_CREDITSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TXBUF_MAX_BUF_LIMITSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TXBUF_MIN_BUF_LIMITSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TXBUF_RPE_PKT_CNTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TXBUF_STATr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_TXBUF_STAT_CLRr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CMIC_TX_PAUSE_CAPABILITYr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CMIC_TX_PAUSE_OVERRIDE_CONTROLr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CMIC_TX_PAUSE_STATr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART0_CPRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART0_CTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART0_DLH_IERr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART0_DMASAr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART0_FARr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART0_HTXr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART0_IIR_FCRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART0_LCRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART0_LPDLHr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART0_LPDLLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART0_LSRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART0_MCRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART0_MSRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART0_RBR_THR_DLLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART0_RFLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART0_RFWr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART0_SBCRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART0_SCRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART0_SDMAMr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART0_SFEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART0_SRBR_STHRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART0_SRRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART0_SRTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART0_SRTSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART0_STETr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART0_TFLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART0_TFRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART0_UCVr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART0_USRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART1_CPRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART1_CTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART1_DLH_IERr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART1_DMASAr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART1_FARr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART1_HTXr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART1_IIR_FCRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART1_LCRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART1_LPDLHr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART1_LPDLLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART1_LSRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART1_MCRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART1_MSRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART1_RBR_THR_DLLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART1_RFLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART1_RFWr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART1_SBCRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART1_SCRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART1_SDMAMr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART1_SFEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART1_SRBR_STHRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART1_SRRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART1_SRTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART1_SRTSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART1_STETr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART1_TFLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART1_TFRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART1_UCVr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UART1_USRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UC0_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CMIC_UC1_CONFIGr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_XGXS0_PLL_CONTROL_1r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_XGXS0_PLL_CONTROL_2r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_XGXS0_PLL_CONTROL_3r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_XGXS0_PLL_CONTROL_4r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_CMIC_XGXS0_PLL_CONTROL_1_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_XGXS0_PLL_CONTROL_1_BCM56624_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_XGXS0_PLL_CONTROL_1_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CMIC_XGXS0_PLL_CONTROL_1_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_XGXS0_PLL_CONTROL_1_BCM88732_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_XGXS0_PLL_CONTROL_2_BCM56624_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_XGXS0_PLL_CONTROL_2_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CMIC_XGXS0_PLL_CONTROL_2_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_XGXS0_PLL_CONTROL_2_BCM88732_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_XGXS0_PLL_CONTROL_3_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CMIC_XGXS0_PLL_CONTROL_3_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_XGXS0_PLL_CONTROL_3_BCM88732_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_XGXS0_PLL_CONTROL_4_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CMIC_XGXS0_PLL_CONTROL_4_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_XGXS0_PLL_CONTROL_4_BCM88732_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_XGXS0_PLL_STATUSr,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_XGXS0_PLL_STATUS_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_1r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_2r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_3r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_4r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_1_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_1_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_1_BCM56624_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_1_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_1_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_1_BCM88732_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_2_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_2_BCM56624_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_2_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_2_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_2_BCM88732_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_3_BCM56334_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_3_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_3_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_3_BCM88732_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_4_BCM56334_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_4_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_4_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_XGXS1_PLL_CONTROL_4_BCM88732_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_XGXS1_PLL_STATUSr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_XGXS1_PLL_STATUS_BCM56334_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_XGXS1_PLL_STATUS_BCM56634_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_XGXS2_PLL_CONTROL_1r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_XGXS2_PLL_CONTROL_2r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_XGXS2_PLL_CONTROL_3r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_CMIC_XGXS2_PLL_CONTROL_4r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_XGXS2_PLL_CONTROL_1_BCM56334_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_XGXS2_PLL_CONTROL_1_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CMIC_XGXS2_PLL_CONTROL_1_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_XGXS2_PLL_CONTROL_1_BCM88732_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_XGXS2_PLL_CONTROL_2_BCM56334_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_XGXS2_PLL_CONTROL_2_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CMIC_XGXS2_PLL_CONTROL_2_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_XGXS2_PLL_CONTROL_2_BCM88732_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_XGXS2_PLL_CONTROL_3_BCM56334_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_XGXS2_PLL_CONTROL_3_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CMIC_XGXS2_PLL_CONTROL_3_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_XGXS2_PLL_CONTROL_3_BCM88732_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_XGXS2_PLL_CONTROL_4_BCM56334_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_XGXS2_PLL_CONTROL_4_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CMIC_XGXS2_PLL_CONTROL_4_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_XGXS2_PLL_CONTROL_4_BCM88732_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_XGXS2_PLL_STATUSr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_CMIC_XGXS2_PLL_STATUS_BCM56334_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_XGXS2_PLL_STATUS_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CMIC_XGXS3_PLL_CONTROL_1r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CMIC_XGXS3_PLL_CONTROL_2r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CMIC_XGXS3_PLL_CONTROL_3r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CMIC_XGXS3_PLL_CONTROL_4r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_XGXS3_PLL_CONTROL_1_BCM88732_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_XGXS3_PLL_CONTROL_2_BCM88732_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_XGXS3_PLL_CONTROL_3_BCM88732_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_XGXS3_PLL_CONTROL_4_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_XGXS3_PLL_STATUSr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_1r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_2r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_3r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_4r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_5r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_6r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_7r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_8r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_9r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_10r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_11r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_12r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_13r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_14r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_15r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_16r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_17r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_18r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_19r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_20r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_21r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_22r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_23r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_24r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_0_BCM56624_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_0_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_10_BCM56624_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_10_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_11_BCM56624_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_11_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_12_BCM56624_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_12_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_13_BCM56624_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_13_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_14_BCM56624_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_14_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_15_BCM56624_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_15_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_16_BCM56624_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_16_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_17_BCM56624_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_17_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_18_BCM56624_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_18_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_19_BCM56624_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_19_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_1_BCM56624_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_1_BCM56634_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_20_BCM56634_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_21_BCM56634_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_22_BCM56634_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_23_BCM56634_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_24_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_2_BCM56624_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_2_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_3_BCM56624_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_3_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_4_BCM56624_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_4_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_5_BCM56624_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_5_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_6_BCM56624_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_6_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_7_BCM56624_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_7_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_8_BCM56624_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_8_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_9_BCM56624_A0r,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_CMIC_XGXS_MDIO_CONFIG_9_BCM56634_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_CMIC_XGXS_PLL_CONTROL_1r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_CMIC_XGXS_PLL_CONTROL_2r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_CMIC_XGXS_PLL_CONTROL_3r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_CMIC_XGXS_PLL_CONTROL_4r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CMIC_XGXS_PLL_CONTROL_1_BCM53314_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CMIC_XGXS_PLL_CONTROL_1_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0)
    SOC_REG_INT_CMIC_XGXS_PLL_CONTROL_1_BCM56224_A0r,
#endif
#if defined(BCM_56224_B0)
    SOC_REG_INT_CMIC_XGXS_PLL_CONTROL_1_BCM56224_B0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_CMIC_XGXS_PLL_CONTROL_2_BCM56224_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_CMIC_XGXS_PLL_STATUSr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CMIC_XGXS_PLL_STATUS_BCM53314_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_CNG0COSDROPRATEr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CNG0COSDROPRATE_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_CNG0COSDROPRATE_BCM56142_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_CNG0COSDROPRATE_BCM56224_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_CNG1COSDROPRATEr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CNG1COSDROPRATE_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_CNG1COSDROPRATE_BCM56142_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_CNG1COSDROPRATE_BCM56224_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_CNGCOSCELLLIMIT0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_CNGCOSCELLLIMIT1r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_CNGCOSPKTLIMITr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_CNGCOSPKTLIMIT0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_CNGCOSPKTLIMIT1r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CNGCOSPKTLIMIT0_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_CNGCOSPKTLIMIT0_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CNGCOSPKTLIMIT0_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_CNGCOSPKTLIMIT0_BCM56224_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_CNGCOSPKTLIMIT0_BCM56514_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CNGCOSPKTLIMIT1_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_CNGCOSPKTLIMIT1_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CNGCOSPKTLIMIT1_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_CNGCOSPKTLIMIT1_BCM56224_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_CNGCOSPKTLIMIT1_BCM56514_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_CNGCOSPKTLIMIT_BCM5673_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_CNGCOSPKTLIMIT_BCM5695_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_CNGDROPCOUNTr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_CNGDROPCOUNT0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_CNGDROPCOUNT1r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_CNGDROPCOUNT0_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CNGDROPCOUNT0_BCM56218_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_CNGDROPCOUNT0_BCM56224_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_CNGDROPCOUNT1_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CNGDROPCOUNT1_BCM56218_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_CNGDROPCOUNT1_BCM56224_A0r,
#endif
#if defined(BCM_5673_A0)
    SOC_REG_INT_CNGDROPCOUNT_BCM5673_A0r,
#endif
#if defined(BCM_5674_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_CNGDROPCOUNT_BCM5674_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_CNGDYNCELLLIMIT0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_CNGDYNCELLLIMIT1r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_CNGPORTPKTLIMIT0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_CNGPORTPKTLIMIT1r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_CNGPORTPKTLIMIT0_BCM56142_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_CNGPORTPKTLIMIT1_BCM56142_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_CNGTOTALDYNCELLLIMIT0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_CNGTOTALDYNCELLLIMIT1r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_CNG_MAPr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_CNG_MAP_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56800_A0)
    SOC_REG_INT_CNG_MAP_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_CNG_MAP_BCM56514_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_CNG_MAP_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_CNG_MAP_BCM56820_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_CNTX_AGING_LIMITr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_CNTX_LRU_ENr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0)
    SOC_REG_INT_COLOR_AWAREr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_COLOR_AWARE_BCM56840_B0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_COMMAND_CONFIGr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_COMMAND_CONFIG_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_COMMAND_CONFIG_BCM56142_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_COMMAND_CONFIG_BCM56224_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_COMMAND_CONFIG_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_COMMAND_CONFIG_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_COMMAND_CONFIG_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_COMMAND_CONFIG_BCM56685_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_COMMAND_CONFIG_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_COMMAND_CONFIG_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_COMMAND_CONFIG_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_COMMAND_CONFIG_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_COMMAND_CONFIG_BCM88732_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_CONFIGr,
#endif
#if defined(BCM_5673_A0)
    SOC_REG_INT_CONFIG_BCM5673_A0r,
#endif
#if defined(BCM_5674_A0)
    SOC_REG_INT_CONFIG_BCM5674_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_CONFIG_BCM5695_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CONFIG_ECCr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CONFIG_EVENT_FIFOr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CONFIG_QPP_EVENT_BLOCKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CONFIG_QPP_PUP_BPr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CONFIG_QPP_TS_BPr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_COPYCOUNTCTLr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_COPYCOUNTCTL_BCM56601_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_COPYCOUNT_PARITYr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_COPYCOUNT_PARITY_BCM56601_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_COREIDr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CORRECTED_ECC_ERRORr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CORRECTED_ECC_ERROR_MASKr,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_COSARBSELr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_COSARBSEL_BCM5673_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_COSDP_REMAP_CONTROLr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_COSLCCOUNTr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_COSLCCOUNT_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_COSLCCOUNT_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_COSLCCOUNT_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_COSLCCOUNT_BCM56224_A0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    SOC_REG_INT_COSLCCOUNT_BCM56314_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_COSLCCOUNT_BCM56504_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88732_A0)
    SOC_REG_INT_COSMASKr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_COSMASK_BCM56840_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_COSMASK_CPUr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_COSMASK_CPU1r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0)
    SOC_REG_INT_COSPKTCOUNTr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_COSPKTCOUNT_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_COSPKTCOUNT_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_COSPKTCOUNT_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_COSPKTCOUNT_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_COSPKTCOUNT_BCM56504_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_COSPKTCOUNT_BCM5695_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88732_A0)
    SOC_REG_INT_COSWEIGHTSr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_COSWEIGHTS_BCM56624_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_COSWEIGHTS_BCM56634_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_COS_MAP_SELr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_COS_MAP_SEL_BCM56142_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_COS_MAP_SEL_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_COS_MAP_SEL_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_COS_MAP_SEL_BCM88732_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_COS_MODEr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_COS_MODE_Xr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_COS_MODE_Yr,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_COS_SELr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_COS_SEL_2r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_COS_SEL_2_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_COS_SEL_2_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_COS_SEL_2_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_COS_SEL_2_BCM56224_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_COS_SEL_2_BCM56334_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_COS_SEL_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_COS_SEL_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_COS_SEL_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_COS_SEL_BCM56224_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_COS_SEL_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_COS_SEL_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_COS_SEL_BCM56601_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_COS_SEL_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_COS_SEL_BCM5673_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_COS_SEL_BCM56800_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_CPATHBISRDBGRDDATAr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CPB_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CPB_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CPB_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CPB_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CPQLINKMEMDEBUGr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CPQ_COS_EMPTY_REGr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_CPUMAXBUCKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_CPUMAXBUCKETCONFIG_64r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CPUPKTECCr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_CPUPKTMAXBUCKETr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_CPUPKTMAXBUCKETCONFIGr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_CPUPKTMAXBUCKETCONFIG_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CPUPKTMAXBUCKETCONFIG_BCM88732_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_CPUPKTMAXBUCKET_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CPUPKTMAXBUCKET_BCM88732_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_CPUPKTPORTMAXBUCKETr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_CPUPKTPORTMAXBUCKETCONFIGr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CPUPKTPORTMAXBUCKETCONFIG_BCM88732_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CPUPKTPORTMAXBUCKET_BCM88732_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_CPUPORTMAXBUCKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_CPUPORTMAXBUCKETCONFIG_64r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_CPUSLOTMINTIMERr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_CPU_BWr,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_CPU_CONTROLr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_CPU_CONTROL_0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56602_A0)
    SOC_REG_INT_CPU_CONTROL_1r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_CPU_CONTROL_2r,
#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_CPU_CONTROL_3r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CPU_CONTROL_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CPU_CONTROL_0_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_CPU_CONTROL_0_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CPU_CONTROL_0_BCM56840_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CPU_CONTROL_1_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_CPU_CONTROL_1_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CPU_CONTROL_1_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_CPU_CONTROL_1_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0)
    SOC_REG_INT_CPU_CONTROL_1_BCM56304_B0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CPU_CONTROL_1_BCM56440_A0r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_CPU_CONTROL_1_BCM56504_A0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_CPU_CONTROL_1_BCM56504_B0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_CPU_CONTROL_1_BCM56514_A0r,
#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_CPU_CONTROL_1_BCM56601_B0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_CPU_CONTROL_1_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_CPU_CONTROL_1_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CPU_CONTROL_1_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_CPU_CONTROL_1_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CPU_CONTROL_1_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CPU_CONTROL_1_BCM88732_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CPU_CONTROL_2_BCM56218_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_CPU_CONTROL_2_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_CPU_CONTROL_2_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_CPU_CONTROL_2_BCM56514_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CPU_CONTROL_2_BCM56800_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CPU_CONTROL_3_BCM56218_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_CPU_CONTROL_3_BCM56224_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_CPU_CONTROL_3_BCM56514_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CPU_CONTROL_3_BCM56800_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_CPU_CONTROL_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_CPU_CONTROL_BCM5673_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_CPU_CONTROL_BCM5695_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_CPU_CONTROL_Mr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_CPU_CONTROL_M_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CPU_CONTROL_M_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_CPU_CONTROL_M_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CPU_CONTROL_M_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CPU_COS14_MASKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CPU_COS15_MASKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CPU_COS1_MASKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CPU_COS2_MASKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CPU_COS3_MASKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CPU_COS4_MASKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CPU_COS5_MASKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CPU_COS6_MASKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CPU_COS7_MASKr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_CPU_COS_CAM_BIST_CONFIGr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_CPU_COS_CAM_BIST_CONFIG_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_CPU_COS_CAM_BIST_CONFIG_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CPU_COS_CAM_BIST_CONFIG_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_CPU_COS_CAM_BIST_CONFIG_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_CPU_COS_CAM_BIST_CONFIG_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CPU_COS_CAM_BIST_CONFIG_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_CPU_COS_CAM_BIST_DBG_DATAr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_CPU_COS_CAM_BIST_DBG_DATA_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_CPU_COS_CAM_BIST_DBG_DATA_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CPU_COS_CAM_BIST_DBG_DATA_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_CPU_COS_CAM_BIST_DBG_DATA_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_CPU_COS_CAM_BIST_DBG_DATA_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CPU_COS_CAM_BIST_DBG_DATA_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_CPU_COS_CAM_BIST_STATUSr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_CPU_COS_CAM_BIST_STATUS_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_CPU_COS_CAM_BIST_STATUS_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CPU_COS_CAM_BIST_STATUS_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_CPU_COS_CAM_BIST_STATUS_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_CPU_COS_CAM_BIST_STATUS_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CPU_COS_CAM_BIST_STATUS_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_CPU_COS_CAM_DBGCTRLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_CPU_COS_CAM_DBGCTRL_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_CPU_COS_CAM_DBGCTRL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CPU_COS_CAM_DBGCTRL_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_CPU_COS_CAM_DBGCTRL_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_CPU_COS_CAM_DBGCTRL_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CPU_COS_CAM_DBGCTRL_BCM56840_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_CPU_COS_SELr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CPU_COS_SEL_2r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CPU_COS_SEL_2_BCM53314_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CPU_COS_SEL_2_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_CPU_COS_SEL_2_BCM56224_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CPU_COS_SEL_BCM53314_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CPU_COS_SEL_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_CPU_COS_SEL_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_CPU_COS_SEL_BCM56504_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CPU_COS_SEL_BCM56800_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_CPU_PRIORITY_SELr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CPU_PRIORITY_SEL_2r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_CPU_PRIORITY_SEL_2_BCM53314_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CPU_PRIORITY_SEL_2_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_CPU_PRIORITY_SEL_2_BCM56224_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_CPU_PRIORITY_SEL_BCM56218_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_CPU_PRIORITY_SEL_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_CPU_PRIORITY_SEL_BCM56504_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_CPU_PRIORITY_SEL_BCM56800_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CPU_QL_CONTROLr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_CPU_SLOT_COUNTr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    SOC_REG_INT_CPU_TS_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_CPU_TS_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_CPU_TS_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_CPU_TS_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_CPU_TS_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_CPU_TS_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CRC_APPEND_ENABLEr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56602_A0)
    SOC_REG_INT_CSE_CONFIGr,
#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_CSE_CONFIG_BCM56601_B0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_CSE_DTU_ATE_STS0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_CSE_DTU_ATE_STS1r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_CSE_DTU_ATE_STS2r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_CSE_DTU_ATE_TMODEr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_CSE_DTU_LTE_ADR0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_CSE_DTU_LTE_ADR1r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_CSE_DTU_LTE_D0F_0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_CSE_DTU_LTE_D0F_1r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_CSE_DTU_LTE_D0R_0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_CSE_DTU_LTE_D0R_1r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_CSE_DTU_LTE_D1F_0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_CSE_DTU_LTE_D1F_1r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_CSE_DTU_LTE_D1R_0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_CSE_DTU_LTE_D1R_1r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_CSE_DTU_LTE_STS_DONEr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_CSE_DTU_LTE_STS_ERR_ADRr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_CSE_DTU_LTE_STS_ERR_DF_0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_CSE_DTU_LTE_STS_ERR_DF_1r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_CSE_DTU_LTE_STS_ERR_DR_0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_CSE_DTU_LTE_STS_ERR_DR_1r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_CSE_DTU_LTE_TMODE0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_CSE_DTU_LTE_TMODE1r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_CSE_DTU_MODEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_16r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_17r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_18r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_19r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_20r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_21r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_22r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_23r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_24r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_25r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_26r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_27r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_28r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_29r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_30r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_31r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_32r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_33r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_34r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_35r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_36r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_37r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_38r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_39r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_40r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_41r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_42r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_43r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_44r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_45r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_46r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_47r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_48r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_49r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_50r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_51r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_52r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_53r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_54r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_55r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_56r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_57r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_58r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_59r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_60r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_61r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_62r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CSRCSEL_CHID_63r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_ACE_BYTE_THRESHOLDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_ACE_CTRLr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_ACE_EVENT_THRESHOLDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_ACE_RANDOM_SEEDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_BRICK_TMr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_COLLISION_ERRORr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_COLLISION_ERROR_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_CONFIG0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_CONFIG_BACKGROUND_ENABLEr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_CONFIG_BACKGROUND_RATEr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_CONFIG_SHIFT_SEG15_TO_SEG0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_CONFIG_SHIFT_SEG31_TO_SEG16r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_DEBUG_CNTR0_ADDRr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_DEBUG_CNTR0_AMOUNT_HIGHr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_DEBUG_CNTR0_AMOUNT_LOWr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_DEBUG_CNTR0_EVENT_HIGHr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_DEBUG_CNTR0_EVENT_LOWr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_DEBUG_CNTR1_ADDRr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_DEBUG_CNTR1_AMOUNT_HIGHr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_DEBUG_CNTR1_AMOUNT_LOWr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_DEBUG_CNTR1_EVENT_HIGHr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_DEBUG_CNTR1_EVENT_LOWr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_DEBUG_CNTR2_ADDRr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_DEBUG_CNTR2_AMOUNT_HIGHr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_DEBUG_CNTR2_AMOUNT_LOWr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_DEBUG_CNTR2_EVENT_HIGHr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_DEBUG_CNTR2_EVENT_LOWr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_DEBUG_CNTR3_ADDRr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_DEBUG_CNTR3_AMOUNT_HIGHr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_DEBUG_CNTR3_AMOUNT_LOWr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_DEBUG_CNTR3_EVENT_HIGHr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_DEBUG_CNTR3_EVENT_LOWr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_DEBUG_CNTR_HALTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_DEBUG_CNTR_INJECTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_DEBUG_CNTR_INJECT_SEGMENT_CNTRIDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_DEBUG_CNTR_INJECT_VALUESr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_DEBUG_CNTR_UPDATEr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_DMA_FIFO_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_DMA_FIFO_CTRLr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_DMA_FIFO_TMr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_DMA_MESSAGE_SIZEr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_DROP_ERRORr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_DROP_ERROR_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_ECC_DEBUG0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_ECC_ERRORr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_ECC_STATUS0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_ECC_STATUS1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_ECC_STATUS2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_ECC_STATUS3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_ECC_STATUS4r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_ECC_STATUS5r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_ECC_STATUS6r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_ECC_STATUS7r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_ECC_STATUS8r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_ECC_STATUS9r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_ECC_STATUS10r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_ECC_STATUS11r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_ECC_STATUS12r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_ECC_STATUS13r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_ECC_STATUS14r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_ECC_STATUS15r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_ECC_STATUS16r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_ECC_STATUS17r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_EJECT_OVERFLOW_ERRORr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_EJECT_OVERFLOW_ERROR_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_EJECT_THRESH_ERRORr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_EJECT_THRESH_ERROR_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_MANUAL_EJECT_COMMIT_TIMERr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_MANUAL_EJECT_CONFIG0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_MANUAL_EJECT_CONFIG1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_MANUAL_EJECT_CONFIG2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_MANUAL_EJECT_CONFIG3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_MANUAL_EJECT_CTRLr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_MESSAGE_READYr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_MESSAGE_READY_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_PARITY_DEBUG0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_PARITY_DEBUG1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_PARITY_ERRORr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_PARITY_ERROR_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_THRESHOLD_EVENTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_THRESHOLD_EVENT_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_UNMAPPED_ERRORr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_CS_UNMAPPED_ERROR_MASKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CTRL_DA1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CTRL_DA2r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CTRL_DA3r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CTRL_DA4r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CTRL_DA5r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CTRL_DA6r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CTRL_ETHERTYPE1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CTRL_ETHERTYPE2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CTR_DEQ_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CTR_DEQ_DTYPE_TBL0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CTR_DEQ_DTYPE_TBL1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CTR_DEQ_DTYPE_TBL2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CTR_DEQ_STATS_CFGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CTR_ECC_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CTR_ENQ_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CTR_ENQ_STATS_CFGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CTR_ERRORr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CTR_ERROR_MASKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CTR_FLEX_CNT_ECC_STATUSr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CTR_MEM_CFGr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CTR_MEM_DEBUGr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_CTR_MEM_TMr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CTR_MEM_TM_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CTR_Q_STATS_MAPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CTR_SEGMENT_STARTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CTR_SYS_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTEQr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTMSKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTQSTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_16r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_17r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_18r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_19r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_20r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_21r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_22r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_23r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_24r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_25r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_26r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_27r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_28r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_29r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_30r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_31r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_32r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_33r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_34r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_35r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_36r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_37r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_38r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_39r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_40r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_41r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_42r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_43r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_44r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_45r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_46r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_47r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_48r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_49r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_50r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_51r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_52r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_53r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_54r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_55r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_56r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_57r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_58r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_59r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_60r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_61r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_62r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_CWINTS_CHID_63r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CW_PD_CELL_CTRLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CW_PD_CELL_GOr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CW_PE_CELL_CTRLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CW_PE_CELL_GOr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CW_PKT_CELL_DATA0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CW_PKT_CELL_DATA1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CW_PKT_CELL_DATA2r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CW_PKT_CELL_DATA3r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CW_PKT_CELL_DATA4r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CW_PKT_CELL_DATA5r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CW_PKT_CELL_DATA6r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CW_PKT_CELL_DATA7r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CW_PKT_CELL_DATA8r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CW_PKT_CELL_DATA9r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CW_PKT_CELL_DATA10r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CW_PKT_CELL_DATA11r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CW_PKT_CELL_DATA12r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CW_PKT_CELL_DATA13r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CW_PKT_CELL_DATA14r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CW_PKT_CELL_DATA15r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CW_PKT_CELL_DATA16r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CW_PKT_CELL_DATA17r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CW_PKT_CELL_DATA18r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CW_PKT_CELL_DATA19r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CW_PKT_CELL_DATA20r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CW_PKT_CELL_DATA21r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CW_PKT_CELL_DATA22r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CW_PKT_CELL_DATA23r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CW_PKT_CELL_DATA24r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CW_PKT_CELL_DATA25r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CW_PKT_CELL_DATA26r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CW_PKT_CELL_DATA27r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CW_PKT_CELL_DATA28r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CW_PKT_CELL_DATA29r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CW_PKT_CELL_DATA30r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_CW_PKT_CELL_DATA31r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DCRCSSr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DDP_C0_PORT_AC_CMDr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DDP_C0_PORT_AC_DATAr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DDP_C0_PORT_A_RADDRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DDP_C0_PORT_BD_CMDr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DDP_C0_PORT_BD_DATAr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DDP_C0_PORT_B_RADDRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DDP_C0_PORT_C_WADDRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DDP_C0_PORT_D_WADDRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DDP_C1_PORT_AC_CMDr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DDP_C1_PORT_AC_DATAr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DDP_C1_PORT_A_RADDRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DDP_C1_PORT_BD_CMDr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DDP_C1_PORT_BD_DATAr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DDP_C1_PORT_B_RADDRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DDP_C1_PORT_C_WADDRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DDP_C1_PORT_D_WADDRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DDP_C2_PORT_AC_CMDr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DDP_C2_PORT_AC_DATAr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DDP_C2_PORT_A_RADDRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DDP_C2_PORT_BD_CMDr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DDP_C2_PORT_BD_DATAr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DDP_C2_PORT_B_RADDRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DDP_C2_PORT_C_WADDRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DDP_C2_PORT_D_WADDRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DDP_C3_PORT_AC_CMDr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DDP_C3_PORT_AC_DATAr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DDP_C3_PORT_A_RADDRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DDP_C3_PORT_BD_CMDr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DDP_C3_PORT_BD_DATAr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DDP_C3_PORT_B_RADDRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DDP_C3_PORT_C_WADDRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DDP_C3_PORT_D_WADDRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DDP_MODULE_CONTROLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DDP_PROGRAM_GOr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DDR3_PLL_CTRL_REGISTER_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DDR3_PLL_CTRL_REGISTER_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DDR3_PLL_CTRL_REGISTER_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DDR3_PLL_CTRL_REGISTER_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DDR3_PLL_CTRL_REGISTER_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DDR3_PLL_STATUSr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_DDR72_CONFIG_REG1_ISr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_DDR72_CONFIG_REG2_ISr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56602_A0)
    SOC_REG_INT_DDR72_CONFIG_REG3_ISr,
#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_DDR72_CONFIG_REG3_IS_BCM56601_B0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_DDR72_STATUS_REG1_ISr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_DDR72_STATUS_REG2_ISr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_DEBOUNCED_LINK_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_DEBOUNCED_LINK_STATUS_CHANGEr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_DEBOUNCED_LINK_STATUS_CHANGE_MASKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_DEBOUNCED_LINK_STATUS_STICKYr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_DEBUG0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_DEBUG1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_DEBUG10r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_DEBUG20r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_DEBUG0_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_DEBUG0_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DEBUG0_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_DEBUG0_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEBUG0_EXTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEBUG0_INTr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_DEBUG1_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_DEBUG1_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DEBUG1_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_DEBUG1_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEBUG1_EXTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEBUG1_INTr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_B0)
    SOC_REG_INT_DEBUGCONFIGr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_DEBUGCONFIG_BCM56601_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_DEBUGRAM_ECC_STATUSr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56602_A0)
    SOC_REG_INT_DEBUG_BSEr,
#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_DEBUG_BSE_BCM56601_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_DEBUG_CAPTURE_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_DEBUG_COLOR_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEBUG_COMP_CLKEN_RST_CONTROLr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_DEBUG_CSEr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_DEBUG_ENQ_DROP_COSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_DEBUG_ENQ_DROP_PGr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_DEBUG_ENQ_DROP_SOURCEr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_DEBUG_HOL_STATUSr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_DEBUG_HSEr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_DEBUG_MEM_DCM_CONTROLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_DEBUG_PG_COUNT_STATUS0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_DEBUG_PG_COUNT_STATUS1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_DEBUG_PORT_COUNT_STATUS0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_DEBUG_PORT_COUNT_STATUS1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_DEBUG_PORT_SELECTr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_DEBUG_PORT_SHARED_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_DEBUG_QUEUE_MIN_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_DEBUG_QUEUE_SHARED_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_DEBUG_THDI_ERRORr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_DEBUG_THDI_ERROR_MASKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_DEBUG_THDO_ERRORr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_DEBUG_THDO_ERROR_MASKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEBUG_TOQ_QEN_ACCOUNT_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEBUG_TOQ_QEN_ACCOUNT_1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_DEFERAL_QUEUE_DEBUGr,
#endif
#if defined(BCM_56601_B0) || defined(BCM_56602_B0)
    SOC_REG_INT_DEF_VLAN_CONTROLr,
#endif
#if defined(BCM_56601_C0) || defined(BCM_56602_C0)
    SOC_REG_INT_DEF_VLAN_CONTROL_BCM56601_C0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_DEQ_AGED_PKT_CNTr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_DEQ_AGINGMASKr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_DEQ_AGINGMASK_64r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_DEQ_AGINGMASK_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DEQ_AGINGMASK_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_DEQ_AGINGMASK_BCM88732_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_DEQ_AGINGMASK_CPU_PORTr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DEQ_AGINGMASK_CPU_PORT_0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DEQ_AGINGMASK_CPU_PORT_1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_DEQ_AGINGMASK_CPU_PORT_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_AGING_MASK_LOOKUP_TABLE_MEMORY_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_AGING_MASK_MEMORY_ECC_STATUS_DEBUGr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_DEQ_BYPASSMMUr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_DEQ_CBPERRPTRr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_DEQ_CBPERRPTR_BCM56624_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_CCPE_FIFO_CFGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_CELL_REP_BUFFER_WATERMARK_DEBUGr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_DEQ_DEBUG0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_DEQ_DEBUG1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_ECC_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_EFIFO_AGING_WRED_MEMORY_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_EFIFO_CCBE_CONTROL_DATA_MEMORY_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_0_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_1_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_2_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_3_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_4_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_EFIFO_CCBE_DATA_ECC_MEMORY_5_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_EFIFO_CFGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_EFIFO_CFG_COMPLETEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_EFIFO_EMPTY_FULL_STATUS_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_EFIFO_STATUS_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_EFIFO_WATERMARK_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_EGRESS_FIFO_AGING_WRED_MEMORY_ECC_STATUS_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_EGRESS_FIFO_CONTROL_DATA_MEMORY_ECC_STATUS_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_EGRESS_FIFO_OVERFLOW_ERROR_PORT_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_EGRESS_FIFO_UNDERRUN_ERROR_PORT_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_ERRORr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_ERROR_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_ERROR_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_ERROR_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_ERROR_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_ERROR_MASK_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_ERROR_MASK_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_ERROR_MASK_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_ERROR_MASK_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_GLOBAL_1B_ECC_ERROR_COUNT_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_GLOBAL_2B_ECC_ERROR_COUNT_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_GLOBAL_CELL_COUNT_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_GLOBAL_PKT_AGED_COUNT_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_GLOBAL_PKT_AGED_MARKED_COUNT_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_GLOBAL_PKT_COUNT_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_GLOBAL_PKT_MARKED_COUNT_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_GLOBAL_RD_REQ_RSP_COUNT_DEBUGr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_DEQ_LENGTHERRPTRr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_DEQ_MARKED_PKT_CNTr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DEQ_MEMDEBUG0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DEQ_MEMDEBUG1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_MISCELLANEOUS_CFG_DEBUGr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DEQ_MPBERRPTRr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_DEQ_PKTHDR0ERRPTRr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_DEQ_PKTHDR0ERRPTR_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_DEQ_PKTHDR2ERRPTRr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_DEQ_PKTHDR2ERRPTR_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_DEQ_PKTHDRCPUERRPTRr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_DEQ_PKTHDRCPUERRPTR_BCM56334_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DEQ_PKTHDRERRPTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_PRE_EGRESS_FIFO_ECC_VERIFICATION_EXT_ECC_STATUS_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_PRE_EGRESS_FIFO_ECC_VERIFICATION_INT_ECC_STATUS_DEBUGr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_DEQ_PURGE_PKT_CNTr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_DEQ_RDEHDRERRPTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_RD_CTRL_CELL_REP_INFO_BUFFER_MEMORY_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_RD_CTRL_EXT_CELL_REP_INFO_BUFFER_CFGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_RD_CTRL_RD_REQ_LATENCY_WATERMARK_DEBUGr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_DEQ_SPAREr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_TOQ_CELL_REP_INFO_BUFFER_ECC_STATUS_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_TOQ_CREDIT_INITIALIZATION_COMPLETEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_TRACE_IF_CAPT_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_TRACE_IF_CAPT_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_TRACE_IF_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_TRACE_IF_COUNTERr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_TRACE_IF_MASK_FIELD_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_TRACE_IF_MASK_FIELD_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_TRACE_IF_VALUE_FIELD_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEQ_TRACE_IF_VALUE_FIELD_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEST_PORT_CFG_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DEST_PORT_CFG_1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_DIAG_LOOPBACK_CNT0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_DIAG_LOOPBACK_CNT1r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_DLB_HGT_CURRENT_TIMEr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_DLB_HGT_FINAL_PORT_QUALITY_MEASUREr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_DLB_HGT_FLOWSET_PORT_PARITY_CONTROLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DLB_HGT_FLOWSET_PORT_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DLB_HGT_FLOWSET_PORT_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DLB_HGT_FLOWSET_PORT_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DLB_HGT_FLOWSET_PORT_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_CONTROLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_DLB_HGT_FLOWSET_TIMESTAMP_PARITY_CONTROLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DLB_HGT_FLOWSET_TIMESTAMP_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DLB_HGT_FLOWSET_TIMESTAMP_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DLB_HGT_FLOWSET_TIMESTAMP_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_DLB_HGT_FLOWSET_TIMESTAMP_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_DLB_HGT_PORT_AVG_QUALITY_MEASUREr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_DLB_HGT_PORT_INST_QUALITY_MEASUREr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_DLB_HGT_PORT_QUALITY_MEASURE_UPDATE_CONTROLr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_DLB_HGT_QUALITY_MEASURE_CONTROLr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_DLB_HGT_QUANTIZED_AVG_QUALITY_MEASUREr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_DLB_HGT_QUANTIZE_CONTROLr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_DLB_HGT_RANDOM_SELECTION_CONTROLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DLB_HGT_RANDOM_SELECTION_CONTROL_Xr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DLB_HGT_RANDOM_SELECTION_CONTROL_Yr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_DLFBC_RATE_CONTROLr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_DLFBC_RATE_CONTROL_M0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_DLFBC_RATE_CONTROL_M1r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_DLFBC_STORM_CONTROLr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_DLFBC_STORM_CONTROL_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    SOC_REG_INT_DLFBC_STORM_CONTROL_BCM56504_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_DLF_RATE_CONTROLr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_DLF_RATE_CONTROL_BCM5673_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_DLF_RATE_CONTROL_BCM5695_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_DLF_TRUNK_BLOCK_MASKr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_DLF_TRUNK_BLOCK_MASK_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_DLF_TRUNK_BLOCK_MASK_BCM5673_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_DMUX_TRUNKSELr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DMVOQ_WRED_CONFIGr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56602_A0)
    SOC_REG_INT_DOS_CONTROLr,
#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_DOS_CONTROL_2r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_DOS_CONTROL_3r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_DOS_CONTROL_2_BCM53314_A0r,
#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_DOS_CONTROL_2_BCM56218_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_DOS_CONTROL_2_BCM56504_B0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88732_A0)
    SOC_REG_INT_DOS_CONTROL_2_BCM56624_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_DOS_CONTROL_2_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_DOS_CONTROL_2_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_DOS_CONTROL_2_BCM56840_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_DOS_CONTROL_BCM53314_A0r,
#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_DOS_CONTROL_BCM56218_A0r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_DOS_CONTROL_BCM56504_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_DOS_CONTROL_BCM56504_B0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_DOS_CONTROL_BCM56514_A0r,
#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_DOS_CONTROL_BCM56601_B0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    SOC_REG_INT_DOS_CONTROL_BCM56624_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_DOS_CONTROL_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_DOS_CONTROL_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_DOS_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_DOS_CONTROL_BCM88732_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_DPATHBISRDBGRDDATAr,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_DROPPEDCELLCOUNTr,
#endif
#if defined(BCM_5673_A0)
    SOC_REG_INT_DROPPEDCELLCOUNT_BCM5673_A0r,
#endif
#if defined(BCM_5674_A0)
    SOC_REG_INT_DROPPEDCELLCOUNT_BCM5674_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_DROPPEDPKTCOUNTr,
#endif
#if defined(BCM_5673_A0)
    SOC_REG_INT_DROPPEDPKTCOUNT_BCM5673_A0r,
#endif
#if defined(BCM_5674_A0)
    SOC_REG_INT_DROPPEDPKTCOUNT_BCM5674_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_DROPPEDPKTCOUNT_BCM5695_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_DROP_AGGr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_DROP_BYTE_CNTr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_DROP_BYTE_CNT_INGr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DROP_BYTE_CNT_ING_64r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_DROP_CBPr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DROP_CBP_64r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_DROP_CBP_BCM56634_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_DROP_CONTROL_0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_DROP_CONTROL_0_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_DROP_CONTROL_0_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_DROP_CONTROL_0_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_DROP_ICV_FAILED_PKTSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_DROP_MACSEC_ERROR_PKTSr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_DROP_PKT_CNTr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_DROP_PKT_CNT_BCM56624_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_DROP_PKT_CNT_INGr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DROP_PKT_CNT_ING_BCM56840_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_DROP_PKT_CNT_OVQr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_DROP_PKT_CNT_REDr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_DROP_PKT_CNT_RED_BCM56634_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_DROP_PKT_CNT_YELr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_DROP_PKT_CNT_YEL_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_DROP_PORT_EGRPKTUSECOSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_DROP_UNCONTROLLED_PORT_ONLY_PKTSr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_DROP_XQ_PARITYr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_DSCP_CONTROLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_DSCP_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_DSCP_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_DSCP_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_DSCP_DBGCTRLr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_DSCP_TABLE_PARITY_CONTROLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_DSCP_TABLE_PARITY_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_DSCP_TABLE_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_DSCP_TABLE_PARITY_STATUSr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_DSCP_TABLE_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_DSCP_TABLE_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_DSCP_TABLE_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_DSCP_TABLE_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_DT_CONFIG1r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_DYNCELLCOUNTr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_DYNCELLCOUNT_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_DYNCELLCOUNT_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_DYNCELLCOUNT_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_DYNCELLCOUNT_BCM56224_A0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    SOC_REG_INT_DYNCELLCOUNT_BCM56314_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_DYNCELLCOUNT_BCM56504_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_DYNCELLLIMITr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_DYNCELLLIMIT_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_DYNCELLLIMIT_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_DYNCELLLIMIT_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_DYNCELLLIMIT_BCM56224_A0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    SOC_REG_INT_DYNCELLLIMIT_BCM56314_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0)
    SOC_REG_INT_DYNCELLLIMIT_BCM56504_A0r,
#endif
#if defined(BCM_56504_B0)
    SOC_REG_INT_DYNCELLLIMIT_BCM56504_B0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_DYNCELLLIMIT_BCM56514_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_DYNPKTCNTPORTr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_DYNPKTCNTPORT_BCM56142_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_DYNRESETLIMPORTr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_DYNRESETLIMPORT_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_DYNRESETLIMPORT_BCM56142_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_DYNXQCNTPORTr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_DYNXQCNTPORT_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_DYNXQCNTPORT_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_E2ECC_HOL_ENr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_E2ECC_HOL_PBMr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0)
    SOC_REG_INT_E2ECC_HOL_PBM_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_E2ECC_HOL_PBM_BCM56634_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_E2ECC_MAX_TX_TIMERr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_E2ECC_MIN_TX_TIMERr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_E2ECC_PORT_MAPPINGr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_E2ECC_PORT_MAPPING_CONFIGr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_E2ECC_TX_ENABLE_BMPr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_E2ECC_TX_MODEr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_E2ECC_TX_PORTS_NUMr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_E2ECONFIGr,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_E2ECONFIG_BCM56514_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2EFCEMA_CNT_DISC_LIMITr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2EFCEMA_CNT_RESET_LIMITr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2EFCEMA_CNT_SET_LIMITr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2EFCEMA_CNT_VALr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2EFCEMA_TX_RMT_DISC0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2EFCEMA_TX_RMT_DISC1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2EFCEMA_TX_RMT_IBP0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2EFCEMA_TX_RMT_IBP1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2EFCEXT_CNT_DISC_LIMITr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2EFCEXT_CNT_RESET_LIMITr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2EFCEXT_CNT_SET_LIMITr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2EFCEXT_CNT_VALr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2EFCEXT_TX_RMT_DISC0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2EFCEXT_TX_RMT_DISC1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2EFCEXT_TX_RMT_IBP0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2EFCEXT_TX_RMT_IBP1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2EFCINT_CNT_DISC_LIMITr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2EFCINT_CNT_RESET_LIMITr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2EFCINT_CNT_SET_LIMITr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2EFCINT_CNT_VALr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2EFCINT_TX_RMT_DISC0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2EFCINT_TX_RMT_DISC1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2EFCINT_TX_RMT_IBP0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2EFCINT_TX_RMT_IBP1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2EFCQEN_CNT_DISC_LIMITr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2EFCQEN_CNT_RESET_LIMITr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2EFCQEN_CNT_SET_LIMITr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2EFCQEN_CNT_VALr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2EFCQEN_TX_RMT_DISC0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2EFCQEN_TX_RMT_DISC1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2EFCQEN_TX_RMT_IBP0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2EFCQEN_TX_RMT_IBP1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2EFCRQE_CNT_DISC_LIMITr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2EFCRQE_CNT_RESET_LIMITr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2EFCRQE_CNT_SET_LIMITr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2EFCRQE_CNT_VALr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2EFCRQE_TX_RMT_DISC0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2EFCRQE_TX_RMT_DISC1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2EFCRQE_TX_RMT_IBP0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2EFCRQE_TX_RMT_IBP1r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_E2EFC_CNT_ATTRr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_E2EFC_CNT_ATTR_BCM56142_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2EFC_CNT_ATTR_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_E2EFC_CNT_DISC_LIMITr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_E2EFC_CNT_DISC_LIMIT_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_E2EFC_CNT_DISC_LIMIT_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_E2EFC_CNT_RESET_LIMITr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_E2EFC_CNT_RESET_LIMIT_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_E2EFC_CNT_RESET_LIMIT_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_E2EFC_CNT_RESET_LIMIT_BCM56634_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_E2EFC_CNT_SET_LIMITr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_E2EFC_CNT_SET_LIMIT_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_E2EFC_CNT_SET_LIMIT_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_E2EFC_CNT_VALr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_E2EFC_CNT_VAL_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_E2EFC_CNT_VAL_BCM56334_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_E2EFC_CONFIGr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_E2EFC_CONFIG_BCM56142_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2EFC_CONFIG_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_E2EFC_HG_MAX_TX_TIMERr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_E2EFC_HG_MAX_TX_TIMER_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0)
    SOC_REG_INT_E2EFC_HG_MAX_TX_TIMER_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_E2EFC_HG_MAX_TX_TIMER_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_E2EFC_HG_MIN_TX_TIMERr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_E2EFC_HG_MIN_TX_TIMER_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0)
    SOC_REG_INT_E2EFC_HG_MIN_TX_TIMER_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_E2EFC_HG_MIN_TX_TIMER_BCM56634_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    SOC_REG_INT_E2EFC_IBP_ENr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_E2EFC_IBP_EN_BCM56142_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_E2EFC_IBP_HG_RMODr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_E2EFC_IBP_HG_RMOD_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0)
    SOC_REG_INT_E2EFC_IBP_HG_RMOD_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_E2EFC_IBP_HG_RMOD_BCM56634_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_E2EFC_PARITYERRORPTRr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_E2EFC_PARITYERRORPTR_BCM56142_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_E2EFC_PORT_MAPPINGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2EFC_PORT_MAPPING_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_E2EFC_PORT_MAPPING_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2EFC_PORT_MAPPING_CONFIG_BCM56440_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_E2EFC_RX_RMODIDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2EFC_RX_RMODID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2EFC_RX_RMODID_1r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_E2EFC_RX_RMODID_BCM56142_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_E2EFC_RX_RMT_IBP0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_E2EFC_RX_RMT_IBP1r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_E2EFC_RX_RMT_IBP0_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_E2EFC_RX_RMT_IBP0_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2EFC_RX_RMT_IBP0_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2EFC_RX_RMT_IBP1_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_E2EFC_RX_RMT_IBP1_BCM56634_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_E2EFC_RX_RMT_TIMEOUTr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_E2EFC_RX_RMT_TIMEOUT_BCM56142_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2EFC_RX_RMT_TIMEOUT_BCM56440_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_E2EFC_TX_RMODIDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2EFC_TX_RMODID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2EFC_TX_RMODID_1r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_E2EFC_TX_RMODID_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_E2EFC_TX_RMT_DISC0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_E2EFC_TX_RMT_DISC1r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_E2EFC_TX_RMT_DISC0_BCM56142_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_E2EFC_TX_RMT_DISC1_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_E2EFC_TX_RMT_IBP0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_E2EFC_TX_RMT_IBP1r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_E2EFC_TX_RMT_IBP0_BCM56142_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_E2EFC_TX_RMT_IBP1_BCM56142_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_E2EHOLCCDEBUG0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_E2EHOLCCDEBUG1r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_E2EHOLCCDEBUG2r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_E2EHOLCCDEBUG3r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_E2EIBPBKPSTATUSr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_E2EIBPCELLCOUNTr,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_E2EIBPCELLCOUNT1r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_E2EIBPCELLCOUNT2r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_E2EIBPCELLCOUNT3r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_E2EIBPCELLRESETLIMIT1r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_E2EIBPCELLRESETLIMIT2r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_E2EIBPCELLRESETLIMIT3r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_E2EIBPCELLSETLIMITr,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_E2EIBPCELLSETLIMIT1r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_E2EIBPCELLSETLIMIT2r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_E2EIBPCELLSETLIMIT3r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_E2EIBPDISCARDSETLIMITr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_E2EIBPDISCSTATUSr,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_E2EIBPFCBITMAP1r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_E2EIBPFCBITMAP2r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_E2EIBPFCBITMAP3r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_E2EIBPFCDEBUGr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_E2EIBPPKTCOUNTr,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_E2EIBPPKTCOUNT1r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_E2EIBPPKTCOUNT2r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_E2EIBPPKTCOUNT3r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_E2EIBPPKTRESETLIMIT1r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_E2EIBPPKTRESETLIMIT2r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_E2EIBPPKTRESETLIMIT3r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_E2EIBPPKTSETLIMITr,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_E2EIBPPKTSETLIMIT1r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_E2EIBPPKTSETLIMIT2r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_E2EIBPPKTSETLIMIT3r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_E2E_CONTROL_FIELDr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_E2E_DROP_COUNTr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_E2E_DROP_COUNT_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_E2E_DROP_COUNT_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_E2E_DROP_COUNT_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0)
    SOC_REG_INT_E2E_DROP_COUNT_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_E2E_DROP_COUNT_BCM56840_B0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_E2E_DROP_COUNT_Xr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_E2E_DROP_COUNT_Yr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88732_A0)
    SOC_REG_INT_E2E_HOL_ENr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_E2E_HOL_PBMr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_E2E_HOL_PBM_BCM56820_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_E2E_HOL_RX_DA_LSr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_E2E_HOL_RX_DA_LS_BCM56504_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    SOC_REG_INT_E2E_HOL_RX_DA_LS_BCM56624_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_E2E_HOL_RX_DA_LS_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_E2E_HOL_RX_DA_LS_BCM56820_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_E2E_HOL_RX_DA_MSr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_E2E_HOL_RX_DA_MS_BCM56504_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    SOC_REG_INT_E2E_HOL_RX_DA_MS_BCM56624_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_E2E_HOL_RX_DA_MS_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_E2E_HOL_RX_DA_MS_BCM56820_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_E2E_HOL_RX_LENGTH_TYPEr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_E2E_HOL_RX_LENGTH_TYPE_BCM56504_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    SOC_REG_INT_E2E_HOL_RX_LENGTH_TYPE_BCM56624_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_E2E_HOL_RX_LENGTH_TYPE_BCM56800_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_E2E_HOL_RX_OPCODEr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_E2E_HOL_RX_OPCODE_BCM56504_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    SOC_REG_INT_E2E_HOL_RX_OPCODE_BCM56624_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_E2E_HOL_RX_OPCODE_BCM56800_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_E2E_HOL_STATUS0_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_E2E_HOL_STATUS1_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_E2E_HOL_STATUS2_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_E2E_HOL_STATUS3_ECC_STATUSr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_E2E_HOL_STATUS_1_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2E_HOL_STATUS_1_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_E2E_HOL_STATUS_1_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_E2E_HOL_STATUS_1_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2E_HOL_STATUS_1_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_E2E_HOL_STATUS_1_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_E2E_HOL_STATUS_1_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2E_HOL_STATUS_1_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_E2E_HOL_STATUS_1_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_E2E_HOL_STATUS_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2E_HOL_STATUS_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_E2E_HOL_STATUS_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_E2E_HOL_STATUS_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_E2E_HOL_STATUS_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_E2E_HOL_STATUS_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_E2E_HOL_STATUS_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_E2E_HOL_STATUS_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_E2E_HOL_XBMr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_E2E_IBP_RX_DA_LSr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_E2E_IBP_RX_DA_LS_BCM56504_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    SOC_REG_INT_E2E_IBP_RX_DA_LS_BCM56624_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_E2E_IBP_RX_DA_LS_BCM56800_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_E2E_IBP_RX_DA_MSr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_E2E_IBP_RX_DA_MS_BCM56504_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    SOC_REG_INT_E2E_IBP_RX_DA_MS_BCM56624_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_E2E_IBP_RX_DA_MS_BCM56800_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_E2E_IBP_RX_LENGTH_TYPEr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_E2E_IBP_RX_LENGTH_TYPE_BCM56504_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    SOC_REG_INT_E2E_IBP_RX_LENGTH_TYPE_BCM56624_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_E2E_IBP_RX_LENGTH_TYPE_BCM56800_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_E2E_IBP_RX_OPCODEr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_E2E_IBP_RX_OPCODE_BCM56504_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    SOC_REG_INT_E2E_IBP_RX_OPCODE_BCM56624_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_E2E_IBP_RX_OPCODE_BCM56800_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_E2E_LOCAL_BMPr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_E2E_MAX_TX_TIMERr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_E2E_MAX_TX_TIMER_BCM56820_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_E2E_MIN_TX_TIMERr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_E2E_MIN_TX_TIMER_BCM56820_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_E2E_MODULE_CONFIGr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_E2E_RX_BP_STATUSr,
#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_E2E_XQ_CTRLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_E2E_YELLOW_OFFSET_TABLEr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_EAVBUCKETCONFIG_EXTr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EAVBUCKETCONFIG_EXT_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_EAV_ENABLE_BMAPr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EAV_MAXBUCKET_64r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EAV_MAXBUCKET_24Qr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EAV_MINBUCKET_64r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EAV_MINBUCKET_24Qr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_AGING_DFT_CNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_AGING_MASK0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_AGING_MASK1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_AGING_MASK2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_AGING_MASK3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_AGING_MASK4r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_AGING_MASK5r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_AGING_MASK6r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_AGING_MASK7r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_AGING_MASK8r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_AGING_MASK9r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_AGING_MASK10r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_AGING_MASK11r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_AGING_MASK12r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_AGING_MASK13r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_AGING_MASK14r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_AGING_MASK15r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_AGING_MASK16r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_CCP_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_CELL_DATA_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_CELL_HDR_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_CFAP_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_CFAP_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_CFAP_RD_PTRr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_CTR_PARITY_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_ECCP_DEBUG0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_ECCP_DEBUG1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_ERRORr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_ERROR_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_EXP_PARITY_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_SW_AGINGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_TRACE_IF_CAPT_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_TRACE_IF_CONTROLr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_TRACE_IF_COUNTERr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_TRACE_IF_FIELD_MASK0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_TRACE_IF_FIELD_MASK1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_TRACE_IF_FIELD_MASK2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_TRACE_IF_FIELD_MASK3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_TRACE_IF_FIELD_MASK4r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_TRACE_IF_FIELD_MASK5r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_TRACE_IF_FIELD_MASK6r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_TRACE_IF_FIELD_MASK7r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_TRACE_IF_FIELD_VALUE0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_TRACE_IF_FIELD_VALUE1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_TRACE_IF_FIELD_VALUE2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_TRACE_IF_FIELD_VALUE3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_TRACE_IF_FIELD_VALUE4r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_TRACE_IF_FIELD_VALUE5r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_TRACE_IF_FIELD_VALUE6r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_TRACE_IF_FIELD_VALUE7r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_TRACE_IF_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EB_TRACE_IF_STATUS_MASKr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_ECCP_1B_ERR_INT_CTRr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ECCP_1B_ERR_INT_CTR_BCM88732_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_ECCP_1B_ERR_INT_STATr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ADDR0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ADDR1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ADDR2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ADDR3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ADDR4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ADDR5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ADDR6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ADDR7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ADDR8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ADDR9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ADDR10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ADDR11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ADDR12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ADDR13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ADDR14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ADDR15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ADDR16r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ADDR17r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ADDR18r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ADDR19r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ADDR20r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ADDR21r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ADDR22r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ADDR23r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ADDR24r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ADDR25r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ADDR26r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ADDR27r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ADDR28r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ADDR29r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ADDR30r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ADDR31r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ADDR32r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ADDR33r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ADDR34r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ADDR35r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ADDR36r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_CONFIG0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_CONFIG1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_CONFIG2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_CONFIG3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_CONFIG4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_CONFIG5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_CONFIG6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_CONFIG7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_CONFIG8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_CONFIG9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_CONFIG10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_CONFIG11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_CONFIG12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_CONFIG13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_CONFIG14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_CONFIG15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_CONFIG16r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_CONFIG17r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_CONFIG18r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_CONFIG19r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_CONFIG20r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_CONFIG21r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_CONFIG22r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_CONFIG23r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_CONFIG24r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_CONFIG25r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_CONFIG26r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_CONFIG27r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_CONFIG28r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_CONFIG29r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_CONFIG30r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_CONFIG31r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_CONFIG32r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_CONFIG33r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_CONFIG34r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_CONFIG35r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_CONFIG36r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_DATA1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_DATA12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_DATA13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_DATA14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_DATA20r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_DATA24r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_DATA27r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_DATA28r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_DATA29r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_DATA30r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_DATA31r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_DATA33r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ERROR0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ERROR1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ERROR2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ERROR3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ERROR4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ERROR0_MASKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ERROR1_MASKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ERROR2_MASKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ERROR3_MASKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ERROR4_MASKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ERR_PTR_CTR_EXTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ERR_PTR_CTR_INTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ERR_PTR_EXP_EXTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ERR_PTR_EXP_INTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ERR_PTR_LMT_EXTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECC_ERR_PTR_LMT_INTr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ECC_SINGLE_BIT_ERRORSr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ECC_SINGLE_BIT_ERRORS_BCM56840_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_16r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_17r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_18r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_19r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_20r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_21r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_22r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_23r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_24r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_25r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_26r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_27r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_28r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_29r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_30r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_31r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_32r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_33r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_34r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_35r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_36r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_37r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_38r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_39r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_40r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_41r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_42r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_43r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_44r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_45r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_46r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_47r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_48r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_49r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_50r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_51r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_52r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_53r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_54r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_55r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_56r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_57r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_58r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_59r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_60r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_61r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_62r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECHCTL_CHID_63r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP0_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP0_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP0_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP0_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP0_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP0_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP0_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP0_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP0_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP0_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP0_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP0_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP0_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP0_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP0_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP0_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP10_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP10_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP10_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP10_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP10_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP10_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP10_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP10_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP10_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP10_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP10_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP10_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP10_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP10_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP10_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP10_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP11_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP11_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP11_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP11_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP11_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP11_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP11_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP11_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP11_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP11_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP11_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP11_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP11_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP11_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP11_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP11_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP12_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP12_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP12_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP12_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP12_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP12_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP12_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP12_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP12_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP12_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP12_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP12_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP12_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP12_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP12_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP12_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP13_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP13_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP13_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP13_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP13_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP13_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP13_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP13_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP13_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP13_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP13_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP13_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP13_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP13_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP13_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP13_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP14_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP14_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP14_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP14_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP14_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP14_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP14_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP14_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP14_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP14_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP14_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP14_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP14_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP14_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP14_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP14_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP15_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP15_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP15_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP15_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP15_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP15_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP15_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP15_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP15_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP15_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP15_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP15_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP15_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP15_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP15_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP15_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP16_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP16_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP16_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP16_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP16_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP16_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP16_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP16_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP16_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP16_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP16_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP16_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP16_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP16_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP16_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP16_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP17_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP17_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP17_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP17_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP17_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP17_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP17_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP17_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP17_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP17_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP17_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP17_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP17_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP17_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP17_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP17_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP18_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP18_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP18_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP18_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP18_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP18_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP18_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP18_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP18_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP18_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP18_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP18_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP18_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP18_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP18_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP18_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP19_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP19_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP19_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP19_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP19_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP19_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP19_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP19_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP19_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP19_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP19_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP19_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP19_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP19_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP19_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP19_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP1_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP1_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP1_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP1_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP1_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP1_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP1_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP1_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP1_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP1_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP1_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP1_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP1_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP1_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP1_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP1_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP20_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP20_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP20_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP20_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP20_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP20_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP20_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP20_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP20_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP20_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP20_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP20_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP20_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP20_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP20_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP20_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP21_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP21_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP21_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP21_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP21_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP21_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP21_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP21_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP21_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP21_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP21_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP21_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP21_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP21_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP21_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP21_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP22_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP22_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP22_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP22_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP22_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP22_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP22_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP22_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP22_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP22_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP22_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP22_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP22_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP22_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP22_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP22_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP23_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP23_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP23_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP23_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP23_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP23_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP23_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP23_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP23_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP23_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP23_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP23_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP23_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP23_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP23_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP23_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP24_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP24_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP24_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP24_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP24_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP24_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP24_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP24_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP24_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP24_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP24_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP24_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP24_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP24_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP24_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP24_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP25_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP25_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP25_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP25_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP25_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP25_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP25_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP25_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP25_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP25_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP25_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP25_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP25_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP25_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP25_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP25_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP26_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP26_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP26_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP26_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP26_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP26_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP26_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP26_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP26_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP26_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP26_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP26_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP26_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP26_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP26_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP26_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP27_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP27_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP27_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP27_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP27_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP27_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP27_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP27_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP27_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP27_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP27_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP27_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP27_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP27_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP27_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP27_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP28_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP28_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP28_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP28_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP28_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP28_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP28_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP28_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP28_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP28_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP28_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP28_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP28_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP28_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP28_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP28_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP29_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP29_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP29_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP29_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP29_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP29_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP29_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP29_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP29_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP29_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP29_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP29_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP29_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP29_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP29_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP29_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP2_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP2_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP2_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP2_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP2_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP2_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP2_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP2_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP2_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP2_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP2_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP2_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP2_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP2_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP2_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP2_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP30_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP30_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP30_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP30_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP30_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP30_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP30_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP30_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP30_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP30_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP30_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP30_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP30_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP30_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP30_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP30_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP31_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP31_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP31_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP31_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP31_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP31_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP31_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP31_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP31_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP31_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP31_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP31_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP31_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP31_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP31_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP31_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP3_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP3_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP3_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP3_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP3_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP3_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP3_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP3_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP3_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP3_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP3_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP3_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP3_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP3_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP3_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP3_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP4_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP4_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP4_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP4_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP4_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP4_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP4_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP4_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP4_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP4_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP4_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP4_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP4_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP4_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP4_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP4_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP5_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP5_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP5_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP5_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP5_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP5_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP5_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP5_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP5_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP5_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP5_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP5_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP5_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP5_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP5_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP5_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP6_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP6_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP6_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP6_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP6_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP6_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP6_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP6_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP6_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP6_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP6_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP6_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP6_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP6_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP6_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP6_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP7_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP7_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP7_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP7_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP7_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP7_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP7_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP7_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP7_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP7_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP7_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP7_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP7_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP7_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP7_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP7_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP8_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP8_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP8_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP8_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP8_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP8_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP8_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP8_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP8_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP8_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP8_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP8_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP8_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP8_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP8_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP8_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP9_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP9_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP9_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP9_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP9_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP9_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP9_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP9_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP9_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP9_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP9_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP9_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP9_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP9_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP9_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ECMAP9_CID_15r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ECN_CONFIGr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_ECN_CONFIG_BCM56820_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_ECRCr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ECRC_BCM56624_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ECRC_BCM88732_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ECRC_LIMITr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EDATABUF_DBG_SFT_RESETr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EDATABUF_DBG_SFT_RESET_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EDATABUF_MIN_STARTCNTr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EDATABUF_MIN_STARTCNT_BCM56142_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EDATABUF_MIN_STARTCNT_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EDATABUF_PARITY_CONTROLr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EDATABUF_RAM_CONTROLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EDATABUF_RAM_CONTROL2r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EDATABUF_RAM_CONTROL3r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EDATABUF_RAM_CONTROL4r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EDATABUF_RAM_CONTROL5r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EDATABUF_RAM_CONTROL6r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EDATABUF_RAM_CONTROL7r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EDATABUF_RAM_CONTROL8r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EDATABUF_RAM_CONTROL9r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EDATABUF_RAM_CONTROL10r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EDATABUF_RAM_CONTROL11r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EDATABUF_RAM_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EDATABUF_RAM_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EDATABUF_RAM_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EDATABUF_RAM_DBGCTRLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EDATABUF_XQP_FLEXPORT_CONFIGr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_EDATABUF_XQP_FLEXPORT_CONFIG_BCM56334_A0r,
#endif
#if defined(BCM_53324_A0)
    SOC_REG_INT_EEE_DELAY_ENTRY_TIMERr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EEE_DELAY_ENTRY_TIMER_BCM56142_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EEE_DELAY_ENTRY_TIMER_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_EEE_DELAY_ENTRY_TIMER_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_EEE_DELAY_ENTRY_TIMER_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EEE_DELAY_ENTRY_TIMER_BCM88732_A0r,
#endif
#if defined(BCM_53324_A0)
    SOC_REG_INT_EEE_WAKE_TIMERr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EEE_WAKE_TIMER_BCM56142_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EEE_WAKE_TIMER_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_EEE_WAKE_TIMER_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_EEE_WAKE_TIMER_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EEE_WAKE_TIMER_BCM88732_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EFP_CAM_BIST_CONFIGr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EFP_CAM_BIST_CONFIG_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EFP_CAM_BIST_CONFIG_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EFP_CAM_BIST_CONFIG_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EFP_CAM_BIST_CONFIG_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EFP_CAM_BIST_CONFIG_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EFP_CAM_BIST_CONTROLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EFP_CAM_BIST_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EFP_CAM_BIST_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EFP_CAM_BIST_CONTROL_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EFP_CAM_BIST_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EFP_CAM_BIST_DBG_DATAr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EFP_CAM_BIST_DBG_DATA_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EFP_CAM_BIST_DBG_DATA_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EFP_CAM_BIST_DBG_DATA_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EFP_CAM_BIST_DBG_DATA_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EFP_CAM_BIST_DBG_DATA_BCM56840_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EFP_CAM_BIST_DEBUG_DATA_VALIDr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EFP_CAM_BIST_DEBUG_SENDr,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_EFP_CAM_BIST_ENABLEr,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_EFP_CAM_BIST_S10_STATUSr,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_EFP_CAM_BIST_S12_STATUSr,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_EFP_CAM_BIST_S14_STATUSr,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_EFP_CAM_BIST_S15_STATUSr,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_EFP_CAM_BIST_S2_STATUSr,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_EFP_CAM_BIST_S3_STATUSr,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_EFP_CAM_BIST_S5_STATUSr,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_EFP_CAM_BIST_S6_STATUSr,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_EFP_CAM_BIST_S8_STATUSr,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_EFP_CAM_BIST_STATUSr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EFP_CAM_BIST_STATUS_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EFP_CAM_BIST_STATUS_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EFP_CAM_BIST_STATUS_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EFP_CAM_BIST_STATUS_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EFP_CAM_BIST_STATUS_BCM56840_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_EFP_CAM_CONTROL_3_THRU_0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_EFP_CAM_DEBUG_DATA_0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_EFP_CAM_DEBUG_DATA_1r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_EFP_CAM_DEBUG_DATA_2r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_EFP_CAM_DEBUG_DATA_3r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_EFP_CAM_DEBUG_DATA_4r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_EFP_CAM_DEBUG_DATA_5r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_EFP_CAM_DEBUG_GLOBAL_MASKr,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_EFP_CAM_DEBUG_SENDr,
#endif
#if defined(BCM_56514_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56680_A0)
    SOC_REG_INT_EFP_METER_CONTROLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EFP_METER_CONTROL_2r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_B0)
    SOC_REG_INT_EFP_METER_CONTROL_BCM56624_B0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EFP_METER_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EFP_METER_CONTROL_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EFP_METER_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EFP_METER_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EFP_METER_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EFP_METER_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EFP_METER_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EFP_METER_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EFP_METER_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EFP_METER_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EFP_METER_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EFP_POLICY_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EFP_POLICY_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EFP_POLICY_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EFP_POLICY_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EFP_POLICY_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EFP_POLICY_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EFP_POLICY_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EFP_POLICY_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EFP_RAM_CONTROLr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EFP_RAM_CONTROL_1r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EFP_RAM_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EFP_RAM_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EFP_RAM_CONTROL_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EFP_RAM_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_EFP_SLICE_CONTROLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EFP_SLICE_CONTROL_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EFP_SLICE_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EFP_SLICE_CONTROL_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EFP_SLICE_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EFP_SLICE_MAPr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EFP_SLICE_MAP_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EFP_SLICE_MAP_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EFP_SLICE_MAP_BCM56840_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EFP_TCAM_BLKSELr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_EGRCELLLIMITCG0COSr,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_REG_INT_EGRCELLLIMITCG1COSr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_EGRCELLLIMITCOSr,
#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_EGRCELLLIMIT_E2Er,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_EGRDROPPKTCOUNTr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EGRDROPPKTCOUNT_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_EGRDROPPKTCOUNT_BCM56218_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_EGRDROPPKTCOUNT_BCM56224_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_EGRESSCELLREQUESTCOUNTr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EGRESSCELLREQUESTCOUNT_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_EGRESSCELLREQUESTCOUNT_BCM56218_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_EGRESSCELLREQUESTCOUNT_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_EGRESSCELLREQUESTCOUNT_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_EGRESSCELLREQUESTCOUNT_BCM56514_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_EGRFREEPTRr,
#endif
#if defined(BCM_56602_A0)
    SOC_REG_INT_EGRFREEPTR_BCM56602_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_EGRMETERINGBUCKETr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EGRMETERINGBUCKET_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_EGRMETERINGBUCKET_BCM56218_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_EGRMETERINGBUCKET_BCM56224_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EGRMETERINGBUCKET_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGRMETERINGBUCKET_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_EGRMETERINGBUCKET_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EGRMETERINGBUCKET_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGRMETERINGBUCKET_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGRMETERINGBUCKET_BCM88732_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_EGRMETERINGCONFIGr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EGRMETERINGCONFIG1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGRMETERINGCONFIG1_BCM88732_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EGRMETERINGCONFIG_64r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGRMETERINGCONFIG_64_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGRMETERINGCONFIG_64_BCM56840_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EGRMETERINGCONFIG_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_EGRMETERINGCONFIG_BCM56218_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_EGRMETERINGCONFIG_BCM56224_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_EGRMETERINGCONFIG_BCM56514_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_EGRMETERINGCONFIG_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EGRMETERINGCONFIG_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGRMETERINGCONFIG_BCM88732_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_EGRPKTLIMITCNGCOSr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_EGRPKTLIMITCOSr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_EGRPKTRESETCOSr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_EGRPOINTERCOSr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_EGRSHAPEPARITYERRORPTRr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EGRSHAPEPARITYERRORPTR_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGRSHAPEPARITYERRORPTR_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EGRSHAPEPARITYERRORPTR_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGRSHAPEPARITYERRORPTR_BCM56840_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_EGRTXPKTCTRr,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_EGRTXPKTCTR0r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_EGRTXPKTCTR1r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_EGRTXPKTCTR2r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_EGRTXPKTCTR3r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_EGRTXPKTCTR4r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_EGRTXPKTCTR5r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_EGRTXPKTCTR6r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_EGRTXPKTCTR7r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_EGRTXPKTCTRCONFIGr,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_EGRTXPKTCTRCONFIG0r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_EGRTXPKTCTRCONFIG1r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_EGRTXPKTCTRCONFIG2r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_EGRTXPKTCTRCONFIG3r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_EGRTXPKTCTRCONFIG4r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_EGRTXPKTCTRCONFIG5r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_EGRTXPKTCTRCONFIG6r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_EGRTXPKTCTRCONFIG7r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_EGRTXPKTCTRCONFIG_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EGRTXPKTCTRCONFIG_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_EGRTXPKTCTRCONFIG_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_EGRTXPKTCTRCONFIG_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_EGRTXPKTCTRCONFIG_BCM56504_B0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_EGRTXPKTCTR_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EGRTXPKTCTR_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_EGRTXPKTCTR_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_EGRTXPKTCTR_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_EGRTXPKTCTR_BCM56504_B0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_1588_EGRESS_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_1588_INGRESS_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_1588_LINK_DELAYr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_1588_PARSING_CONTROLr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EGR_ACCU_8BEATSr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_ARB_TIMEOUT_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_ARB_TIMEOUT_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_ARB_TIMEOUT_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_EGR_BUCKET_COUNT_READr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_EGR_BUFFER_PARITYr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_BUS_PARITY_ERR_COUNTERr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EGR_BYPASS_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_BYPASS_CTRL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_BYPASS_CTRL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_CAPWAP_FRAG_CONTROLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_CM_BUFFER_STATUS_INTRr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EGR_CM_DBUF_PARITY_CONTROLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EGR_CM_DBUF_PARITY_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EGR_CM_DBUF_PARITY_STATUSr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EGR_CM_DBUF_PARITY_STATUS_BCM56142_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0)
    SOC_REG_INT_EGR_CONFIGr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56602_A0)
    SOC_REG_INT_EGR_CONFIG2r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_EGR_CONFIG3r,
#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_EGR_CONFIG2_BCM56601_B0r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_EGR_CONFIG_1r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_EGR_CONFIG_2r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_EGR_CONFIG_1_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EGR_CONFIG_1_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_EGR_CONFIG_1_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_EGR_CONFIG_1_BCM56224_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EGR_CONFIG_1_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_CONFIG_1_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_EGR_CONFIG_1_BCM56504_B0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_EGR_CONFIG_1_BCM56514_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EGR_CONFIG_1_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_CONFIG_1_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_EGR_CONFIG_1_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EGR_CONFIG_1_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_CONFIG_1_BCM56840_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_EGR_CONFIG_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EGR_CONFIG_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_EGR_CONFIG_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_EGR_CONFIG_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_EGR_CONFIG_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_EGR_CONFIG_BCM56514_A0r,
#endif
#if defined(BCM_56601_C0) || defined(BCM_56602_C0)
    SOC_REG_INT_EGR_CONFIG_BCM56601_C0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_CONFIG_BCM56624_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_EGR_CONFIG_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EGR_CONFIG_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_CONFIG_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_CONFIG_BCM88732_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_COUNTER_CONTROLr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_COUNTER_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_CPU_CONTROLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_CPU_COS_CONTROL_2r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_CPU_COS_CONTROL_1_64r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_DATABUF_RAM_CONTROL_1r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_DATABUF_RAM_CONTROL_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_DATABUF_RAM_CONTROL_1_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_DATABUF_RAM_CONTROL_DCMr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_DATABUF_RAM_CONTROL_DCM_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_DATABUF_RAM_CONTROL_PMr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_DATABUF_RAM_CONTROL_PM_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_DATABUF_RAM_CONTROL_STBYr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_DATABUF_RAM_CONTROL_STBY_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_DATAPATH_STATUS_INTR_0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_DATAPATH_STATUS_INTR_1r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56602_A0)
    SOC_REG_INT_EGR_DBGr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56800_A0)
    SOC_REG_INT_EGR_DBG_BCM56504_A0r,
#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_EGR_DBG_BCM56601_B0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_DBG_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EGR_DBG_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_DBG_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_DBG_BCM88732_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_EGR_DROP_VECTORr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_DROP_VECTOR_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_EGR_DROP_VECTOR_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
    SOC_REG_INT_EGR_DROP_VECTOR_BCM56634_A0r,
#endif
#if defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_B0)
    SOC_REG_INT_EGR_DROP_VECTOR_BCM56634_B0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EGR_DROP_VECTOR_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_DROP_VECTOR_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_DROP_VECTOR_BCM88732_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_EGR_DROP_VECTOR_Xr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EGR_DROP_VECTOR_X_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_DROP_VECTOR_X_BCM56840_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_EGR_DROP_VECTOR_Yr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EGR_DROP_VECTOR_Y_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_DROP_VECTOR_Y_BCM56840_A0r,
#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_EGR_DROP_VEC_DBGr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_DSCP_TABLE_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_DSCP_TABLE_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_DSCP_TABLE_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_DSCP_TABLE_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_DSCP_TABLE_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_DSCP_TABLE_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_DVP_ATTRIBUTE_PARITY_STATUS_INTR_BCM56840_B0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_EGR_DVP_ATTRIBUTE_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_DVP_ATTRIBUTE_PARITY_STATUS_NACK_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_EARB_CBE_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_EARB_ECC_DEBUGr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_EARB_ECC_ERRORr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_EARB_PBE_ECC_STATUSr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_EGR_EAV_CLASSr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_EGR_ECC_CONTROLr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_EGR_ECC_STATUSr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_EDATABUF_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_EDATABUF_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_EDB_BUS_PARITY_DEBUGr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_EDB_CM_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_EDB_DEBUG_SFT_RESETr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_EDB_ECC_DEBUGr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_EDB_ECC_ERRORr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_EDB_HW_CONTROLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_EDB_IX0A_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_EDB_IX0B_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_EDB_IX1A_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_EDB_IX1B_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_EDB_MIN_STARTCNTr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_EDB_MS0_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_EDB_MS1_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_EDB_PARITY_ERRORr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_EFP_COUNTER_TABLE_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_EFP_COUNTER_TABLE_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_EHCPM_BUS_PARITY_DEBUGr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_EHCPM_ECC_DEBUGr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_EHCPM_ECC_ERRORr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_EHCPM_ECC_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_EHCPM_ECC_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_EHCPM_EINITBUF_RAM_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_EHCPM_PARITY_ERRORr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_EHCPM_RAM_CONTROLr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_EGR_EHCPM_RAM_CONTROL_STBYr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_EHCPM_SCI_TABLE_ECC_STATUSr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_EHG_QOS_MAPPING_ECC_STATUS_INTRr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_EHG_QOS_MAPPING_ECC_STATUS_NACKr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_EIPT_ECC_CONTROLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_EIPT_RAM_CONTROLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_EL3_ECC_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_EL3_ECC_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_EL3_PARITY_CONTROLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_EL3_PM_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_EL3_PM_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_EL3_RAM_CONTROLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_EL3_RAM_CONTROL_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_EL3_RAM_CONTROL_2_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_EL3_RAM_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_EL3_RAM_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_EL3_STBY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_EL3_STBY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_EMOP_BUFFER_ECC_STATUS_INTRr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_EGR_EM_MTP_INDEXr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_EGR_ENABLEr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_EGR_ENABLE_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_EGR_ENABLE_BCM56514_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_EGR_ENABLE_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_ENABLE_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_EGR_ENABLE_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EGR_ENABLE_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_ENABLE_BCM88732_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_EGR_ENABLE_SELECTr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_EPARS_BUS_PARITY_DEBUGr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_EPARS_PARITY_ERRORr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_EPMOD_BUS_PARITY_DEBUGr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_EPMOD_ECC_CONTROLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_EPMOD_PARITY_ERRORr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_EPMOD_RAM_CONTROLr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_EGR_EVENT_DEBUGr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_EVLAN_BUS_PARITY_DEBUGr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_EVLAN_ECC_DEBUGr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_EVLAN_ECC_ERRORr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_EVLAN_PARITY_ERRORr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_EVLAN_VLAN_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_EVLAN_VLAN_STG_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_EVXLT_BUS_PARITY_DEBUGr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_EVXLT_DSCP_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_EVXLT_ECC_DEBUGr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_EVXLT_ECC_ERRORr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_EVXLT_PARITY_ERRORr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_EVXLT_PRI_CNG_MAP_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_EVXLT_VLAN_XLATE_L_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_EVXLT_VLAN_XLATE_U_ECC_STATUSr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EGR_FLEXIBLE_IPV6_EXT_HDRr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_FLEXIBLE_IPV6_EXT_HDR_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EGR_FLEXIBLE_IPV6_EXT_HDR_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_FLEXIBLE_IPV6_EXT_HDR_BCM56840_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_EGR_FLOWCTL_BUCKET_COUNTr,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_EGR_FLOWCTL_CFGr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_EGR_FLOWCTL_CFG_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_EGR_FLOWCTL_CFG_BCM5673_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_EGR_FLOWCTL_CFG_BCM5695_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_EGR_FLOWCTL_COUNTr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EGR_FP_COUNTER_PARITY_CONTROLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EGR_FP_COUNTER_PARITY_STATUSr,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_EGR_FP_COUNTER_TABLE_DEBUGr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_FP_COUNTER_TABLE_STATUS_INTRr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_FP_COUNTER_TABLE_STATUS_NACKr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_FRAGMENT_ID_ECC_STATUS_INTRr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_FRAGMENT_ID_ECC_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_FRAGMENT_ID_TABLE_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_FRAG_HEADER_ECC_STATUS_INTRr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_FRAG_PACKET_ECC_STATUS_INTRr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_EGR_FUSE_REGS_ADDRr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_EGR_FUSE_REGS_DATAr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_GP0_BUFFER_STATUS_INTRr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EGR_GP0_DBUF_PARITY_CONTROLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EGR_GP0_DBUF_PARITY_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EGR_GP0_DBUF_PARITY_STATUSr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EGR_GP0_DBUF_PARITY_STATUS_BCM56142_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_GP1_BUFFER_STATUS_INTRr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EGR_GP1_DBUF_PARITY_CONTROLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EGR_GP1_DBUF_PARITY_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EGR_GP1_DBUF_PARITY_STATUSr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EGR_GP1_DBUF_PARITY_STATUS_BCM56142_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_GP2_BUFFER_STATUS_INTRr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EGR_GP2_DBUF_PARITY_CONTROLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EGR_GP2_DBUF_PARITY_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EGR_GP2_DBUF_PARITY_STATUSr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EGR_GP2_DBUF_PARITY_STATUS_BCM56142_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_GPP_ATTRIBUTES_MODBASE_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_GPP_ATTRIBUTES_MODBASE_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_GPP_ATTRIBUTES_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_GPP_ATTRIBUTES_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_EGR_GRE_VERr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_GSBU_CONFIGr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_HBFC_CNM_ETHERTYPEr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_HBFC_CNTAG_ETHERTYPEr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_HBFC_CNTAG_ETHERTYPE_2r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_HW_CONTROLr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    SOC_REG_INT_EGR_HW_RESET_CONTROL_0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_EGR_HW_RESET_CONTROL_1r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_EGR_HW_RESET_CONTROL_0_BCM56800_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_HW_RESET_CONTROL_0_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_HW_RESET_CONTROL_0_BCM88732_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_EGR_HW_RESET_CONTROL_1_BCM53314_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_HW_RESET_CONTROL_1_BCM56440_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_HW_RESET_CONTROL_1_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_EGR_HW_RESET_CONTROL_1_BCM56800_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_HW_RESET_CONTROL_1_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_HW_RESET_CONTROL_1_BCM88732_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_EGR_IM_MTP_INDEXr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_INGRESS_PORT_TPID_SELECTr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_EGR_INGRESS_PORT_TPID_SELECT_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_INGRESS_PORT_TPID_SELECT_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EGR_INITBUF_ECC_CONTROLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EGR_INITBUF_ECC_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EGR_INITBUF_ECC_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EGR_INITBUF_ECC_STATUS_DBEr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EGR_INITBUF_ECC_STATUS_DBE_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EGR_INITBUF_ECC_STATUS_DBE_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_INITBUF_ECC_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_INITBUF_ECC_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EGR_INITBUF_ECC_STATUS_SBEr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EGR_INITBUF_ECC_STATUS_SBE_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EGR_INITBUF_ECC_STATUS_SBE_BCM56334_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_INTR0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_INTR1r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_INTR0_ENABLEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_INTR0_ENABLE_BCM56440_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_INTR0_MASKr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_INTR0_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_INTR0_STATUS_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_INTR1_ENABLEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_INTR1_ENABLE_BCM56440_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_INTR1_MASKr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_INTR1_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_INTR1_STATUS_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_INT_LOOPBACK_MAX_FRr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_IN_BAND_CRC_CONTROLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_IN_BAND_CRC_COUNTERr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EGR_IPFIX_AGE_CONTROLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_IPFIX_AGE_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EGR_IPFIX_CONFIGr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_IPFIX_CONFIG_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EGR_IPFIX_CURRENT_TIMEr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_IPFIX_CURRENT_TIME_BCM56634_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_IPFIX_EOP_BUF_PARITY_CONTROLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_IPFIX_EOP_BUF_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_IPFIX_EOP_BUF_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EGR_IPFIX_EXPORT_FIFO_COUNTERr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_IPFIX_EXPORT_FIFO_COUNTER_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_IPFIX_EXPORT_FIFO_PARITY_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUSr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_IPFIX_EXPORT_FIFO_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EGR_IPFIX_EXPORT_FIFO_READ_PTRr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_IPFIX_EXPORT_FIFO_READ_PTR_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EGR_IPFIX_EXPORT_FIFO_WRITE_PTRr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_IPFIX_EXPORT_FIFO_WRITE_PTR_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EGR_IPFIX_HASH_CONTROLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_IPFIX_HASH_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EGR_IPFIX_MAXIMUM_IDLE_AGE_SETr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
    SOC_REG_INT_EGR_IPFIX_MAXIMUM_IDLE_AGE_SET_BCM56634_A0r,
#endif
#if defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_B0)
    SOC_REG_INT_EGR_IPFIX_MAXIMUM_IDLE_AGE_SET_BCM56634_B0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
    SOC_REG_INT_EGR_IPFIX_MAXIMUM_LIVE_TIME_SETr,
#endif
#if defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_B0)
    SOC_REG_INT_EGR_IPFIX_MAXIMUM_LIVE_TIME_SET_BCM56634_B0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EGR_IPFIX_MINIMUM_LIVE_TIME_SETr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
    SOC_REG_INT_EGR_IPFIX_MINIMUM_LIVE_TIME_SET_BCM56634_A0r,
#endif
#if defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_B0)
    SOC_REG_INT_EGR_IPFIX_MINIMUM_LIVE_TIME_SET_BCM56634_B0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_IPFIX_MIRROR_CONTROL_64r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EGR_IPFIX_MISSED_BUCKET_FULL_COUNTr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_IPFIX_MISSED_BUCKET_FULL_COUNT_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EGR_IPFIX_MISSED_EXPORT_FULL_COUNTr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_IPFIX_MISSED_EXPORT_FULL_COUNT_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EGR_IPFIX_MISSED_PORT_LIMIT_COUNTr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_IPFIX_MISSED_PORT_LIMIT_COUNT_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EGR_IPFIX_PORT_CONFIGr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_IPFIX_PORT_CONFIG_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EGR_IPFIX_PORT_LIMIT_STATUSr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_IPFIX_PORT_LIMIT_STATUS_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EGR_IPFIX_PORT_RECORD_COUNTr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_IPFIX_PORT_RECORD_COUNT_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EGR_IPFIX_PORT_RECORD_LIMIT_SETr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_IPFIX_PORT_RECORD_LIMIT_SET_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EGR_IPFIX_PORT_SAMPLING_COUNTERr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_IPFIX_PORT_SAMPLING_COUNTER_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EGR_IPFIX_RAM_CONTROLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_IPFIX_RAM_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EGR_IPFIX_SAMPLING_LIMIT_SETr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_IPFIX_SAMPLING_LIMIT_SET_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_EGR_IPFIX_SESSION_PARITY_CONTROLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_IPFIX_SESSION_PARITY_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EGR_IPFIX_SESSION_PARITY_STATUSr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_IPFIX_SESSION_PARITY_STATUS_INTR_0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_IPFIX_SESSION_PARITY_STATUS_INTR_1r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_IPFIX_SESSION_PARITY_STATUS_NACK_0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_IPFIX_SESSION_PARITY_STATUS_NACK_1r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_EGR_IPMC_CFG0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_EGR_IPMC_CFG1r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_EGR_IPMC_CFG2r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_EGR_IPMC_CFG0_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_EGR_IPMC_CFG0_BCM5673_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_EGR_IPMC_CFG1_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_EGR_IPMC_CFG1_BCM5673_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_EGR_IPMC_CFG2_BCM53314_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_IPMC_CFG2_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56800_A0)
    SOC_REG_INT_EGR_IPMC_CFG2_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_EGR_IPMC_CFG2_BCM56601_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    SOC_REG_INT_EGR_IPMC_CFG2_BCM56624_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_EGR_IPMC_CFG2_BCM5673_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EGR_IPMC_CFG2_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_IPMC_CFG2_BCM56840_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_EGR_IPMC_CFG2_BCM5695_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_IPMC_CFG2_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_IPMC_CFG2_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_IPMC_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_IPMC_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_IPMC_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_IPMC_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EGR_IP_TUNNEL_PARITY_CONTROLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EGR_IP_TUNNEL_PARITY_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EGR_IP_TUNNEL_PARITY_CONTROL_BCM56820_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EGR_IP_TUNNEL_PARITY_STATUSr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EGR_IP_TUNNEL_PARITY_STATUS_BCM56334_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EGR_IP_TUNNEL_PARITY_STATUS_BCM56820_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_IP_TUNNEL_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_IP_TUNNEL_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_IP_TUNNEL_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_IP_TUNNEL_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_L1_CLK_RECOVERY_CTRLr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_L1_CLK_RECOVERY_CTRL_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_L2_MTUr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_EGR_L3_INTF_PARITY_CONTROLr,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_EGR_L3_INTF_PARITY_CONTROL_BCM56224_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_EGR_L3_INTF_PARITY_CONTROL_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EGR_L3_INTF_PARITY_CONTROL_BCM56820_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_EGR_L3_INTF_PARITY_STATUSr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EGR_L3_INTF_PARITY_STATUS_BCM56142_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_EGR_L3_INTF_PARITY_STATUS_BCM56224_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EGR_L3_INTF_PARITY_STATUS_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EGR_L3_INTF_PARITY_STATUS_BCM56820_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_L3_INTF_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_L3_INTF_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_L3_INTF_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_L3_INTF_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_EGR_L3_NEXT_HOP_PARITY_CONTROLr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_EGR_L3_NEXT_HOP_PARITY_CONTROL_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EGR_L3_NEXT_HOP_PARITY_CONTROL_BCM56820_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_EGR_L3_NEXT_HOP_PARITY_STATUSr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EGR_L3_NEXT_HOP_PARITY_STATUS_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EGR_L3_NEXT_HOP_PARITY_STATUS_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EGR_L3_NEXT_HOP_PARITY_STATUS_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EGR_L3_NEXT_HOP_PARITY_STATUS_BCM56820_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_L3_NEXT_HOP_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0)
    SOC_REG_INT_EGR_L3_NEXT_HOP_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_EGR_L3_NEXT_HOP_PARITY_STATUS_INTR_BCM56840_B0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_L3_NEXT_HOP_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0)
    SOC_REG_INT_EGR_L3_NEXT_HOP_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_EGR_L3_NEXT_HOP_PARITY_STATUS_NACK_BCM56840_B0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_L3_TUNNEL_PFM_VIDr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EGR_L3_TUNNEL_PFM_VID_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_L3_TUNNEL_PFM_VID_BCM56840_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_LBP_BUFFER_STATUS_INTRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_LOGICAL_TO_PHYSICAL_PORT_NUMBER_MAPPINGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_LOGICAL_TO_PHYSICAL_PORT_NUMBER_MAPPING_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_LOOPBACK_PORT_TPIDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_LP_BUFFER_STATUS_INTRr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EGR_LP_DBUF_PARITY_CONTROLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EGR_LP_DBUF_PARITY_STATUSr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_MAC_DA_PROFILE_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_MAC_DA_PROFILE_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_MAC_DA_PROFILE_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_MAC_DA_PROFILE_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_MAP_MH_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_MAP_MH_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_EGR_MAP_MH_PRI0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_EGR_MAP_MH_PRI1r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    SOC_REG_INT_EGR_MAP_MH_PRI0_BCM56624_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    SOC_REG_INT_EGR_MAP_MH_PRI1_BCM56624_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_MASK_ECC_STATUSr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_MASK_MODBASE_PARITY_CONTROLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_MASK_MODBASE_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_MASK_MODBASE_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_MASK_MODBASE_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_MASK_MODBASE_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EGR_MASK_PARITY_CONTROLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EGR_MASK_PARITY_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_EGR_MASK_PARITY_CONTROL_BCM56224_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EGR_MASK_PARITY_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_MASK_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_MASK_PARITY_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EGR_MASK_PARITY_CONTROL_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_MASK_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EGR_MASK_PARITY_STATUSr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EGR_MASK_PARITY_STATUS_BCM56142_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_EGR_MASK_PARITY_STATUS_BCM56224_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EGR_MASK_PARITY_STATUS_BCM56334_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EGR_MASK_PARITY_STATUS_BCM56820_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_MASK_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_MASK_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_MASK_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_MASK_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_MASK_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_MASK_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_EGR_MC_CONTROL_1r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_EGR_MC_CONTROL_2r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_EGR_MC_CONTROL_1_BCM53314_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_EGR_MC_CONTROL_1_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_EGR_MC_CONTROL_1_BCM56224_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_EGR_MC_CONTROL_1_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_MC_CONTROL_1_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_MC_CONTROL_1_BCM56840_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_EGR_MC_CONTROL_2_BCM53314_A0r,
#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_EGR_MC_CONTROL_2_BCM56218_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_EGR_MC_CONTROL_2_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_MC_CONTROL_2_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_MC_CONTROL_2_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_MEM_ECC_ERR_COUNTERr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_MIM_ETHERTYPEr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_MIM_ETHERTYPE_BCM56840_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_EGR_MIP_HDRr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_MIRROR_SELECTr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_MIRROR_SELECT_BCM56840_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_EGR_MMU_REQUESTSr,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_EGR_MMU_REQUESTS_BCM56514_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_EGR_MMU_REQUESTS_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_MMU_REQUESTS_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_EGR_MMU_REQUESTS_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EGR_MMU_REQUESTS_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_MMU_REQUESTS_BCM88732_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56800_A0)
    SOC_REG_INT_EGR_MODMAP_CTRLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_MODMAP_CTRL_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EGR_MODMAP_CTRL_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_MODMAP_CTRL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_MOD_MAP_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0)
    SOC_REG_INT_EGR_MOD_MAP_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_EGR_MOD_MAP_PARITY_STATUS_INTR_BCM56840_B0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_MOD_MAP_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0)
    SOC_REG_INT_EGR_MOD_MAP_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_EGR_MOD_MAP_PARITY_STATUS_NACK_BCM56840_B0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_MPB_ECC_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_MPB_ECC_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_MPLS_ENTROPY_LABEL_CONTROLr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_MPLS_EXP_MAPPING_1_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_MPLS_EXP_MAPPING_1_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_MPLS_EXP_MAPPING_2_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_MPLS_EXP_MAPPING_2_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_MPLS_EXP_MAPPING_2_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_MPLS_EXP_MAPPING_2_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_MPLS_PRI_MAPPING_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_MPLS_PRI_MAPPING_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_MPLS_PRI_MAPPING_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_MPLS_PRI_MAPPING_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_CONTROLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_STATUSr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_STATUS_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_MPLS_VC_AND_SWAP_LABEL_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0)
    SOC_REG_INT_EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PARITY_STATUS_INTR_BCM56840_B0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0)
    SOC_REG_INT_EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PARITY_STATUS_NACK_BCM56840_B0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_MTUr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_EGR_MTU_SIZEr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EGR_MTU_SIZE_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_EGR_MTU_SIZE_BCM56218_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_EGR_MTU_SIZE_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0)
    SOC_REG_INT_EGR_MTU_SIZE_BCM56504_A0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_EGR_MTU_SIZE_BCM56504_B0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EGR_MTU_SIZE_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_MTU_SIZE_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_EGR_MTU_SIZE_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EGR_MTU_SIZE_BCM56820_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_EGR_NEW_MODID_PORTr,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_EGR_NEXT_HOP_PARITY_CONTROLr,
#endif
#if defined(BCM_56224_A0)
    SOC_REG_INT_EGR_NEXT_HOP_PARITY_STATUSr,
#endif
#if defined(BCM_56224_B0)
    SOC_REG_INT_EGR_NEXT_HOP_PARITY_STATUS_BCM56224_B0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_NIV_CONFIGr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_NIV_ETHERTYPEr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_NIV_ETHERTYPE_2r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_OUTER_TPIDr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_OUTER_TPID_0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_OUTER_TPID_1r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_OUTER_TPID_2r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_OUTER_TPID_3r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EGR_OUTER_TPID_0_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_OUTER_TPID_0_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_OUTER_TPID_0_BCM88732_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_EGR_OUTER_TPID_1_BCM53314_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EGR_OUTER_TPID_1_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_OUTER_TPID_1_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_OUTER_TPID_1_BCM88732_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_EGR_OUTER_TPID_2_BCM53314_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EGR_OUTER_TPID_2_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_OUTER_TPID_2_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_OUTER_TPID_2_BCM88732_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_EGR_OUTER_TPID_3_BCM53314_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EGR_OUTER_TPID_3_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_OUTER_TPID_3_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_OUTER_TPID_3_BCM88732_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EGR_OUTER_TPID_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_OUTER_TPID_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_OUTER_TPID_BCM88732_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EGR_PERQ_COUNTER_PARITY_CONTROLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EGR_PERQ_COUNTER_PARITY_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EGR_PERQ_COUNTER_PARITY_STATUSr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EGR_PERQ_COUNTER_PARITY_STATUS_BCM56142_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EGR_PERQ_XMT_COUNTERSr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_PERQ_XMT_COUNTERS_BASE_ADDR_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_PERQ_XMT_COUNTERS_BASE_ADDR_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_PERQ_XMT_COUNTERS_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_PERQ_XMT_COUNTERS_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_PERQ_XMT_COUNTERS_STATUS_INTRr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_PERQ_XMT_COUNTERS_STATUS_NACKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_PERQ_XMT_COUNTER_ECC_STATUSr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EGR_PKT_MODS_CONTROLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EGR_PKT_MODS_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_PKT_MODS_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EGR_PKT_MODS_CONTROL_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_PKT_MODS_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56602_A0)
    SOC_REG_INT_EGR_PORTr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_PORT_1r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_PORT_64r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_PORT_1_BCM56840_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_EGR_PORT_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EGR_PORT_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_EGR_PORT_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_EGR_PORT_BCM56224_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EGR_PORT_BCM56334_A0r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_EGR_PORT_BCM56504_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_EGR_PORT_BCM56504_B0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_EGR_PORT_BCM56514_A0r,
#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_EGR_PORT_BCM56601_B0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EGR_PORT_BCM56624_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_EGR_PORT_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EGR_PORT_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_PORT_BCM88732_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_EGR_PORT_L3UC_MODSr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_EGR_PORT_L3UC_MODS_BCM56218_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EGR_PORT_L3UC_MODS_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_EGR_PORT_L3UC_MODS_BCM56800_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_EGR_PORT_L3UC_MODS_TABLEr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_PORT_MODEr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_EGR_PORT_MTUr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_PORT_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_PORT_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_PORT_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_PORT_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_EGR_PORT_REQUESTSr,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_EGR_PORT_REQUESTS_BCM56514_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_EGR_PORT_REQUESTS_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_PORT_REQUESTS_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_EGR_PORT_REQUESTS_BCM56800_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_PORT_REQUESTS_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_EGR_PORT_TO_NHI_MAPPINGr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_EGR_PORT_TO_NHI_MAPPING_BCM56840_B0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_PRI_CNG_MAP_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_PRI_CNG_MAP_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_PRI_CNG_MAP_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_PRI_CNG_MAP_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_PRI_CNG_MAP_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_PRI_CNG_MAP_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_EGR_PVLAN_EPORT_CONTROLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_PVLAN_EPORT_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_PVLAN_EPORT_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EGR_PW_INIT_COUNTERS_PARITY_CONTROLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EGR_PW_INIT_COUNTERS_PARITY_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_PW_INIT_COUNTERS_PARITY_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_PW_INIT_COUNTERS_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EGR_PW_INIT_COUNTERS_PARITY_STATUSr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EGR_PW_INIT_COUNTERS_PARITY_STATUS_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_PW_INIT_COUNTERS_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_PW_INIT_COUNTERS_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_EGR_PW_INIT_COUNTERS_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_EGR_PW_INIT_COUNTERS_PARITY_STATUS_INTR_BCM56840_B0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_PW_INIT_COUNTERS_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_PW_INIT_COUNTERS_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_EGR_PW_INIT_COUNTERS_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_EGR_PW_INIT_COUNTERS_PARITY_STATUS_NACK_BCM56840_B0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_QCN_CNM_CONTROL_1r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_QCN_CNM_CONTROL_2r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_QCN_CNM_ETHERTYPEr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_QCN_CNM_LBMH_CONTROLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_QCN_CNTAG_ETHERTYPEr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_QCN_CNTAG_ETHERTYPE_2r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EGR_Q_BEGINr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_EGR_Q_BEGIN_BCM56224_A0r,
#endif
#if defined(BCM_56334_B0)
    SOC_REG_INT_EGR_Q_BEGIN_BCM56334_B0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
    SOC_REG_INT_EGR_Q_BEGIN_BCM56634_A0r,
#endif
#if defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_B0)
    SOC_REG_INT_EGR_Q_BEGIN_BCM56634_B0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_EGR_Q_BEGIN_BCM56800_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0)
    SOC_REG_INT_EGR_Q_BEGIN_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_EGR_Q_BEGIN_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_Q_BEGIN_BCM88732_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_EGR_Q_ENDr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_EGR_Q_END_BCM56224_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_EGR_Q_END_BCM56514_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_EGR_Q_END_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_Q_END_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_EGR_Q_END_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EGR_Q_END_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_Q_END_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_Q_END_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_RESI_BUFFER_STATUS_INTRr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_EGR_RSPANr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EGR_RSPAN_VLAN_TAGr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_RSPAN_VLAN_TAG_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_EGR_SBS_CONTROLr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EGR_SBS_CONTROL_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_SBS_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_SD_TAG_CONTROLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_SD_TAG_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_EGR_SERVICE_COUNTER_TABLE_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_EGR_SERVICE_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56840_B0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_EGR_SERVICE_COUNTER_TABLE_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_EGR_SERVICE_COUNTER_TABLE_PARITY_STATUS_NACK_BCM56840_B0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_SERVICE_COUNTER_TABLE_STATUS_INTRr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_SERVICE_COUNTER_TABLE_STATUS_NACKr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56800_A0)
    SOC_REG_INT_EGR_SF_SRC_MODID_CHECKr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_SF_SRC_MODID_CHECK_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EGR_SF_SRC_MODID_CHECK_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_SF_SRC_MODID_CHECK_BCM56840_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_EGR_SHAPING_CONTROLr,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_EGR_SHAPING_CONTROL_BCM56514_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_EGR_SHAPING_CONTROL_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_SHAPING_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_EGR_SHAPING_CONTROL_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EGR_SHAPING_CONTROL_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_SHAPING_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_SHAPING_CONTROL_BCM88732_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_EGR_SPARE_REG0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_EGR_SRC_PORTr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_EGR_SRC_PORT_BCM56224_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_EGR_SRC_PORT_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EGR_SRC_PORT_BCM56820_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_EGR_START_XMIT_AFTER_MOP_ARRIVALr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EGR_STATS_COUNTER_ECC_STATUSr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_STATS_COUNTER_TABLE_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_STATS_COUNTER_TABLE_STATUS_INTRr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_STATS_COUNTER_TABLE_STATUS_NACKr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_SYS_RSVD_VIDr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EGR_SYS_RSVD_VID_BCM56142_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_SYS_RSVD_VID_BCM56840_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_TRILL_HEADER_ATTRIBUTESr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_TRILL_TX_ACCESS_PORT_TRILL_PKTS_DISCARDEDr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_TRILL_TX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDEDr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_TRILL_TX_PKTSr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_EGR_TUNNEL_CONTROLr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_EGR_TUNNEL_CONTROL_BCM53314_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EGR_TUNNEL_CONTROL_BCM56504_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_EGR_TUNNEL_CONTROL_BCM56800_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_EGR_TUNNEL_ID_MASKr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_EGR_TUNNEL_ID_MASK_BCM53314_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EGR_TUNNEL_ID_MASK_BCM56504_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_TUNNEL_ID_MASK_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_EGR_TUNNEL_ID_MASK_BCM56800_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_TUNNEL_ID_MASK_BCM56840_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_EGR_TUNNEL_PIMDR1_CFG0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_EGR_TUNNEL_PIMDR1_CFG1r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_EGR_TUNNEL_PIMDR1_CFG0_BCM53314_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EGR_TUNNEL_PIMDR1_CFG0_BCM56504_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_TUNNEL_PIMDR1_CFG0_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_EGR_TUNNEL_PIMDR1_CFG0_BCM56800_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_TUNNEL_PIMDR1_CFG0_BCM56840_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_EGR_TUNNEL_PIMDR1_CFG1_BCM53314_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EGR_TUNNEL_PIMDR1_CFG1_BCM56504_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_TUNNEL_PIMDR1_CFG1_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_EGR_TUNNEL_PIMDR1_CFG1_BCM56800_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_TUNNEL_PIMDR1_CFG1_BCM56840_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_EGR_TUNNEL_PIMDR2_CFG0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_EGR_TUNNEL_PIMDR2_CFG1r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_EGR_TUNNEL_PIMDR2_CFG0_BCM53314_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EGR_TUNNEL_PIMDR2_CFG0_BCM56504_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_TUNNEL_PIMDR2_CFG0_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_EGR_TUNNEL_PIMDR2_CFG0_BCM56800_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_TUNNEL_PIMDR2_CFG0_BCM56840_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_EGR_TUNNEL_PIMDR2_CFG1_BCM53314_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EGR_TUNNEL_PIMDR2_CFG1_BCM56504_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_TUNNEL_PIMDR2_CFG1_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_EGR_TUNNEL_PIMDR2_CFG1_BCM56800_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_TUNNEL_PIMDR2_CFG1_BCM56840_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_EGR_UDP_TUNNELr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_VFI_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_VFI_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_VFI_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_VFI_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_VFI_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_VFI_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_EGR_VINTF_COUNTER_TABLE_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_EGR_VINTF_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56840_B0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_EGR_VINTF_COUNTER_TABLE_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_EGR_VINTF_COUNTER_TABLE_PARITY_STATUS_NACK_BCM56840_B0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_VINTF_COUNTER_TABLE_STATUS_INTRr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_VINTF_COUNTER_TABLE_STATUS_NACKr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_EGR_VLAN_CONTROLr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0)
    SOC_REG_INT_EGR_VLAN_CONTROL_1r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EGR_VLAN_CONTROL_2r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_EGR_VLAN_CONTROL_3r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EGR_VLAN_CONTROL_1_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_EGR_VLAN_CONTROL_1_BCM56218_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_VLAN_CONTROL_1_BCM56440_A0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_EGR_VLAN_CONTROL_1_BCM56504_B0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_EGR_VLAN_CONTROL_1_BCM56514_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_VLAN_CONTROL_1_BCM56624_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_EGR_VLAN_CONTROL_1_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EGR_VLAN_CONTROL_1_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_VLAN_CONTROL_1_BCM56840_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_VLAN_CONTROL_1_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_VLAN_CONTROL_1_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EGR_VLAN_CONTROL_2_BCM56142_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_VLAN_CONTROL_2_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_VLAN_CONTROL_2_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_VLAN_CONTROL_3_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_VLAN_CONTROL_3_BCM56840_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_VLAN_LOGICAL_TO_PHYSICAL_MAPPINGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_VLAN_LOGICAL_TO_PHYSICAL_MAPPING_BCM56440_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_EGR_VLAN_PARITY_CONTROLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EGR_VLAN_PARITY_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_VLAN_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_EGR_VLAN_PARITY_CONTROL_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_VLAN_PARITY_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EGR_VLAN_PARITY_CONTROL_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_VLAN_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_EGR_VLAN_PARITY_STATUSr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EGR_VLAN_PARITY_STATUS_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EGR_VLAN_PARITY_STATUS_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EGR_VLAN_PARITY_STATUS_BCM56820_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_VLAN_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_VLAN_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_VLAN_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_VLAN_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_VLAN_RAM_CONTROL_1r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_VLAN_RAM_CONTROL_2r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_VLAN_RAM_CONTROL_3r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_VLAN_RAM_CONTROL_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_VLAN_RAM_CONTROL_1_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_VLAN_RAM_CONTROL_1_BCM56840_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_VLAN_RAM_CONTROL_2_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_VLAN_RAM_CONTROL_2_BCM56840_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_VLAN_RAM_CONTROL_3_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_VLAN_RAM_CONTROL_4_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_VLAN_RAM_CONTROL_DCMr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_VLAN_RAM_CONTROL_DCM_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_VLAN_RAM_CONTROL_PDAHr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_VLAN_RAM_CONTROL_PDAH_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_VLAN_RAM_CONTROL_PMr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_VLAN_RAM_CONTROL_PM_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_VLAN_RAM_CONTROL_STBYr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_VLAN_RAM_CONTROL_STBY_BCM56440_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_EGR_VLAN_STG_ADDR_MASKr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EGR_VLAN_STG_PARITY_CONTROLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EGR_VLAN_STG_PARITY_STATUSr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EGR_VLAN_STG_PARITY_STATUS_BCM56142_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_VLAN_STG_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_VLAN_STG_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_VLAN_STG_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_VLAN_STG_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_VLAN_STG_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_VLAN_STG_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_EGR_VLAN_TABLE_PARITY_CONTROLr,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_EGR_VLAN_TABLE_PARITY_STATUSr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_EGR_VLAN_TABLE_PARITY_STATUS_BCM53314_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EGR_VLAN_XLATE_HASH_CONTROLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EGR_VLAN_XLATE_HASH_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_VLAN_XLATE_HASH_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EGR_VLAN_XLATE_HASH_CONTROL_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_VLAN_XLATE_HASH_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_EGR_VLAN_XLATE_PARITY_CONTROLr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EGR_VLAN_XLATE_PARITY_CONTROL_BCM56820_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EGR_VLAN_XLATE_PARITY_STATUSr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EGR_VLAN_XLATE_PARITY_STATUS_0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EGR_VLAN_XLATE_PARITY_STATUS_1r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EGR_VLAN_XLATE_PARITY_STATUS_0_BCM56142_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EGR_VLAN_XLATE_PARITY_STATUS_1_BCM56142_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EGR_VLAN_XLATE_PARITY_STATUS_BCM56820_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_VLAN_XLATE_PARITY_STATUS_INTR_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_VLAN_XLATE_PARITY_STATUS_INTR_0_BCM56840_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_VLAN_XLATE_PARITY_STATUS_INTR_1_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_VLAN_XLATE_PARITY_STATUS_INTR_1_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_VLAN_XLATE_PARITY_STATUS_NACK_0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_VLAN_XLATE_PARITY_STATUS_NACK_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_VLAN_XLATE_PARITY_STATUS_NACK_0_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_VLAN_XLATE_PARITY_STATUS_NACK_0_BCM56840_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_VLAN_XLATE_PARITY_STATUS_NACK_1_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_VLAN_XLATE_PARITY_STATUS_NACK_1_BCM56840_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_EGR_VXLT_CAM_BIST_CONFIGr,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_EGR_VXLT_CAM_BIST_CONTROLr,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_EGR_VXLT_CAM_BIST_DBG_DATAr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_EGR_VXLT_CAM_BIST_S10_STATUSr,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_EGR_VXLT_CAM_BIST_S2_STATUSr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_EGR_VXLT_CAM_BIST_S2_STATUS_BCM56504_B0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_EGR_VXLT_CAM_BIST_S2_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_EGR_VXLT_CAM_BIST_S3_STATUSr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_EGR_VXLT_CAM_BIST_S3_STATUS_BCM56504_B0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_EGR_VXLT_CAM_BIST_S3_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_EGR_VXLT_CAM_BIST_S5_STATUSr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_EGR_VXLT_CAM_BIST_S5_STATUS_BCM56504_B0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_EGR_VXLT_CAM_BIST_S5_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_EGR_VXLT_CAM_BIST_S6_STATUSr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_EGR_VXLT_CAM_BIST_S6_STATUS_BCM56504_B0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_EGR_VXLT_CAM_BIST_S6_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_EGR_VXLT_CAM_BIST_S8_STATUSr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_EGR_VXLT_CAM_BIST_S8_STATUS_BCM56504_B0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_EGR_VXLT_CAM_BIST_S8_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_EGR_VXLT_CAM_BIST_STATUSr,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_EGR_VXLT_CAM_BIST_STATUS_BCM56224_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_EGR_VXLT_CAM_BIST_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_EGR_VXLT_CAM_CONTROLr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_EGR_VXLT_CAM_CONTROL_BCM56800_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_WESP_PROTO_CONTROLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_WLAN_DVP_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EGR_WLAN_DVP_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_EGR_XLP0_BUFFER_STATUS_INTRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_XLP1_BUFFER_STATUS_INTRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_XLP2_BUFFER_STATUS_INTRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_XLP3_BUFFER_STATUS_INTRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_XLP4_BUFFER_STATUS_INTRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_XLP5_BUFFER_STATUS_INTRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_XLP6_BUFFER_STATUS_INTRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_XLP7_BUFFER_STATUS_INTRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EGR_XLP8_BUFFER_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_XQ0_BUFFER_STATUS_INTRr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EGR_XQ0_DBUF_PARITY_CONTROLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EGR_XQ0_DBUF_PARITY_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EGR_XQ0_DBUF_PARITY_STATUSr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EGR_XQ0_DBUF_PARITY_STATUS_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EGR_XQ0_PFC_CONTROLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EGR_XQ0_PFC_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_XQ0_PFC_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_XQ1_BUFFER_STATUS_INTRr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EGR_XQ1_DBUF_PARITY_CONTROLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EGR_XQ1_DBUF_PARITY_STATUSr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EGR_XQ1_DBUF_PARITY_STATUS_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EGR_XQ1_PFC_CONTROLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EGR_XQ1_PFC_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_XQ1_PFC_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_XQ2_BUFFER_STATUS_INTRr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EGR_XQ2_DBUF_PARITY_CONTROLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EGR_XQ2_DBUF_PARITY_STATUSr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EGR_XQ2_DBUF_PARITY_STATUS_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EGR_XQ2_PFC_CONTROLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EGR_XQ2_PFC_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_XQ2_PFC_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_XQ3_BUFFER_STATUS_INTRr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EGR_XQ3_DBUF_PARITY_CONTROLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EGR_XQ3_DBUF_PARITY_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EGR_XQ3_DBUF_PARITY_STATUSr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EGR_XQ3_DBUF_PARITY_STATUS_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EGR_XQ3_PFC_CONTROLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EGR_XQ3_PFC_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EGR_XQ3_PFC_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EHCPM_RAM_DBGCTRLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EHCPM_RAM_DBGCTRL_BCM88732_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_EHG_RX_CONTROLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EHG_RX_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EHG_RX_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EHG_RX_CONTROL_BCM56685_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EHG_RX_CONTROL_BCM88230_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_EHG_RX_PKT_DROPr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EHG_RX_PKT_DROP_BCM56334_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EHG_RX_PKT_DROP_BCM56685_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EHG_RX_PKT_DROP_BCM88230_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_EHG_TPIDr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EHG_TPID_BCM56334_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EHG_TPID_BCM56685_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EHG_TPID_BCM88230_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_EHG_TX_CONTROLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EHG_TX_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EHG_TX_CONTROL_BCM56685_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EHG_TX_CONTROL_BCM88230_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_EHG_TX_IPV4IDr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EHG_TX_IPV4ID_BCM56334_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EHG_TX_IPV4ID_BCM56685_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EHG_TX_IPV4ID_BCM88230_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EL3_RAM_CONTROLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EL3_RAM_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EL3_RAM_DBGCTRLr,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_EL3_TM_REG_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_BUFFER_EMPTY_FULL_STATUS_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_CFGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_CI_FULL_STATUS_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_CSDB_0_BUFFER_PAR_STATUS_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_CSDB_1_BUFFER_PAR_STATUS_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_CSDB_2_BUFFER_PAR_STATUS_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_CSDB_MEM_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_ECC_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_ERRB_BUFFER_ECC_STATUS_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_ERRB_BUFFER_FILL_LEVEL_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_ERRB_BUFFER_WATERMARK_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_ERRB_MEM_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_ERRORr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_ERROR_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_ERROR_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_ERROR_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_ERROR_MASK_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_ERROR_MASK_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_ERROR_MASK_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_EWRB_BUFFER_0_ECC_STATUS_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_EWRB_BUFFER_1_ECC_STATUS_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_EWRB_BUFFER_FILL_LEVEL_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_EWRB_BUFFER_WATERMARK_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_EWRB_MEM_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_FREE_POOL_SIZESr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_GLOBAL_1B_ECC_ERROR_COUNT_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_GLOBAL_2B_ECC_ERROR_COUNT_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_IRRB_BUFFER_ECC_STATUS_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_IRRB_BUFFER_FILL_LEVEL_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_IRRB_BUFFER_WATERMARK_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_IRRB_THRESHOLDSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_IWRB_BUFFER_ECC_STATUS_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_IWRB_BUFFER_FILL_LEVEL_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_IWRB_BUFFER_WATERMARK_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_IWRB_MEM_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_IWRB_SIZEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_RFCQ_BUFFER_ECC_STATUS_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_RFCQ_BUFFER_FILL_LEVEL_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_RFCQ_BUFFER_WATERMARK_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_RFCQ_MEM_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_RSFP_BUFFER_ECC_STATUS_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_RSFP_BUFFER_FILL_LEVEL_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_RSFP_MEM_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_SWAT_BUFFER_ECC_STATUS_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_SWAT_MEM_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_TO_CI0_RD_REQ_COUNT_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_TO_CI0_WR_REQ_COUNT_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_TO_CI1_RD_REQ_COUNT_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_TO_CI1_WR_REQ_COUNT_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_TO_CI2_RD_REQ_COUNT_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_TO_CI2_WR_REQ_COUNT_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_WCMT_BUFFER_ECC_STATUS_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_WCMT_MEM_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_WLCT0_LOWER_A_BUFFER_ECC_STATUS_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_WLCT0_LOWER_B_BUFFER_ECC_STATUS_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_WLCT0_UPPER_A_BUFFER_ECC_STATUS_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_WLCT0_UPPER_B_BUFFER_ECC_STATUS_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_WLCT1_LOWER_A_BUFFER_ECC_STATUS_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_WLCT1_LOWER_B_BUFFER_ECC_STATUS_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_WLCT1_UPPER_A_BUFFER_ECC_STATUS_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_WLCT1_UPPER_B_BUFFER_ECC_STATUS_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_WLCT2_LOWER_A_BUFFER_ECC_STATUS_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_WLCT2_LOWER_B_BUFFER_ECC_STATUS_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_WLCT2_UPPER_A_BUFFER_ECC_STATUS_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_WLCT2_UPPER_B_BUFFER_ECC_STATUS_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_WLCT_MEM_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_WTFP_BUFFER_ECC_STATUS_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_WTFP_BUFFER_FILL_LEVEL_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_WTFP_MEM_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_WTOQ_BUFFER_ECC_STATUS_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_WTOQ_BUFFER_FILL_LEVEL_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMC_WTOQ_MEM_DEBUGr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_EMIRROR_CONTROLr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EMIRROR_CONTROL1r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EMIRROR_CONTROL1_64r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EMIRROR_CONTROL1_64_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EMIRROR_CONTROL1_64_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EMIRROR_CONTROL1_64_BCM56634_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EMIRROR_CONTROL1_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMIRROR_CONTROL1_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EMIRROR_CONTROL1_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EMIRROR_CONTROL1_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMIRROR_CONTROL1_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EMIRROR_CONTROL1_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EMIRROR_CONTROL1_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMIRROR_CONTROL1_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EMIRROR_CONTROL1_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EMIRROR_CONTROL2_64r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EMIRROR_CONTROL2_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMIRROR_CONTROL2_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EMIRROR_CONTROL2_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EMIRROR_CONTROL2_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMIRROR_CONTROL2_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EMIRROR_CONTROL2_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EMIRROR_CONTROL2_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMIRROR_CONTROL2_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EMIRROR_CONTROL2_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EMIRROR_CONTROL3_64r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EMIRROR_CONTROL3_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMIRROR_CONTROL3_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EMIRROR_CONTROL3_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EMIRROR_CONTROL3_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMIRROR_CONTROL3_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EMIRROR_CONTROL3_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EMIRROR_CONTROL3_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMIRROR_CONTROL3_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EMIRROR_CONTROL3_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EMIRROR_CONTROL_64r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EMIRROR_CONTROL_64_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EMIRROR_CONTROL_64_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EMIRROR_CONTROL_64_BCM56634_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_EMIRROR_CONTROL_BCM53314_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_EMIRROR_CONTROL_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_EMIRROR_CONTROL_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_EMIRROR_CONTROL_BCM56504_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_EMIRROR_CONTROL_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EMIRROR_CONTROL_BCM56820_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_EMIRROR_CONTROL_HIr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_EMIRROR_CONTROL_HI_BCM53314_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_EMIRROR_CONTROL_HI_BCM56224_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EMIRROR_CONTROL_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMIRROR_CONTROL_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EMIRROR_CONTROL_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EMIRROR_CONTROL_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMIRROR_CONTROL_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EMIRROR_CONTROL_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EMIRROR_CONTROL_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EMIRROR_CONTROL_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EMIRROR_CONTROL_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_EMMU_FUSE_DEBUG0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_EMMU_FUSE_DEBUG1r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_EMMU_FUSE_DEBUG2r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EMMU_FUSE_DEBUG0_BCM56624_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EMMU_FUSE_DEBUG1_BCM56624_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_EM_MTP_INDEXr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_ENQ_IPMCGRP_TBL_PARITYERRORPTRr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_ENQ_IPMCGRP_TBL_PARITYERROR_STATUSr,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_EPC_EGR_DBGr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_EPC_EGR_DBG_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_EPC_EGR_DBG_BCM5673_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_EPC_EGR_DBG_BCM5695_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_EPC_EGR_PKT_DROP_CTLr,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_EPC_EGR_SNGL_OUTr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_EPC_EGR_SNGL_OUT_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_EPC_EGR_SNGL_OUT_BCM5673_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_EPC_EGR_SNGL_PKTr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_EPC_EGR_SNGL_PKT_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_EPC_EGR_SNGL_PKT_BCM5673_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_EPC_FFP_CONFIGr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_EPC_INGRESS_DEBUGr,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_EPC_LINKr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_EPC_LINK_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_EPC_LINK_BCM5673_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_EPC_LINK_BMAPr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EPC_LINK_BMAP_64r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EPC_LINK_BMAP_64_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EPC_LINK_BMAP_64_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EPC_LINK_BMAP_64_BCM56634_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_EPC_LINK_BMAP_BCM53314_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_EPC_LINK_BMAP_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_EPC_LINK_BMAP_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_EPC_LINK_BMAP_BCM56504_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_EPC_LINK_BMAP_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EPC_LINK_BMAP_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EPC_LINK_BMAP_BCM88732_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_EPC_LINK_BMAP_HIr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_EPC_LINK_BMAP_HI_BCM53314_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_EPC_LINK_BMAP_HI_BCM56224_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_B0)
    SOC_REG_INT_EPC_VLAN_FWD_STATEr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EP_BISRr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EP_BISR_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EP_BISR_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EP_BISR_BCM56634_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_BUFFER_WATER_MARKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_CLASS_RESOLUTION_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_CM_BUFFER_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_CONFIGr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EP_DATAPATH_INTR_ENABLEr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_DEST_PORT_MAP_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_DROP_STICKYr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_ECC_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_ECC_ERRORr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_ECC_ERROR_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_ERROR_DROPr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_ERROR_PKT_XMTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_FLUSH_DROPr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_INTERFACE0_AGED_DROPr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_INTERFACE0_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_INTERFACE0_PKT_XMT_BYTEr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_INTERFACE0_PKT_XMT_CTRLr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_INTERFACE0_PKT_XMT_PKTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_INTERFACE0_REQUEST_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_INTERFACE1_AGED_DROPr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_INTERFACE1_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_INTERFACE1_PKT_XMT_BYTEr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_INTERFACE1_PKT_XMT_CTRLr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_INTERFACE1_PKT_XMT_PKTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_INTERFACE1_REQUEST_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_INTERFACE2_AGED_DROPr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_INTERFACE2_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_INTERFACE2_PKT_XMT_BYTEr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_INTERFACE2_PKT_XMT_CTRLr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_INTERFACE2_PKT_XMT_PKTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_INTERFACE2_REQUEST_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_INTERFACE3_AGED_DROPr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_INTERFACE3_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_INTERFACE3_PKT_XMT_BYTEr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_INTERFACE3_PKT_XMT_CTRLr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_INTERFACE3_PKT_XMT_PKTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_INTERFACE3_REQUEST_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_INTERFACE4_AGED_DROPr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_INTERFACE4_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_INTERFACE4_PKT_XMT_BYTEr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_INTERFACE4_PKT_XMT_CTRLr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_INTERFACE4_PKT_XMT_PKTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_INTERFACE4_REQUEST_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_INTERFACE5_AGED_DROPr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_INTERFACE5_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_INTERFACE5_PKT_XMT_BYTEr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_INTERFACE5_PKT_XMT_CTRLr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_INTERFACE5_PKT_XMT_PKTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_INTERFACE5_REQUEST_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_INTERFACE6_AGED_DROPr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_INTERFACE6_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_INTERFACE6_PKT_XMT_BYTEr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_INTERFACE6_PKT_XMT_CTRLr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_INTERFACE6_PKT_XMT_PKTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_INTERFACE6_REQUEST_STATUSr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EP_INTR0_ENABLEr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EP_INTR0_STATUSr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EP_INTR1_ENABLEr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EP_INTR1_STATUSr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EP_INTR_ENABLEr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EP_INTR_ENABLE_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EP_INTR_ENABLE_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EP_INTR_STATUSr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EP_INTR_STATUS_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EP_INTR_STATUS_BCM56334_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_MEM_DEBUG0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EP_NUM_NORM_CELLS_RECVDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EP_NUM_NORM_PKTS_DROPPEDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EP_NUM_NORM_PKTS_RECVDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EP_NUM_UNMOD_CELLS_RECVDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EP_NUM_UNMOD_PKTS_DROPPEDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EP_NUM_UNMOD_PKTS_RECVDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_OI2QB_MAP_ECC_STATUSr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EP_PARITY_INTR_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_REQP_BUFFER_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_STATS_CTRL_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_TRACE_IF_CONTROLr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_TRACE_IF_COUNTERr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_TRACE_IF_FIELD_MASK0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_TRACE_IF_FIELD_MASK1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_TRACE_IF_FIELD_MASK2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_TRACE_IF_FIELD_MASK3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_TRACE_IF_FIELD_MASK4r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_TRACE_IF_FIELD_VALUE0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_TRACE_IF_FIELD_VALUE1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_TRACE_IF_FIELD_VALUE2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_TRACE_IF_FIELD_VALUE3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_TRACE_IF_FIELD_VALUE4r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_TRACE_IF_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_TRACE_IF_STATUS_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_XMT_FIFO_FULLr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_XMT_FIFO_FULL_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_EP_XP_BUFFER_ECC_STATUSr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ERBFIFO_STATUSr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ERB_CTLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ERB_INTR_CLEARr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ERB_INTR_ENABLEr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ERB_INTR_STATUSr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ERB_IPCF_PTR_MISMATCH_INFOr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ERROR_CCM_DEFECT_STATUSr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_ERROR_CCM_DEFECT_STATUS_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ERROR_CCM_DEFECT_STATUS_BCM56440_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ERR_PKT_CNTr,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES01C_ERB_CTLr,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES01C_EXTFP_POLICY_DED_INFOr,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES01C_EXTFP_POLICY_SEC_INFOr,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES01C_FP0RSPFIFO_RS_CTLr,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES01C_FP0RSPFIFO_RS_STATUSr,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES01C_FP1RSPFIFO_RS_CTLr,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES01C_FP1RSPFIFO_RS_STATUSr,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES01C_FPCREQFIFO_WS_STATUSr,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES01C_INTR_CLEARr,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES01C_INTR_ENABLEr,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES01C_INTR_STATUSr,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES01C_L2L3RSPFIFO_RS_CTLr,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES01C_L2L3RSPFIFO_RS_STATUSr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES01_ADFPCNTR_DED_INFOr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES01_ADFPCNTR_SEC_INFOr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES01_ADL2DST_DED_INFOr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES01_ADL2DST_SEC_INFOr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES01_ADL2SRC_DED_INFOr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES01_ADL2SRC_SEC_INFOr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES01_ADL3DST_DED_INFOr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES01_ADL3DST_SEC_INFOr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES01_ADL3SRC_DED_INFOr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES01_ADL3SRC_SEC_INFOr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES01_ADREQ0FIFO_RS_CTLr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES01_ADREQ0FIFO_RS_STATUSr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES01_ADREQ1FIFO_RS_CTLr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES01_ADREQ1FIFO_RS_STATUSr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES01_BYT_CNT_WRAP_INFOr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_REG_INT_ES01_INTR_CLEARr,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES01_INTR_CLEAR_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_REG_INT_ES01_INTR_ENABLEr,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES01_INTR_ENABLE_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_REG_INT_ES01_INTR_STATUSr,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES01_INTR_STATUS_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES01_MISC_CTLr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES01_MISC_STATUSr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES01_PKT_CNT_WRAP_INFOr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
    SOC_REG_INT_ES0_DDR36_CONFIG_REG1_ISr,
#endif
#if defined(BCM_56634_B0)
    SOC_REG_INT_ES0_DDR36_CONFIG_REG1_IS_BCM56634_B0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
    SOC_REG_INT_ES0_DDR36_CONFIG_REG2_ISr,
#endif
#if defined(BCM_56634_B0)
    SOC_REG_INT_ES0_DDR36_CONFIG_REG2_IS_BCM56634_B0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES0_DDR36_CONFIG_REG3_ISr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES0_DDR36_STATUS_REG1_ISr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES0_DDR36_STATUS_REG2_ISr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES0_DTU_ATE_STS0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES0_DTU_ATE_STS1r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES0_DTU_ATE_STS2r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES0_DTU_ATE_STS3r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES0_DTU_ATE_STS4r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES0_DTU_ATE_TMODEr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES0_DTU_LTE_ADR0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES0_DTU_LTE_ADR1r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES0_DTU_LTE_D0F_0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES0_DTU_LTE_D0F_1r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES0_DTU_LTE_D0R_0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES0_DTU_LTE_D0R_1r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES0_DTU_LTE_D1F_0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES0_DTU_LTE_D1F_1r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES0_DTU_LTE_D1R_0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES0_DTU_LTE_D1R_1r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES0_DTU_LTE_STS_DONEr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES0_DTU_LTE_STS_ERR_ADRr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES0_DTU_LTE_STS_ERR_DF_0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES0_DTU_LTE_STS_ERR_DF_1r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES0_DTU_LTE_STS_ERR_DR_0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES0_DTU_LTE_STS_ERR_DR_1r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_REG_INT_ES0_DTU_LTE_TMODE0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES0_DTU_LTE_TMODE1r,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES0_DTU_LTE_TMODE0_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES0_DTU_MODEr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES0_MCU_ENr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES0_MCU_STATUSr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES0_SRAM_CTLr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
    SOC_REG_INT_ES1_DDR36_CONFIG_REG1_ISr,
#endif
#if defined(BCM_56634_B0)
    SOC_REG_INT_ES1_DDR36_CONFIG_REG1_IS_BCM56634_B0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
    SOC_REG_INT_ES1_DDR36_CONFIG_REG2_ISr,
#endif
#if defined(BCM_56634_B0)
    SOC_REG_INT_ES1_DDR36_CONFIG_REG2_IS_BCM56634_B0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES1_DDR36_CONFIG_REG3_ISr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES1_DDR36_STATUS_REG1_ISr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES1_DDR36_STATUS_REG2_ISr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES1_DTU_ATE_STS0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES1_DTU_ATE_STS1r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES1_DTU_ATE_STS2r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES1_DTU_ATE_STS3r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES1_DTU_ATE_STS4r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES1_DTU_ATE_TMODEr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES1_DTU_LTE_ADR0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES1_DTU_LTE_ADR1r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES1_DTU_LTE_D0F_0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES1_DTU_LTE_D0F_1r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES1_DTU_LTE_D0R_0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES1_DTU_LTE_D0R_1r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES1_DTU_LTE_D1F_0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES1_DTU_LTE_D1F_1r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES1_DTU_LTE_D1R_0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES1_DTU_LTE_D1R_1r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES1_DTU_LTE_STS_DONEr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES1_DTU_LTE_STS_ERR_ADRr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES1_DTU_LTE_STS_ERR_DF_0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES1_DTU_LTE_STS_ERR_DF_1r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES1_DTU_LTE_STS_ERR_DR_0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES1_DTU_LTE_STS_ERR_DR_1r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_REG_INT_ES1_DTU_LTE_TMODE0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES1_DTU_LTE_TMODE1r,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES1_DTU_LTE_TMODE0_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES1_DTU_MODEr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES1_MCU_ENr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES1_MCU_STATUSr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ES1_SRAM_CTLr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_ESA0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_ESA1r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_ESA2r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_ESA0_BCM56601_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_ESA0_BCM56800_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_ESA1_BCM56601_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_ESA1_BCM56800_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_ESA2_BCM56601_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_ESA2_BCM56800_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_ESCONFIGr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ESCONFIG_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ESCONFIG_BCM88732_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ESEC_DEBUGFF_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ESEC_DEBUG_1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ESEC_DEBUG_CTRLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ESEC_DEBUG_GLOBAL_1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ESEC_DEBUG_GLOBAL_2r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ESEC_ECC_DEBUGr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ESEC_ECC_ERRORr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ESEC_ECC_ERROR_MASKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ESEC_FIPS_INDIRECT_ACCESSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ESEC_FIPS_INDIRECT_ADDRr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ESEC_FIPS_INDIRECT_RD_DATAr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ESEC_FIPS_INDIRECT_WR_DATAr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ESEC_GLOBAL_CTRLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ESEC_GLOBAL_PRE_SCALEr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ESEC_GLOBAL_TICK_TIMEr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ESEC_GLOBAL_TIMERr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ESEC_HEADER_CAPTURE_CTRLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ESEC_LKUPFF_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ESEC_MASTER_CTRLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ESEC_MIB1_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ESEC_MIB2_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ESEC_MIB3_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ESEC_MIB4_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ESEC_MIB5_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ESEC_PDCFF_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ESEC_PN_THDr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ESEC_SADB_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ESEC_SAKEY_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ESEC_SA_EXPIRY_INTr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ESEC_SA_EXPIRY_INT_MASKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ESEC_SA_TABLE_DEBUGr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ESEC_SCDB_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ESEC_SOFT_SA_EXPIRY_INTr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ESEC_SOFT_SA_EXPIRY_INT_MASKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ESEC_XLCFF_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ESEC_XMIT_CREDIT_EMPTY_INTr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ESEC_XMIT_CREDIT_EMPTY_INT_MASKr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ESM_AGE_CNTr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_ESM_AGE_CNT_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_REG_INT_ESM_CTLr,
#endif
#if defined(BCM_56634_A0)
    SOC_REG_INT_ESM_CTL_BCM56634_A0r,
#endif
#if defined(BCM_56634_B0)
    SOC_REG_INT_ESM_CTL_BCM56634_B0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ESM_ERR_CTLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ESM_KEYGEN_CTLr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ESM_L2_AGE_CTLr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ESM_L2_AGE_STATUSr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ESM_MISC_STATUSr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ESM_MODE_PER_PORTr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_REG_INT_ESM_PER_PORT_AGE_CONTROLr,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ESM_PER_PORT_AGE_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ESM_PER_PORT_REPL_CONTROLr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ESM_PPA_STATUSr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_ESTDMCONFIGr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ESTDMCONFIG_BCM56624_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_ES_BYPASSMMUr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_ES_CONFIGr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ES_CPU_SCHEDULERr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_ES_DEBUG3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_ES_DEBUG4r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_ES_ECC_DEBUG0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_ES_ECC_DEBUG1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_ES_ECC_ERRORr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_ES_ECC_ERROR_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_ES_ECC_STATUS0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_ES_ECC_STATUS1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_ES_ECC_STATUS2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_ES_ECC_STATUS3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_ES_ECC_STATUS4r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_ES_ECC_STATUS5r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_ES_ECC_STATUS6r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_ES_ECC_STATUS7r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_ES_ECC_STATUS8r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_ES_ECC_STATUS9r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_ES_ECC_STATUS10r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ES_ERRORr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ES_ERROR_INFOr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ES_ERROR_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_ES_LL_FC_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ES_LL_FC_CONFIG_BCM56440_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ES_PORTGRP_WDRR_WEIGHTSr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_ES_PURGEQ_PORT_ENABLEr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ES_QUEUE_TO_PRIOr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ES_QUEUE_TO_PRIO_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ES_QUEUE_TO_PRIO_P54r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ES_S2_MEMORY_CREDIT_TM_0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ES_S2_MEMORY_CREDIT_TM_1r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ES_S2_MEMORY_PARITY_STATUS_0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ES_S2_MEMORY_PARITY_STATUS_1r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ES_S2_MEMORY_TM_0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ES_S2_MEMORY_TM_1r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ES_S3_MEMORY_CREDIT_TM_0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ES_S3_MEMORY_CREDIT_TM_1r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ES_S3_MEMORY_PARITY_STATUS_0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ES_S3_MEMORY_PARITY_STATUS_1r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ES_S3_MEMORY_TM_0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ES_S3_MEMORY_TM_1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ES_TDM_CAL_CFGr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ES_TDM_CONFIGr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ES_TDM_ENr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_ES_TM_ENABLE_DEBUG2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_ES_TRACE_IF_CONTROLr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_ES_TRACE_IF_COUNTERr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_ES_TRACE_IF_FIELD_MASK0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_ES_TRACE_IF_FIELD_VALUE0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_ES_TRACE_IF_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_ES_TRACE_IF_STATUS_MASKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETB_AUTHENTICATION_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETB_CLAIM_TAG_CLEARr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETB_CLAIM_TAG_SETr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETB_COMPONENT_ID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETB_COMPONENT_ID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETB_COMPONENT_ID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETB_COMPONENT_ID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETB_CTLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETB_DEVICE_IDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETB_DEVICE_TYPE_IDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETB_FFCRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETB_FFSRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETB_IITRFLINr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETB_IITRFLINACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETB_INTEG_MODE_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETB_ITATBCTR0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETB_ITATBCTR1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETB_ITATBCTR2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETB_ITATBDATA0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETB_ITMISCOP0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETB_LOCK_ACCESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETB_LOCK_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETB_PERIPHERAL_ID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETB_PERIPHERAL_ID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETB_PERIPHERAL_ID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETB_PERIPHERAL_ID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETB_PERIPHERAL_ID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETB_PERIPHERAL_ID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETB_PERIPHERAL_ID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETB_PERIPHERAL_ID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETB_RDPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETB_RRDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETB_RRPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETB_RWDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETB_RWPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETB_STSr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ETC_CTLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_ADDR_CMP_ACCESS_TYPE_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_ADDR_CMP_ACCESS_TYPE_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_ADDR_CMP_ACCESS_TYPE_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_ADDR_CMP_ACCESS_TYPE_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_ADDR_CMP_ACCESS_TYPE_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_ADDR_CMP_ACCESS_TYPE_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_ADDR_CMP_ACCESS_TYPE_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_ADDR_CMP_ACCESS_TYPE_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_ADDR_CMP_VALUE_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_ADDR_CMP_VALUE_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_ADDR_CMP_VALUE_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_ADDR_CMP_VALUE_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_ADDR_CMP_VALUE_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_ADDR_CMP_VALUE_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_ADDR_CMP_VALUE_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_ADDR_CMP_VALUE_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_ASIC_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_AUTHENTICATION_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_CFG_CODEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_CFG_CODE_EXTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_CLAIM_TAG_CLEARr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_CLAIM_TAG_SETr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_COMPONENT_ID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_COMPONENT_ID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_COMPONENT_ID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_COMPONENT_ID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_CONTEXT_ID_CMP_MASKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_CONTEXT_ID_CMP_VALUEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_CORESIGHT_TRACE_IDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_COUNTER_ENABLE_EVENT_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_COUNTER_ENABLE_EVENT_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_COUNTER_RELOAD_EVENT_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_COUNTER_RELOAD_EVENT_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_COUNTER_RELOAD_VALUE_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_COUNTER_RELOAD_VALUE_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_COUNTER_VALUE_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_COUNTER_VALUE_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_CURRENT_SEQ_STATEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_DATA_CMP_MASK_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_DATA_CMP_MASK_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_DATA_CMP_VALUE_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_DATA_CMP_VALUE_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_DEVICE_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_DEVICE_TYPEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_ETM_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_ETM_IDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_ETM_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_EXTENDED_EXT_INPUT_SELECTORr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_EXT_OUTPUT_EVENT_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_EXT_OUTPUT_EVENT_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_FIFOFULL_LEVELr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_INTEGRATION_MODE_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_ITATBCTR0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_ITATBCTR1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_ITATBCTR2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_ITATBDATA0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_ITETMIFr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_ITMISCINr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_ITMISCOUTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_ITTRIGGERACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_ITTRIGGERREQr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_LOCK_ACCESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_LOCK_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_PERIPHERAL_ID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_PERIPHERAL_ID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_PERIPHERAL_ID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_PERIPHERAL_ID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_PERIPHERAL_ID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_PERIPHERAL_ID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_PERIPHERAL_ID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_PERIPHERAL_ID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_POWER_DOWN_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_SEQ_STATE_TRN_EVENT_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_SEQ_STATE_TRN_EVENT_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_SEQ_STATE_TRN_EVENT_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_SEQ_STATE_TRN_EVENT_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_SEQ_STATE_TRN_EVENT_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_SEQ_STATE_TRN_EVENT_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_SYNC_FREQr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_SYSTEM_CFGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_TRIGGER_EVENTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_TR_EN_CTRL_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_TR_EN_CTRL_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_TR_EN_EVENTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_TR_EN_START_STOP_RESOURCE_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_VIEW_DATA_CONTROL_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ETM_VIEW_DATA_EVENTr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ETU_ATE_CONFIG_REG2_ISr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ETU_BKGND_PROC_ERR_INFOr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ETU_BKGND_PROC_SEC_INFOr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ETU_DDR72_CONFIG_REG1_ISr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
    SOC_REG_INT_ETU_DDR72_CONFIG_REG2_ISr,
#endif
#if defined(BCM_56634_B0)
    SOC_REG_INT_ETU_DDR72_CONFIG_REG2_IS_BCM56634_B0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0)
    SOC_REG_INT_ETU_DDR72_CONFIG_REG3_ISr,
#endif
#if defined(BCM_56634_B0)
    SOC_REG_INT_ETU_DDR72_CONFIG_REG3_IS_BCM56634_B0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ETU_DDR72_STATUS_REG1_ISr,
#endif
#if defined(BCM_56624_A0)
    SOC_REG_INT_ETU_DDR72_STATUS_REG2_ISr,
#endif
#if defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0)
    SOC_REG_INT_ETU_DDR72_STATUS_REG2_IS_BCM56624_B0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ETU_DDR72_STATUS_REG3_ISr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_REG_INT_ETU_DFT_CTLr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ETU_DFT_CTL2r,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ETU_DFT_CTL_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ETU_DTU_ATE_CAPT_DATr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ETU_DTU_ATE_CONFIG_REG1_ISr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ETU_DTU_ATE_EXP_DATr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ETU_DTU_ATE_STS1r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ETU_ET_INST_REQr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ETU_ET_INST_STATUSr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ETU_INST_OPCr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ETU_INTR_CLEARr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ETU_INTR_ENABLEr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ETU_INTR_STATUSr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ETU_INT_MEM_RSTr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ETU_L2MODFIFO_STATUSr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ETU_L2SEARCH72_INSTr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ETU_LTE_BIST_CTLr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ETU_LTE_BIST_REF_SEARCH0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ETU_LTE_BIST_REF_SEARCH1r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ETU_LTE_BIST_STATUSr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ETU_LUREQFIFO_RS_CTLr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ETU_LUREQFIFO_RS_STATUSr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ETU_RDDATA72_INSTr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ETU_RDMASK72_INSTr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ETU_RSLT_DAT0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ETU_RSLT_DAT1r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ETU_RSLT_DAT2r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ETU_S0_RBUS_PERR_INFOr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ETU_S1_RBUS_PERR_INFOr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ETU_SBUS_CMD_ERR_INFO1r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ETU_SBUS_CMD_ERR_INFO2r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ETU_SBUS_CMD_SEC_INFOr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ETU_SEARCH0_RESULTr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ETU_SEARCH1_RESULTr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_ETU_WRDM72_INSTr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EVLAN_RAM_DBGCTRLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EVLAN_RAM_DBGCTRL_BCM88732_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_EVLAN_TM_REG_1r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_EVLAN_WW_REG_1r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_EVTX_ENTRY_SRCH_AVAILr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EVXLT_RAM_CONTROL_1r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_EVXLT_RAM_CONTROL_2r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EVXLT_RAM_CONTROL_1_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EVXLT_RAM_CONTROL_1_BCM56334_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_EVXLT_RAM_CONTROL_2_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_EVXLT_RAM_CONTROL_2_BCM56334_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_EVXLT_RAM_DBGCTRLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_EVXLT_RAM_DBGCTRL_BCM88732_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_EVXLT_TM_REG_1r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_EVXLT_TM_REG_1_BCM53314_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_EVXLT_WW_REG_1r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EXT1_RESET_ON_EMPTY_MAX_PORT1r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EXT1_RESET_ON_EMPTY_MAX_PORT2r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EXT1_RESET_ON_EMPTY_MAX_PORT3r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EXT1_RESET_ON_EMPTY_MAX_PORT4r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EXT1_RESET_ON_EMPTY_MAX_PORT34r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EXT1_RESET_ON_EMPTY_MAX_PORT35r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EXT1_RESET_ON_EMPTY_MAX_PORT36r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EXT1_RESET_ON_EMPTY_MAX_PORT37r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EXT1_SHAPING_CONTROL_PORT1r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EXT1_SHAPING_CONTROL_PORT2r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EXT1_SHAPING_CONTROL_PORT3r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EXT1_SHAPING_CONTROL_PORT4r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EXT1_SHAPING_CONTROL_PORT34r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EXT1_SHAPING_CONTROL_PORT35r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EXT1_SHAPING_CONTROL_PORT36r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_EXT1_SHAPING_CONTROL_PORT37r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EXTADDRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_EXT_BUFFER_POOL_CONG_STATEr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EXT_IFP_ACT_PARITY_CONTROLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EXT_IFP_ACT_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_EXT_IFP_ACT_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_EXT_TCAM_ATTRr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56602_A0)
    SOC_REG_INT_EXT_TCAM_CONFIG_0r,
#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_EXT_TCAM_CONFIG_0_BCM56601_B0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_FAST_TX_FLUSHr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_FAST_TX_FLUSH_BCM56334_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_FAST_TX_FLUSH_BCM56685_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FAST_TX_FLUSH_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_FC_DST_PORT_MAPPING_TABLE_0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_FC_DST_PORT_MAPPING_TABLE_1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_FC_DST_PORT_MAPPING_TABLE_2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FD_BAD_MVR_DROP_COUNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FD_CFAPFULLTHRESHOLDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FD_CFAPPOOLSIZEr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FD_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FD_ECC_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FD_ECC_ERRORr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FD_ECC_ERROR_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FD_FCT_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FD_GMT_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FD_LAG0_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FD_LAG0_1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FD_LAG0_2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FD_LAG0_3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FD_LAG0_4r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FD_LAG1_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FD_LAG1_1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FD_LAG1_2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FD_LAG1_3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FD_LAG1_4r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FD_MDB_A_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FD_MDB_B_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FD_NULL_MVR_DROP_COUNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FD_PACKET_DROP_COUNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FD_PACKET_DROP_COUNT_REDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FD_PACKET_DROP_COUNT_YELLOWr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FD_PORT_ENABLE_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FD_PORT_ENABLE_1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FD_PORT_ENABLE_2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FD_PORT_ENABLE_3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FD_PORT_ENABLE_4r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FD_SVT_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FD_TMr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FD_TOTAL_BUFFER_COUNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FD_TOTAL_BUFFER_LIMITr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FD_TOTAL_BUFFER_LIMIT_REDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FD_TOTAL_BUFFER_LIMIT_YELLOWr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FD_TRACE_IF_CAPT_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FD_TRACE_IF_CAPT_1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FD_TRACE_IF_CAPT_2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FD_TRACE_IF_CONTROLr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FD_TRACE_IF_COUNTERr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FD_TRACE_IF_FIELD_MASK0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FD_TRACE_IF_FIELD_MASK1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FD_TRACE_IF_FIELD_MASK2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FD_TRACE_IF_FIELD_MASK3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FD_TRACE_IF_FIELD_VALUE0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FD_TRACE_IF_FIELD_VALUE1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FD_TRACE_IF_FIELD_VALUE2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FD_TRACE_IF_FIELD_VALUE3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FD_TRACE_IF_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FD_TRACE_IF_STATUS_MASKr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_FE_CLRTr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_FE_CLRT_BCM56601_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_FE_CLRT_BCM56800_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_FE_EXCESSIVE_DEFER_LIMITr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_FE_EXCESSIVE_DEFER_LIMIT_BCM56601_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_FE_EXCESSIVE_DEFER_LIMIT_BCM56800_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_FE_EXCESSIVE_DEFER_LIMIT_BCM5695_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_FE_IPGRr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_FE_IPGR_BCM56601_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_FE_IPGR_BCM56800_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_FE_IPGTr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_FE_IPGT_BCM56601_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_FE_IPGT_BCM56800_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_FE_MAC1r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_FE_MAC2r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_FE_MAC1_BCM56601_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_FE_MAC1_BCM56800_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_FE_MAC2_BCM56601_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_FE_MAC2_BCM56800_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_FE_MAXFr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_FE_MAXF_BCM56601_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_FE_MAXF_BCM56800_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_FE_SUPPr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_FE_SUPP_BCM56601_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_FE_SUPP_BCM56800_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_FE_TESTr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_FE_TEST_BCM56601_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_FE_TEST_BCM56800_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FFM_ECC_DEBUG0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FFM_ECC_DEBUG1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FFM_ECC_ERRORr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FFM_ECC_ERROR_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FFM_ECC_STATUS0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FFM_ECC_STATUS1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FFM_ECC_STATUS2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FFM_ECC_STATUS3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FFM_ECC_STATUS4r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FFM_ECC_STATUS5r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FFM_ECC_STATUS6r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FFM_ECC_STATUS7r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FFM_ECC_STATUS8r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FFM_ECC_STATUS9r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FFM_ECC_STATUS10r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FFM_ECC_STATUS11r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FFM_ECC_STATUS12r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_FFP_CAMBIST_EFSTAT_S2r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_FFP_CAMBIST_EFSTAT_S3r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_FFP_CAMBIST_EFSTAT_S5r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_FFP_CAMBIST_EFSTAT_S6r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_FFP_CAMBIST_EPSTAT_S2r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_FFP_CAMBIST_EPSTAT_S3r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_FFP_CAMBIST_EPSTAT_S5r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_FFP_CAMBIST_EPSTAT_S6r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_FFP_CAMBIST_OFSTAT_S2r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_FFP_CAMBIST_OFSTAT_S3r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_FFP_CAMBIST_OFSTAT_S5r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_FFP_CAMBIST_OFSTAT_S6r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_FFP_CAMBIST_OPSTAT_S2r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_FFP_CAMBIST_OPSTAT_S3r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_FFP_CAMBIST_OPSTAT_S5r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_FFP_CAMBIST_OPSTAT_S6r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_FFP_IRULERESULTr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_FFP_TEST_CTRLr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FF_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FF_DEF_POINTERSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FF_FC_CTRL_NUMBERr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FF_FC_CTRL_POINTERSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FF_FC_UNDERFLOWr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FF_FC_UNDERFLOW_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FF_FC_UNDERFLOW_STATUS_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FF_FLUSHr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FF_TRACE_IF_CAPT_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FF_TRACE_IF_CONTROLr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FF_TRACE_IF_COUNTERr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FF_TRACE_IF_FIELD_MASK0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FF_TRACE_IF_FIELD_MASK1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FF_TRACE_IF_FIELD_MASK2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FF_TRACE_IF_FIELD_MASK3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FF_TRACE_IF_FIELD_MASK4r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FF_TRACE_IF_FIELD_MASK5r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FF_TRACE_IF_FIELD_VALUE0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FF_TRACE_IF_FIELD_VALUE1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FF_TRACE_IF_FIELD_VALUE2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FF_TRACE_IF_FIELD_VALUE3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FF_TRACE_IF_FIELD_VALUE4r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FF_TRACE_IF_FIELD_VALUE5r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FF_TRACE_IF_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FF_TRACE_IF_STATUS_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FIFO_CACHE_DEBUGr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_FILTERMATCHCOUNT_ECC_STATUSr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_FIRST_FRAGMENT_DROP_STATE_CELLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_FIRST_FRAGMENT_DROP_STATE_PACKETr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    SOC_REG_INT_FLEXIBLE_IPV6_EXT_HDRr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_FLEXIBLE_IPV6_EXT_HDR_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_FLEXIBLE_IPV6_EXT_HDR_BCM56840_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_FLOW_CONTROL_XOFF_STATEr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_FLUSH_CONTROLr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_FLUSH_CONTROL_BCM56224_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_FLUSH_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FLUSH_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_FLUSH_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_FLUSH_CONTROL_BCM56685_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_FLUSH_CONTROL_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_FLUSH_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_FLUSH_CONTROL_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FLUSH_CONTROL_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_FLUSH_CONTROL_BCM88732_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FORCE_LINK_ENABLE_Ar,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FORCE_LINK_ENABLE_Br,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPALCFG_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPALCFG_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPALCFG_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPALCFG_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPALCFG_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPALCFG_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPALCFG_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPALCFG_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPALCFG_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPALCFG_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPALCFG_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPALCFG_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPALCFG_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPALCFG_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPALCFG_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPALCFG_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPCFG_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPCFG_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPCFG_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPCFG_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPCFG_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPCFG_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPCFG_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPCFG_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPCFG_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPCFG_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPCFG_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPCFG_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPCFG_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPCFG_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPCFG_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPCFG_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPCRCEC_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPCRCEC_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPCRCEC_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPCRCEC_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPCRCEC_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPCRCEC_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPCRCEC_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPCRCEC_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPCRCEC_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPCRCEC_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPCRCEC_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPCRCEC_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPCRCEC_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPCRCEC_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPCRCEC_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPCRCEC_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPDLCFG_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPDLCFG_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPDLCFG_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPDLCFG_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPDLCFG_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPDLCFG_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPDLCFG_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPDLCFG_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPDLCFG_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPDLCFG_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPDLCFG_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPDLCFG_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPDLCFG_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPDLCFG_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPDLCFG_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPDLCFG_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPDLSTAT_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPDLSTAT_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPDLSTAT_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPDLSTAT_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPDLSTAT_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPDLSTAT_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPDLSTAT_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPDLSTAT_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPDLSTAT_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPDLSTAT_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPDLSTAT_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPDLSTAT_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPDLSTAT_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPDLSTAT_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPDLSTAT_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPDLSTAT_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPEBEC_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPEBEC_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPEBEC_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPEBEC_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPEBEC_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPEBEC_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPEBEC_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPEBEC_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPEBEC_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPEBEC_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPEBEC_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPEBEC_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPEBEC_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPEBEC_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPEBEC_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPEBEC_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPFAESLC_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPFAESLC_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPFAESLC_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPFAESLC_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPFAESLC_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPFAESLC_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPFAESLC_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPFAESLC_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPFAESLC_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPFAESLC_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPFAESLC_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPFAESLC_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPFAESLC_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPFAESLC_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPFAESLC_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPFAESLC_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPHDLCTL_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPHDLCTL_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPHDLCTL_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPHDLCTL_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPHDLCTL_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPHDLCTL_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPHDLCTL_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPHDLCTL_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPHDLCTL_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPHDLCTL_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPHDLCTL_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPHDLCTL_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPHDLCTL_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPHDLCTL_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPHDLCTL_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPHDLCTL_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPHDLRXD_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPHDLRXD_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPHDLRXD_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPHDLRXD_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPHDLRXD_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPHDLRXD_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPHDLRXD_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPHDLRXD_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPHDLRXD_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPHDLRXD_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPHDLRXD_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPHDLRXD_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPHDLRXD_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPHDLRXD_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPHDLRXD_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPHDLRXD_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPHDLTXD_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPHDLTXD_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPHDLTXD_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPHDLTXD_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPHDLTXD_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPHDLTXD_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPHDLTXD_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPHDLTXD_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPHDLTXD_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPHDLTXD_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPHDLTXD_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPHDLTXD_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPHDLTXD_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPHDLTXD_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPHDLTXD_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPHDLTXD_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPINTE1_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPINTE1_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPINTE1_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPINTE1_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPINTE1_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPINTE1_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPINTE1_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPINTE1_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPINTE1_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPINTE1_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPINTE1_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPINTE1_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPINTE1_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPINTE1_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPINTE1_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPINTE1_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPINTS1_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPINTS1_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPINTS1_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPINTS1_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPINTS1_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPINTS1_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPINTS1_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPINTS1_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPINTS1_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPINTS1_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPINTS1_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPINTS1_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPINTS1_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPINTS1_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPINTS1_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPINTS1_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPINTS2_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPINTS2_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPINTS2_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPINTS2_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPINTS2_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPINTS2_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPINTS2_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPINTS2_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPINTS2_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPINTS2_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPINTS2_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPINTS2_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPINTS2_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPINTS2_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPINTS2_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPINTS2_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPLCVEC_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPLCVEC_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPLCVEC_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPLCVEC_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPLCVEC_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPLCVEC_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPLCVEC_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPLCVEC_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPLCVEC_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPLCVEC_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPLCVEC_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPLCVEC_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPLCVEC_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPLCVEC_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPLCVEC_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPLCVEC_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPMTSLP_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPMTSLP_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPMTSLP_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPMTSLP_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPMTSLP_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPMTSLP_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPMTSLP_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPMTSLP_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPMTSLP_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPMTSLP_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPMTSLP_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPMTSLP_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPMTSLP_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPMTSLP_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPMTSLP_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPMTSLP_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPNINTE2_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPNINTE2_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPNINTE2_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPNINTE2_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPNINTE2_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPNINTE2_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPNINTE2_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPNINTE2_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPNINTE2_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPNINTE2_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPNINTE2_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPNINTE2_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPNINTE2_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPNINTE2_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPNINTE2_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPNINTE2_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRBCFG1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRBCFG2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRHFD_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRHFD_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRHFD_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRHFD_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRHFD_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRHFD_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRHFD_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRHFD_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRHFD_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRHFD_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRHFD_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRHFD_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRHFD_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRHFD_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRHFD_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRHFD_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSBRP_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSBRP_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSBRP_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSBRP_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSBRP_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSBRP_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSBRP_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSBRP_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSBRP_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSBRP_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSBRP_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSBRP_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSBRP_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSBRP_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSBRP_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSBRP_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSBWP_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSBWP_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSBWP_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSBWP_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSBWP_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSBWP_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSBWP_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSBWP_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSBWP_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSBWP_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSBWP_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSBWP_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSBWP_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSBWP_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSBWP_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSBWP_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG1_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG1_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG1_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG1_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG1_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG1_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG1_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG1_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG1_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG1_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG1_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG1_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG1_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG1_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG1_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG1_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG2_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG2_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG2_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG2_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG2_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG2_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG2_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG2_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG2_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG2_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG2_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG2_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG2_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG2_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG2_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG2_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG3_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG3_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG3_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG3_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG3_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG3_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG3_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG3_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG3_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG3_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG3_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG3_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG3_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG3_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG3_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG3_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG4_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG4_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG4_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG4_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG4_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG4_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG4_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG4_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG4_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG4_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG4_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG4_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG4_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG4_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG4_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG4_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG5_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG5_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG5_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG5_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG5_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG5_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG5_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG5_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG5_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG5_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG5_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG5_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG5_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG5_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG5_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG5_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG6_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG6_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG6_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG6_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG6_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG6_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG6_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG6_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG6_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG6_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG6_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG6_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG6_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG6_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG6_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG6_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG7_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG7_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG7_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG7_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG7_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG7_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG7_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG7_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG7_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG7_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG7_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG7_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG7_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG7_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG7_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG7_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG8_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG8_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG8_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG8_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG8_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG8_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG8_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG8_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG8_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG8_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG8_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG8_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG8_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG8_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG8_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRSIG8_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRXNB1_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRXNB1_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRXNB1_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRXNB1_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRXNB1_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRXNB1_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRXNB1_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRXNB1_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRXNB1_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRXNB1_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRXNB1_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRXNB1_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRXNB1_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRXNB1_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRXNB1_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRXNB1_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRXNB2_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRXNB2_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRXNB2_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRXNB2_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRXNB2_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRXNB2_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRXNB2_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRXNB2_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRXNB2_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRXNB2_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRXNB2_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRXNB2_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRXNB2_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRXNB2_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRXNB2_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRXNB2_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRXNB3_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRXNB3_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRXNB3_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRXNB3_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRXNB3_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRXNB3_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRXNB3_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRXNB3_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRXNB3_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRXNB3_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRXNB3_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRXNB3_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRXNB3_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRXNB3_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRXNB3_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPRXNB3_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPSEFC_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPSEFC_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPSEFC_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPSEFC_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPSEFC_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPSEFC_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPSEFC_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPSEFC_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPSEFC_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPSEFC_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPSEFC_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPSEFC_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPSEFC_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPSEFC_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPSEFC_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPSEFC_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPSTAT1_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPSTAT1_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPSTAT1_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPSTAT1_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPSTAT1_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPSTAT1_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPSTAT1_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPSTAT1_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPSTAT1_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPSTAT1_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPSTAT1_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPSTAT1_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPSTAT1_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPSTAT1_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPSTAT1_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPSTAT1_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPSTAT2_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPSTAT2_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPSTAT2_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPSTAT2_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPSTAT2_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPSTAT2_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPSTAT2_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPSTAT2_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPSTAT2_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPSTAT2_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPSTAT2_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPSTAT2_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPSTAT2_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPSTAT2_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPSTAT2_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPSTAT2_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSBRP_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSBRP_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSBRP_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSBRP_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSBRP_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSBRP_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSBRP_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSBRP_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSBRP_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSBRP_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSBRP_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSBRP_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSBRP_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSBRP_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSBRP_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSBRP_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSBWP_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSBWP_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSBWP_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSBWP_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSBWP_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSBWP_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSBWP_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSBWP_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSBWP_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSBWP_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSBWP_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSBWP_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSBWP_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSBWP_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSBWP_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSBWP_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG1_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG1_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG1_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG1_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG1_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG1_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG1_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG1_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG1_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG1_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG1_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG1_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG1_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG1_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG1_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG1_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG2_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG2_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG2_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG2_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG2_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG2_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG2_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG2_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG2_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG2_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG2_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG2_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG2_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG2_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG2_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG2_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG3_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG3_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG3_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG3_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG3_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG3_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG3_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG3_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG3_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG3_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG3_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG3_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG3_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG3_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG3_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG3_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG4_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG4_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG4_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG4_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG4_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG4_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG4_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG4_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG4_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG4_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG4_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG4_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG4_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG4_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG4_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG4_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG5_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG5_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG5_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG5_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG5_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG5_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG5_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG5_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG5_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG5_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG5_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG5_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG5_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG5_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG5_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG5_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG6_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG6_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG6_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG6_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG6_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG6_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG6_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG6_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG6_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG6_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG6_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG6_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG6_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG6_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG6_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG6_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG7_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG7_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG7_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG7_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG7_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG7_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG7_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG7_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG7_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG7_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG7_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG7_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG7_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG7_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG7_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG7_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG8_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG8_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG8_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG8_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG8_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG8_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG8_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG8_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG8_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG8_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG8_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG8_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG8_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG8_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG8_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSIG8_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSLB1_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSLB1_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSLB1_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSLB1_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSLB1_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSLB1_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSLB1_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSLB1_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSLB1_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSLB1_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSLB1_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSLB1_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSLB1_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSLB1_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSLB1_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSLB1_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSLB2_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSLB2_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSLB2_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSLB2_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSLB2_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSLB2_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSLB2_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSLB2_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSLB2_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSLB2_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSLB2_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSLB2_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSLB2_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSLB2_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSLB2_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTSLB2_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTXNB1_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTXNB1_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTXNB1_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTXNB1_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTXNB1_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTXNB1_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTXNB1_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTXNB1_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTXNB1_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTXNB1_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTXNB1_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTXNB1_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTXNB1_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTXNB1_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTXNB1_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTXNB1_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTXNB2_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTXNB2_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTXNB2_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTXNB2_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTXNB2_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTXNB2_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTXNB2_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTXNB2_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTXNB2_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTXNB2_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTXNB2_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTXNB2_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTXNB2_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTXNB2_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTXNB2_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTXNB2_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTXNB3_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTXNB3_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTXNB3_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTXNB3_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTXNB3_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTXNB3_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTXNB3_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTXNB3_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTXNB3_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTXNB3_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTXNB3_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTXNB3_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTXNB3_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTXNB3_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTXNB3_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FPTXNB3_CID_15r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_FP_CAM_BIST_CONFIGr,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_FP_CAM_BIST_CONTROLr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_FP_CAM_BIST_CONTROL_BCM53314_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_FP_CAM_BIST_DBG_DATAr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_FP_CAM_BIST_DBG_DATA_VALIDr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_FP_CAM_BIST_DEBUG_CONTROLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_FP_CAM_BIST_DEBUG_DATAr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_FP_CAM_BIST_DEBUG_SENDr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_FP_CAM_BIST_DEBUG_SEND_BCM88732_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_FP_CAM_BIST_ENABLEr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0)
    SOC_REG_INT_FP_CAM_BIST_ENABLE_BCM56304_B0r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_FP_CAM_BIST_ENABLE_BCM56504_A0r,
#endif
#if defined(BCM_56504_B0)
    SOC_REG_INT_FP_CAM_BIST_ENABLE_BCM56504_B0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_FP_CAM_BIST_ENABLE_BCM56800_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_FP_CAM_BIST_ENABLE_LOWERr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_FP_CAM_BIST_ENABLE_LOWER_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_FP_CAM_BIST_ENABLE_LOWER_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FP_CAM_BIST_ENABLE_LOWER_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_FP_CAM_BIST_ENABLE_LOWER_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_FP_CAM_BIST_ENABLE_LOWER_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_FP_CAM_BIST_ENABLE_LOWER_BCM56840_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_FP_CAM_BIST_ENABLE_ONE_TCAMr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_FP_CAM_BIST_ENABLE_ONE_TCAM_BCM88732_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_FP_CAM_BIST_ENABLE_TWO_TCAMr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_FP_CAM_BIST_ENABLE_TWO_TCAM_BCM88732_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_FP_CAM_BIST_ENABLE_UPPERr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_FP_CAM_BIST_ENABLE_UPPER_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_FP_CAM_BIST_ENABLE_UPPER_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FP_CAM_BIST_ENABLE_UPPER_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_FP_CAM_BIST_ENABLE_UPPER_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_FP_CAM_BIST_ENABLE_UPPER_BCM56634_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_FP_CAM_BIST_S10_STATUSr,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_FP_CAM_BIST_S10_STATUS_BCM56504_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_FP_CAM_BIST_S10_STATUS_BCM56504_B0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_FP_CAM_BIST_S10_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_FP_CAM_BIST_S12_STATUSr,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_FP_CAM_BIST_S12_STATUS_BCM56504_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_FP_CAM_BIST_S12_STATUS_BCM56504_B0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_FP_CAM_BIST_S12_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_FP_CAM_BIST_S14_STATUSr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_FP_CAM_BIST_S14_STATUS_BCM56504_B0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_FP_CAM_BIST_S14_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_FP_CAM_BIST_S15_STATUSr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_FP_CAM_BIST_S15_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_FP_CAM_BIST_S2_STATUSr,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_FP_CAM_BIST_S2_STATUS_BCM56504_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_FP_CAM_BIST_S2_STATUS_BCM56504_B0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_FP_CAM_BIST_S2_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_FP_CAM_BIST_S3_STATUSr,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_FP_CAM_BIST_S3_STATUS_BCM56504_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_FP_CAM_BIST_S3_STATUS_BCM56504_B0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_FP_CAM_BIST_S3_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_FP_CAM_BIST_S5_STATUSr,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_FP_CAM_BIST_S5_STATUS_BCM56504_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_FP_CAM_BIST_S5_STATUS_BCM56504_B0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_FP_CAM_BIST_S5_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_FP_CAM_BIST_S6_STATUSr,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_FP_CAM_BIST_S6_STATUS_BCM56504_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_FP_CAM_BIST_S6_STATUS_BCM56504_B0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_FP_CAM_BIST_S6_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_FP_CAM_BIST_S8_STATUSr,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_FP_CAM_BIST_S8_STATUS_BCM56504_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_FP_CAM_BIST_S8_STATUS_BCM56504_B0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_FP_CAM_BIST_S8_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_FP_CAM_BIST_STATUSr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_FP_CAM_BIST_STATUS_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_FP_CAM_BIST_STATUS_BCM56224_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_FP_CAM_BIST_STATUS_BCM56334_A0r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_FP_CAM_BIST_STATUS_BCM56504_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_FP_CAM_BIST_STATUS_BCM56504_B0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_FP_CAM_BIST_STATUS_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_FP_CAM_BIST_STATUS_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_FP_CAM_BIST_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_FP_CAM_BIST_STATUS_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_FP_CAM_BIST_STATUS_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_FP_CAM_BIST_STATUS_BCM88732_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_FP_CAM_CONTROLr,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_FP_CAM_CONTROL_15r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_FP_CAM_CONTROL_64r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_FP_CAM_CONTROL_14_THRU_10r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_FP_CAM_CONTROL_4_THRU_0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_FP_CAM_CONTROL_9_THRU_5r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_FP_CAM_CONTROL_LOWERr,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56314_A0)
    SOC_REG_INT_FP_CAM_CONTROL_LOWER_BCM56314_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_FP_CAM_CONTROL_LOWER_BCM56504_B0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_FP_CAM_CONTROL_SLICE_11_8r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_FP_CAM_CONTROL_SLICE_15_8r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_FP_CAM_CONTROL_SLICE_15_8_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_FP_CAM_CONTROL_SLICE_3_0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_FP_CAM_CONTROL_SLICE_3_0_BCM56142_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_FP_CAM_CONTROL_SLICE_7_0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_FP_CAM_CONTROL_SLICE_7_0_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_FP_CAM_CONTROL_SLICE_7_0_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_FP_CAM_CONTROL_SLICE_7_0_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_FP_CAM_CONTROL_SLICE_9_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FP_CAM_CONTROL_TM_13_THRU_0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_FP_CAM_CONTROL_TM_7_THRU_0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_FP_CAM_CONTROL_TM_7_THRU_0_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_FP_CAM_CONTROL_TM_7_THRU_0_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_FP_CAM_CONTROL_TM_7_THRU_0_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_FP_CAM_CONTROL_TM_7_THRU_0_BCM56820_A0r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_FP_CAM_CONTROL_UPPERr,
#endif
#if defined(BCM_56504_B0)
    SOC_REG_INT_FP_CAM_CONTROL_UPPER_BCM56504_B0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_FP_CAM_DEBUG_CONTROLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_FP_CAM_DEBUG_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_FP_CAM_DEBUG_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_FP_CAM_DEBUG_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_FP_CAM_DEBUG_CONTROL_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_FP_CAM_DEBUG_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_FP_CAM_DEBUG_DATAr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_FP_CAM_DEBUG_DATA_0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_FP_CAM_DEBUG_DATA_1r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_FP_CAM_DEBUG_DATA_2r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_FP_CAM_DEBUG_DATA_3r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_FP_CAM_DEBUG_DATA_4r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_FP_CAM_DEBUG_DATA_5r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_FP_CAM_DEBUG_DATA_0_BCM56800_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_FP_CAM_DEBUG_DATA_1_BCM56800_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_FP_CAM_DEBUG_DATA_2_BCM56800_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_FP_CAM_DEBUG_DATA_3_BCM56800_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_FP_CAM_DEBUG_DATA_4_BCM56800_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_FP_CAM_DEBUG_DATA_5_BCM56800_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_FP_CAM_DEBUG_DATA_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_FP_CAM_DEBUG_DATA_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FP_CAM_DEBUG_DATA_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_FP_CAM_DEBUG_DATA_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_FP_CAM_DEBUG_DATA_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_FP_CAM_DEBUG_DATA_BCM56840_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_FP_CAM_DEBUG_GLOBAL_MASKr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_FP_CAM_DEBUG_GLOBAL_MASK_BCM56800_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_FP_CAM_DEBUG_SENDr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_FP_CAM_DEBUG_SEND_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FP_CAM_DEBUG_SEND_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_FP_CAM_DEBUG_SEND_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_FP_CAM_DEBUG_SEND_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_FP_CAM_DEBUG_SEND_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_FP_CAM_DEBUG_SEND_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_FP_CAM_DEBUG_SEND_BCM56840_A0r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_FP_CAM_ENABLEr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_FP_CAM_SAM_1r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_FP_CAM_SAM_2r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_FP_COUNTER_RAM_INIT_DATA0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_FP_COUNTER_RAM_INIT_DATA1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_FP_DEBUG_CONTROLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_FP_DEBUG_EVENTr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_FP_DEBUG_EVENT_MASKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_FP_DEBUG_STATUS_0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_FP_DEBUG_STATUS_1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_FP_DEBUG_STATUS_2r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_FP_DOS_ATTACK_LOOKUP_STATUS_VECTOR_SELr,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_FP_DOUBLE_WIDE_F4_SELECTr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_FP_DOUBLE_WIDE_F4_SELECT_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_FP_DOUBLE_WIDE_F4_SELECT_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FP_DOUBLE_WIDE_F4_SELECT_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_FP_DOUBLE_WIDE_F4_SELECT_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_FP_DOUBLE_WIDE_F4_SELECT_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_FP_DOUBLE_WIDE_F4_SELECT_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_FP_DOUBLE_WIDE_F4_SELECT_BCM88732_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_B0)
    SOC_REG_INT_FP_ECMP_HASH_CONTROLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_FP_ECMP_HASH_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_FP_ECMP_HASH_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56504_B0)
    SOC_REG_INT_FP_F4_SELECTr,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    SOC_REG_INT_FP_F4_SELECT_BCM56314_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_FP_F4_SELECT_BCM56514_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_FP_F4_SELECT_BCM56800_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_FP_FIELD_SEL_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_FP_FIELD_SEL_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_FP_FIELD_SEL_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_FP_FIELD_SEL_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_FP_FIELD_SEL_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_FP_FIELD_SEL_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_FP_FORCE_FORWARDING_FIELDr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_FP_FORCE_FORWARDING_FIELD_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_FP_FORCE_FORWARDING_FIELD_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FP_FORCE_FORWARDING_FIELD_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_FP_FORCE_FORWARDING_FIELD_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_FP_GLOBAL_MASK_CAM_CONTROL_SLICE_15_8r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_FP_GLOBAL_MASK_CAM_CONTROL_SLICE_15_8_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_FP_GLOBAL_MASK_CAM_CONTROL_SLICE_3_0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_FP_GLOBAL_MASK_CAM_CONTROL_SLICE_3_0_BCM56142_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_FP_GLOBAL_MASK_CAM_CONTROL_SLICE_7_0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_FP_GLOBAL_MASK_CAM_CONTROL_SLICE_7_0_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_FP_GLOBAL_MASK_CAM_CONTROL_SLICE_7_0_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_FP_GLOBAL_MASK_CAM_CONTROL_SLICE_9_4r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_FP_GM_TCAM_BLK_SELr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_FP_METER_CONTROLr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_FP_METER_CONTROL_BCM56224_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_FP_METER_CONTROL_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_FP_METER_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_FP_METER_CONTROL_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_FP_METER_CONTROL_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_FP_METER_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_FP_METER_CONTROL_BCM88732_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_FP_METER_RAM_INIT_DATA0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_FP_METER_RAM_INIT_DATA1r,
#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_FP_METER_SELECTr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_FP_METER_TABLE_TMr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_FP_METER_TM_CONTROLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_FP_METER_TM_LOWERr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_FP_NON_ROTATED_CAM_CONTROLr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_FP_POLICY_CONTROLr,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_FP_POLICY_PARITY_CONTROLr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_FP_POLICY_PARITY_CONTROL_BCM53314_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_FP_POLICY_PARITY_STATUSr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_FP_POLICY_PMr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_FP_POLICY_RAM_INIT_DATA0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_FP_POLICY_RAM_INIT_DATA1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_FP_POLICY_RAM_INIT_DATA2r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_FP_POLICY_TABLE_TM_CONTROLr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_FP_POLICY_TABLE_TM_CONTROL_BCM53314_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_FP_POLICY_TM_LOWERr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_FP_POLICY_TM_LOWER_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_FP_POLICY_TM_LOWER_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FP_POLICY_TM_LOWER_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_FP_POLICY_TM_LOWER_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_FP_POLICY_TM_LOWER_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_FP_POLICY_TM_UPPERr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FP_POLICY_TM_UPPER_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_FP_POLICY_TM_UPPER_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_FP_POLICY_TM_UPPER_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_FP_RAM_CONTROL_1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_FP_RAM_CONTROL_64r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_FP_RAM_DBGCTRLr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_FP_ROTATED_CAM_CONTROLr,
#endif
#if defined(BCM_56504_B0)
    SOC_REG_INT_FP_SLICE_CONFIGr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_FP_SLICE_CONFIG_BCM53314_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_FP_SLICE_CONFIG_BCM56224_A0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56314_A0)
    SOC_REG_INT_FP_SLICE_CONFIG_BCM56314_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_FP_SLICE_CONFIG_BCM56800_A0r,
#endif
#if defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_FP_SLICE_ENABLEr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_FP_SLICE_ENABLE_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_FP_SLICE_ENABLE_BCM56142_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_FP_SLICE_ENABLE_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0)
    SOC_REG_INT_FP_SLICE_ENABLE_BCM56304_B0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56314_A0)
    SOC_REG_INT_FP_SLICE_ENABLE_BCM56314_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_FP_SLICE_ENABLE_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FP_SLICE_ENABLE_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_FP_SLICE_ENABLE_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_FP_SLICE_ENABLE_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_FP_SLICE_ENABLE_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_FP_SLICE_ENABLE_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_FP_SLICE_ENABLE_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_FP_SLICE_ENABLE_BCM88732_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_FP_SLICE_INDEX_CONTROLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_FP_SLICE_INDEX_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_FP_SLICE_INDEX_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FP_SLICE_INDEX_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_FP_SLICE_INDEX_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_FP_SLICE_INDEX_CONTROL_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_FP_SLICE_INDEX_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_FP_SLICE_INDEX_CONTROL_BCM88732_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_FP_SLICE_METER_MAP_ENABLEr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_FP_SLICE_METER_MAP_ENABLE_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_FP_SLICE_METER_MAP_ENABLE_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FP_SLICE_METER_MAP_ENABLE_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_FP_SLICE_METER_MAP_ENABLE_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_FP_SLICE_METER_MAP_ENABLE_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_FP_STORM_RAM_INIT_DATAr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_FP_TCAM_BLK_SELr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_FP_TCAM_ECC_RAM_INIT_DATAr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_FP_UDF_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_FP_UDF_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_FP_UDF_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_FP_UDF_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_FP_UDF_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_FP_UDF_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_FRAME_PAD_ENABLEr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_FRAME_PAD_SIZEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRBINTE1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRBINTE2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRBINTS1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRBINTS2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRCFG1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRCFG2r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_FREE_CELLPTRS_CG0_CH0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_FREE_CELLPTRS_CG0_CH1r,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_REG_INT_FREE_CELLPTRS_CG1_CH0r,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_REG_INT_FREE_CELLPTRS_CG1_CH1r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_FREE_CELLPTRS_CH0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_FREE_CELLPTRS_CH1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_ADDR0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_ADDR1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_ADDR2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_ADDR3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_ADDR4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_ADDR5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_ADDR6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_ADDR7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_ADDR8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_ADDR9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_ADDR10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_ADDR11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_ADDR12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_ADDR13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_ADDR14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_ADDR15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_ADDR16r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_ADDR17r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_ADDR18r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_ADDR19r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_ADDR20r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_ADDR21r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_ADDR22r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_ADDR23r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_ADDR24r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_ADDR25r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_ADDR26r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_ADDR27r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_ADDR28r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_ADDR29r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_ADDR30r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_ADDR31r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_CONFIG0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_CONFIG1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_CONFIG2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_CONFIG3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_CONFIG4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_CONFIG5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_CONFIG6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_CONFIG7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_CONFIG8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_CONFIG9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_CONFIG10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_CONFIG11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_CONFIG12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_CONFIG13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_CONFIG14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_CONFIG15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_CONFIG16r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_CONFIG17r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_CONFIG18r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_CONFIG19r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_CONFIG20r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_CONFIG21r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_CONFIG22r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_CONFIG23r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_CONFIG24r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_CONFIG25r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_CONFIG26r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_CONFIG27r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_CONFIG28r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_CONFIG29r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_CONFIG30r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_CONFIG31r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_ERROR0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_ERROR1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_ERROR2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_ERROR3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_ERROR0_MASKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_ERROR1_MASKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_ERROR2_MASKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_ECC_ERROR3_MASKr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_FRM_LENGTHr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_FRM_LENGTH_BCM53314_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_FRM_LENGTH_BCM56224_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_FRM_LENGTH_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRM_LENGTH_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_FRM_LENGTH_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_FRM_LENGTH_BCM56685_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_FRM_LENGTH_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_FRM_LENGTH_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_FRM_LENGTH_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FRM_LENGTH_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_FRM_LENGTH_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRPRBPAT1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRPRBPAT2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRPRBSTAT1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRPRBSTAT2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRPRTSEL1_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRPRTSEL1_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRPRTSEL2_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_FRPRTSEL2_2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_CONFIG0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_CONFIG1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_CONFIG2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_CONFIG3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_CONFIG4r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_CONFIG5r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_CONFIG6r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_CONFIG7r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_CONFIG8r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_CONFIG9r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_CONFIG10r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_CONFIG11r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_CONFIG12r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_CONFIG13r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_CONFIG14r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_CONFIG15r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_CONFIG16r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_CONFIG17r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_ECC_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_ECC_ERROR0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_ECC_ERROR0_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_ECC_STATUS0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_ECC_STATUS1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_ERROR0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_ERROR1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_ERROR2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_ERROR3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_ERROR4r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_ERROR5r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_ERROR6r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_ERROR7r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_ERROR8r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_ERROR0_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_ERROR1_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_ERROR2_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_ERROR3_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_ERROR4_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_ERROR5_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_ERROR6_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_ERROR7_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_ERROR8_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_FLOW_CTL_GLOBALr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_FLOW_CTL_GLOBAL_CNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_FLOW_CTL_UNICASTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_FLOW_CTL_UNICAST_CNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_FULL_STATUS_DEBUG0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_FULL_STATUS_DEBUG1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_FULL_STATUS_DEBUG2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_FULL_STATUS_DEBUG3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_FULL_STATUS_DEBUG4r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_FULL_STATUS_DEBUG5r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_FULL_STATUS_DEBUG6r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_FULL_STATUS_DEBUG7r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_FULL_STATUS_DEBUG8r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_MATRIX_OVERFLOW_STATUS0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_MATRIX_OVERFLOW_STATUS1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_PARTIAL_PKT_CNT_Ar,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_PARTIAL_PKT_CNT_Br,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_PKT_CNT_Ar,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_PKT_CNT_Br,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_RAM_TM0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_SC0_LINK_EN_REMAP0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_SC0_LINK_EN_REMAP1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_SC0_LINK_EN_REMAP2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_SC0_LINK_EN_REMAP3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_SC1_LINK_EN_REMAP0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_SC1_LINK_EN_REMAP1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_SC1_LINK_EN_REMAP2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_SC1_LINK_EN_REMAP3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_SF_BUFFER_WATER_MARKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_SKEW_STATUS0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_SKEW_STATUS1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_STATUS0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_STATUS1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_STATUS2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_STATUS3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_TRACE_IF_CAPT_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_TRACE_IF_CAPT_1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_TRACE_IF_CAPT_2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_TRACE_IF_CAPT_3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_TRACE_IF_CONTROLr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_TRACE_IF_COUNTERr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_TRACE_IF_FIELD_MASK0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_TRACE_IF_FIELD_VALUE0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_TRACE_IF_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_TRACE_IF_STATUS_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_TS_TEST_CNT_Ar,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_FR_TS_TEST_CNT_Br,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_FUSE_REGS_FP_TCAM0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_FUSE_REGS_ING_L3_NEXT_HOP_0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_FUSE_REGS_L2_ENTRY_0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_FUSE_REGS_L2_ENTRY_1r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_FUSE_REGS_VLAN_MAC_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GCPOLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GCTRLr,
#endif
#if defined(BCM_53324_A0)
    SOC_REG_INT_GE0_EEE_CONFIGr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56440_A0)
    SOC_REG_INT_GE0_EEE_CONFIG_BCM56142_A0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0)
    SOC_REG_INT_GE0_GBODE_CELL_CNTr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56142_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0)
    SOC_REG_INT_GE0_GBODE_CELL_CNT_BCM56304_B0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0)
    SOC_REG_INT_GE0_GBODE_CELL_REQ_CNTr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56142_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0)
    SOC_REG_INT_GE0_GBODE_CELL_REQ_CNT_BCM56304_B0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GE0_GBOD_OVRFLWr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GE0_S3MII_SPEED_DEBUGr,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0)
    SOC_REG_INT_GE10_GBODE_CELL_CNTr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0)
    SOC_REG_INT_GE10_GBODE_CELL_CNT_BCM56304_B0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0)
    SOC_REG_INT_GE10_GBODE_CELL_REQ_CNTr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0)
    SOC_REG_INT_GE10_GBODE_CELL_REQ_CNT_BCM56304_B0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GE10_GBOD_OVRFLWr,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0)
    SOC_REG_INT_GE11_GBODE_CELL_CNTr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0)
    SOC_REG_INT_GE11_GBODE_CELL_CNT_BCM56304_B0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0)
    SOC_REG_INT_GE11_GBODE_CELL_REQ_CNTr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0)
    SOC_REG_INT_GE11_GBODE_CELL_REQ_CNT_BCM56304_B0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GE11_GBOD_OVRFLWr,
#endif
#if defined(BCM_53324_A0)
    SOC_REG_INT_GE1_EEE_CONFIGr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56440_A0)
    SOC_REG_INT_GE1_EEE_CONFIG_BCM56142_A0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0)
    SOC_REG_INT_GE1_GBODE_CELL_CNTr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56142_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0)
    SOC_REG_INT_GE1_GBODE_CELL_CNT_BCM56304_B0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0)
    SOC_REG_INT_GE1_GBODE_CELL_REQ_CNTr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56142_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0)
    SOC_REG_INT_GE1_GBODE_CELL_REQ_CNT_BCM56304_B0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GE1_GBOD_OVRFLWr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GE1_S3MII_SPEED_DEBUGr,
#endif
#if defined(BCM_53324_A0)
    SOC_REG_INT_GE2_EEE_CONFIGr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56440_A0)
    SOC_REG_INT_GE2_EEE_CONFIG_BCM56142_A0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0)
    SOC_REG_INT_GE2_GBODE_CELL_CNTr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56142_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0)
    SOC_REG_INT_GE2_GBODE_CELL_CNT_BCM56304_B0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0)
    SOC_REG_INT_GE2_GBODE_CELL_REQ_CNTr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56142_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0)
    SOC_REG_INT_GE2_GBODE_CELL_REQ_CNT_BCM56304_B0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GE2_GBOD_OVRFLWr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GE2_S3MII_SPEED_DEBUGr,
#endif
#if defined(BCM_53324_A0)
    SOC_REG_INT_GE3_EEE_CONFIGr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56440_A0)
    SOC_REG_INT_GE3_EEE_CONFIG_BCM56142_A0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0)
    SOC_REG_INT_GE3_GBODE_CELL_CNTr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56142_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0)
    SOC_REG_INT_GE3_GBODE_CELL_CNT_BCM56304_B0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0)
    SOC_REG_INT_GE3_GBODE_CELL_REQ_CNTr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56142_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0)
    SOC_REG_INT_GE3_GBODE_CELL_REQ_CNT_BCM56304_B0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GE3_GBOD_OVRFLWr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GE3_S3MII_SPEED_DEBUGr,
#endif
#if defined(BCM_53324_A0)
    SOC_REG_INT_GE4_EEE_CONFIGr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56440_A0)
    SOC_REG_INT_GE4_EEE_CONFIG_BCM56142_A0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0)
    SOC_REG_INT_GE4_GBODE_CELL_CNTr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56142_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0)
    SOC_REG_INT_GE4_GBODE_CELL_CNT_BCM56304_B0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0)
    SOC_REG_INT_GE4_GBODE_CELL_REQ_CNTr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56142_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0)
    SOC_REG_INT_GE4_GBODE_CELL_REQ_CNT_BCM56304_B0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GE4_GBOD_OVRFLWr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GE4_S3MII_SPEED_DEBUGr,
#endif
#if defined(BCM_53324_A0)
    SOC_REG_INT_GE5_EEE_CONFIGr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56440_A0)
    SOC_REG_INT_GE5_EEE_CONFIG_BCM56142_A0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0)
    SOC_REG_INT_GE5_GBODE_CELL_CNTr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56142_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0)
    SOC_REG_INT_GE5_GBODE_CELL_CNT_BCM56304_B0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0)
    SOC_REG_INT_GE5_GBODE_CELL_REQ_CNTr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56142_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0)
    SOC_REG_INT_GE5_GBODE_CELL_REQ_CNT_BCM56304_B0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GE5_GBOD_OVRFLWr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GE5_S3MII_SPEED_DEBUGr,
#endif
#if defined(BCM_53324_A0)
    SOC_REG_INT_GE6_EEE_CONFIGr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56440_A0)
    SOC_REG_INT_GE6_EEE_CONFIG_BCM56142_A0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0)
    SOC_REG_INT_GE6_GBODE_CELL_CNTr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56142_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0)
    SOC_REG_INT_GE6_GBODE_CELL_CNT_BCM56304_B0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0)
    SOC_REG_INT_GE6_GBODE_CELL_REQ_CNTr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56142_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0)
    SOC_REG_INT_GE6_GBODE_CELL_REQ_CNT_BCM56304_B0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GE6_GBOD_OVRFLWr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GE6_S3MII_SPEED_DEBUGr,
#endif
#if defined(BCM_53324_A0)
    SOC_REG_INT_GE7_EEE_CONFIGr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56440_A0)
    SOC_REG_INT_GE7_EEE_CONFIG_BCM56142_A0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0)
    SOC_REG_INT_GE7_GBODE_CELL_CNTr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56142_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0)
    SOC_REG_INT_GE7_GBODE_CELL_CNT_BCM56304_B0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0)
    SOC_REG_INT_GE7_GBODE_CELL_REQ_CNTr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56142_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0)
    SOC_REG_INT_GE7_GBODE_CELL_REQ_CNT_BCM56304_B0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GE7_GBOD_OVRFLWr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GE7_S3MII_SPEED_DEBUGr,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0)
    SOC_REG_INT_GE8_GBODE_CELL_CNTr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0)
    SOC_REG_INT_GE8_GBODE_CELL_CNT_BCM56304_B0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0)
    SOC_REG_INT_GE8_GBODE_CELL_REQ_CNTr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0)
    SOC_REG_INT_GE8_GBODE_CELL_REQ_CNT_BCM56304_B0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GE8_GBOD_OVRFLWr,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0)
    SOC_REG_INT_GE9_GBODE_CELL_CNTr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0)
    SOC_REG_INT_GE9_GBODE_CELL_CNT_BCM56304_B0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0)
    SOC_REG_INT_GE9_GBODE_CELL_REQ_CNTr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0)
    SOC_REG_INT_GE9_GBODE_CELL_REQ_CNT_BCM56304_B0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GE9_GBOD_OVRFLWr,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GEGR_ENABLEr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_GEGR_ENABLE_BCM5665_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GE_EGR_PKT_DROP_CTLr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GE_EGR_PKT_DROP_CTL_BCM56800_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GE_GBODE_CELL_CNTr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_GE_GBODE_CELL_CNT_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GE_GBODE_CELL_CNT_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GE_GBODE_CELL_CNT_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GE_GBODE_CELL_CNT_BCM56685_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GE_GBODE_CELL_CNT_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GE_GBODE_CELL_CNT_BCM88230_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GE_GBODE_CELL_REQ_CNTr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_GE_GBODE_CELL_REQ_CNT_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GE_GBODE_CELL_REQ_CNT_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GE_GBODE_CELL_REQ_CNT_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GE_GBODE_CELL_REQ_CNT_BCM56685_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GE_GBODE_CELL_REQ_CNT_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GE_GBODE_CELL_REQ_CNT_BCM88230_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GE_GBOD_OVRFLWr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_GE_GBOD_OVRFLW_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GE_GBOD_OVRFLW_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GE_GBOD_OVRFLW_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GE_GBOD_OVRFLW_BCM56685_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GE_GBOD_OVRFLW_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GE_GBOD_OVRFLW_BCM88230_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GE_PORT_CONFIGr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GE_PORT_CONFIG_BCM56800_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GGI_CONFIG0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GGI_CONFIG1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GGI_CONFIG2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GGI_CONFIG3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GGI_CONFIG4r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GGI_CONFIG5r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GGI_CONFIG6r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GGP_NPRI_HI_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GGP_NPRI_LO_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GGP_PRI_HI_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GGP_PRI_LO_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GGP_RANK_HI_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GGP_RANK_LO_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GG_CI_BP_BSAr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GG_CI_BP_BSBr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GG_CONFIG0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GG_EF_TYPE_DECODEr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GG_LOCAL_BSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GG_QM_BP_BSAr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GG_QM_BP_BSBr,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GHOLD0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GHOLD1r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GHOLD2r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GHOLD3r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GHOLD4r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GHOLD5r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GHOLD6r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GHOLD7r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GHOLD8r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GHOLD9r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GHOLD10r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GHOLD11r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_GHOLD12r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GHOLD13r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GIMBPr,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GIMRPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GINTEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GINTSr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_GLOBAL_HDRM_COUNTr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GLOBAL_HDRM_COUNT_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GLOBAL_HDRM_COUNT_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GLOBAL_HDRM_COUNT_BCM56624_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_GLOBAL_HDRM_COUNT_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_GLOBAL_HDRM_COUNT_BCM88732_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_GLOBAL_HDRM_LIMITr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GLOBAL_HDRM_LIMIT_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GLOBAL_HDRM_LIMIT_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GLOBAL_HDRM_LIMIT_BCM56624_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_GLOBAL_HDRM_LIMIT_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_GLOBAL_HDRM_LIMIT_BCM88732_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GLOBAL_MPLS_RANGE_1_LOWERr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_GLOBAL_MPLS_RANGE_1_LOWER_BCM56840_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GLOBAL_MPLS_RANGE_1_UPPERr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_GLOBAL_MPLS_RANGE_1_UPPER_BCM56840_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GLOBAL_MPLS_RANGE_2_LOWERr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_GLOBAL_MPLS_RANGE_2_LOWER_BCM56840_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GLOBAL_MPLS_RANGE_2_UPPERr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GLOBAL_MPLS_RANGE_2_UPPER_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_GLOBAL_MPLS_RANGE_2_UPPER_BCM56840_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GLOBAL_SHARED_FILL_STATE_CONFIGr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_GLOBAL_SHARED_FILL_STATE_CONFIG_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_GLOBAL_SP_WRED_AVG_QSIZEr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_GLOBAL_SP_WRED_CONFIGr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GLOBAL_WREDAVGQSIZE_CELLr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GLOBAL_WREDAVGQSIZE_CELL_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_GLOBAL_WREDAVGQSIZE_CELL_BCM88732_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GLOBAL_WREDAVGQSIZE_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GLOBAL_WREDCONFIG_CELLr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GLOBAL_WREDCONFIG_CELL_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_GLOBAL_WREDCONFIG_CELL_BCM88732_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_GLOBAL_WREDCONFIG_ECCPr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GLOBAL_WREDCONFIG_PACKETr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GLOBAL_WREDPARAM_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GLOBAL_WREDPARAM_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GLOBAL_WREDPARAM_CELL_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_GLOBAL_WREDPARAM_END_CELLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GLOBAL_WREDPARAM_NONTCP_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GLOBAL_WREDPARAM_NONTCP_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GLOBAL_WREDPARAM_NONTCP_CELL_BCM56820_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GLOBAL_WREDPARAM_NONTCP_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GLOBAL_WREDPARAM_NONTCP_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GLOBAL_WREDPARAM_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GLOBAL_WREDPARAM_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_GLOBAL_WREDPARAM_PRI0_END_CELLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_GLOBAL_WREDPARAM_PRI0_START_CELLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GLOBAL_WREDPARAM_RED_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GLOBAL_WREDPARAM_RED_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GLOBAL_WREDPARAM_RED_CELL_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_GLOBAL_WREDPARAM_RED_END_CELLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GLOBAL_WREDPARAM_RED_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GLOBAL_WREDPARAM_RED_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_GLOBAL_WREDPARAM_RED_START_CELLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_GLOBAL_WREDPARAM_START_CELLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GLOBAL_WREDPARAM_YELLOW_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GLOBAL_WREDPARAM_YELLOW_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GLOBAL_WREDPARAM_YELLOW_CELL_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_GLOBAL_WREDPARAM_YELLOW_END_CELLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GLOBAL_WREDPARAM_YELLOW_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GLOBAL_WREDPARAM_YELLOW_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_GLOBAL_WREDPARAM_YELLOW_START_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GLOBAL_WRED_AVG_QSIZE_BUFFEREr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GLOBAL_WRED_AVG_QSIZE_BUFFERIr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFEREr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GLOBAL_WRED_AVG_QSIZE_FRACTION_BUFFERIr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GLOBAL_WRED_AVG_QSIZE_FRACTION_QENTRYr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GLOBAL_WRED_AVG_QSIZE_QENTRYr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GLOBAL_WRED_CONFIG_BUFFEREr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GLOBAL_WRED_CONFIG_BUFFERIr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GLOBAL_WRED_CONFIG_QENTRYr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GLOBAL_WRED_DROP_THD_NONTCP_BUFFEREr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GLOBAL_WRED_DROP_THD_NONTCP_BUFFERIr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GLOBAL_WRED_DROP_THD_TCP_BUFFEREr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GLOBAL_WRED_DROP_THD_TCP_BUFFERIr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_GLOBAL_WRED_THD_0_ECCPr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_GLOBAL_WRED_THD_1_ECCPr,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GMACC0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_GMACC1r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GMACC2r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GMACC0_BCM56601_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_GMACC0_BCM5665_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GMACC0_BCM56800_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GMACC1_BCM56601_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_GMACC1_BCM5665_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GMACC1_BCM56800_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_GMACC1_BCM5695_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GMACC2_BCM56601_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_GMACC2_BCM5665_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GMACC2_BCM56800_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_GMHIGHBANKr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_GMLOWBANKr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_GMMEMWARMUPr,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_GPCSCr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GPCSC_BCM56601_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_GPCSC_BCM5665_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GPCSC_BCM56800_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_GPCSC_BCM5695_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GPC_BPDU0_HIr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_GPC_BPDU0_HI_BCM5673_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GPC_BPDU0_LOr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_GPC_BPDU0_LO_BCM5673_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GPC_BPDU1_HIr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_GPC_BPDU1_HI_BCM5673_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GPC_BPDU1_LOr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_GPC_BPDU1_LO_BCM5673_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GPC_BPDU2_HIr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_GPC_BPDU2_HI_BCM5673_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GPC_BPDU2_LOr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_GPC_BPDU2_LO_BCM5673_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GPC_BPDU3_HIr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_GPC_BPDU3_HI_BCM5673_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GPC_BPDU3_LOr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_GPC_BPDU3_LO_BCM5673_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GPC_BPDU4_HIr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_GPC_BPDU4_HI_BCM5673_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GPC_BPDU4_LOr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_GPC_BPDU4_LO_BCM5673_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GPC_BPDU5_HIr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_GPC_BPDU5_HI_BCM5673_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GPC_BPDU5_LOr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_GPC_BPDU5_LO_BCM5673_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_GPC_EGR_DBGr,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GPC_EGR_PKT_DROP_CTLr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_GPC_EGR_PKT_DROP_CTL_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_GPC_EGR_PKT_DROP_CTL_BCM5673_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_GPC_EGR_SNGL_OUTr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_GPC_EGR_SNGL_PKTr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_GPC_FFP_CONFIGr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_GPC_INGRESS_DEBUGr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_GPC_IO_CONFIGr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_B0)
    SOC_REG_INT_GPC_VLAN_FWD_STATEr,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GPDISCr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GPORT_CNTMAXSIZEr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_GPORT_CNTMAXSIZE_BCM53314_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GPORT_CNTMAXSIZE_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GPORT_CNTMAXSIZE_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GPORT_CNTMAXSIZE_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GPORT_CNTMAXSIZE_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GPORT_CNTMAXSIZE_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_GPORT_CNTMAXSIZE_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_GPORT_CNTMAXSIZE_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GPORT_CNTMAXSIZE_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_GPORT_CNTMAXSIZE_BCM88732_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0)
    SOC_REG_INT_GPORT_CONFIGr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_GPORT_CONFIG_BCM53314_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GPORT_CONFIG_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_GPORT_CONFIG_BCM56224_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GPORT_CONFIG_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GPORT_CONFIG_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GPORT_CONFIG_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GPORT_CONFIG_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GPORT_CONFIG_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_GPORT_CONFIG_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_GPORT_CONFIG_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GPORT_CONFIG_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_GPORT_CONFIG_BCM88732_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_GPORT_DROP_ON_WRONG_SOP_S0_CNTr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_GPORT_DROP_ON_WRONG_SOP_S1_CNTr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_GPORT_DROP_ON_WRONG_SOP_S3_CNTr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_GPORT_DROP_ON_WRONG_SOP_S4_CNTr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GPORT_EHG_RX_DATA_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GPORT_EHG_RX_DATA_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GPORT_EHG_RX_MASK_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GPORT_EHG_RX_MASK_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GPORT_EHG_TX_DATA_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GPORT_EHG_TX_DATA_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GPORT_EXTRA_SERDES_CTLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GPORT_FORCE_DOUBLE_BIT_ERRORr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GPORT_FORCE_SINGLE_BIT_ERRORr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GPORT_GBODE_TXFIFO_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GPORT_GBOD_RXFIFO_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GPORT_INTR_ENABLEr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GPORT_INTR_STATUSr,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_GPORT_MAC_CRS_SELr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0)
    SOC_REG_INT_GPORT_MAC_CRS_SEL_BCM53314_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GPORT_MODE_REGr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GPORT_PARITY_CONTROLr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GPORT_RSV_MASKr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_GPORT_RSV_MASK_BCM56224_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0)
    SOC_REG_INT_GPORT_RSV_MASK_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GPORT_RSV_MASK_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GPORT_RSV_MASK_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GPORT_RSV_MASK_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GPORT_RSV_MASK_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GPORT_RSV_MASK_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GPORT_RSV_MASK_BCM88230_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GPORT_RX_EEE_LPI_DURATION_COUNTERr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GPORT_RX_EEE_LPI_EVENT_COUNTERr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GPORT_SERDES_CTLr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GPORT_SGNDET_EARLYCRSr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GPORT_SGNDET_EARLYCRS_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GPORT_SGNDET_EARLYCRS_BCM56685_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GPORT_SGNDET_EARLYCRS_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_GPORT_SGNDET_EARLYCRS_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_GPORT_SGNDET_EARLYCRS_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GPORT_SGNDET_EARLYCRS_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_GPORT_SGNDET_EARLYCRS_BCM88732_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_GPORT_SGN_DET_SELr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0)
    SOC_REG_INT_GPORT_SGN_DET_SEL_BCM53314_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_GPORT_SOP_S0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_GPORT_SOP_S1r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_GPORT_SOP_S3r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_GPORT_SOP_S4r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GPORT_STAT_UPDATE_MASKr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_GPORT_STAT_UPDATE_MASK_BCM56224_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0)
    SOC_REG_INT_GPORT_STAT_UPDATE_MASK_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GPORT_STAT_UPDATE_MASK_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GPORT_STAT_UPDATE_MASK_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GPORT_STAT_UPDATE_MASK_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GPORT_STAT_UPDATE_MASK_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GPORT_STAT_UPDATE_MASK_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GPORT_STAT_UPDATE_MASK_BCM88230_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GPORT_TPIDr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GPORT_TPID_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GPORT_TPID_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GPORT_TPID_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GPORT_TPID_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GPORT_TPID_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GPORT_TPID_BCM88230_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GPORT_TX_EEE_LPI_DURATION_COUNTERr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GPORT_TX_EEE_LPI_EVENT_COUNTERr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GPORT_UMAC_CONTROLr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GR64r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GR127r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GR255r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GR511r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GR1023r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GR1518r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GR2047r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GR4095r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GR9216r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GR16383r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GR1023_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GR1023_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GR1023_BCM56440_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_GR1023_BCM56504_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GR1023_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GR1023_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GR1023_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GR1023_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GR1023_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GR1023_BCM88230_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GR127_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_GR127_BCM56218_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GR127_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GR127_BCM56440_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_GR127_BCM56504_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GR127_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GR127_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GR127_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GR127_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GR127_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GR127_BCM88230_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GR1518_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GR1518_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GR1518_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_GR1518_BCM56504_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GR1518_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GR1518_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GR1518_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GR1518_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GR1518_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GR1518_BCM88230_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GR2047_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_GR2047_BCM56218_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GR2047_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GR2047_BCM56440_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_GR2047_BCM56504_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GR2047_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GR2047_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GR2047_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GR2047_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GR2047_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GR2047_BCM88230_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GR255_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_GR255_BCM56218_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GR255_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GR255_BCM56440_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_GR255_BCM56504_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GR255_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GR255_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GR255_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GR255_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GR255_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GR255_BCM88230_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GR4095_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_GR4095_BCM56218_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GR4095_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GR4095_BCM56440_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_GR4095_BCM56504_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GR4095_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GR4095_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GR4095_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GR4095_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GR4095_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GR4095_BCM88230_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GR511_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_GR511_BCM56218_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GR511_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GR511_BCM56440_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_GR511_BCM56504_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GR511_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GR511_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GR511_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GR511_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GR511_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GR511_BCM88230_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GR64_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_GR64_BCM56218_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GR64_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GR64_BCM56440_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_GR64_BCM56504_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GR64_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GR64_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GR64_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GR64_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GR64_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GR64_BCM88230_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GR9216_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_GR9216_BCM56218_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GR9216_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GR9216_BCM56440_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_GR9216_BCM56504_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GR9216_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GR9216_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GR9216_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GR9216_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GR9216_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GR9216_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GRALNr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GRALN_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GRALN_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GRALN_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_GRALN_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0)
    SOC_REG_INT_GRALN_BCM56601_A0r,
#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0)
    SOC_REG_INT_GRALN_BCM56601_B0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GRALN_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GRALN_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GRALN_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GRALN_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GRALN_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GRALN_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GRBCAr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GRBCA_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GRBCA_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GRBCA_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_GRBCA_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GRBCA_BCM56601_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GRBCA_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GRBCA_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GRBCA_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GRBCA_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GRBCA_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GRBCA_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GRBYTr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GRBYT_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_GRBYT_BCM56218_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GRBYT_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GRBYT_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_GRBYT_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GRBYT_BCM56601_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GRBYT_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GRBYT_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GRBYT_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GRBYT_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GRBYT_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GRBYT_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GRCDEr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GRCDE_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_GRCDE_BCM56218_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GRCDE_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GRCDE_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_GRCDE_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GRCDE_BCM56601_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GRCDE_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GRCDE_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GRCDE_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GRCDE_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GRCDE_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GRCDE_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GRDISCr,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GRDROPr,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GRFCRr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GRFCR_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_GRFCR_BCM56304_B0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GRFCR_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GRFCR_BCM56440_A0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_GRFCR_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GRFCR_BCM56601_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GRFCR_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GRFCR_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GRFCR_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GRFCR_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GRFCR_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GRFCR_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GRFCSr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GRFCS_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GRFCS_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GRFCS_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_GRFCS_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_GRFCS_BCM56514_A0r,
#endif
#if defined(BCM_56601_A0)
    SOC_REG_INT_GRFCS_BCM56601_A0r,
#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0)
    SOC_REG_INT_GRFCS_BCM56601_B0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GRFCS_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GRFCS_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GRFCS_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GRFCS_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GRFCS_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GRFCS_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_GRFILDRr,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_GRFILDR_BCM5695_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GRFLRr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GRFLR_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_GRFLR_BCM56218_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GRFLR_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GRFLR_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_GRFLR_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GRFLR_BCM56601_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GRFLR_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GRFLR_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GRFLR_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GRFLR_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GRFLR_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GRFLR_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GRFRGr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GRFRG_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_GRFRG_BCM56218_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GRFRG_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GRFRG_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_GRFRG_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_GRFRG_BCM56514_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GRFRG_BCM56601_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GRFRG_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GRFRG_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GRFRG_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GRFRG_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GRFRG_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GRFRG_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GRIMDRr,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GRIPCr,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GRIPDr,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GRIPHEr,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GRJBRr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GRJBR_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GRJBR_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GRJBR_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_GRJBR_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GRJBR_BCM56601_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GRJBR_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GRJBR_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GRJBR_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GRJBR_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GRJBR_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GRJBR_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GRMCAr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GRMCA_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GRMCA_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GRMCA_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_GRMCA_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GRMCA_BCM56601_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GRMCA_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GRMCA_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GRMCA_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GRMCA_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GRMCA_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GRMCA_BCM88230_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GRMGVr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GRMGV_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_GRMGV_BCM56218_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GRMGV_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GRMGV_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_GRMGV_BCM56504_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GRMGV_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GRMGV_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GRMGV_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GRMGV_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GRMGV_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GRMGV_BCM88230_A0r,
#endif
#if defined(BCM_56601_A0)
    SOC_REG_INT_GRMTUEr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GRMTUE_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GRMTUE_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GRMTUE_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_GRMTUE_BCM56504_A0r,
#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0)
    SOC_REG_INT_GRMTUE_BCM56601_B0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GRMTUE_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GRMTUE_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GRMTUE_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GRMTUE_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GRMTUE_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GRMTUE_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GROVRr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GROVR_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_GROVR_BCM56304_B0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GROVR_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GROVR_BCM56440_A0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_GROVR_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GROVR_BCM56601_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GROVR_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GROVR_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GROVR_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GROVR_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GROVR_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GROVR_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GRPKTr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GRPKT_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_GRPKT_BCM56218_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GRPKT_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GRPKT_BCM56440_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_GRPKT_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GRPKT_BCM56601_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GRPKT_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GRPKT_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GRPKT_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GRPKT_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GRPKT_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GRPKT_BCM88230_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GRPOKr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GRPOK_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_GRPOK_BCM56224_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GRPOK_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GRPOK_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56680_A0)
    SOC_REG_INT_GRPOK_BCM56624_A0r,
#endif
#if defined(BCM_56624_B0) || defined(BCM_56680_B0)
    SOC_REG_INT_GRPOK_BCM56624_B0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GRPOK_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GRPOK_BCM56685_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GRPOK_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GRPOK_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_GRPORTDr,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_GRPORTD_BCM5695_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GRRBYTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GRRPKTr,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GRUCr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GRUC_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GRUC_BCM56218_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_GRUC_BCM56224_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GRUC_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GRUC_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56680_A0)
    SOC_REG_INT_GRUC_BCM56624_A0r,
#endif
#if defined(BCM_56624_B0) || defined(BCM_56680_B0)
    SOC_REG_INT_GRUC_BCM56624_B0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GRUC_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GRUC_BCM56685_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GRUC_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GRUC_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GRUNDr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GRUND_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_GRUND_BCM56218_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GRUND_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GRUND_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_GRUND_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GRUND_BCM56601_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GRUND_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GRUND_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GRUND_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GRUND_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GRUND_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GRUND_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GRXCFr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GRXCF_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GRXCF_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GRXCF_BCM56440_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_GRXCF_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GRXCF_BCM56601_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GRXCF_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GRXCF_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GRXCF_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GRXCF_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GRXCF_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GRXCF_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GRXPFr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GRXPF_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GRXPF_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GRXPF_BCM56440_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_GRXPF_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GRXPF_BCM56601_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GRXPF_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GRXPF_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GRXPF_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GRXPF_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GRXPF_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GRXPF_BCM88230_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GRXPPr,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_GRXUOr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GRXUO_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GRXUO_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GRXUO_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_GRXUO_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GRXUO_BCM56601_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GRXUO_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GRXUO_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GRXUO_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GRXUO_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GRXUO_BCM56820_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_GRXUO_BCM5695_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GRXUO_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GSA0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GSA1r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GSA0_BCM56601_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_GSA0_BCM5665_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GSA0_BCM56800_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GSA1_BCM56601_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_GSA1_BCM5665_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GSA1_BCM56800_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_GSBU_OVERSUB_FC_CONFIG1r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GT64r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GT127r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GT255r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GT511r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GT1023r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GT1518r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GT2047r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GT4095r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GT9216r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GT16383r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GT1023_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_GT1023_BCM56218_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GT1023_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GT1023_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_GT1023_BCM56504_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GT1023_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GT1023_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GT1023_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GT1023_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GT1023_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GT1023_BCM88230_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GT127_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_GT127_BCM56218_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GT127_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GT127_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_GT127_BCM56504_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GT127_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GT127_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GT127_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GT127_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GT127_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GT127_BCM88230_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GT1518_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_GT1518_BCM56218_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GT1518_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GT1518_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_GT1518_BCM56504_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GT1518_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GT1518_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GT1518_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GT1518_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GT1518_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GT1518_BCM88230_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GT2047_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_GT2047_BCM56218_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GT2047_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GT2047_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_GT2047_BCM56504_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GT2047_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GT2047_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GT2047_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GT2047_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GT2047_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GT2047_BCM88230_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GT255_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_GT255_BCM56218_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GT255_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GT255_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_GT255_BCM56504_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GT255_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GT255_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GT255_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GT255_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GT255_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GT255_BCM88230_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GT4095_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_GT4095_BCM56218_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GT4095_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GT4095_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_GT4095_BCM56504_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GT4095_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GT4095_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GT4095_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GT4095_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GT4095_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GT4095_BCM88230_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GT511_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_GT511_BCM56218_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GT511_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GT511_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_GT511_BCM56504_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GT511_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GT511_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GT511_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GT511_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GT511_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GT511_BCM88230_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GT64_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_GT64_BCM56218_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GT64_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GT64_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_GT64_BCM56504_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GT64_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GT64_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GT64_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GT64_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GT64_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GT64_BCM88230_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GT9216_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_GT9216_BCM56218_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GT9216_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GT9216_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_GT9216_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_GT9216_BCM56514_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GT9216_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GT9216_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GT9216_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GT9216_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GT9216_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GT9216_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GTABRTr,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GTAGEr,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GTBCAr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GTBCA_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GTBCA_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GTBCA_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_GTBCA_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GTBCA_BCM56601_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GTBCA_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GTBCA_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GTBCA_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GTBCA_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GTBCA_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GTBCA_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GTBYTr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GTBYT_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_GTBYT_BCM56218_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GTBYT_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GTBYT_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_GTBYT_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GTBYT_BCM56601_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GTBYT_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GTBYT_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GTBYT_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GTBYT_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GTBYT_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GTBYT_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GTCEr,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GTCFIDRr,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GTDFRr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GTDFR_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_GTDFR_BCM56218_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GTDFR_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GTDFR_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_GTDFR_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GTDFR_BCM56601_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GTDFR_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GTDFR_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GTDFR_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GTDFR_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GTDFR_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GTDFR_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GTEDFr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GTEDF_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_GTEDF_BCM56218_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GTEDF_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GTEDF_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_GTEDF_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GTEDF_BCM56601_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GTEDF_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GTEDF_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GTEDF_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GTEDF_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GTEDF_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GTEDF_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GTFCSr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GTFCS_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_GTFCS_BCM56218_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GTFCS_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GTFCS_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_GTFCS_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GTFCS_BCM56601_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GTFCS_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GTFCS_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GTFCS_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GTFCS_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GTFCS_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GTFCS_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GTFRGr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GTFRG_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_GTFRG_BCM56218_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GTFRG_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GTFRG_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_GTFRG_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_GTFRG_BCM56514_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GTFRG_BCM56601_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GTFRG_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GTFRG_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GTFRG_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GTFRG_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GTFRG_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GTFRG_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GTH_ESA0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GTH_ESA1r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GTH_ESA2r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GTH_FE_CLRTr,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GTH_FE_IPGRr,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GTH_FE_IPGTr,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_GTH_FE_MAC1r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GTH_FE_MAC2r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_GTH_FE_MAC1_BCM5695_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GTH_FE_MAXFr,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GTH_FE_SUPPr,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GTH_FE_TESTr,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GTIMDRr,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GTIMTLDr,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GTIPr,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GTIPAGEr,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GTIPDr,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GTJBRr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GTJBR_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_GTJBR_BCM56218_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_GTJBR_BCM56304_B0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GTJBR_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GTJBR_BCM56440_A0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_GTJBR_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GTJBR_BCM56601_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GTJBR_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GTJBR_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GTJBR_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GTJBR_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GTJBR_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GTJBR_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GTLCLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GTLCL_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_GTLCL_BCM56218_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GTLCL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GTLCL_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_GTLCL_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GTLCL_BCM56601_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GTLCL_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GTLCL_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GTLCL_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GTLCL_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GTLCL_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GTLCL_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GTMCAr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GTMCA_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_GTMCA_BCM56218_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GTMCA_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GTMCA_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_GTMCA_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GTMCA_BCM56601_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GTMCA_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GTMCA_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GTMCA_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GTMCA_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GTMCA_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GTMCA_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GTMCLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GTMCL_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_GTMCL_BCM56218_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GTMCL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GTMCL_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_GTMCL_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_GTMCL_BCM56514_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GTMCL_BCM56601_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GTMCL_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GTMCL_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GTMCL_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GTMCL_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GTMCL_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GTMCL_BCM88230_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GTMGVr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GTMGV_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_GTMGV_BCM56218_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GTMGV_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GTMGV_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_GTMGV_BCM56504_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GTMGV_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GTMGV_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GTMGV_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GTMGV_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GTMGV_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GTMGV_BCM88230_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_GTMRPr,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GTNCLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GTNCL_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GTNCL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GTNCL_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_GTNCL_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_GTNCL_BCM56514_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GTNCL_BCM56601_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GTNCL_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GTNCL_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GTNCL_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GTNCL_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GTNCL_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GTNCL_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GTOVRr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GTOVR_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_GTOVR_BCM56218_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GTOVR_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GTOVR_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_GTOVR_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GTOVR_BCM56601_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GTOVR_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GTOVR_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GTOVR_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GTOVR_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GTOVR_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GTOVR_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GTPKTr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GTPKT_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_GTPKT_BCM56218_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GTPKT_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GTPKT_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_GTPKT_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_GTPKT_BCM56514_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GTPKT_BCM56601_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GTPKT_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GTPKT_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GTPKT_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GTPKT_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GTPKT_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GTPKT_BCM88230_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GTPOKr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GTPOK_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_GTPOK_BCM56224_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GTPOK_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GTPOK_BCM56440_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_GTPOK_BCM56514_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56680_A0)
    SOC_REG_INT_GTPOK_BCM56624_A0r,
#endif
#if defined(BCM_56624_B0) || defined(BCM_56680_B0)
    SOC_REG_INT_GTPOK_BCM56624_B0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GTPOK_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GTPOK_BCM56685_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GTPOK_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GTPOK_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GTR64r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GTR127r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GTR255r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GTR511r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GTR1023r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GTR1518r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GTR2047r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GTR4095r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GTR9216r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GTRMGVr,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GTSCLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GTSCL_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_GTSCL_BCM56218_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GTSCL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GTSCL_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_GTSCL_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_GTSCL_BCM56514_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GTSCL_BCM56601_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GTSCL_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GTSCL_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GTSCL_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GTSCL_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GTSCL_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GTSCL_BCM88230_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_GTUCr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GTUC_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_GTUC_BCM56224_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GTUC_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GTUC_BCM56440_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_GTUC_BCM56514_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56680_A0)
    SOC_REG_INT_GTUC_BCM56624_A0r,
#endif
#if defined(BCM_56624_B0) || defined(BCM_56680_B0)
    SOC_REG_INT_GTUC_BCM56624_B0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GTUC_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GTUC_BCM56685_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GTUC_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GTUC_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GTVLANr,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GTXCFr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GTXCF_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_GTXCF_BCM56218_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GTXCF_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GTXCF_BCM56440_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_GTXCF_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_GTXCF_BCM56514_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GTXCF_BCM56601_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GTXCF_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GTXCF_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GTXCF_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GTXCF_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GTXCF_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GTXCF_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GTXCLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GTXCL_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_GTXCL_BCM56218_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GTXCL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GTXCL_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_GTXCL_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GTXCL_BCM56601_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GTXCL_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GTXCL_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GTXCL_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GTXCL_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GTXCL_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GTXCL_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_GTXPFr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GTXPF_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_GTXPF_BCM56218_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GTXPF_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_GTXPF_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_GTXPF_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_GTXPF_BCM56601_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GTXPF_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GTXPF_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GTXPF_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GTXPF_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GTXPF_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GTXPF_BCM88230_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GTXPPr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GXPORT_LAG_FAILOVER_CONFIGr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_GXPORT_LAG_FAILOVER_CONFIG_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GXPORT_LAG_FAILOVER_CONFIG_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GXPORT_LAG_FAILOVER_CONFIG_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GXPORT_LAG_FAILOVER_CONFIG_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GXPORT_LAG_FAILOVER_CONFIG_BCM56685_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GXPORT_LAG_FAILOVER_CONFIG_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GXPORT_LAG_FAILOVER_CONFIG_BCM88230_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_GXPORT_LAG_FAILOVER_STATUSr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_GXPORT_LAG_FAILOVER_STATUS_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_GXPORT_LAG_FAILOVER_STATUS_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_GXPORT_LAG_FAILOVER_STATUS_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_GXPORT_LAG_FAILOVER_STATUS_BCM56685_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_GXPORT_LAG_FAILOVER_STATUS_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_GXPORT_LAG_FAILOVER_STATUS_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_HASH_CONTROLr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_HASH_CONTROL_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_HASH_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_HASH_CONTROL_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_HASH_CONTROL_BCM56224_A0r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_HASH_CONTROL_BCM56504_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_HASH_CONTROL_BCM56504_B0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HASH_CONTROL_BCM56601_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_HASH_CONTROL_BCM56624_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_HASH_CONTROL_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_HASH_CONTROL_BCM5673_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_HASH_CONTROL_BCM56800_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0)
    SOC_REG_INT_HASH_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_HASH_CONTROL_BCM56840_B0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_HASH_CONTROL_BCM5695_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_HASH_OUTPUTr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_HASH_OUTPUT_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_HASH_OUTPUT_BCM5673_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_HDR_CAPTURE_CONTROLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_HDR_CAPTURE_DATAr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_HDR_CAPTURE_MDATA0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_HDR_CAPTURE_MDATA1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_HEAD_PKT_LEN_ERR_QUEUE_CAPTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_HEAD_PKT_LEN_ERR_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_HEAD_PKT_LEN_ERR_STATUS_MASKr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HG0_INGPKTCELLUSEr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HG12_INGPKTCELLUSEr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_HGOPT0r,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_REG_INT_HGOPT1r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HG_BP_CFGr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HG_BP_STATUSr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_HG_COUNTERS_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_HG_COUNTERS_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_HG_COUNTERS_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_HG_COUNTERS_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_HG_COUNTERS_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_HG_COUNTERS_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_HG_COUNTERS_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_HG_COUNTERS_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_HG_LOOKUP_DESTINATIONr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_HG_LOOKUP_DESTINATION_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_HG_LOOKUP_DESTINATION_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_HG_LOOKUP_DESTINATION_BCM56840_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_HG_TRUNK_BITMAPr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_HG_TRUNK_BITMAP_64r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_HG_TRUNK_BITMAP_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_HG_TRUNK_BITMAP_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_HG_TRUNK_BITMAP_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_HG_TRUNK_BITMAP_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_HG_TRUNK_BITMAP_BCM88732_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_HG_TRUNK_FAILOVER_ENABLEr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_HG_TRUNK_FAILOVER_ENABLE_64r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_HG_TRUNK_FAILOVER_ENABLE_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_HG_TRUNK_FAILOVER_ENABLE_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_HG_TRUNK_FAILOVER_ENABLE_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_HG_TRUNK_FAILOVER_ENABLE_BCM56820_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_HG_TRUNK_GROUPr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_HG_TRUNK_GROUP_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_HG_TRUNK_GROUP_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_HG_TRUNK_GROUP_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_HG_TRUNK_GROUP_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_HG_TRUNK_GROUP_BCM56820_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_HG_TRUNK_GROUP_HIr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_HIGIG_BITMAPr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_HIGIG_BITMAP_64r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_HIGIG_BITMAP_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_HIGIG_BITMAP_BCM56334_A0r,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_REG_INT_HIGIG_SIMPLEX_CONFIGr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_HIGIG_TRUNK_CONTROLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_HIGIG_TRUNK_CONTROL_64r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_HIGIG_TRUNK_CONTROL_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_HIGIG_TRUNK_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_HIGIG_TRUNK_CONTROL_BCM56224_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_HIGIG_TRUNK_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_HIGIG_TRUNK_CONTROL_BCM56624_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_HIGIG_TRUNK_CONTROL_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_HIGIG_TRUNK_CONTROL_BCM56820_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_HIGIG_TRUNK_GROUPr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_HIGIG_TRUNK_GROUP_BCM53314_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_HIGIG_TRUNK_GROUP_BCM56224_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_HIGIG_TRUNK_GROUP_BCM56514_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HIG_MH_CHKr,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_HOLCELLRESETLIMITr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_HOLCELLRESETLIMIT_BCM5673_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_HOLCOS0MINXQCNTr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_HOLCOS1MINXQCNTr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_HOLCOS2MINXQCNTr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_HOLCOS3MINXQCNTr,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_HOLCOSCELLMAXLIMITr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_HOLCOSCELLMAXLIMIT_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_HOLCOSCELLMAXLIMIT_BCM56142_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0)
    SOC_REG_INT_HOLCOSCELLSETLIMITr,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_HOLCOSMINXQCNTr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_HOLCOSMINXQCNT_BCM56142_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_HOLCOSPKTRESETLIMITr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_HOLCOSPKTRESETLIMIT_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_HOLCOSPKTRESETLIMIT_BCM56142_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0)
    SOC_REG_INT_HOLCOSPKTSETLIMITr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_HOLCOSPKTSETLIMIT_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_HOLCOSPKTSETLIMIT_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_HOLCOSPKTSETLIMIT_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_HOLCOSPKTSETLIMIT_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_REG_INT_HOLCOSPKTSETLIMIT_BCM56304_B0r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_HOLCOSPKTSETLIMIT_BCM56504_A0r,
#endif
#if defined(BCM_56504_B0)
    SOC_REG_INT_HOLCOSPKTSETLIMIT_BCM56504_B0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_HOLCOSPKTSETLIMIT_BCM56514_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_HOLCOSPKTSETLIMIT_BCM5695_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_HOLCOSSTATUSr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_HOLCOSSTATUS_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_HOLCOSSTATUS_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_HOLCOSSTATUS_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_HOLCOSSTATUS_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_HOLCOSSTATUS_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HOLCOSSTATUS_BCM56601_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_HOLCOSSTATUS_BCM5673_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_HOLCOSSTATUS_BCM5695_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_HOLCOSSTATUS_HIr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_HOLDr,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_HOLD12DROPCOUNTr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_HOLDROP_PKT_CNTr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_HOLD_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_HOLD_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_HOLD_BCM56504_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_HOLD_BCM56602_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_HOLD_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_HOLD_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_HOLD_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_HOLD_BCM56820_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HOLD_COS0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HOLD_COS1r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HOLD_COS2r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HOLD_COS3r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HOLD_COS4r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HOLD_COS5r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HOLD_COS6r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HOLD_COS7r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_HOLD_COS0_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_HOLD_COS0_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_HOLD_COS0_BCM56504_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_HOLD_COS0_BCM56800_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_HOLD_COS0_Xr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_HOLD_COS0_Yr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_HOLD_COS1_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_HOLD_COS1_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_HOLD_COS1_BCM56504_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_HOLD_COS1_BCM56800_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_HOLD_COS1_Xr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_HOLD_COS1_Yr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_HOLD_COS2_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_HOLD_COS2_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_HOLD_COS2_BCM56504_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_HOLD_COS2_BCM56800_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_HOLD_COS2_Xr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_HOLD_COS2_Yr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_HOLD_COS3_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_HOLD_COS3_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_HOLD_COS3_BCM56504_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_HOLD_COS3_BCM56800_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_HOLD_COS3_Xr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_HOLD_COS3_Yr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_HOLD_COS4_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_HOLD_COS4_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_HOLD_COS4_BCM56504_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_HOLD_COS4_BCM56800_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_HOLD_COS4_Xr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_HOLD_COS4_Yr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_HOLD_COS5_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_HOLD_COS5_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_HOLD_COS5_BCM56504_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_HOLD_COS5_BCM56800_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_HOLD_COS5_Xr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_HOLD_COS5_Yr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_HOLD_COS6_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_HOLD_COS6_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_HOLD_COS6_BCM56504_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_HOLD_COS6_BCM56800_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_HOLD_COS6_Xr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_HOLD_COS6_Yr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_HOLD_COS7_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_HOLD_COS7_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_HOLD_COS7_BCM56504_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_HOLD_COS7_BCM56800_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_HOLD_COS7_Xr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_HOLD_COS7_Yr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HOLD_COS_PORT_SELECTr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_HOLD_COS_PORT_SELECT_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_HOLD_COS_PORT_SELECT_BCM56218_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_HOLD_COS_PORT_SELECT_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_HOLD_COS_PORT_SELECT_BCM56504_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_HOLD_COS_PORT_SELECT_BCM56800_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_HOLD_COS_QMr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_HOLD_COS_QM_Xr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_HOLD_COS_QM_Yr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_HOLD_COS_SCr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_HOLD_COS_SC_Xr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_HOLD_COS_SC_Yr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_HOLD_Xr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_HOLD_X_BCM56820_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_HOLD_Yr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_HOLD_Y_BCM56820_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_HOLPKTRESETLIMITr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_HOLPKTRESETLIMIT_BCM5673_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_HOLSTATUSr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HOLSTATUS_BCM56601_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_HOLSTATUS_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_HOLSTATUS_BCM5673_A0r,
#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HOLSTATUS_E2Er,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HOL_MIN_TIMEr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HOL_STATUS_UPDATE_TIMEr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_HOL_STAT_BMAPr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_HOL_STAT_BMAP_BCM53314_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_HOL_STAT_BMAP_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_HOL_STAT_BMAP_BCM56224_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_HOL_STAT_BMAP_BCM56800_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_HOL_STAT_BMAP_HIr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_HOL_STAT_BMAP_HI_BCM53314_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_HOL_STAT_BMAP_HI_BCM56224_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_HOL_STAT_CPUr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_HOL_STAT_CPU_BCM56142_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_HOL_STAT_CPU_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_HOL_STAT_CPU_BCM56820_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_HOL_STAT_PORTr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_HOL_STAT_PORT_BCM56142_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_HOL_STAT_PORT_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_HOL_STAT_PORT_BCM56820_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HSE_DTU_ATE_STS0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HSE_DTU_ATE_STS1r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HSE_DTU_ATE_STS2r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HSE_DTU_ATE_TMODEr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HSE_DTU_LTE_ADR0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HSE_DTU_LTE_ADR1r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HSE_DTU_LTE_D0F_0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HSE_DTU_LTE_D0F_1r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HSE_DTU_LTE_D0F_2r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HSE_DTU_LTE_D0F_3r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HSE_DTU_LTE_D0R_0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HSE_DTU_LTE_D0R_1r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HSE_DTU_LTE_D0R_2r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HSE_DTU_LTE_D0R_3r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HSE_DTU_LTE_D1F_0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HSE_DTU_LTE_D1F_1r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HSE_DTU_LTE_D1F_2r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HSE_DTU_LTE_D1F_3r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HSE_DTU_LTE_D1R_0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HSE_DTU_LTE_D1R_1r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HSE_DTU_LTE_D1R_2r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HSE_DTU_LTE_D1R_3r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HSE_DTU_LTE_STS_DONEr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HSE_DTU_LTE_STS_ERR_ADRr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HSE_DTU_LTE_STS_ERR_DF_0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HSE_DTU_LTE_STS_ERR_DF_1r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HSE_DTU_LTE_STS_ERR_DF_2r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HSE_DTU_LTE_STS_ERR_DF_3r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HSE_DTU_LTE_STS_ERR_DR_0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HSE_DTU_LTE_STS_ERR_DR_1r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HSE_DTU_LTE_STS_ERR_DR_2r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HSE_DTU_LTE_STS_ERR_DR_3r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HSE_DTU_LTE_TMODE0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HSE_DTU_LTE_TMODE1r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_HSE_DTU_MODEr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_HTLS_UPLINK_CONTROLr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_HTLS_UPLINK_DAr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_HTLS_UPLINK_SAr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_HTLS_UPLINK_TUNNELr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_HTLS_VC_LABELr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IARB_DBGCTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_IARB_DEBUGr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IARB_ECC_ERRORr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IARB_ECC_ERROR_MASKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IARB_ERRORr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IARB_ERROR_MASKr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IARB_HDR_ECC_CONTROLr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_IARB_HDR_ECC_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_IARB_HDR_ECC_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IARB_HDR_ECC_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IARB_HDR_ECC_STATUS_INTRr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_IARB_HDR_ECC_STATUS_INTR_BCM56334_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IARB_HDR_ECC_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IARB_HW_CONTROLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IARB_IL_ECC_STATUSr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    SOC_REG_INT_IARB_LEARN_CONTROLr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IARB_LEARN_CONTROL_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_IARB_LEARN_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IARB_LEARN_FIFO_ECC_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_IARB_LEARN_FIFO_ECC_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IARB_PDU_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_IARB_PIPE_X_LERAN_FIFO_ECC_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_IARB_PIPE_X_LERAN_FIFO_ECC_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IARB_PIPE_Y_LERAN_FIFO_ECC_STATUS_INTRr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IARB_PKT_ECC_CONTROLr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_IARB_PKT_ECC_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_IARB_PKT_ECC_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IARB_PKT_ECC_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IARB_PKT_ECC_STATUS_INTRr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_IARB_PKT_ECC_STATUS_INTR_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_IARB_PKT_ECC_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IARB_PKT_ECC_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IARB_REGS_DEBUGr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IARB_SBUS_TIMERr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_IARB_SBUS_TIMER_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_IARB_SBUS_TIMER_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IARB_SBUS_TIMER_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IARB_TDM_CONTROLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IARB_TDM_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IARB_TDM_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_IARB_TDM_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IARB_TDM_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IARB_TDM_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IARB_TDM_MAPr,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_IBCASTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_IBCAST_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_IBCAST_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IBCAST_BCM56634_A0r,
#endif
#if defined(BCM_56218_A0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    SOC_REG_INT_IBCAST_BCM56800_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IBCAST_BCM56840_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_IBCAST_BLOCK_MASKr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IBCAST_BLOCK_MASK_64r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IBCAST_BLOCK_MASK_64_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IBCAST_BLOCK_MASK_64_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IBCAST_BLOCK_MASK_64_BCM56634_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_IBCAST_BLOCK_MASK_BCM53314_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_IBCAST_BLOCK_MASK_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_IBCAST_BLOCK_MASK_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_IBCAST_BLOCK_MASK_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_IBCAST_BLOCK_MASK_BCM56601_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_IBCAST_BLOCK_MASK_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IBCAST_BLOCK_MASK_BCM5673_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IBCAST_BLOCK_MASK_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IBCAST_BLOCK_MASK_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IBCAST_BLOCK_MASK_BCM88732_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_IBCAST_BLOCK_MASK_HIr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_IBCAST_BLOCK_MASK_HI_BCM53314_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_IBCAST_BLOCK_MASK_HI_BCM56224_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_IBKP_DISCr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_IBKP_DISC_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IBKP_DISC_BCM5673_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_IBKP_WARNr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_IBKP_WARN_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IBKP_WARN_BCM5673_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_IBPBKPSTATUSr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_IBPBKPSTATUS_BCM53314_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_IBPBKPSTATUS_BCM56218_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_IBPBKPSTATUS_BCM56224_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_IBPBKPSTATUS_HIr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0)
    SOC_REG_INT_IBPCELLCOUNTr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_IBPCELLCOUNT_BCM53314_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_IBPCELLCOUNT_BCM56504_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IBPCELLCOUNT_BCM5695_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_IBPCELLRESETLIMITr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IBPCELLRESETLIMIT_BCM5673_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_IBPCELLSETLIMITr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_IBPCELLSETLIMIT_BCM53314_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_IBPCELLSETLIMIT_BCM56218_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_IBPCELLSETLIMIT_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_IBPCELLSETLIMIT_BCM56504_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0)
    SOC_REG_INT_IBPCOSPKTCOUNTr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0)
    SOC_REG_INT_IBPCOSPKTSETLIMITr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_IBPDISCARDSETLIMITr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_IBPDISCARDSETLIMIT_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IBPDISCARDSETLIMIT_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_IBPDISCARDSETLIMIT_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_IBPDISCARDSETLIMIT_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_IBPDISCARDSETLIMIT_BCM56504_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_IBPDISCSTATUSr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_IBPDISCSTATUS_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IBPDISCSTATUS_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_IBPDISCSTATUS_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_IBPDISCSTATUS_BCM56224_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_IBPDISCSTATUS_HIr,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IBPPKTCOUNTr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_IBPPKTCOUNT_BCM53314_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_IBPPKTCOUNT_BCM56504_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_IBPPKTRESETLIMITr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IBPPKTRESETLIMIT_BCM5673_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IBPPKTSETLIMITr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_IBPPKTSETLIMIT_BCM53314_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_IBPPKTSETLIMIT_BCM56218_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_IBPPKTSETLIMIT_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_IBPPKTSETLIMIT_BCM56504_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IBP_DROP_PKT_CNTr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_IBP_MIN_TIMEr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_IBP_STATUS_UPDATE_TIMEr,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_ICBP_FULLr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_ICBP_FULL_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_ICBP_FULL_BCM5673_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_16r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_17r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_18r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_19r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_20r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_21r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_22r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_23r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_24r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_25r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_26r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_27r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_28r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_29r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_30r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_31r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_32r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_33r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_34r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_35r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_36r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_37r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_38r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_39r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_40r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_41r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_42r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_43r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_44r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_45r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_46r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_47r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_48r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_49r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_50r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_51r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_52r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_53r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_54r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_55r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_56r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_57r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_58r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_59r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_60r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_61r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_62r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICHCTL_CHID_63r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP0_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP0_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP0_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP0_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP0_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP0_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP0_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP0_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP0_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP0_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP0_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP0_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP0_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP0_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP0_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP0_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP10_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP10_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP10_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP10_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP10_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP10_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP10_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP10_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP10_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP10_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP10_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP10_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP10_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP10_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP10_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP10_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP11_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP11_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP11_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP11_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP11_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP11_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP11_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP11_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP11_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP11_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP11_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP11_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP11_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP11_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP11_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP11_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP12_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP12_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP12_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP12_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP12_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP12_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP12_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP12_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP12_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP12_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP12_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP12_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP12_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP12_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP12_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP12_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP13_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP13_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP13_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP13_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP13_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP13_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP13_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP13_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP13_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP13_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP13_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP13_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP13_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP13_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP13_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP13_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP14_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP14_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP14_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP14_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP14_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP14_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP14_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP14_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP14_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP14_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP14_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP14_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP14_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP14_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP14_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP14_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP15_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP15_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP15_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP15_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP15_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP15_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP15_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP15_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP15_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP15_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP15_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP15_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP15_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP15_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP15_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP15_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP16_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP16_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP16_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP16_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP16_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP16_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP16_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP16_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP16_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP16_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP16_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP16_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP16_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP16_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP16_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP16_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP17_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP17_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP17_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP17_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP17_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP17_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP17_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP17_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP17_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP17_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP17_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP17_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP17_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP17_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP17_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP17_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP18_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP18_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP18_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP18_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP18_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP18_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP18_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP18_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP18_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP18_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP18_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP18_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP18_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP18_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP18_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP18_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP19_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP19_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP19_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP19_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP19_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP19_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP19_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP19_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP19_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP19_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP19_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP19_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP19_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP19_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP19_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP19_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP1_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP1_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP1_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP1_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP1_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP1_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP1_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP1_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP1_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP1_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP1_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP1_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP1_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP1_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP1_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP1_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP20_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP20_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP20_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP20_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP20_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP20_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP20_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP20_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP20_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP20_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP20_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP20_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP20_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP20_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP20_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP20_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP21_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP21_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP21_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP21_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP21_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP21_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP21_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP21_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP21_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP21_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP21_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP21_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP21_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP21_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP21_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP21_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP22_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP22_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP22_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP22_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP22_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP22_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP22_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP22_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP22_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP22_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP22_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP22_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP22_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP22_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP22_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP22_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP23_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP23_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP23_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP23_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP23_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP23_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP23_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP23_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP23_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP23_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP23_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP23_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP23_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP23_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP23_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP23_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP24_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP24_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP24_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP24_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP24_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP24_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP24_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP24_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP24_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP24_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP24_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP24_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP24_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP24_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP24_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP24_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP25_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP25_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP25_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP25_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP25_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP25_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP25_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP25_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP25_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP25_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP25_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP25_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP25_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP25_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP25_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP25_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP26_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP26_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP26_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP26_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP26_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP26_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP26_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP26_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP26_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP26_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP26_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP26_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP26_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP26_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP26_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP26_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP27_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP27_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP27_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP27_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP27_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP27_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP27_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP27_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP27_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP27_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP27_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP27_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP27_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP27_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP27_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP27_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP28_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP28_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP28_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP28_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP28_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP28_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP28_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP28_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP28_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP28_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP28_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP28_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP28_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP28_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP28_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP28_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP29_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP29_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP29_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP29_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP29_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP29_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP29_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP29_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP29_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP29_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP29_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP29_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP29_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP29_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP29_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP29_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP2_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP2_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP2_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP2_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP2_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP2_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP2_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP2_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP2_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP2_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP2_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP2_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP2_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP2_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP2_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP2_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP30_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP30_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP30_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP30_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP30_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP30_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP30_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP30_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP30_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP30_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP30_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP30_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP30_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP30_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP30_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP30_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP31_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP31_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP31_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP31_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP31_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP31_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP31_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP31_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP31_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP31_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP31_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP31_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP31_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP31_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP31_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP31_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP3_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP3_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP3_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP3_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP3_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP3_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP3_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP3_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP3_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP3_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP3_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP3_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP3_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP3_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP3_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP3_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP4_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP4_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP4_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP4_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP4_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP4_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP4_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP4_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP4_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP4_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP4_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP4_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP4_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP4_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP4_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP4_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP5_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP5_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP5_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP5_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP5_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP5_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP5_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP5_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP5_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP5_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP5_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP5_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP5_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP5_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP5_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP5_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP6_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP6_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP6_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP6_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP6_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP6_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP6_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP6_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP6_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP6_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP6_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP6_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP6_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP6_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP6_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP6_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP7_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP7_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP7_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP7_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP7_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP7_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP7_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP7_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP7_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP7_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP7_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP7_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP7_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP7_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP7_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP7_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP8_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP8_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP8_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP8_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP8_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP8_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP8_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP8_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP8_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP8_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP8_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP8_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP8_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP8_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP8_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP8_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP9_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP9_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP9_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP9_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP9_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP9_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP9_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP9_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP9_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP9_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP9_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP9_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP9_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP9_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP9_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICMAP9_CID_15r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_ICONFIGr,
#endif
#if defined(BCM_5650_C0)
    SOC_REG_INT_ICONFIG_BCM5650_C0r,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_REG_INT_ICONFIG_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_ICONFIG_BCM5673_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_ICONFIG_BCM5695_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ICONTROL_OPCODEr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_ICONTROL_OPCODE_BITMAPr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ICONTROL_OPCODE_BITMAP_64r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_ICONTROL_OPCODE_BITMAP_BCM53314_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_ICONTROL_OPCODE_BITMAP_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_ICONTROL_OPCODE_BITMAP_BCM56224_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_ICONTROL_OPCODE_BITMAP_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_ICONTROL_OPCODE_BITMAP_BCM56504_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ICONTROL_OPCODE_BITMAP_BCM56624_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_ICONTROL_OPCODE_BITMAP_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_ICONTROL_OPCODE_BITMAP_BCM56820_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ICONTROL_OPCODE_BITMAP_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_ICONTROL_OPCODE_BITMAP_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ICONTROL_OPCODE_BITMAP_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ICONTROL_OPCODE_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ICONTROL_OPCODE_BITMAP_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ICONTROL_OPCODE_BITMAP_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ICOS_MAP_SELr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_ICOS_MAP_SEL_BCM56142_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ICOS_MAP_SEL_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_ICOS_MAP_SEL_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ICOS_MAP_SEL_BCM88732_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_ICOS_SELr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_ICOS_SEL_2r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_ICOS_SEL_2_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_ICOS_SEL_2_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_ICOS_SEL_2_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_ICOS_SEL_2_BCM56224_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_ICOS_SEL_2_BCM56334_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_ICOS_SEL_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_ICOS_SEL_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_ICOS_SEL_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_ICOS_SEL_BCM56224_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_ICOS_SEL_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_ICOS_SEL_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_ICOS_SEL_BCM56601_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_ICOS_SEL_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_ICOS_SEL_BCM5673_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_ICOS_SEL_BCM56800_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_ICPU_CONTROLr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_ICPU_CONTROL_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_ICPU_CONTROL_BCM5673_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_ICTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ICTRL_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_ICTRL_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ICTRL_BCM56634_A0r,
#endif
#if defined(BCM_56218_A0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    SOC_REG_INT_ICTRL_BCM56800_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ICTRL_BCM56840_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_IDLF_TRUNK_BLOCK_MASKr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_IDLF_TRUNK_BLOCK_MASK_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IDLF_TRUNK_BLOCK_MASK_BCM5673_A0r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_IE2E_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_IE2E_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_IE2E_CONTROL_BCM56504_B0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IE2E_CONTROL_BCM56800_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IE2E_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IE2E_CONTROL_BCM88732_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IE2E_MAX_RATEr,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_IEGRBLKr,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_IEGR_DBGr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_IEGR_DBG_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IEGR_DBG_BCM5673_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IEGR_DBG_BCM5695_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_IEGR_ENABLEr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_IEGR_ENABLE_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IEGR_ENABLE_BCM5673_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_IEGR_PORTr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IEGR_PORT_64r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_IEGR_PORT_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IEGR_PORT_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_IEGR_PORT_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_IEGR_PORT_BCM56224_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IEGR_PORT_BCM56334_A0r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_IEGR_PORT_BCM56504_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_IEGR_PORT_BCM56504_B0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_IEGR_PORT_BCM56514_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IEGR_PORT_BCM56624_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IEGR_PORT_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IEGR_PORT_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IEGR_PORT_BCM88732_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_IEGR_PORT_L3UC_MODSr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_IEGR_PORT_L3UC_MODS_BCM53314_A0r,
#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_IEGR_PORT_L3UC_MODS_BCM56218_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IEGR_PORT_L3UC_MODS_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_IEGR_PORT_L3UC_MODS_BCM56800_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_IEGR_SNGL_OUTr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_IEGR_SNGL_OUT_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IEGR_SNGL_OUT_BCM5673_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_IEGR_SNGL_PKTr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_IEGR_SNGL_PKT_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IEGR_SNGL_PKT_BCM5673_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_IEMIRROR_CONTROLr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IEMIRROR_CONTROL1r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IEMIRROR_CONTROL1_64r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IEMIRROR_CONTROL1_64_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IEMIRROR_CONTROL1_64_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IEMIRROR_CONTROL1_64_BCM56634_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IEMIRROR_CONTROL2_64r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IEMIRROR_CONTROL3_64r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IEMIRROR_CONTROL_64r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IEMIRROR_CONTROL_64_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IEMIRROR_CONTROL_64_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IEMIRROR_CONTROL_64_BCM56634_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_IEMIRROR_CONTROL_BCM53314_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_IEMIRROR_CONTROL_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_IEMIRROR_CONTROL_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_IEMIRROR_CONTROL_BCM56504_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IEMIRROR_CONTROL_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IEMIRROR_CONTROL_BCM56820_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_IEMIRROR_CONTROL_HIr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_IEMIRROR_CONTROL_HI_BCM53314_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_IEMIRROR_CONTROL_HI_BCM56224_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IESMIF_CONTROLr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IESMIF_CONTROL2r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
    SOC_REG_INT_IESMIF_CONTROL2_BCM56634_A0r,
#endif
#if defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_B0)
    SOC_REG_INT_IESMIF_CONTROL2_BCM56634_B0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IESMIF_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IESMIF_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IESMIF_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IESMIF_ECB_ECC_STATUS_DBEr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IESMIF_ECB_ECC_STATUS_DBE_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IESMIF_ECB_ECC_STATUS_SBEr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IESMIF_ECB_ECC_STATUS_SBE_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IESMIF_ECB_SBE_SYNDROME12r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IESMIF_ECB_SBE_SYNDROME12_BCM56634_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IESMIF_INTR_CLEARr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IESMIF_INTR_CLEAR_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IESMIF_INTR_CLEAR_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IESMIF_INTR_ENABLEr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IESMIF_INTR_ENABLE_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IESMIF_INTR_ENABLE_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IESMIF_INTR_STATUSr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IESMIF_INTR_STATUS_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IESMIF_INTR_STATUS_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IESMIF_STATUS2r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IESMIF_STATUS3r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IESMIF_STATUS4r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IESMIF_STATUS5r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IESMIF_STATUS6r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IESMIF_STATUS7r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IESMIF_STATUS2_BCM56634_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IFP_BUS_PARITY_DEBUGr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IFP_COUNTER_MUX_DATA_STAGING_PARITY_CONTROLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IFP_COUNTER_MUX_DATA_STAGING_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IFP_COUNTER_PARITY_CONTROLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IFP_COUNTER_PARITY_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IFP_COUNTER_PARITY_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_IFP_COUNTER_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IFP_COUNTER_PARITY_STATUSr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IFP_COUNTER_PARITY_STATUS_BCM56142_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IFP_COUNTER_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_IFP_COUNTER_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IFP_COUNTER_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IFP_COUNTER_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_IFP_COUNTER_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IFP_COUNTER_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IFP_GM_LOGICAL_TO_PHYSICAL_MAPPINGr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IFP_HW_CONTROLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IFP_ING_DVP_2_CONTROLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IFP_ING_DVP_2_PARITY_CONTROLr,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_IFP_ING_DVP_2_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_IFP_ING_DVP_2_PARITY_STATUS_INTR_BCM56840_B0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_IFP_ING_DVP_2_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_IFP_ING_DVP_2_PARITY_STATUS_NACK_BCM56840_B0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IFP_METER_MUX_DATA_STAGING_PARITY_CONTROLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IFP_METER_MUX_DATA_STAGING_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IFP_METER_PARITY_CONTROLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IFP_METER_PARITY_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IFP_METER_PARITY_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_IFP_METER_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IFP_METER_PARITY_STATUSr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IFP_METER_PARITY_STATUS_BCM56142_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IFP_METER_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_IFP_METER_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IFP_METER_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IFP_METER_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_IFP_METER_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IFP_METER_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_IFP_METER_TABLE_TM_SLICE_0_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_IFP_METER_TABLE_TM_SLICE_3_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_IFP_METER_TABLE_TM_SLICE_6_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_IFP_METER_TABLE_TM_SLICE_9_11r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IFP_PARITY_ERRORr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IFP_PARITY_ERROR_MASKr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IFP_POLICY_PARITY_CONTROLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IFP_POLICY_PARITY_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IFP_POLICY_PARITY_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_IFP_POLICY_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_IFP_POLICY_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IFP_POLICY_PARITY_STATUSr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IFP_POLICY_PARITY_STATUS_BCM56142_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IFP_POLICY_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_IFP_POLICY_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IFP_POLICY_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IFP_POLICY_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_IFP_POLICY_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IFP_POLICY_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IFP_POLICY_TABLE_PARITY_CONTROLr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IFP_POLICY_TABLE_PARITY_STATUSr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IFP_PWR_WATCH_DOG_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_IFP_PWR_WATCH_DOG_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IFP_PWR_WATCH_DOG_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_IFP_PWR_WATCH_DOG_STATUS_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IFP_REDIRECTION_PROFILE_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_IFP_REDIRECTION_PROFILE_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IFP_REDIRECTION_PROFILE_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_IFP_REDIRECTION_PROFILE_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IFP_REDIRECTION_PROFILE_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IFP_REDIRECTION_PROFILE_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_IFP_REDIRECTION_PROFILE_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IFP_REDIRECTION_PROFILE_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IFP_STORM_CONTROL_PARITY_CONTROLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IFP_STORM_CONTROL_PARITY_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IFP_STORM_CONTROL_PARITY_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IFP_STORM_CONTROL_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IFP_STORM_CONTROL_PARITY_STATUSr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IFP_STORM_CONTROL_PARITY_STATUS_BCM56142_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IFP_STORM_CONTROL_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_IFP_STORM_CONTROL_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IFP_STORM_CONTROL_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IFP_STORM_CONTROL_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_IFP_STORM_CONTROL_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IFP_STORM_CONTROL_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_IGMP_MLD_PKT_CONTROLr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_IGMP_MLD_PKT_CONTROL_BCM56224_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_IGMP_MLD_PKT_CONTROL_BCM56514_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_IGMP_MLD_PKT_CONTROL_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IGMP_MLD_PKT_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IGMP_MLD_PKT_CONTROL_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_IGMP_MLD_PKT_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56602_A0)
    SOC_REG_INT_IGR_CONFIGr,
#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_IGR_CONFIG_BCM56601_B0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_IGR_DEBUGr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_IGR_IPORTr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_IGR_PORTr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_IGR_VLAN_CONTROLr,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_IHG_LOOKUPr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    SOC_REG_INT_IHG_LOOKUP_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IHG_LOOKUP_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_IHG_LOOKUP_BCM56840_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_IHIGIG_CONTROLr,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_IHOLDr,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_IHOLD0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_IHOLD1r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_IHOLD2r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_IHOLD3r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_IHOLD4r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_IHOLD5r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
    SOC_REG_INT_IHOLD6r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_IHOLD7r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
    SOC_REG_INT_IHOLD8r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5690_A0)
    SOC_REG_INT_IHOLD9r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
    SOC_REG_INT_IHOLD10r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
    SOC_REG_INT_IHOLD11r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
    SOC_REG_INT_IHOLD12r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_IHOLD13r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_IHOLD0_BCM5670_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IHOLD0_BCM5673_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IHOLD0_BCM5695_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IHOLD10_BCM5695_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IHOLD11_BCM5695_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IHOLD13_BCM5695_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_IHOLD1_BCM5670_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IHOLD1_BCM5673_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IHOLD1_BCM5695_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_IHOLD2_BCM5670_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IHOLD2_BCM5673_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IHOLD2_BCM5695_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_IHOLD3_BCM5670_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IHOLD3_BCM5695_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_IHOLD4_BCM5670_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IHOLD4_BCM5695_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_IHOLD5_BCM5670_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IHOLD5_BCM5695_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_IHOLD6_BCM5670_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IHOLD6_BCM5695_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_IHOLD7_BCM5670_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IHOLD7_BCM5695_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IHOLD8_BCM5695_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IHOLD9_BCM5695_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_IHOLSTATUSr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_IHOLSTATUS_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IHOLSTATUS_BCM5673_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IHOL_D0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IHOL_D1r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IHOL_D2r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IHOL_D3r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IHOL_MH0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IHOL_MH1r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IHOL_MH2r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IHOL_RX_DA_LSr,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IHOL_RX_DA_MSr,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IHOL_RX_LENGTH_TYPEr,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IHOL_RX_OPCODEr,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IIBP_D0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IIBP_D1r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IIBP_D2r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IIBP_D3r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IIBP_MH0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IIBP_MH1r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IIBP_MH2r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IIBP_RX_DA_LSr,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IIBP_RX_DA_MSr,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IIBP_RX_LENGTH_TYPEr,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IIBP_RX_OPCODEr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_IIF_ENTRY_SRCH_AVAILr,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_IIMBPr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5695_A0)
    SOC_REG_INT_IIMBP_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IIMBP_BCM5673_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_IIMRPr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5695_A0)
    SOC_REG_INT_IIMRP_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IIMRP_BCM5673_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_IING_DBGr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_IING_DBG_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IING_DBG_BCM5673_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IING_DBG_BCM5695_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IING_EGRMSKBMAPr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IING_EGRMSKBMAP_64r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IING_EGRMSKBMAP_64_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IING_EGRMSKBMAP_64_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IING_EGRMSKBMAP_64_BCM56634_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_IING_EGRMSKBMAP_BCM53314_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_IING_EGRMSKBMAP_BCM56224_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_IING_EGRMSKBMAP_BCM56514_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IING_EGRMSKBMAP_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IING_EGRMSKBMAP_BCM88732_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_IIPMCr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_IIPMC_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_IIPMC_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IIPMC_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IIPMC_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IIPMC_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IIPMC_BCM56840_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_IIPMC_TRUNK_BLOCK_MASKr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_IIPMC_TRUNK_BLOCK_MASK_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IIPMC_TRUNK_BLOCK_MASK_BCM5673_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_IIPPKTSr,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_IIRSEL_TM_REG_1r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IKNOWN_MCAST_BLOCK_MASKr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IKNOWN_MCAST_BLOCK_MASK_64r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IKNOWN_MCAST_BLOCK_MASK_64_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IKNOWN_MCAST_BLOCK_MASK_64_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IKNOWN_MCAST_BLOCK_MASK_64_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IL2LU_PWR_WATCH_DOG_CONTROLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IL2LU_PWR_WATCH_DOG_STATUSr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_IL2LU_TM_REG_1r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_IL2LU_WW_REG_1r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_IL2MC_TM_REG_1r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_IL2MC_TM_REG_1_BCM53314_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_IL3LU_TM_REG_1r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IL3MC_ERBFIFO_STATUSr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IL3MC_ERB_CTLr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IL3MC_ERB_INTR_CLEARr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IL3MC_ERB_INTR_ENABLEr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IL3MC_ERB_INTR_STATUSr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IL3MC_EXTFP_POLICY_DED_INFOr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IL3MC_EXTFP_POLICY_SEC_INFOr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IL3MC_FP0RSPFIFO_RS_CTLr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_REG_INT_IL3MC_FP0RSPFIFO_RS_STATUSr,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IL3MC_FP0RSPFIFO_RS_STATUS_BCM56680_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IL3MC_FP1RSPFIFO_RS_CTLr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_REG_INT_IL3MC_FP1RSPFIFO_RS_STATUSr,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IL3MC_FP1RSPFIFO_RS_STATUS_BCM56680_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IL3MC_FPCREQFIFO_WS_STATUSr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IL3MC_IPCF_PTR_MISMATCH_INFOr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IL3MC_L2L3RSPFIFO_RS_CTLr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_REG_INT_IL3MC_L2L3RSPFIFO_RS_STATUSr,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IL3MC_L2L3RSPFIFO_RS_STATUS_BCM56680_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_IL3MC_TM_REG_1r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_ILINKr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_ILINK_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_ILINK_BCM5673_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_ILLEGAL_TYPE_CNTr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_B0)
    SOC_REG_INT_ILLEGAL_TYPE_CNT_CG0r,
#endif
#if defined(BCM_5665_B0)
    SOC_REG_INT_ILLEGAL_TYPE_CNT_CG1r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_ILNKBLKr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_ILOCAL_SW_DISABLE_DEFAULT_PBMr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ILOCAL_SW_DISABLE_DEFAULT_PBM_64r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_ILOCAL_SW_DISABLE_DEFAULT_PBM_64_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_ILOCAL_SW_DISABLE_DEFAULT_PBM_64_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ILOCAL_SW_DISABLE_DEFAULT_PBM_64_BCM56634_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_ILOCAL_SW_DISABLE_DEFAULT_PBM_BCM53314_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_ILOCAL_SW_DISABLE_DEFAULT_PBM_BCM56224_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_ILOCAL_SW_DISABLE_DEFAULT_PBM_BCM56514_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_ILOCAL_SW_DISABLE_DEFAULT_PBM_BCM56820_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_ILOCAL_SW_DISABLE_DEFAULT_PBM_MIRRr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ILOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_ILOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_ILOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ILOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64_BCM56634_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_ILPM_TM_REG_1r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_ILPM_TM_REG_2r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_ILTOMCr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ILTOMC_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_ILTOMC_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ILTOMC_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_ILTOMC_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_ILTOMC_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ILTOMC_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_DEBUG_CAT4K_OOBFCr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_DEBUG_CONFIGr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_DEBUG_CREDITr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_ECC_DEBUG0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_ECC_ERROR_ADDR_0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_ECC_ERROR_ADDR_1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_ECC_ERROR_L2_INTERRUPT_MASKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_ECC_ERROR_L2_INTRr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_ERRINJ_CMDSTS_DONEr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_ERRINJ_CMDSTS_GOr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_ERRINJ_CONFIG_CONTINUOUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_ERRINJ_CONFIG_COUNTr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_ERRINJ_CONFIG_LANE_0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_FLOWCONTROL_CONFIGr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_FLOWCONTROL_L2_INTERRUPT_MASKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_FLOWCONTROL_L2_INTRr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_FLOWCONTROL_OOB_RX_STSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_FLOWCONTROL_RXFC_OVERRIDE_VAL0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_FLOWCONTROL_RXFC_OVERRIDE_VAL1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_FLOWCONTROL_RXFC_STS0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_FLOWCONTROL_RXFC_STS1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_FLOWCONTROL_TXFC_OVERRIDE_VAL0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_FLOWCONTROL_TXFC_OVERRIDE_VAL1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_FLOWCONTROL_TXFC_STS0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_FLOWCONTROL_TXFC_STS1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_GLOBAL_CONFIGr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_GLOBAL_CONTROLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_GLOBAL_ERROR_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_IEEE_CRC32_CONFIGr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_LOOPBACK_CONFIGr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_MEMORY_INITr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_MEMORY_INIT_DONEr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_MEM_DEBUG0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_MEM_DEBUG1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_MEM_DEBUG2r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_MU_LLFC_CONTROLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_MU_LLFC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_CHANNEL_SEL_0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_CHANNEL_SEL_1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_CONFIGr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_CONTROLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_2r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_3r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_4r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_5r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_6r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_7r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_8r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_9r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_10r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_11r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_12r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_13r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_14r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_15r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_16r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_17r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_18r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_19r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_20r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_21r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_22r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_23r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_24r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_25r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_26r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_27r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_28r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_29r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_30r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_31r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_32r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_33r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_34r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_35r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_36r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_37r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_38r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_39r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_40r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_41r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_42r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_43r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_44r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_45r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_46r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_47r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_48r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_49r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_50r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_51r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_52r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_53r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_54r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_55r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_56r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_57r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_58r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_59r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_60r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_61r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_62r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTHDR_63r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTSB_0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTSB_1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTSB_2r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTSB_3r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTSB_4r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTSB_5r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTSB_6r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_PKTSB_7r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTCAP_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_CONFIG0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_CONFIG1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_CONFIG2r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_CONFIG3r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_CONFIG4r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_CONFIG5r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_CONTROLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_2r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_3r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_4r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_5r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_6r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_7r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_8r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_9r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_10r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_11r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_12r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_13r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_14r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_15r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_16r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_17r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_18r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_19r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_20r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_21r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_22r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_23r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_24r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_25r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_26r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_27r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_28r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_29r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_30r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_31r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_32r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_33r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_34r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_35r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_36r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_37r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_38r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_39r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_40r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_41r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_42r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_43r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_44r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_45r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_46r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_47r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_48r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_49r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_50r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_51r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_52r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_53r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_54r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_55r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_56r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_57r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_58r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_59r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_60r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_61r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_62r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_PKTHDR_63r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_PKTINJ_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_RX_CDR_LOCK_CONTROLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_RX_CHAN_ENABLE0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_RX_CHAN_ENABLE1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_RX_CONFIGr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_RX_CORE_CONFIG0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_RX_CORE_CONFIG1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_RX_CORE_CONTROL0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_RX_CORE_STATUS0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_RX_CORE_STATUS1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_RX_CORE_STATUS2r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_RX_CORE_STAT_MU_0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_RX_ERRDET0_L2_INTERRUPT_MASKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_RX_ERRDET0_L2_INTRr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_RX_ERRDET1_L2_INTERRUPT_MASKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_RX_ERRDET1_L2_INTRr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_RX_ERRDET2_L2_INTERRUPT_MASKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_RX_ERRDET2_L2_INTRr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_RX_ERRDET3_L2_INTERRUPT_MASKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_RX_ERRDET3_L2_INTRr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_RX_ERRDET4_L2_INTERRUPT_MASKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_RX_ERRDET4_L2_INTRr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_RX_ERRDET5_L2_INTERRUPT_MASKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_RX_ERRDET5_L2_INTRr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_RX_LANE_SWAP_CONTROL_0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_RX_LANE_SWAP_CONTROL_1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_RX_LANE_SWAP_CONTROL_2r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_RX_LANE_SWAP_CONTROL_3r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_RX_LANE_SWAP_CONTROL_4r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_RX_LANE_SWAP_CONTROL_5r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_RX_LANE_SWAP_CONTROL_6r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_RX_LANE_SWAP_CONTROL_7r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_RX_LANE_SWAP_CONTROL_8r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_RX_LANE_SWAP_CONTROL_9r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_RX_LANE_SWAP_CONTROL_10r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_RX_LANE_SWAP_CONTROL_11r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_RX_LANE_SWAP_CONTROL_12r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_RX_LANE_SWAP_CONTROL_13r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_RX_LANE_SWAP_CONTROL_14r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_RX_LANE_SWAP_CONTROL_15r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_STATS_RXSAT0_INTERRUPT_MASKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_STATS_RXSAT0_INTRr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_STATS_RXSAT1_INTERRUPT_MASKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_STATS_RXSAT1_INTRr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_STATS_TXSAT0_INTERRUPT_MASKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_STATS_TXSAT0_INTRr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_STATS_TXSAT1_INTERRUPT_MASKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_STATS_TXSAT1_INTRr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_TX_CHAN_ENABLE0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_TX_CHAN_ENABLE1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_TX_CONFIGr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_TX_CORE_CONFIG0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_TX_CORE_CONFIG1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_TX_CORE_CONFIG2r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_TX_CORE_CONTROL0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_TX_CORE_CONTROL_MU_0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_TX_ERRDET0_L2_INTERRUPT_MASKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_TX_ERRDET0_L2_INTRr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_TX_LANE_SWAP_CONTROL_0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_TX_LANE_SWAP_CONTROL_1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_TX_LANE_SWAP_CONTROL_2r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_TX_LANE_SWAP_CONTROL_3r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_TX_LANE_SWAP_CONTROL_4r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_TX_LANE_SWAP_CONTROL_5r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_TX_LANE_SWAP_CONTROL_6r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_TX_LANE_SWAP_CONTROL_7r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_TX_LANE_SWAP_CONTROL_8r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_TX_LANE_SWAP_CONTROL_9r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_TX_LANE_SWAP_CONTROL_10r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_TX_LANE_SWAP_CONTROL_11r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_TX_LANE_SWAP_CONTROL_12r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_TX_LANE_SWAP_CONTROL_13r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_TX_LANE_SWAP_CONTROL_14r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_TX_LANE_SWAP_CONTROL_15r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IL_TX_REF_CLOCK_SELECTr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_IMBPr,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_IMC_TRUNK_BLOCK_MASKr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_IMC_TRUNK_BLOCK_MASK_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IMC_TRUNK_BLOCK_MASK_BCM5673_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_IMIRRORr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_IMIRROR_BITMAPr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IMIRROR_BITMAP_64r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IMIRROR_BITMAP_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IMIRROR_BITMAP_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IMIRROR_BITMAP_BCM56624_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IMIRROR_BITMAP_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IMIRROR_BITMAP_BCM56820_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IMIRROR_BITMAP_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_IMIRROR_BITMAP_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IMIRROR_BITMAP_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IMIRROR_BITMAP_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_IMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IMIRROR_BITMAP_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_IMIRROR_BITMAP_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IMIRROR_BITMAP_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_IMIRROR_CONTROLr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_IMIRROR_CONTROL_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IMIRROR_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_IMIRROR_CONTROL_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_IMIRROR_CONTROL_BCM56224_A0r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_IMIRROR_CONTROL_BCM56504_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_IMIRROR_CONTROL_BCM56504_B0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_IMIRROR_CONTROL_BCM56601_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IMIRROR_CONTROL_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IMIRROR_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_IMIRROR_CONTROL_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IMIRROR_CONTROL_BCM5673_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IMIRROR_CONTROL_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IMIRROR_CONTROL_BCM56820_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_IMIRROR_DEST_BITMAPr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IMMU_FUSE_DEBUG0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IMMU_FUSE_DEBUG1r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IMMU_FUSE_DEBUG2r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IMMU_FUSE_DEBUG0_BCM56624_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IMMU_FUSE_DEBUG1_BCM56624_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_IMODPORT_15_8r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_IMODPORT_15_8_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IMODPORT_15_8_BCM5673_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_IMODPORT_23_16r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_IMODPORT_23_16_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IMODPORT_23_16_BCM5673_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_IMODPORT_31_24r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_IMODPORT_31_24_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IMODPORT_31_24_BCM5673_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IMODPORT_39_32r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IMODPORT_47_40r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IMODPORT_55_48r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IMODPORT_63_56r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_IMODPORT_7_0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_IMODPORT_7_0_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IMODPORT_7_0_BCM5673_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_IMRPr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_IMRP4r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_IMRP6r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IMRP4_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    SOC_REG_INT_IMRP4_BCM56504_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_IMRP4_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IMRP4_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_IMRP4_BCM56840_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IMRP6_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    SOC_REG_INT_IMRP6_BCM56504_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_IMRP6_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IMRP6_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_IMRP6_BCM56840_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_IM_MTP_INDEXr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_INGBUFFERTHRESr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_INGCELLLIMITDISCARDCG0r,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_REG_INT_INGCELLLIMITDISCARDCG1r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_INGCELLLIMITIBPCG0r,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_REG_INT_INGCELLLIMITIBPCG1r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_INGLIMITr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_INGLIMITDISCARDr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_INGLIMITRESETr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_INGPKTLIMITSCOSr,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_INGRESS_DEBUGr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_INGRESS_DEBUG_BCM5673_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_INGRESS_DEBUG_BCM5695_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_INGR_METER_CTRLr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_INGR_METER_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_1588_PARSING_CONTROLr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_ING_BYPASS_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_BYPASS_CTRL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ING_BYPASS_CTRL_BCM56840_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_ING_CNTLr,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_ING_CONFIGr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_ING_CONFIG_2r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ING_CONFIG_64r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_ING_CONFIG_64_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_ING_CONFIG_64_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_CONFIG_64_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_ING_CONFIG_64_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0)
    SOC_REG_INT_ING_CONFIG_64_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_ING_CONFIG_64_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ING_CONFIG_64_BCM88732_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_ING_CONFIG_BCM53314_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_ING_CONFIG_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_ING_CONFIG_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0)
    SOC_REG_INT_ING_CONFIG_BCM56304_B0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_ING_CONFIG_BCM56504_B0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_ING_CONFIG_BCM56514_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_ING_CONFIG_BCM56800_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_ING_COS_MAPr,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_ING_COS_MAP_BCM5675_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ING_COS_MODEr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_ING_COS_MODE_BCM56142_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_COS_MODE_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_COS_MODE_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ING_COS_MODE_BCM56840_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_ING_CPUTOBMAPr,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_ING_CPUTOBMAP_BCM5675_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_ING_CTRLr,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_ING_CTRL2r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_DVP_PARITY_CONTROLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_DVP_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_DVP_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ING_DVP_TABLE_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_DVP_TABLE_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_ING_DVP_TABLE_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_DVP_TABLE_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ING_DVP_TABLE_PARITY_STATUS_INTR_BCM56840_B0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_ING_DVP_TABLE_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_DVP_TABLE_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_ING_DVP_TABLE_PARITY_STATUS_NACK_BCM56840_B0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_ING_EAV_CLASSr,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_ING_EGRMSKBMAPr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ING_EGRMSKBMAP_64r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_ING_EGRMSKBMAP_64_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_ING_EGRMSKBMAP_64_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_EGRMSKBMAP_64_BCM56634_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_ING_EGRMSKBMAP_BCM53314_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_ING_EGRMSKBMAP_BCM56224_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_ING_EGRMSKBMAP_BCM56514_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_ING_EGRMSKBMAP_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_ING_EGRMSKBMAP_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_ING_EGRMSKBMAP_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ING_EGRMSKBMAP_BCM88732_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_EGRMSKBMAP_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_EGRMSKBMAP_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ING_EGRMSKBMAP_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_EGRMSKBMAP_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_EGRMSKBMAP_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ING_EGRMSKBMAP_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_EGRMSKBMAP_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_EGRMSKBMAP_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ING_EGRMSKBMAP_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_ING_EN_EFILTER_BITMAPr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ING_EN_EFILTER_BITMAP_64r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_ING_EN_EFILTER_BITMAP_64_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_EN_EFILTER_BITMAP_64_BCM56634_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_ING_EN_EFILTER_BITMAP_BCM53314_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_ING_EN_EFILTER_BITMAP_BCM56224_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_ING_EN_EFILTER_BITMAP_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ING_EN_EFILTER_BITMAP_BCM88732_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_ING_EPC_LNKBMAPr,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_ING_EPC_LNKBMAP_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_ING_EVENT_DEBUGr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ING_EVENT_DEBUG_2r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_ING_EVENT_DEBUG_2_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_ING_EVENT_DEBUG_2_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_EVENT_DEBUG_2_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_EVENT_DEBUG_2_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_ING_EVENT_DEBUG_2_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ING_EVENT_DEBUG_2_BCM56840_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_ING_EVENT_DEBUG_2_Xr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ING_EVENT_DEBUG_2_X_BCM56840_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_ING_EVENT_DEBUG_2_Yr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ING_EVENT_DEBUG_2_Y_BCM56840_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_ING_EVENT_DEBUG_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_ING_EVENT_DEBUG_BCM56218_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_ING_EVENT_DEBUG_BCM56224_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ING_EVENT_DEBUG_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_EVENT_DEBUG_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_ING_EVENT_DEBUG_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_ING_EVENT_DEBUG_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ING_EVENT_DEBUG_BCM88732_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ING_EVENT_DEBUG_MASKr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_ING_EVENT_DEBUG_Xr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_ING_EVENT_DEBUG_X_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ING_EVENT_DEBUG_X_BCM56840_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_ING_EVENT_DEBUG_Yr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_ING_EVENT_DEBUG_Y_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ING_EVENT_DEBUG_Y_BCM56840_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ING_FCOE_ETHERTYPEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_INTR_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_COUNTER_TABLE_PARITY_STATUS_NACK_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_INTR_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_OFFSET_TABLE_PARITY_STATUS_NACK_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ING_HBFC_CNM_ETHERTYPEr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ING_HBFC_CNTAG_ETHERTYPEr,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_ING_HGTRUNKr,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_ING_HGTRUNK_BCM5675_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PARITY_CONTROLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_ING_HW_RESET_CONTROL_1r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_ING_HW_RESET_CONTROL_2r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    SOC_REG_INT_ING_HW_RESET_CONTROL_1_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_ING_HW_RESET_CONTROL_1_BCM56800_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_ING_HW_RESET_CONTROL_1_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ING_HW_RESET_CONTROL_1_BCM88732_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_ING_HW_RESET_CONTROL_2_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_ING_HW_RESET_CONTROL_2_BCM56142_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_HW_RESET_CONTROL_2_BCM56440_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_HW_RESET_CONTROL_2_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_ING_HW_RESET_CONTROL_2_BCM56800_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ING_HW_RESET_CONTROL_2_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ING_HW_RESET_CONTROL_2_BCM88732_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_ING_HW_RESET_CONTROL_2_Xr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_ING_HW_RESET_CONTROL_2_Yr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ING_IPFIX_CONFIGr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_IPFIX_CONFIG_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ING_IPFIX_CURRENT_TIMEr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_IPFIX_CURRENT_TIME_BCM56634_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_IPFIX_EOP_BUF_PARITY_CONTROLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_IPFIX_EOP_BUF_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_IPFIX_EOP_BUF_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ING_IPFIX_EXPORT_FIFO_COUNTERr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_IPFIX_EXPORT_FIFO_COUNTER_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ING_IPFIX_EXPORT_FIFO_PARITY_CONTROLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_IPFIX_EXPORT_FIFO_PARITY_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ING_IPFIX_EXPORT_FIFO_PARITY_STATUSr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_IPFIX_EXPORT_FIFO_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ING_IPFIX_EXPORT_FIFO_READ_PTRr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_IPFIX_EXPORT_FIFO_READ_PTR_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ING_IPFIX_EXPORT_FIFO_WRITE_PTRr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_IPFIX_EXPORT_FIFO_WRITE_PTR_BCM56634_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_IPFIX_FLOW_PARITY_CONTROLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_IPFIX_FLOW_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_IPFIX_FLOW_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_IPFIX_FLOW_RATE_CONTROLr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ING_IPFIX_HASH_CONTROLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_IPFIX_HASH_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ING_IPFIX_MAXIMUM_IDLE_AGE_SETr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
    SOC_REG_INT_ING_IPFIX_MAXIMUM_IDLE_AGE_SET_BCM56634_A0r,
#endif
#if defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_B0)
    SOC_REG_INT_ING_IPFIX_MAXIMUM_IDLE_AGE_SET_BCM56634_B0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
    SOC_REG_INT_ING_IPFIX_MAXIMUM_LIVE_TIME_SETr,
#endif
#if defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_B0)
    SOC_REG_INT_ING_IPFIX_MAXIMUM_LIVE_TIME_SET_BCM56634_B0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ING_IPFIX_MINIMUM_LIVE_TIME_SETr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
    SOC_REG_INT_ING_IPFIX_MINIMUM_LIVE_TIME_SET_BCM56634_A0r,
#endif
#if defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_B0)
    SOC_REG_INT_ING_IPFIX_MINIMUM_LIVE_TIME_SET_BCM56634_B0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_IPFIX_MIRROR_CONTROL_64r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ING_IPFIX_MISSED_BUCKET_FULL_COUNTr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_IPFIX_MISSED_BUCKET_FULL_COUNT_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ING_IPFIX_MISSED_EXPORT_FULL_COUNTr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_IPFIX_MISSED_EXPORT_FULL_COUNT_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ING_IPFIX_MISSED_PORT_LIMIT_COUNTr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_IPFIX_MISSED_PORT_LIMIT_COUNT_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ING_IPFIX_PORT_CONFIGr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_IPFIX_PORT_CONFIG_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ING_IPFIX_PORT_LIMIT_STATUSr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_IPFIX_PORT_LIMIT_STATUS_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ING_IPFIX_PORT_RECORD_COUNTr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_IPFIX_PORT_RECORD_COUNT_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ING_IPFIX_PORT_RECORD_LIMIT_SETr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_IPFIX_PORT_RECORD_LIMIT_SET_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ING_IPFIX_PORT_SAMPLING_COUNTERr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_IPFIX_PORT_SAMPLING_COUNTER_BCM56634_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_IPFIX_RAM_CONTROLr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ING_IPFIX_SAMPLING_LIMIT_SETr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_IPFIX_SAMPLING_LIMIT_SET_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ING_IPFIX_SESSION_PARITY_CONTROLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_IPFIX_SESSION_PARITY_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ING_IPFIX_SESSION_PARITY_STATUSr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_IPFIX_SESSION_PARITY_STATUS_INTR_0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_IPFIX_SESSION_PARITY_STATUS_INTR_1r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_IPFIX_SESSION_PARITY_STATUS_NACK_0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_IPFIX_SESSION_PARITY_STATUS_NACK_1r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_ING_IPMC_PTR_CTRLr,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_ING_IPMC_PTR_CTRL_BCM56514_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_ING_IPMC_PTR_CTRL_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_IPMC_PTR_CTRL_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_ING_IPMC_PTR_CTRL_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_ING_IPMC_PTR_CTRL_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_ING_L2_TUNNEL_PARSE_CONTROLr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_ING_L3_NEXT_HOP_DBGCTRLr,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_ING_L3_NEXT_HOP_DEBUGr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ING_L3_NEXT_HOP_PARITY_CONTROLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_ING_L3_NEXT_HOP_PARITY_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_ING_L3_NEXT_HOP_PARITY_CONTROL_BCM56224_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_ING_L3_NEXT_HOP_PARITY_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_L3_NEXT_HOP_PARITY_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_ING_L3_NEXT_HOP_PARITY_CONTROL_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_ING_L3_NEXT_HOP_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ING_L3_NEXT_HOP_PARITY_STATUSr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_ING_L3_NEXT_HOP_PARITY_STATUS_BCM56142_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_ING_L3_NEXT_HOP_PARITY_STATUS_BCM56224_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_ING_L3_NEXT_HOP_PARITY_STATUS_BCM56334_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_ING_L3_NEXT_HOP_PARITY_STATUS_BCM56820_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_L3_NEXT_HOP_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0)
    SOC_REG_INT_ING_L3_NEXT_HOP_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_ING_L3_NEXT_HOP_PARITY_STATUS_INTR_BCM56840_B0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_L3_NEXT_HOP_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0)
    SOC_REG_INT_ING_L3_NEXT_HOP_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_ING_L3_NEXT_HOP_PARITY_STATUS_NACK_BCM56840_B0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_ING_MIRROR_COS_CONTROLr,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_ING_MIRTOBMAPr,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_ING_MIRTOBMAP_BCM5675_A0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_ING_MISC_CONFIGr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_ING_MISC_CONFIG2r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_ING_MISC_CONFIG2_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_ING_MISC_CONFIG2_BCM56142_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_ING_MISC_CONFIG2_BCM56224_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_ING_MISC_CONFIG2_BCM56514_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ING_MISC_CONFIG2_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_MISC_CONFIG2_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_ING_MISC_CONFIG2_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0)
    SOC_REG_INT_ING_MISC_CONFIG2_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_ING_MISC_CONFIG2_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ING_MISC_CONFIG2_BCM88732_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_ING_MISC_CONFIG_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_ING_MISC_CONFIG_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_ING_MISC_CONFIG_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_ING_MISC_CONFIG_BCM56224_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_ING_MISC_CONFIG_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_MISC_CONFIG_BCM56440_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_ING_MISC_CONFIG_BCM56514_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56680_A0)
    SOC_REG_INT_ING_MISC_CONFIG_BCM56624_A0r,
#endif
#if defined(BCM_56624_B0) || defined(BCM_56680_B0)
    SOC_REG_INT_ING_MISC_CONFIG_BCM56624_B0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_MISC_CONFIG_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_ING_MISC_CONFIG_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_ING_MISC_CONFIG_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ING_MISC_CONFIG_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ING_MISC_PORT_CONFIGr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_ING_MISC_PORT_CONFIG_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_MISC_PORT_CONFIG_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_MISC_PORT_CONFIG_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_ING_MISC_PORT_CONFIG_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ING_MISC_PORT_CONFIG_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ING_MISC_PORT_CONFIG_BCM88732_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56800_A0)
    SOC_REG_INT_ING_MODMAP_CTRLr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_ING_MODMAP_CTRL_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_ING_MODMAP_CTRL_BCM56840_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ING_MPLS_INNER_TPIDr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_MPLS_INNER_TPID_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_ING_MPLS_INNER_TPID_BCM56840_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ING_MPLS_TPIDr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ING_MPLS_TPID_0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ING_MPLS_TPID_1r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ING_MPLS_TPID_2r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ING_MPLS_TPID_3r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_MPLS_TPID_0_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_ING_MPLS_TPID_0_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_MPLS_TPID_1_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_ING_MPLS_TPID_1_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_MPLS_TPID_2_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_ING_MPLS_TPID_2_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_MPLS_TPID_3_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_ING_MPLS_TPID_3_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_MPLS_TPID_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_ING_MPLS_TPID_BCM56840_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ING_NIV_CONFIGr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ING_NIV_RX_FRAMES_ERROR_DROPr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ING_NIV_RX_FRAMES_FORWARDING_DROPr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ING_NIV_RX_FRAMES_VLAN_TAGGEDr,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_ING_OUTER_TPIDr,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_ING_OUTER_TPID_0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_ING_OUTER_TPID_1r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_ING_OUTER_TPID_2r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_ING_OUTER_TPID_3r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_ING_OUTER_TPID_0_BCM56224_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_ING_OUTER_TPID_0_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_OUTER_TPID_0_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_ING_OUTER_TPID_0_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_ING_OUTER_TPID_0_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ING_OUTER_TPID_0_BCM88732_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_ING_OUTER_TPID_1_BCM53314_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_ING_OUTER_TPID_1_BCM56224_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_ING_OUTER_TPID_1_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_OUTER_TPID_1_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_ING_OUTER_TPID_1_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_ING_OUTER_TPID_1_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ING_OUTER_TPID_1_BCM88732_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_ING_OUTER_TPID_2_BCM53314_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_ING_OUTER_TPID_2_BCM56224_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_ING_OUTER_TPID_2_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_OUTER_TPID_2_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_ING_OUTER_TPID_2_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_ING_OUTER_TPID_2_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ING_OUTER_TPID_2_BCM88732_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_ING_OUTER_TPID_3_BCM53314_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_ING_OUTER_TPID_3_BCM56224_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_ING_OUTER_TPID_3_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_OUTER_TPID_3_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_ING_OUTER_TPID_3_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_ING_OUTER_TPID_3_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ING_OUTER_TPID_3_BCM88732_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_ING_OUTER_TPID_BCM56224_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_ING_OUTER_TPID_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_OUTER_TPID_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_ING_OUTER_TPID_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_ING_OUTER_TPID_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ING_OUTER_TPID_BCM88732_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_PORT_THROTTLE_CFGr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_ING_PORT_THROTTLE_CFG_BCM56142_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_PORT_THROTTLE_ENABLE_64r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_ING_PORT_THROTTLE_ENABLE_64_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_ING_PORT_THROTTLE_ENABLE_64_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_PRI_CNG_MAP_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_ING_PRI_CNG_MAP_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_PRI_CNG_MAP_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_ING_PRI_CNG_MAP_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_PRI_CNG_MAP_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_ING_PRI_CNG_MAP_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_ING_PRTTODEVIDr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_PW_TERM_SEQ_NUM_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_PW_TERM_SEQ_NUM_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ING_PW_TERM_SEQ_NUM_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_PW_TERM_SEQ_NUM_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_PW_TERM_SEQ_NUM_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_ING_PW_TERM_SEQ_NUM_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_ING_PW_TERM_SEQ_NUM_PARITY_STATUS_INTR_BCM56840_B0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_PW_TERM_SEQ_NUM_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_PW_TERM_SEQ_NUM_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_ING_PW_TERM_SEQ_NUM_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_ING_PW_TERM_SEQ_NUM_PARITY_STATUS_NACK_BCM56840_B0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ING_QCN_CNM_ETHERTYPEr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ING_QCN_CNTAG_ETHERTYPEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_QUEUE_MAP_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_QUEUE_MAP_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_QUEUE_MAP_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_ING_Q_BEGINr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_ING_Q_BEGIN_BCM53314_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_ING_Q_BEGIN_BCM56224_A0r,
#endif
#if defined(BCM_56334_B0)
    SOC_REG_INT_ING_Q_BEGIN_BCM56334_B0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_ING_Q_BEGIN_BCM56504_B0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
    SOC_REG_INT_ING_Q_BEGIN_BCM56624_A0r,
#endif
#if defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_B0)
    SOC_REG_INT_ING_Q_BEGIN_BCM56634_B0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_ING_Q_BEGIN_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_ING_Q_BEGIN_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0)
    SOC_REG_INT_ING_Q_BEGIN_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_ING_Q_BEGIN_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ING_Q_BEGIN_BCM88732_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_SERVICE_COUNTER_TABLE_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_ING_SERVICE_COUNTER_TABLE_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_SERVICE_COUNTER_TABLE_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_ING_SERVICE_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_ING_SERVICE_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56840_B0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_SERVICE_COUNTER_TABLE_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_ING_SERVICE_COUNTER_TABLE_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_ING_SERVICE_COUNTER_TABLE_PARITY_STATUS_NACK_BCM56840_B0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_ING_SRCMODFILTERr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_SVM_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_SVM_MACROFLOW_INDEX_TABLE_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_SVM_MACROFLOW_INDEX_TABLE_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_SVM_MACROFLOW_INDEX_TABLE_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_SVM_METER_TABLE_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_SVM_METER_TABLE_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_SVM_METER_TABLE_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_SVM_OFFSET_TABLE_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_SVM_OFFSET_TABLE_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_SVM_OFFSET_TABLE_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_SVM_PKT_ATTR_SELECTOR_KEY_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_SVM_PKT_ATTR_SELECTOR_KEY_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_SVM_PKT_ATTR_SELECTOR_KEY_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_SVM_PKT_ATTR_SELECTOR_KEY_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_SVM_POLICY_TABLE_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_SVM_POLICY_TABLE_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ING_SVM_POLICY_TABLE_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_SYS_RSVD_VIDr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_ING_SYS_RSVD_VID_BCM56142_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_ING_SYS_RSVD_VID_BCM56840_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ING_TRILL_ADJACENCYr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ING_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDEDr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ING_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDEDr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ING_TRILL_RX_PKTSr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_ING_UNTAGGED_PHB_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_ING_UNTAGGED_PHB_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_ING_UNTAGGED_PHB_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_VINTF_COUNTER_TABLE_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_ING_VINTF_COUNTER_TABLE_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_VINTF_COUNTER_TABLE_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_ING_VINTF_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_ING_VINTF_COUNTER_TABLE_PARITY_STATUS_INTR_BCM56840_B0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ING_VINTF_COUNTER_TABLE_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_ING_VINTF_COUNTER_TABLE_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_ING_VINTF_COUNTER_TABLE_PARITY_STATUS_NACK_BCM56840_B0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ING_VOQFC_IDr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ING_VOQFC_MACDA_LSr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_ING_VOQFC_MACDA_MSr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_ING_WESP_PROTO_CONTROLr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_INITIAL_ING_L3_NEXT_HOP_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_INITIAL_ING_L3_NEXT_HOP_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_INITIAL_ING_L3_NEXT_HOP_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_INITIAL_ING_L3_NEXT_HOP_PARITY_STATUSr,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_INITIAL_ING_L3_NEXT_HOP_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_INITIAL_ING_L3_NEXT_HOP_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_INITIAL_ING_L3_NEXT_HOP_PARITY_STATUS_INTR_BCM56840_B0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_INITIAL_ING_L3_NEXT_HOP_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_INITIAL_ING_L3_NEXT_HOP_PARITY_STATUS_NACK_BCM56840_B0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_INITIAL_L3_ECMP_GROUP_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_INITIAL_L3_ECMP_GROUP_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_INITIAL_L3_ECMP_GROUP_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_INITIAL_L3_ECMP_GROUP_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_INITIAL_L3_ECMP_GROUP_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_INITIAL_L3_ECMP_GROUP_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_INITIAL_L3_ECMP_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_INITIAL_L3_ECMP_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_INITIAL_L3_ECMP_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_INITIAL_L3_ECMP_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_INITIAL_L3_ECMP_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_INITIAL_L3_ECMP_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_INITIAL_NHOP_PARITY_CONTROLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_INITIAL_NHOP_PARITY_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_INITIAL_NHOP_PARITY_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_INITIAL_NHOP_PARITY_STATUSr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_INITIAL_NHOP_PARITY_STATUS_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_INITIAL_NHOP_PARITY_STATUS_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_INITIAL_NHOP_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_INITIAL_NHOP_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_INITIAL_PROT_NHI_TABLE_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_INITIAL_PROT_NHI_TABLE_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0)
    SOC_REG_INT_INITIAL_PROT_NHI_TABLE_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_INITIAL_PROT_NHI_TABLE_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_INITIAL_PROT_NHI_TABLE_PARITY_STATUS_INTR_BCM56840_B0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_INITIAL_PROT_NHI_TABLE_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_INITIAL_PROT_NHI_TABLE_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_INITIAL_PROT_NHI_TABLE_PARITY_STATUS_NACK_BCM56840_B0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_INIT_DONE_STATUSr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_INI_ECMP_GRP_PARITY_CONTROLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_INI_ECMP_GRP_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_INI_ECMP_GRP_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_INI_L3_ECMP_PARITY_CONTROLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_INI_L3_ECMP_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_INI_L3_ECMP_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_INI_PROT_NHI_PARITY_CONTROLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_INI_PROT_NHI_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_INI_PROT_NHI_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_INNER_TPIDr,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_INONIPr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_INPUT_PORT_RX_ENABLEr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_INPUT_PORT_RX_ENABLE0_64r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_INPUT_PORT_RX_ENABLE0_64_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_INPUT_PORT_RX_ENABLE1_64r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_INPUT_PORT_RX_ENABLE_64r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_INPUT_PORT_RX_ENABLE_64_BCM56634_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_INPUT_PORT_RX_ENABLE_BCM56334_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_INPUT_PORT_RX_ENABLE_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_INPUT_PORT_RX_ENABLE_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_INTFI_ECC_1B_COUNTERr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_INTFI_ECC_2B_COUNTERr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_INTFI_ECC_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_INTFI_ECC_ERRORr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_INTFI_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_INTFI_ERROR_MASKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_INTFI_ERROR_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_INTFI_HCFC_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_INTFI_MAP_TBL_ADDRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_INTFI_MEMDEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_INTFI_OOB_HCFC_BAD_RXD_COUNTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_INTFI_OOB_HCFC_CAPTURE0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_INTFI_OOB_HCFC_CAPTURE1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_INTFI_OOB_HCFC_CAPTURE2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_INTFI_OOB_HCFC_CAPTURE3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_INTFI_OOB_HCFC_GOOD_RXD_COUNTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_INTFI_PORT_CFGr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IP0_BISRr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_IP0_BISR_BCM56334_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IP0_BISR_REGr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_IP0_EP_BISR_RD_DATAr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IP0_INTR_ENABLEr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_IP0_INTR_ENABLE_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_IP0_INTR_ENABLE_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IP0_INTR_ENABLE_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IP0_INTR_ENABLE_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IP0_INTR_STATUSr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_IP0_INTR_STATUS_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_IP0_INTR_STATUS_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IP0_INTR_STATUS_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IP0_INTR_STATUS_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IP1_BISRr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_IP1_BISR_BCM56334_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_IP1_BISR_RD_DATAr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_IP1_BISR_RD_DATA_BCM53314_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IP1_BISR_REGr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IP1_INTR_ENABLEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_IP1_INTR_ENABLE_1r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IP1_INTR_ENABLE_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IP1_INTR_ENABLE_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_IP1_INTR_ENABLE_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IP1_INTR_ENABLE_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IP1_INTR_ENABLE_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IP1_INTR_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_IP1_INTR_STATUS_1r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IP1_INTR_STATUS_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IP1_INTR_STATUS_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_IP1_INTR_STATUS_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IP1_INTR_STATUS_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IP1_INTR_STATUS_BCM56840_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IP1_PARITY_INTR_STATUSr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IP2_BISRr,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_IP2_BISR_RD_DATAr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_IP2_BISR_RD_DATA_BCM53314_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IP2_BISR_REGr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IP2_INTR_ENABLEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_IP2_INTR_ENABLE_1r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IP2_INTR_ENABLE_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_IP2_INTR_ENABLE_2_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IP2_INTR_ENABLE_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IP2_INTR_ENABLE_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_IP2_INTR_ENABLE_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IP2_INTR_ENABLE_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_IP2_INTR_ENABLE_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_IP2_INTR_ENABLE_BCM56840_B0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IP2_INTR_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_IP2_INTR_STATUS_1r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IP2_INTR_STATUS_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_IP2_INTR_STATUS_2_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IP2_INTR_STATUS_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IP2_INTR_STATUS_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_IP2_INTR_STATUS_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IP2_INTR_STATUS_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_IP2_INTR_STATUS_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_IP2_INTR_STATUS_BCM56840_B0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IP2_PARITY_INTR_STATUSr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IP3_BISRr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IP3_BISR_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IP3_BISR_BCM56334_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IP3_BISR_REGr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IP3_INTR_ENABLEr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IP3_INTR_ENABLE_1r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IP3_INTR_ENABLE_2r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IP3_INTR_ENABLE_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IP3_INTR_ENABLE_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IP3_INTR_STATUSr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IP3_INTR_STATUS_1r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IP3_INTR_STATUS_2r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IP3_INTR_STATUS_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IP3_INTR_STATUS_BCM56840_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IP3_PARITY_INTR_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IP4FDr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IP4_BISR_REGr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IP4_INTR_ENABLEr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IP4_INTR_STATUSr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IP4_PARITY_STATUSr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IP5_INTR_ENABLEr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IP5_INTR_ENABLE_1r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IP5_INTR_ENABLE_2r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IP5_INTR_STATUSr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IP5_INTR_STATUS_1r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IP5_INTR_STATUS_2r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IP6FDr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IPARS_BUS_PARITY_DEBUGr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IPARS_DBGCTRLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IPARS_DEBUGr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IPARS_ECC_ERRORr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IPARS_ECC_ERROR_MASKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IPARS_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IPARS_HW_CONTROLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IPARS_MEM_INITr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IPARS_PARITY_ERRORr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IPARS_PARITY_ERROR_MASKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IPARS_REGS_DEBUGr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IPARS_STM_ECCr,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_IPARS_TM_REG_1r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_IPARS_TM_REG_1_BCM53314_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IPAUSE_D0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IPAUSE_D1r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IPAUSE_D2r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IPAUSE_D3r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IPAUSE_MH0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IPAUSE_MH1r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IPAUSE_MH2r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IPAUSE_RX_DA_LSr,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IPAUSE_RX_DA_MSr,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IPAUSE_RX_LENGTH_TYPEr,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IPAUSE_RX_OPCODEr,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IPAUSE_TX_PKT_XOFF_VALr,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IPAUSE_WATCHDOG_INIT_VALr,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IPAUSE_WATCHDOG_THRESHr,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_IPDISCr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IPDISC_BCM5673_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IPFIX_AGE_CONTROLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IPFIX_AGE_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IPFIX_AGE_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IPFIX_AGE_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IPFIX_RAM_CONTROLr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IPG_HD_BKP_CNTLr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_IPG_HD_BKP_CNTL_BCM56224_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_IPG_HD_BKP_CNTL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_IPG_HD_BKP_CNTL_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_IPG_HD_BKP_CNTL_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IPG_HD_BKP_CNTL_BCM56685_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IPG_HD_BKP_CNTL_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_IPG_HD_BKP_CNTL_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_IPG_HD_BKP_CNTL_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_IPG_HD_BKP_CNTL_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IPG_HD_BKP_CNTL_BCM88732_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IPIC_SPARE_REG0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IPIC_SPARE_REG1r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IPIC_SPARE_REG2r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IPIC_SPARE_REG3r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IPIPE_PERR_CONTROLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IPIPE_PERR_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IPMCGROUPMEMDEBUGr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IPMCGROUPMEMDEBUG_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IPMCGROUPMEMDEBUG_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IPMCGROUPMEMDEBUG_BCM56820_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_IPMCGROUPTBLMEMDEBUGr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IPMCGROUPTBLMEMDEBUG_BCM56142_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IPMCGRPMEMDEBUGr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IPMCIDXINCACONFIGr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IPMCIDXINCACONFIG_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IPMCIDXINCACONFIG_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IPMCIDXINCACONFIG_BCM56820_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IPMCIDXINCAENr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IPMCIDXINCAEN_64r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IPMCIDXINCAEN_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IPMCIDXINCAEN_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IPMCIDXINCAEN_BCM56820_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IPMCIDXINCBCONFIGr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IPMCIDXINCBCONFIG_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IPMCIDXINCBCONFIG_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IPMCIDXINCBCONFIG_BCM56820_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IPMCIDXINCBENr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IPMCIDXINCBEN_64r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IPMCIDXINCBEN_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IPMCIDXINCBEN_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IPMCIDXINCBEN_BCM56820_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IPMCIDXINCCCONFIGr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IPMCIDXINCCCONFIG_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IPMCIDXINCCCONFIG_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IPMCIDXINCCCONFIG_BCM56820_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IPMCIDXINCCENr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IPMCIDXINCCEN_64r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IPMCIDXINCCEN_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IPMCIDXINCCEN_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IPMCIDXINCCEN_BCM56820_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_IPMCIDXINCCONFIGr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_IPMCIDXINCCONFIG_BCM56504_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_IPMCINTFTBLMEMDEBUGr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IPMCINTFTBLMEMDEBUG_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IPMCREPLICATIONCFGr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IPMCREPLICATIONCFG0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IPMCREPLICATIONCFG1r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IPMCREPLICATIONCFG0_BCM56820_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IPMCREPLICATIONCFG1_BCM56820_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IPMCREPLICATIONCOUNTr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IPMCREPLICATIONCOUNT0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IPMCREPLICATIONCOUNT1r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IPMCREPLICATIONCOUNT0_BCM56820_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IPMCREPLICATIONCOUNT1_BCM56820_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IPMCREPLICATIONCOUNT_BCM56142_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_IPMCREPLICATIONCOUNT_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_IPMCREPLICATIONCOUNT_BCM56504_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IPMCREPLICATIONCOUNT_BCM56624_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_IPMCREPOVERLMTPBMr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IPMCREPOVERLMTPBM_BCM56142_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_IPMCREPOVERLMTPBM_BCM56224_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_IPMCREPOVERLMTPBM_BCM56514_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IPMCREP_SRCHFAILr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IPMCREP_SRCHFAIL_64r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IPMCVLANMEMDEBUGr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IPMCVLANMEMDEBUG_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IPMCVLANMEMDEBUG_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IPMCVLANMEMDEBUG_BCM56840_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_IPMC_ENTRY_V6r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_IPMC_ENTRY_V4_AVAILr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_IPMC_ENTRY_V4_BLKCNTr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_IPMC_ENTRY_V6_AVAILr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_IPMC_ENTRY_V6_BLKCNTr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_IPMC_ENTRY_VLDr,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_IPMC_L2_MTUr,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_IPMC_L2_MTU_0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_IPMC_L2_MTU_1r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_IPMC_L2_MTU_2r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_IPMC_L2_MTU_3r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_IPMC_L2_MTU_4r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_IPMC_L2_MTU_5r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_IPMC_L2_MTU_6r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_IPMC_L2_MTU_7r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_IPMC_L3_MTUr,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_IPMC_L3_MTU_0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_IPMC_L3_MTU_1r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_IPMC_L3_MTU_2r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_IPMC_L3_MTU_3r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_IPMC_L3_MTU_4r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_IPMC_L3_MTU_5r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_IPMC_L3_MTU_6r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_IPMC_L3_MTU_7r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IPMC_L3_MTU_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IPMC_L3_MTU_BCM56820_A0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_IPMC_MTU_CONFIGr,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_IPMC_TRUNK_BLOCK_MASKr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_IPMC_TRUNK_BLOCK_MASK_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IPMC_TRUNK_BLOCK_MASK_BCM5673_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_IPMC_V4_MAPPING_0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_IPMC_V6_MAPPING_0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_IPV4IPMCIDXINCCONFIGr,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_IPV4IPMCIDXINCCONFIG_BCM56514_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IPV4_FRAME_CHECKSr,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_IPV6IPMCIDXINCCONFIGr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IPV6_EXT_HEADER0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IPV6_EXT_HEADER1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IPV6_EXT_HEADER2r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IPV6_EXT_HEADER3r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IPV6_FRAME_CHECKSr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    SOC_REG_INT_IPV6_MIN_FRAG_SIZEr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IPV6_MIN_FRAG_SIZE_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_IPV6_MIN_FRAG_SIZE_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IPV6_MIN_FRAG_SIZE_BCM88732_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IP_COUNTERS_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_IP_COUNTERS_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_IP_COUNTERS_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IP_COUNTERS_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_IP_COUNTERS_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IP_COUNTERS_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IP_COUNTERS_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_IP_COUNTERS_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IP_COUNTERS_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IP_PROTOCOL_FILTERr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IR64r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IR127r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IR255r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IR511r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IR1023r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_IR1518r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IR2047r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IR4095r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IR8191r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_IR9216r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IR16383r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IR1023_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IR1023_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_IR1023_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_IR1023_BCM56514_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_IR1023_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_IR1023_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IR1023_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IR1023_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5695_A0)
    SOC_REG_INT_IR1023_BCM5665_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_IR1023_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IR1023_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IR1023_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_IR1023_BCM88230_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IR127_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IR127_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_IR127_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_IR127_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_IR127_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IR127_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IR127_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5695_A0)
    SOC_REG_INT_IR127_BCM5665_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_IR127_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IR127_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IR127_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_IR127_BCM88230_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IR1518_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IR1518_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_IR1518_BCM56504_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_IR1518_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IR1518_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IR1518_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IR1518_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IR1518_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_IR1518_BCM88230_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IR16383_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IR16383_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_IR16383_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_IR16383_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_IR16383_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IR16383_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IR16383_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5695_A0)
    SOC_REG_INT_IR16383_BCM5665_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_IR16383_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IR16383_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IR16383_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_IR16383_BCM88230_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IR2047_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IR2047_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_IR2047_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_IR2047_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_IR2047_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IR2047_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IR2047_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5695_A0)
    SOC_REG_INT_IR2047_BCM5665_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_IR2047_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IR2047_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IR2047_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_IR2047_BCM88230_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IR255_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IR255_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_IR255_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_IR255_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_IR255_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IR255_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IR255_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5695_A0)
    SOC_REG_INT_IR255_BCM5665_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_IR255_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IR255_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IR255_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_IR255_BCM88230_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IR4095_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IR4095_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_IR4095_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_IR4095_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_IR4095_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IR4095_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IR4095_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5695_A0)
    SOC_REG_INT_IR4095_BCM5665_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_IR4095_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IR4095_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IR4095_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_IR4095_BCM88230_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IR511_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IR511_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_IR511_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_IR511_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_IR511_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IR511_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IR511_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5695_A0)
    SOC_REG_INT_IR511_BCM5665_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_IR511_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IR511_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IR511_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_IR511_BCM88230_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IR64_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IR64_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_IR64_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_IR64_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_IR64_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IR64_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IR64_BCM56634_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_IR64_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IR64_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IR64_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_IR64_BCM88230_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5695_A0)
    SOC_REG_INT_IR8191_BCM5665_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_IR8191_BCM5675_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IR9216_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IR9216_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_IR9216_BCM56504_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_IR9216_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IR9216_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IR9216_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IR9216_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IR9216_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_IR9216_BCM88230_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_IRAGEr,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_IRBCAr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IRBCA_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IRBCA_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_IRBCA_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_IRBCA_BCM56514_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_IRBCA_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_IRBCA_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IRBCA_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IRBCA_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5695_A0)
    SOC_REG_INT_IRBCA_BCM5665_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_IRBCA_BCM5670_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IRBCA_BCM5673_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_IRBCA_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IRBCA_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IRBCA_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_IRBCA_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_IRBYTr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IRBYT_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IRBYT_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_IRBYT_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_IRBYT_BCM56514_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_IRBYT_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_IRBYT_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IRBYT_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IRBYT_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5695_A0)
    SOC_REG_INT_IRBYT_BCM5665_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_IRBYT_BCM5670_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IRBYT_BCM5673_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_IRBYT_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IRBYT_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IRBYT_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_IRBYT_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_IRDISCr,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_IRDISC_BCM5670_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IRDISC_BCM5673_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_IRDISC_BCM5675_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IRDROPr,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_IRERBYTr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IRERBYT_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IRERBYT_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_IRERBYT_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_IRERBYT_BCM56514_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_IRERBYT_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_IRERBYT_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IRERBYT_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IRERBYT_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5695_A0)
    SOC_REG_INT_IRERBYT_BCM5665_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_IRERBYT_BCM5670_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IRERBYT_BCM5673_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_IRERBYT_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IRERBYT_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IRERBYT_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_IRERBYT_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_IRERPKTr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IRERPKT_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IRERPKT_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_IRERPKT_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_IRERPKT_BCM56514_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_IRERPKT_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_IRERPKT_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IRERPKT_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IRERPKT_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5695_A0)
    SOC_REG_INT_IRERPKT_BCM5665_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_IRERPKT_BCM5670_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IRERPKT_BCM5673_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_IRERPKT_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IRERPKT_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IRERPKT_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_IRERPKT_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_IRFCSr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IRFCS_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IRFCS_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_IRFCS_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_IRFCS_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_IRFCS_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IRFCS_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IRFCS_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5695_A0)
    SOC_REG_INT_IRFCS_BCM5665_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_IRFCS_BCM5670_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IRFCS_BCM5673_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_IRFCS_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IRFCS_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IRFCS_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_IRFCS_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_IRFLRr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IRFLR_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IRFLR_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_IRFLR_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_IRFLR_BCM56514_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_IRFLR_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_IRFLR_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IRFLR_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IRFLR_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5695_A0)
    SOC_REG_INT_IRFLR_BCM5665_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_IRFLR_BCM5670_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IRFLR_BCM5673_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_IRFLR_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IRFLR_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IRFLR_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_IRFLR_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_IRFRGr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IRFRG_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IRFRG_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_IRFRG_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_IRFRG_BCM56514_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_IRFRG_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_IRFRG_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IRFRG_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IRFRG_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5695_A0)
    SOC_REG_INT_IRFRG_BCM5665_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_IRFRG_BCM5670_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IRFRG_BCM5673_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_IRFRG_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IRFRG_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IRFRG_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_IRFRG_BCM88230_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IRHOLr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_IRHOL_BCM56601_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IRIBPr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_IRIBP_BCM56601_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_IRJBRr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IRJBR_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IRJBR_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_IRJBR_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_IRJBR_BCM56514_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_IRJBR_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_IRJBR_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IRJBR_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IRJBR_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5695_A0)
    SOC_REG_INT_IRJBR_BCM5665_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_IRJBR_BCM5670_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IRJBR_BCM5673_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_IRJBR_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IRJBR_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IRJBR_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_IRJBR_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_IRJUNKr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IRJUNK_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IRJUNK_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_IRJUNK_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_IRJUNK_BCM56514_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_IRJUNK_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_IRJUNK_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IRJUNK_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IRJUNK_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5695_A0)
    SOC_REG_INT_IRJUNK_BCM5665_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_IRJUNK_BCM5670_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IRJUNK_BCM5673_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_IRJUNK_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IRJUNK_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IRJUNK_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_IRJUNK_BCM88230_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IRMAXr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IRMAX_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IRMAX_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_IRMAX_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_IRMAX_BCM56514_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_IRMAX_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_IRMAX_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IRMAX_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IRMAX_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5695_A0)
    SOC_REG_INT_IRMAX_BCM5665_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_IRMAX_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IRMAX_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IRMAX_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_IRMAX_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_IRMCAr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IRMCA_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IRMCA_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_IRMCA_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_IRMCA_BCM56514_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_IRMCA_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_IRMCA_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IRMCA_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IRMCA_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5695_A0)
    SOC_REG_INT_IRMCA_BCM5665_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_IRMCA_BCM5670_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IRMCA_BCM5673_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_IRMCA_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IRMCA_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IRMCA_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_IRMCA_BCM88230_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_IRMEBr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IRMEB_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IRMEB_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_IRMEB_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_IRMEB_BCM56514_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_IRMEB_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IRMEB_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IRMEB_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IRMEB_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IRMEB_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_IRMEB_BCM88230_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_IRMEGr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IRMEG_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IRMEG_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_IRMEG_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_IRMEG_BCM56514_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_IRMEG_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IRMEG_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IRMEG_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IRMEG_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IRMEG_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_IRMEG_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_IROVRr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IROVR_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IROVR_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_IROVR_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_IROVR_BCM56514_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_IROVR_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_IROVR_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IROVR_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IROVR_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5695_A0)
    SOC_REG_INT_IROVR_BCM5665_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_IROVR_BCM5670_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IROVR_BCM5673_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_IROVR_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IROVR_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IROVR_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_IROVR_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_IRPKTr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IRPKT_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IRPKT_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_IRPKT_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_IRPKT_BCM56514_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_IRPKT_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_IRPKT_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IRPKT_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IRPKT_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5695_A0)
    SOC_REG_INT_IRPKT_BCM5665_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_IRPKT_BCM5670_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IRPKT_BCM5673_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_IRPKT_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IRPKT_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IRPKT_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_IRPKT_BCM88230_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_IRPOKr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IRPOK_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IRPOK_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IRPOK_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IRPOK_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IRPOK_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_IRPOK_BCM88230_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IRPSEr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_IRSEL_TM_REG_1r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_IRUCr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IRUCAr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IRUCA_BCM56142_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_IRUCA_BCM88230_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_IRUC_BCM56514_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IRUC_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IRUC_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5695_A0)
    SOC_REG_INT_IRUC_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IRUC_BCM5673_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IRUC_BCM56820_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_IRUNDr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IRUND_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IRUND_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_IRUND_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_IRUND_BCM56514_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_IRUND_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_IRUND_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IRUND_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IRUND_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5695_A0)
    SOC_REG_INT_IRUND_BCM5665_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_IRUND_BCM5670_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IRUND_BCM5673_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_IRUND_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IRUND_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IRUND_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_IRUND_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_IRXCFr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IRXCF_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IRXCF_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_IRXCF_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_IRXCF_BCM56514_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_IRXCF_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_IRXCF_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IRXCF_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IRXCF_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5695_A0)
    SOC_REG_INT_IRXCF_BCM5665_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_IRXCF_BCM5670_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IRXCF_BCM5673_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_IRXCF_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IRXCF_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IRXCF_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_IRXCF_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_IRXPFr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IRXPF_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IRXPF_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_IRXPF_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_IRXPF_BCM56514_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_IRXPF_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_IRXPF_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IRXPF_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IRXPF_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5695_A0)
    SOC_REG_INT_IRXPF_BCM5665_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_IRXPF_BCM5670_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IRXPF_BCM5673_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_IRXPF_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IRXPF_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IRXPF_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_IRXPF_BCM88230_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IRXPPr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IRXPP_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IRXPP_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IRXPP_BCM56634_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_IRXPP_BCM88230_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
    SOC_REG_INT_IRXUOr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IRXUO_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IRXUO_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_IRXUO_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_IRXUO_BCM56514_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_IRXUO_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_IRXUO_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IRXUO_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IRXUO_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5695_A0)
    SOC_REG_INT_IRXUO_BCM5665_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_IRXUO_BCM5670_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IRXUO_BCM5673_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_IRXUO_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IRXUO_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IRXUO_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_IRXUO_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_ISDISCr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_ISDISC_BCM5673_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISEC_DEBUG_1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISEC_DEBUG_PKT_CAPTUREr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISEC_ECC_ERRORr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISEC_ECC_ERROR_MASKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISEC_ERR_PKT_CNTr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISEC_FIPS_INDIRECT_ACCESSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISEC_FIPS_INDIRECT_ADDRr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISEC_FIPS_INDIRECT_RD_DATAr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISEC_FIPS_INDIRECT_WR_DATAr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISEC_GLOBAL_CTRLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISEC_GLOBAL_PRE_SCALEr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISEC_GLOBAL_TICK_TIMEr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISEC_GLOBAL_TIMERr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISEC_MASTER_CTRLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISEC_PN_THDr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISEC_RUNT_PKT_CNTr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISEC_RUNT_THRESHOLDr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISEC_SA_EXPIRY_INTr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISEC_SA_EXPIRY_INT_MASKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISEC_SOFT_SA_EXPIRY_INTr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISEC_SOFT_SA_EXPIRY_INT_MASKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISEC_TOT_PKT_CNTr,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_ISMODBLKr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_ISTAT_CAUSEr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISW1_BUS_PARITY_DEBUGr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISW1_DSCP_TABLE_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISW1_ECC_DEBUGr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISW1_ECC_ERRORr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISW1_ECC_ERROR_MASKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISW1_ERRORr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISW1_ERROR_MASKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISW1_HW_CONTROLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISW1_INIT_DATAr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISW1_MEM_DEBUGr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISW1_MEM_INITr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISW1_PARITY_ERRORr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISW1_PARITY_ERROR_MASKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISW1_REGS_DEBUGr,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_ISW1_TM_REG_1r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_ISW1_TM_REG_1_BCM53314_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISW1_UFLOW_A_0_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISW1_UFLOW_A_1_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISW1_UFLOW_B_0_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISW1_UFLOW_B_1_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISW2_BUS_PARITY_DEBUGr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISW2_DEBUG0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISW2_DEBUG1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISW2_DEBUG2r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISW2_DEBUG3r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISW2_DEBUG_CAPTURE_CAPTURE_FILTERr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISW2_DEBUG_CAPTURE_CSRr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISW2_DEBUG_CAPTURE_ING_EVENT_SELr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISW2_DEBUG_CAPTURE_TRIGGER_FILTERr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISW2_ECC_ERROR0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISW2_ECC_ERROR1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISW2_ECC_ERROR2r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISW2_ECC_ERROR0_MASKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISW2_ECC_ERROR1_MASKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISW2_ECC_ERROR2_MASKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISW2_HW_CONTROLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISW2_INIT_DATA0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISW2_INIT_DATA1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISW2_INIT_DATA2r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISW2_INIT_DATA3r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISW2_INIT_DATA4r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISW2_MEM_INIT0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISW2_MEM_INIT1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISW2_MEM_INIT2r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISW2_PARITY_ERRORr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISW2_PARITY_ERROR_MASKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ISW2_REGS_DEBUGr,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_ISW2_TM_REG_1r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_ISW2_TM_REG_1_BCM53314_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IT64r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IT127r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IT255r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IT511r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IT1023r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_IT1518r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IT2047r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IT4095r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IT8191r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_IT9216r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IT16383r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IT1023_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IT1023_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_IT1023_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_IT1023_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_IT1023_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IT1023_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IT1023_BCM56634_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_IT1023_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IT1023_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IT1023_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_IT1023_BCM88230_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IT127_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IT127_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_IT127_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_IT127_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_IT127_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IT127_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IT127_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5695_A0)
    SOC_REG_INT_IT127_BCM5665_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_IT127_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IT127_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IT127_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_IT127_BCM88230_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IT1518_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IT1518_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_IT1518_BCM56504_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_IT1518_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IT1518_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IT1518_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IT1518_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IT1518_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_IT1518_BCM88230_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IT16383_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IT16383_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_IT16383_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_IT16383_BCM56514_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_IT16383_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_IT16383_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IT16383_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IT16383_BCM56634_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_IT16383_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IT16383_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IT16383_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_IT16383_BCM88230_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IT2047_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IT2047_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_IT2047_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_IT2047_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_IT2047_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IT2047_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IT2047_BCM56634_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_IT2047_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IT2047_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IT2047_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_IT2047_BCM88230_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IT255_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IT255_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_IT255_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_IT255_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_IT255_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IT255_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IT255_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5695_A0)
    SOC_REG_INT_IT255_BCM5665_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_IT255_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IT255_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IT255_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_IT255_BCM88230_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IT4095_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IT4095_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_IT4095_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_IT4095_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_IT4095_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IT4095_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IT4095_BCM56634_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_IT4095_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IT4095_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IT4095_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_IT4095_BCM88230_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IT511_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IT511_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_IT511_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_IT511_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_IT511_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IT511_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IT511_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5695_A0)
    SOC_REG_INT_IT511_BCM5665_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_IT511_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IT511_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IT511_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_IT511_BCM88230_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IT64_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IT64_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_IT64_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_IT64_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_IT64_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IT64_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IT64_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5695_A0)
    SOC_REG_INT_IT64_BCM5665_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_IT64_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IT64_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IT64_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_IT64_BCM88230_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_IT8191_BCM5675_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IT9216_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IT9216_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_IT9216_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_IT9216_BCM56514_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_IT9216_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IT9216_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IT9216_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IT9216_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IT9216_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_IT9216_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_ITABRTr,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_ITAGEr,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_ITAGE_BCM5670_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_ITAGE_BCM5673_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_ITAGE_BCM5675_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ITAG_ETHERTYPEr,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_ITBCAr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_ITBCA_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_ITBCA_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_ITBCA_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_ITBCA_BCM56514_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_ITBCA_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_ITBCA_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ITBCA_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ITBCA_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5695_A0)
    SOC_REG_INT_ITBCA_BCM5665_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_ITBCA_BCM5670_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_ITBCA_BCM5673_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_ITBCA_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_ITBCA_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_ITBCA_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_ITBCA_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_ITBYTr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_ITBYT_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_ITBYT_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_ITBYT_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_ITBYT_BCM56514_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_ITBYT_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_ITBYT_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ITBYT_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ITBYT_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5695_A0)
    SOC_REG_INT_ITBYT_BCM5665_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_ITBYT_BCM5670_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_ITBYT_BCM5673_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_ITBYT_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_ITBYT_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_ITBYT_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_ITBYT_BCM88230_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
    SOC_REG_INT_ITERRr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_ITERR_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_ITERR_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_ITERR_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_ITERR_BCM56514_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_ITERR_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_ITERR_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ITERR_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ITERR_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5695_A0)
    SOC_REG_INT_ITERR_BCM5665_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_ITERR_BCM5670_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_ITERR_BCM5673_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_ITERR_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_ITERR_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_ITERR_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_ITERR_BCM88230_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ITE_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ITE_SCHED_WRR_WEIGHT_COS0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ITE_SCHED_WRR_WEIGHT_COS1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ITE_SCHED_WRR_WEIGHT_COS2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ITE_SCHED_WRR_WEIGHT_COS3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ITE_SCHED_WRR_WEIGHT_COS4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ITE_SCHED_WRR_WEIGHT_COS5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ITE_SCHED_WRR_WEIGHT_COS6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ITE_SCHED_WRR_WEIGHT_COS7r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_ITFCSr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_ITFCS_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_ITFCS_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_ITFCS_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_ITFCS_BCM56514_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_ITFCS_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_ITFCS_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ITFCS_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ITFCS_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5695_A0)
    SOC_REG_INT_ITFCS_BCM5665_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_ITFCS_BCM5670_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_ITFCS_BCM5673_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_ITFCS_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_ITFCS_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_ITFCS_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_ITFCS_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_ITFRGr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_ITFRG_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_ITFRG_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_ITFRG_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_ITFRG_BCM56514_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_ITFRG_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_ITFRG_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ITFRG_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ITFRG_BCM56634_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_ITFRG_BCM5670_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_ITFRG_BCM5673_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_ITFRG_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_ITFRG_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_ITFRG_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_ITFRG_BCM88230_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_ITHOLr,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_ITIBPr,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_ITIPr,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_ITIPDr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_ITIPD_BCM5673_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5695_A0)
    SOC_REG_INT_ITIP_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_ITIP_BCM5673_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_ITMAXr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_ITMAX_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_ITMAX_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_ITMAX_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_ITMAX_BCM56514_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_ITMAX_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_ITMAX_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ITMAX_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ITMAX_BCM56634_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_ITMAX_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_ITMAX_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_ITMAX_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_ITMAX_BCM88230_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
    SOC_REG_INT_ITMCAr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_ITMCA_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_ITMCA_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_ITMCA_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_ITMCA_BCM56514_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_ITMCA_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_ITMCA_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ITMCA_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ITMCA_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5695_A0)
    SOC_REG_INT_ITMCA_BCM5665_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_ITMCA_BCM5670_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_ITMCA_BCM5673_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_ITMCA_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_ITMCA_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_ITMCA_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_ITMCA_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_ITOVRr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_ITOVR_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_ITOVR_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_ITOVR_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_ITOVR_BCM56514_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_ITOVR_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_ITOVR_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ITOVR_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ITOVR_BCM56634_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_ITOVR_BCM5670_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_ITOVR_BCM5673_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_ITOVR_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_ITOVR_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_ITOVR_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_ITOVR_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_ITPKTr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_ITPKT_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_ITPKT_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_ITPKT_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_ITPKT_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_ITPKT_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ITPKT_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ITPKT_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5695_A0)
    SOC_REG_INT_ITPKT_BCM5665_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_ITPKT_BCM5670_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_ITPKT_BCM5673_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_ITPKT_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_ITPKT_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_ITPKT_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_ITPKT_BCM88230_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ITPOKr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_ITPOK_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_ITPOK_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ITPOK_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_ITPOK_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_ITPOK_BCM88230_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_ITPRGr,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_ITPRG_BCM5695_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_ITPSEr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
    SOC_REG_INT_ITR64r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
    SOC_REG_INT_ITR127r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
    SOC_REG_INT_ITR255r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
    SOC_REG_INT_ITR511r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
    SOC_REG_INT_ITR1023r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
    SOC_REG_INT_ITR1522r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_ITR1023_BCM5670_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_ITR127_BCM5670_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_ITR1522_BCM5670_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_ITR255_BCM5670_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_ITR511_BCM5670_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_ITR64_BCM5670_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_ITRMAXr,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_ITRMAX_BCM5670_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ITUCr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_ITUCAr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_ITUCA_BCM56142_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_ITUCA_BCM88230_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ITUC_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_ITUC_BCM56820_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
    SOC_REG_INT_ITUFLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_ITUFL_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_ITUFL_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_ITUFL_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_ITUFL_BCM56514_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_ITUFL_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_ITUFL_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ITUFL_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ITUFL_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5695_A0)
    SOC_REG_INT_ITUFL_BCM5665_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_ITUFL_BCM5670_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_ITUFL_BCM5673_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_ITUFL_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_ITUFL_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_ITUFL_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_ITUFL_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_ITXPFr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_ITXPF_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_ITXPF_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_ITXPF_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_ITXPF_BCM56514_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_ITXPF_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_ITXPF_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_ITXPF_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ITXPF_BCM56634_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_ITXPF_BCM5670_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_ITXPF_BCM5673_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_ITXPF_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_ITXPF_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_ITXPF_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_ITXPF_BCM88230_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_ITXPPr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_ITXPP_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_ITXPP_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_ITXPP_BCM56634_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_ITXPP_BCM88230_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_IUCASTr,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IUMC_TRUNK_BLOCK_MASKr,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_IUNHGIr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_IUNHGI_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_IUNHGI_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IUNHGI_BCM56634_A0r,
#endif
#if defined(BCM_56218_A0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    SOC_REG_INT_IUNHGI_BCM56800_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IUNHGI_BCM56840_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_IUNKHDRr,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_IUNKNOWN_MCAST_BLOCK_MASKr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IUNKNOWN_MCAST_BLOCK_MASK_64r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IUNKNOWN_MCAST_BLOCK_MASK_64_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IUNKNOWN_MCAST_BLOCK_MASK_64_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IUNKNOWN_MCAST_BLOCK_MASK_64_BCM56634_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_IUNKNOWN_MCAST_BLOCK_MASK_BCM53314_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_IUNKNOWN_MCAST_BLOCK_MASK_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_IUNKNOWN_MCAST_BLOCK_MASK_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_IUNKNOWN_MCAST_BLOCK_MASK_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_IUNKNOWN_MCAST_BLOCK_MASK_BCM56601_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_IUNKNOWN_MCAST_BLOCK_MASK_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IUNKNOWN_MCAST_BLOCK_MASK_BCM5673_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IUNKNOWN_MCAST_BLOCK_MASK_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IUNKNOWN_MCAST_BLOCK_MASK_BCM56820_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_IUNKNOWN_MCAST_BLOCK_MASK_HIr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_IUNKNOWN_MCAST_BLOCK_MASK_HI_BCM53314_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_IUNKNOWN_MCAST_BLOCK_MASK_HI_BCM56224_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_IUNKNOWN_OPCODEr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_IUNKNOWN_OPCODE_HIr,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_IUNKNOWN_UCAST_BLOCK_MASKr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_IUNKNOWN_UCAST_BLOCK_MASK_64r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IUNKNOWN_UCAST_BLOCK_MASK_64_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_IUNKNOWN_UCAST_BLOCK_MASK_64_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IUNKNOWN_UCAST_BLOCK_MASK_64_BCM56634_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_IUNKNOWN_UCAST_BLOCK_MASK_BCM53314_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_IUNKNOWN_UCAST_BLOCK_MASK_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_IUNKNOWN_UCAST_BLOCK_MASK_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_IUNKNOWN_UCAST_BLOCK_MASK_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_IUNKNOWN_UCAST_BLOCK_MASK_BCM56601_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_IUNKNOWN_UCAST_BLOCK_MASK_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IUNKNOWN_UCAST_BLOCK_MASK_BCM5673_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IUNKNOWN_UCAST_BLOCK_MASK_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IUNKNOWN_UCAST_BLOCK_MASK_BCM56820_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_IUNKNOWN_UCAST_BLOCK_MASK_HIr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_IUNKNOWN_UCAST_BLOCK_MASK_HI_BCM53314_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_IUNKNOWN_UCAST_BLOCK_MASK_HI_BCM56224_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_IUNKOPCr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_IUNKOPC_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_IUNKOPC_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_IUNKOPC_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_IUNKOPC_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_IUNKOPC_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_IUNKOPC_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IUNKOPC_BCM88732_A0r,
#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_IUSER_TRUNK_HASH_SELECTr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_IUSER_TRUNK_HASH_SELECT_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_IUSER_TRUNK_HASH_SELECT_BCM56142_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_IUSER_TRUNK_HASH_SELECT_BCM56224_A0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_IUSER_TRUNK_HASH_SELECT_BCM56504_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IVLAN_BUS_PARITY_DEBUGr,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_IVLAN_CONTROLr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_IVLAN_CONTROL_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_IVLAN_CONTROL_BCM5673_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_IVLAN_CONTROL_BCM5695_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IVLAN_DBGCTRLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IVLAN_ECC_ERRORr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IVLAN_ECC_ERROR_MASKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IVLAN_INITr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IVLAN_INIT_DATA0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IVLAN_INIT_DATA1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IVLAN_PARITY_ERRORr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IVLAN_PARITY_ERROR_MASKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IVLAN_REGS_DEBUGr,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_IVLAN_TM_REG_1r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_IVLAN_TM_REG_1_BCM53314_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_IVTX_ENTRY_SRCH_AVAILr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IVXLT_BUS_PARITY_DEBUGr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IVXLT_PARITY_ERRORr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_IVXLT_PARITY_ERROR_MASKr,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_IVXLT_TM_REG_1r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_IVXLT_TM_REG_2r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_IVXLT_TM_REG_1_BCM53314_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_16r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_17r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_18r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_19r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_20r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_21r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_22r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_23r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_24r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_25r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_26r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_27r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_28r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_29r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_30r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_31r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_32r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_33r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_34r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_35r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_36r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_37r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_38r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_39r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_40r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_41r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_42r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_43r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_44r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_45r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_46r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_47r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_48r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_49r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_50r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_51r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_52r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_53r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_54r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_55r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_56r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_57r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_58r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_59r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_60r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_61r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_62r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASCFG_CHID_63r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCASWINr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_16r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_17r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_18r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_19r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_20r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_21r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_22r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_23r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_24r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_25r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_26r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_27r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_28r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_29r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_30r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_31r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_32r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_33r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_34r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_35r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_36r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_37r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_38r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_39r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_40r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_41r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_42r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_43r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_44r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_45r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_46r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_47r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_48r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_49r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_50r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_51r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_52r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_53r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_54r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_55r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_56r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_57r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_58r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_59r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_60r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_61r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_62r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG1_CHID_63r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_16r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_17r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_18r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_19r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_20r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_21r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_22r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_23r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_24r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_25r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_26r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_27r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_28r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_29r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_30r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_31r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_32r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_33r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_34r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_35r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_36r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_37r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_38r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_39r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_40r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_41r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_42r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_43r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_44r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_45r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_46r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_47r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_48r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_49r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_50r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_51r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_52r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_53r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_54r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_55r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_56r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_57r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_58r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_59r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_60r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_61r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_62r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCHCFG2_CHID_63r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_16r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_17r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_18r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_19r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_20r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_21r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_22r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_23r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_24r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_25r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_26r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_27r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_28r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_29r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_30r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_31r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_32r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_33r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_34r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_35r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_36r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_37r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_38r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_39r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_40r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_41r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_42r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_43r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_44r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_45r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_46r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_47r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_48r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_49r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_50r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_51r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_52r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_53r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_54r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_55r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_56r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_57r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_58r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_59r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_60r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_61r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_62r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBCSTAT_CHID_63r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDEPC_TCID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDEPC_TCID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDEPC_TCID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDEPC_TCID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDEPC_TCID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDEPC_TCID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDEPC_TCID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDEPC_TCID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDEPC_TCID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDEPC_TCID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDEPC_TCID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDEPC_TCID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDEPC_TCID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDEPC_TCID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDEPC_TCID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDEPC_TCID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_16r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_17r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_18r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_19r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_20r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_21r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_22r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_23r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_24r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_25r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_26r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_27r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_28r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_29r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_30r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_31r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_32r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_33r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_34r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_35r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_36r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_37r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_38r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_39r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_40r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_41r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_42r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_43r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_44r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_45r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_46r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_47r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_48r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_49r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_50r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_51r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_52r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_53r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_54r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_55r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_56r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_57r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_58r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_59r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_60r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_61r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_62r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX1_CHID_63r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_16r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_17r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_18r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_19r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_20r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_21r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_22r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_23r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_24r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_25r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_26r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_27r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_28r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_29r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_30r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_31r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_32r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_33r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_34r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_35r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_36r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_37r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_38r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_39r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_40r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_41r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_42r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_43r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_44r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_45r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_46r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_47r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_48r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_49r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_50r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_51r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_52r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_53r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_54r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_55r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_56r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_57r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_58r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_59r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_60r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_61r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_62r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMAX2_CHID_63r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_16r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_17r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_18r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_19r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_20r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_21r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_22r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_23r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_24r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_25r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_26r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_27r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_28r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_29r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_30r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_31r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_32r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_33r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_34r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_35r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_36r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_37r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_38r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_39r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_40r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_41r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_42r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_43r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_44r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_45r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_46r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_47r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_48r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_49r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_50r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_51r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_52r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_53r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_54r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_55r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_56r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_57r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_58r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_59r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_60r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_61r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_62r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN1_CHID_63r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_16r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_17r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_18r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_19r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_20r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_21r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_22r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_23r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_24r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_25r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_26r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_27r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_28r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_29r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_30r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_31r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_32r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_33r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_34r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_35r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_36r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_37r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_38r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_39r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_40r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_41r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_42r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_43r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_44r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_45r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_46r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_47r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_48r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_49r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_50r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_51r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_52r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_53r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_54r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_55r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_56r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_57r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_58r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_59r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_60r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_61r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_62r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDMIN2_CHID_63r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDSUM1_TCID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDSUM1_TCID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDSUM1_TCID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDSUM1_TCID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDSUM1_TCID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDSUM1_TCID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDSUM1_TCID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDSUM1_TCID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDSUM1_TCID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDSUM1_TCID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDSUM1_TCID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDSUM1_TCID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDSUM1_TCID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDSUM1_TCID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDSUM1_TCID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDSUM1_TCID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDSUM2_TCID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDSUM2_TCID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDSUM2_TCID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDSUM2_TCID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDSUM2_TCID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDSUM2_TCID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDSUM2_TCID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDSUM2_TCID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDSUM2_TCID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDSUM2_TCID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDSUM2_TCID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDSUM2_TCID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDSUM2_TCID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDSUM2_TCID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDSUM2_TCID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBDSUM2_TCID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_16r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_17r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_18r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_19r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_20r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_21r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_22r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_23r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_24r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_25r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_26r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_27r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_28r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_29r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_30r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_31r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_32r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_33r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_34r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_35r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_36r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_37r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_38r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_39r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_40r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_41r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_42r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_43r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_44r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_45r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_46r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_47r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_48r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_49r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_50r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_51r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_52r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_53r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_54r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_55r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_56r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_57r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_58r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_59r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_60r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_61r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_62r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBMISSPC_CHID_63r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_16r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_17r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_18r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_19r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_20r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_21r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_22r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_23r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_24r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_25r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_26r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_27r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_28r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_29r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_30r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_31r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_32r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_33r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_34r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_35r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_36r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_37r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_38r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_39r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_40r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_41r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_42r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_43r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_44r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_45r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_46r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_47r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_48r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_49r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_50r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_51r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_52r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_53r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_54r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_55r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_56r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_57r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_58r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_59r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_60r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_61r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_62r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBRSTRT_CHID_63r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBSLPCFGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBSLPCMDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_16r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_17r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_18r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_19r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_20r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_21r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_22r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_23r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_24r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_25r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_26r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_27r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_28r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_29r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_30r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_31r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_32r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_33r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_34r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_35r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_36r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_37r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_38r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_39r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_40r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_41r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_42r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_43r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_44r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_45r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_46r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_47r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_48r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_49r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_50r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_51r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_52r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_53r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_54r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_55r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_56r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_57r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_58r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_59r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_60r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_61r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_62r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_JBUNDRPC_CHID_63r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_KNOWN_MCAST_BLOCK_MASKr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_KNOWN_MCAST_BLOCK_MASK_64r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_KNOWN_MCAST_BLOCK_MASK_64_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_KNOWN_MCAST_BLOCK_MASK_64_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_KNOWN_MCAST_BLOCK_MASK_64_BCM56634_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_KNOWN_MCAST_BLOCK_MASK_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_KNOWN_MCAST_BLOCK_MASK_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_KNOWN_MCAST_BLOCK_MASK_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_KNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_KNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_KNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_KNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_KNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_KNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_L2MC_DBGCTRLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_L2MC_DBGCTRL_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_L2MC_DBGCTRL_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L2MC_DBGCTRL_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_L2MC_DBGCTRL_BCM56820_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_L2MC_PARITY_CONTROLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_L2MC_PARITY_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_L2MC_PARITY_CONTROL_BCM56224_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_L2MC_PARITY_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L2MC_PARITY_CONTROL_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L2MC_PARITY_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_L2MC_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_L2MC_PARITY_STATUSr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_L2MC_PARITY_STATUS_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_L2MC_PARITY_STATUS_BCM56224_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_L2MC_PARITY_STATUS_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L2MC_PARITY_STATUS_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L2MC_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_L2MC_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L2MC_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L2MC_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_L2MC_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L2MC_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_L2_AGE_DEBUGr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    SOC_REG_INT_L2_AGE_DEBUG_2r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_L2_AGE_DEBUG_2_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_L2_AGE_DEBUG_2_BCM56840_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_L2_AGE_DEBUG_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0)
    SOC_REG_INT_L2_AGE_DEBUG_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_L2_AGE_DEBUG_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_REG_INT_L2_AGE_DEBUG_BCM56304_B0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_L2_AGE_DEBUG_BCM56440_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_L2_AGE_DEBUG_BCM56514_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L2_AGE_DEBUG_BCM56624_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_L2_AGE_DEBUG_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_L2_AGE_DEBUG_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L2_AGE_DEBUG_BCM56840_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_L2_AGE_TIMERr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_L2_AGE_TIMER_BCM56504_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    SOC_REG_INT_L2_AGE_TIMER_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_L2_AGE_TIMER_BCM56800_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_L2_AGE_TIMER_BCM56840_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_L2_AUX_HASH_CONTROLr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_L2_AUX_HASH_CONTROL_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_L2_AUX_HASH_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_L2_AUX_HASH_CONTROL_BCM56224_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_L2_AUX_HASH_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L2_AUX_HASH_CONTROL_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_L2_AUX_HASH_CONTROL_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L2_AUX_HASH_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_L2_BULK_CONTROLr,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_L2_ENTRY_ADDR_MASKr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_L2_ENTRY_ADDR_MASK_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_L2_ENTRY_CONTROLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L2_ENTRY_DA_DBGCTRL_0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L2_ENTRY_DA_DBGCTRL_1r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L2_ENTRY_DA_DBGCTRL_2r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L2_ENTRY_DA_DBGCTRL_3r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L2_ENTRY_DA_DBGCTRL_4r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L2_ENTRY_DA_DBGCTRL_5r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L2_ENTRY_DA_DBGCTRL_6r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L2_ENTRY_DA_DBGCTRL_7r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L2_ENTRY_DA_DBGCTRL_8r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_L2_ENTRY_DBGCTRL0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_L2_ENTRY_DBGCTRL1r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_L2_ENTRY_DBGCTRL0_BCM56820_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L2_ENTRY_DBGCTRL_0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L2_ENTRY_DBGCTRL_1r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L2_ENTRY_DBGCTRL_2r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L2_ENTRY_DBGCTRL_3r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_L2_ENTRY_DBGCTRL_0_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_L2_ENTRY_DBGCTRL_0_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_L2_ENTRY_DBGCTRL_0_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L2_ENTRY_DBGCTRL_0_BCM56634_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_L2_ENTRY_DBGCTRL_1_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_L2_ENTRY_DBGCTRL_1_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_L2_ENTRY_DBGCTRL_1_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L2_ENTRY_DBGCTRL_1_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_L2_ENTRY_DBGCTRL_2_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_L2_ENTRY_PARITY_CONTROLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_L2_ENTRY_PARITY_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_L2_ENTRY_PARITY_CONTROL_BCM56224_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_L2_ENTRY_PARITY_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_L2_ENTRY_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L2_ENTRY_PARITY_CONTROL_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L2_ENTRY_PARITY_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_L2_ENTRY_PARITY_CONTROL_BCM56800_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L2_ENTRY_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56504_B0)
    SOC_REG_INT_L2_ENTRY_PARITY_STATUSr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L2_ENTRY_PARITY_STATUS_0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L2_ENTRY_PARITY_STATUS_1r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_L2_ENTRY_PARITY_STATUS_0_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_L2_ENTRY_PARITY_STATUS_0_BCM56334_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_L2_ENTRY_PARITY_STATUS_1_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_L2_ENTRY_PARITY_STATUS_1_BCM56334_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_L2_ENTRY_PARITY_STATUS_BCM53314_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_L2_ENTRY_PARITY_STATUS_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0)
    SOC_REG_INT_L2_ENTRY_PARITY_STATUS_BCM56304_B0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_L2_ENTRY_PARITY_STATUS_BCM56514_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_L2_ENTRY_PARITY_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_L2_ENTRY_PARITY_STATUS_BCM56820_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L2_ENTRY_PARITY_STATUS_INTR_0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L2_ENTRY_PARITY_STATUS_INTR_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_L2_ENTRY_PARITY_STATUS_INTR_0_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L2_ENTRY_PARITY_STATUS_INTR_0_BCM56840_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_L2_ENTRY_PARITY_STATUS_INTR_1_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L2_ENTRY_PARITY_STATUS_INTR_1_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L2_ENTRY_PARITY_STATUS_NACK_0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L2_ENTRY_PARITY_STATUS_NACK_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_L2_ENTRY_PARITY_STATUS_NACK_0_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L2_ENTRY_PARITY_STATUS_NACK_0_BCM56840_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_L2_ENTRY_PARITY_STATUS_NACK_1_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L2_ENTRY_PARITY_STATUS_NACK_1_BCM56840_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L2_ENTRY_SA_DBGCTRL_0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L2_ENTRY_SA_DBGCTRL_1r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L2_ENTRY_SA_DBGCTRL_2r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L2_ENTRY_SA_DBGCTRL_3r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L2_ENTRY_SA_DBGCTRL_4r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L2_ENTRY_SA_DBGCTRL_5r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L2_ENTRY_SA_DBGCTRL_6r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L2_ENTRY_SA_DBGCTRL_7r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L2_ENTRY_SA_DBGCTRL_8r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_L2_HITDA_DBGCTRLr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_L2_HITSA_DBGCTRLr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_L2_HIT_CONTROLr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_L2_HIT_CONTROL_BCM56224_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_L2_HIT_DBGCTRLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L2_HIT_DBGCTRL_0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L2_HIT_DBGCTRL_1r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L2_HIT_DBGCTRL_2r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L2_HIT_DBGCTRL_3r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L2_HIT_DBGCTRL_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_L2_HIT_DBGCTRL_0_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_L2_HIT_DBGCTRL_1_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_L2_HIT_DBGCTRL_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_L2_HIT_DBGCTRL_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L2_HIT_DBGCTRL_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L2_HIT_DBGCTRL_BCM56634_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56602_A0)
    SOC_REG_INT_L2_ISr,
#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_L2_IS_BCM56601_B0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_L2_LEARN_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_L2_LEARN_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L2_LEARN_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_L2_LEARN_CONTROL_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L2_LEARN_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_L2_MOD_FIFO_CNTr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_L2_MOD_FIFO_CNT_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_L2_MOD_FIFO_CNT_BCM56224_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_L2_MOD_FIFO_CNT_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_L2_MOD_FIFO_CNT_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L2_MOD_FIFO_CNT_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L2_MOD_FIFO_CNT_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_L2_MOD_FIFO_CNT_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_L2_MOD_FIFO_CNT_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L2_MOD_FIFO_CNT_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L2_MOD_FIFO_DBGCTRLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_L2_MOD_FIFO_DBGCTRL_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_L2_MOD_FIFO_DBGCTRL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_L2_MOD_FIFO_DBGCTRL_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L2_MOD_FIFO_DBGCTRL_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_L2_MOD_FIFO_DBGCTRL_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L2_MOD_FIFO_DBGCTRL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L2_MOD_FIFO_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_L2_MOD_FIFO_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L2_MOD_FIFO_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L2_MOD_FIFO_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_L2_MOD_FIFO_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L2_MOD_FIFO_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L2_MOD_FIFO_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_L2_MOD_FIFO_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L2_MOD_FIFO_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L2_MOD_FIFO_RD_PTRr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_L2_MOD_FIFO_RD_PTR_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_L2_MOD_FIFO_RD_PTR_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_L2_MOD_FIFO_RD_PTR_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L2_MOD_FIFO_RD_PTR_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_L2_MOD_FIFO_RD_PTR_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L2_MOD_FIFO_RD_PTR_BCM56840_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_L2_MOD_FIFO_STATUSr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L2_MOD_FIFO_WR_PTRr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_L2_MOD_FIFO_WR_PTR_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_L2_MOD_FIFO_WR_PTR_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_L2_MOD_FIFO_WR_PTR_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L2_MOD_FIFO_WR_PTR_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_L2_MOD_FIFO_WR_PTR_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L2_MOD_FIFO_WR_PTR_BCM56840_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_L2_PP_CTr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_L2_PP_SAMr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_CONFIGr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_CONFIG_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_CONFIG_BCM56224_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_CONFIG_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_CONFIG_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_CONFIG_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_CONFIG_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_CONFIG_BCM56840_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_CONTROLr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_CONTROL_BCM56820_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_DBGCTRLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_DBGCTRL_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_DBGCTRL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_DBGCTRL_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_DBGCTRL_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_DBGCTRL_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_DBG_DATAr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_DBG_DATA_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_DBG_DATA_BCM56224_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_DBG_DATA_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_DBG_DATA_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_DBG_DATA_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_DBG_DATA_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_DBG_DATA_BCM56840_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_ENABLEr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S10_STATUSr,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S10_STATUS_BCM56504_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S10_STATUS_BCM56504_B0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S10_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S2_STATUSr,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S2_STATUS_BCM56504_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S2_STATUS_BCM56504_B0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S2_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S3_STATUSr,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S3_STATUS_BCM56504_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S3_STATUS_BCM56504_B0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S3_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S5_STATUSr,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S5_STATUS_BCM56504_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S5_STATUS_BCM56504_B0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S5_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S6_STATUSr,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S6_STATUS_BCM56504_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S6_STATUS_BCM56504_B0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S6_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S8_STATUSr,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S8_STATUS_BCM56504_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S8_STATUS_BCM56504_B0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_S8_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_STATUSr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_STATUS_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_STATUS_BCM56224_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_STATUS_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_STATUS_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_STATUS_BCM56504_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_STATUS_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_STATUS_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_STATUS_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_BIST_STATUS_BCM56840_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_CONTROLr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_DBGCTRLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_DBGCTRL_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_DBGCTRL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_DBGCTRL_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_DBGCTRL_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_DBGCTRL_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L2_USER_ENTRY_CAM_DBGCTRL_BCM56840_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_L2_USER_ENTRY_DATA_DBGCTRLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_L2_USER_ENTRY_DATA_DBGCTRL_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_L2_USER_ENTRY_DATA_DBGCTRL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_L2_USER_ENTRY_DATA_DBGCTRL_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L2_USER_ENTRY_DATA_DBGCTRL_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L2_USER_ENTRY_DATA_DBGCTRL_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_L2_USER_ENTRY_DATA_DBGCTRL_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L2_USER_ENTRY_DATA_DBGCTRL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L2_USER_ENTRY_DATA_PARITY_CONTROLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L2_USER_ENTRY_DATA_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L2_USER_ENTRY_DATA_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L2_USER_ENTRY_DATA_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L2_USER_ENTRY_DATA_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L2_USER_ENTRY_DATA_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_L2_USER_ENTRY_DBGCTRLr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_L2_USER_SAMr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_L3MC_DBGCTRLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_L3MC_DBGCTRL_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_L3MC_DBGCTRL_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L3MC_DBGCTRL_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_L3MC_DBGCTRL_BCM56820_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_L3MC_PARITY_CONTROLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_L3MC_PARITY_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_L3MC_PARITY_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_L3MC_PARITY_STATUSr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_L3MC_PARITY_STATUS_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_L3MC_PARITY_STATUS_BCM56334_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_L3_AUX_HASH_CONTROLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_L3_AUX_HASH_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_L3_AUX_HASH_CONTROL_BCM56224_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L3_AUX_HASH_CONTROL_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_AUX_HASH_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_L3_AUX_HASH_CONTROL_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_L3_AUX_HASH_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L3_DEFIP_128_CAM_BIST_CONFIGr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_L3_DEFIP_128_CAM_BIST_CONFIG_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_L3_DEFIP_128_CAM_BIST_CONFIG_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_DEFIP_128_CAM_BIST_CONFIG_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_L3_DEFIP_128_CAM_BIST_CONFIG_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L3_DEFIP_128_CAM_BIST_CONFIG_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L3_DEFIP_128_CAM_BIST_CONTROLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_L3_DEFIP_128_CAM_BIST_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_L3_DEFIP_128_CAM_BIST_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_DEFIP_128_CAM_BIST_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_L3_DEFIP_128_CAM_BIST_CONTROL_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L3_DEFIP_128_CAM_BIST_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L3_DEFIP_128_CAM_BIST_DBG_DATAr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_L3_DEFIP_128_CAM_BIST_DBG_DATA_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_L3_DEFIP_128_CAM_BIST_DBG_DATA_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_DEFIP_128_CAM_BIST_DBG_DATA_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_L3_DEFIP_128_CAM_BIST_DBG_DATA_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L3_DEFIP_128_CAM_BIST_DBG_DATA_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L3_DEFIP_128_CAM_BIST_STATUSr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_L3_DEFIP_128_CAM_BIST_STATUS_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_L3_DEFIP_128_CAM_BIST_STATUS_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_DEFIP_128_CAM_BIST_STATUS_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_L3_DEFIP_128_CAM_BIST_STATUS_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L3_DEFIP_128_CAM_BIST_STATUS_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L3_DEFIP_128_CAM_DBGCTRLr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_L3_DEFIP_128_CAM_DBGCTRL0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_L3_DEFIP_128_CAM_DBGCTRL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_L3_DEFIP_128_CAM_DBGCTRL_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_DEFIP_128_CAM_DBGCTRL_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L3_DEFIP_128_CAM_DBGCTRL_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L3_DEFIP_128_CAM_ENABLEr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_L3_DEFIP_128_CAM_ENABLE_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_L3_DEFIP_128_CAM_ENABLE_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_DEFIP_128_CAM_ENABLE_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_L3_DEFIP_128_CAM_ENABLE_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L3_DEFIP_128_CAM_ENABLE_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L3_DEFIP_128_DATA_DBGCTRLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_L3_DEFIP_128_DATA_DBGCTRL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_L3_DEFIP_128_DATA_DBGCTRL_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_DEFIP_128_DATA_DBGCTRL_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_L3_DEFIP_128_DATA_DBGCTRL_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L3_DEFIP_128_DATA_DBGCTRL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_DEFIP_128_DATA_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_L3_DEFIP_128_DATA_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L3_DEFIP_128_DATA_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_DEFIP_128_DATA_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_L3_DEFIP_128_DATA_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_L3_DEFIP_128_DATA_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_DEFIP_128_DATA_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L3_DEFIP_128_DATA_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_CONFIGr,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_CONFIG_BCM56224_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_CONFIG_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_CONFIG_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_CONFIG_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_CONFIG_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_CONFIG_BCM56840_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_CONTROLr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_CONTROL_BCM56820_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_DBGCTRLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_DBGCTRL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_DBGCTRL_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_DBGCTRL_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_DBGCTRL_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_DBG_DATAr,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_DBG_DATA_BCM56224_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_DBG_DATA_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_DBG_DATA_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_DBG_DATA_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_DBG_DATA_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_DBG_DATA_BCM56840_A0r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_S10_STATUSr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_S10_STATUS_BCM56304_B0r,
#endif
#if defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_S10_STATUS_BCM56504_B0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_S10_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_S12_STATUSr,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_S2_STATUSr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_S2_STATUS_BCM56304_B0r,
#endif
#if defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_S2_STATUS_BCM56504_B0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_S2_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_S3_STATUSr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_S3_STATUS_BCM56304_B0r,
#endif
#if defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_S3_STATUS_BCM56504_B0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_S3_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_S5_STATUSr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_S5_STATUS_BCM56304_B0r,
#endif
#if defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_S5_STATUS_BCM56504_B0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_S5_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_S6_STATUSr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_S6_STATUS_BCM56304_B0r,
#endif
#if defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_S6_STATUS_BCM56504_B0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_S6_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_S8_STATUSr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_S8_STATUS_BCM56304_B0r,
#endif
#if defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_S8_STATUS_BCM56504_B0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_S8_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_STATUSr,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_STATUS_BCM56224_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_STATUS_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_STATUS_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_STATUS_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_STATUS_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_STATUS_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L3_DEFIP_CAM_BIST_STATUS_BCM56840_A0r,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_L3_DEFIP_CAM_CONTROL0r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_L3_DEFIP_CAM_CONTROL1r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_REG_INT_L3_DEFIP_CAM_CONTROL0_BCM56304_B0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0)
    SOC_REG_INT_L3_DEFIP_CAM_CONTROL1_BCM56304_B0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    SOC_REG_INT_L3_DEFIP_CAM_CONTROL1_BCM56314_A0r,
#endif
#if defined(BCM_56504_B0)
    SOC_REG_INT_L3_DEFIP_CAM_CONTROL1_BCM56504_B0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_L3_DEFIP_CAM_CONTROL1_BCM56514_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL1r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL2r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL3r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL0_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL0_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL0_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL0_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL0_BCM56840_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL1_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL1_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL1_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL1_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL1_BCM56840_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL2_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL2_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL2_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL2_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL3_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L3_DEFIP_CAM_DBGCTRL3_BCM56840_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_L3_DEFIP_CAM_DEBUG_DATA_0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_L3_DEFIP_CAM_DEBUG_DATA_1r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_L3_DEFIP_CAM_DEBUG_DATA_2r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_L3_DEFIP_CAM_DEBUG_SENDr,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_L3_DEFIP_CAM_ENABLEr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_L3_DEFIP_CAM_ENABLE_BCM56142_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_L3_DEFIP_CAM_ENABLE_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_REG_INT_L3_DEFIP_CAM_ENABLE_BCM56304_B0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_L3_DEFIP_CAM_ENABLE_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_L3_DEFIP_CAM_ENABLE_BCM56440_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_L3_DEFIP_CAM_ENABLE_BCM56514_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L3_DEFIP_CAM_ENABLE_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_DEFIP_CAM_ENABLE_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_L3_DEFIP_CAM_ENABLE_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_L3_DEFIP_CAM_ENABLE_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L3_DEFIP_CAM_ENABLE_BCM56840_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_L3_DEFIP_DATA_DBGCTRLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L3_DEFIP_DATA_DBGCTRL_0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_L3_DEFIP_DATA_DBGCTRL_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_L3_DEFIP_DATA_DBGCTRL_0_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_L3_DEFIP_DATA_DBGCTRL_1_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_L3_DEFIP_DATA_DBGCTRL_1_BCM56840_B0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_L3_DEFIP_DATA_DBGCTRL_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_L3_DEFIP_DATA_DBGCTRL_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L3_DEFIP_DATA_DBGCTRL_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_DEFIP_DATA_DBGCTRL_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_L3_DEFIP_DATA_DBGCTRL_BCM56820_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_DEFIP_DATA_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_L3_DEFIP_DATA_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L3_DEFIP_DATA_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_DEFIP_DATA_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_L3_DEFIP_DATA_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_L3_DEFIP_DATA_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_DEFIP_DATA_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L3_DEFIP_DATA_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_L3_DEFIP_KEY_SELr,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_L3_DEFIP_PARITY_CONTROLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_L3_DEFIP_PARITY_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_L3_DEFIP_PARITY_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L3_DEFIP_PARITY_CONTROL_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_L3_DEFIP_PARITY_CONTROL_BCM56820_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_L3_DEFIP_PARITY_STATUSr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_L3_DEFIP_PARITY_STATUS_BCM56142_A0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    SOC_REG_INT_L3_DEFIP_PARITY_STATUS_BCM56314_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_L3_DEFIP_PARITY_STATUS_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L3_DEFIP_PARITY_STATUS_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_L3_DEFIP_PARITY_STATUS_BCM56820_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_L3_DEFIP_RPF_CONTROLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L3_DEFIP_RPF_CONTROL_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_DEFIP_RPF_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_L3_DEFIP_RPF_CONTROL_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_L3_DEFIP_RPF_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_L3_ECMP_DBGCTRLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_ECMP_GROUP_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_L3_ECMP_GROUP_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_ECMP_GROUP_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_L3_ECMP_GROUP_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_ECMP_GROUP_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_L3_ECMP_GROUP_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_ECMP_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_L3_ECMP_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_ECMP_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_L3_ECMP_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L3_ECMP_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_ECMP_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_L3_ECMP_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L3_ECMP_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_L3_ENTRY_ADDR_MASKr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_L3_ENTRY_CONTROLr,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_L3_ENTRY_CONTROL_BCM56514_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_L3_ENTRY_DBGCTRL0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_L3_ENTRY_DBGCTRL1r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_L3_ENTRY_DBGCTRL2r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_L3_ENTRY_DBGCTRL3r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_L3_ENTRY_DBGCTRL4r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_L3_ENTRY_DBGCTRL5r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_L3_ENTRY_DBGCTRL6r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_L3_ENTRY_DBGCTRL0_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_L3_ENTRY_DBGCTRL0_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L3_ENTRY_DBGCTRL0_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_ENTRY_DBGCTRL0_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_L3_ENTRY_DBGCTRL0_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_L3_ENTRY_DBGCTRL0_BCM56840_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_L3_ENTRY_DBGCTRL1_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_L3_ENTRY_DBGCTRL1_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L3_ENTRY_DBGCTRL1_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_ENTRY_DBGCTRL1_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_L3_ENTRY_DBGCTRL1_BCM56840_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_L3_ENTRY_PARITY_CONTROLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_L3_ENTRY_PARITY_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_L3_ENTRY_PARITY_CONTROL_BCM56224_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_L3_ENTRY_PARITY_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_L3_ENTRY_PARITY_CONTROL_BCM56514_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L3_ENTRY_PARITY_CONTROL_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_ENTRY_PARITY_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_L3_ENTRY_PARITY_CONTROL_BCM56800_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_L3_ENTRY_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56504_B0)
    SOC_REG_INT_L3_ENTRY_PARITY_STATUSr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L3_ENTRY_PARITY_STATUS_0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L3_ENTRY_PARITY_STATUS_1r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_L3_ENTRY_PARITY_STATUS_0_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_L3_ENTRY_PARITY_STATUS_0_BCM56334_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_L3_ENTRY_PARITY_STATUS_1_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_L3_ENTRY_PARITY_STATUS_1_BCM56334_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_L3_ENTRY_PARITY_STATUS_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_REG_INT_L3_ENTRY_PARITY_STATUS_BCM56304_B0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_L3_ENTRY_PARITY_STATUS_BCM56514_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_L3_ENTRY_PARITY_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_L3_ENTRY_PARITY_STATUS_BCM56820_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_ENTRY_PARITY_STATUS_INTR_0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_ENTRY_PARITY_STATUS_INTR_1r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0)
    SOC_REG_INT_L3_ENTRY_PARITY_STATUS_INTR_0_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_L3_ENTRY_PARITY_STATUS_INTR_0_BCM56840_B0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0)
    SOC_REG_INT_L3_ENTRY_PARITY_STATUS_INTR_1_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_L3_ENTRY_PARITY_STATUS_INTR_1_BCM56840_B0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_ENTRY_PARITY_STATUS_NACK_0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_ENTRY_PARITY_STATUS_NACK_1r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0)
    SOC_REG_INT_L3_ENTRY_PARITY_STATUS_NACK_0_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_L3_ENTRY_PARITY_STATUS_NACK_0_BCM56840_B0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0)
    SOC_REG_INT_L3_ENTRY_PARITY_STATUS_NACK_1_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_L3_ENTRY_PARITY_STATUS_NACK_1_BCM56840_B0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_L3_HIT_DEBUGr,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_L3_HIT_DEBUG_BCM56514_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L3_IIF_PARITY_CONTROLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_L3_IIF_PARITY_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_IIF_PARITY_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_L3_IIF_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L3_IIF_PARITY_STATUSr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_IIF_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_L3_IIF_PARITY_STATUS_INTR_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_L3_IIF_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_IIF_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_L3_IIF_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_IPMC_1_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_L3_IPMC_1_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L3_IPMC_1_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_IPMC_1_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_L3_IPMC_1_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L3_IPMC_1_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_IPMC_1_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_L3_IPMC_1_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_L3_IPMC_1_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L3_IPMC_PARITY_CONTROLr,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_L3_IPMC_PARITY_CONTROL_BCM56224_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_IPMC_PARITY_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_L3_IPMC_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L3_IPMC_PARITY_STATUSr,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_L3_IPMC_PARITY_STATUS_BCM56224_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_IPMC_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_L3_IPMC_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_IPMC_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_L3_IPMC_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_IPMC_REMAP_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_L3_IPMC_REMAP_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_IPMC_REMAP_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_L3_IPMC_REMAP_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_IPMC_REMAP_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_L3_IPMC_REMAP_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L3_MTU_VALUES_PARITY_CONTROLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_L3_MTU_VALUES_PARITY_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_L3_MTU_VALUES_PARITY_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_MTU_VALUES_PARITY_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_L3_MTU_VALUES_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L3_MTU_VALUES_PARITY_STATUSr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_L3_MTU_VALUES_PARITY_STATUS_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_L3_MTU_VALUES_PARITY_STATUS_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_MTU_VALUES_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_L3_MTU_VALUES_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_MTU_VALUES_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_L3_MTU_VALUES_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L3_TUNNEL_CAM_BIST_CONFIGr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_L3_TUNNEL_CAM_BIST_CONFIG_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_TUNNEL_CAM_BIST_CONFIG_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_L3_TUNNEL_CAM_BIST_CONFIG_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_L3_TUNNEL_CAM_BIST_CONFIG_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L3_TUNNEL_CAM_BIST_DBG_DATAr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_L3_TUNNEL_CAM_BIST_DBG_DATA_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_TUNNEL_CAM_BIST_DBG_DATA_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_L3_TUNNEL_CAM_BIST_DBG_DATA_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_L3_TUNNEL_CAM_BIST_DBG_DATA_BCM56840_A0r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_L3_TUNNEL_CAM_BIST_S10_STATUSr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_L3_TUNNEL_CAM_BIST_S10_STATUS_BCM56504_B0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_L3_TUNNEL_CAM_BIST_S10_STATUS_BCM56514_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_L3_TUNNEL_CAM_BIST_S10_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_L3_TUNNEL_CAM_BIST_S2_STATUSr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_L3_TUNNEL_CAM_BIST_S2_STATUS_BCM56504_B0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_L3_TUNNEL_CAM_BIST_S2_STATUS_BCM56514_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_L3_TUNNEL_CAM_BIST_S2_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_L3_TUNNEL_CAM_BIST_S3_STATUSr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_L3_TUNNEL_CAM_BIST_S3_STATUS_BCM56504_B0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_L3_TUNNEL_CAM_BIST_S3_STATUS_BCM56514_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_L3_TUNNEL_CAM_BIST_S3_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_L3_TUNNEL_CAM_BIST_S5_STATUSr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_L3_TUNNEL_CAM_BIST_S5_STATUS_BCM56504_B0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_L3_TUNNEL_CAM_BIST_S5_STATUS_BCM56514_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_L3_TUNNEL_CAM_BIST_S5_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_L3_TUNNEL_CAM_BIST_S6_STATUSr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_L3_TUNNEL_CAM_BIST_S6_STATUS_BCM56504_B0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_L3_TUNNEL_CAM_BIST_S6_STATUS_BCM56514_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_L3_TUNNEL_CAM_BIST_S6_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_L3_TUNNEL_CAM_BIST_S8_STATUSr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_L3_TUNNEL_CAM_BIST_S8_STATUS_BCM56504_B0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_L3_TUNNEL_CAM_BIST_S8_STATUS_BCM56514_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_L3_TUNNEL_CAM_BIST_S8_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_L3_TUNNEL_CAM_BIST_STATUSr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_L3_TUNNEL_CAM_BIST_STATUS_BCM56334_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_L3_TUNNEL_CAM_BIST_STATUS_BCM56514_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L3_TUNNEL_CAM_BIST_STATUS_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_TUNNEL_CAM_BIST_STATUS_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_L3_TUNNEL_CAM_BIST_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_L3_TUNNEL_CAM_BIST_STATUS_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_L3_TUNNEL_CAM_BIST_STATUS_BCM56840_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_L3_TUNNEL_CAM_CONTROLr,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_L3_TUNNEL_CAM_CONTROL_BCM56514_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_L3_TUNNEL_CAM_DBGCTRLr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_L3_TUNNEL_CAM_DBGCTRL_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_L3_TUNNEL_CAM_DBGCTRL_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_TUNNEL_CAM_DBGCTRL_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_L3_TUNNEL_CAM_DBGCTRL_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_L3_TUNNEL_CAM_DBGCTRL_BCM56840_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_L3_TUNNEL_DATA_ONLY_PARITY_CONTROLr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_L3_TUNNEL_DATA_ONLY_PARITY_STATUSr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_TUNNEL_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_L3_TUNNEL_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_TUNNEL_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_L3_TUNNEL_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_L3_TUNNEL_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_L3_TUNNEL_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_LAG_FAILOVER_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LAG_FAILOVER_CONFIG_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_LAG_FAILOVER_CONFIG_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_LAG_FAILOVER_CONFIG_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_LAG_FAILOVER_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LAG_FAILOVER_STATUS_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_LAG_FAILOVER_STATUS_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_LAG_FAILOVER_STATUS_BCM88732_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_LINK_STATUSr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_LINK_STATUS_64r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_LINK_STATUS_64_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_LINK_STATUS_64_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_LINK_STATUS_64_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_LINK_STATUS_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_LINK_STATUS_DEBOUNCE_TIMEOUT_0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_LINK_STATUS_DEBOUNCE_TIMEOUT_1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_LINK_STATUS_DEBOUNCE_TIMEOUT_2r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_LINK_STATUS_DEBOUNCE_TIMEOUT_3r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_LINK_STATUS_DEBOUNCE_TIMEOUT_4r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_LINK_STATUS_DEBOUNCE_TIMEOUT_5r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_LINK_STATUS_DEBOUNCE_TIMEOUT_6r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_LINK_STATUS_DEBOUNCE_TIMEOUT_7r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_LINK_STATUS_DEBOUNCE_TIMEOUT_8r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_LINK_STATUS_DEBOUNCE_TIMEOUT_9r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_LINK_STATUS_DEBOUNCE_TIMEOUT_10r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_LINK_STATUS_DEBOUNCE_TIMEOUT_11r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_LINK_STATUS_DEBOUNCE_TIMEOUT_12r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_LINK_STATUS_DEBOUNCE_TIMEOUT_13r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_LINK_STATUS_DEBOUNCE_TIMEOUT_14r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_LINK_STATUS_DEBOUNCE_TIMEOUT_15r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_LINK_STATUS_DEBOUNCE_TIMEOUT_16r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_LINK_STATUS_DEBOUNCE_TIMEOUT_17r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_LINK_STATUS_DEBOUNCE_TIMEOUT_18r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_LINK_STATUS_DEBOUNCE_TIMEOUT_19r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_LINK_STATUS_DEBOUNCE_TIMEOUT_20r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_LINK_STATUS_DEBOUNCE_TIMEOUT_21r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_LINK_STATUS_DEBOUNCE_TIMEOUT_22r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_LINK_STATUS_DEBOUNCE_TIMEOUT_23r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_LINK_STATUS_GLITCH_DETECTr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_LINK_STATUS_TIMERr,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_LLC_MATCHr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_LLC_MATCH_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_LLC_MATCH_BCM5673_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_ACTIVATION_EVENT_SEENr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_CAPT_ENQUEUE_VIOL_IDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_CAPT_MAX_SHAPER_BUCKET_L0_OVERFLOW_IDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_CAPT_MAX_SHAPER_BUCKET_L0_UNDERFLOW_IDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_CAPT_MAX_SHAPER_BUCKET_L1_OVERFLOW_IDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_CAPT_MAX_SHAPER_BUCKET_L1_UNDERFLOW_IDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_CAPT_MAX_SHAPER_BUCKET_L2_LOWER_OVERFLOW_IDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_CAPT_MAX_SHAPER_BUCKET_L2_LOWER_UNDERFLOW_IDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_CAPT_MAX_SHAPER_BUCKET_L2_UPPER_OVERFLOW_IDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_CAPT_MAX_SHAPER_BUCKET_L2_UPPER_UNDERFLOW_IDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_CAPT_MAX_SHAPER_BUCKET_PORT_OVERFLOW_IDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_CAPT_MAX_SHAPER_BUCKET_PORT_UNDERFLOW_IDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_CAPT_MIN_SHAPER_BUCKET_L0_OVERFLOW_IDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_CAPT_MIN_SHAPER_BUCKET_L0_UNDERFLOW_IDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_CAPT_MIN_SHAPER_BUCKET_L1_OVERFLOW_IDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_CAPT_MIN_SHAPER_BUCKET_L1_UNDERFLOW_IDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_CAPT_MIN_SHAPER_BUCKET_L2_LOWER_OVERFLOW_IDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_CAPT_MIN_SHAPER_BUCKET_L2_LOWER_UNDERFLOW_IDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_CAPT_MIN_SHAPER_BUCKET_L2_UPPER_OVERFLOW_IDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_CAPT_MIN_SHAPER_BUCKET_L2_UPPER_UNDERFLOW_IDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_CAPT_PORT_1_IN_4_VIOL_IDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_CAPT_UPD2_L0_ERROR_OVERFLOW_IDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_CAPT_UPD2_L0_ERROR_UNDERRUN_IDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_CAPT_UPD2_L1_ERROR_OVERFLOW_IDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_CAPT_UPD2_L1_ERROR_UNDERRUN_IDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_CAPT_UPD2_L2_ERROR_OVERFLOW_IDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_CAPT_UPD2_L2_ERROR_UNDERRUN_IDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_CAPT_UPD2_PORT_ERROR_OVERFLOW_IDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_CAPT_UPD2_PORT_ERROR_UNDERRUN_IDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_CONFIG0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_CONFIG_SP_MIN_PRIORITYr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_DEBUG_DEQ_BLOCKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_DEBUG_ENQ_BLOCK_ON_L0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_DEBUG_ENQ_BLOCK_ON_L1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_DEBUG_ENQ_BLOCK_ON_L2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_DEBUG_ENQ_BLOCK_ON_PORTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_DEBUG_INJECT_ACTIVATIONr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_DEQUEUE_EVENT_SEENr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_ERRORr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_ERROR_ECC_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_ERROR_MASKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_ERROR_UPD2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_ERROR_UPD2_MASKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_FC_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_INITr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L0_CHILD_STATE1_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L0_CHILD_WEIGHT_CFG_CNT_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L0_CONFIG_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L0_ECC_1B_COUNTERr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L0_ECC_2B_COUNTERr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L0_ECC_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L0_ECC_DEBUG1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L0_ECC_ERROR1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L0_ECC_ERROR1_MASKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L0_EF_NEXT_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L0_ERROR_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L0_HEADS_TAILS_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L0_MIN_BUCKET_C_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L0_MIN_CONFIG_C_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L0_MIN_NEXT_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L0_PARENT_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L0_PARENT_STATE_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L0_SHAPER_BUCKET_C_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L0_SHAPER_CONFIG_C_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L0_WERR_MAX_SC_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L0_WERR_NEXT_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L1_CHILD_STATE1_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L1_CHILD_WEIGHT_CFG_CNT_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L1_CONFIG_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L1_ECC_1B_COUNTERr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L1_ECC_2B_COUNTERr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L1_ECC_DEBUG1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L1_ECC_ERROR1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L1_ECC_ERROR1_MASKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L1_EF_NEXT_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L1_ERROR_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L1_HEADS_TAILS_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L1_MIN_BUCKET_C_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L1_MIN_CONFIG_C_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L1_MIN_NEXT_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L1_PARENT_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L1_PARENT_STATE_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L1_SHAPER_BUCKET_C_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L1_SHAPER_CONFIG_C_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L1_WERR_MAX_SC_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L1_WERR_NEXT_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L2_ACT_MIN_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L2_ACT_SHAPER_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L2_ACT_XON_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L2_CHILD_STATE1_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L2_CHILD_WEIGHT_CFG_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L2_ECC_1B_COUNTERr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L2_ECC_2B_COUNTERr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L2_ECC_DEBUG1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L2_ECC_DEBUG2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L2_ECC_DEBUG3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L2_ECC_ERROR1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L2_ECC_ERROR1_MASKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L2_ERROR_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L2_MIN_BUCKET_LOWER_C_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L2_MIN_BUCKET_UPPER_C_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L2_MIN_CONFIG_LOWER_C_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L2_MIN_CONFIG_UPPER_C_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L2_MIN_NEXT_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L2_PARENT_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L2_SHAPER_BUCKET_LOWER_C_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L2_SHAPER_BUCKET_UPPER_C_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L2_SHAPER_CONFIG_LOWER_C_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L2_SHAPER_CONFIG_UPPER_C_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_L2_WERR_NEXT_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_MAX_REFRESH_ENABLEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_MEM_DCM_ERRORr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_MEM_DCM_L0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_MEM_DCM_L1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_MEM_DCM_L2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_MEM_DCM_L2_ACTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_MEM_DCM_PORTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_MEM_DEBUG_L0_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_MEM_DEBUG_L0_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_MEM_DEBUG_L0_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_MEM_DEBUG_L0_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_MEM_DEBUG_L0_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_MEM_DEBUG_L0_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_MEM_DEBUG_L0_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_MEM_DEBUG_L0_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_MEM_DEBUG_L0_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_MEM_DEBUG_L0_ERRORr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_MEM_DEBUG_L1_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_MEM_DEBUG_L1_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_MEM_DEBUG_L1_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_MEM_DEBUG_L1_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_MEM_DEBUG_L1_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_MEM_DEBUG_L1_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_MEM_DEBUG_L1_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_MEM_DEBUG_L1_1Ar,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_MEM_DEBUG_L1_1Br,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_MEM_DEBUG_L1_1Dr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_MEM_DEBUG_L1_ERRORr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_MEM_DEBUG_L2_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_MEM_DEBUG_L2_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_MEM_DEBUG_L2_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_MEM_DEBUG_L2_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_MEM_DEBUG_L2_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_MEM_DEBUG_L2_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_MEM_DEBUG_L2_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_MEM_DEBUG_L2_ACT_MINr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_MEM_DEBUG_L2_ACT_SHAPERr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_MEM_DEBUG_L2_ACT_XONr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_MEM_DEBUG_L2_ERRORr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_MEM_DEBUG_PORT1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_MEM_DEBUG_PORT4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_MEM_DEBUG_PORT_TDMr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_MIN_CAP_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_MIN_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_MIN_REFRESH_ENABLEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_MISC_ECC_ERROR1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_MISC_ECC_ERROR1_MASKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_PKT_ACC_CONFIG1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_PKT_ACC_CONFIG2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_PORT_ECC_1B_COUNTERr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_PORT_ECC_2B_COUNTERr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_PORT_ECC_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_PORT_ECC_ERRORr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_PORT_ECC_ERROR_MASKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_PORT_SHAPER_CONFIG_C_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_PORT_TDM_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_PORT_WERR_MAX_SC_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_SHAPER_LAST_ADDR_CONFIG0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_SHAPER_LAST_ADDR_CONFIG1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_SHAPER_LAST_ADDR_CONFIG2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_SHAPER_REFRESH_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_SOFT_RESETr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_TDM_CAL_CFGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_TDM_CAL_CFG_SWITCHr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LLS_TREX2_DEBUG_ENABLEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LMEP_1_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LMEP_1_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LMEP_1_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_LMEP_COMMON_1r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_LMEP_COMMON_2r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_LMEP_COMMON_1_BCM56334_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_LMEP_COMMON_1_BCM56840_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_LMEP_COMMON_2_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LMEP_COMMON_2_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_LMEP_COMMON_2_BCM56840_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    SOC_REG_INT_LMEP_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_LMEP_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    SOC_REG_INT_LMEP_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LMEP_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_LMEP_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_LMEP_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LMEP_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_LMEP_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_LOADING_BAND_THRESHOLDr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_LOCAL_SW_DISABLE_CTRLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_LOCAL_SW_DISABLE_CTRL_BCM56142_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_LOCAL_SW_DISABLE_CTRL_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_LOCAL_SW_DISABLE_CTRL_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_LOCAL_SW_DISABLE_CTRL_BCM56840_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBMr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_64r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_64_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_64_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_64_BCM56634_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_BCM53314_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_BCM56224_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_BCM56514_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_BCM56820_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRRr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64_BCM56634_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_LOPSTHr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_LPM_DUP_MAPPING_0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_LPM_DUP_MAPPING_1r,
#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_LPM_END_OVRDr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_LPM_ENTRY_DUPr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_LPM_ENTRY_DUP_AVAILr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_LPM_ENTRY_DUP_BLKCNTr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_LPM_ENTRY_SRCH_AVAILr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_LPM_ENTRY_SRCH_BLKCNTr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_LPM_ENTRY_VLDr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_LPM_SRCH_MAPPING_0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_LPM_SRCH_MAPPING_1r,
#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_LPM_START_OVRDr,
#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_LPM_TOTAL_OVRDr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_LPORT_ECC_CONTROLr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_LPORT_ECC_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_LPORT_ECC_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_LPORT_ECC_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_LPORT_ECC_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_LPORT_ECC_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_LWMCOSCELLSETLIMITr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_LWMCOSCELLSETLIMIT_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_LWMCOSCELLSETLIMIT_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_LWMCOSCELLSETLIMIT_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_LWMCOSCELLSETLIMIT_BCM56224_A0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    SOC_REG_INT_LWMCOSCELLSETLIMIT_BCM56314_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_LWMCOSCELLSETLIMIT_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_LWMCOSCELLSETLIMIT_BCM56514_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MACSEC_CNTRLr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_MACSEC_CNTRL_BCM53314_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MACSEC_PROG_TX_CRCr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_MACSEC_PROG_TX_CRC_BCM53314_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_MAC_0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_MAC_1r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_MAC_0_BCM56224_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_MAC_0_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MAC_0_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_MAC_0_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAC_0_BCM56685_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MAC_0_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_MAC_0_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_MAC_0_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_MAC_0_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MAC_0_BCM88732_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_MAC_1_BCM56224_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_MAC_1_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MAC_1_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_MAC_1_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAC_1_BCM56685_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MAC_1_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_MAC_1_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_MAC_1_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_MAC_1_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MAC_1_BCM88732_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MAC_BLOCK_TABLEr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAC_BLOCK_TABLE_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MAC_BLOCK_TABLE_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MAC_BLOCK_TABLE_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAC_BLOCK_TABLE_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MAC_BLOCK_TABLE_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MAC_BLOCK_TABLE_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAC_BLOCK_TABLE_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MAC_BLOCK_TABLE_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MAC_BLOCK_TABLE_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_MAC_CNTMAXSZr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_MAC_CNTMAXSZ_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_MAC_CNTMAXSZ_BCM56504_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_MAC_CNTMAXSZ_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_MAC_CNTMAXSZ_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAC_CNTMAXSZ_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_MAC_CNTMAXSZ_BCM56800_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_MAC_CORESPARE0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_MAC_CORESPARE0_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_MAC_CORESPARE0_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_MAC_CORESPARE0_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_MAC_CORESPARE0_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_MAC_CORESPARE0_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAC_CORESPARE0_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5695_A0)
    SOC_REG_INT_MAC_CORESPARE0_BCM5665_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_MAC_CORESPARE0_BCM5675_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_MAC_CORESPARE0_BCM56800_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_MAC_CORESPARE0_BCM88230_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
    SOC_REG_INT_MAC_CTRLr,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_MAC_CTRL_BCM56314_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_MAC_CTRL_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_MAC_CTRL_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_MAC_CTRL_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_MAC_CTRL_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_MAC_CTRL_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
    SOC_REG_INT_MAC_CTRL_BCM56634_A0r,
#endif
#if defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_B0)
    SOC_REG_INT_MAC_CTRL_BCM56634_B0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_MAC_CTRL_BCM5670_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_MAC_CTRL_BCM5673_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_MAC_CTRL_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_MAC_CTRL_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MAC_CTRL_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_MAC_CTRL_BCM88230_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAC_HCFC_CTRLr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_MAC_HCFC_CTRL_BCM56334_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_MAC_HCFC_CTRL_BCM88230_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAC_HCFC_STATUSr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_MAC_HCFC_STATUS_BCM56334_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_MAC_HCFC_STATUS_BCM88230_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_MAC_LIMIT_CONFIGr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_MAC_LIMIT_CONFIG_BCM56224_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_MAC_LIMIT_ENABLEr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_MAC_LIMIT_RAM_DBGCTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MAC_LIMIT_RAM_DBGCTRL_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MAC_LIMIT_RAM_DBGCTRL_1r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_MAC_LIMIT_RAM_DBGCTRL_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_MAC_LIMIT_RAM_DBGCTRL_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAC_LIMIT_RAM_DBGCTRL_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_MAC_MODEr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_MAC_MODE_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_MAC_MODE_BCM56142_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_MAC_MODE_BCM56224_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_MAC_MODE_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MAC_MODE_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_MAC_MODE_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAC_MODE_BCM56685_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MAC_MODE_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_MAC_MODE_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_MAC_MODE_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_MAC_MODE_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MAC_MODE_BCM88732_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAC_PFC_COS0_XOFF_CNTr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_MAC_PFC_COS0_XOFF_CNT_BCM56334_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_MAC_PFC_COS0_XOFF_CNT_BCM88230_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAC_PFC_COS10_XOFF_CNTr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_MAC_PFC_COS10_XOFF_CNT_BCM56334_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_MAC_PFC_COS10_XOFF_CNT_BCM88230_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAC_PFC_COS11_XOFF_CNTr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_MAC_PFC_COS11_XOFF_CNT_BCM56334_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_MAC_PFC_COS11_XOFF_CNT_BCM88230_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAC_PFC_COS12_XOFF_CNTr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_MAC_PFC_COS12_XOFF_CNT_BCM56334_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_MAC_PFC_COS12_XOFF_CNT_BCM88230_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAC_PFC_COS13_XOFF_CNTr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_MAC_PFC_COS13_XOFF_CNT_BCM56334_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_MAC_PFC_COS13_XOFF_CNT_BCM88230_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAC_PFC_COS14_XOFF_CNTr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_MAC_PFC_COS14_XOFF_CNT_BCM56334_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_MAC_PFC_COS14_XOFF_CNT_BCM88230_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAC_PFC_COS15_XOFF_CNTr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_MAC_PFC_COS15_XOFF_CNT_BCM56334_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_MAC_PFC_COS15_XOFF_CNT_BCM88230_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAC_PFC_COS1_XOFF_CNTr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_MAC_PFC_COS1_XOFF_CNT_BCM56334_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_MAC_PFC_COS1_XOFF_CNT_BCM88230_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAC_PFC_COS2_XOFF_CNTr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_MAC_PFC_COS2_XOFF_CNT_BCM56334_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_MAC_PFC_COS2_XOFF_CNT_BCM88230_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAC_PFC_COS3_XOFF_CNTr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_MAC_PFC_COS3_XOFF_CNT_BCM56334_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_MAC_PFC_COS3_XOFF_CNT_BCM88230_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAC_PFC_COS4_XOFF_CNTr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_MAC_PFC_COS4_XOFF_CNT_BCM56334_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_MAC_PFC_COS4_XOFF_CNT_BCM88230_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAC_PFC_COS5_XOFF_CNTr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_MAC_PFC_COS5_XOFF_CNT_BCM56334_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_MAC_PFC_COS5_XOFF_CNT_BCM88230_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAC_PFC_COS6_XOFF_CNTr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_MAC_PFC_COS6_XOFF_CNT_BCM56334_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_MAC_PFC_COS6_XOFF_CNT_BCM88230_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAC_PFC_COS7_XOFF_CNTr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_MAC_PFC_COS7_XOFF_CNT_BCM56334_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_MAC_PFC_COS7_XOFF_CNT_BCM88230_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAC_PFC_COS8_XOFF_CNTr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_MAC_PFC_COS8_XOFF_CNT_BCM56334_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_MAC_PFC_COS8_XOFF_CNT_BCM88230_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAC_PFC_COS9_XOFF_CNTr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_MAC_PFC_COS9_XOFF_CNT_BCM56334_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_MAC_PFC_COS9_XOFF_CNT_BCM88230_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
    SOC_REG_INT_MAC_PFC_CTRLr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_MAC_PFC_CTRL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MAC_PFC_CTRL_BCM56440_A0r,
#endif
#if defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_B0)
    SOC_REG_INT_MAC_PFC_CTRL_BCM56634_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_MAC_PFC_CTRL_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MAC_PFC_CTRL_BCM88732_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAC_PFC_DAr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MAC_PFC_DA_0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MAC_PFC_DA_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MAC_PFC_DA_0_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_MAC_PFC_DA_0_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_MAC_PFC_DA_0_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MAC_PFC_DA_0_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MAC_PFC_DA_1_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_MAC_PFC_DA_1_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_MAC_PFC_DA_1_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MAC_PFC_DA_1_BCM88732_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_MAC_PFC_DA_BCM56334_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_MAC_PFC_DA_BCM88230_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAC_PFC_FIELDr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_MAC_PFC_FIELD_BCM56334_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_MAC_PFC_FIELD_BCM88230_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MAC_PFC_OPCODEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MAC_PFC_OPCODE_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_MAC_PFC_OPCODE_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_MAC_PFC_OPCODE_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MAC_PFC_OPCODE_BCM88732_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MAC_PFC_REFRESH_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MAC_PFC_REFRESH_CTRL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_MAC_PFC_REFRESH_CTRL_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_MAC_PFC_REFRESH_CTRL_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MAC_PFC_REFRESH_CTRL_BCM88732_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MAC_PFC_TYPEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MAC_PFC_TYPE_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_MAC_PFC_TYPE_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_MAC_PFC_TYPE_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MAC_PFC_TYPE_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_MAC_RSV_MASKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MAC_RSV_MASK_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_MAC_RSV_MASK_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MAC_RSV_MASK_BCM88732_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_MAC_RXCTRLr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_MAC_RXCTRL_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_MAC_RXCTRL_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_MAC_RXCTRL_BCM56514_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_MAC_RXCTRL_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_MAC_RXCTRL_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_MAC_RXCTRL_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAC_RXCTRL_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5695_A0)
    SOC_REG_INT_MAC_RXCTRL_BCM5665_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_MAC_RXCTRL_BCM5670_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_MAC_RXCTRL_BCM5673_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_MAC_RXCTRL_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_MAC_RXCTRL_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MAC_RXCTRL_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_MAC_RXCTRL_BCM88230_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_MAC_RXLLFCMSGCNTr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_MAC_RXLLFCMSGCNT_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_MAC_RXLLFCMSGCNT_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_MAC_RXLLFCMSGCNT_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAC_RXLLFCMSGCNT_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MAC_RXLLFCMSGCNT_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_MAC_RXLLFCMSGCNT_BCM88230_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_MAC_RXLLFCMSGFLDSr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_MAC_RXLLFCMSGFLDS_BCM56334_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_MAC_RXLLFCMSGFLDS_BCM56514_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_MAC_RXLLFCMSGFLDS_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAC_RXLLFCMSGFLDS_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MAC_RXLLFCMSGFLDS_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_MAC_RXLLFCMSGFLDS_BCM88230_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_MAC_RXLSSCTRLr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_MAC_RXLSSCTRL_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_MAC_RXLSSCTRL_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_MAC_RXLSSCTRL_BCM56514_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_MAC_RXLSSCTRL_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_MAC_RXLSSCTRL_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_MAC_RXLSSCTRL_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAC_RXLSSCTRL_BCM56634_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_MAC_RXLSSCTRL_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_MAC_RXLSSCTRL_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MAC_RXLSSCTRL_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_MAC_RXLSSCTRL_BCM88230_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_MAC_RXLSSSTATr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_MAC_RXLSSSTAT_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_MAC_RXLSSSTAT_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_MAC_RXLSSSTAT_BCM56514_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_MAC_RXLSSSTAT_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_MAC_RXLSSSTAT_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_MAC_RXLSSSTAT_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAC_RXLSSSTAT_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_MAC_RXLSSSTAT_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MAC_RXLSSSTAT_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_MAC_RXLSSSTAT_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_MAC_RXMACSAr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_MAC_RXMACSA_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_MAC_RXMACSA_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_MAC_RXMACSA_BCM56514_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_MAC_RXMACSA_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_MAC_RXMACSA_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_MAC_RXMACSA_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAC_RXMACSA_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MAC_RXMACSA_BCM5665_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_MAC_RXMACSA_BCM5670_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_MAC_RXMACSA_BCM5673_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_MAC_RXMACSA_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_MAC_RXMACSA_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MAC_RXMACSA_BCM56820_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_MAC_RXMACSA_BCM5695_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_MAC_RXMACSA_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_MAC_RXMAXSZr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_MAC_RXMAXSZ_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_MAC_RXMAXSZ_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_MAC_RXMAXSZ_BCM56514_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_MAC_RXMAXSZ_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_MAC_RXMAXSZ_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_MAC_RXMAXSZ_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAC_RXMAXSZ_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5695_A0)
    SOC_REG_INT_MAC_RXMAXSZ_BCM5665_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_MAC_RXMAXSZ_BCM5670_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_MAC_RXMAXSZ_BCM5673_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_MAC_RXMAXSZ_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_MAC_RXMAXSZ_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MAC_RXMAXSZ_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_MAC_RXMAXSZ_BCM88230_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
    SOC_REG_INT_MAC_RXMUXCTRLr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_MAC_RXMUXCTRL_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_MAC_RXMUXCTRL_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_MAC_RXMUXCTRL_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_MAC_RXMUXCTRL_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_MAC_RXMUXCTRL_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAC_RXMUXCTRL_BCM56634_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_MAC_RXMUXCTRL_BCM5670_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_MAC_RXMUXCTRL_BCM5673_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_MAC_RXMUXCTRL_BCM5675_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_MAC_RXMUXCTRL_BCM56800_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5695_A0)
    SOC_REG_INT_MAC_RXSPARE0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_MAC_RXSPARE0_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_MAC_RXSPARE0_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_MAC_RXSPARE0_BCM56514_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_MAC_RXSPARE0_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_MAC_RXSPARE0_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_MAC_RXSPARE0_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAC_RXSPARE0_BCM56634_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_MAC_RXSPARE0_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_MAC_RXSPARE0_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MAC_RXSPARE0_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_MAC_RXSPARE0_BCM88230_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_MAC_STAT_UPDATE_MASKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MAC_STAT_UPDATE_MASK_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_MAC_STAT_UPDATE_MASK_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MAC_STAT_UPDATE_MASK_BCM88732_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_MAC_TXCTRLr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_MAC_TXCTRL_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_MAC_TXCTRL_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_MAC_TXCTRL_BCM56514_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_MAC_TXCTRL_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_MAC_TXCTRL_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_MAC_TXCTRL_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAC_TXCTRL_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5695_A0)
    SOC_REG_INT_MAC_TXCTRL_BCM5665_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_MAC_TXCTRL_BCM5670_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_MAC_TXCTRL_BCM5673_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_MAC_TXCTRL_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_MAC_TXCTRL_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MAC_TXCTRL_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_MAC_TXCTRL_BCM88230_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_MAC_TXLLFCCTRLr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_MAC_TXLLFCCTRL_BCM56334_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_MAC_TXLLFCCTRL_BCM56514_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_MAC_TXLLFCCTRL_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAC_TXLLFCCTRL_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MAC_TXLLFCCTRL_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_MAC_TXLLFCCTRL_BCM88230_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_MAC_TXLLFCMSGFLDSr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_MAC_TXLLFCMSGFLDS_BCM56334_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_MAC_TXLLFCMSGFLDS_BCM56514_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_MAC_TXLLFCMSGFLDS_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAC_TXLLFCMSGFLDS_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MAC_TXLLFCMSGFLDS_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_MAC_TXLLFCMSGFLDS_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_MAC_TXMACSAr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_MAC_TXMACSA_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_MAC_TXMACSA_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_MAC_TXMACSA_BCM56514_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_MAC_TXMACSA_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_MAC_TXMACSA_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_MAC_TXMACSA_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAC_TXMACSA_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MAC_TXMACSA_BCM5665_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_MAC_TXMACSA_BCM5670_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_MAC_TXMACSA_BCM5673_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_MAC_TXMACSA_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_MAC_TXMACSA_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MAC_TXMACSA_BCM56820_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_MAC_TXMACSA_BCM5695_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_MAC_TXMACSA_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_MAC_TXMAXSZr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_MAC_TXMAXSZ_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_MAC_TXMAXSZ_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_MAC_TXMAXSZ_BCM56514_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_MAC_TXMAXSZ_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_MAC_TXMAXSZ_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_MAC_TXMAXSZ_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAC_TXMAXSZ_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5695_A0)
    SOC_REG_INT_MAC_TXMAXSZ_BCM5665_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_MAC_TXMAXSZ_BCM5670_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_MAC_TXMAXSZ_BCM5673_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_MAC_TXMAXSZ_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_MAC_TXMAXSZ_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MAC_TXMAXSZ_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_MAC_TXMAXSZ_BCM88230_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
    SOC_REG_INT_MAC_TXMUXCTRLr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_MAC_TXMUXCTRL_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_MAC_TXMUXCTRL_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_MAC_TXMUXCTRL_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_MAC_TXMUXCTRL_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_MAC_TXMUXCTRL_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAC_TXMUXCTRL_BCM56634_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_MAC_TXMUXCTRL_BCM5670_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_MAC_TXMUXCTRL_BCM5673_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_MAC_TXMUXCTRL_BCM5675_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_MAC_TXMUXCTRL_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MAC_TXPPPCTRLr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_MAC_TXPPPCTRL_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAC_TXPPPCTRL_BCM56634_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_MAC_TXPPPCTRL_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_MAC_TXPSETHRr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_MAC_TXPSETHR_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_MAC_TXPSETHR_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_MAC_TXPSETHR_BCM56514_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_MAC_TXPSETHR_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_MAC_TXPSETHR_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_MAC_TXPSETHR_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAC_TXPSETHR_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5695_A0)
    SOC_REG_INT_MAC_TXPSETHR_BCM5665_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_MAC_TXPSETHR_BCM5670_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_MAC_TXPSETHR_BCM5673_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_MAC_TXPSETHR_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_MAC_TXPSETHR_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MAC_TXPSETHR_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_MAC_TXPSETHR_BCM88230_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_MAC_TXSPARE0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_MAC_TXSPARE0_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_MAC_TXSPARE0_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_MAC_TXSPARE0_BCM56514_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_MAC_TXSPARE0_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_MAC_TXSPARE0_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_MAC_TXSPARE0_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAC_TXSPARE0_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5695_A0)
    SOC_REG_INT_MAC_TXSPARE0_BCM5665_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_MAC_TXSPARE0_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_MAC_TXSPARE0_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MAC_TXSPARE0_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_MAC_TXSPARE0_BCM88230_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAC_TXTIMESTAMPFIFOREADr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_MAC_TXTIMESTAMPFIFOREAD_BCM56334_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_MAC_TXTIMESTAMPFIFOREAD_BCM88230_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAC_TXTIMESTAMPFIFOSTATUSr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_MAC_TXTIMESTAMPFIFOSTATUS_BCM56334_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_MAC_TXTIMESTAMPFIFOSTATUS_BCM88230_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_MAC_TX_STATUSr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_MAC_TX_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_MAC_XGXS_CTRLr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_MAC_XGXS_CTRL_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_MAC_XGXS_CTRL_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_MAC_XGXS_CTRL_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_MAC_XGXS_CTRL_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_MAC_XGXS_CTRL_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAC_XGXS_CTRL_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5695_A0)
    SOC_REG_INT_MAC_XGXS_CTRL_BCM5665_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_MAC_XGXS_CTRL_BCM5670_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_MAC_XGXS_CTRL_BCM5673_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_MAC_XGXS_CTRL_BCM5675_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_MAC_XGXS_CTRL_BCM56800_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
    SOC_REG_INT_MAC_XGXS_STATr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_MAC_XGXS_STAT_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_MAC_XGXS_STAT_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_MAC_XGXS_STAT_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_MAC_XGXS_STAT_BCM56602_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_MAC_XGXS_STAT_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAC_XGXS_STAT_BCM56634_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_MAC_XGXS_STAT_BCM5670_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_MAC_XGXS_STAT_BCM5673_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_MAC_XGXS_STAT_BCM5675_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_MAC_XGXS_STAT_BCM56800_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAID_PARITY_CONTROLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAID_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAID_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_MAID_REDUCTION_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MAID_REDUCTION_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MAID_REDUCTION_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_MAID_REDUCTION_PARITY_STATUSr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MAID_REDUCTION_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MAID_REDUCTION_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MAID_REDUCTION_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_MAXBUCKETr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_MAXBUCKETCONFIGr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MAXBUCKETCONFIG1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MAXBUCKETCONFIG1_BCM88732_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_MAXBUCKETCONFIG_64r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAXBUCKETCONFIG_64_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MAXBUCKETCONFIG_64_BCM56840_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_MAXBUCKETCONFIG_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_MAXBUCKETCONFIG_BCM56142_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_MAXBUCKETCONFIG_BCM56224_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_MAXBUCKETCONFIG_BCM56514_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_MAXBUCKETCONFIG_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MAXBUCKETCONFIG_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MAXBUCKETCONFIG_BCM88732_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_MAXBUCKETMEMDEBUGr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_MAXBUCKETMEMDEBUG_BCM56142_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_MAXBUCKETMEMDEBUG_BCM56224_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_MAXBUCKET_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_MAXBUCKET_BCM56142_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_MAXBUCKET_BCM56224_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_MAXBUCKET_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MAXBUCKET_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_MAXBUCKET_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MAXBUCKET_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MAXBUCKET_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MAXBUCKET_BCM88732_A0r,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_REG_INT_MAXBWCOMMITMENTr,
#endif
#if defined(BCM_5650_C0)
    SOC_REG_INT_MAXBWCOMMITMENT_BCM5650_C0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MAXBWCOMMITMENT_BCM56601_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_MAXFRr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_MAXFR_BCM56601_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MAXFR_BCM5665_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_MAXFR_BCM56800_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MA_INDEX_PARITY_CONTROLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_MA_INDEX_PARITY_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MA_INDEX_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MA_INDEX_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_MA_INDEX_PARITY_STATUSr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MA_INDEX_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MA_INDEX_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MA_INDEX_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MA_INDEX_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MA_INDEX_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MA_INDEX_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MA_STATE_PARITY_CONTROLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_MA_STATE_PARITY_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MA_STATE_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MA_STATE_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_MA_STATE_PARITY_STATUSr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MA_STATE_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MA_STATE_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MA_STATE_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MA_STATE_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MA_STATE_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MA_STATE_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_MCAST_RATE_CONTROLr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCAST_RATE_CONTROL_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_MCAST_RATE_CONTROL_BCM5673_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_MCAST_RATE_CONTROL_BCM5695_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCAST_RATE_CONTROL_M0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCAST_RATE_CONTROL_M1r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MCAST_STORM_CONTROLr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_MCAST_STORM_CONTROL_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    SOC_REG_INT_MCAST_STORM_CONTROL_BCM56504_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MCFIFOMEMDEBUGr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MCQ_CONFIGr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MCQ_DIS_IPMC_REPLICATION0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MCQ_DIS_IPMC_REPLICATION1r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MCQ_ERRINTRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MCQ_FIFO_BASE_REGr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MCQ_FIFO_EMPTY_REGr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MCQ_GRPTBLERRPTRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MCQ_IPMCREP_SRCHFAIL0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MCQ_IPMCREP_SRCHFAIL1r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MCQ_IPMC_FAST_FLUSH0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MCQ_IPMC_FAST_FLUSH1r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MCQ_IPMC_REPLICATION_STAT0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MCQ_IPMC_REPLICATION_STAT1r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MCQ_MCFIFOERRPTRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MCQ_VLANTBLERRPTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MCS_MEM_POWER_DOWN_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MCS_MEM_POWER_DOWN_INPUTSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MCS_MEM_TM_CONTROL_REG_12r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN0_ARB_STATE_1r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN0_ARB_STATE_2r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MCU_CHN0_AREFr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN0_AREF_STATEr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MCU_CHN0_ATE_CTRLr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MCU_CHN0_ATE_STS1r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MCU_CHN0_ATE_STS2r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MCU_CHN0_BIST_CTRLr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN0_CMDQ_STATEr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN0_CONFIGr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MCU_CHN0_CONFIG_32r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN0_CPUREQ_STATEr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN0_CTLr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN0_CTL_STATEr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN0_CTS_STATEr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MCU_CHN0_DDR_REG1r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56602_A0)
    SOC_REG_INT_MCU_CHN0_DDR_REG2r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56602_A0)
    SOC_REG_INT_MCU_CHN0_DDR_REG3r,
#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MCU_CHN0_DDR_REG2_BCM56601_B0r,
#endif
#if defined(BCM_56601_B0) || defined(BCM_56602_B0)
    SOC_REG_INT_MCU_CHN0_DDR_REG3_BCM56601_B0r,
#endif
#if defined(BCM_56601_C0) || defined(BCM_56602_C0)
    SOC_REG_INT_MCU_CHN0_DDR_REG3_BCM56601_C0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MCU_CHN0_DDR_STS1r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56602_A0)
    SOC_REG_INT_MCU_CHN0_DDR_STS2r,
#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MCU_CHN0_DDR_STS2_BCM56601_B0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MCU_CHN0_DEBUG_CMDQr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MCU_CHN0_DEBUG_CTRLr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MCU_CHN0_DEBUG_RTQr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MCU_CHN0_DEBUG_WDQr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN0_DELAY_CTLr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MCU_CHN0_EXT_MODEREG_FCr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN0_INIT_STATEr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN0_MEM_CMDr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN0_MODEr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MCU_CHN0_MODEREG_FCr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56602_A0)
    SOC_REG_INT_MCU_CHN0_MODEREG_RLr,
#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MCU_CHN0_MODEREG_RL_BCM56601_B0r,
#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MCU_CHN0_MRS_CTRLr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN0_PAD_CTLr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN0_RDRTNQ_STATE_1r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN0_RDRTNQ_STATE_2r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN0_RDRTNQ_STATE_3r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN0_RDRTNQ_STATE_4r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MCU_CHN0_REQ_CMDr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MCU_CHN0_REQ_DESCPr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN0_TIMINGr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56602_A0)
    SOC_REG_INT_MCU_CHN0_TIMING_32r,
#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MCU_CHN0_TIMING_32_BCM56601_B0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN0_WRDATAQ_STATE_1r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN0_WRDATAQ_STATE_2r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN1_ARB_STATE_1r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN1_ARB_STATE_2r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MCU_CHN1_AREFr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN1_AREF_STATEr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MCU_CHN1_ATE_CTRLr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MCU_CHN1_ATE_STS1r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MCU_CHN1_ATE_STS2r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MCU_CHN1_BIST_CTRLr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN1_CMDQ_STATEr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN1_CONFIGr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MCU_CHN1_CONFIG_32r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN1_CPUREQ_STATEr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN1_CTLr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN1_CTL_STATEr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN1_CTS_STATEr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MCU_CHN1_DDR_REG1r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MCU_CHN1_DDR_REG2r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56602_A0)
    SOC_REG_INT_MCU_CHN1_DDR_REG3r,
#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MCU_CHN1_DDR_REG3_BCM56601_B0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MCU_CHN1_DDR_STS1r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MCU_CHN1_DDR_STS2r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MCU_CHN1_DEBUG_CMDQr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MCU_CHN1_DEBUG_CTRLr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MCU_CHN1_DEBUG_RTQr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MCU_CHN1_DEBUG_WDQr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN1_DELAY_CTLr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MCU_CHN1_EXT_MODEREG_FCr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN1_INIT_STATEr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN1_MEM_CMDr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN1_MODEr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MCU_CHN1_MODEREG_FCr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56602_A0)
    SOC_REG_INT_MCU_CHN1_MODEREG_RLr,
#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MCU_CHN1_MODEREG_RL_BCM56601_B0r,
#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MCU_CHN1_MRS_CTRLr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN1_PAD_CTLr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN1_RDRTNQ_STATE_1r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN1_RDRTNQ_STATE_2r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN1_RDRTNQ_STATE_3r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN1_RDRTNQ_STATE_4r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MCU_CHN1_REQ_CMDr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MCU_CHN1_REQ_DESCPr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN1_TIMINGr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56602_A0)
    SOC_REG_INT_MCU_CHN1_TIMING_32r,
#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MCU_CHN1_TIMING_32_BCM56601_B0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN1_WRDATAQ_STATE_1r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN1_WRDATAQ_STATE_2r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN2_ARB_STATE_1r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN2_ARB_STATE_2r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN2_AREF_STATEr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN2_CMDQ_STATEr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN2_CONFIGr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN2_CPUREQ_STATEr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN2_CTLr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN2_CTL_STATEr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN2_CTS_STATEr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN2_DELAY_CTLr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN2_INIT_STATEr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN2_MEM_CMDr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN2_MODEr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN2_PAD_CTLr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN2_RDRTNQ_STATE_1r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN2_RDRTNQ_STATE_2r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN2_RDRTNQ_STATE_3r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN2_RDRTNQ_STATE_4r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN2_TIMINGr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN2_WRDATAQ_STATE_1r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN2_WRDATAQ_STATE_2r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN3_ARB_STATE_1r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN3_ARB_STATE_2r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN3_AREF_STATEr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN3_CMDQ_STATEr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN3_CONFIGr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN3_CPUREQ_STATEr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN3_CTLr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN3_CTL_STATEr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN3_CTS_STATEr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN3_DELAY_CTLr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN3_INIT_STATEr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN3_MEM_CMDr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN3_MODEr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN3_PAD_CTLr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN3_RDRTNQ_STATE_1r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN3_RDRTNQ_STATE_2r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN3_RDRTNQ_STATE_3r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN3_RDRTNQ_STATE_4r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN3_TIMINGr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN3_WRDATAQ_STATE_1r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_CHN3_WRDATAQ_STATE_2r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_DLL_CONTROLr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_DLL_STATUSr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MCU_ISr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56602_A0)
    SOC_REG_INT_MCU_MAIN_CONFIGr,
#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MCU_MAIN_CONFIG_BCM56601_B0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_MAIN_CONTROLr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MCU_MAIN_CONTROL_BCM56601_A0r,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_REG_INT_MCU_MAIN_STATUSr,
#endif
#if defined(BCM_5650_C0)
    SOC_REG_INT_MCU_MAIN_STATUS_BCM5650_C0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MCU_MAIN_STATUS_BCM56601_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_PLL_CONTROLr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MCU_PLL_STATUSr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_MC_CONTROL_1r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_MC_CONTROL_2r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_MC_CONTROL_3r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_MC_CONTROL_4r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_MC_CONTROL_5r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_MC_CONTROL_1_BCM53314_A0r,
#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_MC_CONTROL_1_BCM56218_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    SOC_REG_INT_MC_CONTROL_1_BCM56624_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_MC_CONTROL_1_BCM56840_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_MC_CONTROL_2_BCM53314_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_MC_CONTROL_2_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_MC_CONTROL_2_BCM56224_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    SOC_REG_INT_MC_CONTROL_2_BCM56624_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_MC_CONTROL_2_BCM56840_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_MC_CONTROL_3_BCM53314_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_MC_CONTROL_3_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_MC_CONTROL_3_BCM56224_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    SOC_REG_INT_MC_CONTROL_3_BCM56624_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_MC_CONTROL_3_BCM56840_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_MC_CONTROL_4_BCM53314_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_MC_CONTROL_4_BCM56224_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MC_CONTROL_4_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    SOC_REG_INT_MC_CONTROL_4_BCM56624_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MC_CONTROL_4_BCM56840_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MC_CONTROL_5_BCM56840_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_MC_TRUNK_BLOCK_MASKr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MC_TRUNK_BLOCK_MASK_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_MC_TRUNK_BLOCK_MASK_BCM5673_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MEM0DLYr,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_REG_INT_MEM1DLYr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_MEM1_IPMCGRP_TBL_PARITYERRORPTRr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_MEM1_IPMCGRP_TBL_PARITYERRORPTR_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MEM1_IPMCGRP_TBL_PARITYERRORPTR_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MEM1_IPMCGRP_TBL_PARITYERRORPTR_BCM56820_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_MEM1_IPMCGRP_TBL_PARITYERROR_STATUSr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_MEM1_IPMCGRP_TBL_PARITYERROR_STATUS_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MEM1_IPMCGRP_TBL_PARITYERROR_STATUS_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MEM1_IPMCGRP_TBL_PARITYERROR_STATUS_BCM56820_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_MEM1_IPMCVLAN_TBL_PARITYERRORPTRr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_MEM1_IPMCVLAN_TBL_PARITYERRORPTR_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MEM1_IPMCVLAN_TBL_PARITYERRORPTR_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MEM1_IPMCVLAN_TBL_PARITYERRORPTR_BCM56820_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_MEM1_IPMCVLAN_TBL_PARITYERROR_STATUSr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MEM1_IPMCVLAN_TBL_PARITYERROR_STATUS_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MEM1_IPMCVLAN_TBL_PARITYERROR_STATUS_BCM56820_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MEMCONFIGr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MEMCONFIG_BCM56601_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_MEMFAILINTMASKr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_MEMFAILINTMASK_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_MEMFAILINTMASK_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_MEMFAILINTMASK_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_MEMFAILINTMASK_BCM56224_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_MEMFAILINTMASK_BCM56514_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_MEMFAILINTSTATUSr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_MEMFAILINTSTATUS_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_MEMFAILINTSTATUS_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_MEMFAILINTSTATUS_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_MEMFAILINTSTATUS_BCM56224_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_MEMFAILINTSTATUS_BCM56514_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_MEMFAILMSGBITMAPr,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_MEMFAILMSGCOUNTr,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_REG_INT_MEMORYERRORCNTr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MEMORYERRORCNTCHr,
#endif
#if defined(BCM_5650_C0)
    SOC_REG_INT_MEMORYERRORCNT_BCM5650_C0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MEMORYPTRERRORCNTCHr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_MEMORY_TM_0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_MEMORY_TM_1r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_MEM_FAIL_INT_CTRr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MEM_FAIL_INT_CTR_BCM88732_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_MEM_FAIL_INT_ENr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_MEM_FAIL_INT_EN_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MEM_FAIL_INT_EN_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MEM_FAIL_INT_EN_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MEM_FAIL_INT_EN_BCM56840_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_MEM_FAIL_INT_STATr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_MEM_FAIL_INT_STAT_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MEM_FAIL_INT_STAT_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MEM_FAIL_INT_STAT_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MEM_FAIL_INT_STAT_BCM56840_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_METER_ATTRIBUTESr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_METER_CTLr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_METER_DEF0_0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_METER_DEF0_1r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_METER_DEF1_0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_METER_DEF1_1r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_METER_DEF2_0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_METER_DEF2_1r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_METER_DEF3_0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_METER_DEF3_1r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_METER_DEF4_0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_METER_DEF4_1r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_METER_DEF5_0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_METER_DEF5_1r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_METER_DEF6_0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_METER_DEF6_1r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_METER_DEF7_0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_METER_DEF7_1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MGMT_FRAME_ENABLEr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MIBPSTATr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_MIM_DEFAULT_NETWORK_SVPr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MIM_ENABLEr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MIM_ETHERTYPEr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_MIM_ETHERTYPE_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_MIM_ETHERTYPE_BCM56840_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_MIM_LIP_2_LEP_FC_ENr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_MINBUCKETr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_MINBUCKETCONFIGr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MINBUCKETCONFIG1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MINBUCKETCONFIG1_BCM88732_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_MINBUCKETCONFIG_64r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MINBUCKETCONFIG_64_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MINBUCKETCONFIG_64_BCM56840_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_MINBUCKETCONFIG_BCM56142_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_MINBUCKETCONFIG_BCM56224_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_MINBUCKETCONFIG_BCM56514_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_MINBUCKETCONFIG_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MINBUCKETCONFIG_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MINBUCKETCONFIG_BCM88732_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_MINBUCKETCOS0CONFIGr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_MINBUCKETCOS1CONFIGr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_MINBUCKETCOS2CONFIGr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_MINBUCKETCOS3CONFIGr,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_MINBUCKETMEMDEBUGr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_MINBUCKETMEMDEBUG_BCM56142_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_MINBUCKETMEMDEBUG_BCM56224_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_MINBUCKET_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_MINBUCKET_BCM56142_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_MINBUCKET_BCM56224_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_MINBUCKET_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MINBUCKET_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_MINBUCKET_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MINBUCKET_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MINBUCKET_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MINBUCKET_BCM88732_A0r,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_REG_INT_MINBWGUARANTEEr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88732_A0)
    SOC_REG_INT_MINSPCONFIGr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MINSPCONFIG_BCM56624_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MINSPCONFIG_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MINSPCONFIG_CPUr,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_MIRROR_CONTROLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_MIRROR_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_MIRROR_CONTROL_BCM56218_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_MIRROR_CONTROL_BCM56224_A0r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_MIRROR_CONTROL_BCM56504_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_MIRROR_CONTROL_BCM56504_B0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MIRROR_CONTROL_BCM56601_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_MIRROR_CONTROL_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MIRROR_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MIRROR_CONTROL_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_MIRROR_CONTROL_BCM5673_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_MIRROR_CONTROL_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MIRROR_CONTROL_BCM56820_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MIRROR_DEST_BITMAPr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MIRROR_SELECTr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_MIRROR_SELECT_BCM56840_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_MISCCONFIGr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MISCCONFIG_2r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_MISCCONFIG_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_MISCCONFIG_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_MISCCONFIG_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0)
    SOC_REG_INT_MISCCONFIG_BCM56224_A0r,
#endif
#if defined(BCM_56224_B0)
    SOC_REG_INT_MISCCONFIG_BCM56224_B0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    SOC_REG_INT_MISCCONFIG_BCM56314_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MISCCONFIG_BCM56440_A0r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_MISCCONFIG_BCM56504_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_MISCCONFIG_BCM56504_B0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_MISCCONFIG_BCM56514_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56602_A0)
    SOC_REG_INT_MISCCONFIG_BCM56601_A0r,
#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MISCCONFIG_BCM56601_B0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MISCCONFIG_BCM56624_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MISCCONFIG_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_MISCCONFIG_BCM5673_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_MISCCONFIG_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MISCCONFIG_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_MISCCONFIG_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_MISCCONFIG_BCM56840_B0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_MISCCONFIG_BCM5695_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MISCCONFIG_BCM88732_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MISSING_START_ERR_STATr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_MMRP_CONTROL_1r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_MMRP_CONTROL_2r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MMRP_CONTROL_1_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MMRP_CONTROL_1_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MMRP_CONTROL_2_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MMRP_CONTROL_2_BCM56840_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MMU0_FUSE_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU0_PLL_DEBUGr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MMU1_FUSE_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU1_PLL_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU2_PLL_DEBUGr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_MMUEAVENABLEr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_MMUECCOVERRIDEr,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_MMUFLUSHCONTROLr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_MMUFLUSHCONTROL_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_MMUFLUSHCONTROL_BCM56142_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_MMUMBISTENr,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_MMUMBISTEN_BCM5695_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_MMUMBISTSTATUSr,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_MMUMBISTSTATUS_BCM5695_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_MMUPORTENABLEr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MMUPORTENABLEMOD0r,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_REG_INT_MMUPORTENABLEMOD1r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_MMUPORTENABLE_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_MMUPORTENABLE_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_MMUPORTENABLE_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_MMUPORTENABLE_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0)
    SOC_REG_INT_MMUPORTENABLE_BCM56504_A0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_MMUPORTENABLE_BCM56504_B0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_MMUPORTENABLE_BCM56514_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_MMUPORTENABLE_BCM5673_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_MMUPORTENABLE_HIr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MMUPORTSTOREENABLEr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MMUPORTSTOREENABLEMOD0r,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_REG_INT_MMUPORTSTOREENABLEMOD1r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    SOC_REG_INT_MMUPORTTXENABLEr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_MMUPORTTXENABLE_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_MMUPORTTXENABLE_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_MMUPORTTXENABLE_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_MMUPORTTXENABLE_BCM56224_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_MMUPORTTXENABLE_BCM56514_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_MMUPORTTXENABLE_HIr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MMU_AGING_CTR_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MMU_AGING_EXP_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_CCPE_MEM_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_CCPI_MEM_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_CCP_ECC_1B_COUNTERr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_CCP_ECC_2B_COUNTERr,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_MMU_CELLCNTCOSr,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_MMU_CELLCNTCOS_BCM5675_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_MMU_CELLCNTINGr,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_MMU_CELLCNTING_BCM5675_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_MMU_CELLCNTTOTALr,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_MMU_CELLCNTTOTAL_BCM5675_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MMU_CELLDATA_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MMU_CELLLINK_ECC_STATUSr,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_MMU_CELLLMTCOSr,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_MMU_CELLLMTCOS_LOWERr,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_MMU_CELLLMTCOS_UPPERr,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_MMU_CELLLMTINGr,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_MMU_CELLLMTING_BCM5675_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_MMU_CELLLMTTOTALr,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_MMU_CELLLMTTOTAL_LOWERr,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_MMU_CELLLMTTOTAL_UPPERr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MMU_CFAP_ECC_STATUSr,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_MMU_CFGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_CTR_ECC_1B_COUNTERr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_CTR_ECC_2B_COUNTERr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MMU_CTR_MEM_ECC_STATUSr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MMU_CTR_PARITY_ERRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_E2EFC_CNT_DEBUG_STATUS_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_E2EFC_CNT_DEBUG_STATUS_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_E2EFC_DEBUG_RX_RMT_IBP0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_E2EFC_DEBUG_RX_RMT_IBP1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_E2EFC_DEBUG_TX_RMT_IBP0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_E2EFC_DEBUG_TX_RMT_IBP1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_E2EFC_ERROR_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_E2EFC_ERROR_0_MASKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MMU_ECC_DEBUG0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MMU_ECC_DEBUG1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MMU_ECC_ERROR0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MMU_ECC_ERROR1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MMU_ECC_ERROR0_MASKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MMU_ECC_ERROR1_MASKr,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_MMU_EGR_CTRLr,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_MMU_EGR_PARADr,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_MMU_EGS_PRIMODr,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_MMU_EGS_PRIMOD_BCM5675_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_MMU_EGS_WGTCOSr,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_MMU_EGS_WGTCOS_BCM5675_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_CFG_ECC_DEBUG_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_CFG_ECC_ERROR_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_CFG_ECC_ERROR_0_MASKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_CFG_ECC_STATUS_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_CONFIG_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_ECC_COUNTERSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_EMA_QUEUE_SELECT_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_EMA_QUEUE_SELECT_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_ERROR_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_ERROR_0_MASKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_FAPCONFIG_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_FAPFULLRESETPOINT_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_FAPFULLSETPOINT_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_FAPINIT_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_FAPREADPOINTER_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_FAPSTACKSTATUS_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_FAP_ECC_DEBUG_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_FAP_ECC_ERROR_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_FAP_ECC_ERROR_0_MASKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_FAP_ECC_STATUS_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_FAP_MEMDEBUG_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_FAP_WATERMARKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_HIGIG_25_PRI_GRP0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_HIGIG_25_PRI_GRP1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_HIGIG_26_PRI_GRP0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_HIGIG_26_PRI_GRP1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_HIGIG_27_PRI_GRP0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_HIGIG_27_PRI_GRP1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_HIGIG_28_PRI_GRP0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_HIGIG_28_PRI_GRP1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_ILLEGAL_CELL_TYPE_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_MC_EXT_DROP_COUNTER_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_MC_INT_DROP_COUNTER_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_MISSING_START_ERR_STAT_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_MISSING_START_ERR_STAT_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_RQE_QUEUE_SELECT_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_RQE_QUEUE_SELECT_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_RQE_WR_COMPLETE_DEBUG_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_START_BY_START_ERR_STAT_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_START_BY_START_ERR_STAT_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_TRACE_IF_CAPT_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_TRACE_IF_CAPT_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_TRACE_IF_CAPT_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_TRACE_IF_CAPT_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_TRACE_IF_CAPT_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_TRACE_IF_CAPT_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_TRACE_IF_CAPT_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_TRACE_IF_CAPT_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_TRACE_IF_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_TRACE_IF_COUNTERr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_TRACE_IF_MASK_FIELD_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_TRACE_IF_MASK_FIELD_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_TRACE_IF_MASK_FIELD_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_TRACE_IF_MASK_FIELD_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_TRACE_IF_MASK_FIELD_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_TRACE_IF_MASK_FIELD_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_TRACE_IF_VALUE_FIELD_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_TRACE_IF_VALUE_FIELD_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_TRACE_IF_VALUE_FIELD_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_TRACE_IF_VALUE_FIELD_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_TRACE_IF_VALUE_FIELD_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ENQ_TRACE_IF_VALUE_FIELD_5r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_MMU_ERRSTATr,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_MMU_ERRSTAT_BCM5675_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MMU_ERR_VECTORr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MMU_ES_ARB_TDM_TABLE_ECC_STATUSr,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_MMU_ING_PARADr,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_MMU_ING_PARAD_BCM5675_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_MMU_INTCLRr,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_MMU_INTCLR_BCM5675_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_MMU_INTCNTLr,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_MMU_INTCTRLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MMU_INTERRUPT_MASKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MMU_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_INTR_MASKr,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_MMU_INTSTATr,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_MMU_INTSTAT_BCM5675_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_IPCTR_CONFIG_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_IPCTR_COUNTER1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_IPCTR_COUNTER0_DRESOURCEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_IPCTR_COUNTER1_SNAPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_IPCTR_DROP_TYPEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_IPCTR_MIRROR_ACCEPT_UC_DROP_COUNTERr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_IPMC_VLAN_TBL_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ITE_CFG_ECC_DEBUG_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ITE_CFG_ECC_ERROR_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ITE_CFG_ECC_ERROR_0_MASKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ITE_CFG_ECC_STATUS_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ITE_CFG_ECC_STATUS_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ITE_CTRL_DEBUG_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ITE_DEBUG_STATUS_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ITE_ECC_COUNTERSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ITE_EMA_ACCEPT_COUNTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ITE_EMA_DROP_COUNTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ITE_EMA_POOL_CONG_DETECT_THRESH_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ITE_EMA_POOL_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ITE_EMA_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ITE_EMC_BACKPRESSURE_DEBUG_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ITE_EMC_BACKPRESSURE_DEBUG_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ITE_ERROR_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ITE_ERROR_0_MASKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ITE_QMGR_FLL_DEBUG_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ITE_QMGR_QLL_DEBUG_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ITE_Q_FLUSH_STATUS_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_ITE_WORK_QUEUE_DEBUG_0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_MMU_LLA_PARADr,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_MMU_LLA_PARAD_BCM5675_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_MMU_LLFC_RX_CONFIGr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MMU_LLFC_RX_CONFIG_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MMU_LLFC_RX_CONFIG_BCM88732_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_MMU_LLFC_TX_CONFIG_1r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_MMU_LLFC_TX_CONFIG_2r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MMU_LLFC_TX_CONFIG_3r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MMU_LLFC_TX_CONFIG_4r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_MMU_LLFC_TX_CONFIG_1_BCM56624_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MMU_LLFC_TX_CONFIG_1_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_LLFC_TX_CONFIG_2_BCM56440_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MMU_LLFC_TX_CONFIG_2_BCM56624_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MMU_LLFC_TX_CONFIG_2_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MMU_LLFC_TX_CONFIG_2_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_MEM1_CLINKE_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_MEM1_CLINKI_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_MEM1_CLINK_ECC_COUNTERSr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_MMU_MEMFAILSTATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MMU_MTRO_CPU_PKT_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MMU_MTRO_SHAPE_G0_BUCKET_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MMU_MTRO_SHAPE_G0_CONFIG_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MMU_MTRO_SHAPE_G1_BUCKET_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MMU_MTRO_SHAPE_G1_CONFIG_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MMU_MTRO_SHAPE_G2_BUCKET_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MMU_MTRO_SHAPE_G2_CONFIG_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MMU_MTRO_SHAPE_G3_BUCKET_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MMU_MTRO_SHAPE_G3_CONFIG_ECC_STATUSr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_MMU_PARITYERRORr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_MMU_PARITYERROR_CCPr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_MMU_PARITYERROR_CFAPr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_MMU_PARITYERROR_XQ0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_MMU_PARITYERROR_XQ1r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_MMU_PARITYERROR_XQ2r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_MMU_PKTCNTCOSr,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_MMU_PKTCNTCOS_BCM5675_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_MMU_PKTCNTINGr,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_MMU_PKTCNTING_BCM5675_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MMU_PKTHDR0_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MMU_PKTLENGTH_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MMU_PKTLINK_ECC_STATUSr,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_MMU_PKTLMTCOSr,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_MMU_PKTLMTCOS_LOWERr,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_MMU_PKTLMTCOS_UPPERr,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_MMU_PKTLMTINGr,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_MMU_PKTLMTING_BCM5675_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_MMU_PP_DBE_CNTr,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_MMU_PP_DBE_CNT_BCM5675_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_MMU_PP_DBE_LOGr,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_MMU_PP_DBE_LOG_BCM5675_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_MMU_PP_ECC_CNTLr,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_MMU_PP_ECC_CTRLr,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_MMU_PP_SBE_CNTr,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_MMU_PP_SBE_CNT_BCM5675_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_MMU_PP_SBE_LOGr,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_MMU_PP_SBE_LOG_BCM5675_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MMU_QCN_CNM_CTRL_64r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MMU_QCN_CPQ_SEQr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MMU_QCN_MEM_DEBUGr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MMU_QCN_PARITY_ERRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_QSTRUCT_ECC_1B_COUNTERr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_QSTRUCT_ECC_2B_COUNTERr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_RQE_FIFO_ECC_STATUSr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_MMU_SPARE_REG0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_MMU_SPARE_REG1r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_MMU_SPARE_REG2r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_MMU_SPARE_REG3r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_MMU_SPARE_REG4r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_MMU_SPARE_REG0_BCM5675_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_MMU_SPARE_REG1_BCM5675_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_MMU_STATUSr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_MMU_STATUS_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_MMU_STATUS_BCM56334_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MMU_STATUS_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_THDI_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_THDI_INTR_MASKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_TOQ_BP_DEBUG0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_TOQ_BP_DEBUG1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_TOQ_ECC_1B_COUNTERr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_TOQ_ECC_2B_COUNTERr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_TOQ_STATE_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_TOQ_TCACHE_DEBUG0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_TOQ_TCACHE_DEBUG1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_TOQ_TCACHE_DEBUG2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_TOQ_TCACHE_DEBUG3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_TOQ_TCACHE_DEBUG4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_TOQ_TCACHE_DEBUG5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_TOQ_TCACHE_DEBUG6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_TOQ_TCACHE_DEBUG7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_TOQ_TRACE_DEQ_CAPT_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_TOQ_TRACE_DEQ_CAPT_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_TOQ_TRACE_DEQ_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_TOQ_TRACE_DEQ_COUNTERr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_TOQ_TRACE_DEQ_MASK_FIELDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_TOQ_TRACE_DEQ_VALUE_FIELDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_TOQ_TRACE_ENQ_CAPT_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_TOQ_TRACE_ENQ_CAPT_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_TOQ_TRACE_ENQ_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_TOQ_TRACE_ENQ_COUNTERr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_TOQ_TRACE_ENQ_MASK_FIELDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MMU_TOQ_TRACE_ENQ_VALUE_FIELDr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MMU_TO_LOGIC_PORT_MAPPINGr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MMU_TO_PHY_PORT_MAPPINGr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MMU_TO_XLP0_E2ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MMU_TO_XLP1_E2ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MMU_TO_XLP_BKP_STATUSr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_MMU_TO_XPORT_BKPr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_MMU_TO_XPORT_BKP_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_MMU_TO_XPORT_BKP_BCM56820_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_MMU_UPK_ERRLOGr,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_MMU_UPK_ERRLOG_BCM5675_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MMU_WRED_CFG_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MMU_WRED_PORT_CFG_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MMU_WRED_PORT_THD_0_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MMU_WRED_PORT_THD_1_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MMU_WRED_THD_0_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MMU_WRED_THD_1_ECC_STATUSr,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_MMU_XQ_EGRMAXTIMEr,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_MMU_XQ_EGRMAXTIME_BCM5675_A0r,
#endif
#if defined(BCM_5670_A0)
    SOC_REG_INT_MMU_XQ_PARADr,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_MMU_XQ_PARAD_BCM5675_A0r,
#endif
#if defined(BCM_5675_A0)
    SOC_REG_INT_MODMAP_CTRLr,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_MODPORT_15_8r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MODPORT_15_8_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_MODPORT_15_8_BCM5673_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_MODPORT_23_16r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MODPORT_23_16_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_MODPORT_23_16_BCM5673_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_MODPORT_31_24r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MODPORT_31_24_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_MODPORT_31_24_BCM5673_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_MODPORT_7_0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MODPORT_7_0_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_MODPORT_7_0_BCM5673_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MODPORT_MAPr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MODPORT_MAP_EM_PARITY_CONTROLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_MODPORT_MAP_EM_PARITY_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_MODPORT_MAP_EM_PARITY_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MODPORT_MAP_EM_PARITY_STATUSr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_MODPORT_MAP_EM_PARITY_STATUS_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_MODPORT_MAP_EM_PARITY_STATUS_BCM56334_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MODPORT_MAP_IM_PARITY_CONTROLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_MODPORT_MAP_IM_PARITY_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_MODPORT_MAP_IM_PARITY_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MODPORT_MAP_IM_PARITY_STATUSr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_MODPORT_MAP_IM_PARITY_STATUS_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_MODPORT_MAP_IM_PARITY_STATUS_BCM56334_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MODPORT_MAP_M0_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MODPORT_MAP_M0_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_MODPORT_MAP_M1_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_MODPORT_MAP_M1_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_MODPORT_MAP_M2_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_MODPORT_MAP_M2_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_MODPORT_MAP_M3_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MODPORT_MAP_M3_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_MODPORT_MAP_M3_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MODPORT_MAP_M3_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MODPORT_MAP_MIRROR_1_PARITY_CONTROLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MODPORT_MAP_MIRROR_1_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MODPORT_MAP_MIRROR_1_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MODPORT_MAP_MIRROR_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MODPORT_MAP_MIRROR_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MODPORT_MAP_MIRROR_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MODPORT_MAP_MIRROR_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MODPORT_MAP_MIRROR_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_MODPORT_MAP_SELr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_MODPORT_MAP_SEL_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_MODPORT_MAP_SEL_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MODPORT_MAP_SEL_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_MODPORT_MAP_SEL_BCM56840_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MODPORT_MAP_SW_PARITY_CONTROLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_MODPORT_MAP_SW_PARITY_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_MODPORT_MAP_SW_PARITY_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MODPORT_MAP_SW_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MODPORT_MAP_SW_PARITY_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MODPORT_MAP_SW_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MODPORT_MAP_SW_PARITY_STATUSr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_MODPORT_MAP_SW_PARITY_STATUS_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_MODPORT_MAP_SW_PARITY_STATUS_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MODPORT_MAP_SW_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MODPORT_MAP_SW_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MODPORT_MAP_SW_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MODPORT_MAP_SW_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MODPORT_MAP_SW_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MODPORT_MAP_SW_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    SOC_REG_INT_MOD_FIFO_CNTr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MOD_FIFO_CNT_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_MOD_FIFO_CNT_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MOD_MAP_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_MOD_MAP_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MOD_MAP_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_MOD_MAP_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MOD_MAP_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_MOD_MAP_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_16r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_17r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_18r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_19r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_20r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_21r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_22r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_23r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_24r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_25r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_26r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_27r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_28r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_29r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_30r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_31r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_32r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_33r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_34r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_35r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_36r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_37r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_38r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_39r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_40r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_41r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_42r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_43r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_44r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_45r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_46r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_47r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_48r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_49r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_50r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_51r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_52r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_53r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_54r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_55r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_56r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_57r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_58r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_59r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_60r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_61r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_62r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MORDRPC_CHID_63r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_MOTP_CHECKSUM_STATUSr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_MOTP_CHECKSUM_STATUS_BCM56334_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MPLS_ENABLEr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_MPLS_ENTRY_DBGCTRLr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_MPLS_ENTRY_DBGCTRL_0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_MPLS_ENTRY_DBGCTRL_1r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_MPLS_ENTRY_DBGCTRL_2r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_MPLS_ENTRY_DBGCTRL_3r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_MPLS_ENTRY_DBGCTRL_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MPLS_ENTRY_DBGCTRL_BCM56634_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_MPLS_ENTRY_HASH_CONTROLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MPLS_ENTRY_HASH_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_MPLS_ENTRY_HASH_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_MPLS_ENTRY_PARITY_CONTROLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_MPLS_ENTRY_PARITY_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MPLS_ENTRY_PARITY_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_MPLS_ENTRY_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_MPLS_ENTRY_PARITY_STATUSr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MPLS_ENTRY_PARITY_STATUS_INTR_0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MPLS_ENTRY_PARITY_STATUS_INTR_1r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_MPLS_ENTRY_PARITY_STATUS_INTR_0_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0)
    SOC_REG_INT_MPLS_ENTRY_PARITY_STATUS_INTR_0_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_MPLS_ENTRY_PARITY_STATUS_INTR_0_BCM56840_B0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_MPLS_ENTRY_PARITY_STATUS_INTR_1_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0)
    SOC_REG_INT_MPLS_ENTRY_PARITY_STATUS_INTR_1_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_MPLS_ENTRY_PARITY_STATUS_INTR_1_BCM56840_B0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MPLS_ENTRY_PARITY_STATUS_NACK_0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MPLS_ENTRY_PARITY_STATUS_NACK_1r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0)
    SOC_REG_INT_MPLS_ENTRY_PARITY_STATUS_NACK_0_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_MPLS_ENTRY_PARITY_STATUS_NACK_0_BCM56840_B0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0)
    SOC_REG_INT_MPLS_ENTRY_PARITY_STATUS_NACK_1_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_MPLS_ENTRY_PARITY_STATUS_NACK_1_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MPLS_ETHERTYPEr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MPLS_IP_NIBBLE_PEEKING_CTRLr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_MPLS_MEMORY_DBGCTRLr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_MPLS_MEMORY_DBGCTRL_0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_MPLS_MEMORY_DBGCTRL_1r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_MPLS_MEMORY_DBGCTRL_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MPLS_MEMORY_DBGCTRL_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_MPLS_STATION_CAM_BIST_CONFIGr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_MPLS_STATION_CAM_BIST_CONFIG_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MPLS_STATION_CAM_BIST_CONFIG_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_MPLS_STATION_CAM_BIST_CONTROLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_MPLS_STATION_CAM_BIST_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MPLS_STATION_CAM_BIST_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_MPLS_STATION_CAM_BIST_DBG_DATAr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_MPLS_STATION_CAM_BIST_DBG_DATA_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MPLS_STATION_CAM_BIST_DBG_DATA_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_MPLS_STATION_CAM_BIST_STATUSr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_MPLS_STATION_CAM_BIST_STATUS_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MPLS_STATION_CAM_BIST_STATUS_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_MPLS_STATION_CAM_DBGCTRLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_MPLS_STATION_CAM_DBGCTRL_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MPLS_STATION_CAM_DBGCTRL_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MRCUSE0r,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_REG_INT_MRCUSE1r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MRPCOSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_CDRAM_00r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_CDRAM_01r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_CDRAM_02r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_CDRAM_03r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_CDRAM_04r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_CDRAM_05r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_CDRAM_06r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_CDRAM_07r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_CDRAM_08r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_CDRAM_09r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_CDRAM_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_CDRAM_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_CDRAM_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_CDRAM_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_CDRAM_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_CDRAM_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_CPTQPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_ENDQPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_NEWQPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_RXRAM_00r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_RXRAM_01r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_RXRAM_02r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_RXRAM_03r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_RXRAM_04r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_RXRAM_05r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_RXRAM_06r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_RXRAM_07r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_RXRAM_08r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_RXRAM_09r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_RXRAM_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_RXRAM_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_RXRAM_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_RXRAM_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_RXRAM_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_RXRAM_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_RXRAM_16r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_RXRAM_17r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_RXRAM_18r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_RXRAM_19r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_RXRAM_20r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_RXRAM_21r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_RXRAM_22r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_RXRAM_23r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_RXRAM_24r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_RXRAM_25r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_RXRAM_26r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_RXRAM_27r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_RXRAM_28r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_RXRAM_29r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_RXRAM_30r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_RXRAM_31r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_SPCR2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_SPCR0_LSBr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_SPCR0_MSBr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_SPCR1_LSBr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_SPCR1_MSBr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_TXRAM_00r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_TXRAM_01r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_TXRAM_02r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_TXRAM_03r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_TXRAM_04r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_TXRAM_05r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_TXRAM_06r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_TXRAM_07r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_TXRAM_08r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_TXRAM_09r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_TXRAM_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_TXRAM_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_TXRAM_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_TXRAM_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_TXRAM_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_TXRAM_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_TXRAM_16r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_TXRAM_17r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_TXRAM_18r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_TXRAM_19r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_TXRAM_20r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_TXRAM_21r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_TXRAM_22r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_TXRAM_23r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_TXRAM_24r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_TXRAM_25r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_TXRAM_26r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_TXRAM_27r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_TXRAM_28r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_TXRAM_29r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_TXRAM_30r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MSPI_TXRAM_31r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MSYS_FUSE_BITSr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MTC0COSr,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_REG_INT_MTC1COSr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MTCCOSr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MTCREQr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MTCREQ_BCM56601_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MTPCNGDr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MTPCNGDRr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MTPCNGDYr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MTPCOSr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MTPCOSDr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MTPCOSD_BCM56601_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MTPCOS_BCM56601_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MTPHOLDr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MTPHOLD_BCM56601_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MTP_COSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MTRI_BUCKET_OVERFLOW_INFOr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MTRI_BUCKET_OVERFLOW_INTRr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MTRI_BUCKET_OVERFLOW_MASKr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_MTRI_CONFIGr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_MTRI_IFGr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MTRI_PORT_DISCr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MTRI_PORT_WARNr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MTRO_BUCKET_OVERFLOW_INFOr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MTRO_BUCKET_OVERFLOW_INTRr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MTRO_BUCKET_OVERFLOW_MASKr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_MTRO_CONFIGr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_MTRO_CONFIG_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_MTRO_CONFIG_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MTRO_CONFIG_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_MTRO_CONFIG_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_MTRO_CONFIG_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MTRO_CONFIG_BCM88732_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MTRO_PG_METEREDr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MTRO_PORT_METEREDr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MTRO_SHAPE_MAXMASKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_MTRO_SHAPE_MINMASKr,
#endif
#if defined(BCM_5665_A0)
    SOC_REG_INT_MULTICAST_FREEPTR_STATUSr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MULTICAST_FREEPTR_STATUS_BCM56601_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_B0)
    SOC_REG_INT_MULTICAST_FREEPTR_STATUS_BCM5665_B0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_MULTIPASS_LOOPBACK_BITMAP_64r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_MULTIPASS_LOOPBACK_BITMAP_64_BCM56334_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MVL_ISr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_MVR_PTR_MEM_DEBUGr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_MWRQSIZEr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_MWRQSIZE_BCM56601_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_MY_STATION_CAM_BIST_CONFIGr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_MY_STATION_CAM_BIST_CONTROLr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_MY_STATION_CAM_BIST_DBG_DATAr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_MY_STATION_CAM_BIST_STATUSr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_MY_STATION_CAM_DBGCTRLr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_MY_STATION_DATA_PARITY_CONTROLr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_MY_STATION_DATA_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_MY_STATION_DATA_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MY_STATION_TCAM_DATA_ONLY_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_MY_STATION_TCAM_DATA_ONLY_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_N2NT_00r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_N2NT_01r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_N2NT_02r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_N2NT_03r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_N2NT_04r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_N2NT_05r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_N2NT_06r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_N2NT_07r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_N2NT_08r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_N2NT_09r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_N2NT_10r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_N2NT_11r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_N2NT_12r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_N2NT_13r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_N2NT_14r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_N2NT_15r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_NIV_ERROR_DROP_PARITY_CONTROLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_NIV_ERROR_DROP_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_NIV_ERROR_DROP_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_NIV_ERROR_DROP_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_NIV_ERROR_DROP_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_NIV_ETHERTYPEr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_NIV_FORWARDING_DROP_PARITY_CONTROLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_NIV_FORWARDING_DROP_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_NIV_FORWARDING_DROP_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_NIV_FORWARDING_DROP_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_NIV_FORWARDING_DROP_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_NIV_VLAN_TAGGED_PARITY_CONTROLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_NIV_VLAN_TAGGED_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_NIV_VLAN_TAGGED_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_NIV_VLAN_TAGGED_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_NIV_VLAN_TAGGED_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_NODETYPE8B10Br,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_NODETYPEFORCERXPLANEr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_NODETYPETESTr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_NONUCAST_TRUNK_BLOCK_MASKr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_NONUCAST_TRUNK_BLOCK_MASK_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_NONUCAST_TRUNK_BLOCK_MASK_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_NONUCAST_TRUNK_BLOCK_MASK_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OAM_CCM_COUNT_64r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OAM_CCM_COUNT_64_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OAM_CCM_COUNT_64_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OAM_CURRENT_TIMEr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OAM_CURRENT_TIME_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OAM_CURRENT_TIME_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OAM_DROP_CONTROLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OAM_DROP_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OAM_DROP_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OAM_LM_COUNTERS_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OAM_LM_COUNTERS_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OAM_LM_CPU_DATA_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OAM_LM_CPU_DATA_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OAM_SEC_NS_COUNTER_64r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OAM_SEC_NS_COUNTER_64_BCM56440_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OAM_SEC_NS_COUNTER_ENABLEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OAM_SEC_NS_COUNTER_ENABLE_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OAM_TIMER_CONTROLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_OAM_TIMER_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OAM_TIMER_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_OAM_TIMER_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OAM_TX_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OAM_TX_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OAM_TX_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OOBFC_CHANNEL_BASE_64r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OOBFC_CHANNEL_BASE_64_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_OOBFC_CHIF_CFGr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OOBFC_ENG_PORT_EN_0_64r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OOBFC_ENG_PORT_EN_0_64_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_OOBFC_ENG_PORT_EN_1_64r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_OOBFC_GCSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OOBFC_INGRES_PORT_PG_PORT_ENA_64r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OOBFC_ING_PORT_EN_0_64r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_OOBFC_ING_PORT_EN_1_64r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_OOBFC_MSG_CRC_CNTr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_OOBFC_MSG_REG0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_OOBFC_MSG_REG1r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_OOBFC_STSr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_OOBFC_TX_IDLEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OOBFC_TX_MESSAGE_GAPr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_OOBIF_DEBUGr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_OP_BUFFER_LIMIT_PRI0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_OP_BUFFER_LIMIT_REDr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_OP_BUFFER_LIMIT_RED_BCM88732_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_OP_BUFFER_LIMIT_RED_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_BUFFER_LIMIT_RED_CELLEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_BUFFER_LIMIT_RED_CELLIr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_BUFFER_LIMIT_RED_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_BUFFER_LIMIT_RED_CELL_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OP_BUFFER_LIMIT_RED_CELL_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_OP_BUFFER_LIMIT_RED_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_BUFFER_LIMIT_RED_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_BUFFER_LIMIT_RED_PACKET_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_BUFFER_LIMIT_RED_QENTRYr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_BUFFER_LIMIT_RED_THDOEMAr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_BUFFER_LIMIT_RED_THDORQEQr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_REDr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_BCM88732_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_CELLEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_CELLIr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_CELL_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_CELL_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_PACKET_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_QENTRYr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_THDOEMAr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_RED_THDORQEQr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOWr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_BCM88732_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_CELLIr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_CELL_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_CELL_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_PACKET_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_QENTRYr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_THDOEMAr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_BUFFER_LIMIT_RESUME_YELLOW_THDORQEQr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_OP_BUFFER_LIMIT_YELLOWr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_BCM88732_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_CELLEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_CELLIr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_CELL_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_CELL_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_PACKET_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_QENTRYr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_THDOEMAr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_BUFFER_LIMIT_YELLOW_THDORQEQr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OP_BUFFER_MAX_TOTAL_COUNT_CELLr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_OP_BUFFER_SHARED_COUNTr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_OP_BUFFER_SHARED_COUNT_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_OP_BUFFER_SHARED_COUNT_BCM88732_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_BUFFER_SHARED_COUNT_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_BUFFER_SHARED_COUNT_CELLEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_BUFFER_SHARED_COUNT_CELLIr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_BUFFER_SHARED_COUNT_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OP_BUFFER_SHARED_COUNT_CELL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_BUFFER_SHARED_COUNT_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_BUFFER_SHARED_COUNT_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_BUFFER_SHARED_COUNT_QENTRYr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_BUFFER_SHARED_COUNT_THDOEMAr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_BUFFER_SHARED_COUNT_THDORQEQr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_OP_BUFFER_SHARED_LIMITr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_BCM88732_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_CELLEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_CELLIr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_CELL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_QENTRYr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUMEr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_CELLEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_CELLIr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_CELL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_QENTRYr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_THDOEMAr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_RESUME_THDORQEQr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_THDOEMAr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_BUFFER_SHARED_LIMIT_THDORQEQr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_OP_BUFFER_TOTAL_COUNTr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_OP_BUFFER_TOTAL_COUNT_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_OP_BUFFER_TOTAL_COUNT_BCM88732_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_BUFFER_TOTAL_COUNT_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_BUFFER_TOTAL_COUNT_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OP_BUFFER_TOTAL_COUNT_CELL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_BUFFER_TOTAL_COUNT_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_BUFFER_TOTAL_COUNT_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_E2ECC_PORT_CONFIGr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_OP_EP_PORT_MAPPING_TABLE_0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_OP_EP_PORT_MAPPING_TABLE_1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_OP_EP_PORT_MAPPING_TABLE_2r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_OP_EX_PORT_CONFIG_COS_MIN_0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_OP_EX_PORT_CONFIG_COS_MIN_1r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_OP_EX_PORT_CONFIG_COS_MIN_2r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OP_EX_PORT_CONFIG_SPID_0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OP_EX_PORT_CONFIG_SPID_1r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OP_EX_PORT_CONFIG_SPID_2r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OP_EX_PORT_CONFIG_SPID_3r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OP_EX_PORT_CONFIG_SPID_4r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OP_EX_QUEUE_MIN_COUNT_CELLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OP_EX_QUEUE_RESET_VALUE_CELLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OP_EX_QUEUE_SHARED_COUNT_CELLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OP_EX_QUEUE_TOTAL_COUNT_CELLr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_OP_PORT_CONFIGr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OP_PORT_CONFIG1_CELLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_OP_PORT_CONFIGLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_OP_PORT_CONFIGUr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_OP_PORT_CONFIG_BCM56820_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_PORT_CONFIG_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_PORT_CONFIG_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OP_PORT_CONFIG_CELL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_PORT_CONFIG_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_PORT_CONFIG_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_OP_PORT_DROP_STATE_BMPr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_OP_PORT_DROP_STATE_BMP_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_OP_PORT_DROP_STATE_BMP_BCM88732_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_PORT_DROP_STATE_CELL_BMP0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_OP_PORT_DROP_STATE_CELL_BMP1r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OP_PORT_DROP_STATE_CELL_BMP0_64r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_PORT_DROP_STATE_CELL_BMP0_BCM56334_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OP_PORT_DROP_STATE_CELL_BMP1_64r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_PORT_DROP_STATE_CELL_BMP1_BCM56634_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_PORT_DROP_STATE_PACKET_BMP0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_OP_PORT_DROP_STATE_PACKET_BMP1r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_PORT_DROP_STATE_PACKET_BMP0_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_PORT_DROP_STATE_PACKET_BMP1_BCM56634_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_PORT_FIRST_FRAGMENT_COUNT_CELLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_PORT_FIRST_FRAGMENT_COUNT_PACKETr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_PORT_FIRST_FRAGMENT_DISC_RESUME_THD_CELLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_PORT_FIRST_FRAGMENT_DISC_RESUME_THD_PACKETr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_PORT_FIRST_FRAGMENT_DISC_SET_THD_CELLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_PORT_FIRST_FRAGMENT_DISC_SET_THD_PACKETr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OP_PORT_LIMIT_COLOR_CELLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_OP_PORT_LIMIT_PRI0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_OP_PORT_LIMIT_REDr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_OP_PORT_LIMIT_RED_BCM88732_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_OP_PORT_LIMIT_RED_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_PORT_LIMIT_RED_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_PORT_LIMIT_RED_CELL_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_OP_PORT_LIMIT_RED_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_PORT_LIMIT_RED_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_PORT_LIMIT_RED_PACKET_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OP_PORT_LIMIT_RESUME_COLOR_CELLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_PORT_LIMIT_RESUME_RED_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_PORT_LIMIT_RESUME_RED_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_PORT_LIMIT_RESUME_RED_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_PORT_LIMIT_RESUME_RED_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_PORT_LIMIT_RESUME_YELLOW_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_PORT_LIMIT_RESUME_YELLOW_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_PORT_LIMIT_RESUME_YELLOW_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_PORT_LIMIT_RESUME_YELLOW_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_OP_PORT_LIMIT_YELLOWr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_OP_PORT_LIMIT_YELLOW_BCM88732_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_OP_PORT_LIMIT_YELLOW_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_PORT_LIMIT_YELLOW_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_PORT_LIMIT_YELLOW_CELL_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_OP_PORT_LIMIT_YELLOW_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_PORT_LIMIT_YELLOW_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_PORT_LIMIT_YELLOW_PACKET_BCM56634_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_PORT_REDIRECT_COUNT_CELLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_PORT_REDIRECT_COUNT_PACKETr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_PORT_REDIRECT_DISC_RESUME_THD_CELLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_PORT_REDIRECT_DISC_RESUME_THD_PACKETr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_PORT_REDIRECT_DISC_SET_THD_CELLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_PORT_REDIRECT_DISC_SET_THD_PACKETr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_PORT_REDIRECT_XQ_COUNT_PACKETr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_PORT_REDIRECT_XQ_DISC_RESUME_THD_PACKETr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_PORT_REDIRECT_XQ_DISC_SET_THD_PACKETr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_OP_PORT_SHARED_COUNTr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_OP_PORT_SHARED_COUNT_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_OP_PORT_SHARED_COUNT_BCM88732_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_PORT_SHARED_COUNT_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_PORT_SHARED_COUNT_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OP_PORT_SHARED_COUNT_CELL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_PORT_SHARED_COUNT_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_PORT_SHARED_COUNT_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_OP_PORT_TOTAL_COUNTr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_OP_PORT_TOTAL_COUNT_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_OP_PORT_TOTAL_COUNT_BCM88732_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_PORT_TOTAL_COUNT_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_PORT_TOTAL_COUNT_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_PORT_TOTAL_COUNT_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_PORT_TOTAL_COUNT_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_OP_QUEUE_CONFIGr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
    SOC_REG_INT_OP_QUEUE_CONFIG1_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_QUEUE_CONFIG1_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_B0)
    SOC_REG_INT_OP_QUEUE_CONFIG1_CELL_BCM56634_B0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OP_QUEUE_CONFIG1_CELL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0)
    SOC_REG_INT_OP_QUEUE_CONFIG1_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_QUEUE_CONFIG1_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_B0)
    SOC_REG_INT_OP_QUEUE_CONFIG1_PACKET_BCM56634_B0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_QUEUE_CONFIG1_THDOEMAr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_QUEUE_CONFIG1_THDORQEEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_QUEUE_CONFIG1_THDORQEIr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_QUEUE_CONFIG1_THDORQEQr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_OP_QUEUE_CONFIGLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_OP_QUEUE_CONFIGUr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_OP_QUEUE_CONFIG_BCM56820_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_OP_QUEUE_CONFIG_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_QUEUE_CONFIG_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_QUEUE_CONFIG_CELL_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OP_QUEUE_CONFIG_CELL_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_OP_QUEUE_CONFIG_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_QUEUE_CONFIG_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_QUEUE_CONFIG_PACKET_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_QUEUE_CONFIG_THDOEMAr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_QUEUE_CONFIG_THDORQEEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_QUEUE_CONFIG_THDORQEIr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_QUEUE_CONFIG_THDORQEQr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_QUEUE_FIRST_FRAGMENT_CONFIG_CELLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_QUEUE_FIRST_FRAGMENT_CONFIG_PACKETr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_QUEUE_FIRST_FRAGMENT_COUNT_CELLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_QUEUE_FIRST_FRAGMENT_COUNT_PACKETr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_QUEUE_FIRST_FRAGMENT_RESET_OFFSET_CELLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_QUEUE_FIRST_FRAGMENT_RESET_OFFSET_PACKETr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OP_QUEUE_LIMIT_COLOR_CELLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_OP_QUEUE_LIMIT_PRI0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_OP_QUEUE_LIMIT_REDr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_OP_QUEUE_LIMIT_RED_BCM88732_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_OP_QUEUE_LIMIT_RED_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_QUEUE_LIMIT_RED_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_QUEUE_LIMIT_RED_CELL_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_OP_QUEUE_LIMIT_RED_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_QUEUE_LIMIT_RED_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_QUEUE_LIMIT_RED_PACKET_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_QUEUE_LIMIT_RED_THDOEMAr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_QUEUE_LIMIT_RED_THDORQEEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_QUEUE_LIMIT_RED_THDORQEIr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_QUEUE_LIMIT_RED_THDORQEQr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_QUEUE_LIMIT_RESUME_COLOR_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_QUEUE_LIMIT_RESUME_COLOR_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OP_QUEUE_LIMIT_RESUME_COLOR_CELL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_QUEUE_LIMIT_RESUME_COLOR_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_QUEUE_LIMIT_RESUME_COLOR_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_OP_QUEUE_LIMIT_YELLOWr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_BCM88732_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_CELL_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_PACKET_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_THDOEMAr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_THDORQEEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_THDORQEIr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_QUEUE_LIMIT_YELLOW_THDORQEQr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_OP_QUEUE_MIN_COUNTr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_OP_QUEUE_MIN_COUNT_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_OP_QUEUE_MIN_COUNT_BCM88732_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_QUEUE_MIN_COUNT_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_QUEUE_MIN_COUNT_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OP_QUEUE_MIN_COUNT_CELL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_QUEUE_MIN_COUNT_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_QUEUE_MIN_COUNT_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_QUEUE_MIN_COUNT_THDOEMAr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_QUEUE_MIN_COUNT_THDORQEEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_QUEUE_MIN_COUNT_THDORQEIr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_QUEUE_MIN_COUNT_THDORQEQr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_QUEUE_REDIRECT_CONFIG_CELLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_QUEUE_REDIRECT_CONFIG_PACKETr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_QUEUE_REDIRECT_COUNT_CELLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_QUEUE_REDIRECT_COUNT_PACKETr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_QUEUE_REDIRECT_RESET_OFFSET_CELLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_QUEUE_REDIRECT_RESET_OFFSET_PACKETr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_QUEUE_REDIRECT_XQ_CONFIG_PACKETr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_QUEUE_REDIRECT_XQ_COUNT_PACKETr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_QUEUE_REDIRECT_XQ_RESET_OFFSET_PACKETr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_OP_QUEUE_RESET_OFFSETr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_OP_QUEUE_RESET_OFFSET_BCM88732_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_OP_QUEUE_RESET_OFFSET_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_QUEUE_RESET_OFFSET_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_QUEUE_RESET_OFFSET_CELL_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OP_QUEUE_RESET_OFFSET_CELL_BCM56840_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_OP_QUEUE_RESET_OFFSET_PACKETr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_QUEUE_RESET_OFFSET_PACKET_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_QUEUE_RESET_OFFSET_RED_THDOEMAr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_QUEUE_RESET_OFFSET_RED_THDORQEEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_QUEUE_RESET_OFFSET_RED_THDORQEIr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_QUEUE_RESET_OFFSET_RED_THDORQEQr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_QUEUE_RESET_OFFSET_THDOEMAr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_QUEUE_RESET_OFFSET_THDORQEEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_QUEUE_RESET_OFFSET_THDORQEIr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_QUEUE_RESET_OFFSET_THDORQEQr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_QUEUE_RESET_OFFSET_YELLOW_THDOEMAr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEIr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_QUEUE_RESET_OFFSET_YELLOW_THDORQEQr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_OP_QUEUE_RESET_VALUEr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_OP_QUEUE_RESET_VALUE_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_OP_QUEUE_RESET_VALUE_BCM88732_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_QUEUE_RESET_VALUE_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_QUEUE_RESET_VALUE_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OP_QUEUE_RESET_VALUE_CELL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_QUEUE_RESET_VALUE_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_QUEUE_RESET_VALUE_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_QUEUE_RESET_VALUE_THDOEMAr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_QUEUE_RESET_VALUE_THDORQEEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_QUEUE_RESET_VALUE_THDORQEIr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_QUEUE_RESET_VALUE_THDORQEQr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_OP_QUEUE_SHARED_COUNTr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_OP_QUEUE_SHARED_COUNT_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_OP_QUEUE_SHARED_COUNT_BCM88732_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_QUEUE_SHARED_COUNT_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_QUEUE_SHARED_COUNT_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OP_QUEUE_SHARED_COUNT_CELL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_QUEUE_SHARED_COUNT_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_QUEUE_SHARED_COUNT_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_QUEUE_SHARED_COUNT_THDOEMAr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_QUEUE_SHARED_COUNT_THDORQEEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_QUEUE_SHARED_COUNT_THDORQEIr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_QUEUE_SHARED_COUNT_THDORQEQr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_OP_QUEUE_TOTAL_COUNTr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_BCM88732_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_CELL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_THDOEMAr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_THDORQEEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_THDORQEIr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_QUEUE_TOTAL_COUNT_THDORQEQr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_RESUME_OFFSET_COLOR_CELL_PROFILEr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_RESUME_OFFSET_COLOR_CELL_PROFILE_BCM56334_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OP_RESUME_OFFSET_COLOR_CELL_PROFILE_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_RESUME_OFFSET_COLOR_PACKET_PROFILEr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OP_RESUME_OFFSET_COLOR_PACKET_PROFILE_BCM56334_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_OP_THR_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_OP_THR_CONFIG_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_OP_THR_CONFIG_BCM56624_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OP_THR_CONFIG_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_OP_THR_CONFIG_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OP_THR_CONFIG_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_OP_THR_CONFIG_BCM88732_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_OP_THR_CONFIG_PLUSr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OP_UC_PORT_CONFIG1_CELLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OP_UC_PORT_CONFIG_CELLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OP_UC_PORT_DROP_STATE_CELL_BMP0_64r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OP_UC_PORT_DROP_STATE_CELL_BMP1_64r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OP_UC_PORT_LIMIT_COLOR_CELLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OP_UC_PORT_LIMIT_RESUME_COLOR_CELLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OP_UC_PORT_SHARED_COUNT_CELLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OP_UC_QUEUE_MIN_COUNT_CELLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OP_UC_QUEUE_RESET_VALUE_CELLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OP_UC_QUEUE_SHARED_COUNT_CELLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OP_UC_QUEUE_TOTAL_COUNT_CELLr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_OP_VOQ_MOP1B_CONFIGr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OP_VOQ_PORT_CONFIGr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_OTPC_CNTRLr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_OTPC_CNTRL_BCM56334_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_OTPC_CPUADDR_REGr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_OTPC_CPUADDR_REG_BCM56334_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_OTPC_CPU_DATAr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_OTPC_CPU_DATA_BCM56334_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_OTPC_CPU_STATUSr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_OTPC_CPU_STATUS_BCM56334_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_OTPC_CPU_WRITE_REGr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_OTPC_CPU_WRITE_REG_BCM56334_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_OTPC_MODE_REGr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_OTPC_MODE_REG_BCM56334_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_OTPC_SOFT_RESET_CNTRLr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_OTPC_SOFT_RESET_CNTRL_BCM56334_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_OUTPUT_PORT_RX_ENABLEr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OUTPUT_PORT_RX_ENABLE0_64r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OUTPUT_PORT_RX_ENABLE1_64r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_OUTPUT_PORT_RX_ENABLE_64r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_OUTPUT_PORT_RX_ENABLE_64_BCM56634_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_OUTPUT_PORT_RX_ENABLE_BCM56334_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_OUTPUT_PORT_RX_ENABLE_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_OUTPUT_PORT_RX_ENABLE_BCM88732_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_OVERLAY_MODEr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OVQ_ADDRESS_RANGE_0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OVQ_ADDRESS_RANGE_1r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OVQ_ADDRESS_RANGE_2r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OVQ_ADDRESS_RANGE_3r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_OVQ_BLOCK_COUNTERr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_OVQ_BUBBLE_SIZE_REGr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OVQ_BUBBLE_THRESHOLDr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OVQ_DFTr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OVQ_DISTRIBUTOR_DFTr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OVQ_DROP_THRESHOLD0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_OVQ_DROP_THRESHOLD_REGr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OVQ_DROP_THRESHOLD_RESET_LIMITr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OVQ_ECC_BITMAPr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OVQ_FLOWCONTROL_COUNTERr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OVQ_FLOWCONTROL_THRESHOLDr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_OVQ_LINKED_LIST_REGr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_OVQ_LINKED_LIST_SELECTr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_OVQ_LINKED_NEXTPTRr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_OVQ_LINKED_REGr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OVQ_MCQ_CREDITSr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OVQ_MCQ_STATEr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OVQ_SCANNER_MAX_POINTERr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_OVQ_SCANNER_POINTERr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PACKET_RESET_LIMIT_OFFSET_SPr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PACKET_SPAP_RED_OFFSET_SPr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PACKET_SPAP_YELLOW_OFFSET_SPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PARITY_ERROR_COUNTERr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_PARITY_ERROR_STATUS_0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_PARITY_ERROR_STATUS_1r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_PARITY_ERR_ADDRr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_PARS_RAM_DBGCTRLr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_PARS_RAM_DBGCTRL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PARS_RAM_DBGCTRL_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_PARS_RAM_DBGCTRL_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PARS_RAM_DBGCTRL_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PARS_RAM_DBGCTRL_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PARS_RAM_DBGCTRL_BCM56840_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_PAR_ADR_EGR_VLAN_XLATEr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_PAR_ADR_IGR_VLAN_XLATEr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_PAR_ADR_IPMC_GROUP_V4r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_PAR_ADR_IPMC_GROUP_V6r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_PAR_ADR_L2_ENTRYr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_PAR_ADR_L2_ENTRY_EXTr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_PAR_ADR_L3_DEFIP_ALGr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_PAR_ADR_L3_DEFIP_ALG_EXTr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_PAR_ADR_L3_ENTRY_V4r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_PAR_ADR_L3_ENTRY_V6r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_PAR_ADR_L3_INTF_TABLEr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_PAR_ADR_L3_LPM_HITBITr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_PAR_ADR_NEXT_HOP_EXTr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_PAR_ADR_NEXT_HOP_INTr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_PAR_ADR_VRF_VFI_INTFr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_PAR_ERR_MASK_BSEr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_PAR_ERR_MASK_CSEr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_PAR_ERR_MASK_HSEr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_PAR_ERR_STATUS_BSEr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_PAR_ERR_STATUS_CSEr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_PAR_ERR_STATUS_HSEr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PASS_CONTROL_FRAMEr,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_PAUSE_CONTROLr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_PAUSE_CONTROL_BCM56224_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_PAUSE_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PAUSE_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_PAUSE_CONTROL_BCM56601_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_PAUSE_CONTROL_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_PAUSE_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_PAUSE_CONTROL_BCM5665_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PAUSE_CONTROL_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_PAUSE_CONTROL_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PAUSE_CONTROL_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_PAUSE_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_PAUSE_CONTROL_BCM56840_B0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_PAUSE_CONTROL_BCM5695_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_PAUSE_CONTROL_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PAUSE_CONTROL_BCM88732_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_PAUSE_QUANTr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_PAUSE_QUANT_BCM56224_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_PAUSE_QUANT_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PAUSE_QUANT_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_PAUSE_QUANT_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PAUSE_QUANT_BCM56685_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PAUSE_QUANT_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_PAUSE_QUANT_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_PAUSE_QUANT_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_PAUSE_QUANT_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PAUSE_QUANT_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_16r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_17r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_18r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_19r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_20r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_21r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_22r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_23r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_24r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_25r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_26r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_27r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_28r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_29r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_30r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_31r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_32r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_33r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_34r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_35r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_36r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_37r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_38r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_39r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_40r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_41r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_42r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_43r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_44r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_45r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_46r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_47r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_48r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_49r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_50r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_51r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_52r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_53r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_54r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_55r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_56r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_57r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_58r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_59r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_60r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_61r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_62r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCASCFG_CHID_63r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_16r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_17r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_18r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_19r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_20r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_21r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_22r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_23r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_24r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_25r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_26r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_27r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_28r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_29r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_30r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_31r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_32r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_33r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_34r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_35r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_36r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_37r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_38r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_39r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_40r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_41r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_42r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_43r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_44r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_45r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_46r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_47r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_48r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_49r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_50r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_51r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_52r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_53r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_54r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_55r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_56r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_57r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_58r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_59r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_60r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_61r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_62r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PBCHCFG_CHID_63r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PBI_SRC_INPUT_FC_MAPPING_TABLE_0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PBI_SRC_INPUT_FC_MAPPING_TABLE_1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PBI_SRC_INPUT_FC_MAPPING_TABLE_2r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PBI_SRC_INPUT_MAPPING_TABLE_0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PBI_SRC_INPUT_MAPPING_TABLE_1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PBI_SRC_INPUT_MAPPING_TABLE_2r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_PBM_ZEROr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PCBRG1_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PCBRG1_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PCBRG1_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PCBRG1_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PCBRG1_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PCBRG1_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PCBRG1_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PCBRG1_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PCBRG1_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PCBRG1_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PCBRG1_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PCBRG1_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PCBRG1_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PCBRG1_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PCBRG1_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PCBRG1_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PCBRG2_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PCBRG2_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PCBRG2_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PCBRG2_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PCBRG2_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PCBRG2_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PCBRG2_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PCBRG2_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PCBRG2_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PCBRG2_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PCBRG2_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PCBRG2_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PCBRG2_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PCBRG2_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PCBRG2_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PCBRG2_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PCIE_RST_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PDTPMC_TCID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PDTPMC_TCID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PDTPMC_TCID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PDTPMC_TCID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PDTPMC_TCID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PDTPMC_TCID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PDTPMC_TCID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PDTPMC_TCID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PDTPMC_TCID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PDTPMC_TCID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PDTPMC_TCID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PDTPMC_TCID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PDTPMC_TCID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PDTPMC_TCID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PDTPMC_TCID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PDTPMC_TCID_15r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_PERR_PTR_CTRr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PERR_PTR_CTR_BCM56334_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PERR_PTR_CTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_PERR_PTR_EXPr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PERR_PTR_EXP_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PERR_PTR_EXP_BCM56624_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PERR_PTR_EXP_BCM56840_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_PERR_STATr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PERR_STAT_BCM56624_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_PER_PORT_AGE_CONTROLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_PER_PORT_AGE_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_PER_PORT_AGE_CONTROL_BCM56218_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_PER_PORT_AGE_CONTROL_BCM56224_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PER_PORT_AGE_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_PER_PORT_AGE_CONTROL_BCM56504_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PER_PORT_AGE_CONTROL_BCM56624_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_PER_PORT_AGE_CONTROL_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_PER_PORT_AGE_CONTROL_BCM5673_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_PER_PORT_AGE_CONTROL_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PER_PORT_AGE_CONTROL_BCM56820_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_PER_PORT_AGE_CONTROL_BCM5695_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_PER_PORT_REPL_CONTROLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_PER_PORT_REPL_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_PER_PORT_REPL_CONTROL_BCM56218_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PER_PORT_REPL_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_PER_PORT_REPL_CONTROL_BCM56504_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PER_PORT_REPL_CONTROL_BCM56624_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_PER_PORT_REPL_CONTROL_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PER_PORT_REPL_CONTROL_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PE_PARITY_ERRORSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PE_SOP_EOP_ERRORSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PE_UNCORRECTABLE_ECC_ERRORSr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PFAPCONFIGr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PFAPCONFIG_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_PFAPDEBUGSCR0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_PFAPDEBUGSCR1r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_PFAPDEBUGSCR2r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PFAPDEBUGSCR0_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PFAPDEBUGSCR0_BCM56634_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PFAPDEBUGSCR1_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PFAPDEBUGSCR1_BCM56634_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PFAPDEBUGSCR2_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PFAPDEBUGSCR2_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_PFAPFULLTHRESHOLDr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PFAPFULLTHRESHOLD_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PFAPFULLTHRESHOLD_BCM56634_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PFAPMEMDEBUGr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PFAPPARITYERRORPTRr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PFAPPARITYERRORPTR_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PFAPREADPOINTERr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PFAPREADPOINTER_BCM56334_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PFC_COS0_XOFF_CNTr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PFC_COS10_XOFF_CNTr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PFC_COS11_XOFF_CNTr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PFC_COS12_XOFF_CNTr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PFC_COS13_XOFF_CNTr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PFC_COS14_XOFF_CNTr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PFC_COS15_XOFF_CNTr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PFC_COS1_XOFF_CNTr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PFC_COS2_XOFF_CNTr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PFC_COS3_XOFF_CNTr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PFC_COS4_XOFF_CNTr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PFC_COS5_XOFF_CNTr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PFC_COS6_XOFF_CNTr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PFC_COS7_XOFF_CNTr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PFC_COS8_XOFF_CNTr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PFC_COS9_XOFF_CNTr,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_PFC_XOFF_TIMERr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_PFC_XOFF_TIMER_BCM56142_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PFC_XOFF_TIMER_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_PFC_XOFF_TIMER_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PFC_XOFF_TIMER_BCM88732_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PG0_HDRM_LIMIT_OFFSETr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PG1_HDRM_LIMIT_OFFSETr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PG2_HDRM_LIMIT_OFFSETr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PG3_HDRM_LIMIT_OFFSETr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PG4_HDRM_LIMIT_OFFSETr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PG4_INTR_ENABLEr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PG4_INTR_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PG5_HDRM_LIMIT_OFFSETr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PG5_INTR_ENABLEr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PG5_INTR_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PG6_HDRM_LIMIT_OFFSETr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PG7_HDRM_LIMIT_OFFSETr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_PG_COUNTr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PG_COUNT_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PG_COUNT_BCM88732_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PG_COUNT_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PG_COUNT_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PG_COUNT_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PG_COUNT_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_PG_GBL_HDRM_COUNTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PG_GBL_HDRM_COUNT_BCM56440_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PG_GBL_HDRM_COUNT_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PG_GBL_HDRM_COUNT_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PG_GBL_HDRM_COUNT_BCM88732_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_PG_HDRM_COUNTr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PG_HDRM_COUNT_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PG_HDRM_COUNT_BCM88732_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PG_HDRM_COUNT_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PG_HDRM_COUNT_CELL_BCM56440_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PG_HDRM_COUNT_PACKETr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_PG_HDRM_LIMITr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PG_HDRM_LIMIT_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PG_HDRM_LIMIT_BCM88732_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PG_HDRM_LIMIT_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PG_HDRM_LIMIT_CELL_BCM56440_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PG_HDRM_LIMIT_PACKETr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_PG_MINr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PG_MIN_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PG_MIN_BCM88732_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PG_MIN_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PG_MIN_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PG_MIN_CELL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PG_MIN_CELL_BCM56840_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_PG_MIN_COUNTr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PG_MIN_COUNT_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PG_MIN_COUNT_BCM88732_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PG_MIN_COUNT_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PG_MIN_COUNT_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PG_MIN_COUNT_CELL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PG_MIN_COUNT_CELL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PG_MIN_COUNT_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PG_MIN_COUNT_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PG_MIN_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PG_MIN_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_PG_PORT_MIN_COUNTr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PG_PORT_MIN_COUNT_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PG_PORT_MIN_COUNT_BCM88732_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PG_PORT_MIN_COUNT_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PG_PORT_MIN_COUNT_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PG_PORT_MIN_COUNT_CELL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PG_PORT_MIN_COUNT_CELL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PG_PORT_MIN_COUNT_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PG_PORT_MIN_COUNT_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PG_RDE_COUNT_PACKETr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PG_RDE_MIN_COUNT_PACKETr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PG_RDE_MIN_PACKETr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PG_RDE_RESET_OFFSET_PACKETr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PG_RDE_RESET_VALUE_PACKETr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PG_RDE_SHARED_COUNT_PACKETr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PG_RDE_THRESH_SEL2r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_PG_RESET_FLOORr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PG_RESET_FLOOR_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PG_RESET_FLOOR_BCM88732_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PG_RESET_FLOOR_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PG_RESET_FLOOR_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PG_RESET_FLOOR_CELL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PG_RESET_FLOOR_CELL_BCM56840_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PG_RESET_OFFSETr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PG_RESET_OFFSET_BCM88732_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PG_RESET_OFFSET_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PG_RESET_OFFSET_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PG_RESET_OFFSET_CELL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PG_RESET_OFFSET_CELL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PG_RESET_OFFSET_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PG_RESET_OFFSET_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_PG_RESET_SELr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_PG_RESET_VALUEr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PG_RESET_VALUE_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PG_RESET_VALUE_BCM88732_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PG_RESET_VALUE_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PG_RESET_VALUE_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PG_RESET_VALUE_CELL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PG_RESET_VALUE_CELL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PG_RESET_VALUE_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PG_RESET_VALUE_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_PG_SHARED_COUNTr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PG_SHARED_COUNT_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PG_SHARED_COUNT_BCM88732_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PG_SHARED_COUNT_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PG_SHARED_COUNT_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PG_SHARED_COUNT_CELL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PG_SHARED_COUNT_CELL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PG_SHARED_COUNT_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PG_SHARED_COUNT_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PG_SHARED_LIMIT_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PG_SHARED_LIMIT_CELL_BCM56440_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_PG_THRESH_SELr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PG_THRESH_SEL2r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PG_THRESH_SEL_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PG_THRESH_SEL_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PG_THRESH_SEL_BCM88732_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PG_WL_COUNT_CELLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PG_WL_COUNT_PACKETr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PG_WL_MIN_CELLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PG_WL_MIN_COUNT_CELLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PG_WL_MIN_COUNT_PACKETr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PG_WL_MIN_PACKETr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PG_WL_RESET_FLOOR_CELLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PG_WL_RESET_OFFSET_CELLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PG_WL_RESET_OFFSET_PACKETr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PG_WL_RESET_VALUE_CELLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PG_WL_RESET_VALUE_PACKETr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PG_WL_SHARED_COUNT_CELLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PG_WL_SHARED_COUNT_PACKETr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PG_WL_THRESH_SEL2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PHB2_COS_MAP_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PHB2_COS_MAP_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PHB2_COS_MAP_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PIFCSRr,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_PKTAGETIMERr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_PKTAGETIMER_BCM5673_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_PKTAGETIMER_BCM5695_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_PKTAGINGLIMITr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
    SOC_REG_INT_PKTAGINGLIMIT0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
    SOC_REG_INT_PKTAGINGLIMIT1r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_PKTAGINGLIMIT_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_PKTAGINGLIMIT_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_PKTAGINGLIMIT_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_PKTAGINGLIMIT_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_PKTAGINGLIMIT_BCM56504_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_PKTAGINGLIMIT_BCM56800_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_PKTAGINGLIMIT_BCM88230_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_PKTAGINGTIMERr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_PKTAGINGTIMER_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_PKTAGINGTIMER_BCM56218_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_PKTAGINGTIMER_BCM56224_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_PKTAGINGTIMER_BCM56800_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_PKTAGINGTIMER_BCM88230_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_PKTBUF_ESM_DROPCNTr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PKTBUF_ESM_DROPCNT_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_PKTBUF_ESM_OFFSETr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PKTBUF_ESM_OFFSET_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PKTEXTAGINGLIMIT0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PKTEXTAGINGLIMIT1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PKTEXTAGINGTIMERr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PKTHDR0_0L_POWERDOWN_S0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PKTHDR0_0L_POWERDOWN_S1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PKTHDR0_0U_POWERDOWN_S2r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PKTHDR0_1_POWERDOWN_S0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PKTHDR0_1_POWERDOWN_S1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PKTHDR0_1_POWERDOWN_S2r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PKTHDRMEMDEBUGr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PKTLENGTHMEMDEBUGr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PKTLENGTHMEMDEBUG_BCM88732_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PKTLENGTH_POWERDOWN_S0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PKTLENGTH_POWERDOWN_S1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PKTLENGTH_POWERDOWN_S2r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_PKTLINKMEMDEBUGr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PKTLINKMEMDEBUG_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_PKTLINKMEMDEBUG_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PKTLINKMEMDEBUG_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PKTLINKMEMDEBUG_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PKTLINKMEMDEBUG_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PKTLINKMEMDEBUG_BCM88732_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_PKTMAXBUCKETr,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_PKTMAXBUCKETCONFIGr,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_PKTPORTMAXBUCKETr,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_PKTPORTMAXBUCKETCONFIGr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_PKTSIZEADJUSTr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_PKTSIZECORRECTIONr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_PKTSIZECORRECTION_BCM56601_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_PKTS_RECEIVED_LSBr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_PKTS_RECEIVED_MSBr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_PKTS_TRANSMITTED_LSBr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_PKTS_TRANSMITTED_MSBr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_PKT_DROP_ENABLEr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_PKT_DROP_ENABLE_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_PKT_DROP_ENABLE_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PKT_DROP_ENABLE_BCM56685_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PKT_DROP_ENABLE_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_PKT_DROP_ENABLE_BCM88230_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_PLANE_CROSSOVERr,
#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_POL_START_OVRDr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_POOL_DROP_STATEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_POOL_DROP_STATE_BCM56440_A0r,
#endif
#if defined(BCM_5665_A0)
    SOC_REG_INT_PORTARBITER_THRESHOLDr,
#endif
#if defined(BCM_5665_B0)
    SOC_REG_INT_PORTARBITER_THRESHOLD_BCM5665_B0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_PORTCONFIGr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PORTGRPMETERINGBUCKETr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PORTGRPMETERINGCONFIGr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PORTGRPMETERINGCONFIG1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PORTGRP_WDRRCOUNTr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PORTGRP_WDRR_CONFIGr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_PORTSPEEDMOD0_P0_23r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_PORTSPEEDMOD0_P24_28r,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_REG_INT_PORTSPEEDMOD1_P0_23r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_PORT_BRIDGE_BMAPr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_PORT_BRIDGE_BMAP_64r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_PORT_BRIDGE_BMAP_64_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PORT_BRIDGE_BMAP_64_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PORT_BRIDGE_BMAP_64_BCM56634_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_PORT_BRIDGE_BMAP_BCM53314_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_PORT_BRIDGE_BMAP_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_PORT_BRIDGE_BMAP_BCM56224_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_PORT_BRIDGE_BMAP_BCM56514_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PORT_BRIDGE_BMAP_BCM56820_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_PORT_BRIDGE_BMAP_HIr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_PORT_BRIDGE_BMAP_HI_BCM53314_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_PORT_BRIDGE_BMAP_HI_BCM56224_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PORT_BRIDGE_MIRROR_BMAPr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PORT_BRIDGE_MIRROR_BMAP_64r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_PORT_BRIDGE_MIRROR_BMAP_64_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PORT_BRIDGE_MIRROR_BMAP_64_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PORT_CBL_PARITY_CONTROLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PORT_CBL_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PORT_CBL_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_CBL_TABLE_MODBASE_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PORT_CBL_TABLE_MODBASE_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_CBL_TABLE_MODBASE_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PORT_CBL_TABLE_MODBASE_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_CBL_TABLE_MODBASE_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PORT_CBL_TABLE_MODBASE_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PORT_CBL_TABLE_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PORT_CBL_TABLE_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_CBL_TABLE_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PORT_CBL_TABLE_PARITY_STATUSr,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_PORT_CBL_TABLE_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PORT_CBL_TABLE_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_PORT_CBL_TABLE_PARITY_STATUS_INTR_BCM56840_B0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_PORT_CBL_TABLE_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_PORT_CBL_TABLE_PARITY_STATUS_NACK_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PORT_CONFIG0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PORT_CONFIG1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PORT_CONFIG2r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PORT_CONFIG3r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_PORT_COUNTr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PORT_COUNT_BCM88732_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PORT_COUNT_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PORT_COUNT_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PORT_COUNT_CELL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_COUNT_CELL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PORT_COUNT_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PORT_COUNT_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_PORT_FC_STATUSr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_PORT_FC_STATUS_BCM56624_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_PORT_FC_STATUS_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PORT_FC_STATUS_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PORT_FC_STATUS_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_GROUP4_BOD_FIFO_ECC_ENABLEr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_GROUP4_BOD_FIFO_FULL_ERR_STATUSr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_GROUP4_CTRL_FIFO_FULL_ERR_STATUSr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_PORT_GROUP4_ISO_ENABLEr,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_PORT_GROUP4_TDM_CONTROLr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_PORT_GROUP4_TDM_CONTROL_BCM56840_B0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_GROUP4_TDM_REG_0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_GROUP4_TDM_REG_1r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_GROUP4_TDM_REG_2r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_GROUP4_TDM_REG_3r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_GROUP4_TDM_REG_4r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_GROUP4_TDM_REG_5r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_GROUP4_TDM_REG_6r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_GROUP4_TDM_REG_7r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_GROUP4_XLP0_BOD_FIFO_ECC_STATUS_INTRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_GROUP4_XLP0_CTRL_FIFO_ECC_STATUS_INTRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_GROUP4_XLP1_BOD_FIFO_ECC_STATUS_INTRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_GROUP4_XLP1_CTRL_FIFO_ECC_STATUS_INTRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_GROUP4_XLP2_BOD_FIFO_ECC_STATUS_INTRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_GROUP4_XLP2_CTRL_FIFO_ECC_STATUS_INTRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_GROUP4_XLP3_BOD_FIFO_ECC_STATUS_INTRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_GROUP4_XLP3_CTRL_FIFO_ECC_STATUS_INTRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_GROUP4_XLPORT_POWER_DOWN_ENABLEr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_GROUP5_BOD_FIFO_ECC_ENABLEr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_GROUP5_BOD_FIFO_FULL_ERR_STATUSr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_GROUP5_CTRL_FIFO_FULL_ERR_STATUSr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_PORT_GROUP5_ISO_ENABLEr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_GROUP5_QGPORT_ENABLEr,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_PORT_GROUP5_TDM_CONTROLr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_PORT_GROUP5_TDM_CONTROL_BCM56840_B0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_GROUP5_TDM_REG_0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_GROUP5_TDM_REG_1r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_GROUP5_TDM_REG_2r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_GROUP5_TDM_REG_3r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_GROUP5_TDM_REG_4r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_GROUP5_TDM_REG_5r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_GROUP5_TDM_REG_6r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_GROUP5_TDM_REG_7r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_GROUP5_XLP0_BOD_FIFO_ECC_STATUS_INTRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_GROUP5_XLP0_CTRL_FIFO_ECC_STATUS_INTRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_GROUP5_XLP1_BOD_FIFO_ECC_STATUS_INTRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_GROUP5_XLP1_CTRL_FIFO_ECC_STATUS_INTRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_GROUP5_XLP2_BOD_FIFO_ECC_STATUS_INTRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_GROUP5_XLP2_CTRL_FIFO_ECC_STATUS_INTRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_GROUP5_XLP3_BOD_FIFO_ECC_STATUS_INTRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_GROUP5_XLP3_CTRL_FIFO_ECC_STATUS_INTRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_GROUP5_XLP4_BOD_FIFO_ECC_STATUS_INTRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_GROUP5_XLP4_CTRL_FIFO_ECC_STATUS_INTRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_GROUP5_XLPORT_POWER_DOWN_ENABLEr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PORT_HDRM_COUNTr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PORT_HDRM_ENABLEr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PORT_LAG_FAILOVER_SET_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PORT_LAG_FAILOVER_SET_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_LAG_FAILOVER_SET_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PORT_LAG_FAILOVER_SET_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PORT_LAG_FAILOVER_SET_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_LAG_FAILOVER_SET_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PORT_LAG_FAILOVER_SET_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PORT_LAG_FAILOVER_SET_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_LAG_FAILOVER_SET_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PORT_LB_WREDAVGQSIZE_CELLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_LIMIT_STATE_0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_LIMIT_STATE_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PORT_LIMIT_STATE_0_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PORT_LIMIT_STATE_1_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_PORT_LLFC_CFGr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_PORT_MAX_PKT_SIZEr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_PORT_MAX_PKT_SIZE_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_PORT_MAX_PKT_SIZE_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_MAX_SHARED_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PORT_MAX_SHARED_CELL_BCM56440_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_PORT_MINr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PORT_MIN_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PORT_MIN_BCM88732_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PORT_MIN_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PORT_MIN_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PORT_MIN_CELL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_MIN_CELL_BCM56840_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_PORT_MIN_COUNTr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PORT_MIN_COUNT_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PORT_MIN_COUNT_BCM88732_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PORT_MIN_COUNT_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PORT_MIN_COUNT_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PORT_MIN_COUNT_CELL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_MIN_COUNT_CELL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PORT_MIN_COUNT_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PORT_MIN_COUNT_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PORT_MIN_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PORT_MIN_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_PORT_MIN_PG_ENABLEr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PORT_OR_TRUNK_MAC_COUNT_PARITY_CONTROLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PORT_OR_TRUNK_MAC_COUNT_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PORT_OR_TRUNK_MAC_COUNT_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PORT_OR_TRUNK_MAC_LIMIT_PARITY_CONTROLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PORT_OR_TRUNK_MAC_LIMIT_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PORT_OR_TRUNK_MAC_LIMIT_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_OVQ_PAUSE_ENABLE0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_PORT_OVQ_PAUSE_ENABLE1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PORT_OVQ_PAUSE_ENABLE0_BCM56440_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PORT_PAUSE_ENABLEr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_PAUSE_ENABLE0_64r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PORT_PAUSE_ENABLE0_64_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_PORT_PAUSE_ENABLE1_64r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_PORT_PAUSE_ENABLE_64r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PORT_PAUSE_ENABLE_64_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_PG_SPIDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PORT_PG_SPID_BCM56440_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_PORT_PRI_GRPr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_PORT_PRI_GRP0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_PORT_PRI_GRP1r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PORT_PRI_GRP2r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PORT_PRI_GRP0_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_PORT_PRI_GRP0_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_PORT_PRI_GRP0_BCM56820_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PORT_PRI_GRP1_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_PORT_PRI_GRP1_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_PORT_PRI_GRP1_BCM56820_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_PORT_PRI_XON_ENABLEr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_PORT_PRI_XON_ENABLE_BCM56624_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_PORT_PRI_XON_ENABLE_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PORT_PRI_XON_ENABLE_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PORT_PRI_XON_ENABLE_BCM88732_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_PORT_QM_MINr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PORT_QM_MIN_BCM88732_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_PORT_QM_MIN_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PORT_QM_MIN_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_PORT_QM_MIN_COUNTr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PORT_QM_MIN_COUNT_BCM88732_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_PORT_QM_MIN_COUNT_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PORT_QM_MIN_COUNT_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_PORT_QM_MIN_COUNT_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PORT_QM_MIN_COUNT_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_PORT_QM_MIN_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PORT_QM_MIN_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_PORT_QM_SHARED_COUNTr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PORT_QM_SHARED_COUNT_BCM88732_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_PORT_QM_SHARED_COUNT_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PORT_QM_SHARED_COUNT_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_PORT_QM_SHARED_COUNT_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PORT_QM_SHARED_COUNT_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PORT_RESET_FLOORr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PORT_RESET_OFFSETr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PORT_RESET_VALUEr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_RESUME_LIMIT_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PORT_RESUME_LIMIT_CELL_BCM56440_A0r,
#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_PORT_SCHEDULING_SPEEDr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_PORT_SC_MINr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PORT_SC_MIN_BCM88732_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_PORT_SC_MIN_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PORT_SC_MIN_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_PORT_SC_MIN_COUNTr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PORT_SC_MIN_COUNT_BCM88732_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_PORT_SC_MIN_COUNT_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PORT_SC_MIN_COUNT_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_PORT_SC_MIN_COUNT_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PORT_SC_MIN_COUNT_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_PORT_SC_MIN_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PORT_SC_MIN_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_PORT_SC_SHARED_COUNTr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PORT_SC_SHARED_COUNT_BCM88732_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_PORT_SC_SHARED_COUNT_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PORT_SC_SHARED_COUNT_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_PORT_SC_SHARED_COUNT_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PORT_SC_SHARED_COUNT_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_PORT_SHARED_COUNTr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PORT_SHARED_COUNT_BCM88732_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PORT_SHARED_COUNT_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PORT_SHARED_COUNT_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PORT_SHARED_COUNT_CELL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_SHARED_COUNT_CELL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PORT_SHARED_COUNT_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PORT_SHARED_COUNT_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_PORT_SHARED_LIMITr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PORT_SHARED_LIMIT_BCM88732_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PORT_SHARED_LIMIT_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PORT_SHARED_LIMIT_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PORT_SHARED_LIMIT_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PORT_SHARED_LIMIT_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_PORT_SHARED_MAX_PG_ENABLEr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_SP_WRED_AVG_QSIZEr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_SP_WRED_CONFIGr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PORT_TABLE_ECC_CONTROLr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_PORT_TABLE_ECC_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PORT_TABLE_ECC_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PORT_TABLE_ECC_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_TABLE_ECC_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PORT_TABLE_ECC_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PORT_TABLE_ECC_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PORT_TABLE_ECC_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PORT_WREDAVGQSIZE_CELLr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PORT_WREDAVGQSIZE_CELL_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PORT_WREDAVGQSIZE_CELL_BCM88732_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PORT_WREDAVGQSIZE_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PORT_WREDCONFIG_CELLr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PORT_WREDCONFIG_CELL_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PORT_WREDCONFIG_CELL_BCM88732_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PORT_WREDCONFIG_ECCPr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PORT_WREDCONFIG_PACKETr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PORT_WREDPARAM_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PORT_WREDPARAM_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PORT_WREDPARAM_CELL_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PORT_WREDPARAM_END_CELLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PORT_WREDPARAM_NONTCP_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PORT_WREDPARAM_NONTCP_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PORT_WREDPARAM_NONTCP_CELL_BCM56820_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PORT_WREDPARAM_NONTCP_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PORT_WREDPARAM_NONTCP_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PORT_WREDPARAM_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PORT_WREDPARAM_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PORT_WREDPARAM_PRI0_END_CELLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PORT_WREDPARAM_PRI0_START_CELLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PORT_WREDPARAM_RED_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PORT_WREDPARAM_RED_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PORT_WREDPARAM_RED_CELL_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PORT_WREDPARAM_RED_END_CELLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PORT_WREDPARAM_RED_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PORT_WREDPARAM_RED_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PORT_WREDPARAM_RED_START_CELLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PORT_WREDPARAM_START_CELLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PORT_WREDPARAM_YELLOW_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PORT_WREDPARAM_YELLOW_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PORT_WREDPARAM_YELLOW_CELL_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PORT_WREDPARAM_YELLOW_END_CELLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PORT_WREDPARAM_YELLOW_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PORT_WREDPARAM_YELLOW_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PORT_WREDPARAM_YELLOW_START_CELLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PORT_WRED_THD_0_ECCPr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PORT_WRED_THD_1_ECCPr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_PPFC_ENr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PPFC_EN_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PPFC_EN_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_PPFC_EN_BCM88230_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_PPFC_TX_PKT_XOFF_TIMER_0_1_VALr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PPFC_TX_PKT_XOFF_TIMER_0_1_VAL_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PPFC_TX_PKT_XOFF_TIMER_0_1_VAL_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_PPFC_TX_PKT_XOFF_TIMER_0_1_VAL_BCM88230_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_PPFC_TX_PKT_XOFF_TIMER_2_3_VALr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PPFC_TX_PKT_XOFF_TIMER_2_3_VAL_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PPFC_TX_PKT_XOFF_TIMER_2_3_VAL_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_PPFC_TX_PKT_XOFF_TIMER_2_3_VAL_BCM88230_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_PPFC_TX_PKT_XOFF_TIMER_4_5_VALr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PPFC_TX_PKT_XOFF_TIMER_4_5_VAL_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PPFC_TX_PKT_XOFF_TIMER_4_5_VAL_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_PPFC_TX_PKT_XOFF_TIMER_4_5_VAL_BCM88230_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_PPFC_TX_PKT_XOFF_TIMER_6_7_VALr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PPFC_TX_PKT_XOFF_TIMER_6_7_VAL_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PPFC_TX_PKT_XOFF_TIMER_6_7_VAL_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_PPFC_TX_PKT_XOFF_TIMER_6_7_VAL_BCM88230_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_PPPEMPTYr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_PPPEMPTYSTATUSr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_PPPEMPTYSTATUS_BCM53314_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_PPPEMPTYSTATUS_BCM56218_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_PPPEMPTYSTATUS_BCM56224_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_PPPEMPTYSTATUS_HIr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_PPPEMPTY_BCM5673_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_PPP_CTRLr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_PPP_REFRESH_CTRLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PP_C0_PORT_A_ADDRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PP_C0_PORT_A_CMDr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PP_C0_PORT_A_DATA_0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PP_C0_PORT_A_DATA_1r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PP_C0_PORT_A_DATA_2r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PP_C0_PORT_A_DATA_3r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PP_C0_PORT_B_ADDRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PP_C0_PORT_B_CMDr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PP_C0_PORT_B_DATA_0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PP_C0_PORT_B_DATA_1r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PP_C0_PORT_B_DATA_2r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PP_C0_PORT_B_DATA_3r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PP_C1_PORT_A_ADDRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PP_C1_PORT_A_CMDr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PP_C1_PORT_A_DATA_0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PP_C1_PORT_A_DATA_1r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PP_C1_PORT_A_DATA_2r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PP_C1_PORT_A_DATA_3r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PP_C1_PORT_B_ADDRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PP_C1_PORT_B_CMDr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PP_C1_PORT_B_DATA_0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PP_C1_PORT_B_DATA_1r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PP_C1_PORT_B_DATA_2r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PP_C1_PORT_B_DATA_3r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PP_C2_PORT_A_ADDRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PP_C2_PORT_A_CMDr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PP_C2_PORT_A_DATA_0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PP_C2_PORT_A_DATA_1r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PP_C2_PORT_A_DATA_2r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PP_C2_PORT_A_DATA_3r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PP_C2_PORT_B_ADDRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PP_C2_PORT_B_CMDr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PP_C2_PORT_B_DATA_0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PP_C2_PORT_B_DATA_1r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PP_C2_PORT_B_DATA_2r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PP_C2_PORT_B_DATA_3r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PP_C3_PORT_A_ADDRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PP_C3_PORT_A_CMDr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PP_C3_PORT_A_DATA_0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PP_C3_PORT_A_DATA_1r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PP_C3_PORT_A_DATA_2r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PP_C3_PORT_A_DATA_3r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PP_C3_PORT_B_ADDRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PP_C3_PORT_B_CMDr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PP_C3_PORT_B_DATA_0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PP_C3_PORT_B_DATA_1r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PP_C3_PORT_B_DATA_2r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PP_C3_PORT_B_DATA_3r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PP_MODULE_CONTROLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PP_PROGRAM_GOr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQEFIFOEMPTY0_64r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQEFIFOEMPTY1_64r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PQEFIFOEMPTY_64r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQEFIFOOVERFLOW0_64r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQEFIFOOVERFLOW1_64r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PQEFIFOOVERFLOW_64r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQEFIFOPTREQUAL0_64r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQEFIFOPTREQUAL1_64r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PQEFIFOPTREQUAL_64r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQEMEMCFGr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PQEMEMDEBUGr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQEMEMDEBUG_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PQEPARITYERRORADRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQEPARITYERRORADR_BCM56840_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C0_PORT_A_CMDr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C0_PORT_A_DATA_0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C0_PORT_A_DATA_1r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C0_PORT_A_DATA_2r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C0_PORT_A_DATA_3r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C0_PORT_A_RADDRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C0_PORT_A_WADDRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C0_PORT_B_CMDr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C0_PORT_B_DATA_0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C0_PORT_B_DATA_1r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C0_PORT_B_DATA_2r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C0_PORT_B_DATA_3r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C0_PORT_B_RADDRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C0_PORT_B_WADDRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C1_PORT_A_CMDr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C1_PORT_A_DATA_0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C1_PORT_A_DATA_1r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C1_PORT_A_DATA_2r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C1_PORT_A_DATA_3r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C1_PORT_A_RADDRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C1_PORT_A_WADDRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C1_PORT_B_CMDr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C1_PORT_B_DATA_0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C1_PORT_B_DATA_1r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C1_PORT_B_DATA_2r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C1_PORT_B_DATA_3r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C1_PORT_B_RADDRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C1_PORT_B_WADDRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C2_PORT_A_CMDr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C2_PORT_A_DATA_0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C2_PORT_A_DATA_1r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C2_PORT_A_DATA_2r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C2_PORT_A_DATA_3r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C2_PORT_A_RADDRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C2_PORT_A_WADDRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C2_PORT_B_CMDr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C2_PORT_B_DATA_0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C2_PORT_B_DATA_1r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C2_PORT_B_DATA_2r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C2_PORT_B_DATA_3r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C2_PORT_B_RADDRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C2_PORT_B_WADDRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C3_PORT_A_CMDr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C3_PORT_A_DATA_0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C3_PORT_A_DATA_1r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C3_PORT_A_DATA_2r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C3_PORT_A_DATA_3r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C3_PORT_A_RADDRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C3_PORT_A_WADDRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C3_PORT_B_CMDr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C3_PORT_B_DATA_0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C3_PORT_B_DATA_1r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C3_PORT_B_DATA_2r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C3_PORT_B_DATA_3r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C3_PORT_B_RADDRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_C3_PORT_B_WADDRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_MODULE_CONTROLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PQ_PROGRAM_GOr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PRBPATr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PRCNTSELr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_PRI2COSr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_PRI2COS_2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_PRILUT_ADDR_DEBUGr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PRIO2COSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PRIO2COS_0_PRI0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PRIO2COS_0_PRI1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PRIO2COS_0_PRI2r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PRIO2COS_0_PRI3r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PRIO2COS_0_PRI4r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PRIO2COS_0_PRI5r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PRIO2COS_0_PRI6r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PRIO2COS_0_PRI7r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PRIO2COS_0_PRI8r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PRIO2COS_0_PRI9r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PRIO2COS_0_PRI10r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PRIO2COS_0_PRI11r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PRIO2COS_0_PRI12r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PRIO2COS_0_PRI13r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PRIO2COS_0_PRI14r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PRIO2COS_0_PRI15r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PRIO2COS_1_PRI0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PRIO2COS_1_PRI1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PRIO2COS_1_PRI2r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PRIO2COS_1_PRI3r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PRIO2COS_1_PRI4r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PRIO2COS_1_PRI5r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PRIO2COS_1_PRI6r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PRIO2COS_1_PRI7r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PRIO2COS_1_PRI8r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PRIO2COS_1_PRI9r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PRIO2COS_1_PRI10r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PRIO2COS_1_PRI11r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PRIO2COS_1_PRI12r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PRIO2COS_1_PRI13r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PRIO2COS_1_PRI14r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PRIO2COS_1_PRI15r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PRIO2COS_CBFCr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PRIO2COS_LLFCr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_PRIO2COS_LLFC0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_PRIO2COS_LLFC1r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_PRIO2COS_LLFC2r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_PRIO2COS_LLFC3r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PRIO2COS_LLFC_BCM56840_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PRIO2EXTQ_LLFCr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_PRIO2EXTQ_LLFC0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_PRIO2EXTQ_LLFC1r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_PRIORITY_CONTROLr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_PRIORITY_CONTROL_BCM56218_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_PRIORITY_CONTROL_BCM56224_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_PRIORITY_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_PRIORITY_CONTROL_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PRIORITY_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PRIORITY_CONTROL_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_PRIORITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PRIORITY_CONTROL_BCM88732_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PRIORITY_MAPPING_SELECTr,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_REG_INT_PROTOCOLERRORSr,
#endif
#if defined(BCM_5650_C0)
    SOC_REG_INT_PROTOCOLERRORS_BCM5650_C0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_PROTOCOL_PKT_CONTROLr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_PROTOCOL_PKT_CONTROL_BCM53314_A0r,
#endif
#if defined(BCM_56218_A0) || defined(BCM_56514_A0)
    SOC_REG_INT_PROTOCOL_PKT_CONTROL_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_PROTOCOL_PKT_CONTROL_BCM56224_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_PROTOCOL_PKT_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56800_A0)
    SOC_REG_INT_PROTOCOL_PKT_CONTROL_BCM56504_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_PROTOCOL_PKT_CONTROL_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_PROTOCOL_PKT_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_PROTOCOL_PKT_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_PROTOCOL_PKT_CONTROL_BCM88732_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_PROT_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PRPLCr,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_PRTABLE_DEFAULTr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_PRTABLE_DEFAULT_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_PRTABLE_DEFAULT_BCM5673_A0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_PRTABLE_ENTRYr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_PRTABLE_ENTRY_BCM5665_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSINTEQr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSINTQSTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSLPMC_TCID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSLPMC_TCID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSLPMC_TCID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSLPMC_TCID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSLPMC_TCID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSLPMC_TCID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSLPMC_TCID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSLPMC_TCID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSLPMC_TCID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSLPMC_TCID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSLPMC_TCID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSLPMC_TCID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSLPMC_TCID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSLPMC_TCID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSLPMC_TCID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSLPMC_TCID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSLTH_TCID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSLTH_TCID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSLTH_TCID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSLTH_TCID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSLTH_TCID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSLTH_TCID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSLTH_TCID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSLTH_TCID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSLTH_TCID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSLTH_TCID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSLTH_TCID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSLTH_TCID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSLTH_TCID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSLTH_TCID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSLTH_TCID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSLTH_TCID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_16r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_17r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_18r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_19r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_20r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_21r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_22r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_23r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_24r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_25r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_26r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_27r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_28r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_29r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_30r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_31r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_32r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_33r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_34r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_35r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_36r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_37r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_38r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_39r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_40r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_41r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_42r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_43r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_44r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_45r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_46r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_47r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_48r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_49r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_50r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_51r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_52r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_53r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_54r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_55r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_56r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_57r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_58r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_59r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_60r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_61r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_62r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PSYSTAT_CHID_63r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_PTRCTRLCONFIGr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_PTRCTRLCONFIG_BCM56601_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_PTR_FIFO_PARITY_CG0_CH0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_PTR_FIFO_PARITY_CG0_CH1r,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_REG_INT_PTR_FIFO_PARITY_CG1_CH0r,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_REG_INT_PTR_FIFO_PARITY_CG1_CH1r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_PT_DEBUGr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_PT_DEBUG_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_PT_DEBUG_BCM5673_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_PT_DEBUG_BCM5695_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_PUP_CTXT_HIT_ALLOWr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_PUP_DELAY_CALENDARr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_PUP_HI_PRI_EVENT_MSKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_PUP_HI_PRI_QTYPE_MSKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_PUP_MP_PRIORITYr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_PUP_NMP_PRIORITYr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_PUP_PRI_UPDATES_PER_TSr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_PURGE_PKT_CNTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_16r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_17r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_18r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_19r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_20r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_21r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_22r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_23r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_24r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_25r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_26r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_27r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_28r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_29r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_30r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_31r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_32r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_33r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_34r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_35r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_36r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_37r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_38r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_39r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_40r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_41r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_42r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_43r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_44r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_45r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_46r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_47r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_48r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_49r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_50r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_51r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_52r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_53r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_54r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_55r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_56r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_57r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_58r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_59r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_60r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_61r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_62r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIBLPC_CHID_63r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_16r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_17r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_18r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_19r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_20r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_21r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_22r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_23r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_24r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_25r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_26r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_27r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_28r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_29r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_30r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_31r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_32r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_33r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_34r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_35r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_36r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_37r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_38r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_39r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_40r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_41r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_42r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_43r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_44r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_45r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_46r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_47r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_48r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_49r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_50r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_51r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_52r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_53r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_54r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_55r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_56r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_57r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_58r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_59r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_60r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_61r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_62r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWIRPC_CHID_63r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_16r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_17r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_18r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_19r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_20r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_21r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_22r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_23r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_24r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_25r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_26r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_27r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_28r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_29r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_30r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_31r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_32r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_33r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_34r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_35r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_36r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_37r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_38r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_39r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_40r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_41r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_42r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_43r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_44r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_45r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_46r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_47r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_48r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_49r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_50r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_51r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_52r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_53r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_54r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_55r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_56r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_57r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_58r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_59r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_60r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_61r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_62r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_PWOTPC_CHID_63r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PWR_WATCH_DOG_CONTROL_MBXr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PWR_WATCH_DOG_CONTROL_MBYr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PWR_WATCH_DOG_STATUS_MBXr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_PWR_WATCH_DOG_STATUS_MBYr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QBLOCK_NEXT_MEMDEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QBLOCK_NEXT_MEM_ECC_STATUS_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QBLOCK_NEXT_MEM_ECC_STATUS_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QBLOCK_NEXT_MEM_ECC_STATUS_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QBLOCK_NEXT_MEM_ECC_STATUS_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QBLOCK_NEXT_MEM_ECC_STATUS_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QBLOCK_NEXT_MEM_ECC_STATUS_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QBLOCK_NEXT_MEM_ECC_STATUS_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QBLOCK_NEXT_MEM_ECC_STATUS_7r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_QDR36_CONFIG_REG1_ISr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_QDR36_CONFIG_REG2_ISr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56602_A0)
    SOC_REG_INT_QDR36_CONFIG_REG3_ISr,
#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_QDR36_CONFIG_REG3_IS_BCM56601_B0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_QDR36_STATUS_REG1_ISr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56602_A0)
    SOC_REG_INT_QDR36_STATUS_REG2_ISr,
#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_QDR36_STATUS_REG2_IS_BCM56601_B0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QENTRY_LOWER_MEMDEBUG_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QENTRY_LOWER_MEMDEBUG_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QENTRY_LOWER_MEM_ECC_STATUS_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QENTRY_LOWER_MEM_ECC_STATUS_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QENTRY_LOWER_MEM_ECC_STATUS_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QENTRY_LOWER_MEM_ECC_STATUS_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QENTRY_LOWER_MEM_ECC_STATUS_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QENTRY_LOWER_MEM_ECC_STATUS_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QENTRY_LOWER_MEM_ECC_STATUS_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QENTRY_LOWER_MEM_ECC_STATUS_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QENTRY_UPPER_MEMDEBUG_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QENTRY_UPPER_MEMDEBUG_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QENTRY_UPPER_MEM_ECC_STATUS_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QENTRY_UPPER_MEM_ECC_STATUS_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QENTRY_UPPER_MEM_ECC_STATUS_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QENTRY_UPPER_MEM_ECC_STATUS_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QENTRY_UPPER_MEM_ECC_STATUS_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QENTRY_UPPER_MEM_ECC_STATUS_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QENTRY_UPPER_MEM_ECC_STATUS_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QENTRY_UPPER_MEM_ECC_STATUS_7r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_QE_INTEROP_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QE_TYPE_CHANNEL_MASK_A0_HIr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QE_TYPE_CHANNEL_MASK_A0_LOr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QE_TYPE_CHANNEL_MASK_A1_HIr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QE_TYPE_CHANNEL_MASK_A1_LOr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QE_TYPE_CHANNEL_MASK_A2_HIr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QE_TYPE_CHANNEL_MASK_A2_LOr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QE_TYPE_CHANNEL_MASK_A3_HIr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QE_TYPE_CHANNEL_MASK_A3_LOr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QE_TYPE_CHANNEL_MASK_B0_HIr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QE_TYPE_CHANNEL_MASK_B0_LOr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QE_TYPE_CHANNEL_MASK_B1_HIr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QE_TYPE_CHANNEL_MASK_B1_LOr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QE_TYPE_CHANNEL_MASK_B2_HIr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QE_TYPE_CHANNEL_MASK_B2_LOr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QE_TYPE_CHANNEL_MASK_B3_HIr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QE_TYPE_CHANNEL_MASK_B3_LOr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_QGPORT_CONFIGr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_QGPORT_MAC_XGXS_CTRLr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_QGPORT_MAC_XGXS_STAT_GS0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_QGPORT_MAC_XGXS_STAT_GS1r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_QGPORT_MAC_XGXS_STAT_GS2r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_QGPORT_MAC_XGXS_STAT_GS3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMA_BP_SYNCr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMA_CONFIG0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMA_CONFIG1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMA_DEBUG1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMA_DEBUG2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMA_ECC_DEBUG0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMA_ECC_ERROR0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMA_ECC_ERROR0_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMA_ERROR0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMA_ERROR1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0)
    SOC_REG_INT_QMA_ERROR2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMA_ERROR0_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMA_ERROR1_MASKr,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QMA_ERROR2_BCM88230_C0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0)
    SOC_REG_INT_QMA_ERROR2_MASKr,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QMA_ERROR2_MASK_BCM88230_C0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMA_HALT_CFGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMA_IFENQR_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMA_LQ_WRED_PDROP0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMA_LQ_WRED_PDROP1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMA_QBUFFSPROFILE_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMA_QS_SB_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMA_Q_MAX_BUFFS_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMA_Q_MIN_BUFFS_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMA_RAM_TM0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMA_RAM_TM1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMA_RANDGEN_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMA_RAND_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMA_RBENQR_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMA_RBENQR_FIFO_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMA_RB_SB_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMA_SW_RESETr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMA_TAG_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMA_VOQ_WRED_PDROP0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMA_VOQ_WRED_PDROP1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMA_VOQ_WRED_STATE_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMA_WREDCURVE_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMA_WRED_AVG_QUEUE_LENGTH_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMA_WRED_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_ALLOCBUFFSCNT_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_ARB_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_BUFFER_LIST_A_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_BUFFER_LIST_B_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_BUFFER_LIST_C_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_BUFFER_LIST_D_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_CONFIG0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_CONFIG1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_CONFIG2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_CONFIG3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_DEBUG0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_DEBUG1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_DEBUG2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_DEBUG_CNT0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_DEBUG_CNT1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_DEBUG_CNT2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_DEBUG_CNT3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_DEBUG_CNT4r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_DEBUG_CNT5r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_DEBUG_CNT6r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_DEBUG_CNT7r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_DEQD_SB_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0)
    SOC_REG_INT_QMB_ECC_DEBUG0r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QMB_ECC_DEBUG0_BCM88230_C0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_ECC_ERROR0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0)
    SOC_REG_INT_QMB_ECC_ERROR1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_ECC_ERROR0_MASKr,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QMB_ECC_ERROR1_BCM88230_C0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0)
    SOC_REG_INT_QMB_ECC_ERROR1_MASKr,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QMB_ECC_ERROR1_MASK_BCM88230_C0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_ECONTEXT_ALLOCBUFFSCNT_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_ECONTEXT_INFLIGHTBUFFCNT_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_ECONTEXT_TAIL_LLA_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_EMPTY_QUEUE_GRANTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_ENQD_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_ENQD_FIFO_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_ENQD_SB_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_ENQR_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_ENQR_FIFO_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_ENQ_REQ_DEBUG4r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_ERROR0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_ERROR1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_ERROR2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_ERROR3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_ERROR0_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_ERROR1_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_ERROR2_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_ERROR3_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_ETAGS_DEBUG0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_ETAGS_DEBUG1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_FLUSH_PENDING_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_FL_DEBUG0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_FL_DEBUG1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_FL_DEBUG2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_FL_DEBUG3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_FL_DEBUG4r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_HALT_CFGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_HEAD_LLA_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_LLA_TRANS_ECC_STATUSr,
#endif
#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_QMB_PFC_COS0_STATUS0r,
#endif
#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_QMB_PFC_COS0_WATERMARKr,
#endif
#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_QMB_PFC_COS1_STATUS0r,
#endif
#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_QMB_PFC_COS1_WATERMARKr,
#endif
#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_QMB_PFC_COS2_STATUS0r,
#endif
#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_QMB_PFC_COS2_WATERMARKr,
#endif
#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_QMB_PFC_COS3_STATUS0r,
#endif
#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_QMB_PFC_COS3_WATERMARKr,
#endif
#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_QMB_PFC_COS4_STATUS0r,
#endif
#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_QMB_PFC_COS4_WATERMARKr,
#endif
#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_QMB_PFC_COS5_STATUS0r,
#endif
#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_QMB_PFC_COS5_WATERMARKr,
#endif
#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_QMB_PFC_COS6_STATUS0r,
#endif
#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_QMB_PFC_COS6_WATERMARKr,
#endif
#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_QMB_PFC_COS7_STATUS0r,
#endif
#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_QMB_PFC_COS7_WATERMARKr,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QMB_PFC_ERRORr,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QMB_PFC_ERROR_MASKr,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QMB_PFC_LINE_CNT_ECC_STATUSr,
#endif
#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_QMB_PFC_LOSSLESS_STATUSr,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QMB_PFC_PG_RESERVE_DROP_0r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QMB_PFC_PG_RESERVE_DROP_1r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QMB_PFC_PG_TAIL_DROP_0r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QMB_PFC_PG_TAIL_DROP_1r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QMB_PFC_SP_PG_TAIL_DROPr,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QMB_PFC_SP_PG_TAIL_DROP_ERROR0r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QMB_PFC_SP_PG_TAIL_DROP_ERROR1r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QMB_PFC_SP_PG_TAIL_DROP_ERROR2r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QMB_PFC_SP_PG_TAIL_DROP_ERROR3r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QMB_PFC_SP_PG_TAIL_DROP_ERROR0_MASKr,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QMB_PFC_SP_PG_TAIL_DROP_ERROR1_MASKr,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QMB_PFC_SP_PG_TAIL_DROP_ERROR2_MASKr,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QMB_PFC_SP_PG_TAIL_DROP_ERROR3_MASKr,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QMB_PFC_SP_PG_XSTATE0r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QMB_PFC_SP_PG_XSTATE1r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QMB_PFC_SP_PG_XSTATE2r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QMB_PFC_SP_PG_XSTATE3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_PKT_HDR_ADJUST0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_PKT_HDR_ADJUST1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_PKT_HDR_ADJUST2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_PKT_HDR_ADJUST3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_PKT_HDR_ADJUST4r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_QUEUE_CONFIG_CTRLr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_QUEUE_CONFIG_DATAr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_RAM_TM0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0)
    SOC_REG_INT_QMB_RAM_TM1r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QMB_RAM_TM1_BCM88230_C0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_SELECTED_Qr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_SLQ_BYTE_CNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_SLQ_COUNTER_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_SLQ_PKT_CNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_SLQ_PTRr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_STATSCFG_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_STATUS0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_STATUS1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_SW_RESETr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_TAIL_LLA_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_TC_FP_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_TRACE_IF_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMB_TRACE_IF_STATUS_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMC_AGER_CONFIG0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMC_AGER_CONFIG1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMC_BUFFER_AGE_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0)
    SOC_REG_INT_QMC_CONFIG0r,
#endif
#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_QMC_CONFIG0_BCM88230_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMC_DC_CONFIG0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMC_DC_CONFIG1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMC_ECC_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMC_ECC_ERRORr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMC_ECC_ERROR_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMC_ERROR0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMC_ERROR0_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMC_QAVG_CONFIG0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMC_RAM_TM0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMC_RATE_DELTA_MAX_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMC_STATUS0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMC_STATUS1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMC_SW_RESETr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMC_VOQ_ARRIVALS_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QMC_VOQ_CONFIG_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QM_CS_CONFIG0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QM_CS_CONFIG1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QM_CS_QSTATSLKUP0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QM_CS_QSTATSLKUP1r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QM_HCFC_CONFIG0r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QM_HCFC_CONFIG1r,
#endif
#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_QM_LLFC_CONFIGr,
#endif
#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_QM_LLFC_COS_TO_PG_MAP0r,
#endif
#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_QM_LLFC_COS_TO_PG_MAP1r,
#endif
#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_QM_LLFC_COS_TO_PG_MAP2r,
#endif
#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_QM_LLFC_COS_TO_PG_MAP3r,
#endif
#if defined(BCM_88230_B0)
    SOC_REG_INT_QM_PFC_CONFIG0r,
#endif
#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_CONFIG1r,
#endif
#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_CONFIG2r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_CONFIG0_BCM88230_C0r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_DEBUGr,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_ENQ_SRC_PORT_LKUP_CFGr,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_ENQ_SRC_PORT_LKUP_DEBUGr,
#endif
#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_MAX_THRESHOLD_COS0r,
#endif
#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_MAX_THRESHOLD_COS1r,
#endif
#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_MAX_THRESHOLD_COS2r,
#endif
#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_MAX_THRESHOLD_COS3r,
#endif
#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_MAX_THRESHOLD_COS4r,
#endif
#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_MAX_THRESHOLD_COS5r,
#endif
#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_MAX_THRESHOLD_COS6r,
#endif
#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_MAX_THRESHOLD_COS7r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_PG_BUF_XON_THRESHOLD_0r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_PG_BUF_XON_THRESHOLD_1r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_PG_BUF_XON_THRESHOLD_2r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_PG_BUF_XON_THRESHOLD_3r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_PG_BUF_XON_THRESHOLD_4r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_PG_BUF_XON_THRESHOLD_5r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_PG_BUF_XON_THRESHOLD_6r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_PG_BUF_XON_THRESHOLD_7r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_RSVD_THRESHOLD_0r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_RSVD_THRESHOLD_1r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_RSVD_THRESHOLD_2r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_RSVD_THRESHOLD_3r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_RSVD_THRESHOLD_4r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_RSVD_THRESHOLD_5r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_RSVD_THRESHOLD_6r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_RSVD_THRESHOLD_7r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_0r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_1r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_2r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_3r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_4r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_5r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_6r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_SP_PG_LINE_MAX_THRESHOLD_7r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_0r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_1r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_2r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_3r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_4r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_5r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_6r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_SP_PG_LINE_XOFF_THRESHOLD_7r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_SP_PG_LINE_XON_THRESHOLD_0r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_SP_PG_LINE_XON_THRESHOLD_1r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_SP_PG_LINE_XON_THRESHOLD_2r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_SP_PG_LINE_XON_THRESHOLD_3r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_SP_PG_LINE_XON_THRESHOLD_4r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_SP_PG_LINE_XON_THRESHOLD_5r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_SP_PG_LINE_XON_THRESHOLD_6r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_SP_PG_LINE_XON_THRESHOLD_7r,
#endif
#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_THRESHOLD_COS0r,
#endif
#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_THRESHOLD_COS1r,
#endif
#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_THRESHOLD_COS2r,
#endif
#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_THRESHOLD_COS3r,
#endif
#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_THRESHOLD_COS4r,
#endif
#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_THRESHOLD_COS5r,
#endif
#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_THRESHOLD_COS6r,
#endif
#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_QM_PFC_THRESHOLD_COS7r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QM_QSB_RAND_SB_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QM_QSB_RATE_SB_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QM_TAIL_DROP_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QM_TX_DEQREQ_SB_DEBUGr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_QPORT_CNTMAXSIZEr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_QPORT_CONFIGr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_QPORT_RSV_MASKr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_QPORT_SGNDET_EARLYCRSr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_QPORT_STAT_UPDATE_MASKr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_QPORT_TPIDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QPP_BP_MONITOR_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSA_AGEEVENT_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSA_AGEFLAGS_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSA_AGEH_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSA_AGEL_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSA_AGETHRESH_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSA_BSE_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSA_BSN_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSA_CALENDAR_AGER_ECC_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSA_CALENDAR_AGER_ECC_ERRORr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSA_CALENDAR_AGER_ECC_ERROR_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSA_CALENDAR_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSA_E2NT_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSA_ENQDEQD_SB_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSA_ERRORr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSA_ERROR_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSA_HALT_CFGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSA_INITr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSA_MEM_DEBUG_AGEFLAGSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSA_MEM_DEBUG_AGEHr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSA_MEM_DEBUG_AGELr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSA_MEM_DEBUG_ASSORTED0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSA_MEM_DEBUG_ASSORTED1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSA_MEM_DEBUG_ASSORTED2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSA_Q2SC0_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSA_Q2SC1_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSA_QPARAMS_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSA_QPP_ECC_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSA_QPP_ECC_ERRORr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSA_QPP_ECC_ERROR_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSA_QSTATE_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSA_QTHRESH_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSA_S2N_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSA_SOFT_RESETr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSA_TRACE_IF_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSA_TRACE_IF_STATUS_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSA_TREX2_DEBUG_ENABLEr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSA_TSTB_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSB_BAA0_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSB_BAA1_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSB_BAA2_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSB_BAA3_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSB_BAA4_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSB_BAA5_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSB_BAA6_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSB_BAA_ECC_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSB_BAA_ECC_ERRORr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSB_BAA_ECC_ERROR_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSB_ENABLEr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSB_GEN_ERROR_FLAGSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSB_GEN_ERROR_FLAGS_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSB_GGP_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSB_HALT_CFGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSB_INITr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSB_MEM_DEBUG_ASSORTED0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSB_MEM_DEBUG_ASSORTED1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSB_MEM_DEBUG_BAA0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSB_MEM_DEBUG_BAA1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSB_MEM_DEBUG_BAA2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSB_MEM_DEBUG_SHAPER0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSB_MEM_DEBUG_SHAPER1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSB_PLUT_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSB_PUP0_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSB_PUP1_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSB_PUP_ERROR_FLAGSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSB_PUP_ERROR_FLAGS_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSB_SHAPER0_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSB_SHAPER1_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSB_SHAPER2_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSB_SHAPER3_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSB_SHAPER4_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSB_SHAPER_ECC_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSB_SHAPER_ECC_ERRORr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSB_SHAPER_ECC_ERROR_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSB_SOFT_RESETr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSB_SPP_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSB_SPP_GGP_PUP_ECC_ERRORr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSB_SPP_GGP_PUP_ECC_ERROR_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSB_SPP_PUP_GGP_ECC_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSB_TRACE_IF_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSB_TRACE_IF_STATUS_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QSB_TREX2_DEBUG_ENABLEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QSTRUCT_FAP0_WATERMARKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QSTRUCT_FAP1_WATERMARKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QSTRUCT_FAP2_WATERMARKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QSTRUCT_FAP3_WATERMARKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QSTRUCT_FAPCONFIG_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QSTRUCT_FAPCONFIG_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QSTRUCT_FAPCONFIG_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QSTRUCT_FAPCONFIG_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QSTRUCT_FAPFULLRESETPOINT_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QSTRUCT_FAPFULLRESETPOINT_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QSTRUCT_FAPFULLRESETPOINT_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QSTRUCT_FAPFULLRESETPOINT_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QSTRUCT_FAPFULLSETPOINT_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QSTRUCT_FAPFULLSETPOINT_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QSTRUCT_FAPFULLSETPOINT_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QSTRUCT_FAPFULLSETPOINT_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QSTRUCT_FAPINIT_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QSTRUCT_FAPINIT_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QSTRUCT_FAPINIT_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QSTRUCT_FAPINIT_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QSTRUCT_FAPOTPCONFIG_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QSTRUCT_FAPOTPCONFIG_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QSTRUCT_FAPOTPCONFIG_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QSTRUCT_FAPOTPCONFIG_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QSTRUCT_FAPREADPOINTER_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QSTRUCT_FAPREADPOINTER_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QSTRUCT_FAPREADPOINTER_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QSTRUCT_FAPREADPOINTER_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QSTRUCT_FAPSTACKSTATUS_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QSTRUCT_FAPSTACKSTATUS_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QSTRUCT_FAPSTACKSTATUS_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QSTRUCT_FAPSTACKSTATUS_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QSTRUCT_FAP_BITMAP_ECC_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QSTRUCT_FAP_MEMDEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QSTRUCT_FAP_MEM_ECC_STATUS_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QSTRUCT_FAP_MEM_ECC_STATUS_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QSTRUCT_FAP_MEM_ECC_STATUS_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QSTRUCT_FAP_MEM_ECC_STATUS_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QSTRUCT_FAP_MEM_ERRORr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QSTRUCT_FAP_MEM_ERROR_MASKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QSTRUCT_FAP_STACK_ECC_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QSTRUCT_INTERRUPTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QSTRUCT_INTERRUPT_MASKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QSTRUCT_QBLOCK_NEXT_ECC_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QSTRUCT_QBLOCK_NEXT_ERRORr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QSTRUCT_QBLOCK_NEXT_ERROR_MASKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QSTRUCT_QENTRY_LOWER_ECC_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QSTRUCT_QENTRY_LOWER_ERRORr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QSTRUCT_QENTRY_LOWER_ERROR_MASKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QSTRUCT_QENTRY_UPPER_ECC_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QSTRUCT_QENTRY_UPPER_ERRORr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QSTRUCT_QENTRY_UPPER_ERROR_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QS_CALENDAR_TYPE_DECODEr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QS_CONFIG0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QS_CONFIG1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QS_RATE_SB_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QS_TS_HI_PRI_MSKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QS_TX_GRANT_SB_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QUAD0_SERDES_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QUAD0_SERDES_STATUS0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QUAD0_SERDES_STATUS1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QUAD1_SERDES_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QUAD1_SERDES_STATUS0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_QUAD1_SERDES_STATUS1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_QUEUE_SRC_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_Q_DEPTH_THRESH0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_Q_DEPTH_THRESH1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_Q_DEPTH_THRESH2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_Q_DEPTH_THRESH3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_Q_DEPTH_THRESH4r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_Q_DEPTH_THRESH5r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_Q_DEPTH_THRESH6r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_Q_DEPTH_THRESH7r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_Q_DEPTH_THRESH8r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_Q_DEPTH_THRESH9r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_Q_DEPTH_THRESH10r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_Q_DEPTH_THRESH11r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_Q_DEPTH_THRESH12r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_Q_DEPTH_THRESH13r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_Q_DEPTH_THRESH14r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_Q_DEPTH_THRESH15r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_R64r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_R127r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_R255r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_R511r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_R1023r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_R1518r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_R2047r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_R4095r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_R9216r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_R16383r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_R1023_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_R1023_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_R1023_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_R127_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_R127_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_R127_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_R1518_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_R1518_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_R1518_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_R16383_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_R16383_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_R16383_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_R2047_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_R2047_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_R2047_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_R255_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_R255_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_R255_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_R4095_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_R4095_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_R4095_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_R511_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_R511_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_R511_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_R64_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_R64_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_R64_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_R9216_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_R9216_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_R9216_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RAICFGr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_RALNr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RALN_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RALN_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RALN_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RALN_BCM88732_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RAW_LINK_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RAW_LINK_STATUS_CHANGEr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RAW_LINK_STATUS_CHANGE_MASKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RAW_LINK_STATUS_STICKYr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RBCr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_RBCAr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RBCA_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RBCA_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RBCA_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RBCA_BCM88732_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RBC_BYTEr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_RBYTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RBYT_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RBYT_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RBYT_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RBYT_BCM88732_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_CI_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_COS_MAP_TABLE_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_COS_MAP_TABLE_1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_COS_MAP_TABLE_2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_COS_MAP_TABLE_3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_COS_MAP_TABLE_4r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_COS_MAP_TABLE_5r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_COS_MAP_TABLE_6r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_COS_MAP_TABLE_7r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_BAD_Q_IFH_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_BAD_Q_IFH_1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_BAD_Q_IFH_2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_BAD_Q_IRH_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_BAD_Q_IRH_1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_EDC_LINE_COUNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_ERESP_BYTE_CNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_ERESP_PCKT_CNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_ERESP_TEST_BYTE_CNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_ERESP_TEST_MESSAGE_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_ERESP_TEST_MESSAGE_1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_ERESP_TEST_MESSAGE_2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_ERESP_TEST_MESSAGE_3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_ERESP_TEST_PCKT_CNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_ERESP_TEST_PCKT_THRESHOLDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_ERROR_INJECT0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_ERROR_INJECT1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_ERROR_INJECT2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_ERROR_INJECT3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_ERROR_INJECT4r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_ERROR_INJECT5r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_ERROR_INJECT6r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_ERROR_INJECT7r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_ERROR_INJECT8r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF0_BYTE_CNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF0_DROP_COUNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF0_PCKT_CNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF0_TEST_BYTE_CNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF0_TEST_IRH_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF0_TEST_IRH_1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF0_TEST_PCKT_CNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF0_TEST_PCKT_THRESHOLDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF1_BYTE_CNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF1_DROP_COUNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF1_PCKT_CNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF1_TEST_BYTE_CNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF1_TEST_IRH_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF1_TEST_IRH_1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF1_TEST_PCKT_CNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF1_TEST_PCKT_THRESHOLDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF2_BYTE_CNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF2_DROP_COUNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF2_PCKT_CNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF2_TEST_BYTE_CNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF2_TEST_IRH_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF2_TEST_IRH_1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF2_TEST_PCKT_CNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF2_TEST_PCKT_THRESHOLDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF3_BYTE_CNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF3_DROP_COUNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF3_PCKT_CNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF3_TEST_BYTE_CNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF3_TEST_IRH_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF3_TEST_IRH_1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF3_TEST_PCKT_CNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF3_TEST_PCKT_THRESHOLDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF4_BYTE_CNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF4_DROP_COUNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF4_PCKT_CNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF4_TEST_BYTE_CNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF4_TEST_IRH_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF4_TEST_IRH_1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF4_TEST_PCKT_CNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF4_TEST_PCKT_THRESHOLDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF5_BYTE_CNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF5_DROP_COUNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF5_PCKT_CNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF5_TEST_BYTE_CNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF5_TEST_IRH_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF5_TEST_IRH_1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF5_TEST_PCKT_CNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF5_TEST_PCKT_THRESHOLDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF6_BYTE_CNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF6_DROP_COUNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF6_PCKT_CNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF6_TEST_BYTE_CNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF6_TEST_IRH_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF6_TEST_IRH_1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF6_TEST_PCKT_CNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_IF6_TEST_PCKT_THRESHOLDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEBUG_TEST_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEF_Q_IX_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEF_Q_IX_1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEF_Q_IX_2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DEF_Q_IX_3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DRR_CONFIG0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DRR_CONFIG1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_DRR_CONFIG2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_ECC_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_ECC_ERROR_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_ECC_ERROR_1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_ECC_ERROR_0_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_ECC_ERROR_1_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_ECC_STATUS0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_ECC_STATUS1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_ECC_STATUS2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_ECC_STATUS3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_ECC_STATUS4r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_ECC_STATUS5r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_ECC_STATUS6r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_ECC_STATUS7r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_ENQRESP_SB_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_ERROR_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_ERROR_1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_ERROR_2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_ERROR_0_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_ERROR_1_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_ERROR_2_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_ERROR_HALT_MASK_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_ERROR_HALT_MASK_1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_ERROR_HALT_MASK_2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_FC_E2ECC_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_FC_E2ECC_HCFC_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_FC_FORCE_MESSAGEr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_FIRST_CI_LOOKUP0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_FIRST_CI_LOOKUP1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_FIRST_CI_LOOKUP2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_FIRST_CI_LOOKUP3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_FIRST_CI_LOOKUP4r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_FIRST_CI_LOOKUP5r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF0_BP_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF0_BP_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF0_DATA_FIFO_RESOURCEr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF0_DFIFO_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF0_EREQFIFO_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF0_EREQ_FIFO_RESOURCEr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF0_ERESPFIFO_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF0_ERESP_FIFO_RESOURCEr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF0_NOHEAD_FIELDS_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF0_NOHEAD_FIELDS_1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF1_BP_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF1_BP_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF1_DATA_FIFO_RESOURCEr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF1_DFIFO_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF1_EREQFIFO_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF1_EREQ_FIFO_RESOURCEr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF1_ERESPFIFO_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF1_ERESP_FIFO_RESOURCEr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF1_NOHEAD_FIELDS_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF1_NOHEAD_FIELDS_1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF2_BP_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF2_BP_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF2_DATA_FIFO_RESOURCEr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF2_DFIFO_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF2_EREQFIFO_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF2_EREQ_FIFO_RESOURCEr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF2_ERESPFIFO_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF2_ERESP_FIFO_RESOURCEr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF2_NOHEAD_FIELDS_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF2_NOHEAD_FIELDS_1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF3_BP_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF3_BP_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF3_DATA_FIFO_RESOURCEr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF3_DFIFO_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF3_EREQFIFO_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF3_EREQ_FIFO_RESOURCEr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF3_ERESPFIFO_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF3_ERESP_FIFO_RESOURCEr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF3_NOHEAD_FIELDS_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF3_NOHEAD_FIELDS_1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF4_BP_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF4_BP_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF4_DATA_FIFO_RESOURCEr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF4_DFIFO_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF4_EREQFIFO_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF4_EREQ_FIFO_RESOURCEr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF4_ERESPFIFO_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF4_ERESP_FIFO_RESOURCEr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF4_NOHEAD_FIELDS_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF4_NOHEAD_FIELDS_1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF5_BP_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF5_BP_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF5_DATA_FIFO_RESOURCEr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF5_DFIFO_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF5_EREQFIFO_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF5_EREQ_FIFO_RESOURCEr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF5_ERESPFIFO_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF5_ERESP_FIFO_RESOURCEr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF5_NOHEAD_FIELDS_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF5_NOHEAD_FIELDS_1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF6_BP_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF6_BP_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF6_DATA_FIFO_RESOURCEr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF6_DFIFO_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF6_EREQFIFO_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF6_EREQ_FIFO_RESOURCEr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF6_ERESPFIFO_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF6_ERESP_FIFO_RESOURCEr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF6_NOHEAD_FIELDS_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_IF6_NOHEAD_FIELDS_1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_PRED_CONFIG0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_PRED_CONFIG1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_PRED_CONFIG2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_PRED_CONFIG3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_PRED_CONFIG4r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_PRED_CONFIG5r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_PRED_CONFIG6r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_PRED_CONFIG7r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_PRED_CONFIG8r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_PRED_CONFIG9r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_PRED_CONFIG10r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_PRED_CONFIG11r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_PRED_CONFIG12r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_RAM_TM0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_SEG_BASE_7r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_SEG_BASE_1_2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_SEG_BASE_3_4r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_SEG_BASE_5_6r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_SW_RESETr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_TWO_BYTE_DROP_CONFIG0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_TWO_BYTE_DROP_CONFIG1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_XP0_FC_HCFC_MESSAGE_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_XP0_FC_HCFC_MESSAGE_1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_XP0_FC_HCFC_MESSAGE_2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_XP0_FC_HCFC_MESSAGE_3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_XP1_FC_HCFC_MESSAGE_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_XP1_FC_HCFC_MESSAGE_1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_XP1_FC_HCFC_MESSAGE_2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_XP1_FC_HCFC_MESSAGE_3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_XP2_FC_HCFC_MESSAGE_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_XP2_FC_HCFC_MESSAGE_1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_XP2_FC_HCFC_MESSAGE_2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_XP2_FC_HCFC_MESSAGE_3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_XP3_FC_HCFC_MESSAGE_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_XP3_FC_HCFC_MESSAGE_1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_XP3_FC_HCFC_MESSAGE_2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RB_XP3_FC_HCFC_MESSAGE_3r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_RCDEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RCHCFG_TCID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RCHCFG_TCID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RCHCFG_TCID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RCHCFG_TCID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RCHCFG_TCID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RCHCFG_TCID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RCHCFG_TCID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RCHCFG_TCID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RCHCFG_TCID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RCHCFG_TCID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RCHCFG_TCID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RCHCFG_TCID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RCHCFG_TCID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RCHCFG_TCID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RCHCFG_TCID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RCHCFG_TCID_15r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RCOS0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RCOS1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RCOS2r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RCOS3r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RCOS4r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RCOS5r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RCOS6r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RCOS7r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RCOS14r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RCOS15r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RCOS0_BYTEr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RCOS14_BYTEr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RCOS15_BYTEr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RCOS1_BYTEr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RCOS2_BYTEr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RCOS3_BYTEr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RCOS4_BYTEr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RCOS5_BYTEr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RCOS6_BYTEr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RCOS7_BYTEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RCVDTSO1_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RCVDTSO1_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RCVDTSO1_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RCVDTSO1_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RCVDTSO1_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RCVDTSO1_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RCVDTSO1_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RCVDTSO1_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RCVDTSO1_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RCVDTSO1_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RCVDTSO1_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RCVDTSO1_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RCVDTSO1_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RCVDTSO1_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RCVDTSO1_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RCVDTSO1_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RCVDTSO2_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RCVDTSO2_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RCVDTSO2_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RCVDTSO2_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RCVDTSO2_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RCVDTSO2_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RCVDTSO2_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RCVDTSO2_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RCVDTSO2_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RCVDTSO2_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RCVDTSO2_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RCVDTSO2_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RCVDTSO2_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RCVDTSO2_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RCVDTSO2_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RCVDTSO2_CID_15r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RCV_COS_BYTES_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RCV_COS_PKTS_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RCV_DROP_AGG_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RCV_DROP_BYTES_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RCV_DROP_PKTS_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RCV_HIGIG_CMD_STATS_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RCV_IP_STATS_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RCV_L2_BYTES_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RCV_L2_PKTS_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RCV_VLAN_STATS_ECC_STATUSr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_RDBGC0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_RDBGC1r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_RDBGC2r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_RDBGC3r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_RDBGC4r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_RDBGC5r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_RDBGC6r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_RDBGC7r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_RDBGC8r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_RDBGC0_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_RDBGC0_BCM56504_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_RDBGC0_BCM56602_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_RDBGC0_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RDBGC0_BCM56634_A0r,
#endif
#if defined(BCM_56218_A0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    SOC_REG_INT_RDBGC0_BCM56800_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RDBGC0_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RDBGC0_BCM88732_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RDBGC0_ECC_STATUSr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_RDBGC0_SELECTr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_RDBGC0_SELECT_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_RDBGC0_SELECT_BCM56218_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_RDBGC0_SELECT_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0)
    SOC_REG_INT_RDBGC0_SELECT_BCM56504_A0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_RDBGC0_SELECT_BCM56504_B0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_RDBGC0_SELECT_BCM56514_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_RDBGC0_SELECT_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RDBGC0_SELECT_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_RDBGC0_SELECT_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_RDBGC0_SELECT_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RDBGC0_SELECT_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RDBGC0_SELECT_BCM88732_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_RDBGC1_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_RDBGC1_BCM56504_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_RDBGC1_BCM56602_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_RDBGC1_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RDBGC1_BCM56634_A0r,
#endif
#if defined(BCM_56218_A0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    SOC_REG_INT_RDBGC1_BCM56800_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RDBGC1_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RDBGC1_BCM88732_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RDBGC1_ECC_STATUSr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_RDBGC1_SELECTr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_RDBGC1_SELECT_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_RDBGC1_SELECT_BCM56218_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_RDBGC1_SELECT_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0)
    SOC_REG_INT_RDBGC1_SELECT_BCM56504_A0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_RDBGC1_SELECT_BCM56504_B0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_RDBGC1_SELECT_BCM56514_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_RDBGC1_SELECT_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RDBGC1_SELECT_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_RDBGC1_SELECT_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_RDBGC1_SELECT_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RDBGC1_SELECT_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RDBGC1_SELECT_BCM88732_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_RDBGC2_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_RDBGC2_BCM56504_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_RDBGC2_BCM56602_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_RDBGC2_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RDBGC2_BCM56634_A0r,
#endif
#if defined(BCM_56218_A0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    SOC_REG_INT_RDBGC2_BCM56800_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RDBGC2_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RDBGC2_BCM88732_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RDBGC2_ECC_STATUSr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_RDBGC2_SELECTr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_RDBGC2_SELECT_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_RDBGC2_SELECT_BCM56218_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_RDBGC2_SELECT_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0)
    SOC_REG_INT_RDBGC2_SELECT_BCM56504_A0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_RDBGC2_SELECT_BCM56504_B0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_RDBGC2_SELECT_BCM56514_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_RDBGC2_SELECT_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RDBGC2_SELECT_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_RDBGC2_SELECT_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_RDBGC2_SELECT_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RDBGC2_SELECT_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RDBGC2_SELECT_BCM88732_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_RDBGC3_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_RDBGC3_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_RDBGC3_BCM56504_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_RDBGC3_BCM56602_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_RDBGC3_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RDBGC3_BCM56634_A0r,
#endif
#if defined(BCM_56218_A0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    SOC_REG_INT_RDBGC3_BCM56800_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RDBGC3_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RDBGC3_BCM88732_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RDBGC3_ECC_STATUSr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_RDBGC3_SELECTr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_RDBGC3_SELECT_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_RDBGC3_SELECT_BCM56218_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_RDBGC3_SELECT_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0)
    SOC_REG_INT_RDBGC3_SELECT_BCM56504_A0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_RDBGC3_SELECT_BCM56504_B0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_RDBGC3_SELECT_BCM56514_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_RDBGC3_SELECT_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RDBGC3_SELECT_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_RDBGC3_SELECT_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_RDBGC3_SELECT_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RDBGC3_SELECT_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RDBGC3_SELECT_BCM88732_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_RDBGC4_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_RDBGC4_BCM56504_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_RDBGC4_BCM56602_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_RDBGC4_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RDBGC4_BCM56634_A0r,
#endif
#if defined(BCM_56218_A0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    SOC_REG_INT_RDBGC4_BCM56800_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RDBGC4_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RDBGC4_BCM88732_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RDBGC4_ECC_STATUSr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_RDBGC4_SELECTr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_RDBGC4_SELECT_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_RDBGC4_SELECT_BCM56218_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_RDBGC4_SELECT_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0)
    SOC_REG_INT_RDBGC4_SELECT_BCM56504_A0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_RDBGC4_SELECT_BCM56504_B0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_RDBGC4_SELECT_BCM56514_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_RDBGC4_SELECT_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RDBGC4_SELECT_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_RDBGC4_SELECT_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_RDBGC4_SELECT_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RDBGC4_SELECT_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RDBGC4_SELECT_BCM88732_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_RDBGC5_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0) || defined(BCM_56514_A0)
    SOC_REG_INT_RDBGC5_BCM56218_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_RDBGC5_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_RDBGC5_BCM56504_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_RDBGC5_BCM56602_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_RDBGC5_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RDBGC5_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_RDBGC5_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_RDBGC5_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RDBGC5_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RDBGC5_BCM88732_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RDBGC5_ECC_STATUSr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_RDBGC5_SELECTr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_RDBGC5_SELECT_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_RDBGC5_SELECT_BCM56218_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_RDBGC5_SELECT_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0)
    SOC_REG_INT_RDBGC5_SELECT_BCM56504_A0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_RDBGC5_SELECT_BCM56504_B0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_RDBGC5_SELECT_BCM56514_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_RDBGC5_SELECT_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RDBGC5_SELECT_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_RDBGC5_SELECT_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_RDBGC5_SELECT_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RDBGC5_SELECT_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RDBGC5_SELECT_BCM88732_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_RDBGC6_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_RDBGC6_BCM56504_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_RDBGC6_BCM56602_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_RDBGC6_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RDBGC6_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_RDBGC6_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_RDBGC6_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RDBGC6_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RDBGC6_BCM88732_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RDBGC6_ECC_STATUSr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_RDBGC6_SELECTr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_RDBGC6_SELECT_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_RDBGC6_SELECT_BCM56218_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_RDBGC6_SELECT_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0)
    SOC_REG_INT_RDBGC6_SELECT_BCM56504_A0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_RDBGC6_SELECT_BCM56504_B0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_RDBGC6_SELECT_BCM56514_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_RDBGC6_SELECT_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RDBGC6_SELECT_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_RDBGC6_SELECT_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_RDBGC6_SELECT_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RDBGC6_SELECT_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RDBGC6_SELECT_BCM88732_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_RDBGC7_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_RDBGC7_BCM56504_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_RDBGC7_BCM56602_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_RDBGC7_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RDBGC7_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_RDBGC7_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_RDBGC7_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RDBGC7_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RDBGC7_BCM88732_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RDBGC7_ECC_STATUSr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_RDBGC7_SELECTr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_RDBGC7_SELECT_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_RDBGC7_SELECT_BCM56218_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_RDBGC7_SELECT_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0)
    SOC_REG_INT_RDBGC7_SELECT_BCM56504_A0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_RDBGC7_SELECT_BCM56504_B0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_RDBGC7_SELECT_BCM56514_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_RDBGC7_SELECT_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RDBGC7_SELECT_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_RDBGC7_SELECT_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_RDBGC7_SELECT_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RDBGC7_SELECT_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RDBGC7_SELECT_BCM88732_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_RDBGC8_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_RDBGC8_BCM56504_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_RDBGC8_BCM56602_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_RDBGC8_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RDBGC8_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_RDBGC8_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_RDBGC8_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RDBGC8_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RDBGC8_BCM88732_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RDBGC8_ECC_STATUSr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_RDBGC8_SELECTr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_RDBGC8_SELECT_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_RDBGC8_SELECT_BCM56218_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_RDBGC8_SELECT_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0)
    SOC_REG_INT_RDBGC8_SELECT_BCM56504_A0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_RDBGC8_SELECT_BCM56504_B0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_RDBGC8_SELECT_BCM56514_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_RDBGC8_SELECT_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RDBGC8_SELECT_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_RDBGC8_SELECT_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_RDBGC8_SELECT_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RDBGC8_SELECT_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RDBGC8_SELECT_BCM88732_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RDBGC_MEM_INST0_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RDBGC_MEM_INST0_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RDBGC_MEM_INST0_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RDBGC_MEM_INST0_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_RDBGC_MEM_INST0_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RDBGC_MEM_INST0_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RDBGC_MEM_INST0_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_RDBGC_MEM_INST0_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RDBGC_MEM_INST1_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RDBGC_MEM_INST1_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RDBGC_MEM_INST1_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RDBGC_MEM_INST1_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_RDBGC_MEM_INST1_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RDBGC_MEM_INST1_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RDBGC_MEM_INST1_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_RDBGC_MEM_INST1_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RDBGC_MEM_INST2_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RDBGC_MEM_INST2_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RDBGC_MEM_INST2_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RDBGC_MEM_INST2_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_RDBGC_MEM_INST2_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RDBGC_MEM_INST2_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RDBGC_MEM_INST2_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_RDBGC_MEM_INST2_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_RDBGC_SELECT_2r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_RDBGC_SELECT_2_BCM56142_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RDBGC_SELECT_2_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_RDBGC_SELECT_2_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RDBGC_SELECT_2_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RDBGC_SELECT_2_BCM88732_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RDEECCPDROPCNTr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RDEERRORCODEr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RDEHDRMEMDEBUGr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RDEMEMDEBUGr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RDEOVERLIMITDROPCNTr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RDEPARITYERRORPTRr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RDEPGMAPPINGr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RDEQEMPTYr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RDEQFULLDROPCNTr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RDEQPKTCNTr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RDEQRSTr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RDERDLIMITr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RDETHDIDROPCNTr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RDETHDODROPCNTr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RDE_PORT_COUNT_PACKETr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RDE_PORT_SHARED_COUNT_PACKETr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RDE_PORT_SHARED_LIMIT_PACKETr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_RDISCr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_RDISC_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_RDISC_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    SOC_REG_INT_RDISC_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_RDISC_BCM56601_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_RDISC_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RDISC_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RDISC_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RDOS_DROPr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RDOT1Qr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_RDROPr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RDROP_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RDVLNr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RDVLN_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RDVLN_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RDVLN_BCM88732_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_REDIRECT_DROP_STATE_CELLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_REDIRECT_DROP_STATE_PACKETr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_REDIRECT_XQ_DROP_STATE_PACKETr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_RED_CNG_DROP_CNTr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_REMOTE_CPU_DA_LSr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_REMOTE_CPU_DA_LS_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_REMOTE_CPU_DA_LS_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_REMOTE_CPU_DA_LS_BCM56840_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_REMOTE_CPU_DA_MSr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_REMOTE_CPU_DA_MS_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_REMOTE_CPU_DA_MS_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_REMOTE_CPU_DA_MS_BCM56840_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_REMOTE_CPU_LENGTH_TYPEr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_REMOTE_CPU_LENGTH_TYPE_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_REMOTE_CPU_LENGTH_TYPE_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_REMOTE_CPU_LENGTH_TYPE_BCM56840_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_16r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_17r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_18r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_19r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_20r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_21r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_22r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_23r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_24r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_25r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_26r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_27r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_28r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_29r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_30r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_31r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_32r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_33r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_34r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_35r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_36r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_37r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_38r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_39r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_40r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_41r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_42r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_43r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_44r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_45r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_46r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_47r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_48r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_49r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_50r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_51r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_52r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_53r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_54r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_55r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_56r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_57r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_58r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_59r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_60r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_61r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_62r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_REORDPC_CHID_63r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RERPKTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RERPKT_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RERPKT_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RERPKT_BCM88732_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_RESETLIMITSr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_RESETLIMITS_BCM56601_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_RESET_ON_EMPTY_MAX_64r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_RESURRECTr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_RESURRECTMOD0r,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_REG_INT_RESURRECTMOD1r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_RESURRECT_BCM56601_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_RESURRECT_BCM5673_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_REVCDr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_REVCD_BCM56601_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_REVCD_BCM5665_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_REVCD_BCM56800_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_RFCRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RFCR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RFCR_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RFCR_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RFCR_BCM88732_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_RFCSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RFCS_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RFCS_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RFCS_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RFCS_BCM88732_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_RFILDRr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_RFLRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RFLR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RFLR_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RFLR_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RFLR_BCM88732_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_RFRGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RFRG_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RFRG_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RFRG_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RFRG_BCM88732_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_RHTLSDr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_RILNRr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_RILRTr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_RIMDRr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_RIPCr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_RIPC4r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_RIPC6r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_RIPC4_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    SOC_REG_INT_RIPC4_BCM56504_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_RIPC4_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RIPC4_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RIPC4_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RIPC4_HDR_ERRr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RIPC4_MACSEC_HDR_ERRr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RIPC4_MACSEC_PLAINr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RIPC4_PLAINr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_RIPC6_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    SOC_REG_INT_RIPC6_BCM56504_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_RIPC6_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RIPC6_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RIPC6_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RIPC6_BCM88732_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_RIPDr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_RIPD4r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_RIPD6r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_RIPD4_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_RIPD4_BCM56504_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_RIPD4_BCM56602_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_RIPD4_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RIPD4_BCM56634_A0r,
#endif
#if defined(BCM_56218_A0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    SOC_REG_INT_RIPD4_BCM56800_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RIPD4_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RIPD4_BCM88732_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_RIPD6_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_RIPD6_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_RIPD6_BCM56504_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_RIPD6_BCM56602_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_RIPD6_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RIPD6_BCM56634_A0r,
#endif
#if defined(BCM_56218_A0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    SOC_REG_INT_RIPD6_BCM56800_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RIPD6_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RIPD6_BCM88732_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RIPHCKSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RIPHCKS_ECC_STATUSr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_RIPHEr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_RIPHE4r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_RIPHE6r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_RIPHE4_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_RIPHE4_BCM56504_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_RIPHE4_BCM56602_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_RIPHE4_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RIPHE4_BCM56634_A0r,
#endif
#if defined(BCM_56218_A0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    SOC_REG_INT_RIPHE4_BCM56800_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RIPHE4_BCM56840_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_RIPHE6_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_RIPHE6_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    SOC_REG_INT_RIPHE6_BCM56504_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_RIPHE6_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RIPHE6_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RIPHE6_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RIPHE6_BCM88732_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_RJBRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RJBR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RJBR_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RJBR_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RJBR_BCM88732_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RMCr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_RMCAr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RMCA_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RMCA_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RMCA_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RMCA_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RMCRCr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RMCRC_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RMCRC_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RMCRC_BCM88732_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RMC_BYTEr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RMEP_PARITY_CONTROLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_RMEP_PARITY_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RMEP_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_RMEP_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_RMEP_PARITY_STATUSr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RMEP_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RMEP_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RMEP_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RMEP_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RMEP_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_RMEP_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RMGVr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RMGV_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RMGV_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RMGV_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RMTUEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RMTUE_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RMTUE_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RMTUE_BCM88732_A0r,
#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_RM_START_OVRDr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_ROVRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_ROVR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_ROVR_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_ROVR_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_ROVR_BCM88732_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_RPDISCr,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RPFC0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RPFC1r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RPFC2r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RPFC3r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RPFC4r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RPFC5r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RPFC6r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RPFC7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RPFC0_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RPFC0_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RPFC0_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RPFC1_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RPFC1_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RPFC1_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RPFC2_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RPFC2_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RPFC2_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RPFC3_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RPFC3_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RPFC3_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RPFC4_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RPFC4_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RPFC4_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RPFC5_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RPFC5_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RPFC5_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RPFC6_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RPFC6_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RPFC6_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RPFC7_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RPFC7_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RPFC7_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RPFCOFF0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RPFCOFF1r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RPFCOFF2r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RPFCOFF3r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RPFCOFF4r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RPFCOFF5r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RPFCOFF6r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RPFCOFF7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RPFCOFF0_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RPFCOFF0_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RPFCOFF0_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RPFCOFF1_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RPFCOFF1_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RPFCOFF1_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RPFCOFF2_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RPFCOFF2_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RPFCOFF2_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RPFCOFF3_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RPFCOFF3_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RPFCOFF3_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RPFCOFF4_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RPFCOFF4_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RPFCOFF4_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RPFCOFF5_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RPFCOFF5_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RPFCOFF5_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RPFCOFF6_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RPFCOFF6_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RPFCOFF6_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RPFCOFF7_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RPFCOFF7_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RPFCOFF7_BCM88732_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_RPKTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RPKT_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RPKT_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RPKT_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RPKT_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RPOKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RPOK_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RPOK_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RPOK_BCM88732_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_RPORTDr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_RPORTD_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_RPORTD_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_RPORTD_BCM56601_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_RPORTD_BCM56602_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_RPORTD_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RPORTD_BCM56634_A0r,
#endif
#if defined(BCM_56218_A0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    SOC_REG_INT_RPORTD_BCM56800_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RPORTD_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RPORTD_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RPRMr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RPRM_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RPRM_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RPRM_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RQE_DEBUG_TM_DCM1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RQE_DEBUG_TM_DCM2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RQE_DEBUG_TM_DCM3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RQE_DEBUG_TM_DCM4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RQE_DEBUG_TM_DCM5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RQE_DEBUG_TM_DCM6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RQE_DEBUG_TM_DCM7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RQE_EXTQ_REPLICATION_COUNTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RQE_EXTQ_REPLICATION_LIMITr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RQE_GLOBAL_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RQE_GLOBAL_DEBUG_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RQE_MIRROR_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RQE_PARITYERRORPOINTER1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RQE_PARITYERRORPOINTER2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RQE_PARITYERRORPOINTER3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RQE_PARITYERRORPOINTER4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RQE_PORT_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RQE_QUEUE_OFFSETr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RQE_SCHEDULER_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RQE_SCHEDULER_WEIGHT_L0_QUEUEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RQE_SCHEDULER_WEIGHT_L1_QUEUEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RQE_SER_COUNTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RQE_SER_MASKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RQE_SER_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RQE_WORK_QUEUE_DEBUG_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RQINQr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_RRBYTr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_RRBYT_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_RRBYT_BCM56218_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_RRBYT_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RRBYT_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_RRBYT_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_RRBYT_BCM56514_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_RRBYT_BCM56601_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_RRBYT_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_RRBYT_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RRBYT_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_RRBYT_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_RRBYT_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RRBYT_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RRBYT_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RRBYT_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RRBYT_BCM88732_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_RRPKTr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_RRPKT_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_RRPKT_BCM56218_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_RRPKT_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RRPKT_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_RRPKT_BCM56504_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_RRPKT_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_RRPKT_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RRPKT_BCM56685_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_RRPKT_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_RRPKT_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RRPKT_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RRPKT_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RRPKT_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RRPKT_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RSCHCRCr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RSCHCRC_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RSCHCRC_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RSCHCRC_BCM88732_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_RSEL1_RAM_CONTROLr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_RSEL1_RAM_DBGCTRLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RSEL1_RAM_DBGCTRL_2r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_RSEL1_RAM_DBGCTRL_3r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_RSEL1_RAM_DBGCTRL_4r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_RSEL1_RAM_DBGCTRL_2_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_RSEL1_RAM_DBGCTRL_2_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RSEL1_RAM_DBGCTRL_2_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_RSEL1_RAM_DBGCTRL_2_BCM56840_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RSEL1_RAM_DBGCTRL_3_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RSEL1_RAM_DBGCTRL_4_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_RSEL1_RAM_DBGCTRL_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_RSEL1_RAM_DBGCTRL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RSEL1_RAM_DBGCTRL_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RSEL1_RAM_DBGCTRL_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_RSEL1_RAM_DBGCTRL_BCM56840_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_RSEL2_RAM_CONTROLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RSEL2_RAM_CONTROL_2r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_RSEL2_RAM_CONTROL_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RSEL2_RAM_CONTROL_2_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_RSEL2_RAM_CONTROL_2_BCM56840_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RSEL2_RAM_CONTROL_3_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_RSEL2_RAM_DBGCTRLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_RSEL2_RAM_DBGCTRL_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_RSEL2_RAM_DBGCTRL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RSEL2_RAM_DBGCTRL_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RSEL2_RAM_DBGCTRL_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_RSEL2_RAM_DBGCTRL_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RSTOP_DROPr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RSTORM_BCr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RSTORM_BC_BYTEr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RSTORM_MCr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RSTORM_MC_BYTEr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RSTORM_UCr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RSTORM_UC_BYTEr,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_RSV_MASKr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_RSV_MASK_BCM5665_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_RSV_MASK_BCM5695_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_RSV_READr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_RSV_READ_BCM56601_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_RSV_READ_BCM5665_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_RSV_READ_BCM56800_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_RTAG7_FCOE_HASH_FIELD_BMAPr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RTAG7_FLOW_BASED_HASH_PARITY_CONTROLr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RTAG7_FLOW_BASED_HASH_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RTAG7_FLOW_BASED_HASH_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_RTAG7_HASH_CONTROLr,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RTAG7_HASH_CONTROL_2r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RTAG7_HASH_CONTROL_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RTAG7_HASH_CONTROL_2_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RTAG7_HASH_CONTROL_2_BCM56840_B0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_RTAG7_HASH_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RTAG7_HASH_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_RTAG7_HASH_CONTROL_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RTAG7_HASH_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_RTAG7_HASH_CONTROL_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_RTAG7_HASH_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_RTAG7_HASH_DLB_HGTr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_RTAG7_HASH_ECMPr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_RTAG7_HASH_ECMP_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RTAG7_HASH_ECMP_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_RTAG7_HASH_ECMP_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0)
    SOC_REG_INT_RTAG7_HASH_ECMP_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RTAG7_HASH_ECMP_BCM56840_B0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RTAG7_HASH_ENTROPY_LABELr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_1r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_2r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_3r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_4r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_5r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_1_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_1_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_1_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_1_BCM56840_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_2_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_2_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_2_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_2_BCM56840_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_3_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_3_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_3_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_3_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_4_BCM56624_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_5_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_5_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_5_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RTAG7_HASH_FIELD_BMAP_5_BCM56840_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_RTAG7_HASH_HG_TRUNKr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_RTAG7_HASH_HG_TRUNK_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RTAG7_HASH_HG_TRUNK_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_RTAG7_HASH_HG_TRUNK_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RTAG7_HASH_HG_TRUNK_BCM56840_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_RTAG7_HASH_HG_TRUNK_FAILOVERr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_RTAG7_HASH_HG_TRUNK_FAILOVER_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RTAG7_HASH_HG_TRUNK_FAILOVER_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_RTAG7_HASH_HG_TRUNK_FAILOVER_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RTAG7_HASH_HG_TRUNK_FAILOVER_BCM56840_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_RTAG7_HASH_LBIDr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_RTAG7_HASH_LBID_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RTAG7_HASH_LBID_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_RTAG7_HASH_LBID_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RTAG7_HASH_LBID_BCM56840_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RTAG7_HASH_MPLS_ECMPr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_RTAG7_HASH_PLFSr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_RTAG7_HASH_PLFS_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RTAG7_HASH_PLFS_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_RTAG7_HASH_PLFS_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RTAG7_HASH_PLFS_BCM56840_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_RTAG7_HASH_SEED_Ar,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_RTAG7_HASH_SEED_A_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_RTAG7_HASH_SEED_A_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RTAG7_HASH_SEED_A_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RTAG7_HASH_SEED_A_BCM56840_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_RTAG7_HASH_SEED_Br,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_RTAG7_HASH_SEED_B_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_RTAG7_HASH_SEED_B_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RTAG7_HASH_SEED_B_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RTAG7_HASH_SEED_B_BCM56840_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RTAG7_HASH_TRILL_ECMPr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RTAG7_HASH_TRILL_ECMP_BCM56840_B0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_RTAG7_HASH_TRUNKr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_RTAG7_HASH_TRUNK_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RTAG7_HASH_TRUNK_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_RTAG7_HASH_TRUNK_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RTAG7_HASH_TRUNK_BCM56840_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RTAG7_MIM_OUTER_HASH_FIELD_BMAPr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_RTAG7_MIM_OUTER_HASH_FIELD_BMAP_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RTAG7_MIM_OUTER_HASH_FIELD_BMAP_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAPr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAP_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAP_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAPr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAP_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAP_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAPr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAP_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAP_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RTAG7_MPLS_OUTER_HASH_FIELD_BMAPr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_RTAG7_MPLS_OUTER_HASH_FIELD_BMAP_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RTAG7_MPLS_OUTER_HASH_FIELD_BMAP_BCM56840_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_RTAG7_TRILL_PAYLOAD_L2_HASH_FIELD_BMAPr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_RTAG7_TRILL_PAYLOAD_L3_HASH_FIELD_BMAPr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_RTAG7_TRILL_TUNNEL_HASH_FIELD_BMAPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RTPTSI1_TCID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RTPTSI1_TCID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RTPTSI1_TCID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RTPTSI1_TCID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RTPTSI1_TCID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RTPTSI1_TCID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RTPTSI1_TCID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RTPTSI1_TCID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RTPTSI1_TCID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RTPTSI1_TCID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RTPTSI1_TCID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RTPTSI1_TCID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RTPTSI1_TCID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RTPTSI1_TCID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RTPTSI1_TCID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RTPTSI1_TCID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RTPTSI2_TCID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RTPTSI2_TCID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RTPTSI2_TCID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RTPTSI2_TCID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RTPTSI2_TCID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RTPTSI2_TCID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RTPTSI2_TCID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RTPTSI2_TCID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RTPTSI2_TCID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RTPTSI2_TCID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RTPTSI2_TCID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RTPTSI2_TCID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RTPTSI2_TCID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RTPTSI2_TCID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RTPTSI2_TCID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RTPTSI2_TCID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RTPTSZ1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RTPTSZ2r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RTRFUr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RTRFU_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RTRFU_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RTRFU_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RTSECPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RTSFPHCr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RTSGCFGr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_RUCr,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RUCAr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RUCA_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RUCA_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RUCA_BCM88732_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_RUC_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
    SOC_REG_INT_RUC_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_RUC_BCM56601_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_RUC_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RUC_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_RUC_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RUC_BCM88732_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RUC_BYTEr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_RUNDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RUND_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RUND_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RUND_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RUND_BCM88732_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RU_CONFIG1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RU_CONFIG2r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RVLNr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RVLN_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RVLN_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RVLN_BCM88732_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RVTAG3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_16r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_17r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_18r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_19r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_20r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_21r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_22r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_23r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_24r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_25r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_26r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_27r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_28r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_29r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_30r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_31r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_32r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_33r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_34r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_35r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_36r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_37r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_38r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_39r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_40r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_41r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_42r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_43r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_44r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_45r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_46r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_47r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_48r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_49r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_50r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_51r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_52r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_53r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_54r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_55r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_56r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_57r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_58r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_59r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_60r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_61r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_62r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCESCW_CHID_63r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_RXCFr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCF_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RXCF_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RXCF_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RXCF_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_16r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_17r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_18r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_19r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_20r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_21r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_22r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_23r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_24r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_25r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_26r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_27r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_28r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_29r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_30r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_31r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_32r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_33r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_34r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_35r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_36r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_37r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_38r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_39r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_40r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_41r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_42r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_43r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_44r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_45r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_46r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_47r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_48r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_49r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_50r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_51r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_52r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_53r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_54r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_55r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_56r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_57r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_58r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_59r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_60r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_61r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_62r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXCHCFG_CHID_63r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_RXE2EIBPBKPSTATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RXERRDSCRDSPKTS_ECC_STATUSr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_RXFIFO_STATr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_RXFIFO_STAT_BCM56224_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_RXFIFO_STAT_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXFIFO_STAT_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_RXFIFO_STAT_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_RXFIFO_STAT_BCM56685_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_RXFIFO_STAT_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RXFIFO_STAT_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RXFIFO_STAT_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_RXFIFO_STAT_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RXFIFO_STAT_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXFILLTHr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RXPACKETTYPE_ECC_STATUSr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_RXPFr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXPF_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RXPF_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RXPF_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RXPF_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RXPPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXPP_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RXPP_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RXPP_BCM88732_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RXSASTATSINVALIDPKTS_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RXSASTATSNOTUSINGSAPKTS_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RXSASTATSNOTVALIDPKTS_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RXSASTATSOKPKTS_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RXSASTATSUNUSEDSAPKTS_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RXSCIUNKNOWNNONEPKTS_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RXSCSTATSDELAYEDPKTS_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RXSCSTATSINVALIDPKTS_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RXSCSTATSLATEPKTS_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RXSCSTATSNOTUSINGSAPKTS_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RXSCSTATSNOTVALIDPKTS_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RXSCSTATSOCTETSDECRYPTED_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RXSCSTATSOCTETSVALIDATED_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RXSCSTATSOKPKTS_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RXSCSTATSUNCHECKEDPKTS_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RXSCSTATSUNUSEDSAPKTS_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RXTAGUNTAGNONEBAD_ECC_STATUSr,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RXUDAr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXUDA_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RXUDA_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RXUDA_BCM88732_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_RXUOr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXUO_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RXUO_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RXUO_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RXUO_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RXWSAr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RXWSA_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RXWSA_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RXWSA_BCM88732_A0r,
#endif
#if defined(BCM_53324_A0)
    SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTERr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTER_BCM56142_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTER_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTER_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTER_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RX_EEE_LPI_DURATION_COUNTER_BCM88732_A0r,
#endif
#if defined(BCM_53324_A0)
    SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTERr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTER_BCM56142_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTER_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTER_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTER_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RX_EEE_LPI_EVENT_COUNTER_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RX_LLFC_CRC_COUNTERr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RX_LLFC_CRC_COUNTER_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RX_LLFC_CRC_COUNTER_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RX_LLFC_CRC_COUNTER_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RX_LLFC_LOG_COUNTERr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RX_LLFC_LOG_COUNTER_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RX_LLFC_LOG_COUNTER_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RX_LLFC_LOG_COUNTER_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RX_LLFC_PHY_COUNTERr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RX_LLFC_PHY_COUNTER_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RX_LLFC_PHY_COUNTER_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RX_LLFC_PHY_COUNTER_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_RX_PAUSE_QUANTA_SCALEr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_RX_PAUSE_QUANTA_SCALE_BCM56142_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_RX_PAUSE_QUANTA_SCALE_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_RX_PAUSE_QUANTA_SCALE_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_RX_PAUSE_QUANTA_SCALE_BCM88732_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56680_A0)
    SOC_REG_INT_S1V_CONFIGr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_S1V_CONFIG_BCM56624_B0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_S1V_COSMASKr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_S1V_COSWEIGHTSr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_S1V_MINSPCONFIGr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_S1V_WDRRCOUNTr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_S2_CONFIGr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_S2_COSMASKr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_S2_COSWEIGHTSr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_S2_MAXBUCKETr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_S2_MAXBUCKETCONFIG_64r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_S2_MINBUCKETr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_S2_MINBUCKETCONFIG_64r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_S2_MINSPCONFIGr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_S2_S3_ROUTINGr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_S2_WERRCOUNTr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_S3_CONFIGr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_S3_CONFIG_MCr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_S3_COSMASKr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_S3_COSMASK_MCr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_S3_COSWEIGHTSr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_S3_MAXBUCKETr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_S3_MAXBUCKETCONFIG_64r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_S3_MINBUCKETr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_S3_MINBUCKETCONFIG_64r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_S3_MINSPCONFIGr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_S3_MINSPCONFIG_MCr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_S3_WERRCOUNTr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_SA1_ECC_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_SA2_ECC_STATUSr,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_SAFC_PRI2COS_MAPPING_1r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_SAFC_PRI2COS_MAPPING_2r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_SAFC_RX_CONFIG_XPORT0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_SAFC_RX_CONFIG_XPORT1r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_SAFC_RX_CONFIG_XPORT2r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_SAFC_RX_CONFIG_XPORT3r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_SBS_CONTROLr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_SBS_CONTROL_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_SBS_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SB_DEBUG_QS_CIr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SB_DEBUG_RB_CIr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SB_DEBUG_TX_CIr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_SCHEDULERCONFIGMOD0_P24r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_SCHEDULERCONFIGMOD0_P25r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_SCHEDULERCONFIGMOD0_P26r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_SCHEDULERCONFIGMOD0_P27r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_SCHEDULERCONFIGMOD0_P28r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_SCHEDULERCONFIGMOD0_P0_7r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_SCHEDULERCONFIGMOD0_P16_23r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_SCHEDULERCONFIGMOD0_P8_15r,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_REG_INT_SCHEDULERCONFIGMOD1_P24r,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_REG_INT_SCHEDULERCONFIGMOD1_P0_7r,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_REG_INT_SCHEDULERCONFIGMOD1_P16_23r,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_REG_INT_SCHEDULERCONFIGMOD1_P8_15r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_SC_BYTE_METER_CONFIGr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_SC_BYTE_METER_CONFIG_BCM53314_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_SC_BYTE_METER_CONFIG_BCM56224_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_CMD_INJECT_CTRL0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_CMD_INJECT_CTRL1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_CMD_INJECT_CTRL2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_CMD_INJECT_DATA0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_CMD_INJECT_DATA1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_CMD_INJECT_DATA2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_CMD_INJECT_DATA3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_CMD_INJECT_DATA4r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_CMD_INJECT_DATA5r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_CMD_INJECT_DATA6r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_CMD_INJECT_DATA7r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_CMD_INJECT_DATA8r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_CMD_INJECT_DATA9r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_CONFIG0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_CONFIG1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_CONFIG2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_CONFIG3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_CONFIG_TDMCALSWAPr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_DEBUG_CMD_CODE0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_DEBUG_CMD_CODE1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_DEBUG_CMD_CODE2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_ECC_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_ECC_ERROR0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_ECC_ERROR0_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_ECC_STATUS0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_ERROR0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_ERROR1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_ERROR2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_ERROR0_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_ERROR1_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_ERROR2_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_LINK_ENABLE_REMAP0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_LINK_ENABLE_REMAP1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_LINK_ENABLE_REMAP2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_LINK_ENABLE_REMAP3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_LINK_STATUS_REMAP0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_LINK_STATUS_REMAP1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_LINK_STATUS_REMAP2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_LINK_STATUS_REMAP3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_LINK_STATUS_REMAP4r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_LINK_STATUS_REMAP5r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_SFI_PAUSE_STATUS0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_SFI_PAUSE_STATUS1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_STATUS0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_STATUS1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_STATUS_TDMCALSWAP0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_STATUS_TDMCALSWAP1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_SW_RESETr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_TOP_SFI_ERROR0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_TOP_SFI_ERROR0_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_TOP_SFI_NUM_REMAP0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_TOP_SFI_PORT_CONFIG0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_TOP_SFI_RX_SOT_CNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_TOP_SFI_RX_TEST_CNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_TOP_SFI_TX_TEST_CNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_TOP_SI_CONFIG0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_TOP_SI_CONFIG1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_TOP_SI_CONFIG2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_TOP_SI_CONFIG3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_TOP_SI_DEBUG0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_TOP_SI_DEBUG1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_TOP_SI_ECC_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_TOP_SI_ECC_ERRORr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_TOP_SI_ECC_ERROR_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_TOP_SI_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_TOP_SI_ERROR0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_TOP_SI_ERROR1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_TOP_SI_ERROR0_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_TOP_SI_ERROR1_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_TOP_SI_MEM_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_TOP_SI_PRBS_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_TOP_SI_SD_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_TOP_SI_SD_PLL_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_TOP_SI_SD_RESETr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_TOP_SI_SD_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_TOP_SI_STATEr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_TOP_SI_STATUS0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_TOP_SI_STICKY_STATEr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_TRACE_IF_QS_SC_PU_CAPT_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_TRACE_IF_QS_SC_PU_CONTROLr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_TRACE_IF_QS_SC_PU_COUNTERr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_TRACE_IF_QS_SC_PU_MASK0_FIELDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_TRACE_IF_QS_SC_PU_VALUE0_FIELDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_TRACE_IF_SI_SC_RX_PORT0_CAPT_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_TRACE_IF_SI_SC_RX_PORT0_CONTROLr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_TRACE_IF_SI_SC_RX_PORT0_COUNTERr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_TRACE_IF_SI_SC_RX_PORT0_MASK0_FIELDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_TRACE_IF_SI_SC_RX_PORT0_VALUE0_FIELDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_TRACE_IF_SI_SC_RX_PORT1_CAPT_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_TRACE_IF_SI_SC_RX_PORT1_CONTROLr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_TRACE_IF_SI_SC_RX_PORT1_COUNTERr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_TRACE_IF_SI_SC_RX_PORT1_MASK0_FIELDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_TRACE_IF_SI_SC_RX_PORT1_VALUE0_FIELDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_TRACE_IF_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SC_TRACE_IF_STATUS_MASKr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56602_A0)
    SOC_REG_INT_SEER_CONFIGr,
#endif
#if defined(BCM_56601_B0) || defined(BCM_56602_B0)
    SOC_REG_INT_SEER_CONFIG_BCM56601_B0r,
#endif
#if defined(BCM_56601_C0) || defined(BCM_56602_C0)
    SOC_REG_INT_SEER_CONFIG_BCM56601_C0r,
#endif
#if defined(BCM_56601_C0) || defined(BCM_56602_C0)
    SOC_REG_INT_SEER_HG_L2_LOOKUP_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SEVPMC1C1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SEVPMC1C2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SEVPMC2C1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SEVPMC2C2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SEVPMC3C1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SEVPMC3C2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SEVPMC4C1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SEVPMC4C2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SEVPMDH1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SEVPMDH2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SEVPMG1C1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SEVPMG1C2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SEVPMG2C1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SEVPMG2C2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SEVPMG3C1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SEVPMG3C2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SEVPMG4C1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SEVPMG4C2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SEVPMG5C1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SEVPMG5C2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SEVPMG6C1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SEVPMG6C2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SEVPMG7C1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SEVPMG7C2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SEVPMG8C1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SEVPMG8C2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SEVPMSP1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SEVPMSP2r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_SFD_OFFSETr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_SFD_OFFSET_BCM56224_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_SFD_OFFSET_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SFI_ERROR0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SFI_ERROR0_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SFI_NUM_REMAP0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SFI_PAUSE_STATUS0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SFI_PAUSE_STATUS1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SFI_PORT_CONFIG0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SFI_RX_SOT_CNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SFI_RX_TEST_CNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SFI_TOP_CONFIG0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SFI_TX_TEST_CNTr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_SFLOW_EGR_RAND_SEEDr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_SFLOW_EGR_RAND_SEED_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_SFLOW_EGR_RAND_SEED_BCM56218_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_SFLOW_EGR_RAND_SEED_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_SFLOW_EGR_RAND_SEED_BCM56504_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_SFLOW_EGR_RAND_SEED_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_SFLOW_EGR_RAND_SEED_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_SFLOW_EGR_RAND_SEED_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_SFLOW_EGR_RAND_SEED_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_SFLOW_EGR_RAND_SEED_BCM56840_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_SFLOW_EGR_THRESHOLDr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_SFLOW_EGR_THRESHOLD_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_SFLOW_EGR_THRESHOLD_BCM56218_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_SFLOW_EGR_THRESHOLD_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_SFLOW_EGR_THRESHOLD_BCM56504_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56680_A0)
    SOC_REG_INT_SFLOW_EGR_THRESHOLD_BCM56624_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_B0)
    SOC_REG_INT_SFLOW_EGR_THRESHOLD_BCM56624_B0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_SFLOW_EGR_THRESHOLD_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_SFLOW_EGR_THRESHOLD_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_SFLOW_EGR_THRESHOLD_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_SFLOW_EGR_THRESHOLD_BCM56840_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_SFLOW_ING_RAND_SEEDr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_SFLOW_ING_RAND_SEED_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_SFLOW_ING_RAND_SEED_BCM56218_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_SFLOW_ING_RAND_SEED_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_SFLOW_ING_RAND_SEED_BCM56504_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_SFLOW_ING_RAND_SEED_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_SFLOW_ING_RAND_SEED_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_SFLOW_ING_RAND_SEED_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_SFLOW_ING_RAND_SEED_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_SFLOW_ING_RAND_SEED_BCM56840_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_SFLOW_ING_THRESHOLDr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_SFLOW_ING_THRESHOLD_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_SFLOW_ING_THRESHOLD_BCM56218_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_SFLOW_ING_THRESHOLD_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_SFLOW_ING_THRESHOLD_BCM56504_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56680_A0)
    SOC_REG_INT_SFLOW_ING_THRESHOLD_BCM56624_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_B0)
    SOC_REG_INT_SFLOW_ING_THRESHOLD_BCM56624_B0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_SFLOW_ING_THRESHOLD_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_SFLOW_ING_THRESHOLD_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_SFLOW_ING_THRESHOLD_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_SFLOW_ING_THRESHOLD_BCM56840_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SF_TRACE_IF_CAPT_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SF_TRACE_IF_CAPT_1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SF_TRACE_IF_CAPT_2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SF_TRACE_IF_CONTROLr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SF_TRACE_IF_COUNTERr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SF_TRACE_IF_FIELD_MASK0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SF_TRACE_IF_FIELD_VALUE0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SF_TRACE_IF_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SF_TRACE_IF_STATUS_MASKr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_SHAPERMAXBWCOSr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_SHAPERMAXBWCOS_BCM56601_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_SHAPERMAXBWPORTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SHAPER_EVENT_BLOCKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SHAPER_LOOP_SIZEr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SHAPER_QUEUE_FABRIC_RANGE_ENDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SHAPER_QUEUE_FABRIC_RANGE_STARTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SHAPER_QUEUE_LOCAL_RANGE_ENDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SHAPER_QUEUE_LOCAL_RANGE_STARTr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_SHAPING_CONTROLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_SHAPING_MODEr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_SHAPING_MODE_24Qr,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_SIMPLEREDCONFIGr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_SIMPLEREDCONFIG_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_SIMPLEREDCONFIG_BCM56142_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_SIMPLEREDCONFIG_BCM56224_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SI_CONFIG0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SI_CONFIG1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SI_CONFIG2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SI_CONFIG3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SI_DEBUG0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SI_DEBUG1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SI_ECC_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SI_ECC_ERRORr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SI_ECC_ERROR_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SI_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SI_ERROR0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SI_ERROR1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SI_ERROR0_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SI_ERROR1_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SI_MEM_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SI_PRBS_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SI_SD_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SI_SD_PLL_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SI_SD_RESETr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SI_SD_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SI_STATEr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SI_STATUS0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SI_STICKY_STATEr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_SMALLINGBUFFERTHRESr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_SMII_DLL_CONTROLr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_SOFTRESETPBMr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_SOFTRESETPBM_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_SOFTRESETPBM_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_SOFTRESETPBM_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_SOFTRESETPBM_BCM56224_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_SOFTRESETPBM_BCM56514_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_SOFTRESETPBM_HIr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_SOME_RDI_DEFECT_STATUSr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_SOME_RDI_DEFECT_STATUS_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SOME_RDI_DEFECT_STATUS_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_SOME_RMEP_CCM_DEFECT_STATUSr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_SOME_RMEP_CCM_DEFECT_STATUS_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SOME_RMEP_CCM_DEFECT_STATUS_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_SOURCE_TRUNK_MAP_MODVIEW_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_SOURCE_TRUNK_MAP_MODVIEW_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_SOURCE_TRUNK_MAP_MODVIEW_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_SOURCE_TRUNK_MAP_PARITY_STATUSr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_SOURCE_VP_PARITY_CONTROLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_SOURCE_VP_PARITY_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_SOURCE_VP_PARITY_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_SOURCE_VP_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_SOURCE_VP_PARITY_STATUSr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_SOURCE_VP_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_SOURCE_VP_PARITY_STATUS_INTR_BCM56334_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_SOURCE_VP_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_SOURCE_VP_PARITY_STATUS_INTR_BCM56840_B0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_SOURCE_VP_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_SOURCE_VP_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_SOURCE_VP_PARITY_STATUS_NACK_BCM56840_B0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_SP0_POOL_MODEr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_SPORT_CTL_REGr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_SPORT_CTL_REG_BCM56634_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_SPORT_ECC_CONTROLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_SPORT_FORCE_DOUBLE_BIT_ERRORr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_SPORT_FORCE_SINGLE_BIT_ERRORr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_SPORT_INTR_ENABLEr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_SPORT_INTR_STATUSr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_SPORT_RX_FIFO_MEM_ECC_STATUSr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_SPORT_TX_FIFO_MEM_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SPP_CFG_FIFO_THRESHr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SPP_CFG_NO_OVERRIDEr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SPP_PRIORITY0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_SPP_PRIORITY1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SQFSUM1_TCID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SQFSUM1_TCID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SQFSUM1_TCID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SQFSUM1_TCID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SQFSUM1_TCID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SQFSUM1_TCID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SQFSUM1_TCID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SQFSUM1_TCID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SQFSUM1_TCID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SQFSUM1_TCID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SQFSUM1_TCID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SQFSUM1_TCID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SQFSUM1_TCID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SQFSUM1_TCID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SQFSUM1_TCID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SQFSUM1_TCID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SQFSUM2_TCID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SQFSUM2_TCID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SQFSUM2_TCID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SQFSUM2_TCID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SQFSUM2_TCID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SQFSUM2_TCID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SQFSUM2_TCID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SQFSUM2_TCID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SQFSUM2_TCID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SQFSUM2_TCID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SQFSUM2_TCID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SQFSUM2_TCID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SQFSUM2_TCID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SQFSUM2_TCID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SQFSUM2_TCID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SQFSUM2_TCID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SRAM_0_ECC_ERROR_ADDRESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SRAM_0_ECC_ERROR_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SRAM_1_ECC_ERROR_ADDRESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SRAM_1_ECC_ERROR_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SRAM_2_ECC_ERROR_ADDRESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SRAM_2_ECC_ERROR_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SRAM_3_ECC_ERROR_ADDRESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SRAM_3_ECC_ERROR_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SRAM_4_ECC_ERROR_ADDRESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SRAM_4_ECC_ERROR_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SRAM_5_ECC_ERROR_ADDRESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SRAM_5_ECC_ERROR_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SRAM_6_ECC_ERROR_ADDRESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SRAM_6_ECC_ERROR_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SRAM_7_ECC_ERROR_ADDRESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SRAM_7_ECC_ERROR_STATUSr,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_SRCMOD2IBPr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_SRC_MODID_BLOCK_PARITY_CONTROLr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_SRC_MODID_BLOCK_PARITY_STATUSr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_SRC_MODID_EGRESS_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SRC_MODID_EGRESS_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_SRC_MODID_EGRESS_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_SRC_MODID_EGRESS_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SRC_MODID_EGRESS_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_SRC_MODID_EGRESS_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_SRC_MODID_EGRESS_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SRC_MODID_EGRESS_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_SRC_MODID_EGRESS_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_SRC_MODID_EGRESS_SELr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_SRC_MODID_EGRESS_SEL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_SRC_MODID_INGRESS_BLOCK_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SRC_MODID_INGRESS_BLOCK_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_SRC_MODID_INGRESS_BLOCK_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_SRC_MODID_INGRESS_BLOCK_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SRC_MODID_INGRESS_BLOCK_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_SRC_MODID_INGRESS_BLOCK_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_SRC_MODID_INGRESS_BLOCK_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SRC_MODID_INGRESS_BLOCK_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_SRC_MODID_INGRESS_BLOCK_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_SRC_TRUNK_ECC_CONTROLr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_SRC_TRUNK_ECC_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_SRC_TRUNK_ECC_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SRC_TRUNK_ECC_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_SRC_TRUNK_ECC_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_SRC_TRUNK_ECC_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SRC_TRUNK_ECC_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_SRC_TRUNK_ECC_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_SRC_TRUNK_PARITY_CONTROLr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_SRC_TRUNK_PARITY_STATUSr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_SRP_CONTROL_1r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_SRP_CONTROL_2r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_SRP_CONTROL_1_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_SRP_CONTROL_1_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_SRP_CONTROL_2_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_SRP_CONTROL_2_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_STAGE_INTRr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_START_BY_START_ERRORr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_START_BY_START_ERROR0_64r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_START_BY_START_ERROR0_64_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_START_BY_START_ERROR1_64r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_START_BY_START_ERROR_64r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_START_BY_START_ERROR_64_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_START_BY_START_ERR_STATr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_START_BY_START_ERR_STAT_BCM88732_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_STATUS_BSEr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_STATUS_CSEr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_STATUS_HSEr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_STAT_CAUSEr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_STORM_CONTROL_METER_CONFIGr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_STORM_CONTROL_METER_CONFIG_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_STORM_CONTROL_METER_CONFIG_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_STORM_CONTROL_METER_CONFIG_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_STORM_CONTROL_METER_CONFIG_BCM88732_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_STORM_CONTROL_METER_MAPPINGr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_STORM_CONTROL_METER_MAPPING_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_STORM_CONTROL_METER_MAPPING_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_STORM_CONTROL_METER_MAPPING_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_STSOSPER1_SI_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_STSOSPER1_SI_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_STSOSPER2_SI_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_STSOSPER2_SI_1r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_SUBNET_VLAN_CAM_BIST_ENABLEr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_SUBNET_VLAN_CAM_BIST_S10_STATUSr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_SUBNET_VLAN_CAM_BIST_S2_STATUSr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_SUBNET_VLAN_CAM_BIST_S3_STATUSr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_SUBNET_VLAN_CAM_BIST_S5_STATUSr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_SUBNET_VLAN_CAM_BIST_S6_STATUSr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_SUBNET_VLAN_CAM_BIST_S8_STATUSr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_SUBNET_VLAN_CAM_BIST_STATUSr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_SUBNET_VLAN_SAMr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_SW1_RAM_DBGCTRLr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_SW1_RAM_DBGCTRL_2r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_SW1_RAM_DBGCTRL_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_SW1_RAM_DBGCTRL_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_SW1_RAM_DBGCTRL_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_SW1_RAM_DBGCTRL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_SW2_EOP_BUFFER_A_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SW2_EOP_BUFFER_A_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_SW2_EOP_BUFFER_A_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_SW2_EOP_BUFFER_A_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SW2_EOP_BUFFER_A_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_SW2_EOP_BUFFER_A_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_SW2_EOP_BUFFER_B_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SW2_EOP_BUFFER_B_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_SW2_EOP_BUFFER_B_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_SW2_EOP_BUFFER_B_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SW2_EOP_BUFFER_B_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_SW2_EOP_BUFFER_B_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_SW2_EOP_BUFFER_C_PARITY_CONTROLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_SW2_EOP_BUFFER_C_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_SW2_EOP_BUFFER_C_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_SW2_EOP_BUFFER_C_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_SW2_FP_DST_ACTION_CONTROLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_SW2_FP_DST_ACTION_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_SW2_FP_DST_ACTION_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_SW2_FP_DST_ACTION_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_SW2_FP_DST_ACTION_CONTROL_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_SW2_FP_DST_ACTION_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_SW2_FP_DST_ACTION_CONTROL_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_SW2_FP_DST_ACTION_CONTROL_BCM88732_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_SW2_HW_CONTROLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_SW2_HW_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_SW2_HW_CONTROL_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_SW2_HW_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_SW2_HW_CONTROL_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_SW2_HW_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_SW2_RAM_CONTROL_0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_SW2_RAM_CONTROL_1r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_SW2_RAM_CONTROL_2r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_SW2_RAM_CONTROL_3r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_SW2_RAM_CONTROL_4r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_SW2_RAM_CONTROL_5r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_SW2_RAM_CONTROL_6r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_SW2_RAM_CONTROL_7r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_SW2_RAM_CONTROL_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SW2_RAM_CONTROL_0_BCM56440_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_SW2_RAM_CONTROL_1_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_SW2_RAM_CONTROL_1_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SW2_RAM_CONTROL_1_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_SW2_RAM_CONTROL_1_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_SW2_RAM_CONTROL_1_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_SW2_RAM_CONTROL_1_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_SW2_RAM_CONTROL_1_BCM56840_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_SW2_RAM_CONTROL_2_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_SW2_RAM_CONTROL_2_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SW2_RAM_CONTROL_2_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_SW2_RAM_CONTROL_2_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_SW2_RAM_CONTROL_2_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_SW2_RAM_CONTROL_2_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_SW2_RAM_CONTROL_2_BCM56840_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_SW2_RAM_CONTROL_3_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_SW2_RAM_CONTROL_3_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SW2_RAM_CONTROL_3_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_SW2_RAM_CONTROL_3_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_SW2_RAM_CONTROL_3_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_SW2_RAM_CONTROL_3_BCM56840_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_SW2_RAM_CONTROL_4_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_SW2_RAM_CONTROL_4_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SW2_RAM_CONTROL_4_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_SW2_RAM_CONTROL_4_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_SW2_RAM_CONTROL_4_BCM56840_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_SW2_RAM_CONTROL_5_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_SW2_RAM_CONTROL_5_BCM56334_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_SW2_RAM_CONTROL_5_BCM56840_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SW2_RAM_CONTROL_6_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SW2_RAM_CONTROL_7_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SW2_RAM_CONTROL_8_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SYSBRG1_SI_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SYSBRG1_SI_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SYSBRG2_SI_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SYSBRG2_SI_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SYSCLKCFG1_SI_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SYSCLKCFG1_SI_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SYSCLKCFG2_SI_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SYSCLKCFG2_SI_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SYSCLTS1_SI_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SYSCLTS1_SI_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SYSCLTS2_SI_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SYSCLTS2_SI_1r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_SYSTEM_CONFIG_MODVIEW_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_SYSTEM_CONFIG_MODVIEW_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_SYSTEM_CONFIG_MODVIEW_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_SYSTEM_CONFIG_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_SYSTEM_CONFIG_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_SYSTEM_CONFIG_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_SYSTEM_CONFIG_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_SYSTEM_CONFIG_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_SYSTEM_CONFIG_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SYSTSO1_SI_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SYSTSO1_SI_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SYSTSO2_SI_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SYSTSO2_SI_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SYSTSOFPH_SI_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SYSTSOFPH_SI_1r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_SYS_CONTROLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_SYS_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_SYS_CONTROL_BCM88732_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_SYS_MAC_ACTIONr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_SYS_MAC_ACTION_BCM56224_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_SYS_MAC_COUNTr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_SYS_MAC_COUNT_BCM53314_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_SYS_MAC_COUNT_BCM56224_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_SYS_MAC_COUNT_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SYS_MAC_COUNT_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_SYS_MAC_COUNT_BCM56624_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_SYS_MAC_LIMITr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_SYS_MAC_LIMIT_BCM53314_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_SYS_MAC_LIMIT_BCM56224_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    SOC_REG_INT_SYS_MAC_LIMIT_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_SYS_MAC_LIMIT_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_T64r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_T127r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_T255r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_T511r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_T1023r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_T1518r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_T2047r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_T4095r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_T9216r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_T16383r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_T1023_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_T1023_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_T1023_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_T127_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_T127_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_T127_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_T1518_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_T1518_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_T1518_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_T16383_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_T16383_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_T16383_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_T2047_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_T2047_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_T2047_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_T255_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_T255_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_T255_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_T4095_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_T4095_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_T4095_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_T511_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_T511_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_T511_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_T64_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_T64_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_T64_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_T9216_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_T9216_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_T9216_BCM88732_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_TABRTr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_TAGEr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_TAG_0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_TAG_1r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_TAG_0_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_TAG_0_BCM56224_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_TAG_0_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TAG_0_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_TAG_0_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TAG_0_BCM56685_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TAG_0_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_TAG_0_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_TAG_0_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TAG_0_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TAG_0_BCM88732_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_TAG_1_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_TAG_1_BCM56224_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_TAG_1_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TAG_1_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_TAG_1_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TAG_1_BCM56685_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TAG_1_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_TAG_1_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_TAG_1_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TAG_1_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TAG_1_BCM88732_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_TBCAr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TBCA_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_TBCA_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_TBCA_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TBCA_BCM88732_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_TBYTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TBYT_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_TBYT_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_TBYT_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TBYT_BCM88732_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_TCAM_TYPE1_IP_0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_TCAM_TYPE1_IP_1r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_TCAM_TYPE1_IP_2r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_TCAM_TYPE2_T144_CONFIGr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_TCAM_TYPE2_T72_CONFIGr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_TCAM_TYPE2_UD_CONFIGr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_TCEr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_TCFIDRr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TCPUDP_PROTOCOLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TCPUDP_PROTOCOL_ENABLEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TDACTr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_TDBGC0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_TDBGC1r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_TDBGC2r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_TDBGC3r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_TDBGC4r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_TDBGC5r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_TDBGC6r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_TDBGC7r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_TDBGC8r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_TDBGC9r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_TDBGC10r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_TDBGC11r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_TDBGC12r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_TDBGC13r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_TDBGC14r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_TDBGC0_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_TDBGC0_BCM56218_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TDBGC0_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_TDBGC0_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_TDBGC0_BCM56514_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_TDBGC0_BCM56602_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TDBGC0_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TDBGC0_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_TDBGC0_BCM56800_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_TDBGC0_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TDBGC0_BCM88732_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56504_A0)
    SOC_REG_INT_TDBGC0_SELECTr,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_TDBGC0_SELECT_BCM56504_B0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_TDBGC0_SELECT_BCM56514_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_TDBGC0_SELECT_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TDBGC0_SELECT_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_TDBGC0_SELECT_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TDBGC0_SELECT_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_TDBGC0_SELECT_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TDBGC0_SELECT_BCM88732_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_TDBGC10_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_TDBGC10_BCM56218_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TDBGC10_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_TDBGC10_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_TDBGC10_BCM56514_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_TDBGC10_BCM56602_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TDBGC10_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TDBGC10_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_TDBGC10_BCM56800_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_TDBGC10_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TDBGC10_BCM88732_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56504_A0)
    SOC_REG_INT_TDBGC10_SELECTr,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_TDBGC10_SELECT_BCM56504_B0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_TDBGC10_SELECT_BCM56514_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_TDBGC10_SELECT_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TDBGC10_SELECT_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_TDBGC10_SELECT_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TDBGC10_SELECT_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_TDBGC10_SELECT_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TDBGC10_SELECT_BCM88732_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_TDBGC11_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_TDBGC11_BCM56218_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TDBGC11_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_TDBGC11_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_TDBGC11_BCM56514_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_TDBGC11_BCM56602_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TDBGC11_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TDBGC11_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_TDBGC11_BCM56800_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_TDBGC11_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TDBGC11_BCM88732_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56504_A0)
    SOC_REG_INT_TDBGC11_SELECTr,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_TDBGC11_SELECT_BCM56504_B0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_TDBGC11_SELECT_BCM56514_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_TDBGC11_SELECT_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TDBGC11_SELECT_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_TDBGC11_SELECT_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TDBGC11_SELECT_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_TDBGC11_SELECT_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TDBGC11_SELECT_BCM88732_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_TDBGC12_BCM56602_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_TDBGC13_BCM56602_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_TDBGC14_BCM56602_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_TDBGC1_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_TDBGC1_BCM56218_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TDBGC1_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_TDBGC1_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_TDBGC1_BCM56514_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_TDBGC1_BCM56602_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TDBGC1_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TDBGC1_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_TDBGC1_BCM56800_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_TDBGC1_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TDBGC1_BCM88732_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56504_A0)
    SOC_REG_INT_TDBGC1_SELECTr,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_TDBGC1_SELECT_BCM56504_B0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_TDBGC1_SELECT_BCM56514_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_TDBGC1_SELECT_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TDBGC1_SELECT_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_TDBGC1_SELECT_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TDBGC1_SELECT_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_TDBGC1_SELECT_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TDBGC1_SELECT_BCM88732_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_TDBGC2_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_TDBGC2_BCM56218_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TDBGC2_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_TDBGC2_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_TDBGC2_BCM56514_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_TDBGC2_BCM56602_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TDBGC2_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TDBGC2_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_TDBGC2_BCM56800_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_TDBGC2_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TDBGC2_BCM88732_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56504_A0)
    SOC_REG_INT_TDBGC2_SELECTr,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_TDBGC2_SELECT_BCM56504_B0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_TDBGC2_SELECT_BCM56514_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_TDBGC2_SELECT_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TDBGC2_SELECT_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_TDBGC2_SELECT_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TDBGC2_SELECT_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_TDBGC2_SELECT_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TDBGC2_SELECT_BCM88732_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_TDBGC3_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_TDBGC3_BCM56218_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TDBGC3_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_TDBGC3_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_TDBGC3_BCM56514_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_TDBGC3_BCM56602_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TDBGC3_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TDBGC3_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_TDBGC3_BCM56800_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_TDBGC3_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TDBGC3_BCM88732_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56504_A0)
    SOC_REG_INT_TDBGC3_SELECTr,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_TDBGC3_SELECT_BCM56504_B0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_TDBGC3_SELECT_BCM56514_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_TDBGC3_SELECT_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TDBGC3_SELECT_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_TDBGC3_SELECT_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TDBGC3_SELECT_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_TDBGC3_SELECT_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TDBGC3_SELECT_BCM88732_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_TDBGC4_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_TDBGC4_BCM56218_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TDBGC4_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_TDBGC4_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_TDBGC4_BCM56514_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_TDBGC4_BCM56602_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TDBGC4_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TDBGC4_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_TDBGC4_BCM56800_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_TDBGC4_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TDBGC4_BCM88732_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56504_A0)
    SOC_REG_INT_TDBGC4_SELECTr,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_TDBGC4_SELECT_BCM56504_B0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_TDBGC4_SELECT_BCM56514_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_TDBGC4_SELECT_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TDBGC4_SELECT_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_TDBGC4_SELECT_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TDBGC4_SELECT_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_TDBGC4_SELECT_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TDBGC4_SELECT_BCM88732_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_TDBGC5_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_TDBGC5_BCM56218_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TDBGC5_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_TDBGC5_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_TDBGC5_BCM56514_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_TDBGC5_BCM56602_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TDBGC5_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TDBGC5_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_TDBGC5_BCM56800_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_TDBGC5_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TDBGC5_BCM88732_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56504_A0)
    SOC_REG_INT_TDBGC5_SELECTr,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_TDBGC5_SELECT_BCM56504_B0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_TDBGC5_SELECT_BCM56514_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_TDBGC5_SELECT_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TDBGC5_SELECT_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_TDBGC5_SELECT_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TDBGC5_SELECT_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_TDBGC5_SELECT_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TDBGC5_SELECT_BCM88732_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_TDBGC6_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_TDBGC6_BCM56218_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TDBGC6_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_TDBGC6_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_TDBGC6_BCM56514_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_TDBGC6_BCM56602_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TDBGC6_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TDBGC6_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_TDBGC6_BCM56800_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_TDBGC6_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TDBGC6_BCM88732_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56504_A0)
    SOC_REG_INT_TDBGC6_SELECTr,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_TDBGC6_SELECT_BCM56504_B0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_TDBGC6_SELECT_BCM56514_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_TDBGC6_SELECT_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TDBGC6_SELECT_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_TDBGC6_SELECT_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TDBGC6_SELECT_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_TDBGC6_SELECT_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TDBGC6_SELECT_BCM88732_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_TDBGC7_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_TDBGC7_BCM56218_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TDBGC7_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_TDBGC7_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_TDBGC7_BCM56514_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_TDBGC7_BCM56602_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TDBGC7_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TDBGC7_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_TDBGC7_BCM56800_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_TDBGC7_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TDBGC7_BCM88732_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56504_A0)
    SOC_REG_INT_TDBGC7_SELECTr,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_TDBGC7_SELECT_BCM56504_B0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_TDBGC7_SELECT_BCM56514_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_TDBGC7_SELECT_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TDBGC7_SELECT_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_TDBGC7_SELECT_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TDBGC7_SELECT_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_TDBGC7_SELECT_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TDBGC7_SELECT_BCM88732_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_TDBGC8_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_TDBGC8_BCM56218_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TDBGC8_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_TDBGC8_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_TDBGC8_BCM56514_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_TDBGC8_BCM56602_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TDBGC8_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TDBGC8_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_TDBGC8_BCM56800_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_TDBGC8_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TDBGC8_BCM88732_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56504_A0)
    SOC_REG_INT_TDBGC8_SELECTr,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_TDBGC8_SELECT_BCM56504_B0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_TDBGC8_SELECT_BCM56514_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_TDBGC8_SELECT_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TDBGC8_SELECT_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_TDBGC8_SELECT_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TDBGC8_SELECT_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_TDBGC8_SELECT_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TDBGC8_SELECT_BCM88732_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_TDBGC9_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_TDBGC9_BCM56218_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TDBGC9_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_TDBGC9_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_TDBGC9_BCM56514_A0r,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_TDBGC9_BCM56602_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TDBGC9_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TDBGC9_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_TDBGC9_BCM56800_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_TDBGC9_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TDBGC9_BCM88732_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56504_A0)
    SOC_REG_INT_TDBGC9_SELECTr,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_TDBGC9_SELECT_BCM56504_B0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_TDBGC9_SELECT_BCM56514_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_TDBGC9_SELECT_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TDBGC9_SELECT_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_TDBGC9_SELECT_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TDBGC9_SELECT_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_TDBGC9_SELECT_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TDBGC9_SELECT_BCM88732_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_TDBGC_SELECTr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_TDFRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TDFR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_TDFR_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_TDFR_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TDFR_BCM88732_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TDM_ENr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TDM_EN_BCM88732_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TDM_SYNCr,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_TDVLNr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TDVLN_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_TDVLN_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TDVLN_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TECMUX1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TECMUX2r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_TEDFr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TEDF_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_TEDF_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_TEDF_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TEDF_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TEPCFG_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TEPCFG_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TEPCFG_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TEPCFG_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TEPCFG_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TEPCFG_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TEPCFG_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TEPCFG_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TEPCFG_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TEPCFG_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TEPCFG_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TEPCFG_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TEPCFG_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TEPCFG_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TEPCFG_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TEPCFG_CID_15r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_TERRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TERR_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_TERR_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TERR_BCM88732_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_TEST2r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_REG_INT_TEST2_BCM56601_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_TEST2_BCM5665_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_TEST2_BCM56800_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_TFCSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TFCS_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_TFCS_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_TFCS_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TFCS_BCM88732_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_TFRGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TFRG_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_TFRG_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_TFRG_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TFRG_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_BUFFER_CELL_LIMIT_SPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_BUFFER_CELL_LIMIT_SP_SHAREDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_CELL_RESET_LIMIT_OFFSET_SPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_CELL_SPAP_RED_OFFSET_SPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_CELL_SPAP_YELLOW_OFFSET_SPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_COLOR_AWAREr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_FLOW_CONTROL_XOFF_STATEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_GLOBAL_HDRM_COUNTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_GLOBAL_HDRM_LIMITr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_INPUT_PORT_RX_ENABLE0_64r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_INPUT_PORT_RX_ENABLE1_64r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_MEMORY_TM_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_MEMORY_TM_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_PARITY_ERROR_COUNTERr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_PARITY_ERROR_STATUS_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_PARITY_ERROR_STATUS_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_PG_GBL_HDRM_COUNTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_PG_HDRM_COUNT_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_PG_HDRM_LIMIT_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_PG_MIN_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_PG_MIN_COUNT_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_PG_PORT_MIN_COUNT_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_PG_RESET_FLOOR_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_PG_RESET_OFFSET_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_PG_RESET_VALUE_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_PG_SHARED_COUNT_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_PG_SHARED_LIMIT_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_POOL_DROP_STATEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_PORT_COUNT_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_PORT_FC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_PORT_LIMIT_STATE_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_PORT_LIMIT_STATE_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_PORT_MAX_PKT_SIZEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_PORT_MAX_SHARED_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_PORT_MIN_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_PORT_MIN_COUNT_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_PORT_MIN_PG_ENABLEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_PORT_OVQ_PAUSE_ENABLE0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_PORT_OVQ_PAUSE_ENABLE1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_PORT_PAUSE_ENABLE0_64r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_PORT_PAUSE_ENABLE1_64r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_PORT_PG_SPIDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_PORT_PRI_GRP0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_PORT_PRI_GRP1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_PORT_PRI_XON_ENABLEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_PORT_RESUME_LIMIT_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_PORT_SHARED_COUNT_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_PORT_SHARED_MAX_PG_ENABLEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_THDI_BYPASSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_TOTAL_BUFFER_COUNT_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_TOTAL_BUFFER_COUNT_CELL_SPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEMA_USE_SP_SHAREDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_BUFFER_CELL_LIMIT_SPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_BUFFER_CELL_LIMIT_SP_SHAREDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_CELL_RESET_LIMIT_OFFSET_SPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_CELL_SPAP_RED_OFFSET_SPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_CELL_SPAP_YELLOW_OFFSET_SPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_COLOR_AWAREr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_FLOW_CONTROL_XOFF_STATEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_GLOBAL_HDRM_COUNTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_GLOBAL_HDRM_LIMITr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_INPUT_PORT_RX_ENABLE0_64r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_INPUT_PORT_RX_ENABLE1_64r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_MEMORY_TM_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_MEMORY_TM_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_PARITY_ERROR_COUNTERr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_PARITY_ERROR_STATUS_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_PARITY_ERROR_STATUS_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_PG_GBL_HDRM_COUNTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_PG_HDRM_COUNT_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_PG_HDRM_LIMIT_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_PG_MIN_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_PG_MIN_COUNT_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_PG_PORT_MIN_COUNT_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_PG_RESET_FLOOR_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_PG_RESET_OFFSET_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_PG_RESET_VALUE_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_PG_SHARED_COUNT_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_PG_SHARED_LIMIT_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_POOL_DROP_STATEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_PORT_COUNT_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_PORT_FC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_PORT_LIMIT_STATE_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_PORT_LIMIT_STATE_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_PORT_MAX_PKT_SIZEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_PORT_MAX_SHARED_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_PORT_MIN_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_PORT_MIN_COUNT_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_PORT_MIN_PG_ENABLEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_PORT_OVQ_PAUSE_ENABLE0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_PORT_OVQ_PAUSE_ENABLE1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_PORT_PAUSE_ENABLE0_64r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_PORT_PAUSE_ENABLE1_64r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_PORT_PG_SPIDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_PORT_PRI_GRP0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_PORT_PRI_GRP1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_PORT_PRI_XON_ENABLEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_PORT_RESUME_LIMIT_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_PORT_SHARED_COUNT_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_PORT_SHARED_MAX_PG_ENABLEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_THDI_BYPASSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_TOTAL_BUFFER_COUNT_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_TOTAL_BUFFER_COUNT_CELL_SPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIEXT_USE_SP_SHAREDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_BUFFER_CELL_LIMIT_SPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_BUFFER_CELL_LIMIT_SP_SHAREDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_CELL_RESET_LIMIT_OFFSET_SPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_CELL_SPAP_RED_OFFSET_SPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_CELL_SPAP_YELLOW_OFFSET_SPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_COLOR_AWAREr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_FLOW_CONTROL_XOFF_STATEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_GLOBAL_HDRM_COUNTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_GLOBAL_HDRM_LIMITr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_INPUT_PORT_RX_ENABLE0_64r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_INPUT_PORT_RX_ENABLE1_64r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_MEMORY_TM_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_MEMORY_TM_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_PARITY_ERROR_COUNTERr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_PARITY_ERROR_STATUS_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_PARITY_ERROR_STATUS_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_PG_GBL_HDRM_COUNTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_PG_HDRM_COUNT_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_PG_HDRM_LIMIT_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_PG_MIN_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_PG_MIN_COUNT_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_PG_PORT_MIN_COUNT_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_PG_RESET_FLOOR_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_PG_RESET_OFFSET_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_PG_RESET_VALUE_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_PG_SHARED_COUNT_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_PG_SHARED_LIMIT_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_POOL_DROP_STATEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_PORT_COUNT_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_PORT_FC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_PORT_LIMIT_STATE_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_PORT_LIMIT_STATE_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_PORT_MAX_PKT_SIZEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_PORT_MAX_SHARED_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_PORT_MIN_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_PORT_MIN_COUNT_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_PORT_MIN_PG_ENABLEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_PORT_OVQ_PAUSE_ENABLE0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_PORT_OVQ_PAUSE_ENABLE1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_PORT_PAUSE_ENABLE0_64r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_PORT_PAUSE_ENABLE1_64r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_PORT_PG_SPIDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_PORT_PRI_GRP0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_PORT_PRI_GRP1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_PORT_PRI_XON_ENABLEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_PORT_RESUME_LIMIT_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_PORT_SHARED_COUNT_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_PORT_SHARED_MAX_PG_ENABLEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_THDI_BYPASSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_TOTAL_BUFFER_COUNT_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_TOTAL_BUFFER_COUNT_CELL_SPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIQEN_USE_SP_SHAREDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_BUFFER_CELL_LIMIT_SPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_BUFFER_CELL_LIMIT_SP_SHAREDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_CELL_RESET_LIMIT_OFFSET_SPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_CELL_SPAP_RED_OFFSET_SPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_CELL_SPAP_YELLOW_OFFSET_SPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_COLOR_AWAREr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_FLOW_CONTROL_XOFF_STATEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_GLOBAL_HDRM_COUNTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_GLOBAL_HDRM_LIMITr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_INPUT_PORT_RX_ENABLE0_64r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_INPUT_PORT_RX_ENABLE1_64r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_MEMORY_TM_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_MEMORY_TM_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_PARITY_ERROR_COUNTERr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_PARITY_ERROR_STATUS_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_PARITY_ERROR_STATUS_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_PG_GBL_HDRM_COUNTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_PG_HDRM_COUNT_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_PG_HDRM_LIMIT_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_PG_MIN_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_PG_MIN_COUNT_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_PG_PORT_MIN_COUNT_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_PG_RESET_FLOOR_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_PG_RESET_OFFSET_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_PG_RESET_VALUE_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_PG_SHARED_COUNT_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_PG_SHARED_LIMIT_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_POOL_DROP_STATEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_PORT_COUNT_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_PORT_FC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_PORT_LIMIT_STATE_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_PORT_LIMIT_STATE_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_PORT_MAX_PKT_SIZEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_PORT_MAX_SHARED_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_PORT_MIN_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_PORT_MIN_COUNT_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_PORT_MIN_PG_ENABLEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_PORT_OVQ_PAUSE_ENABLE0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_PORT_OVQ_PAUSE_ENABLE1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_PORT_PAUSE_ENABLE0_64r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_PORT_PAUSE_ENABLE1_64r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_PORT_PG_SPIDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_PORT_PRI_GRP0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_PORT_PRI_GRP1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_PORT_PRI_XON_ENABLEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_PORT_RESUME_LIMIT_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_PORT_SHARED_COUNT_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_PORT_SHARED_MAX_PG_ENABLEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_THDI_BYPASSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_TOTAL_BUFFER_COUNT_CELLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_TOTAL_BUFFER_COUNT_CELL_SPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDIRQE_USE_SP_SHAREDr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88732_A0)
    SOC_REG_INT_THDI_BYPASSr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_THDI_BYPASS_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88732_A0)
    SOC_REG_INT_THDO_BYPASSr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_THDO_BYPASS_BCM56624_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_THDO_BYPASS_BCM56840_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_THDO_DEBUGr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_THDO_DEBUG_DCM_PMr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_THDO_DEBUG_TM_UC0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_THDO_DEBUG_TM_UC1r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_THDO_DEBUG_TM_UCSP0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_THDO_DEBUG_TM_UCSP1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDO_DROP_CTR_CONFIGr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_THDO_INTEROP_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDO_INTEROP_CONFIG_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_THDO_INTEROP_CONFIG_PLUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDO_MEMDEBUG_OPNCONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDO_MEMDEBUG_OPNCOUNTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDO_MEMDEBUG_OPNOFFSETr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDO_MEMDEBUG_OPNSTATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDO_MEMDEBUG_QCONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDO_MEMDEBUG_QCOUNTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDO_MEMDEBUG_QOFFSETr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDO_MEMDEBUG_QRESETr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDO_MEMDEBUG_QSTATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDO_MISCCONFIGr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_THDO_PARITY_ERROR_ADDRESSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDO_PARITY_ERROR_ADDRESS_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDO_PARITY_ERROR_COUNTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDO_PARITY_ERROR_MASK1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDO_PARITY_ERROR_MASK2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDO_PARITY_ERROR_STATUS1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDO_PARITY_ERROR_STATUS2r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_THDO_PARITY_ERROR_STATUS_64r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDO_QUEUE_DISABLE_CFG1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDO_QUEUE_DISABLE_CFG2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDO_QUEUE_DISABLE_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_THDO_RQE_WORK_QUEUE_DROP_STATUS_64r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_THDO_UNICAST_DROP_EMIRROR_CNTr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_THRESHOLD_CONTROLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_TICK_MODEr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_TIMDRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TIMER_RAW_INTR_STATUSr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_TIME_DOMAINr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TIME_DOMAIN_BCM56440_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TIME_DOMAIN_CONFIGr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_TIMTLDr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_TIPr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_TIPAGEr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_TIPDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TJBDMAX1_TCID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TJBDMAX1_TCID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TJBDMAX1_TCID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TJBDMAX1_TCID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TJBDMAX1_TCID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TJBDMAX1_TCID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TJBDMAX1_TCID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TJBDMAX1_TCID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TJBDMAX1_TCID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TJBDMAX1_TCID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TJBDMAX1_TCID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TJBDMAX1_TCID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TJBDMAX1_TCID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TJBDMAX1_TCID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TJBDMAX1_TCID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TJBDMAX1_TCID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TJBDMAX2_TCID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TJBDMAX2_TCID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TJBDMAX2_TCID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TJBDMAX2_TCID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TJBDMAX2_TCID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TJBDMAX2_TCID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TJBDMAX2_TCID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TJBDMAX2_TCID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TJBDMAX2_TCID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TJBDMAX2_TCID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TJBDMAX2_TCID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TJBDMAX2_TCID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TJBDMAX2_TCID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TJBDMAX2_TCID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TJBDMAX2_TCID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TJBDMAX2_TCID_15r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_TJBRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TJBR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_TJBR_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_TJBR_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TJBR_BCM88732_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_TLCLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TLCL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_TLCL_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_TLCL_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TLCL_BCM88732_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_TMCAr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TMCA_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_TMCA_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_TMCA_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TMCA_BCM88732_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_TMCLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TMCL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_TMCL_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_TMCL_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TMCL_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_TMGVr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TMGV_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_TMGV_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TMGV_BCM88732_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_TNCLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TNCL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_TNCL_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_TNCL_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TNCL_BCM88732_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_TNL_PROT_CHKr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_TNL_PROT_VALr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_BROAD_SYNC_PLL_CTRL_REGISTER_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_BROAD_SYNC_PLL_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_CES_PLL_CTRL_REGISTER_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_CES_PLL_CTRL_REGISTER_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_CES_PLL_CTRL_REGISTER_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_CES_PLL_CTRL_REGISTER_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_CES_PLL_CTRL_REGISTER_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_CES_PLL_CTRL_REGISTER_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_CES_PLL_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_CORE_PLL0_CTRL_REGISTER_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_CORE_PLL0_CTRL_REGISTER_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_CORE_PLL0_CTRL_REGISTER_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_CORE_PLL0_CTRL_REGISTER_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_CORE_PLL0_CTRL_REGISTER_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_CORE_PLL0_CTRL_REGISTER_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_CORE_PLL0_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_DEV_REV_IDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_L1_SYNCE_CLK_LINK_STATUS_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_L1_SYNCE_CLK_LINK_STATUS_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_MISC_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_MISC_CONTROL_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_MISC_CONTROL_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_MISC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_MISC_STATUS_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_MMU_PLL1_CTRL0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_MMU_PLL1_CTRL1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_MMU_PLL1_CTRL2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_MMU_PLL1_CTRL3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_MMU_PLL1_SSC_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_MMU_PLL2_CTRL0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_MMU_PLL2_CTRL1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_MMU_PLL2_CTRL2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_MMU_PLL2_CTRL3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_MMU_PLL2_SSC_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_MMU_PLL3_CTRL0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_MMU_PLL3_CTRL1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_MMU_PLL3_CTRL2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_MMU_PLL3_CTRL3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_MMU_PLL3_SSC_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_MMU_PLL_INITr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_MMU_PLL_STATUS0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_MMU_PLL_STATUS1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_QUAD0_MDIO_CONFIG_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_QUAD0_MDIO_CONFIG_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_QUAD0_MDIO_CONFIG_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_QUAD1_MDIO_CONFIG_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_QUAD1_MDIO_CONFIG_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_QUAD1_MDIO_CONFIG_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_SOFT_RESET_REGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_SOFT_RESET_REG_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_SWITCH_FEATURE_ENABLE_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_SWITCH_FEATURE_ENABLE_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_SWITCH_FEATURE_ENABLE_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_SWITCH_FEATURE_ENABLE_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_TAP_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_THERMAL_PVTMON_CALIBRATIONr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_THERMAL_PVTMON_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_THERMAL_PVTMON_CTRL_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_THERMAL_PVTMON_RESULT_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_THERMAL_PVTMON_RESULT_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_THERMAL_PVTMON_RESULT_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_THERMAL_PVTMON_RESULT_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_TIME_SYNC_PLL_CTRL_REGISTER_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_TIME_SYNC_PLL_CTRL_REGISTER_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_TIME_SYNC_PLL_CTRL_REGISTER_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_TIME_SYNC_PLL_CTRL_REGISTER_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_TIME_SYNC_PLL_CTRL_REGISTER_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_TIME_SYNC_PLL_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_XGXS0_PLL_CONTROL_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_XGXS0_PLL_CONTROL_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_XGXS0_PLL_CONTROL_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_XGXS0_PLL_CONTROL_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_XGXS0_PLL_CONTROL_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_XGXS0_PLL_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_XGXS1_PLL_CONTROL_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_XGXS1_PLL_CONTROL_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_XGXS1_PLL_CONTROL_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_XGXS1_PLL_CONTROL_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_XGXS1_PLL_CONTROL_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_XGXS1_PLL_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_XGXS_MDIO_CONFIG_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_XGXS_MDIO_CONFIG_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_XGXS_MDIO_CONFIG_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOP_XGXS_MDIO_CONFIG_3r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_TOQEMPTYr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_TOQEMPTY_64r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TOQEMPTY_64_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TOQEMPTY_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TOQEMPTY_BCM88732_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TOQEMPTY_CPU_PORT_0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TOQEMPTY_CPU_PORT_1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TOQEMPTY_CPU_PORT_0_BCM88732_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_TOQ_ACTIVATEQr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_TOQ_ACTIVATEQ_64r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TOQ_ACTIVATEQ_64_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TOQ_ACTIVATEQ_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TOQ_ACTIVATEQ_BCM88732_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TOQ_ACTIVATEQ_CPU_PORT_0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TOQ_ACTIVATEQ_CPU_PORT_1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TOQ_ACTIVATEQ_CPU_PORT_0_BCM88732_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_TOQ_CELLHDRERRPTRr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_TOQ_CELLHDRERRPTR_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_TOQ_CELLHDRERRPTR_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TOQ_CELLHDRERRPTR_BCM56820_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_TOQ_CELLLINKERRPTRr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_TOQ_CELLLINKERRPTR_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TOQ_CELLLINKERRPTR_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TOQ_CELLLINKERRPTR_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_TOQ_CELLLINKERRPTR_BCM56840_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_TOQ_CONFIGr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TOQ_CONFIG_64r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_TOQ_CONFIG_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_TOQ_CONFIG_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TOQ_CONFIG_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TOQ_COS_SWITCH_STATUSr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_TOQ_CPQLINKERRPTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOQ_DEBUG_EXT_PQE_WATERMARKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOQ_DEBUG_INT_PQE_WATERMARKr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TOQ_DIS_IPMC_REPLICATIONr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TOQ_DIS_IPMC_REPLICATION_64r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_TOQ_DIS_IPMC_REPLICATION_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOQ_ECC_DEBUGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOQ_EG_CREDITr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TOQ_EMPTY_DEQ_STATUSr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TOQ_ENQIPMCGRPERRPTR0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TOQ_ENQIPMCGRPERRPTR1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TOQ_ENQ_DROP_CNTr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TOQ_EP_BP_STATUSr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_TOQ_EP_CREDITr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_TOQ_ERRINTRr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_TOQ_ERRINTR0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TOQ_ERRINTR1r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_TOQ_ERRINTR0_64r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TOQ_ERRINTR0_64_BCM56634_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_TOQ_ERRINTR1_BCM56334_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_TOQ_ERRINTR_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TOQ_ERRORr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOQ_ERROR_BCM56440_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TOQ_ERROR_MASKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOQ_ERROR_MASK_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOQ_EXT_MEM_BW_MAP_TABLEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOQ_EXT_MEM_BW_TIMER_CFGr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TOQ_FAST_FLUSHr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TOQ_IPMCERRINTRr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_TOQ_IPMCGRPERRPTR0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_TOQ_IPMCGRPERRPTR1r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_TOQ_IPMCGRPERRPTR0_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TOQ_IPMCGRPERRPTR0_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TOQ_IPMCGRPERRPTR0_BCM56820_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TOQ_IPMCGRPERRPTR1_BCM56820_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_TOQ_IPMCVLANERRPTRr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_TOQ_IPMCVLANERRPTR_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TOQ_IPMCVLANERRPTR_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TOQ_IPMCVLANERRPTR_BCM56820_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_TOQ_IPMC_FAST_FLUSHr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_TOQ_IPMC_FAST_FLUSH_64r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TOQ_IPMC_FAST_FLUSH_64_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TOQ_IPMC_REPLICATION_STATr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TOQ_IPMC_REPLICATION_STAT_64r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_TOQ_IPMC_REPLICATION_STAT_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOQ_MEM_DEBUGr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_TOQ_PKTHDR1ERRPTRr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_TOQ_PKTHDR1ERRPTR_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TOQ_PKTHDR1ERRPTR_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TOQ_PKTHDR1ERRPTR_BCM56820_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TOQ_PKTLINKERRINTRr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_TOQ_PKTLINKERRPTRr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_TOQ_PKTLINKERRPTR_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TOQ_PKTLINKERRPTR_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TOQ_PKTLINKERRPTR_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_TOQ_PKTLINKERRPTR_BCM56840_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_TOQ_PORT_ACTIVATE_PIPE0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_TOQ_PORT_ACTIVATE_PIPE1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOQ_PORT_BW_CTRLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_TOQ_PORT_NOTEMPTY_PIPE0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_TOQ_PORT_NOTEMPTY_PIPE1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TOQ_PORT_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TOQ_PORT_STATUS_MASKr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_TOQ_PORT_STATUS_PIPE0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_TOQ_PORT_STATUS_PIPE1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TOQ_PTR_SEL_CFGr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TOQ_PTR_SEL_STATUS0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TOQ_PTR_SEL_STATUS1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOQ_QEN_ACCOUNT_CFGr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_TOQ_QUEUESTATr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_TOQ_QUEUESTAT_64r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TOQ_QUEUESTAT_64_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TOQ_QUEUESTAT_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TOQ_QUEUESTAT_BCM88732_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TOQ_QUEUESTAT_CPU_PORT_0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TOQ_QUEUESTAT_CPU_PORT_1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TOQ_QUEUESTAT_CPU_PORT_0_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOQ_QUEUE_FLUSH0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOQ_QUEUE_FLUSH1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOQ_QUEUE_FLUSH2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOQ_QUEUE_FLUSH3r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TOQ_RDEFIFOERRPTRr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TOQ_RDE_THRESHOLDr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_TOQ_SPAREr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TOQ_SPARE_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_TOQ_UCQRPERRPTRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_TOQ_UCQWPERRPTRr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TOQ_WLP_THROTTLEr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TOS_FN_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_TOS_FN_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TOS_FN_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_TOS_FN_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TOS_FN_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_TOS_FN_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_TOTALDYNCELLLIMITr,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    SOC_REG_INT_TOTALDYNCELLLIMIT_BCM56314_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0)
    SOC_REG_INT_TOTALDYNCELLLIMIT_BCM56504_A0r,
#endif
#if defined(BCM_56504_B0)
    SOC_REG_INT_TOTALDYNCELLLIMIT_BCM56504_B0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_TOTALDYNCELLLIMIT_BCM56514_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_TOTALDYNCELLRESETLIMITr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_TOTALDYNCELLRESETLIMIT_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_TOTALDYNCELLRESETLIMIT_BCM56142_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_TOTALDYNCELLRESETLIMIT_BCM56224_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_TOTALDYNCELLRESETLIMIT_BCM56514_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_TOTALDYNCELLSETLIMITr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_TOTALDYNCELLSETLIMIT_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_TOTALDYNCELLSETLIMIT_BCM56142_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_TOTALDYNCELLSETLIMIT_BCM56224_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_TOTALDYNCELLUSEDr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_TOTALDYNCELLUSED_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_TOTALDYNCELLUSED_BCM56218_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_TOTALDYNCELLUSED_BCM56224_A0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    SOC_REG_INT_TOTALDYNCELLUSED_BCM56314_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0)
    SOC_REG_INT_TOTALDYNCELLUSED_BCM56504_A0r,
#endif
#if defined(BCM_56504_B0)
    SOC_REG_INT_TOTALDYNCELLUSED_BCM56504_B0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_TOTALDYNCELLUSED_BCM56514_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_TOTAL_BUFFER_COUNTr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TOTAL_BUFFER_COUNT_BCM88732_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_TOTAL_BUFFER_COUNT_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_TOTAL_BUFFER_COUNT_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOTAL_BUFFER_COUNT_CELL_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_TOTAL_BUFFER_COUNT_CELL_BCM56634_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_TOTAL_BUFFER_COUNT_CELL_SPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOTAL_BUFFER_COUNT_CELL_SP_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_TOTAL_BUFFER_COUNT_CELL_SP_SHAREDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOTAL_BUFFER_COUNT_CELL_SP_SHARED_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TOTAL_BUFFER_COUNT_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_TOTAL_BUFFER_COUNT_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TOTAL_BUFFER_COUNT_PACKET_SPr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TOTAL_BUFFER_COUNT_PACKET_SP_SHAREDr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TOTAL_LIMIT_STATEr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TOTAL_SHARED_AVAIL_THRESHr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_TOTAL_SHARED_COUNTr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TOTAL_SHARED_COUNT_BCM88732_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_TOTAL_SHARED_COUNT_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_TOTAL_SHARED_COUNT_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_TOTAL_SHARED_COUNT_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_TOTAL_SHARED_COUNT_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_TOTAL_SHARED_LIMITr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TOTAL_SHARED_LIMIT_BCM88732_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_TOTAL_SHARED_LIMIT_CELLr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_TOTAL_SHARED_LIMIT_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_TOTAL_SHARED_LIMIT_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TOT_PKT_CNTr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_TOVRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TOVR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_TOVR_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_TOVR_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TOVR_BCM88732_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_TPCEr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_TPCE_BCM56142_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TPCE_BCM56440_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    SOC_REG_INT_TPCE_BCM56504_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_TPCE_BCM56514_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TPCE_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TPCE_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_TPCE_BCM56800_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_TPCE_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TPCE_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TPCHSTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TPECFGr,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_TPFC0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_TPFC1r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_TPFC2r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_TPFC3r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_TPFC4r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_TPFC5r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_TPFC6r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_TPFC7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TPFC0_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_TPFC0_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TPFC0_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TPFC1_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_TPFC1_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TPFC1_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TPFC2_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_TPFC2_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TPFC2_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TPFC3_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_TPFC3_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TPFC3_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TPFC4_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_TPFC4_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TPFC4_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TPFC5_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_TPFC5_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TPFC5_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TPFC6_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_TPFC6_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TPFC6_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TPFC7_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_TPFC7_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TPFC7_BCM88732_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_TPKTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TPKT_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_TPKT_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_TPKT_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TPKT_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_TPOKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TPOK_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_TPOK_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TPOK_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TPPCFGr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_TR64r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_TR127r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_TR255r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_TR511r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_TR1023r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_TR1518r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_TR2047r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_TR4095r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_TR9216r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_DEQDONE_CAPT_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_DEQDONE_CAPT_1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_DEQDONE_CAPT_2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_DEQDONE_CONTROLr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_DEQDONE_COUNTERr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_DEQDONE_MASK0_FIELDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_DEQDONE_MASK1_FIELDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_DEQDONE_MASK2_FIELDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_DEQDONE_VALUE0_FIELDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_DEQDONE_VALUE1_FIELDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_DEQDONE_VALUE2_FIELDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_DEQD_CAPT_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_DEQD_CAPT_1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_DEQD_CONTROLr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_DEQD_COUNTERr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_DEQD_MASK_FIELDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_DEQD_VALUE_FIELDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_DEQR_CONTROLr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_DEQR_COUNTERr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_DEQR_MASK_FIELDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_DEQR_VALUE_FIELDr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TRACE_IF_DEQ_CAPT_0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TRACE_IF_DEQ_CAPT_1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TRACE_IF_DEQ_CONTROLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TRACE_IF_DEQ_COUNTERr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TRACE_IF_DEQ_MASK_FIELDr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TRACE_IF_DEQ_VALUE_FIELDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_ENQDONE_CAPT_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_ENQDONE_CAPT_1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_ENQDONE_CONTROLr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_ENQDONE_COUNTERr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_ENQDONE_MASK0_FIELDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_ENQDONE_MASK1_FIELDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_ENQDONE_VALUE0_FIELDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_ENQDONE_VALUE1_FIELDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_ENQD_CONTROLr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_ENQD_COUNTERr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_ENQD_MASK_FIELDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_ENQD_VALUE_FIELDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_ENQR_CONTROLr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_ENQR_COUNTERr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_ENQR_MASK_FIELDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_ENQR_VALUE_FIELDr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TRACE_IF_ENQ_CAPT_0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TRACE_IF_ENQ_CAPT_1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TRACE_IF_ENQ_CONTROLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TRACE_IF_ENQ_COUNTERr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TRACE_IF_ENQ_MASK_FIELDr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TRACE_IF_ENQ_VALUE_FIELDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_FABRIC_GRANT_REQ_CAPT_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_FABRIC_GRANT_REQ_CAPT_1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_FABRIC_GRANT_REQ_CAPT_2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_FABRIC_GRANT_REQ_CAPT_3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_FABRIC_GRANT_REQ_CONTROLr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_FABRIC_GRANT_REQ_COUNTERr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_FABRIC_GRANT_REQ_MASK0_FIELDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_FABRIC_GRANT_REQ_MASK1_FIELDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_FABRIC_GRANT_REQ_MASK2_FIELDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_FABRIC_GRANT_REQ_MASK3_FIELDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_FABRIC_GRANT_REQ_VALUE0_FIELDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_FABRIC_GRANT_REQ_VALUE1_FIELDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_FABRIC_GRANT_REQ_VALUE2_FIELDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_FABRIC_GRANT_REQ_VALUE3_FIELDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_LOCAL_GRANT_REQ_CAPT_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_LOCAL_GRANT_REQ_CONTROLr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_LOCAL_GRANT_REQ_COUNTERr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_LOCAL_GRANT_REQ_MASK0_FIELDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_LOCAL_GRANT_REQ_VALUE0_FIELDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_QM_QS_RATE_READ_CAPT_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_QM_QS_RATE_READ_CONTROLr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_QM_QS_RATE_READ_COUNTERr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_QM_QS_RATE_READ_MASK0_FIELDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_QM_QS_RATE_READ_VALUE0_FIELDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_QS_DEQR_CAPTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_RB_ENQD_CAPT_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_RB_ENQD_CAPT_1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_RB_ENQR_CAPT_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_RB_ENQR_CAPT_1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_SCI_QS_RATE_UPD_CAPT_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_SCI_QS_RATE_UPD_CAPT_1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_SCI_QS_RATE_UPD_CONTROLr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_SCI_QS_RATE_UPD_COUNTERr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_SCI_QS_RATE_UPD_MASK0_FIELDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_SCI_QS_RATE_UPD_MASK1_FIELDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_SCI_QS_RATE_UPD_VALUE0_FIELDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_SCI_QS_RATE_UPD_VALUE1_FIELDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_SCPB_CAPT_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_SCPB_CAPT_1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_SCPB_CONTROLr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_SCPB_COUNTERr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_SCPB_MASK_FIELDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_SCPB_VALUE_FIELDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TRACE_IF_STATUS_MASKr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_TRILL_DROP_CONTROLr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_TRILL_RBRIDGE_NICKNAME_SELECTr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_CONTROLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_CONTROLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_TRILL_RX_PKTS_PARITY_CONTROLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_TRILL_RX_PKTS_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TRILL_RX_PKTS_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_TRILL_RX_PKTS_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TRILL_RX_PKTS_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_TRMGVr,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_TRPKTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TRPKT_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_TRPKT_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TRPKT_BCM88732_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TRUNK_BITMAP_ECC_STATUSr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TRUNK_BITMAP_TABLE_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TRUNK_BITMAP_TABLE_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_TRUNK_BITMAP_TABLE_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TRUNK_BITMAP_TABLE_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TRUNK_BITMAP_TABLE_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_TRUNK_BITMAP_TABLE_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TRUNK_BITMAP_TABLE_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TRUNK_BITMAP_TABLE_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_TRUNK_BITMAP_TABLE_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TRUNK_EGR_MASK_PARITY_CONTROLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TRUNK_EGR_MASK_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TRUNK_EGR_MASK_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TRUNK_GROUP_PARITY_CONTROLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_TRUNK_GROUP_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TRUNK_GROUP_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_TRUNK_GROUP_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TRUNK_GROUP_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_TRUNK_GROUP_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_TRUNK_MEMBER_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TRUNK_MEMBER_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_TRUNK_MEMBER_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TRUNK_MEMBER_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_TRUNK_MEMBER_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TS125M1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TS125M2r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_TSCLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TSCL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_TSCL_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_TSCL_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TSCL_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TSOFPH_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TSOFPH_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TSOFPH_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TSOFPH_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TSOFPH_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TSOFPH_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TSOFPH_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TSOFPH_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TSOFPH_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TSOFPH_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TSOFPH_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TSOFPH_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TSOFPH_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TSOFPH_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TSOFPH_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TSOFPH_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TSOSPER1_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TSOSPER1_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TSOSPER1_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TSOSPER1_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TSOSPER1_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TSOSPER1_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TSOSPER1_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TSOSPER1_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TSOSPER1_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TSOSPER1_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TSOSPER1_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TSOSPER1_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TSOSPER1_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TSOSPER1_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TSOSPER1_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TSOSPER1_CID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TSOSPER2_CID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TSOSPER2_CID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TSOSPER2_CID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TSOSPER2_CID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TSOSPER2_CID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TSOSPER2_CID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TSOSPER2_CID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TSOSPER2_CID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TSOSPER2_CID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TSOSPER2_CID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TSOSPER2_CID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TSOSPER2_CID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TSOSPER2_CID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TSOSPER2_CID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TSOSPER2_CID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TSOSPER2_CID_15r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_B0)
    SOC_REG_INT_TSPDRr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_CONFIG0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_CONFIG1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_CONFIG2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_CONFIG3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_CONFIG4r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_CONFIG5r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_CONFIG6r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_TS_CONTROLr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_TS_CONTROL_1r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_TS_CONTROL_2r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_TS_CONTROL_1_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TS_CONTROL_1_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_TS_CONTROL_1_BCM56840_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_TS_CONTROL_2_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TS_CONTROL_2_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_TS_CONTROL_2_BCM56840_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_TS_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TS_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_TS_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_DEBUG_INFOr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_DEBUG_L1_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_DEBUG_L1_STATUS_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_DEBUG_L2_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_DEBUG_L2_STATUS_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_DEBUG_L3_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_DEBUG_L3_STATUS_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_DEBUG_L4_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_DEBUG_L4_STATUS_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_DEBUG_L5_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_DEBUG_L5_STATUS_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_DEBUG_L6_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_DEBUG_L6_STATUS_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_DEBUG_L7_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_DEBUG_L7_STATUS_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_DEBUG_LEAF_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_DEBUG_LEAF_STATUS_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_DEBUG_TRACE_GRANT_CAPT0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_DEBUG_TRACE_GRANT_CONTROLr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_DEBUG_TRACE_GRANT_COUNTERr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_DEBUG_TRACE_GRANT_FIELD_MASK0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_DEBUG_TRACE_GRANT_FIELD_VALUE0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_DEBUG_TRACE_PRI_CAPT0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_DEBUG_TRACE_PRI_CAPT1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_DEBUG_TRACE_PRI_CONTROLr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_DEBUG_TRACE_PRI_COUNTERr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_DEBUG_TRACE_PRI_FIELD_MASK0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_DEBUG_TRACE_PRI_FIELD_MASK1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_DEBUG_TRACE_PRI_FIELD_VALUE0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_DEBUG_TRACE_PRI_FIELD_VALUE1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_DEBUG_TRACE_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_DEBUG_TRACE_STATUS_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_ECC_DEBUG0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_ECC_DEBUG1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_ECC_DEBUG2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_ECC_ERROR0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_ECC_ERROR1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_ECC_ERROR2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_ECC_ERROR0_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_ECC_ERROR1_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_ECC_ERROR2_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_ECC_STATUS0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_ECC_STATUS1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_ECC_STATUS2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_ECC_STATUS3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_ECC_STATUS4r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_ECC_STATUS5r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_ECC_STATUS6r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_ECC_STATUS7r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_ECC_STATUS8r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_ECC_STATUS9r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_ECC_STATUS10r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_ECC_STATUS11r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_ECC_STATUS12r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_ECC_STATUS13r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_LEVEL1_CONFIG0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_LEVEL2_CONFIG0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_LEVEL3_CONFIG0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_LEVEL4_CONFIG0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_LEVEL5_CONFIG0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_LEVEL6_CONFIG0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_LEVEL7_CONFIG0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_MEM_DEBUG0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_MEM_DEBUG1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_MEM_DEBUG2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_MEM_DEBUG3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_MEM_DEBUG4r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_PRI_SB_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_QSB_RATE_SB_DEBUGr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TS_STATUS_CNTRLr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_TS_STATUS_CNTRL_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_TS_STATUS_CNTRL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TS_STATUS_CNTRL_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_TS_STATUS_CNTRL_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TS_STATUS_CNTRL_BCM56685_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_TS_STATUS_CNTRL_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_TS_STATUS_CNTRL_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TS_STATUS_CNTRL_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TS_STATUS_CNTRL_BCM88732_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TTL_FN_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_TTL_FN_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TTL_FN_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_TTL_FN_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TTL_FN_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_TTL_FN_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_TUCAr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TUCA_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_TUCA_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TUCA_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_TUFLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TUFL_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_TUFL_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TUFL_BCM88732_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_TUNNEL_CAM_BIST_ENABLEr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_TUNNEL_CAM_BIST_S2_STATUSr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_TUNNEL_CAM_BIST_S3_STATUSr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_TUNNEL_CAM_BIST_S5_STATUSr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_TUNNEL_CAM_BIST_S6_STATUSr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_TUNNEL_CAM_BIST_S8_STATUSr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_TUNNEL_CAM_BIST_STATUSr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_TUNNEL_SAMr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_TVLANr,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_TVLNr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TVLN_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_TVLN_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TVLN_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXAEMPTHr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXAFULLTHr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_16r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_17r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_18r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_19r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_20r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_21r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_22r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_23r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_24r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_25r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_26r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_27r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_28r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_29r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_30r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_31r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_32r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_33r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_34r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_35r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_36r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_37r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_38r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_39r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_40r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_41r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_42r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_43r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_44r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_45r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_46r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_47r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_48r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_49r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_50r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_51r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_52r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_53r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_54r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_55r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_56r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_57r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_58r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_59r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_60r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_61r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_62r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASCFG_CHID_63r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCASDELr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_TXCFr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCF_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_TXCF_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_TXCF_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TXCF_BCM88732_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_TXCLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXCL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_TXCL_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_TXCL_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TXCL_BCM88732_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_TXFIFO_STATr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_TXFIFO_STAT_BCM56224_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_TXFIFO_STAT_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXFIFO_STAT_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_TXFIFO_STAT_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TXFIFO_STAT_BCM56685_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TXFIFO_STAT_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_TXFIFO_STAT_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_TXFIFO_STAT_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TXFIFO_STAT_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TXFIFO_STAT_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXFILLTHr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_16r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_17r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_18r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_19r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_20r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_21r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_22r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_23r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_24r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_25r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_26r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_27r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_28r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_29r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_30r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_31r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_32r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_33r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_34r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_35r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_36r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_37r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_38r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_39r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_40r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_41r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_42r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_43r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_44r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_45r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_46r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_47r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_48r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_49r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_50r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_51r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_52r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_53r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_54r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_55r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_56r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_57r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_58r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_59r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_60r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_61r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_62r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXHDRCFG_CHID_63r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_TXLLFCMSGCNTr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_TXLLFCMSGCNT_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TXLLFCMSGCNT_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TXLLFCMSGCNT_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TXLLFCMSGCNT_BCM88230_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_TXPFr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXPF_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_TXPF_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_TXPF_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TXPF_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_TXPPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXPP_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_TXPP_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TXPP_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXPREAMBLEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_16r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_17r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_18r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_19r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_20r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_21r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_22r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_23r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_24r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_25r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_26r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_27r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_28r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_29r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_30r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_31r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_32r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_33r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_34r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_35r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_36r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_37r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_38r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_39r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_40r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_41r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_42r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_43r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_44r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_45r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_46r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_47r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_48r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_49r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_50r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_51r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_52r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_53r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_54r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_55r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_56r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_57r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_58r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_59r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_60r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_61r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_62r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS1_CHID_63r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_4r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_5r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_6r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_7r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_8r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_9r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_10r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_11r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_12r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_13r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_14r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_15r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_16r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_17r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_18r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_19r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_20r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_21r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_22r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_23r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_24r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_25r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_26r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_27r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_28r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_29r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_30r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_31r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_32r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_33r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_34r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_35r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_36r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_37r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_38r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_39r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_40r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_41r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_42r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_43r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_44r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_45r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_46r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_47r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_48r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_49r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_50r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_51r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_52r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_53r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_54r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_55r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_56r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_57r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_58r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_59r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_60r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_61r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_62r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TXRTPTS2_CHID_63r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TX_CI_CONFIGr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_TX_CNT_CONFIGr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TX_CNT_CONFIG_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TX_CNT_CONFIG_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_TX_CNT_CONFIG_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TX_CNT_CONFIG_BCM88732_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TX_CONFIG0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TX_CONFIG1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TX_CONFIG2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TX_CONFIG3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TX_CONFIG4r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TX_CONFIG5r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TX_CONFIG6r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TX_DEBUG_CAPTURE_CONFIGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TX_DEBUG_CRC_ERROR_CNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TX_DEBUG_DEQUEUE_REQUEST_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TX_DEBUG_DEQUEUE_REQUEST_1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TX_DEBUG_DEQUEUE_REQUEST_2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TX_DEBUG_DEQUEUE_REQUEST_3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TX_DEBUG_DEQUEUE_REQUEST_4r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TX_DEBUG_DEQUEUE_REQUEST_5r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TX_DEBUG_GRANT_TO_DEQr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TX_DEBUG_HEC_CORR_ERROR_CNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TX_DEBUG_HEC_UNCORR_ERROR_CNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TX_DEBUG_INFO_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TX_DEBUG_INFO_1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TX_DEBUG_TEST_BYTE_CNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TX_DEBUG_TEST_PCKT_CNTr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TX_DEBUG_TEST_PCKT_THRESHOLDr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TX_ECC_DEBUGr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TX_ECC_ERROR_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TX_ECC_ERROR_0_MASKr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TX_ECC_STATUS0r,
#endif
#if defined(BCM_53324_A0)
    SOC_REG_INT_TX_EEE_LPI_DURATION_COUNTERr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_TX_EEE_LPI_DURATION_COUNTER_BCM56142_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TX_EEE_LPI_DURATION_COUNTER_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_TX_EEE_LPI_DURATION_COUNTER_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_TX_EEE_LPI_DURATION_COUNTER_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TX_EEE_LPI_DURATION_COUNTER_BCM88732_A0r,
#endif
#if defined(BCM_53324_A0)
    SOC_REG_INT_TX_EEE_LPI_EVENT_COUNTERr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_TX_EEE_LPI_EVENT_COUNTER_BCM56142_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TX_EEE_LPI_EVENT_COUNTER_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_TX_EEE_LPI_EVENT_COUNTER_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_TX_EEE_LPI_EVENT_COUNTER_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TX_EEE_LPI_EVENT_COUNTER_BCM88732_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0)
    SOC_REG_INT_TX_ERROR_0r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_TX_ERROR_0_BCM88230_C0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0)
    SOC_REG_INT_TX_ERROR_0_MASKr,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_TX_ERROR_0_MASK_BCM88230_C0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TX_ERROR_HALT_MASK_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TX_FIRST_CI_LOOKUP0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TX_FIRST_CI_LOOKUP1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TX_FIRST_CI_LOOKUP2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TX_FIRST_CI_LOOKUP3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TX_FIRST_CI_LOOKUP4r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TX_FIRST_CI_LOOKUP5r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_TX_IPG_LENGTHr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_TX_IPG_LENGTH_BCM53314_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_TX_IPG_LENGTH_BCM56224_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_TX_IPG_LENGTH_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TX_IPG_LENGTH_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_TX_IPG_LENGTH_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TX_IPG_LENGTH_BCM56685_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TX_IPG_LENGTH_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_TX_IPG_LENGTH_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_TX_IPG_LENGTH_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TX_IPG_LENGTH_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TX_IPG_LENGTH_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_TX_LLFC_LOG_COUNTERr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TX_LLFC_LOG_COUNTER_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_TX_LLFC_LOG_COUNTER_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TX_LLFC_LOG_COUNTER_BCM88732_A0r,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_TX_PFC_CONFIGr,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_TX_PFC_SRC_PORT_LKUP_CFGr,
#endif
#if defined(BCM_88230_C0)
    SOC_REG_INT_TX_PFC_SRC_PORT_LKUP_DEBUGr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_TX_PKT_CNTr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TX_PKT_CNT_31_0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TX_PKT_CNT_39_32r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TX_PKT_CNT_39_32_SNAPr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_TX_PKT_CNT_BCM56840_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TX_PKT_HDR_ADJUST0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TX_PKT_HDR_ADJUST1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TX_PKT_HDR_ADJUST2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TX_PKT_HDR_ADJUST3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TX_PKT_HDR_ADJUST4r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_TX_PREAMBLEr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_TX_PREAMBLE_BCM56142_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TX_PREAMBLE_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_TX_PREAMBLE_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TX_PREAMBLE_BCM88732_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TX_RAM_TM0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TX_SW_RESETr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TX_TEST_IFH_0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TX_TEST_IFH_1r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TX_TEST_IFH_2r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_TX_TS_DATAr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_TX_TS_DATA_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_TX_TS_DATA_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TX_TS_DATA_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_REG_INT_TX_TS_DATA_BCM56634_A0r,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_TX_TS_DATA_BCM56685_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_TX_TS_DATA_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_TX_TS_DATA_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_TX_TS_DATA_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_TX_TS_DATA_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_TX_TS_SEQ_IDr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_UCQRPMEMDEBUGr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_UCQWPMEMDEBUGr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_UCQ_COS_EMPTY_REGr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_UCQ_EXTCOS1_EMPTY_REGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_UC_0_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_UC_0_DEBUG_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_UC_0_DEBUG_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_UC_0_RST_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_UC_0_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_UC_0_TIMER_INTR_MASKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_UC_1_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_UC_1_DEBUG_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_UC_1_DEBUG_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_UC_1_RST_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_UC_1_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_UC_1_TIMER_INTR_MASKr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_UDF_CAM_BIST_CONFIGr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_UDF_CAM_BIST_CONFIG_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_UDF_CAM_BIST_DBG_DATAr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_UDF_CAM_BIST_DBG_DATA_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_UDF_CAM_BIST_STATUSr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_UDF_CAM_BIST_STATUS_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_UDF_CAM_DBGCTRLr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_UDF_CAM_DBGCTRL_BCM56840_A0r,
#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_UDF_CONFIGr,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_UDF_ETHERTYPE_MATCHr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_UDF_ETHERTYPE_MATCH_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_UDF_ETHERTYPE_MATCH_BCM56218_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_UDF_ETHERTYPE_MATCH_BCM56800_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_UDF_ETHERTYPE_MATCH_BCM88732_A0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56142_A0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_REG_INT_UDF_IPPROTO_MATCHr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
    SOC_REG_INT_UDF_IPPROTO_MATCH_BCM56218_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_UDF_IPPROTO_MATCH_BCM56800_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_UDF_IPPROTO_MATCH_BCM88732_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_UFLOW_AGED_COUNTr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_UFLOW_DEBUG_RANGEr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_UFLOW_HASH_CONTROL_RTAG7r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_UFLOW_INACTIVE_COUNTr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_UFLOW_LFSR_CONTROLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_UFLOW_PORT_CONTROLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_UFLOW_REBALANCE_COUNTr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_UFLOW_TABLE_CONTROLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_UFLOW_TABLE_SIZEr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_UFLOW_TIMER_CONTROLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_UFLOW_TIMER_STATUSr,
#endif
#if defined(BCM_53324_A0)
    SOC_REG_INT_UMAC_EEE_CTRLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_UMAC_EEE_CTRL_BCM56142_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_UMAC_EEE_CTRL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_UMAC_EEE_CTRL_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_UMAC_EEE_CTRL_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_UMAC_EEE_CTRL_BCM88732_A0r,
#endif
#if defined(BCM_53324_A0)
    SOC_REG_INT_UMAC_EEE_REF_COUNTr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_UMAC_EEE_REF_COUNT_BCM56142_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_UMAC_EEE_REF_COUNT_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_UMAC_EEE_REF_COUNT_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_UMAC_EEE_REF_COUNT_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_UMAC_EEE_REF_COUNT_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_UMAC_RX_PKT_DROP_STATUSr,
#endif
#if defined(BCM_53324_A0)
    SOC_REG_INT_UMAC_SYMMETRIC_IDLE_THRESHOLDr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_UMAC_SYMMETRIC_IDLE_THRESHOLD_BCM56440_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_UMAC_TIMESTAMP_ADJUSTr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_UMAN_EP_FLSH_WAIT_CNTRr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_UMAN_IP_FLSH_WAIT_CNTRr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_UMAN_LINKUP_DLY_CNTRr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_UNIMAC_PFC_CTRLr,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_UNIMAC_PFC_CTRL_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_UNIMAC_PFC_CTRL_BCM56840_B0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_UNKNOWN_HGI_BITMAPr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_UNKNOWN_HGI_BITMAP_64r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_UNKNOWN_HGI_BITMAP_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_UNKNOWN_HGI_BITMAP_BCM56334_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_UNKNOWN_HGI_BITMAP_BCM56514_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_UNKNOWN_HGI_BITMAP_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_UNKNOWN_HGI_BITMAP_BCM56820_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_UNKNOWN_HGI_BITMAP_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_UNKNOWN_HGI_BITMAP_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_UNKNOWN_HGI_BITMAP_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_UNKNOWN_HGI_BITMAP_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_UNKNOWN_HGI_BITMAP_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_UNKNOWN_HGI_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_UNKNOWN_HGI_BITMAP_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_UNKNOWN_HGI_BITMAP_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_UNKNOWN_HGI_BITMAP_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASKr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_64r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_64_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_64_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_64_BCM56634_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_BCM53314_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_BCM56601_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_BCM5673_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_BCM56820_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_HIr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_HI_BCM53314_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_HI_BCM56224_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_UNKNOWN_MCAST_BLOCK_MASK_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASKr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_64r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_64_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_64_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_64_BCM56634_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_BCM53314_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_BCM56601_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_BCM5673_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_BCM56820_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_HIr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_HI_BCM53314_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_HI_BCM56224_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_UNKNOWN_UCAST_BLOCK_MASK_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_USER_TRUNK_HASH_SELECTr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_USER_TRUNK_HASH_SELECT_BCM56142_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_USER_TRUNK_HASH_SELECT_BCM56224_A0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_USER_TRUNK_HASH_SELECT_BCM56504_B0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_USE_EGRESS_PKT_SIZEr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_USE_SP_SHAREDr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VFI_1_PARITY_CONTROLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_VFI_1_PARITY_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_VFI_1_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VFI_1_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_VFI_1_PARITY_STATUS_INTR_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_VFI_1_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VFI_1_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VFI_1_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_VFI_1_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VFI_1_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VFI_PARITY_CONTROLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_VFI_PARITY_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_VFI_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VFI_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_VFI_PARITY_STATUS_INTR_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_VFI_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VFI_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VFI_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_VFI_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VFI_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_VFP_CAM_BIST_CONFIGr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_VFP_CAM_BIST_CONFIG_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VFP_CAM_BIST_CONFIG_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_VFP_CAM_BIST_CONFIG_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_VFP_CAM_BIST_CONFIG_BCM56840_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_VFP_CAM_BIST_CONTROLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_VFP_CAM_BIST_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_VFP_CAM_BIST_CONTROL_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VFP_CAM_BIST_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_VFP_CAM_BIST_CONTROL_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_VFP_CAM_BIST_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_VFP_CAM_BIST_DBG_DATAr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_VFP_CAM_BIST_DBG_DATA_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VFP_CAM_BIST_DBG_DATA_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_VFP_CAM_BIST_DBG_DATA_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_VFP_CAM_BIST_DBG_DATA_BCM56840_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_VFP_CAM_BIST_S10_STATUSr,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_VFP_CAM_BIST_S12_STATUSr,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_VFP_CAM_BIST_S14_STATUSr,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_VFP_CAM_BIST_S15_STATUSr,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_VFP_CAM_BIST_S2_STATUSr,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_VFP_CAM_BIST_S3_STATUSr,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_VFP_CAM_BIST_S5_STATUSr,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_VFP_CAM_BIST_S6_STATUSr,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_VFP_CAM_BIST_S8_STATUSr,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_VFP_CAM_BIST_STATUSr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_VFP_CAM_BIST_STATUS_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_VFP_CAM_BIST_STATUS_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VFP_CAM_BIST_STATUS_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_VFP_CAM_BIST_STATUS_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_VFP_CAM_BIST_STATUS_BCM56840_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_VFP_CAM_CONTROL_3_THRU_0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_VFP_CAM_CONTROL_SLICE_3_0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_VFP_CAM_CONTROL_SLICE_3_0_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VFP_CAM_CONTROL_SLICE_3_0_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_VFP_CAM_CONTROL_SLICE_3_0_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_VFP_CAM_CONTROL_SLICE_3_0_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_VFP_CAM_CONTROL_TM_7_THRU_0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_VFP_CAM_CONTROL_TM_7_THRU_0_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VFP_CAM_CONTROL_TM_7_THRU_0_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_VFP_CAM_CONTROL_TM_7_THRU_0_BCM56820_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_VFP_CAM_DEBUG_DATA_0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_VFP_CAM_DEBUG_DATA_1r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_VFP_CAM_DEBUG_DATA_2r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_VFP_CAM_DEBUG_DATA_3r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_VFP_CAM_DEBUG_DATA_4r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_VFP_CAM_DEBUG_DATA_5r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_VFP_CAM_DEBUG_GLOBAL_MASKr,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_VFP_CAM_DEBUG_SENDr,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_VFP_KEY_CONTROLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VFP_KEY_CONTROL_2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_VFP_KEY_CONTROL_2_BCM56440_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_VFP_KEY_CONTROL_2_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VFP_KEY_CONTROL_2_BCM56840_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VFP_KEY_CONTROL_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_VFP_KEY_CONTROL_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_VFP_KEY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VFP_POLICY_PARITY_CONTROLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_VFP_POLICY_PARITY_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_VFP_POLICY_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VFP_POLICY_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_VFP_POLICY_PARITY_STATUS_INTR_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_VFP_POLICY_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VFP_POLICY_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_VFP_POLICY_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_VFP_POLICY_TABLE_PARITY_CONTROLr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_VFP_POLICY_TABLE_PARITY_STATUSr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_VFP_POLICY_TABLE_RAM_CONTROLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_VFP_POLICY_TABLE_RAM_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VFP_POLICY_TABLE_RAM_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_VFP_POLICY_TABLE_RAM_CONTROL_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_VFP_POLICY_TABLE_RAM_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_VFP_SLICE_CONTROLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VFP_SLICE_CONTROL_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_VFP_SLICE_CONTROL_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_VFP_SLICE_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VFP_SLICE_MAPr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_VFP_SLICE_MAP_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_VFP_SLICE_MAP_BCM56840_A0r,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_REG_INT_VIRT_PORT_EGRPKTUSECOSr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_REG_INT_VIRT_XQ_PARITYr,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_VLAN_CONTROLr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_VLAN_CONTROL_BCM5665_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_VLAN_CONTROL_BCM5673_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_VLAN_CONTROL_BCM5695_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VLAN_COS_MAP_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_VLAN_COS_MAP_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VLAN_COS_MAP_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VLAN_COS_MAP_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_VLAN_COS_MAP_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VLAN_COS_MAP_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VLAN_COS_MAP_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_VLAN_COS_MAP_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VLAN_COS_MAP_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_VLAN_CTRLr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_VLAN_CTRL_BCM53314_A0r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_VLAN_CTRL_BCM56504_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VLAN_CTRL_BCM56504_B0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VLAN_CTRL_BCM56800_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_VLAN_DBGCTRLr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_VLAN_DBGCTRL_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_VLAN_DBGCTRL_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_VLAN_DBGCTRL_BCM56820_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_VLAN_DEFAULTr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_VLAN_ECC_STATUSr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_VLAN_ING_PRI_CNG_MAP_DBGCTRLr,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_VLAN_MAC_AUX_HASH_CONTROLr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_VLAN_MAC_AUX_HASH_CONTROL_BCM53314_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_VLAN_MAC_DBGCTRLr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_VLAN_MAC_OR_XLATE_PARITY_CONTROLr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_VLAN_MAC_OR_XLATE_PARITY_STATUSr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VLAN_MEMORY_DBGCTRLr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_VLAN_MEMORY_DBGCTRL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VLAN_MPLS_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_VLAN_MPLS_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VLAN_MPLS_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_VLAN_MPLS_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VLAN_MPLS_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_VLAN_MPLS_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VLAN_OR_VFI_MAC_COUNT_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_VLAN_OR_VFI_MAC_COUNT_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VLAN_OR_VFI_MAC_COUNT_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_VLAN_OR_VFI_MAC_COUNT_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VLAN_OR_VFI_MAC_COUNT_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_VLAN_OR_VFI_MAC_COUNT_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VLAN_OR_VFI_MAC_LIMIT_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_VLAN_OR_VFI_MAC_LIMIT_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VLAN_OR_VFI_MAC_LIMIT_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_VLAN_OR_VFI_MAC_LIMIT_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VLAN_OR_VFI_MAC_LIMIT_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_VLAN_OR_VFI_MAC_LIMIT_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_VLAN_PARITY_CONTROLr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_VLAN_PARITY_CONTROL_BCM56224_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_VLAN_PARITY_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_VLAN_PARITY_CONTROL_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VLAN_PARITY_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_VLAN_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_VLAN_PARITY_STATUSr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_VLAN_PARITY_STATUS_BCM56224_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_VLAN_PARITY_STATUS_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_VLAN_PARITY_STATUS_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VLAN_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_VLAN_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VLAN_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_VLAN_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_VLAN_PROFILE_2_ECC_STATUSr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VLAN_PROFILE_2_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_VLAN_PROFILE_2_PARITY_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VLAN_PROFILE_2_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VLAN_PROFILE_2_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_VLAN_PROFILE_2_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VLAN_PROFILE_2_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VLAN_PROFILE_2_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_VLAN_PROFILE_2_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VLAN_PROFILE_2_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_VLAN_PROTOCOLr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_VLAN_PROTOCOL_DATAr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_VLAN_PROTOCOL_DATA_DBGCTRLr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_VLAN_PROTOCOL_DATA_DBGCTRL_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_VLAN_PROTOCOL_DATA_DBGCTRL_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VLAN_PROTOCOL_DATA_DBGCTRL_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_VLAN_PROTOCOL_DATA_DBGCTRL_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_VLAN_PROTOCOL_DATA_DBGCTRL_BCM56840_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_VLAN_PROTOCOL_DATA_PARITY_CONTROLr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_VLAN_PROTOCOL_DATA_PARITY_STATUSr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VLAN_PROT_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_VLAN_PROT_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VLAN_PROT_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_VLAN_PROT_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VLAN_PROT_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_VLAN_PROT_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VLAN_RANGE_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_VLAN_RANGE_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VLAN_RANGE_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_VLAN_RANGE_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VLAN_RANGE_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VLAN_RANGE_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_VLAN_RANGE_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VLAN_RANGE_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_VLAN_STACKING_MODEr,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_VLAN_STG_ADDR_MASKr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_VLAN_STG_DBGCTRLr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_VLAN_STG_DBGCTRL_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_VLAN_STG_DBGCTRL_BCM56624_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_VLAN_STG_DBGCTRL_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_VLAN_STG_ECC_STATUSr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VLAN_STG_PARITY_CONTROLr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_VLAN_STG_PARITY_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_VLAN_STG_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_VLAN_STG_PARITY_STATUSr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VLAN_STG_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_VLAN_STG_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VLAN_STG_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VLAN_STG_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_VLAN_STG_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VLAN_STG_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_CONFIGr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_CONFIG_BCM56224_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_CONFIG_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_CONFIG_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_CONFIG_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_CONFIG_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_CONFIG_BCM88732_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_CONTROLr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_CONTROL_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_CONTROL_BCM88732_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_DBG_DATAr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_DBG_DATA_BCM56224_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_DBG_DATA_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_DBG_DATA_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_DBG_DATA_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_DBG_DATA_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_DBG_DATA_BCM88732_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_DEBUG_DATA_VALIDr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_DEBUG_SENDr,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_S10_STATUSr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_S10_STATUS_BCM56504_B0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_S10_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_S2_STATUSr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_S2_STATUS_BCM56504_B0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_S2_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_S3_STATUSr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_S3_STATUS_BCM56504_B0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_S3_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_S5_STATUSr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_S5_STATUS_BCM56504_B0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_S5_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_S6_STATUSr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_S6_STATUS_BCM56504_B0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_S6_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_S8_STATUSr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_S8_STATUS_BCM56504_B0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_S8_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_STATUSr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_STATUS_BCM56224_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_STATUS_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_STATUS_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_STATUS_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_STATUS_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_STATUS_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_VLAN_SUBNET_CAM_BIST_STATUS_BCM88732_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_VLAN_SUBNET_CAM_CONTROLr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_VLAN_SUBNET_CAM_DBGCTRLr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_VLAN_SUBNET_CAM_DBGCTRL_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_VLAN_SUBNET_CAM_DBGCTRL_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VLAN_SUBNET_CAM_DBGCTRL_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_VLAN_SUBNET_CAM_DBGCTRL_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_VLAN_SUBNET_CAM_DBGCTRL_BCM56840_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_VLAN_SUBNET_DATA_DBGCTRLr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_VLAN_SUBNET_DATA_DBGCTRL_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_VLAN_SUBNET_DATA_DBGCTRL_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VLAN_SUBNET_DATA_DBGCTRL_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_VLAN_SUBNET_DATA_DBGCTRL_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_VLAN_SUBNET_DATA_DBGCTRL_BCM56840_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_VLAN_SUBNET_DATA_PARITY_CONTROLr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_VLAN_SUBNET_DATA_PARITY_STATUSr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VLAN_SUBNET_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_VLAN_SUBNET_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VLAN_SUBNET_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_VLAN_SUBNET_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VLAN_SUBNET_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VLAN_SUBNET_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_VLAN_SUBNET_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VLAN_SUBNET_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_VLAN_XLATE_CAM_BIST_CONFIGr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_VLAN_XLATE_CAM_BIST_CONTROLr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_VLAN_XLATE_CAM_BIST_DBG_DATAr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_VLAN_XLATE_CAM_BIST_DEBUG_DATA_VALIDr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_VLAN_XLATE_CAM_BIST_DEBUG_SENDr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_VLAN_XLATE_CAM_BIST_S10_STATUSr,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_VLAN_XLATE_CAM_BIST_S2_STATUSr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_VLAN_XLATE_CAM_BIST_S2_STATUS_BCM56504_B0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_VLAN_XLATE_CAM_BIST_S2_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_VLAN_XLATE_CAM_BIST_S3_STATUSr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_VLAN_XLATE_CAM_BIST_S3_STATUS_BCM56504_B0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_VLAN_XLATE_CAM_BIST_S3_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_VLAN_XLATE_CAM_BIST_S5_STATUSr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_VLAN_XLATE_CAM_BIST_S5_STATUS_BCM56504_B0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_VLAN_XLATE_CAM_BIST_S5_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_VLAN_XLATE_CAM_BIST_S6_STATUSr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_VLAN_XLATE_CAM_BIST_S6_STATUS_BCM56504_B0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_VLAN_XLATE_CAM_BIST_S6_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56504_A0)
    SOC_REG_INT_VLAN_XLATE_CAM_BIST_S8_STATUSr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_VLAN_XLATE_CAM_BIST_S8_STATUS_BCM56504_B0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_VLAN_XLATE_CAM_BIST_S8_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_VLAN_XLATE_CAM_BIST_STATUSr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_VLAN_XLATE_CAM_BIST_STATUS_BCM56224_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_VLAN_XLATE_CAM_BIST_STATUS_BCM56800_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_VLAN_XLATE_CAM_CONTROLr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_VLAN_XLATE_CAM_DBGCTRLr,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRLr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_1r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_2r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_3r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_0_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_0_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_0_BCM56840_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_1_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_1_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_VLAN_XLATE_DATA_DBGCTRL_1_BCM56840_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_VLAN_XLATE_DBGCTRLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_VLAN_XLATE_DEBUG_DATA_0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_VLAN_XLATE_DEBUG_DATA_1r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VLAN_XLATE_HASH_CONTROLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_VLAN_XLATE_HASH_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_VLAN_XLATE_HASH_CONTROL_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_VLAN_XLATE_HASH_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_VLAN_XLATE_HASH_CONTROL_BCM88732_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_VLAN_XLATE_PARITY_CONTROLr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_VLAN_XLATE_PARITY_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VLAN_XLATE_PARITY_CONTROL_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_VLAN_XLATE_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_VLAN_XLATE_PARITY_STATUSr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_VLAN_XLATE_PARITY_STATUS_0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_VLAN_XLATE_PARITY_STATUS_1r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_VLAN_XLATE_PARITY_STATUS_0_BCM56142_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_VLAN_XLATE_PARITY_STATUS_1_BCM56142_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VLAN_XLATE_PARITY_STATUS_INTR_0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VLAN_XLATE_PARITY_STATUS_INTR_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_VLAN_XLATE_PARITY_STATUS_INTR_0_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VLAN_XLATE_PARITY_STATUS_INTR_0_BCM56840_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_VLAN_XLATE_PARITY_STATUS_INTR_1_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VLAN_XLATE_PARITY_STATUS_INTR_1_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VLAN_XLATE_PARITY_STATUS_NACK_0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VLAN_XLATE_PARITY_STATUS_NACK_1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_VLAN_XLATE_PARITY_STATUS_NACK_0_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VLAN_XLATE_PARITY_STATUS_NACK_0_BCM56840_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_VLAN_XLATE_PARITY_STATUS_NACK_1_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VLAN_XLATE_PARITY_STATUS_NACK_1_BCM56840_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VOQFC_CNTr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VOQFC_MSG_PORT_SEL0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VOQFC_MSG_PORT_SEL1r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VOQFC_MSG_PORT_SEL2r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VOQFC_MSG_PORT_SEL3r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VOQFC_MSG_PORT_SEL4r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VOQFC_MSG_PORT_SEL5r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VOQFC_MSG_PORT_SEL6r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VOQFC_MSG_PORT_SEL7r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VOQFC_STATE_MERGE_GRP0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VOQFC_STATE_MERGE_GRP1r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VOQFC_STATE_MERGE_GRP2r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VOQFC_STATE_MERGE_GRP3r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VOQFC_STATE_MERGE_GRP4r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VOQFC_STATE_MERGE_GRP5r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VOQFC_STATE_MERGE_GRP6r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VOQFC_STATE_MERGE_GRP7r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VOQFC_STATE_PORT0_64r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VOQFC_STATE_PORT1_64r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VOQFC_STATE_PORT2_64r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VOQFC_STATE_PORT3_64r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VOQFC_STATE_PORT4_64r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VOQFC_STATE_PORT5_64r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VOQFC_STATE_PORT6_64r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VOQFC_STATE_PORT7_64r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VOQ_COS_MAP_PARITY_CONTROLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VOQ_COS_MAP_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VOQ_COS_MAP_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VOQ_WRED_AVG_QSIZEr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_VRF_MASKr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_VRF_MASK_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_VRF_MASK_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VRF_MASK_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_VRF_MASK_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VRF_MASK_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VRF_PARITY_CONTROLr,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_REG_INT_VRF_PARITY_CONTROL_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VRF_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_VRF_PARITY_STATUS_INTR_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VRF_PARITY_STATUS_INTR_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_VRF_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_VRF_PARITY_STATUS_NACK_BCM56440_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_VRF_PARITY_STATUS_NACK_BCM56840_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_VXLT_DEBUG_CONTROL_0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_VXLT_DEBUG_CONTROL_1r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_VXLT_DEBUG_EVENTr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_VXLT_DEBUG_EVENT_MASKr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_VXLT_DEBUG_STATUSr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_VXLT_DEBUG_STATUS_XLATE_0_Ar,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_VXLT_DEBUG_STATUS_XLATE_0_Br,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_VXLT_DEBUG_STATUS_XLATE_1_Ar,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_VXLT_DEBUG_STATUS_XLATE_1_Br,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_VXLT_PROTOCOL_INIT_DATA_DBGCTRLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_VXLT_RAM_CONTROL_DBGCTRLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_VXLT_SUBNET_DATA_RAM_DBGCTRLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_VXLT_SUBNET_ECC_RAM_DBGCTRLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_VXLT_XLATE_INIT_DATA_0_DBGCTRLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_VXLT_XLATE_INIT_DATA_1_DBGCTRLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_WAMUDROPCNT2BERRr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_WAMUDROPCNTAGINGr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_WAMUDROPCNTLENr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_WAMUDROPCNTLENBYTEr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_WAMUDROPCNTLRUr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_WAMUDROPCNTNOLRUr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_WAMUDROPCNTNOLRUBYTEr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_WAMUDROPCNTTHDr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_WAMUDROPCNTTHDBYTEr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_WAMUDROPCNTTYPEr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_WAMUMEMDEBUGr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_WAMUNONFRAGMCNTr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_WAMUPARITYERRADRr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_WAMUREASMBCNTr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_WAMUSTATUSr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_WAMUTBFRAGMCNTr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_WDRRCOUNTr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_WDRRCOUNT_BCM56624_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_WDRRCOUNT_BCM56634_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_WDRRCOUNT_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_WDT0_WDOGCONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_WDT0_WDOGINTCLRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_WDT0_WDOGITCRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_WDT0_WDOGITOPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_WDT0_WDOGLOADr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_WDT0_WDOGLOCKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_WDT0_WDOGMISr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_WDT0_WDOGPCELLID0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_WDT0_WDOGPCELLID1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_WDT0_WDOGPCELLID2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_WDT0_WDOGPCELLID3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_WDT0_WDOGPERIPHID0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_WDT0_WDOGPERIPHID1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_WDT0_WDOGPERIPHID2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_WDT0_WDOGPERIPHID3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_WDT0_WDOGRISr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_WDT0_WDOGVALUEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_WDT1_WDOGCONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_WDT1_WDOGINTCLRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_WDT1_WDOGITCRr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_WDT1_WDOGITOPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_WDT1_WDOGLOADr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_WDT1_WDOGLOCKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_WDT1_WDOGMISr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_WDT1_WDOGPCELLID0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_WDT1_WDOGPCELLID1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_WDT1_WDOGPCELLID2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_WDT1_WDOGPCELLID3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_WDT1_WDOGPERIPHID0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_WDT1_WDOGPERIPHID1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_WDT1_WDOGPERIPHID2r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_WDT1_WDOGPERIPHID3r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_WDT1_WDOGRISr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_WDT1_WDOGVALUEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_WDT_0_RESET_MASKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_WDT_1_RESET_MASKr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_WERRCOUNTr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_WFQCONFIGMOD0_P24r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_WFQCONFIGMOD0_P25r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_WFQCONFIGMOD0_P26r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_WFQCONFIGMOD0_P27r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_WFQCONFIGMOD0_P28r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_WFQCONFIGMOD0_P0_7r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_WFQCONFIGMOD0_P16_23r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_WFQCONFIGMOD0_P8_15r,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_REG_INT_WFQCONFIGMOD1_P24r,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_REG_INT_WFQCONFIGMOD1_P0_7r,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_REG_INT_WFQCONFIGMOD1_P16_23r,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_REG_INT_WFQCONFIGMOD1_P8_15r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_WFQCONFIG_GENERALr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_WFQCONFIG_MASKSr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_WFQMINBWCOSr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_WFQMINBWCOS_BCM56601_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_WFQWEIGHTSr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_WLAN_SVP_ECC_CONTROLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_WLAN_SVP_ECC_STATUS_INTRr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_WLAN_SVP_ECC_STATUS_NACKr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_WL_DROP_POLICYr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_WL_PORT_COUNT_CELLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_WL_PORT_COUNT_PACKETr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_WL_PORT_SHARED_COUNT_CELLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_WL_PORT_SHARED_COUNT_PACKETr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_WL_PORT_SHARED_LIMIT_CELLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_WL_PORT_SHARED_LIMIT_PACKETr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_WREDAVERAGINGTIMEr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_WREDAVERAGINGTIME_BCM56601_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_WREDAVGQSIZE_CELLr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_WREDAVGQSIZE_CELL_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_WREDAVGQSIZE_CELL_BCM88732_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_WREDAVGQSIZE_PACKETr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_WREDCNGPARAMETERCOSr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_WREDCONFIG_CELLr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_WREDCONFIG_CELL_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_WREDCONFIG_CELL_BCM88732_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_WREDCONFIG_ECCPr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_WREDCONFIG_PACKETr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_WREDFUNCTIONr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_WREDFUNCTION_BCM56601_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_WREDMEMDEBUG_AVG_QSIZEr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_WREDMEMDEBUG_CFG_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_WREDMEMDEBUG_CFG_CELL_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_WREDMEMDEBUG_CFG_CELL_BCM56820_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_WREDMEMDEBUG_CFG_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_WREDMEMDEBUG_CFG_PACKET_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_WREDMEMDEBUG_CONFIGr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_WREDMEMDEBUG_DROP_THD_UC_DEQ0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_WREDMEMDEBUG_DROP_THD_UC_DEQ1r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_WREDMEMDEBUG_DROP_THD_UC_ENQ0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_WREDMEMDEBUG_DROP_THD_UC_ENQ1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_WREDMEMDEBUG_OPN_AVG_QSIZEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_WREDMEMDEBUG_OPN_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_WREDMEMDEBUG_OPN_DROP_THD_DEQr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_WREDMEMDEBUG_OPN_DROP_THD_ENQr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_WREDMEMDEBUG_PROFILEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_WREDMEMDEBUG_QUEUE_AVG_QSIZEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_WREDMEMDEBUG_QUEUE_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_WREDMEMDEBUG_QUEUE_DROP_THD_DEQr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_WREDMEMDEBUG_QUEUE_DROP_THD_ENQr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_WREDMEMDEBUG_QUEUE_OPN_MAPr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_WREDMEMDEBUG_THD_0_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_WREDMEMDEBUG_THD_0_CELL_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_WREDMEMDEBUG_THD_0_CELL_BCM56820_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_WREDMEMDEBUG_THD_0_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_WREDMEMDEBUG_THD_0_PACKET_BCM56634_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_WREDMEMDEBUG_THD_1_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_WREDMEMDEBUG_THD_1_CELL_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_WREDMEMDEBUG_THD_1_CELL_BCM56820_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_WREDMEMDEBUG_THD_1_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_WREDMEMDEBUG_THD_1_PACKET_BCM56634_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_WREDPARAMCOSr,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_WREDPARAMETERCOSr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_WREDPARAMREDCOSr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_WREDPARAMYELCOSr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_WREDPARAM_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_WREDPARAM_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_WREDPARAM_CELL_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_WREDPARAM_END_CELLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_WREDPARAM_NONTCP_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_WREDPARAM_NONTCP_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_WREDPARAM_NONTCP_CELL_BCM56820_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_WREDPARAM_NONTCP_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_WREDPARAM_NONTCP_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_WREDPARAM_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_WREDPARAM_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_WREDPARAM_PRI0_END_CELLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_WREDPARAM_PRI0_START_CELLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_WREDPARAM_RED_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_WREDPARAM_RED_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_WREDPARAM_RED_CELL_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_WREDPARAM_RED_END_CELLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_WREDPARAM_RED_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_WREDPARAM_RED_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_WREDPARAM_RED_START_CELLr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_WREDPARAM_START_CELLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_WREDPARAM_YELLOW_CELLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_WREDPARAM_YELLOW_CELL_BCM56334_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_WREDPARAM_YELLOW_CELL_BCM56820_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_WREDPARAM_YELLOW_END_CELLr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_WREDPARAM_YELLOW_PACKETr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_WREDPARAM_YELLOW_PACKET_BCM56334_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_WREDPARAM_YELLOW_START_CELLr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_WRED_AVG_QSIZEr,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_WRED_CONFIGr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_WRED_DEBUG_ENQ_DROP_GLOBALr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_WRED_DEBUG_ENQ_DROP_PORTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_WRED_MISCCONFIGr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_WRED_PARITY_ERROR_BITMAPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_WRED_PARITY_ERROR_BITMAP_BCM56440_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_WRED_PARITY_ERROR_BITMAP_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_WRED_PARITY_ERROR_BITMAP_BCM56840_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_WRED_PARITY_ERROR_INFOr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_WRED_PARITY_ERROR_INFO_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_WRED_PARITY_ERROR_INFO_BCM56440_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_WRED_PARITY_ERROR_INFO_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_WRED_PARITY_ERROR_INFO_BCM56840_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_WRED_PARITY_ERROR_MASKr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_WRED_PARITY_ERROR_POINTERr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_WRED_THD_0_ECCPr,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_WRED_THD_1_ECCPr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_WRRWEIGHTSr,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_WRRWEIGHT_COSr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_WRRWEIGHT_COS_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_WRRWEIGHT_COS_BCM56142_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_WRRWEIGHT_COS_BCM56224_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_WRRWEIGHT_COS_BCM56514_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_XBOD_OVRFLWr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_XBOD_OVRFLW_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XBOD_OVRFLW_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XBOD_OVRFLW_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_XBOD_OVRFLW_BCM56800_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XBOD_OVRFLW_BCM88230_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XCON_CCM_DEFECT_STATUSr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_XCON_CCM_DEFECT_STATUS_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XCON_CCM_DEFECT_STATUS_BCM56440_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_XEGR_ENABLEr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XGPORT_EXTRA_XGXS_NEWCTL_REGr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XGPORT_EXTRA_XGXS_NEWSTATUS0_REGr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XGPORT_EXTRA_XGXS_NEWSTATUS1_REGr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XGPORT_EXTRA_XGXS_NEWSTATUS2_REGr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XGPORT_EXTRA_XGXS_NEWSTATUS3_REGr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56680_A0)
    SOC_REG_INT_XGPORT_MODE_REGr,
#endif
#if defined(BCM_56624_B0) || defined(BCM_56680_B0)
    SOC_REG_INT_XGPORT_MODE_REG_BCM56624_B0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XGPORT_SERDES_CTLr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XGPORT_XGXS_CTRLr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XGPORT_XGXS_NEWCTL_REGr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XGPORT_XGXS_NEWSTATUS0_REGr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XGPORT_XGXS_NEWSTATUS1_REGr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XGPORT_XGXS_NEWSTATUS2_REGr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XGPORT_XGXS_NEWSTATUS3_REGr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XGPORT_XGXS_STATr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_XHBADE2Er,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_XHOLD0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_XHOLD1r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_XHOLD2r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_XHOL_D0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_XHOL_D1r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_XHOL_D2r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_XHOL_D3r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_XHOL_D0_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XHOL_D0_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XHOL_D0_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XHOL_D0_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_XHOL_D0_BCM56800_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XHOL_D0_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XHOL_D0_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XHOL_D0_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XHOL_D0_BCM88732_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_XHOL_D1_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XHOL_D1_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XHOL_D1_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XHOL_D1_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_XHOL_D1_BCM56800_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XHOL_D1_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XHOL_D1_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XHOL_D1_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XHOL_D1_BCM88732_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_XHOL_D2_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XHOL_D2_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XHOL_D2_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XHOL_D2_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_XHOL_D2_BCM56800_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XHOL_D2_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XHOL_D2_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XHOL_D2_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XHOL_D2_BCM88732_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_XHOL_D3_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XHOL_D3_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XHOL_D3_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XHOL_D3_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_XHOL_D3_BCM56800_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XHOL_D3_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XHOL_D3_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XHOL_D3_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XHOL_D3_BCM88732_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_XHOL_MH0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_XHOL_MH1r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_XHOL_MH2r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_XHOL_MH3r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_XHOL_MH0_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XHOL_MH0_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XHOL_MH0_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XHOL_MH0_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_XHOL_MH0_BCM56800_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XHOL_MH0_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XHOL_MH0_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XHOL_MH0_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XHOL_MH0_BCM88732_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_XHOL_MH1_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XHOL_MH1_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XHOL_MH1_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XHOL_MH1_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_XHOL_MH1_BCM56800_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XHOL_MH1_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XHOL_MH1_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XHOL_MH1_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XHOL_MH1_BCM88732_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_XHOL_MH2_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XHOL_MH2_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XHOL_MH2_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XHOL_MH2_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_XHOL_MH2_BCM56800_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XHOL_MH2_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XHOL_MH2_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XHOL_MH2_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XHOL_MH2_BCM88732_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_XHOL_MH3_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XHOL_MH3_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XHOL_MH3_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XHOL_MH3_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XHOL_MH3_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XHOL_MH3_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XHOL_MH3_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XHOL_MH3_BCM88732_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XHOL_RX_MH_DATA0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XHOL_RX_MH_DATA1r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XHOL_RX_MH_DATA2r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XHOL_RX_MH_DATA3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XHOL_RX_MH_DATA0_BCM88230_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XHOL_RX_MH_DATA1_BCM88230_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XHOL_RX_MH_DATA2_BCM88230_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XHOL_RX_MH_DATA3_BCM88230_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XHOL_RX_MH_MASK0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XHOL_RX_MH_MASK1r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XHOL_RX_MH_MASK2r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XHOL_RX_MH_MASK3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XHOL_RX_MH_MASK0_BCM88230_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XHOL_RX_MH_MASK1_BCM88230_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XHOL_RX_MH_MASK2_BCM88230_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XHOL_RX_MH_MASK3_BCM88230_A0r,
#endif
#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_XHOL_RX_MODID_DATAr,
#endif
#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
    SOC_REG_INT_XHOL_RX_MODID_MODEr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XHOL_RX_PKT_DATA0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XHOL_RX_PKT_DATA1r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XHOL_RX_PKT_DATA2r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XHOL_RX_PKT_DATA3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XHOL_RX_PKT_DATA0_BCM88230_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XHOL_RX_PKT_DATA1_BCM88230_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XHOL_RX_PKT_DATA2_BCM88230_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XHOL_RX_PKT_DATA3_BCM88230_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XHOL_RX_PKT_MASK0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XHOL_RX_PKT_MASK1r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XHOL_RX_PKT_MASK2r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XHOL_RX_PKT_MASK3r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XHOL_RX_PKT_MASK0_BCM88230_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XHOL_RX_PKT_MASK1_BCM88230_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XHOL_RX_PKT_MASK2_BCM88230_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XHOL_RX_PKT_MASK3_BCM88230_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_XH_E2E_CONTROLr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_XIBP_D0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_XIBP_D1r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_XIBP_D2r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_XIBP_D3r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_XIBP_D0_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XIBP_D0_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XIBP_D0_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XIBP_D0_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_XIBP_D0_BCM56800_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XIBP_D0_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XIBP_D0_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XIBP_D0_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XIBP_D0_BCM88732_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_XIBP_D1_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XIBP_D1_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XIBP_D1_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XIBP_D1_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_XIBP_D1_BCM56800_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XIBP_D1_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XIBP_D1_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XIBP_D1_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XIBP_D1_BCM88732_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_XIBP_D2_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XIBP_D2_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XIBP_D2_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XIBP_D2_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_XIBP_D2_BCM56800_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XIBP_D2_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XIBP_D2_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XIBP_D2_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XIBP_D2_BCM88732_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_XIBP_D3_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XIBP_D3_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XIBP_D3_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XIBP_D3_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_XIBP_D3_BCM56800_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XIBP_D3_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XIBP_D3_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XIBP_D3_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XIBP_D3_BCM88732_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_XIBP_MH0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_XIBP_MH1r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_XIBP_MH2r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_XIBP_MH3r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_XIBP_MH0_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XIBP_MH0_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XIBP_MH0_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XIBP_MH0_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_XIBP_MH0_BCM56800_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XIBP_MH0_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XIBP_MH0_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XIBP_MH0_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XIBP_MH0_BCM88732_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_XIBP_MH1_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XIBP_MH1_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XIBP_MH1_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XIBP_MH1_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_XIBP_MH1_BCM56800_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XIBP_MH1_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XIBP_MH1_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XIBP_MH1_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XIBP_MH1_BCM88732_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_XIBP_MH2_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XIBP_MH2_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XIBP_MH2_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XIBP_MH2_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_XIBP_MH2_BCM56800_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XIBP_MH2_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XIBP_MH2_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XIBP_MH2_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XIBP_MH2_BCM88732_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_XIBP_MH3_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XIBP_MH3_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XIBP_MH3_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XIBP_MH3_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XIBP_MH3_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XIBP_MH3_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XIBP_MH3_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XIBP_MH3_BCM88732_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_XIMBPr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_XIMRPr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_XLBADE2Er,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XLPORT_CONFIGr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XLPORT_CONFIG_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XLPORT_CONFIG_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XLPORT_ECC_CONTROLr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XLPORT_ECC_CONTROL_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XLPORT_ECC_CONTROL_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XLPORT_EEE_DURATION_TIMER_PULSEr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XLPORT_EEE_DURATION_TIMER_PULSE_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XLPORT_EEE_DURATION_TIMER_PULSE_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XLPORT_FORCE_DOUBLE_BIT_ERRORr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XLPORT_FORCE_DOUBLE_BIT_ERROR_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XLPORT_FORCE_DOUBLE_BIT_ERROR_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XLPORT_FORCE_SINGLE_BIT_ERRORr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XLPORT_FORCE_SINGLE_BIT_ERROR_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XLPORT_FORCE_SINGLE_BIT_ERROR_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XLPORT_INTR_ENABLEr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XLPORT_INTR_ENABLE_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XLPORT_INTR_ENABLE_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XLPORT_INTR_STATUSr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XLPORT_INTR_STATUS_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XLPORT_INTR_STATUS_BCM88732_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XLPORT_LINKSTATUS_DOWNr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XLPORT_LINKSTATUS_DOWN_CLEARr,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XLPORT_MEMORY_CONTROL0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XLPORT_MEMORY_CONTROL1r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XLPORT_MEMORY_CONTROL2r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XLPORT_MEMORY_CONTROL0_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XLPORT_MEMORY_CONTROL0_BCM88732_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XLPORT_MEMORY_CONTROL1_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XLPORT_MEMORY_CONTROL1_BCM88732_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XLPORT_MEMORY_CONTROL2_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XLPORT_MEMORY_CONTROL2_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XLPORT_MIB_RESETr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XLPORT_MIB_RESET_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XLPORT_MIB_RESET_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XLPORT_MIB_RSC_MEM0_ECC_STATUSr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XLPORT_MIB_RSC_MEM0_ECC_STATUS_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XLPORT_MIB_RSC_MEM0_ECC_STATUS_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XLPORT_MIB_RSC_MEM1_ECC_STATUSr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XLPORT_MIB_RSC_MEM1_ECC_STATUS_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XLPORT_MIB_RSC_MEM1_ECC_STATUS_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XLPORT_MIB_RSC_MEM2_ECC_STATUSr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XLPORT_MIB_RSC_MEM2_ECC_STATUS_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XLPORT_MIB_RSC_MEM2_ECC_STATUS_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XLPORT_MIB_RSC_MEM3_ECC_STATUSr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XLPORT_MIB_RSC_MEM3_ECC_STATUS_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XLPORT_MIB_RSC_MEM3_ECC_STATUS_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XLPORT_MIB_RSC_MEM4_ECC_STATUSr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XLPORT_MIB_RSC_MEM4_ECC_STATUS_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XLPORT_MIB_RSC_MEM4_ECC_STATUS_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XLPORT_MIB_TSC_MEM0_ECC_STATUSr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XLPORT_MIB_TSC_MEM0_ECC_STATUS_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XLPORT_MIB_TSC_MEM0_ECC_STATUS_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XLPORT_MIB_TSC_MEM1_ECC_STATUSr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XLPORT_MIB_TSC_MEM1_ECC_STATUS_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XLPORT_MIB_TSC_MEM1_ECC_STATUS_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XLPORT_MIB_TSC_MEM2_ECC_STATUSr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XLPORT_MIB_TSC_MEM2_ECC_STATUS_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XLPORT_MIB_TSC_MEM2_ECC_STATUS_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XLPORT_MIB_TSC_MEM3_ECC_STATUSr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XLPORT_MIB_TSC_MEM3_ECC_STATUS_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XLPORT_MIB_TSC_MEM3_ECC_STATUS_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XLPORT_MODE_REGr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XLPORT_MODE_REG_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XLPORT_MODE_REG_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XLPORT_PORT_ENABLEr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XLPORT_PORT_ENABLE_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XLPORT_PORT_ENABLE_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XLPORT_TXFIFO_MEM_ECC_STATUSr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XLPORT_TXFIFO_MEM_ECC_STATUS_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XLPORT_TXFIFO_MEM_ECC_STATUS_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XLPORT_WC_UCMEM_CTRLr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XLPORT_WC_UCMEM_CTRL_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XLPORT_WC_UCMEM_CTRL_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XLPORT_XGXS0_STATUS0_REGr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XLPORT_XGXS0_STATUS0_REG_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XLPORT_XGXS0_STATUS0_REG_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XLPORT_XGXS0_STATUS1_REGr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XLPORT_XGXS0_STATUS1_REG_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XLPORT_XGXS0_STATUS1_REG_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XLPORT_XGXS1_STATUS0_REGr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XLPORT_XGXS1_STATUS0_REG_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XLPORT_XGXS1_STATUS0_REG_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XLPORT_XGXS1_STATUS1_REGr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XLPORT_XGXS1_STATUS1_REG_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XLPORT_XGXS1_STATUS1_REG_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XLPORT_XGXS2_STATUS0_REGr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XLPORT_XGXS2_STATUS0_REG_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XLPORT_XGXS2_STATUS0_REG_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XLPORT_XGXS2_STATUS1_REGr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XLPORT_XGXS2_STATUS1_REG_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XLPORT_XGXS2_STATUS1_REG_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XLPORT_XGXS3_STATUS0_REGr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XLPORT_XGXS3_STATUS0_REG_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XLPORT_XGXS3_STATUS0_REG_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XLPORT_XGXS3_STATUS1_REGr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XLPORT_XGXS3_STATUS1_REG_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XLPORT_XGXS3_STATUS1_REG_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XLPORT_XGXS_COUNTER_MODEr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XLPORT_XGXS_COUNTER_MODE_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XLPORT_XGXS_COUNTER_MODE_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XLPORT_XGXS_CTRL_REGr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XLPORT_XGXS_CTRL_REG_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XLPORT_XGXS_CTRL_REG_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XLPORT_XGXS_STATUS_GEN_REGr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XLPORT_XGXS_STATUS_GEN_REG_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XLPORT_XGXS_STATUS_GEN_REG_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XLPORT_XMAC_CONTROLr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XLPORT_XMAC_CONTROL_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XLPORT_XMAC_CONTROL_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XLP_EEE_COUNTER_MODEr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XLP_EEE_COUNTER_MODE_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XLP_EEE_COUNTER_MODE_BCM88732_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XLP_TO_MMU_BKP_STATUSr,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XLP_TXFIFO_CELL_CNTr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XLP_TXFIFO_CELL_CNT_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XLP_TXFIFO_CELL_CNT_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XLP_TXFIFO_CELL_REQ_CNTr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XLP_TXFIFO_CELL_REQ_CNT_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XLP_TXFIFO_CELL_REQ_CNT_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XLP_TXFIFO_OVRFLWr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XLP_TXFIFO_OVRFLW_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XLP_TXFIFO_OVRFLW_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XLP_TXFIFO_PKT_DROP_CTLr,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XLP_TXFIFO_PKT_DROP_CTL_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XLP_TXFIFO_PKT_DROP_CTL_BCM88732_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_XL_E2E_CONTROLr,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XMAC_CLEAR_FIFO_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XMAC_CLEAR_FIFO_STATUS_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XMAC_CLEAR_FIFO_STATUS_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XMAC_CLEAR_FIFO_STATUS_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XMAC_CLEAR_RX_LSS_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XMAC_CLEAR_RX_LSS_STATUS_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XMAC_CLEAR_RX_LSS_STATUS_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XMAC_CLEAR_RX_LSS_STATUS_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XMAC_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XMAC_CTRL_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XMAC_CTRL_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XMAC_CTRL_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XMAC_EEE_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XMAC_EEE_CTRL_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XMAC_EEE_CTRL_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XMAC_EEE_CTRL_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XMAC_EEE_TIMERSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XMAC_EEE_TIMERS_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XMAC_EEE_TIMERS_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XMAC_EEE_TIMERS_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XMAC_FIFO_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XMAC_FIFO_STATUS_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XMAC_FIFO_STATUS_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XMAC_FIFO_STATUS_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XMAC_GMII_EEE_CTRLr,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XMAC_HCFC_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XMAC_HCFC_CTRL_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XMAC_HCFC_CTRL_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XMAC_HCFC_CTRL_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XMAC_LLFC_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XMAC_LLFC_CTRL_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XMAC_LLFC_CTRL_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XMAC_LLFC_CTRL_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XMAC_MACSEC_CTRLr,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XMAC_MODEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XMAC_MODE_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XMAC_MODE_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XMAC_MODE_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XMAC_OSTS_TIMESTAMP_ADJUSTr,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XMAC_PAUSE_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XMAC_PAUSE_CTRL_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XMAC_PAUSE_CTRL_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XMAC_PAUSE_CTRL_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XMAC_PFC_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XMAC_PFC_CTRL_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XMAC_PFC_CTRL_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XMAC_PFC_CTRL_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XMAC_PFC_DAr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XMAC_PFC_DA_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XMAC_PFC_DA_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XMAC_PFC_DA_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XMAC_PFC_OPCODEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XMAC_PFC_OPCODE_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XMAC_PFC_OPCODE_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XMAC_PFC_OPCODE_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XMAC_PFC_TYPEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XMAC_PFC_TYPE_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XMAC_PFC_TYPE_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XMAC_PFC_TYPE_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XMAC_RX_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XMAC_RX_CTRL_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XMAC_RX_CTRL_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XMAC_RX_CTRL_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XMAC_RX_LLFC_MSG_FIELDSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XMAC_RX_LLFC_MSG_FIELDS_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XMAC_RX_LLFC_MSG_FIELDS_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XMAC_RX_LLFC_MSG_FIELDS_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XMAC_RX_LSS_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XMAC_RX_LSS_CTRL_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XMAC_RX_LSS_CTRL_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XMAC_RX_LSS_CTRL_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XMAC_RX_LSS_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XMAC_RX_LSS_STATUS_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XMAC_RX_LSS_STATUS_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XMAC_RX_LSS_STATUS_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XMAC_RX_MAC_SAr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XMAC_RX_MAC_SA_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XMAC_RX_MAC_SA_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XMAC_RX_MAC_SA_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XMAC_RX_MAX_SIZEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XMAC_RX_MAX_SIZE_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XMAC_RX_MAX_SIZE_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XMAC_RX_MAX_SIZE_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XMAC_RX_VLAN_TAGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XMAC_RX_VLAN_TAG_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XMAC_RX_VLAN_TAG_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XMAC_RX_VLAN_TAG_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XMAC_SPARE0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XMAC_SPARE1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XMAC_SPARE0_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XMAC_SPARE0_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XMAC_SPARE0_BCM88732_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XMAC_SPARE1_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XMAC_SPARE1_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XMAC_SPARE1_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XMAC_TX_CTRLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XMAC_TX_CTRL_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XMAC_TX_CTRL_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XMAC_TX_CTRL_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XMAC_TX_FIFO_CREDITSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XMAC_TX_FIFO_CREDITS_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XMAC_TX_FIFO_CREDITS_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XMAC_TX_FIFO_CREDITS_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XMAC_TX_LLFC_MSG_FIELDSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XMAC_TX_LLFC_MSG_FIELDS_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XMAC_TX_LLFC_MSG_FIELDS_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XMAC_TX_LLFC_MSG_FIELDS_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XMAC_TX_MAC_SAr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XMAC_TX_MAC_SA_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XMAC_TX_MAC_SA_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XMAC_TX_MAC_SA_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XMAC_TX_TIMESTAMP_FIFO_DATAr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XMAC_TX_TIMESTAMP_FIFO_DATA_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XMAC_TX_TIMESTAMP_FIFO_DATA_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XMAC_TX_TIMESTAMP_FIFO_DATA_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XMAC_TX_TIMESTAMP_FIFO_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XMAC_TX_TIMESTAMP_FIFO_STATUS_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XMAC_TX_TIMESTAMP_FIFO_STATUS_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XMAC_TX_TIMESTAMP_FIFO_STATUS_BCM88732_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XMODIDr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_XMODID_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XMODID_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XMODID_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_XMODID_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XMODID_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XMODID_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XMODID_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XMODID_BCM88732_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XMODID_DUAL_ENr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XMODID_DUAL_EN_BCM56440_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XMODID_DUAL_EN_BCM56840_B0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XMODID_DUAL_EN_BCM88732_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XMODID_ENr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_XMODID_EN_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XMODID_EN_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XMODID_EN_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_XMODID_EN_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XMODID_EN_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XMODID_EN_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XMODID_EN_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XMODID_EN_BCM88732_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_XPAUSE_CTRL_RX_DA_LSr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_XPAUSE_CTRL_RX_DA_MSr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_XPAUSE_CTRL_RX_LENGTH_TYPEr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_XPAUSE_CTRL_RX_OPCODEr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_XPAUSE_D0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_XPAUSE_D1r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_XPAUSE_D2r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_XPAUSE_D3r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_XPAUSE_D0_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPAUSE_D0_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XPAUSE_D0_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XPAUSE_D0_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_XPAUSE_D0_BCM56800_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XPAUSE_D0_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XPAUSE_D0_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XPAUSE_D0_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XPAUSE_D0_BCM88732_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_XPAUSE_D1_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPAUSE_D1_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XPAUSE_D1_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XPAUSE_D1_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_XPAUSE_D1_BCM56800_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XPAUSE_D1_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XPAUSE_D1_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XPAUSE_D1_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XPAUSE_D1_BCM88732_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_XPAUSE_D2_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPAUSE_D2_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XPAUSE_D2_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XPAUSE_D2_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_XPAUSE_D2_BCM56800_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XPAUSE_D2_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XPAUSE_D2_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XPAUSE_D2_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XPAUSE_D2_BCM88732_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_XPAUSE_D3_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPAUSE_D3_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XPAUSE_D3_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XPAUSE_D3_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_XPAUSE_D3_BCM56800_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XPAUSE_D3_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XPAUSE_D3_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XPAUSE_D3_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XPAUSE_D3_BCM88732_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_XPAUSE_MH0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_XPAUSE_MH1r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_XPAUSE_MH2r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_XPAUSE_MH3r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_XPAUSE_MH0_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPAUSE_MH0_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XPAUSE_MH0_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XPAUSE_MH0_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_XPAUSE_MH0_BCM56800_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XPAUSE_MH0_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XPAUSE_MH0_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XPAUSE_MH0_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XPAUSE_MH0_BCM88732_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_XPAUSE_MH1_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPAUSE_MH1_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XPAUSE_MH1_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XPAUSE_MH1_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_XPAUSE_MH1_BCM56800_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XPAUSE_MH1_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XPAUSE_MH1_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XPAUSE_MH1_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XPAUSE_MH1_BCM88732_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_XPAUSE_MH2_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPAUSE_MH2_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XPAUSE_MH2_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XPAUSE_MH2_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_XPAUSE_MH2_BCM56800_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XPAUSE_MH2_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XPAUSE_MH2_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XPAUSE_MH2_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XPAUSE_MH2_BCM88732_A0r,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_XPAUSE_MH3_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPAUSE_MH3_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XPAUSE_MH3_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XPAUSE_MH3_BCM56634_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XPAUSE_MH3_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XPAUSE_MH3_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XPAUSE_MH3_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XPAUSE_MH3_BCM88732_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_XPAUSE_RX_DA_LSr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_XPAUSE_RX_DA_LS_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPAUSE_RX_DA_LS_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XPAUSE_RX_DA_LS_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XPAUSE_RX_DA_LS_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_XPAUSE_RX_DA_LS_BCM56800_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XPAUSE_RX_DA_LS_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XPAUSE_RX_DA_LS_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XPAUSE_RX_DA_LS_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XPAUSE_RX_DA_LS_BCM88732_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_XPAUSE_RX_DA_MSr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_XPAUSE_RX_DA_MS_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPAUSE_RX_DA_MS_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XPAUSE_RX_DA_MS_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XPAUSE_RX_DA_MS_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_XPAUSE_RX_DA_MS_BCM56800_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XPAUSE_RX_DA_MS_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XPAUSE_RX_DA_MS_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XPAUSE_RX_DA_MS_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XPAUSE_RX_DA_MS_BCM88732_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_XPAUSE_RX_LENGTH_TYPEr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_XPAUSE_RX_LENGTH_TYPE_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPAUSE_RX_LENGTH_TYPE_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XPAUSE_RX_LENGTH_TYPE_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XPAUSE_RX_LENGTH_TYPE_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_XPAUSE_RX_LENGTH_TYPE_BCM56800_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XPAUSE_RX_LENGTH_TYPE_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XPAUSE_RX_LENGTH_TYPE_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XPAUSE_RX_LENGTH_TYPE_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XPAUSE_RX_LENGTH_TYPE_BCM88732_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_XPAUSE_RX_OPCODEr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_XPAUSE_RX_OPCODE_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPAUSE_RX_OPCODE_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XPAUSE_RX_OPCODE_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XPAUSE_RX_OPCODE_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_XPAUSE_RX_OPCODE_BCM56800_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XPAUSE_RX_OPCODE_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XPAUSE_RX_OPCODE_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XPAUSE_RX_OPCODE_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XPAUSE_RX_OPCODE_BCM88732_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_XPAUSE_TX_PKT_XOFF_VALr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_XPAUSE_TX_PKT_XOFF_VAL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPAUSE_TX_PKT_XOFF_VAL_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XPAUSE_TX_PKT_XOFF_VAL_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XPAUSE_TX_PKT_XOFF_VAL_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_XPAUSE_TX_PKT_XOFF_VAL_BCM56800_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XPAUSE_TX_PKT_XOFF_VAL_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XPAUSE_TX_PKT_XOFF_VAL_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XPAUSE_TX_PKT_XOFF_VAL_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XPAUSE_TX_PKT_XOFF_VAL_BCM88732_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_XPAUSE_WATCHDOG_INIT_VALr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_XPAUSE_WATCHDOG_INIT_VAL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPAUSE_WATCHDOG_INIT_VAL_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XPAUSE_WATCHDOG_INIT_VAL_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XPAUSE_WATCHDOG_INIT_VAL_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_XPAUSE_WATCHDOG_INIT_VAL_BCM56800_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XPAUSE_WATCHDOG_INIT_VAL_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XPAUSE_WATCHDOG_INIT_VAL_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XPAUSE_WATCHDOG_INIT_VAL_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XPAUSE_WATCHDOG_INIT_VAL_BCM88732_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_XPAUSE_WATCHDOG_THRESHr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_XPAUSE_WATCHDOG_THRESH_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPAUSE_WATCHDOG_THRESH_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XPAUSE_WATCHDOG_THRESH_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XPAUSE_WATCHDOG_THRESH_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_XPAUSE_WATCHDOG_THRESH_BCM56800_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XPAUSE_WATCHDOG_THRESH_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XPAUSE_WATCHDOG_THRESH_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XPAUSE_WATCHDOG_THRESH_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XPAUSE_WATCHDOG_THRESH_BCM88732_A0r,
#endif
#if defined(BCM_5673_A0)
    SOC_REG_INT_XPC_PARERRr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_XPC_PARERR_ADDR0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_XPC_PARERR_ADDR1r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_XPC_PARERR_ADDR2r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_XPC_PARERR_ADDR3r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_XPC_PARERR_ADDR4r,
#endif
#if defined(BCM_5673_A0)
    SOC_REG_INT_XPC_PARERR_ADDR5r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_XPC_PARERR_ADDR6r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_XPC_PARERR_ADDR7r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_XPC_PARERR_ADDR8r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_XPC_PARERR_ADDR9r,
#endif
#if defined(BCM_5674_A0)
    SOC_REG_INT_XPC_PARERR_ADDR10r,
#endif
#if defined(BCM_5674_A0)
    SOC_REG_INT_XPC_PARERR_BCM5674_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_XPC_PARITY_DIAGr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_XPC_SPARE_REG0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_XPC_SPARE_REG1r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_XPC_SPARE_REG2r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_XPC_SPARE_REG3r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_XPDISCr,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_XPORT_CONFIGr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_XPORT_CONFIG_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_XPORT_CONFIG_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPORT_CONFIG_BCM56440_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_REG_INT_XPORT_CONFIG_BCM56504_B0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XPORT_CONFIG_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
    SOC_REG_INT_XPORT_CONFIG_BCM56634_A0r,
#endif
#if defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_B0)
    SOC_REG_INT_XPORT_CONFIG_BCM56634_B0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_XPORT_CONFIG_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_XPORT_CONFIG_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XPORT_CONFIG_BCM88230_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XPORT_ECC_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPORT_ECC_CONTROL_BCM56440_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XPORT_ECC_CONTROL_BCM88230_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPORT_EEE_DURATION_TIMER_PULSEr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XPORT_FORCE_DOUBLE_BIT_ERRORr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPORT_FORCE_DOUBLE_BIT_ERROR_BCM56440_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XPORT_FORCE_DOUBLE_BIT_ERROR_BCM88230_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XPORT_FORCE_SINGLE_BIT_ERRORr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPORT_FORCE_SINGLE_BIT_ERROR_BCM56440_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XPORT_FORCE_SINGLE_BIT_ERROR_BCM88230_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XPORT_INTR_ENABLEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPORT_INTR_ENABLE_BCM56440_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XPORT_INTR_ENABLE_BCM88230_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XPORT_INTR_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPORT_INTR_STATUS_BCM56440_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XPORT_INTR_STATUS_BCM88230_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPORT_LINKSTATUS_DOWNr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPORT_LINKSTATUS_DOWN_CLEARr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XPORT_MEMORY_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPORT_MEMORY_CONTROL0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPORT_MEMORY_CONTROL1r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPORT_MEMORY_CONTROL2r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XPORT_MEMORY_CONTROL_BCM88230_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPORT_MIB_RESETr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPORT_MIB_RSC_MEM0_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPORT_MIB_RSC_MEM1_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPORT_MIB_RSC_MEM2_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPORT_MIB_RSC_MEM3_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPORT_MIB_RSC_MEM4_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPORT_MIB_TSC_MEM0_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPORT_MIB_TSC_MEM1_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPORT_MIB_TSC_MEM2_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPORT_MIB_TSC_MEM3_ECC_STATUSr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XPORT_MODE_REGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPORT_MODE_REG_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XPORT_MODE_REG_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_XPORT_MODE_REG_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XPORT_MODE_REG_BCM88230_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPORT_PORT_ENABLEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPORT_RXFIFO_MEM0_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPORT_RXFIFO_MEM1_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPORT_RXFIFO_MEM2_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPORT_RXFIFO_MEM3_ECC_STATUSr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPORT_RXFIFO_MEM4_ECC_STATUSr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XPORT_RX_FIFO_MEM_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XPORT_RX_FIFO_MEM_ECC_STATUS_BCM88230_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_XPORT_TO_MMU_BKPr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPORT_TO_MMU_BKP_BCM56440_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88732_A0)
    SOC_REG_INT_XPORT_TO_MMU_BKP_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_REG_INT_XPORT_TO_MMU_BKP_BCM56840_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XPORT_TO_MMU_BKP_HGr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_XPORT_TO_MMU_BKP_HG_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XPORT_TO_MMU_BKP_HG_BCM56634_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPORT_TXFIFO_MEM_ECC_STATUSr,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XPORT_TX_FIFO_MEM_ECC_STATUSr,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XPORT_TX_FIFO_MEM_ECC_STATUS_BCM88230_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPORT_XGXS_COUNTER_MODEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPORT_XGXS_CTRLr,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XPORT_XGXS_NEWCTL_REGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPORT_XGXS_NEWCTL_REG_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XPORT_XGXS_NEWCTL_REG_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_XPORT_XGXS_NEWCTL_REG_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XPORT_XGXS_NEWCTL_REG_BCM88230_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XPORT_XGXS_NEWSTATUS0_REGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPORT_XGXS_NEWSTATUS0_REG_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XPORT_XGXS_NEWSTATUS0_REG_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_XPORT_XGXS_NEWSTATUS0_REG_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XPORT_XGXS_NEWSTATUS0_REG_BCM88230_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XPORT_XGXS_NEWSTATUS1_REGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPORT_XGXS_NEWSTATUS1_REG_BCM56440_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XPORT_XGXS_NEWSTATUS1_REG_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_XPORT_XGXS_NEWSTATUS1_REG_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XPORT_XGXS_NEWSTATUS1_REG_BCM88230_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XPORT_XGXS_NEWSTATUS2_REGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPORT_XGXS_NEWSTATUS2_REG_BCM56440_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_XPORT_XGXS_NEWSTATUS2_REG_BCM56820_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XPORT_XGXS_NEWSTATUS3_REGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPORT_XGXS_NEWSTATUS3_REG_BCM56440_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_XPORT_XGXS_NEWSTATUS3_REG_BCM56820_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPORT_XGXS_STATUS_REGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XPORT_XMAC_CONTROLr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XP_EEE_COUNTER_MODEr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_XP_EGR_PKT_DROP_CTLr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_XP_EGR_PKT_DROP_CTL_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XP_EGR_PKT_DROP_CTL_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XP_EGR_PKT_DROP_CTL_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_XP_EGR_PKT_DROP_CTL_BCM56800_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XP_EGR_PKT_DROP_CTL_BCM88230_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XP_TXFIFO_CELL_CNTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XP_TXFIFO_CELL_REQ_CNTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XP_TXFIFO_OVRFLWr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XP_TXFIFO_PKT_DROP_CTLr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_XP_XBODE_CELL_CNTr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_XP_XBODE_CELL_CNT_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XP_XBODE_CELL_CNT_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XP_XBODE_CELL_CNT_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_XP_XBODE_CELL_CNT_BCM56800_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XP_XBODE_CELL_CNT_BCM88230_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_XP_XBODE_CELL_REQ_CNTr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_XP_XBODE_CELL_REQ_CNT_BCM56334_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XP_XBODE_CELL_REQ_CNT_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XP_XBODE_CELL_REQ_CNT_BCM56634_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    SOC_REG_INT_XP_XBODE_CELL_REQ_CNT_BCM56800_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XP_XBODE_CELL_REQ_CNT_BCM88230_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_XQCOSARBSELr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_XQCOSARBSEL_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_XQCOSARBSEL_BCM56218_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_XQCOSARBSEL_BCM56224_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_XQCOSARBSEL_BCM56514_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_XQCOSENTRIES0_3r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_XQCOSENTRIES4_7r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_XQCOSPTRr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_XQCOSPTR_BCM56142_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_XQCOSRANGE1_0r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_XQCOSRANGE3_0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_XQCOSRANGE3_2r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_XQCOSRANGE5_4r,
#endif
#if defined(BCM_5690_A0)
    SOC_REG_INT_XQCOSRANGE7_4r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_XQCOSRANGE7_6r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_REG_INT_XQEMPTYr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_XQEMPTY_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_XQEMPTY_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_XQEMPTY_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_XQEMPTY_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_XQEMPTY_BCM56504_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_XQEMPTY_BCM56601_A0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_XQEMPTY_BCM5665_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_XQFLLPARITYERRORPTRr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_XQMEMDEBUGr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_XQMEMDEBUG_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_XQMEMDEBUG_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_XQMEMDEBUG_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_XQMEMDEBUG_BCM56224_A0r,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    SOC_REG_INT_XQMEMDEBUG_BCM56314_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_XQMEMDEBUG_BCM56514_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_XQPARITYr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_XQPARITYERRORPBMr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_XQPARITYERRORPBM_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_XQPARITYERRORPBM_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_XQPARITYERRORPBM_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_XQPARITYERRORPBM_BCM56224_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_XQPARITYERRORPBM_BCM56514_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_XQPARITYERRORPBM_HIr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_REG_INT_XQPARITYERRORPTRr,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_REG_INT_XQPARITYERRORPTR_BCM53314_A0r,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_XQPARITYERRORPTR_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_XQPARITYERRORPTR_BCM56218_A0r,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_XQPARITYERRORPTR_BCM56224_A0r,
#endif
#if defined(BCM_56514_A0)
    SOC_REG_INT_XQPARITYERRORPTR_BCM56514_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XQPORT_EHG_RX_DATA_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_XQPORT_EHG_RX_DATA_PARITY_STATUS_INTR_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XQPORT_EHG_RX_DATA_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_XQPORT_EHG_RX_DATA_PARITY_STATUS_NACK_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XQPORT_EHG_RX_MASK_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_XQPORT_EHG_RX_MASK_PARITY_STATUS_INTR_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XQPORT_EHG_RX_MASK_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_XQPORT_EHG_RX_MASK_PARITY_STATUS_NACK_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XQPORT_EHG_TX_DATA_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_XQPORT_EHG_TX_DATA_PARITY_STATUS_INTR_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XQPORT_EHG_TX_DATA_PARITY_STATUS_NACKr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_XQPORT_EHG_TX_DATA_PARITY_STATUS_NACK_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XQPORT_FORCE_DOUBLE_BIT_ERRORr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_XQPORT_FORCE_DOUBLE_BIT_ERROR_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_XQPORT_FORCE_DOUBLE_BIT_ERROR_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XQPORT_FORCE_SINGLE_BIT_ERRORr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_XQPORT_FORCE_SINGLE_BIT_ERROR_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_XQPORT_FORCE_SINGLE_BIT_ERROR_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XQPORT_INTR_ENABLEr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_XQPORT_INTR_ENABLE_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_XQPORT_INTR_ENABLE_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XQPORT_INTR_STATUSr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_XQPORT_INTR_STATUS_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_XQPORT_INTR_STATUS_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XQPORT_MODE_REGr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_XQPORT_MODE_REG_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XQPORT_PARITY_CONTROLr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_XQPORT_PARITY_CONTROL_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_XQPORT_PARITY_CONTROL_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XQPORT_XGXS_NEWCTL_REGr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_XQPORT_XGXS_NEWCTL_REG_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XQPORT_XGXS_NEWSTATUS0_REGr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_XQPORT_XGXS_NEWSTATUS0_REG_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XQPORT_XGXS_NEWSTATUS1_REGr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_XQPORT_XGXS_NEWSTATUS1_REG_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XQPORT_XGXS_NEWSTATUS2_REGr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_XQPORT_XGXS_NEWSTATUS2_REG_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_XQPORT_XGXS_NEWSTATUS2_REG_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XQPORT_XGXS_NEWSTATUS3_REGr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_XQPORT_XGXS_NEWSTATUS3_REG_BCM56142_A0r,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_XQPORT_XGXS_NEWSTATUS3_REG_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XQPORT_XQBODE_TXFIFO_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_XQPORT_XQBODE_TXFIFO_PARITY_STATUS_INTR_BCM56334_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XQPORT_XQBOD_RXFIFO_PARITY_STATUS_INTRr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_XQPORT_XQBOD_RXFIFO_PARITY_STATUS_INTR_BCM56334_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0)
    SOC_REG_INT_XQREADPOINTERr,
#endif
#if defined(BCM_56142_A0)
    SOC_REG_INT_XQREADPOINTER_BCM56142_A0r,
#endif
#if defined(BCM_56218_A0)
    SOC_REG_INT_XQREADPOINTER_BCM56218_A0r,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_REG_INT_XQREADPOINTER_BCM56224_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_REG_INT_XQREADPOINTER_BCM56504_A0r,
#endif
#if defined(BCM_5695_A0)
    SOC_REG_INT_XQREADPOINTER_BCM5695_A0r,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_XQ_CTRLr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_XQ_MEM_FUSEr,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56602_A0)
    SOC_REG_INT_XQ_MISCr,
#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_REG_INT_XQ_MISC_BCM56601_B0r,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_REG_INT_XQ_PARITYr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_XRDISCr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_XRDROPr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_XRFILDRr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_XRIMDRr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_XRIPCr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_XRIPDr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_XRIPHEr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_XRITPIDr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_XRPORTDr,
#endif
#if defined(BCM_5673_A0)
    SOC_REG_INT_XRSTPIDr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_XRTPIDr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_XRUCr,
#endif
#if defined(BCM_5673_A0)
    SOC_REG_INT_XRV0r,
#endif
#if defined(BCM_5673_A0)
    SOC_REG_INT_XRV1r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_XTABRTr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_XTAGEr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_XTCEr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_XTCFIDRr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_XTHOLr,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_REG_INT_XTHOL_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XTHOL_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XTHOL_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XTHOL_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_XTHOL_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_XTHOL_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XTHOL_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XTHOL_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XTHOL_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XTHOL_BCM88732_A0r,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_XTIBPr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_XTIBP_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XTIBP_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XTIBP_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XTIBP_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_XTIBP_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_XTIBP_BCM56820_A0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XTIBP_BCM88230_A0r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_XTIMDRr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_XTIMTLDr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_XTIPr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_XTIPAGEr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_XTIPDr,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_XTIPREPr,
#endif
#if defined(BCM_5674_A0)
    SOC_REG_INT_XTMSTDRr,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56601_A0) || \
    defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_REG_INT_XTPSEr,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_REG_INT_XTPSE_BCM56334_A0r,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_XTPSE_BCM56440_A0r,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_REG_INT_XTPSE_BCM56624_A0r,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_REG_INT_XTPSE_BCM56634_A0r,
#endif
#if defined(BCM_56800_A0)
    SOC_REG_INT_XTPSE_BCM56800_A0r,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_XTPSE_BCM56820_A0r,
#endif
#if defined(BCM_56840_A0)
    SOC_REG_INT_XTPSE_BCM56840_A0r,
#endif
#if defined(BCM_56840_B0)
    SOC_REG_INT_XTPSE_BCM56840_B0r,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_REG_INT_XTPSE_BCM88230_A0r,
#endif
#if defined(BCM_88732_A0)
    SOC_REG_INT_XTPSE_BCM88732_A0r,
#endif
#if defined(BCM_5673_A0)
    SOC_REG_INT_XTSTPIDr,
#endif
#if defined(BCM_5673_A0)
    SOC_REG_INT_XTV0r,
#endif
#if defined(BCM_5673_A0)
    SOC_REG_INT_XTV1r,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_REG_INT_XTVLANr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_X_CPU_SLOT_COUNTr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_X_GPORT_CNTMAXSIZEr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_X_GPORT_CONFIGr,
#endif
#if defined(BCM_56440_A0)
    SOC_REG_INT_X_GPORT_SGNDET_EARLYCRSr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_X_TDM_ENr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_Y_CPU_SLOT_COUNTr,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_REG_INT_Y_TDM_ENr,
#endif
    NUM_SOC_REG_INT
} soc_reg_int_t;

typedef enum soc_mem_int_e {
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_AGER_EVENTm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_AGER_FLAGSm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_AGER_THRESHOLDm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_AGER_TS_0_HIm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_AGER_TS_0_LOm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_AGER_TS_1_HIm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_AGER_TS_1_LOm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_AGING_CTR_MEMm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_AGING_EXP_MEMm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_ALLOCBUFFSCNTm,
#endif
#if defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_MEM_INT_ALTERNATE_EMIRROR_BITMAPm,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_ALTERNATE_EMIRROR_BITMAP_BCM56304_B0m,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_MEM_INT_ALTERNATE_EMIRROR_BITMAP_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_ALTERNATE_EMIRROR_BITMAP_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_ALTERNATE_EMIRROR_BITMAP_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_ALTERNATE_EMIRROR_BITMAP_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_ALTERNATE_EMIRROR_BITMAP_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_ALTERNATE_EMIRROR_BITMAP_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_ALTERNATE_EMIRROR_BITMAP_BCM56685_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_ALTERNATE_EMIRROR_BITMAP_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_ALTERNATE_EMIRROR_BITMAP_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_ALTERNATE_EMIRROR_BITMAP_BCM56840_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_ARB_TDM_TABLEm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_ARB_TDM_TABLE_0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_ARB_TDM_TABLE_1m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_ARB_TDM_TABLE_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_ARB_TDM_TABLE_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_ARB_TDM_TABLE_BCM56634_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_ARB_TDM_TABLE_BCM56685_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_ARB_TDM_TABLE_BCM88732_A0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_BAA_BUCKET_0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_BAA_BUCKET_1m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_BAA_BUCKET_2m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_BAA_BUCKET_3m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_BAA_EVENTm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_BAA_LEAK_A0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_BAA_LEAK_A1m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_BAA_LEAK_A2m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_BAA_LEAK_A3m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_BAA_LEAK_B0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_BAA_LEAK_B1m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_BAA_LEAK_B2m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_BAA_LEAK_B3m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_BAA_STATE_HUNGRYm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_BAA_STATE_STARVINGm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_BCAST_BLOCK_MASKm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_BCAST_BLOCK_MASK_BCM56440_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56800_A0)
    SOC_MEM_INT_BSAFE_CMD_DATA_INm,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0) || \
    defined(BCM_56800_A0)
    SOC_MEM_INT_BSAFE_CMD_DATA_OUTm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_BUFFER_AGEm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_BUFFER_LISTm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_BURST_SIZE_PER_ESETm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_BURST_SIZE_PER_NODEm,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_C0_CELLm,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_C0_CELL_BCM56601_A0m,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_C0_CELL_BCM56602_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_C0_CPU_RQm,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_C0_CPU_RQ_BCM56602_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_C0_CPU_WQm,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_C0_CPU_WQ_BCM56602_A0m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_C0_RQm,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_C0_RQ_BCM56601_A0m,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_C0_RQ_BCM56602_A0m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_C0_WQm,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_C0_WQ_BCM56601_A0m,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_C0_WQ_BCM56602_A0m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_C1_CELLm,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_C1_CELL_BCM56601_A0m,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_C1_CELL_BCM56602_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_C1_CPU_RQm,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_C1_CPU_RQ_BCM56602_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_C1_CPU_WQm,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_C1_CPU_WQ_BCM56602_A0m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_C1_RQm,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_C1_RQ_BCM56601_A0m,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_C1_RQ_BCM56602_A0m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_C1_WQm,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_C1_WQ_BCM56601_A0m,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_C1_WQ_BCM56602_A0m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_C2_CELLm,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_C2_RQm,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_C2_WQm,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_C3_RQm,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_C3_WQm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_CALENDARm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_CALENDAR0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_CALENDAR1m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_CBLOCK_MOD_LOOKUPm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_CCP_MEMm,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_CELL_BUFm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_CELL_BUFFER0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_CELL_BUFFER1m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_CELL_BUFFER2m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_CELL_BUFFER3m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_CELL_CHK_MEMm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_CELL_DATA0_MEMm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_CELL_DATA10_MEMm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_CELL_DATA11_MEMm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_CELL_DATA12_MEMm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_CELL_DATA13_MEMm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_CELL_DATA14_MEMm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_CELL_DATA15_MEMm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_CELL_DATA1_MEMm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_CELL_DATA2_MEMm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_CELL_DATA3_MEMm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_CELL_DATA4_MEMm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_CELL_DATA5_MEMm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_CELL_DATA6_MEMm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_CELL_DATA7_MEMm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_CELL_DATA8_MEMm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_CELL_DATA9_MEMm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_CELL_HDR_MEMm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_CFAP_MEMm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_CHANNEL_MAP_TABLEm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_CHANNEL_SHAPER_TABLEm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_CHANNEL_WERR_TABLEm,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_MEM_INT_COMMAND_MEMORY_BSEm,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_MEM_INT_COMMAND_MEMORY_CSEm,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_COMMAND_MEMORY_HSEm,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_COMMAND_MEMORY_HSE_BCM56602_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_COS_MAP_SELm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_COS_MAP_SEL_BCM56440_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_CPU_COS_MAPm,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_CPU_COS_MAP_BCM56142_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_CPU_COS_MAP_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_CPU_COS_MAP_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_CPU_COS_MAP_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_CPU_COS_MAP_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_CPU_COS_MAP_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_CPU_COS_MAP_BCM56685_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_CPU_COS_MAP_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_CPU_COS_MAP_BCM56840_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_CPU_COS_MAP_DATA_ONLYm,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_CPU_COS_MAP_DATA_ONLY_BCM56142_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_CPU_COS_MAP_DATA_ONLY_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_CPU_COS_MAP_DATA_ONLY_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_CPU_COS_MAP_DATA_ONLY_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_CPU_COS_MAP_DATA_ONLY_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_CPU_COS_MAP_DATA_ONLY_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_CPU_COS_MAP_DATA_ONLY_BCM56685_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_CPU_COS_MAP_DATA_ONLY_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_CPU_COS_MAP_DATA_ONLY_BCM56840_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_CPU_COS_MAP_ONLYm,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_CPU_COS_MAP_ONLY_BCM56142_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_CPU_COS_MAP_ONLY_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_CPU_COS_MAP_ONLY_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_CPU_COS_MAP_ONLY_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_CPU_COS_MAP_ONLY_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_CPU_COS_MAP_ONLY_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_CPU_COS_MAP_ONLY_BCM56685_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_CPU_COS_MAP_ONLY_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_CPU_COS_MAP_ONLY_BCM56840_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_CPU_PBMm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_CPU_PBM_2m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_CPU_PBM_2_BCM56440_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_CPU_PBM_BCM56440_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_CPU_TS_MAPm,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_MEM_INT_CPU_TS_MAP_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_CPU_TS_MAP_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_CPU_TS_MAP_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_CPU_TS_MAP_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_CPU_TS_MAP_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_CPU_TS_MAP_BCM56685_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_CPU_TS_MAP_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_CPU_TS_MAP_BCM56840_A0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_CS_BRICK_CONFIG_TABLEm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_CS_EJECTION_MESSAGE_TABLEm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_CTR_FLEX_COUNT_0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_CTR_FLEX_COUNT_1m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_CTR_FLEX_COUNT_2m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_CTR_FLEX_COUNT_3m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_CTR_FLEX_COUNT_4m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_CTR_FLEX_COUNT_5m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_CTR_FLEX_COUNT_6m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_CTR_FLEX_COUNT_7m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_CTR_FLEX_COUNT_8m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_CTR_FLEX_COUNT_9m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_CTR_FLEX_COUNT_10m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_CTR_FLEX_COUNT_11m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_CTR_MEMm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_DC_MEMm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_DEBUG_CAPTUREm,
#endif
#if defined(BCM_5673_A0)
    SOC_MEM_INT_DEFIPm,
#endif
#if defined(BCM_5673_A0)
    SOC_MEM_INT_DEFIP_ALLm,
#endif
#if defined(BCM_5674_A0)
    SOC_MEM_INT_DEFIP_ALL_BCM5674_A0m,
#endif
#if defined(BCM_5674_A0)
    SOC_MEM_INT_DEFIP_BCM5674_A0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_DEFIP_ENTRYm,
#endif
#if defined(BCM_5690_A0)
    SOC_MEM_INT_DEFIP_HIm,
#endif
#if defined(BCM_5673_A0)
    SOC_MEM_INT_DEFIP_HITm,
#endif
#if defined(BCM_5674_A0)
    SOC_MEM_INT_DEFIP_HIT_BCM5674_A0m,
#endif
#if defined(BCM_5690_A0)
    SOC_MEM_INT_DEFIP_HIT_HIm,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_DEFIP_HIT_HI_BCM5665_A0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_DEFIP_HIT_HI_BCM5695_A0m,
#endif
#if defined(BCM_5690_A0)
    SOC_MEM_INT_DEFIP_HIT_LOm,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_DEFIP_HIT_LO_BCM5665_A0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_DEFIP_HIT_LO_BCM5695_A0m,
#endif
#if defined(BCM_5690_A0)
    SOC_MEM_INT_DEFIP_HI_ALLm,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_DEFIP_HI_ALL_BCM5665_A0m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_DEFIP_HI_BCM5665_A0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_DEFIP_HI_BCM5695_A0m,
#endif
#if defined(BCM_5690_A0)
    SOC_MEM_INT_DEFIP_LOm,
#endif
#if defined(BCM_5690_A0)
    SOC_MEM_INT_DEFIP_LO_ALLm,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_DEFIP_LO_ALL_BCM5665_A0m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_DEFIP_LO_BCM5665_A0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_DISCARD_COUNTER_TABm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_DLB_HGT_FLOWSET_PORTm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_DLB_HGT_FLOWSET_PORT_BCM56440_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_DLB_HGT_FLOWSET_PORT_Xm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_DLB_HGT_FLOWSET_PORT_Ym,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_DLB_HGT_FLOWSET_TIMESTAMPm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_DLB_HGT_FLOWSET_TIMESTAMP_BCM56440_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_DLB_HGT_FLOWSET_TIMESTAMP_PAGEm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_BCM56440_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_Xm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_DLB_HGT_FLOWSET_TIMESTAMP_PAGE_Ym,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_DLB_HGT_FLOWSET_TIMESTAMP_Xm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_DLB_HGT_FLOWSET_TIMESTAMP_Ym,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_DLB_HGT_GLB_QUANTIZE_THRESHOLDSm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_DLB_HGT_GLB_QUANTIZE_THRESHOLDS_BCM56440_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_DLB_HGT_GROUP_CONTROLm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_DLB_HGT_GROUP_CONTROL_BCM56440_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_DLB_HGT_GROUP_CONTROL_Xm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_DLB_HGT_GROUP_CONTROL_Ym,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_DLB_HGT_GROUP_MEMBERSHIPm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_DLB_HGT_GROUP_MEMBERSHIP_BCM56440_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_DLB_HGT_GROUP_STATSm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_DLB_HGT_GROUP_STATS_BCM56440_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_DLB_HGT_GROUP_STATS_Xm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_DLB_HGT_GROUP_STATS_Ym,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_DLB_HGT_LINK_CONTROLm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_DLB_HGT_LINK_CONTROL_BCM56440_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_DLB_HGT_OPTIMAL_CANDIDATEm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_DLB_HGT_OPTIMAL_CANDIDATE_BCM56440_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_DLB_HGT_OPTIMAL_CANDIDATE_BCM56840_B0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_DLB_HGT_OPTIMAL_CANDIDATE_Xm,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_DLB_HGT_OPTIMAL_CANDIDATE_X_BCM56840_B0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_DLB_HGT_OPTIMAL_CANDIDATE_Ym,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_DLB_HGT_OPTIMAL_CANDIDATE_Y_BCM56840_B0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_DLB_HGT_PORT_QUALITY_MAPPINGm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_DLB_HGT_PORT_QUALITY_MAPPING_BCM56440_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_DLB_HGT_PORT_STATEm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_DLB_HGT_PORT_STATE_BCM56440_A0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_DMT_MEMm,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_DSCPm,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_DSCP_PRIORITY_TABLEm,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_DSCP_TABLEm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_DSCP_TABLE_BCM53314_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_DSCP_TABLE_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_DSCP_TABLE_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_DSCP_TABLE_BCM56304_B0m,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_MEM_INT_DSCP_TABLE_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_DSCP_TABLE_BCM56440_A0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_MEM_INT_DSCP_TABLE_BCM56504_A0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_DSCP_TABLE_BCM56514_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_DSCP_TABLE_BCM56524_A0m,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_DSCP_TABLE_BCM56602_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_DSCP_TABLE_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_DSCP_TABLE_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_DSCP_TABLE_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_DSCP_TABLE_BCM56685_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_DSCP_TABLE_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_DSCP_TABLE_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_DSCP_TABLE_BCM56840_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_DSCP_TABLE_BCM88732_A0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_DT_MEMm,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_E2E_HOL_STATUSm,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_E2E_HOL_STATUS_1m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_E2E_HOL_STATUS_1_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_E2E_HOL_STATUS_1_BCM56524_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_E2E_HOL_STATUS_1_BCM56685_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_E2E_HOL_STATUS_1_BCM56840_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_E2E_HOL_STATUS_BCM56304_B0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_E2E_HOL_STATUS_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_E2E_HOL_STATUS_BCM56440_A0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_E2E_HOL_STATUS_BCM56504_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_E2E_HOL_STATUS_BCM56524_A0m,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_E2E_HOL_STATUS_BCM56602_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_E2E_HOL_STATUS_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_E2E_HOL_STATUS_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_E2E_HOL_STATUS_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_E2E_HOL_STATUS_BCM56685_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_E2E_HOL_STATUS_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_E2E_HOL_STATUS_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_E2E_HOL_STATUS_BCM56840_A0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_ECONTEXT_ALLOCBUFFSCNTm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_ECONTEXT_INFLIGHTBUFFCNTm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_ECONTEXT_TAIL_LLAm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_EDC_LOOKUPm,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_EFP_COUNTER_TABLEm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_EFP_COUNTER_TABLE_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EFP_COUNTER_TABLE_BCM56440_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_EFP_COUNTER_TABLE_BCM56624_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_EFP_COUNTER_TABLE_BCM56634_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_EFP_COUNTER_TABLE_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EFP_COUNTER_TABLE_BCM56840_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_EFP_COUNTER_TABLE_Xm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EFP_COUNTER_TABLE_X_BCM56840_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_EFP_COUNTER_TABLE_Ym,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EFP_COUNTER_TABLE_Y_BCM56840_A0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_EFP_METER_TABLEm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_EFP_METER_TABLE_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EFP_METER_TABLE_BCM56440_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_EFP_METER_TABLE_BCM56624_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_EFP_METER_TABLE_BCM56634_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_EFP_METER_TABLE_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EFP_METER_TABLE_BCM56840_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_EFP_METER_TABLE_Xm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EFP_METER_TABLE_X_BCM56840_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_EFP_METER_TABLE_Ym,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EFP_METER_TABLE_Y_BCM56840_A0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_EFP_POLICY_TABLEm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_EFP_POLICY_TABLE_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EFP_POLICY_TABLE_BCM56440_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_EFP_POLICY_TABLE_BCM56624_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_EFP_POLICY_TABLE_BCM56634_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_EFP_POLICY_TABLE_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EFP_POLICY_TABLE_BCM56840_A0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_EFP_TCAMm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_EFP_TCAM_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EFP_TCAM_BCM56440_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_EFP_TCAM_BCM56624_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_EFP_TCAM_BCM56634_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_EFP_TCAM_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EFP_TCAM_BCM56840_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_MEM_INT_EGRESS_ADJACENT_MACm,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_MEM_INT_EGRESS_DSCP_EXPm,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_EGRESS_IPMC_LSm,
#endif
#if defined(BCM_5673_A0)
    SOC_MEM_INT_EGRESS_IPMC_MSm,
#endif
#if defined(BCM_5674_A0)
    SOC_MEM_INT_EGRESS_IPMC_MS_BCM5674_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_MEM_INT_EGRESS_IP_TUNNELm,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_EGRESS_SPVLAN_IDm,
#endif
#if defined(BCM_5674_A0)
    SOC_MEM_INT_EGRESS_VLAN_STGm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_1588_SAm,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_EGR_COS_MAPm,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_EGR_CPU_COS_MAPm,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_MEM_INT_EGR_DSCP_ECN_MAPm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_EGR_DSCP_ECN_MAP_BCM53314_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_EGR_DSCP_ECN_MAP_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_EGR_DSCP_ECN_MAP_BCM56224_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_DSCP_ECN_MAP_BCM56440_A0m,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_MEM_INT_EGR_DSCP_ECN_MAP_BCM56624_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_EGR_DSCP_ECN_MAP_BCM56634_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_EGR_DSCP_ECN_MAP_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_EGR_DSCP_ECN_MAP_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_DSCP_ECN_MAP_BCM56840_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_EGR_DSCP_TABLEm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_EGR_DSCP_TABLE_BCM53314_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_EGR_DSCP_TABLE_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_EGR_DSCP_TABLE_BCM56224_A0m,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_MEM_INT_EGR_DSCP_TABLE_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_DSCP_TABLE_BCM56440_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_EGR_DSCP_TABLE_BCM56624_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_EGR_DSCP_TABLE_BCM56634_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_EGR_DSCP_TABLE_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_EGR_DSCP_TABLE_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_DSCP_TABLE_BCM56840_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_EGR_DVP_ATTRIBUTEm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_DVP_ATTRIBUTE_BCM56440_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_DVP_ATTRIBUTE_BCM56840_B0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_EGR_EHG_QOS_MAPPING_TABLEm,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_EGR_EINITBUF_DATA_RAM_0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_EGR_EINITBUF_DATA_RAM_1m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_EGR_EINITBUF_DATA_RAM_2m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_EGR_EINITBUF_DATA_RAM_3m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_EGR_EINITBUF_ECC_RAMm,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_EGR_EM_MTP_INDEXm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_EGR_EM_MTP_INDEX_BCM56218_A0m,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_EGR_EM_MTP_INDEX_BCM56224_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_EM_MTP_INDEX_BCM56440_A0m,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_MEM_INT_EGR_EM_MTP_INDEX_BCM56624_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_EGR_EM_MTP_INDEX_BCM56634_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_EGR_EM_MTP_INDEX_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_EGR_EM_MTP_INDEX_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_EM_MTP_INDEX_BCM56840_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_ENABLEm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_ENABLE_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_EGR_EP_REDIRECT_EM_MTP_INDEXm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_EGR_ERSPANm,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_EGR_ERSPAN_BCM56142_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_EGR_ERSPAN_BCM56634_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_EGR_ERSPAN_BCM56820_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_FLEX_CTR_COUNTER_TABLE_0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_FLEX_CTR_COUNTER_TABLE_1m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_FLEX_CTR_COUNTER_TABLE_2m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_FLEX_CTR_COUNTER_TABLE_3m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_FLEX_CTR_COUNTER_TABLE_4m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_FLEX_CTR_COUNTER_TABLE_5m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_FLEX_CTR_COUNTER_TABLE_6m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_FLEX_CTR_COUNTER_TABLE_7m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_FLEX_CTR_OFFSET_TABLE_0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_FLEX_CTR_OFFSET_TABLE_1m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_FLEX_CTR_OFFSET_TABLE_2m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_FLEX_CTR_OFFSET_TABLE_3m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_FLEX_CTR_OFFSET_TABLE_4m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_FLEX_CTR_OFFSET_TABLE_5m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_FLEX_CTR_OFFSET_TABLE_6m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_FLEX_CTR_OFFSET_TABLE_7m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_FLEX_CTR_PKT_PRI_MAPm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_FLEX_CTR_PKT_RES_MAPm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_FLEX_CTR_PORT_MAPm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_FLEX_CTR_PRI_CNG_MAPm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_FLEX_CTR_TOS_MAPm,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_EGR_FRAGMENT_ID_TABLEm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_FRAGMENT_ID_TABLE_BCM56440_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_FRAGMENT_ID_TABLE_BCM56840_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_FRAGMENT_ID_TABLE_Xm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_FRAGMENT_ID_TABLE_Ym,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_GPP_ATTRIBUTESm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_GPP_ATTRIBUTES_MODBASEm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_EGR_IL_CHANNEL_MAPm,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_EGR_IM_MTP_INDEXm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_EGR_IM_MTP_INDEX_BCM56218_A0m,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_EGR_IM_MTP_INDEX_BCM56224_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_IM_MTP_INDEX_BCM56440_A0m,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_MEM_INT_EGR_IM_MTP_INDEX_BCM56624_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_EGR_IM_MTP_INDEX_BCM56634_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_EGR_IM_MTP_INDEX_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_EGR_IM_MTP_INDEX_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_IM_MTP_INDEX_BCM56840_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_ING_PORTm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_ING_PORT_BCM56440_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_EGR_IPFIX_DSCP_XLATE_TABLEm,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_EGR_IPFIX_DSCP_XLATE_TABLE_BCM56634_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_EGR_IPFIX_EOP_BUFFERm,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_EGR_IPFIX_EOP_BUFFER_BCM56634_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_EGR_IPFIX_EXPORT_FIFOm,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_EGR_IPFIX_EXPORT_FIFO_BCM56634_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_EGR_IPFIX_IPV4_MASK_SET_Am,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_EGR_IPFIX_IPV4_MASK_SET_A_BCM56634_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_EGR_IPFIX_IPV6_MASK_SET_Am,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_EGR_IPFIX_IPV6_MASK_SET_A_BCM56634_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_EGR_IPFIX_PROFILEm,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_EGR_IPFIX_PROFILE_BCM56634_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_EGR_IPFIX_SESSION_TABLEm,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_EGR_IPFIX_SESSION_TABLE_BCM56634_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_EGR_IPMCm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_EGR_IPMC_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_IPMC_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_EGR_IPMC_BCM56634_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_EGR_IPMC_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_IPMC_BCM56840_A0m,
#endif
#if defined(BCM_56504_A0)
    SOC_MEM_INT_EGR_IP_TUNNELm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_EGR_IP_TUNNEL_BCM53314_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_EGR_IP_TUNNEL_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_EGR_IP_TUNNEL_BCM56224_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_EGR_IP_TUNNEL_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_IP_TUNNEL_BCM56440_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_MEM_INT_EGR_IP_TUNNEL_BCM56504_B0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_EGR_IP_TUNNEL_BCM56624_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_EGR_IP_TUNNEL_BCM56634_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_EGR_IP_TUNNEL_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_EGR_IP_TUNNEL_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_IP_TUNNEL_BCM56840_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_EGR_IP_TUNNEL_IPV6m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_EGR_IP_TUNNEL_IPV6_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_IP_TUNNEL_IPV6_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_EGR_IP_TUNNEL_IPV6_BCM56634_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_EGR_IP_TUNNEL_IPV6_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_IP_TUNNEL_IPV6_BCM56840_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_EGR_IP_TUNNEL_MPLSm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_EGR_IP_TUNNEL_MPLS_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_IP_TUNNEL_MPLS_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_EGR_IP_TUNNEL_MPLS_BCM56634_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_IP_TUNNEL_MPLS_BCM56840_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_EGR_L3_INTFm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_EGR_L3_INTF_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_EGR_L3_INTF_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_EGR_L3_INTF_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_EGR_L3_INTF_BCM56224_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_EGR_L3_INTF_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_L3_INTF_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_EGR_L3_INTF_BCM56624_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_EGR_L3_INTF_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_EGR_L3_INTF_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_L3_INTF_BCM56840_A0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_EGR_L3_NEXT_HOPm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_EGR_L3_NEXT_HOP_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_EGR_L3_NEXT_HOP_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_EGR_L3_NEXT_HOP_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0)
    SOC_MEM_INT_EGR_L3_NEXT_HOP_BCM56224_A0m,
#endif
#if defined(BCM_56224_B0)
    SOC_MEM_INT_EGR_L3_NEXT_HOP_BCM56224_B0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_EGR_L3_NEXT_HOP_BCM56304_B0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_EGR_L3_NEXT_HOP_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_L3_NEXT_HOP_BCM56440_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_EGR_L3_NEXT_HOP_BCM56624_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_EGR_L3_NEXT_HOP_BCM56634_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_EGR_L3_NEXT_HOP_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_EGR_L3_NEXT_HOP_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_EGR_L3_NEXT_HOP_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_L3_NEXT_HOP_BCM56840_B0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_EGR_MAC_DA_PROFILEm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_EGR_MAC_DA_PROFILE_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_EGR_MAC_DA_PROFILE_BCM56634_A0m,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_MAC_DA_PROFILE_BCM56840_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_MAP_MHm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_MAP_MH_BCM56440_A0m,
#endif
#if defined(BCM_5690_A0)
    SOC_MEM_INT_EGR_MASKm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_EGR_MASK_BCM53314_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_EGR_MASK_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_EGR_MASK_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_EGR_MASK_BCM56304_B0m,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_MEM_INT_EGR_MASK_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_MASK_BCM56440_A0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_EGR_MASK_BCM56504_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_EGR_MASK_BCM56524_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_EGR_MASK_BCM56601_A0m,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_EGR_MASK_BCM56602_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_EGR_MASK_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EGR_MASK_BCM56634_A0m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_EGR_MASK_BCM5665_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_EGR_MASK_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_EGR_MASK_BCM56685_A0m,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_EGR_MASK_BCM5673_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_EGR_MASK_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_EGR_MASK_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_MASK_BCM56840_A0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_EGR_MASK_BCM5695_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_EGR_MASK_BCM88732_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_MASK_MODBASEm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_MASK_MODBASE_BCM56440_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_MAX_USED_ENTRIESm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_MAX_USED_ENTRIES_BCM56440_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_MAX_USED_ENTRIES_Xm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_MAX_USED_ENTRIES_Ym,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_MIRROR_ENCAP_CONTROLm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_MIRROR_ENCAP_CONTROL_BCM56440_A0m,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_MIRROR_ENCAP_DATA_1m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_MIRROR_ENCAP_DATA_2m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_MMU_REQUESTSm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_MMU_REQUESTS_BCM56440_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_MMU_REQUESTS_Xm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_MMU_REQUESTS_Ym,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_EGR_MOD_MAP_TABLEm,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
    SOC_MEM_INT_EGR_MOD_MAP_TABLE_BCM56624_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_EGR_MOD_MAP_TABLE_BCM56634_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_EGR_MOD_MAP_TABLE_BCM56820_A0m,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0)
    SOC_MEM_INT_EGR_MOD_MAP_TABLE_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_MOD_MAP_TABLE_BCM56840_B0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_EGR_MPLS_EXP_MAPPING_1m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_EGR_MPLS_EXP_MAPPING_2m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_EGR_MPLS_EXP_MAPPING_1_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_MPLS_EXP_MAPPING_1_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_EGR_MPLS_EXP_MAPPING_1_BCM56634_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_MPLS_EXP_MAPPING_1_BCM56840_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_EGR_MPLS_EXP_MAPPING_2_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_MPLS_EXP_MAPPING_2_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_EGR_MPLS_EXP_MAPPING_2_BCM56634_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_MPLS_EXP_MAPPING_2_BCM56840_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_EGR_MPLS_EXP_PRI_MAPPINGm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_EGR_MPLS_EXP_PRI_MAPPING_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_EGR_MPLS_EXP_PRI_MAPPING_BCM56634_A0m,
#endif
#if defined(BCM_56440_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_MPLS_EXP_PRI_MAPPING_BCM56840_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_EGR_MPLS_PRI_MAPPINGm,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_MEM_INT_EGR_MPLS_PRI_MAPPING_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_MPLS_PRI_MAPPING_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_EGR_MPLS_PRI_MAPPING_BCM56634_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_MPLS_PRI_MAPPING_BCM56840_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_EGR_MPLS_VC_AND_SWAP_LABEL_TABLEm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_BCM56634_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_BCM56840_B0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_EGR_PERQ_XMT_COUNTERSm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_PERQ_XMT_COUNTERS_BASE_ADDRm,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_EGR_PERQ_XMT_COUNTERS_BCM56142_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_EGR_PERQ_XMT_COUNTERS_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_EGR_PERQ_XMT_COUNTERS_BCM56634_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_PERQ_XMT_COUNTERS_BCM56840_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_EGR_PERQ_XMT_COUNTERS_BCM88732_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_PERQ_XMT_COUNTERS_Xm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_PERQ_XMT_COUNTERS_Ym,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_PFC_CONTROLm,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_EGR_PORTm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_PORT_BCM56440_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_PORT_BCM56840_B0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_PORT_REQUESTSm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_PORT_REQUESTS_BCM56440_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_PORT_REQUESTS_Xm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_PORT_REQUESTS_Ym,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_EGR_PRI_CNG_MAPm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_EGR_PRI_CNG_MAP_BCM53314_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_EGR_PRI_CNG_MAP_BCM56224_A0m,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_MEM_INT_EGR_PRI_CNG_MAP_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_PRI_CNG_MAP_BCM56440_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_EGR_PRI_CNG_MAP_BCM56624_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_EGR_PRI_CNG_MAP_BCM56634_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_EGR_PRI_CNG_MAP_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_PRI_CNG_MAP_BCM56840_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_EGR_PW_INIT_COUNTERSm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_EGR_PW_INIT_COUNTERS_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_PW_INIT_COUNTERS_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_EGR_PW_INIT_COUNTERS_BCM56634_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_EGR_PW_INIT_COUNTERS_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_PW_INIT_COUNTERS_BCM56840_B0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_EGR_PW_INIT_COUNTERS_Xm,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_PW_INIT_COUNTERS_X_BCM56840_B0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_EGR_PW_INIT_COUNTERS_Ym,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_PW_INIT_COUNTERS_Y_BCM56840_B0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_QCN_CNM_CONTROL_TABLEm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_EGR_SCI_TABLEm,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_EGR_SERVICE_COUNTER_TABLEm,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_EGR_SERVICE_COUNTER_TABLE_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_SERVICE_COUNTER_TABLE_BCM56840_B0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_EGR_SERVICE_COUNTER_TABLE_Xm,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_SERVICE_COUNTER_TABLE_X_BCM56840_B0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_EGR_SERVICE_COUNTER_TABLE_Ym,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_SERVICE_COUNTER_TABLE_Y_BCM56840_B0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_EGR_TRILL_PARSE_CONTROLm,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_EGR_TRILL_PARSE_CONTROL_2m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_TRILL_PARSE_CONTROL_2_BCM56840_B0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_TRILL_PARSE_CONTROL_BCM56840_B0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_TRILL_RBRIDGE_NICKNAMESm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_TRILL_TREE_PROFILEm,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_EGR_VFIm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_VFI_BCM56440_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_EGR_VFI_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_VFI_BCM56840_B0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_EGR_VINTF_COUNTER_TABLEm,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_EGR_VINTF_COUNTER_TABLE_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_VINTF_COUNTER_TABLE_BCM56840_B0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_EGR_VINTF_COUNTER_TABLE_Xm,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_VINTF_COUNTER_TABLE_X_BCM56840_B0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_EGR_VINTF_COUNTER_TABLE_Ym,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_VINTF_COUNTER_TABLE_Y_BCM56840_B0m,
#endif
#if defined(BCM_56504_A0)
    SOC_MEM_INT_EGR_VLANm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_EGR_VLAN_BCM53314_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_EGR_VLAN_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_EGR_VLAN_BCM56224_A0m,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_MEM_INT_EGR_VLAN_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_VLAN_BCM56440_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
    SOC_MEM_INT_EGR_VLAN_BCM56504_B0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_EGR_VLAN_BCM56514_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_EGR_VLAN_BCM56624_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_EGR_VLAN_BCM56634_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_EGR_VLAN_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_EGR_VLAN_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_EGR_VLAN_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_VLAN_BCM56840_B0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_MEM_INT_EGR_VLAN_STGm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_EGR_VLAN_STG_BCM53314_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_EGR_VLAN_STG_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_EGR_VLAN_STG_BCM56224_A0m,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_MEM_INT_EGR_VLAN_STG_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_VLAN_STG_BCM56440_A0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_EGR_VLAN_STG_BCM56514_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_EGR_VLAN_STG_BCM56624_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_EGR_VLAN_STG_BCM56634_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_EGR_VLAN_STG_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_EGR_VLAN_STG_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_VLAN_STG_BCM56840_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_EGR_VLAN_TAG_ACTION_PROFILEm,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_MEM_INT_EGR_VLAN_TAG_ACTION_PROFILE_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_VLAN_TAG_ACTION_PROFILE_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_EGR_VLAN_TAG_ACTION_PROFILE_BCM56634_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_EGR_VLAN_TAG_ACTION_PROFILE_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_VLAN_TAG_ACTION_PROFILE_BCM56840_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_EGR_VLAN_Xm,
#endif
#if defined(BCM_56601_A0)
    SOC_MEM_INT_EGR_VLAN_XLATEm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_EGR_VLAN_XLATE_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_EGR_VLAN_XLATE_BCM56142_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_EGR_VLAN_XLATE_BCM56224_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_EGR_VLAN_XLATE_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EGR_VLAN_XLATE_BCM56440_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_EGR_VLAN_XLATE_BCM56504_A0m,
#endif
#if defined(BCM_56601_B0)
    SOC_MEM_INT_EGR_VLAN_XLATE_BCM56601_B0m,
#endif
#if defined(BCM_56601_C0)
    SOC_MEM_INT_EGR_VLAN_XLATE_BCM56601_C0m,
#endif
#if defined(BCM_56602_A0)
    SOC_MEM_INT_EGR_VLAN_XLATE_BCM56602_A0m,
#endif
#if defined(BCM_56602_B0)
    SOC_MEM_INT_EGR_VLAN_XLATE_BCM56602_B0m,
#endif
#if defined(BCM_56602_C0)
    SOC_MEM_INT_EGR_VLAN_XLATE_BCM56602_C0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_EGR_VLAN_XLATE_BCM56624_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_EGR_VLAN_XLATE_BCM56634_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_EGR_VLAN_XLATE_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_EGR_VLAN_XLATE_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_EGR_VLAN_XLATE_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_VLAN_XLATE_BCM56840_B0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_EGR_VLAN_XLATE_DATA_ONLYm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_EGR_VLAN_XLATE_DATA_ONLY_BCM53314_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_EGR_VLAN_XLATE_DATA_ONLY_BCM56224_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_EGR_VLAN_XLATE_DATA_ONLY_BCM56800_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_EGR_VLAN_XLATE_MASKm,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_EGR_VLAN_XLATE_ONLYm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_EGR_VLAN_XLATE_ONLY_BCM53314_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_EGR_VLAN_XLATE_ONLY_BCM56224_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_EGR_VLAN_XLATE_ONLY_BCM56800_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_EGR_VLAN_XLATE_SCRATCHm,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_EGR_VLAN_XLATE_SCRATCH_BCM56142_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_EGR_VLAN_XLATE_SCRATCH_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_EGR_VLAN_XLATE_SCRATCH_BCM56634_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_EGR_VLAN_XLATE_SCRATCH_BCM56820_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_VLAN_X_BCM56840_B0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_EGR_VLAN_Ym,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_EGR_VLAN_Y_BCM56840_B0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_EGR_WLAN_DVPm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_EG_FDM_PORT_REGSm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_EG_FD_FCTm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_EG_FD_FIFO_COUNTm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_EG_FD_FIFO_THRESHm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_EG_FD_FIFO_THRESH_OFFSET_REDm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_EG_FD_FIFO_THRESH_OFFSET_YELLOWm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_EG_FD_FIFO_THRESH_RESET_OFFSETm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_EG_FD_GMTm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_EG_FD_MDBm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_EG_FD_PER_PORT_DROP_COUNT1m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_EG_FD_PER_PORT_DROP_COUNT2m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_EG_FD_SVTm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EMIRROR_CONTROLm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EMIRROR_CONTROL1m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EMIRROR_CONTROL2m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EMIRROR_CONTROL3m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EMIRROR_CONTROL1_BCM56440_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EMIRROR_CONTROL2_BCM56440_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EMIRROR_CONTROL3_BCM56440_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EMIRROR_CONTROL_BCM56440_A0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_EM_MTP_INDEXm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_EM_MTP_INDEX_BCM56218_A0m,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_EM_MTP_INDEX_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_EM_MTP_INDEX_BCM56304_B0m,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_MEM_INT_EM_MTP_INDEX_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EM_MTP_INDEX_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_EM_MTP_INDEX_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_EM_MTP_INDEX_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EM_MTP_INDEX_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_EM_MTP_INDEX_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_EM_MTP_INDEX_BCM56685_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_EM_MTP_INDEX_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_EM_MTP_INDEX_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EM_MTP_INDEX_BCM56840_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_EPC_LINK_BMAPm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_EPC_LINK_BMAP_BCM56440_A0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_EP_CLASS_RESOLUTIONm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_EP_DEST_PORT_MAPm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_EP_HDR_PARSING_CTRLm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_EP_LENGTH_ADJ_MAPm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_EP_OI2QB_MAPm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_EP_PREDICTIVE_RANGINGm,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EP_REDIRECT_EM_MTP_INDEXm,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_EP_REDIRECT_EM_MTP_INDEX_BCM56524_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_EP_REDIRECT_EM_MTP_INDEX_BCM56685_A0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_EP_STATS_CTRLm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_ESBS_PORT_TO_PIPE_MAPPINGm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_ESEC_PKT_HEADER_CAPTURE_BUFFERm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_ESEC_SA_KEY_TABLEm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_ESEC_SA_TABLEm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_ESEC_SC_TABLEm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_ESET_TO_NODE_TYPEm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_ESET_TYPE_TABm,
#endif
#if defined(BCM_56624_A0)
    SOC_MEM_INT_ESM_RANGE_CHECKm,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_ESM_RANGE_CHECK_BCM56524_A0m,
#endif
#if defined(BCM_56624_B0)
    SOC_MEM_INT_ESM_RANGE_CHECK_BCM56624_B0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_ESM_RANGE_CHECK_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_ESM_RANGE_CHECK_BCM56680_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_ES_ARB_TDM_TABLEm,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_ET_INST_OPC_TABLEm,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_ET_INST_OPC_TABLE_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_ET_INST_OPC_TABLE_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_ET_INST_OPC_TABLE_BCM56680_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_ET_PA_XLATm,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_ET_UINST_MEMm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_EXP_TABLEm,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_EXT_ACL144_TCAMm,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_ACL144_TCAM_BCM56634_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_ACL144_TCAM_IPV4m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_ACL144_TCAM_IPV6m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_ACL144_TCAM_L2m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_ACL288_TCAMm,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_ACL288_TCAM_IPV4m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_ACL288_TCAM_L2m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_ACL360_TCAM_DATAm,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_ACL360_TCAM_DATA_IPV6_SHORTm,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_ACL360_TCAM_MASKm,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_ACL432_TCAM_DATAm,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_ACL432_TCAM_DATA_IPV6_LONGm,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_ACL432_TCAM_DATA_L2_IPV4m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_ACL432_TCAM_DATA_L2_IPV6m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_ACL432_TCAM_MASKm,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_EXT_DEFIP_DATAm,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_DEFIP_DATA_BCM56634_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_EXT_DEFIP_DATA_IPV4m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_DEFIP_DATA_IPV4_BCM56634_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_EXT_DEFIP_DATA_IPV6_64m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_EXT_DEFIP_DATA_IPV6_128m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_DEFIP_DATA_IPV6_128_BCM56634_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_DEFIP_DATA_IPV6_64_BCM56634_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_DST_HIT_BITSm,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_DST_HIT_BITS_IPV4m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_DST_HIT_BITS_IPV6_64m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_DST_HIT_BITS_IPV6_128m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_DST_HIT_BITS_L2m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_FP_CNTRm,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_FP_CNTR8m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_FP_CNTR8_ACL144_IPV4m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_FP_CNTR8_ACL144_IPV6m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_FP_CNTR8_ACL144_L2m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_FP_CNTR8_ACL288_IPV4m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_FP_CNTR8_ACL288_L2m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_FP_CNTR8_ACL360_IPV6_SHORTm,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_FP_CNTR8_ACL432_IPV6_LONGm,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_FP_CNTR8_ACL432_L2_IPV4m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_FP_CNTR8_ACL432_L2_IPV6m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_FP_CNTR_ACL144_IPV4m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_FP_CNTR_ACL144_IPV6m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_FP_CNTR_ACL144_L2m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_FP_CNTR_ACL288_IPV4m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_FP_CNTR_ACL288_L2m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_FP_CNTR_ACL360_IPV6_SHORTm,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_FP_CNTR_ACL432_IPV6_LONGm,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_FP_CNTR_ACL432_L2_IPV4m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_FP_CNTR_ACL432_L2_IPV6m,
#endif
#if defined(BCM_56624_A0)
    SOC_MEM_INT_EXT_FP_POLICYm,
#endif
#if defined(BCM_56624_A0)
    SOC_MEM_INT_EXT_FP_POLICY_ACL144_IPV4m,
#endif
#if defined(BCM_56624_A0)
    SOC_MEM_INT_EXT_FP_POLICY_ACL144_IPV6m,
#endif
#if defined(BCM_56624_B0)
    SOC_MEM_INT_EXT_FP_POLICY_ACL144_IPV4_BCM56624_B0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_FP_POLICY_ACL144_IPV4_BCM56634_A0m,
#endif
#if defined(BCM_56624_B0)
    SOC_MEM_INT_EXT_FP_POLICY_ACL144_IPV6_BCM56624_B0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_FP_POLICY_ACL144_IPV6_BCM56634_A0m,
#endif
#if defined(BCM_56624_A0)
    SOC_MEM_INT_EXT_FP_POLICY_ACL144_L2m,
#endif
#if defined(BCM_56624_B0)
    SOC_MEM_INT_EXT_FP_POLICY_ACL144_L2_BCM56624_B0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_FP_POLICY_ACL144_L2_BCM56634_A0m,
#endif
#if defined(BCM_56624_A0)
    SOC_MEM_INT_EXT_FP_POLICY_ACL288_IPV4m,
#endif
#if defined(BCM_56624_B0)
    SOC_MEM_INT_EXT_FP_POLICY_ACL288_IPV4_BCM56624_B0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_FP_POLICY_ACL288_IPV4_BCM56634_A0m,
#endif
#if defined(BCM_56624_A0)
    SOC_MEM_INT_EXT_FP_POLICY_ACL288_L2m,
#endif
#if defined(BCM_56624_B0)
    SOC_MEM_INT_EXT_FP_POLICY_ACL288_L2_BCM56624_B0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_FP_POLICY_ACL288_L2_BCM56634_A0m,
#endif
#if defined(BCM_56624_A0)
    SOC_MEM_INT_EXT_FP_POLICY_ACL360_IPV6_SHORTm,
#endif
#if defined(BCM_56624_B0)
    SOC_MEM_INT_EXT_FP_POLICY_ACL360_IPV6_SHORT_BCM56624_B0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_FP_POLICY_ACL360_IPV6_SHORT_BCM56634_A0m,
#endif
#if defined(BCM_56624_A0)
    SOC_MEM_INT_EXT_FP_POLICY_ACL432_IPV6_LONGm,
#endif
#if defined(BCM_56624_B0)
    SOC_MEM_INT_EXT_FP_POLICY_ACL432_IPV6_LONG_BCM56624_B0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_FP_POLICY_ACL432_IPV6_LONG_BCM56634_A0m,
#endif
#if defined(BCM_56624_A0)
    SOC_MEM_INT_EXT_FP_POLICY_ACL432_L2_IPV4m,
#endif
#if defined(BCM_56624_A0)
    SOC_MEM_INT_EXT_FP_POLICY_ACL432_L2_IPV6m,
#endif
#if defined(BCM_56624_B0)
    SOC_MEM_INT_EXT_FP_POLICY_ACL432_L2_IPV4_BCM56624_B0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_FP_POLICY_ACL432_L2_IPV4_BCM56634_A0m,
#endif
#if defined(BCM_56624_B0)
    SOC_MEM_INT_EXT_FP_POLICY_ACL432_L2_IPV6_BCM56624_B0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_FP_POLICY_ACL432_L2_IPV6_BCM56634_A0m,
#endif
#if defined(BCM_56624_B0)
    SOC_MEM_INT_EXT_FP_POLICY_BCM56624_B0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_FP_POLICY_BCM56634_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_EXT_IFP_ACTION_PROFILEm,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_EXT_IFP_ACTION_PROFILE_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_IFP_ACTION_PROFILE_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_EXT_IFP_ACTION_PROFILE_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_EXT_IFP_ACTION_PROFILE_BCM56685_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_EXT_IPV4_DEFIPm,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_IPV4_DEFIP_BCM56634_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_IPV4_DEFIP_TCAMm,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_EXT_IPV6_128_DEFIPm,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_IPV6_128_DEFIP_BCM56634_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_EXT_IPV6_128_DEFIP_TCAMm,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_IPV6_128_DEFIP_TCAM_BCM56634_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_EXT_IPV6_64_DEFIPm,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_IPV6_64_DEFIP_BCM56634_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_IPV6_64_DEFIP_TCAMm,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_EXT_L2_ENTRYm,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_L2_ENTRY_BCM56634_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_EXT_L2_ENTRY_DATAm,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_L2_ENTRY_DATA_BCM56634_A0m,
#endif
#if defined(BCM_56624_A0)
    SOC_MEM_INT_EXT_L2_ENTRY_TCAMm,
#endif
#if defined(BCM_56624_B0)
    SOC_MEM_INT_EXT_L2_ENTRY_TCAM_BCM56624_B0m,
#endif
#if defined(BCM_56634_A0)
    SOC_MEM_INT_EXT_L2_ENTRY_TCAM_BCM56634_A0m,
#endif
#if defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_L2_ENTRY_TCAM_BCM56634_B0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_EXT_L2_MOD_FIFOm,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_L2_MOD_FIFO_BCM56634_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_SRC_HIT_BITSm,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_SRC_HIT_BITS_IPV4m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_SRC_HIT_BITS_IPV6_64m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_SRC_HIT_BITS_IPV6_128m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_EXT_SRC_HIT_BITS_L2m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_FC_CREDITSm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_FC_HEADER_TYPEm,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_FE_IPMC_VECm,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_FE_IPMC_VLANm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_FF_FC_CONFIGm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_FF_FC_MEM_CONFIGm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_FIFO_GROUP_MAP_TABLEm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_FIFO_MAP_TABLEm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_FIFO_SHAPER_TABLE_0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_FIFO_SHAPER_TABLE_1m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_FIFO_SHAPER_TABLE_2m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_FIFO_SHAPER_TABLE_3m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_FIFO_WERR_TABLEm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_FILTERMATCHCOUNTm,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_FILTER_IMASKm,
#endif
#if defined(BCM_5665_A0)
    SOC_MEM_INT_FILTER_IRULEm,
#endif
#if defined(BCM_5650_C0)
    SOC_MEM_INT_FILTER_IRULE_BCM5650_C0m,
#endif
#if defined(BCM_5665_B0)
    SOC_MEM_INT_FILTER_IRULE_BCM5665_B0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_FLOW_CONTROL_BASE_TABLEm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_FLOW_CONTROL_MAP_TABLEm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_FLOW_CONTROL_STATE_TABLEm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_FLOW_CONTROL_TRANSLATE_TABLEm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_FLUSH_PENDINGm,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_MEM_INT_FP_COUNTER_EXTm,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_MEM_INT_FP_COUNTER_INTm,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_MEM_INT_FP_COUNTER_TABLEm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_FP_COUNTER_TABLE_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_FP_COUNTER_TABLE_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_FP_COUNTER_TABLE_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_FP_COUNTER_TABLE_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_FP_COUNTER_TABLE_BCM56304_B0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_FP_COUNTER_TABLE_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_FP_COUNTER_TABLE_BCM56440_A0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_FP_COUNTER_TABLE_BCM56514_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_FP_COUNTER_TABLE_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_FP_COUNTER_TABLE_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_FP_COUNTER_TABLE_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_FP_COUNTER_TABLE_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_FP_COUNTER_TABLE_BCM56685_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_FP_COUNTER_TABLE_BCM56800_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_FP_COUNTER_TABLE_BCM56840_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_FP_COUNTER_TABLE_BCM88732_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_FP_COUNTER_TABLE_Xm,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_FP_COUNTER_TABLE_X_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_FP_COUNTER_TABLE_X_BCM56840_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_FP_COUNTER_TABLE_Ym,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_FP_COUNTER_TABLE_Y_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_FP_COUNTER_TABLE_Y_BCM56840_A0m,
#endif
#if defined(BCM_56601_A0)
    SOC_MEM_INT_FP_EXTERNALm,
#endif
#if defined(BCM_56601_B0)
    SOC_MEM_INT_FP_EXTERNAL_BCM56601_B0m,
#endif
#if defined(BCM_56601_C0)
    SOC_MEM_INT_FP_EXTERNAL_BCM56601_C0m,
#endif
#if defined(BCM_56602_A0)
    SOC_MEM_INT_FP_EXTERNAL_BCM56602_A0m,
#endif
#if defined(BCM_56602_B0)
    SOC_MEM_INT_FP_EXTERNAL_BCM56602_B0m,
#endif
#if defined(BCM_56602_C0)
    SOC_MEM_INT_FP_EXTERNAL_BCM56602_C0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_FP_GLOBAL_MASK_TCAMm,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_FP_GLOBAL_MASK_TCAM_BCM56142_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_FP_GLOBAL_MASK_TCAM_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_FP_GLOBAL_MASK_TCAM_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_FP_GLOBAL_MASK_TCAM_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_FP_GLOBAL_MASK_TCAM_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_FP_GLOBAL_MASK_TCAM_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_FP_GLOBAL_MASK_TCAM_BCM56685_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_FP_GLOBAL_MASK_TCAM_BCM56840_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_FP_GLOBAL_MASK_TCAM_Xm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_FP_GLOBAL_MASK_TCAM_Ym,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_FP_GM_FIELDSm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_FP_GM_FIELDS_Xm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_FP_GM_FIELDS_Ym,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_MEM_INT_FP_INTERNALm,
#endif
#if defined(BCM_56504_A0)
    SOC_MEM_INT_FP_METER_TABLEm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_FP_METER_TABLE_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_FP_METER_TABLE_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_FP_METER_TABLE_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_FP_METER_TABLE_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_FP_METER_TABLE_BCM56304_B0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_FP_METER_TABLE_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_FP_METER_TABLE_BCM56440_A0m,
#endif
#if defined(BCM_56504_B0)
    SOC_MEM_INT_FP_METER_TABLE_BCM56504_B0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_FP_METER_TABLE_BCM56514_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_FP_METER_TABLE_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_FP_METER_TABLE_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_FP_METER_TABLE_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_FP_METER_TABLE_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_FP_METER_TABLE_BCM56685_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_FP_METER_TABLE_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_FP_METER_TABLE_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_FP_METER_TABLE_BCM56840_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_FP_METER_TABLE_BCM88732_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_MEM_INT_FP_METER_TABLE_EXTm,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_MEM_INT_FP_METER_TABLE_INTm,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_FP_METER_TABLE_Xm,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_FP_METER_TABLE_Ym,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_MEM_INT_FP_POLICY_EXTERNALm,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_MEM_INT_FP_POLICY_INTERNALm,
#endif
#if defined(BCM_56504_A0)
    SOC_MEM_INT_FP_POLICY_TABLEm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_FP_POLICY_TABLE_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_FP_POLICY_TABLE_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_FP_POLICY_TABLE_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0)
    SOC_MEM_INT_FP_POLICY_TABLE_BCM56224_A0m,
#endif
#if defined(BCM_56224_B0)
    SOC_MEM_INT_FP_POLICY_TABLE_BCM56224_B0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0)
    SOC_MEM_INT_FP_POLICY_TABLE_BCM56304_B0m,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    SOC_MEM_INT_FP_POLICY_TABLE_BCM56314_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_FP_POLICY_TABLE_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_FP_POLICY_TABLE_BCM56440_A0m,
#endif
#if defined(BCM_56504_B0)
    SOC_MEM_INT_FP_POLICY_TABLE_BCM56504_B0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_FP_POLICY_TABLE_BCM56514_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_FP_POLICY_TABLE_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0)
    SOC_MEM_INT_FP_POLICY_TABLE_BCM56624_A0m,
#endif
#if defined(BCM_56624_B0)
    SOC_MEM_INT_FP_POLICY_TABLE_BCM56624_B0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_FP_POLICY_TABLE_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0)
    SOC_MEM_INT_FP_POLICY_TABLE_BCM56680_A0m,
#endif
#if defined(BCM_56680_B0)
    SOC_MEM_INT_FP_POLICY_TABLE_BCM56680_B0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_FP_POLICY_TABLE_BCM56685_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_FP_POLICY_TABLE_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_FP_POLICY_TABLE_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_FP_POLICY_TABLE_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_FP_POLICY_TABLE_BCM56840_B0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_FP_POLICY_TABLE_BCM88732_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56602_A0)
    SOC_MEM_INT_FP_PORT_FIELD_SELm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_FP_PORT_FIELD_SEL_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_FP_PORT_FIELD_SEL_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_FP_PORT_FIELD_SEL_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_FP_PORT_FIELD_SEL_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_FP_PORT_FIELD_SEL_BCM56304_B0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_FP_PORT_FIELD_SEL_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_FP_PORT_FIELD_SEL_BCM56440_A0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_MEM_INT_FP_PORT_FIELD_SEL_BCM56504_A0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_FP_PORT_FIELD_SEL_BCM56514_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_FP_PORT_FIELD_SEL_BCM56524_A0m,
#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_MEM_INT_FP_PORT_FIELD_SEL_BCM56601_B0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_FP_PORT_FIELD_SEL_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_FP_PORT_FIELD_SEL_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_FP_PORT_FIELD_SEL_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_FP_PORT_FIELD_SEL_BCM56685_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_FP_PORT_FIELD_SEL_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_FP_PORT_FIELD_SEL_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_FP_PORT_FIELD_SEL_BCM56840_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_FP_PORT_FIELD_SEL_BCM88732_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_FP_PORT_METER_MAPm,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_FP_PORT_METER_MAP_BCM56142_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_FP_PORT_METER_MAP_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_FP_PORT_METER_MAP_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_FP_PORT_METER_MAP_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_FP_PORT_METER_MAP_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_FP_PORT_METER_MAP_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_FP_PORT_METER_MAP_BCM56685_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_FP_PORT_METER_MAP_BCM56840_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_MEM_INT_FP_RANGE_CHECKm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_FP_RANGE_CHECK_BCM56218_A0m,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_FP_RANGE_CHECK_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_FP_RANGE_CHECK_BCM56304_B0m,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_MEM_INT_FP_RANGE_CHECK_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_FP_RANGE_CHECK_BCM56440_A0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_FP_RANGE_CHECK_BCM56504_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_FP_RANGE_CHECK_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_FP_RANGE_CHECK_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_FP_RANGE_CHECK_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_FP_RANGE_CHECK_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_FP_RANGE_CHECK_BCM56685_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_FP_RANGE_CHECK_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_FP_RANGE_CHECK_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_FP_RANGE_CHECK_BCM56840_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_FP_RANGE_CHECK_BCM88732_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_FP_SC_BCAST_METER_TABLEm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_FP_SC_BCAST_METER_TABLE_BCM53314_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_FP_SC_BCAST_METER_TABLE_BCM56224_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_FP_SC_DLF_METER_TABLEm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_FP_SC_DLF_METER_TABLE_BCM53314_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_FP_SC_DLF_METER_TABLE_BCM56224_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_FP_SC_MCAST_METER_TABLEm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_FP_SC_MCAST_METER_TABLE_BCM53314_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_FP_SC_MCAST_METER_TABLE_BCM56224_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_FP_SC_METER_TABLEm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_FP_SC_METER_TABLE_BCM53314_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_FP_SC_METER_TABLE_BCM56224_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_FP_SLICE_ENTRY_PORT_SELm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_FP_SLICE_ENTRY_PORT_SEL_BCM53314_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_FP_SLICE_ENTRY_PORT_SEL_BCM56224_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_FP_SLICE_KEY_CONTROLm,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_FP_SLICE_KEY_CONTROL_BCM56142_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_FP_SLICE_KEY_CONTROL_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_FP_SLICE_KEY_CONTROL_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_FP_SLICE_KEY_CONTROL_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_FP_SLICE_KEY_CONTROL_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_FP_SLICE_KEY_CONTROL_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_FP_SLICE_KEY_CONTROL_BCM56685_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_FP_SLICE_KEY_CONTROL_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_FP_SLICE_KEY_CONTROL_BCM56840_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_FP_SLICE_KEY_CONTROL_BCM88732_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_FP_SLICE_MAPm,
#endif
#if defined(BCM_53314_A0)
    SOC_MEM_INT_FP_SLICE_MAP_BCM53314_A0m,
#endif
#if defined(BCM_53324_A0)
    SOC_MEM_INT_FP_SLICE_MAP_BCM53324_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_FP_SLICE_MAP_BCM56142_A0m,
#endif
#if defined(BCM_56224_A0)
    SOC_MEM_INT_FP_SLICE_MAP_BCM56224_A0m,
#endif
#if defined(BCM_56224_B0)
    SOC_MEM_INT_FP_SLICE_MAP_BCM56224_B0m,
#endif
#if defined(BCM_56334_A0)
    SOC_MEM_INT_FP_SLICE_MAP_BCM56334_A0m,
#endif
#if defined(BCM_56334_B0)
    SOC_MEM_INT_FP_SLICE_MAP_BCM56334_B0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_FP_SLICE_MAP_BCM56440_A0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_FP_SLICE_MAP_BCM56514_A0m,
#endif
#if defined(BCM_56524_A0)
    SOC_MEM_INT_FP_SLICE_MAP_BCM56524_A0m,
#endif
#if defined(BCM_56524_B0)
    SOC_MEM_INT_FP_SLICE_MAP_BCM56524_B0m,
#endif
#if defined(BCM_56624_A0)
    SOC_MEM_INT_FP_SLICE_MAP_BCM56624_A0m,
#endif
#if defined(BCM_56624_B0)
    SOC_MEM_INT_FP_SLICE_MAP_BCM56624_B0m,
#endif
#if defined(BCM_56634_A0)
    SOC_MEM_INT_FP_SLICE_MAP_BCM56634_A0m,
#endif
#if defined(BCM_56634_B0)
    SOC_MEM_INT_FP_SLICE_MAP_BCM56634_B0m,
#endif
#if defined(BCM_56680_A0)
    SOC_MEM_INT_FP_SLICE_MAP_BCM56680_A0m,
#endif
#if defined(BCM_56680_B0)
    SOC_MEM_INT_FP_SLICE_MAP_BCM56680_B0m,
#endif
#if defined(BCM_56685_A0)
    SOC_MEM_INT_FP_SLICE_MAP_BCM56685_A0m,
#endif
#if defined(BCM_56685_B0)
    SOC_MEM_INT_FP_SLICE_MAP_BCM56685_B0m,
#endif
#if defined(BCM_56725_A0)
    SOC_MEM_INT_FP_SLICE_MAP_BCM56725_A0m,
#endif
#if defined(BCM_56820_A0)
    SOC_MEM_INT_FP_SLICE_MAP_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_FP_SLICE_MAP_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_FP_SLICE_MAP_BCM56840_B0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_FP_SLICE_MAP_BCM88732_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_FP_STORM_CONTROL_METERSm,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_MEM_INT_FP_STORM_CONTROL_METERS_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_FP_STORM_CONTROL_METERS_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_FP_STORM_CONTROL_METERS_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_FP_STORM_CONTROL_METERS_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_FP_STORM_CONTROL_METERS_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_FP_STORM_CONTROL_METERS_BCM56685_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_FP_STORM_CONTROL_METERS_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_FP_STORM_CONTROL_METERS_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_FP_STORM_CONTROL_METERS_BCM56840_B0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_FP_STORM_CONTROL_METERS_BCM88732_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_FP_STORM_CONTROL_METERS_Xm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_FP_STORM_CONTROL_METERS_Ym,
#endif
#if defined(BCM_56504_A0)
    SOC_MEM_INT_FP_TCAMm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_FP_TCAM_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_FP_TCAM_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_FP_TCAM_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0)
    SOC_MEM_INT_FP_TCAM_BCM56224_A0m,
#endif
#if defined(BCM_56224_B0)
    SOC_MEM_INT_FP_TCAM_BCM56224_B0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0)
    SOC_MEM_INT_FP_TCAM_BCM56304_B0m,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    SOC_MEM_INT_FP_TCAM_BCM56314_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_FP_TCAM_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_FP_TCAM_BCM56440_A0m,
#endif
#if defined(BCM_56504_B0)
    SOC_MEM_INT_FP_TCAM_BCM56504_B0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_FP_TCAM_BCM56514_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_FP_TCAM_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_FP_TCAM_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_FP_TCAM_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_FP_TCAM_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_FP_TCAM_BCM56685_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_FP_TCAM_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_FP_TCAM_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_FP_TCAM_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_FP_TCAM_BCM56840_B0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_FP_TCAM_BCM88732_A0m,
#endif
#if defined(BCM_56601_A0)
    SOC_MEM_INT_FP_TCAM_EXTERNALm,
#endif
#if defined(BCM_56601_B0)
    SOC_MEM_INT_FP_TCAM_EXTERNAL_BCM56601_B0m,
#endif
#if defined(BCM_56601_C0)
    SOC_MEM_INT_FP_TCAM_EXTERNAL_BCM56601_C0m,
#endif
#if defined(BCM_56602_A0)
    SOC_MEM_INT_FP_TCAM_EXTERNAL_BCM56602_A0m,
#endif
#if defined(BCM_56602_B0)
    SOC_MEM_INT_FP_TCAM_EXTERNAL_BCM56602_B0m,
#endif
#if defined(BCM_56602_C0)
    SOC_MEM_INT_FP_TCAM_EXTERNAL_BCM56602_C0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_MEM_INT_FP_TCAM_INTERNALm,
#endif
#if defined(BCM_56504_A0)
    SOC_MEM_INT_FP_TCAM_PLUS_POLICYm,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0)
    SOC_MEM_INT_FP_TCAM_PLUS_POLICY_BCM56304_B0m,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    SOC_MEM_INT_FP_TCAM_PLUS_POLICY_BCM56314_A0m,
#endif
#if defined(BCM_56504_B0)
    SOC_MEM_INT_FP_TCAM_PLUS_POLICY_BCM56504_B0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_FP_TCAM_PLUS_POLICY_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_FP_TCAM_Xm,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_FP_TCAM_Ym,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_MEM_INT_FP_TCP_UDP_PORT_RANGEm,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_MEM_INT_FP_UDF_OFFSETm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_FP_UDF_OFFSET_BCM56218_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_FP_UDF_OFFSET_BCM56304_B0m,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_MEM_INT_FP_UDF_OFFSET_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_FP_UDF_OFFSET_BCM56440_A0m,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_FP_UDF_OFFSET_BCM56514_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_FP_UDF_OFFSET_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_FP_UDF_OFFSET_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_FP_UDF_OFFSET_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_FP_UDF_OFFSET_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_FP_UDF_OFFSET_BCM56685_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_FP_UDF_OFFSET_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_FP_UDF_OFFSET_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_FP_UDF_OFFSET_BCM56840_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_FP_UDF_TCAMm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_FP_UDF_TCAM_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_FP_UDF_TCAM_BCM56524_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_FP_UDF_TCAM_BCM56685_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_FP_UDF_TCAM_BCM56840_A0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_FRAME_PARSINGm,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_GE_IPMC_VECm,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_GE_IPMC_VLANm,
#endif
#if defined(BCM_5690_A0)
    SOC_MEM_INT_GFILTER_FFPCOUNTERSm,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_GFILTER_FFPCOUNTERS_BCM5665_A0m,
#endif
#if defined(BCM_5690_A0)
    SOC_MEM_INT_GFILTER_FFPPACKETCOUNTERSm,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_GFILTER_FFP_IN_PROFILE_COUNTERSm,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_GFILTER_FFP_OUT_PROFILE_COUNTERSm,
#endif
#if defined(BCM_5690_A0)
    SOC_MEM_INT_GFILTER_IMASKm,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_GFILTER_IMASK_BCM5665_A0m,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_GFILTER_IMASK_BCM5673_A0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_GFILTER_IMASK_BCM5695_A0m,
#endif
#if defined(BCM_5690_A0)
    SOC_MEM_INT_GFILTER_IRULEm,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_GFILTER_IRULELOOKUPm,
#endif
#if defined(BCM_5650_C0)
    SOC_MEM_INT_GFILTER_IRULE_BCM5650_C0m,
#endif
#if defined(BCM_5665_A0)
    SOC_MEM_INT_GFILTER_IRULE_BCM5665_A0m,
#endif
#if defined(BCM_5665_B0)
    SOC_MEM_INT_GFILTER_IRULE_BCM5665_B0m,
#endif
#if defined(BCM_5673_A0)
    SOC_MEM_INT_GFILTER_IRULE_BCM5673_A0m,
#endif
#if defined(BCM_5674_A0)
    SOC_MEM_INT_GFILTER_IRULE_BCM5674_A0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_GFILTER_IRULE_BCM5695_A0m,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_GFILTER_IRULE_TEST0m,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_GFILTER_IRULE_TEST1m,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_GFILTER_IRULE_TEST2m,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_GFILTER_IRULE_TEST3m,
#endif
#if defined(BCM_5690_A0)
    SOC_MEM_INT_GFILTER_METERINGm,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_GFILTER_METERING_BCM5665_A0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_GFILTER_METERING_BCM5695_A0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_GLOBAL_STATSm,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_GPORT_EHG_RX_TUNNEL_DATAm,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_GPORT_EHG_RX_TUNNEL_DATA_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_GPORT_EHG_RX_TUNNEL_MASKm,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_GPORT_EHG_RX_TUNNEL_MASK_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_GPORT_EHG_TX_TUNNEL_DATAm,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_GPORT_EHG_TX_TUNNEL_DATA_BCM56524_A0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_GROUP_MAX_SHAPER_TABLEm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_GROUP_MEMBER_TABLEm,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5673_A0) || \
    defined(BCM_5690_A0)
    SOC_MEM_INT_HASHINPUTm,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_B0) || \
    defined(BCM_5674_A0) || defined(BCM_5695_A0)
    SOC_MEM_INT_HASHINPUT_BCM5674_A0m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5690_A0)
    SOC_MEM_INT_HASH_TRAP_INFOm,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_HASH_TRAP_INFO_BCM5673_A0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_HASH_TRAP_INFO_BCM5695_A0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_HEAD_LLAm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_HGT_DLB_CONTROLm,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_HG_PORT_TABLEm,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_HG_PORT_TABLE_BCM56602_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_HG_TRUNK_BITMAPm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_HG_TRUNK_BITMAP_BCM56440_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_HG_TRUNK_FAILOVER_ENABLEm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_HG_TRUNK_FAILOVER_ENABLE_BCM56440_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_HG_TRUNK_FAILOVER_SETm,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_HG_TRUNK_FAILOVER_SET_BCM56142_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_HG_TRUNK_FAILOVER_SET_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_HG_TRUNK_FAILOVER_SET_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_HG_TRUNK_FAILOVER_SET_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_HG_TRUNK_FAILOVER_SET_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_HG_TRUNK_FAILOVER_SET_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_HG_TRUNK_FAILOVER_SET_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_HG_TRUNK_FAILOVER_SET_BCM56685_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_HG_TRUNK_FAILOVER_SET_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_HG_TRUNK_FAILOVER_SET_BCM56840_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_HG_TRUNK_GROUPm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_HG_TRUNK_GROUP_BCM56440_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_HG_TRUNK_MEMBERm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_HG_TRUNK_MEMBER_BCM56440_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_HIGIG_TRUNK_CONTROLm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_HIGIG_TRUNK_CONTROL_BCM56440_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_IARB_MAIN_TDMm,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_IARB_TDM_TABLEm,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_IARB_TDM_TABLE_BCM56142_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_IARB_TDM_TABLE_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_IARB_TDM_TABLE_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_IARB_TDM_TABLE_BCM56524_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_IARB_TDM_TABLE_BCM56685_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_ICONTROL_OPCODE_BITMAPm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_ICONTROL_OPCODE_BITMAP_BCM56440_A0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_IDP0_DFIFO_0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_IDP0_DFIFO_1m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_IDP0_EREQFIFOm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_IDP0_ERESPFIFOm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_IDP1_DFIFO_0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_IDP1_DFIFO_1m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_IDP1_EREQFIFOm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_IDP1_ERESPFIFOm,
#endif
#if defined(BCM_56601_B0) || defined(BCM_56601_C0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_MEM_INT_IFP_PORT_FIELD_SELm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_IFP_PORT_FIELD_SEL_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_IFP_PORT_FIELD_SEL_BCM56142_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_IFP_PORT_FIELD_SEL_BCM56224_A0m,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    SOC_MEM_INT_IFP_PORT_FIELD_SEL_BCM56314_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_IFP_PORT_FIELD_SEL_BCM56334_A0m,
#endif
#if defined(BCM_56504_B0)
    SOC_MEM_INT_IFP_PORT_FIELD_SEL_BCM56504_B0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_IFP_PORT_FIELD_SEL_BCM56514_A0m,
#endif
#if defined(BCM_56624_B0)
    SOC_MEM_INT_IFP_PORT_FIELD_SEL_BCM56624_B0m,
#endif
#if defined(BCM_56680_B0)
    SOC_MEM_INT_IFP_PORT_FIELD_SEL_BCM56680_B0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_IFP_REDIRECTION_PROFILEm,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_IFP_REDIRECTION_PROFILE_BCM56142_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_IFP_REDIRECTION_PROFILE_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_IFP_REDIRECTION_PROFILE_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_IFP_REDIRECTION_PROFILE_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_IFP_REDIRECTION_PROFILE_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_IFP_REDIRECTION_PROFILE_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_IFP_REDIRECTION_PROFILE_BCM56685_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_IFP_REDIRECTION_PROFILE_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_IFP_REDIRECTION_PROFILE_BCM56840_A0m,
#endif
#if defined(BCM_56601_C0) || defined(BCM_56602_C0)
    SOC_MEM_INT_IGR_VLAN_RANGE_TBLm,
#endif
#if defined(BCM_56601_A0)
    SOC_MEM_INT_IGR_VLAN_XLATEm,
#endif
#if defined(BCM_56601_B0)
    SOC_MEM_INT_IGR_VLAN_XLATE_BCM56601_B0m,
#endif
#if defined(BCM_56601_C0)
    SOC_MEM_INT_IGR_VLAN_XLATE_BCM56601_C0m,
#endif
#if defined(BCM_56602_A0)
    SOC_MEM_INT_IGR_VLAN_XLATE_BCM56602_A0m,
#endif
#if defined(BCM_56602_B0)
    SOC_MEM_INT_IGR_VLAN_XLATE_BCM56602_B0m,
#endif
#if defined(BCM_56602_C0)
    SOC_MEM_INT_IGR_VLAN_XLATE_BCM56602_C0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_IL_CHANNEL_REMAP0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_IL_CHANNEL_REMAP1m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_IL_STAT_MEM_0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_IL_STAT_MEM_1m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_IL_STAT_MEM_2m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_IL_STAT_MEM_3m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_IL_STAT_MEM_4m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_IMIRROR_BITMAPm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_IMIRROR_BITMAP_BCM56440_A0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_IM_MTP_INDEXm,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_IM_MTP_INDEX_BCM56218_A0m,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_IM_MTP_INDEX_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_IM_MTP_INDEX_BCM56304_B0m,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_MEM_INT_IM_MTP_INDEX_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_IM_MTP_INDEX_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_IM_MTP_INDEX_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_IM_MTP_INDEX_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_IM_MTP_INDEX_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_IM_MTP_INDEX_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_IM_MTP_INDEX_BCM56685_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_IM_MTP_INDEX_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_IM_MTP_INDEX_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_IM_MTP_INDEX_BCM56840_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_INCTRLBCASTPKTSm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_INCTRLBYTm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_INCTRLDISCPKTSm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_INCTRLERRPKTSm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_INCTRLMCASTPKTSm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_INCTRLUCASTPKTSm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_ING_1588_TS_DISPOSITION_PROFILE_TABLEm,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_ING_DVP_2_TABLEm,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_ING_DVP_2_TABLE_BCM56840_B0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_ING_DVP_TABLEm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_ING_DVP_TABLE_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_ING_DVP_TABLE_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_ING_DVP_TABLE_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_ING_DVP_TABLE_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_ING_DVP_TABLE_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_ING_DVP_TABLE_BCM56685_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_ING_DVP_TABLE_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_ING_DVP_TABLE_BCM56840_B0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_ING_EGRMSKBMAPm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_ING_EGRMSKBMAP_BCM56440_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_ING_EN_EFILTER_BITMAPm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_ING_EN_EFILTER_BITMAP_BCM56440_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_ING_FLEX_CTR_COUNTER_TABLE_0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_ING_FLEX_CTR_COUNTER_TABLE_1m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_ING_FLEX_CTR_COUNTER_TABLE_2m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_ING_FLEX_CTR_COUNTER_TABLE_3m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_ING_FLEX_CTR_COUNTER_TABLE_4m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_ING_FLEX_CTR_COUNTER_TABLE_5m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_ING_FLEX_CTR_COUNTER_TABLE_6m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_ING_FLEX_CTR_COUNTER_TABLE_7m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_ING_FLEX_CTR_OFFSET_TABLE_0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_ING_FLEX_CTR_OFFSET_TABLE_1m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_ING_FLEX_CTR_OFFSET_TABLE_2m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_ING_FLEX_CTR_OFFSET_TABLE_3m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_ING_FLEX_CTR_OFFSET_TABLE_4m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_ING_FLEX_CTR_OFFSET_TABLE_5m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_ING_FLEX_CTR_OFFSET_TABLE_6m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_ING_FLEX_CTR_OFFSET_TABLE_7m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_ING_FLEX_CTR_PKT_PRI_MAPm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_ING_FLEX_CTR_PKT_RES_MAPm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_ING_FLEX_CTR_PORT_MAPm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_ING_FLEX_CTR_PRI_CNG_MAPm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_ING_FLEX_CTR_TOS_MAPm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_ING_HIGIG_TRUNK_OVERRIDE_PROFILEm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_ING_HIGIG_TRUNK_OVERRIDE_PROFILE_BCM56440_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_ING_IPFIX_DSCP_XLATE_TABLEm,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_ING_IPFIX_DSCP_XLATE_TABLE_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_ING_IPFIX_DSCP_XLATE_TABLE_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_ING_IPFIX_DSCP_XLATE_TABLE_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_ING_IPFIX_DSCP_XLATE_TABLE_BCM56685_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_ING_IPFIX_EOP_BUFFERm,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_ING_IPFIX_EOP_BUFFER_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_ING_IPFIX_EOP_BUFFER_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_ING_IPFIX_EOP_BUFFER_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_ING_IPFIX_EOP_BUFFER_BCM56685_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_ING_IPFIX_EXPORT_FIFOm,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_ING_IPFIX_EXPORT_FIFO_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_ING_IPFIX_EXPORT_FIFO_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_ING_IPFIX_EXPORT_FIFO_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_ING_IPFIX_EXPORT_FIFO_BCM56685_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_ING_IPFIX_FLOW_RATE_METER_TABLEm,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_ING_IPFIX_FLOW_RATE_METER_TABLE_BCM56524_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_ING_IPFIX_FLOW_RATE_METER_TABLE_BCM56685_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_ING_IPFIX_IPV4_MASK_SET_Am,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_ING_IPFIX_IPV4_MASK_SET_A_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_ING_IPFIX_IPV4_MASK_SET_A_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_ING_IPFIX_IPV4_MASK_SET_A_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_ING_IPFIX_IPV4_MASK_SET_A_BCM56685_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_ING_IPFIX_IPV4_MASK_SET_Bm,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_ING_IPFIX_IPV4_MASK_SET_B_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_ING_IPFIX_IPV4_MASK_SET_B_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_ING_IPFIX_IPV4_MASK_SET_B_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_ING_IPFIX_IPV4_MASK_SET_B_BCM56685_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_ING_IPFIX_IPV6_MASK_SET_Am,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_ING_IPFIX_IPV6_MASK_SET_A_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_ING_IPFIX_IPV6_MASK_SET_A_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_ING_IPFIX_IPV6_MASK_SET_A_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_ING_IPFIX_IPV6_MASK_SET_A_BCM56685_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_ING_IPFIX_IPV6_MASK_SET_Bm,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_ING_IPFIX_IPV6_MASK_SET_B_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_ING_IPFIX_IPV6_MASK_SET_B_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_ING_IPFIX_IPV6_MASK_SET_B_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_ING_IPFIX_IPV6_MASK_SET_B_BCM56685_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_ING_IPFIX_PROFILEm,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_ING_IPFIX_PROFILE_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_ING_IPFIX_PROFILE_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_ING_IPFIX_PROFILE_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_ING_IPFIX_PROFILE_BCM56685_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_ING_IPFIX_SESSION_TABLEm,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_ING_IPFIX_SESSION_TABLE_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_ING_IPFIX_SESSION_TABLE_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_ING_IPFIX_SESSION_TABLE_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_ING_IPFIX_SESSION_TABLE_BCM56685_A0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_ING_L3_NEXT_HOPm,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_ING_L3_NEXT_HOP_Am,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_ING_L3_NEXT_HOP_A_BCM56680_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_ING_L3_NEXT_HOP_Bm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_ING_L3_NEXT_HOP_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_ING_L3_NEXT_HOP_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_ING_L3_NEXT_HOP_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0)
    SOC_MEM_INT_ING_L3_NEXT_HOP_BCM56224_A0m,
#endif
#if defined(BCM_56224_B0)
    SOC_MEM_INT_ING_L3_NEXT_HOP_BCM56224_B0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_ING_L3_NEXT_HOP_BCM56304_B0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_ING_L3_NEXT_HOP_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_ING_L3_NEXT_HOP_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_ING_L3_NEXT_HOP_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_ING_L3_NEXT_HOP_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_ING_L3_NEXT_HOP_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_ING_L3_NEXT_HOP_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_ING_L3_NEXT_HOP_BCM56685_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_ING_L3_NEXT_HOP_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_ING_L3_NEXT_HOP_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_ING_L3_NEXT_HOP_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_ING_L3_NEXT_HOP_BCM56840_B0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_ING_L3_NEXT_HOP_B_BCM56680_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_ING_MOD_MAP_TABLEm,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_MEM_INT_ING_MOD_MAP_TABLE_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_ING_MOD_MAP_TABLE_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_ING_MOD_MAP_TABLE_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_ING_MOD_MAP_TABLE_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_ING_MOD_MAP_TABLE_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_ING_MOD_MAP_TABLE_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_ING_MOD_MAP_TABLE_BCM56685_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_ING_MOD_MAP_TABLE_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_ING_MOD_MAP_TABLE_BCM56840_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_ING_MPLS_EXP_MAPPINGm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_ING_MPLS_EXP_MAPPING_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_ING_MPLS_EXP_MAPPING_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_ING_MPLS_EXP_MAPPING_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_ING_MPLS_EXP_MAPPING_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_ING_MPLS_EXP_MAPPING_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_ING_MPLS_EXP_MAPPING_BCM56685_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_ING_MPLS_EXP_MAPPING_BCM56840_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_ING_OUTER_DOT1P_MAPPING_TABLEm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_ING_PHYSICAL_TO_LOGICAL_PORT_NUMBER_MAPPING_TABLEm,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_ING_PRI_CNG_MAPm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_ING_PRI_CNG_MAP_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_ING_PRI_CNG_MAP_BCM56142_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_ING_PRI_CNG_MAP_BCM56224_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_ING_PRI_CNG_MAP_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_ING_PRI_CNG_MAP_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_ING_PRI_CNG_MAP_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_ING_PRI_CNG_MAP_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_ING_PRI_CNG_MAP_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_ING_PRI_CNG_MAP_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_ING_PRI_CNG_MAP_BCM56685_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_ING_PRI_CNG_MAP_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_ING_PRI_CNG_MAP_BCM56840_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_ING_PRI_CNG_MAP_BCM88732_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_ING_PW_TERM_COUNTERSm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_ING_PW_TERM_COUNTERS_BCM56334_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_ING_PW_TERM_COUNTERS_BCM56680_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_ING_PW_TERM_SEQ_NUMm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_ING_PW_TERM_SEQ_NUM_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_ING_PW_TERM_SEQ_NUM_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_ING_PW_TERM_SEQ_NUM_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_ING_PW_TERM_SEQ_NUM_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_ING_PW_TERM_SEQ_NUM_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_ING_PW_TERM_SEQ_NUM_BCM56685_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_ING_PW_TERM_SEQ_NUM_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_ING_PW_TERM_SEQ_NUM_BCM56840_B0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_ING_PW_TERM_SEQ_NUM_Xm,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_ING_PW_TERM_SEQ_NUM_X_BCM56840_B0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_ING_PW_TERM_SEQ_NUM_Ym,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_ING_PW_TERM_SEQ_NUM_Y_BCM56840_B0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_ING_QUEUE_MAPm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_ING_QUEUE_OFFSET_MAPPING_TABLEm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_ING_ROUTED_INT_PRI_MAPPINGm,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_ING_SERVICE_COUNTER_TABLEm,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_ING_SERVICE_COUNTER_TABLE_BCM56524_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_ING_SERVICE_COUNTER_TABLE_BCM56685_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_ING_SERVICE_COUNTER_TABLE_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_ING_SERVICE_COUNTER_TABLE_BCM56840_B0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_ING_SERVICE_COUNTER_TABLE_Xm,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_ING_SERVICE_COUNTER_TABLE_X_BCM56840_B0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_ING_SERVICE_COUNTER_TABLE_Ym,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_ING_SERVICE_COUNTER_TABLE_Y_BCM56840_B0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_ING_SERVICE_PRI_MAPm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_ING_SERVICE_PRI_MAP_BCM56440_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_ING_SVM_PKT_PRI_MAPm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_ING_SVM_PKT_RES_MAPm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_ING_SVM_PORT_MAPm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_ING_SVM_PRI_CNG_MAPm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_ING_SVM_TOS_MAPm,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_ING_TRILL_PARSE_CONTROLm,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_ING_TRILL_PARSE_CONTROL_BCM56840_B0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_ING_TRILL_PAYLOAD_PARSE_CONTROLm,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_ING_TRILL_PAYLOAD_PARSE_CONTROL_BCM56840_B0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_ING_UNTAGGED_PHBm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_ING_UNTAGGED_PHB_BCM56440_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_ING_VINTF_COUNTER_TABLEm,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_ING_VINTF_COUNTER_TABLE_BCM56524_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_ING_VINTF_COUNTER_TABLE_BCM56685_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_ING_VINTF_COUNTER_TABLE_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_ING_VINTF_COUNTER_TABLE_BCM56840_B0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_ING_VINTF_COUNTER_TABLE_Xm,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_ING_VINTF_COUNTER_TABLE_X_BCM56840_B0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_ING_VINTF_COUNTER_TABLE_Ym,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_ING_VINTF_COUNTER_TABLE_Y_BCM56840_B0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_ING_VLAN_RANGEm,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_MEM_INT_ING_VLAN_RANGE_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_ING_VLAN_RANGE_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0)
    SOC_MEM_INT_ING_VLAN_RANGE_BCM56524_A0m,
#endif
#if defined(BCM_56524_B0)
    SOC_MEM_INT_ING_VLAN_RANGE_BCM56524_B0m,
#endif
#if defined(BCM_56634_A0)
    SOC_MEM_INT_ING_VLAN_RANGE_BCM56634_A0m,
#endif
#if defined(BCM_56634_B0)
    SOC_MEM_INT_ING_VLAN_RANGE_BCM56634_B0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_ING_VLAN_RANGE_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0)
    SOC_MEM_INT_ING_VLAN_RANGE_BCM56685_A0m,
#endif
#if defined(BCM_56685_B0)
    SOC_MEM_INT_ING_VLAN_RANGE_BCM56685_B0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_ING_VLAN_RANGE_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_ING_VLAN_RANGE_BCM56840_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_ING_VLAN_RANGE_BCM88732_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_ING_VLAN_TAG_ACTION_PROFILEm,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_MEM_INT_ING_VLAN_TAG_ACTION_PROFILE_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_ING_VLAN_TAG_ACTION_PROFILE_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_ING_VLAN_TAG_ACTION_PROFILE_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_ING_VLAN_TAG_ACTION_PROFILE_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_ING_VLAN_TAG_ACTION_PROFILE_BCM56680_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_ING_VLAN_TAG_ACTION_PROFILE_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_ING_VLAN_TAG_ACTION_PROFILE_BCM56840_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_ING_VLAN_TAG_ACTION_PROFILE_BCM88732_A0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_INITIAL_ING_L3_NEXT_HOPm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_INITIAL_ING_L3_NEXT_HOP_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_INITIAL_ING_L3_NEXT_HOP_BCM56142_A0m,
#endif
#if defined(BCM_56224_A0)
    SOC_MEM_INT_INITIAL_ING_L3_NEXT_HOP_BCM56224_A0m,
#endif
#if defined(BCM_56224_B0)
    SOC_MEM_INT_INITIAL_ING_L3_NEXT_HOP_BCM56224_B0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_INITIAL_ING_L3_NEXT_HOP_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_INITIAL_ING_L3_NEXT_HOP_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_INITIAL_ING_L3_NEXT_HOP_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_INITIAL_ING_L3_NEXT_HOP_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_INITIAL_ING_L3_NEXT_HOP_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_INITIAL_ING_L3_NEXT_HOP_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_INITIAL_ING_L3_NEXT_HOP_BCM56685_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_INITIAL_ING_L3_NEXT_HOP_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_INITIAL_ING_L3_NEXT_HOP_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_INITIAL_ING_L3_NEXT_HOP_BCM56840_B0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_INITIAL_L3_ECMPm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_INITIAL_L3_ECMP_BCM53314_A0m,
#endif
#if defined(BCM_56224_A0)
    SOC_MEM_INT_INITIAL_L3_ECMP_BCM56224_A0m,
#endif
#if defined(BCM_56224_B0)
    SOC_MEM_INT_INITIAL_L3_ECMP_BCM56224_B0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_INITIAL_L3_ECMP_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_INITIAL_L3_ECMP_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_INITIAL_L3_ECMP_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_INITIAL_L3_ECMP_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_INITIAL_L3_ECMP_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_INITIAL_L3_ECMP_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_INITIAL_L3_ECMP_BCM56685_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_INITIAL_L3_ECMP_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_INITIAL_L3_ECMP_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_INITIAL_L3_ECMP_BCM56840_B0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_INITIAL_L3_ECMP_COUNTm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_INITIAL_L3_ECMP_COUNT_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_INITIAL_L3_ECMP_COUNT_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_INITIAL_L3_ECMP_COUNT_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_INITIAL_L3_ECMP_COUNT_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_INITIAL_L3_ECMP_COUNT_BCM56685_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_INITIAL_L3_ECMP_COUNT_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_INITIAL_L3_ECMP_GROUPm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_INITIAL_L3_ECMP_GROUP_BCM56440_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_INITIAL_L3_ECMP_GROUP_BCM56840_B0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_INITIAL_L3_ECMP_Xm,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_INITIAL_L3_ECMP_X_BCM56840_B0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_INITIAL_L3_ECMP_Ym,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_INITIAL_L3_ECMP_Y_BCM56840_B0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_INITIAL_PROT_GROUP_TABLEm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_INITIAL_PROT_GROUP_TABLE_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_INITIAL_PROT_GROUP_TABLE_BCM56524_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_INITIAL_PROT_GROUP_TABLE_BCM56685_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_INITIAL_PROT_GROUP_TABLE_BCM56840_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_INITIAL_PROT_NHI_TABLEm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_INITIAL_PROT_NHI_TABLE_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_INITIAL_PROT_NHI_TABLE_BCM56524_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_INITIAL_PROT_NHI_TABLE_BCM56685_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_INITIAL_PROT_NHI_TABLE_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_INITIAL_PROT_NHI_TABLE_BCM56840_B0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_INTERFACE_MAX_SHAPER_TABLEm,
#endif
#if defined(BCM_56601_A0)
    SOC_MEM_INT_IPMC_GROUP_V4m,
#endif
#if defined(BCM_56601_A0)
    SOC_MEM_INT_IPMC_GROUP_V6m,
#endif
#if defined(BCM_56601_B0)
    SOC_MEM_INT_IPMC_GROUP_V4_BCM56601_B0m,
#endif
#if defined(BCM_56601_C0)
    SOC_MEM_INT_IPMC_GROUP_V4_BCM56601_C0m,
#endif
#if defined(BCM_56602_A0)
    SOC_MEM_INT_IPMC_GROUP_V4_BCM56602_A0m,
#endif
#if defined(BCM_56602_B0)
    SOC_MEM_INT_IPMC_GROUP_V4_BCM56602_B0m,
#endif
#if defined(BCM_56602_C0)
    SOC_MEM_INT_IPMC_GROUP_V4_BCM56602_C0m,
#endif
#if defined(BCM_56601_B0)
    SOC_MEM_INT_IPMC_GROUP_V6_BCM56601_B0m,
#endif
#if defined(BCM_56601_C0)
    SOC_MEM_INT_IPMC_GROUP_V6_BCM56601_C0m,
#endif
#if defined(BCM_56602_A0)
    SOC_MEM_INT_IPMC_GROUP_V6_BCM56602_A0m,
#endif
#if defined(BCM_56602_B0)
    SOC_MEM_INT_IPMC_GROUP_V6_BCM56602_B0m,
#endif
#if defined(BCM_56602_C0)
    SOC_MEM_INT_IPMC_GROUP_V6_BCM56602_C0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_IPMC_VLAN_TBL0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_IPMC_VLAN_TBL1m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_IPMC_VLAN_TBL0_BCM56840_B0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_IPMC_VLAN_TBL1_BCM56840_B0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_MEM_INT_IPORT_TABLEm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_IPORT_TABLE_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_IPORT_TABLE_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_IPORT_TABLE_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_IPORT_TABLE_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0)
    SOC_MEM_INT_IPORT_TABLE_BCM56304_B0m,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    SOC_MEM_INT_IPORT_TABLE_BCM56314_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_IPORT_TABLE_BCM56334_A0m,
#endif
#if defined(BCM_56504_A0)
    SOC_MEM_INT_IPORT_TABLE_BCM56504_A0m,
#endif
#if defined(BCM_56504_B0)
    SOC_MEM_INT_IPORT_TABLE_BCM56504_B0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_IPORT_TABLE_BCM56514_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_IPORT_TABLE_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_IPORT_TABLE_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_IPORT_TABLE_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_IPORT_TABLE_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_IPORT_TABLE_BCM56685_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_IPORT_TABLE_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_IPORT_TABLE_BCM56820_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_IPORT_TABLE_BCM88732_A0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_IPV4_IN_IPV6_PREFIX_MATCH_TABLEm,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_MEM_INT_IPV4_IN_IPV6_PREFIX_MATCH_TABLE_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_IPV4_IN_IPV6_PREFIX_MATCH_TABLE_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_IPV4_IN_IPV6_PREFIX_MATCH_TABLE_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_IPV4_IN_IPV6_PREFIX_MATCH_TABLE_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_IPV4_IN_IPV6_PREFIX_MATCH_TABLE_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_IPV4_IN_IPV6_PREFIX_MATCH_TABLE_BCM56680_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_IPV4_IN_IPV6_PREFIX_MATCH_TABLE_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_IPV4_IN_IPV6_PREFIX_MATCH_TABLE_BCM56840_A0m,
#endif
#if defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_MEM_INT_IPV6_PROXY_ENABLE_TABLEm,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    SOC_MEM_INT_IPV6_PROXY_ENABLE_TABLE_BCM56314_A0m,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_MEM_INT_IPV6_PROXY_ENABLE_TABLE_BCM56334_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_IPV6_PROXY_ENABLE_TABLE_BCM56624_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_IPV6_PROXY_ENABLE_TABLE_BCM56680_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_IPV6_PROXY_ENABLE_TABLE_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_ISBS_PORT_TO_PIPE_MAPPINGm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_ISEC_BYPASS_FILTER_TABLEm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_ISEC_DEBUG_RAMm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_ISEC_SA_KEY_TABLEm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_ISEC_SA_TABLEm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_ISEC_SC_TABLEm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_KNOWN_MCAST_BLOCK_MASKm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_KNOWN_MCAST_BLOCK_MASK_BCM56440_A0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L1_BKm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L1_BPm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L1_LAm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L1_N0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L1_N1m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L1_N2m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L1_NGm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L1_NMm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L1_NPm,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_L2MCm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_L2MC_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_L2MC_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_L2MC_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_L2MC_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_L2MC_BCM56304_B0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_L2MC_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_L2MC_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_L2MC_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_L2MC_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_L2MC_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_L2MC_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_L2MC_BCM56685_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_L2MC_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_L2MC_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_L2MC_BCM56840_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_L2MC_TABLEm,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_L2MC_TABLE_BCM56602_A0m,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0) || \
    defined(BCM_5690_A0)
    SOC_MEM_INT_L2Xm,
#endif
#if defined(BCM_5690_A0)
    SOC_MEM_INT_L2X_BASEm,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_L2X_BASE_BCM5665_A0m,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_L2X_BASE_BCM5673_A0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_L2X_BASE_BCM5695_A0m,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_L2X_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_L2X_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_L2X_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_L2X_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0)
    SOC_MEM_INT_L2X_BCM56304_B0m,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    SOC_MEM_INT_L2X_BCM56314_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_L2X_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_L2X_BCM56440_A0m,
#endif
#if defined(BCM_56504_A0)
    SOC_MEM_INT_L2X_BCM56504_A0m,
#endif
#if defined(BCM_56504_B0)
    SOC_MEM_INT_L2X_BCM56504_B0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_L2X_BCM56514_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_L2X_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_L2X_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_L2X_BCM56634_A0m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_L2X_BCM5665_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_L2X_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_L2X_BCM56685_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_L2X_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_L2X_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_L2X_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_L2X_BCM56840_B0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_L2X_BCM5695_A0m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5673_A0) || \
    defined(BCM_5674_A0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
    SOC_MEM_INT_L2X_HITm,
#endif
#if defined(BCM_5690_A0)
    SOC_MEM_INT_L2X_MCm,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_L2X_MC_BCM5665_A0m,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_L2X_MC_BCM5673_A0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_L2X_MC_BCM5695_A0m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_L2X_PARITYm,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
    SOC_MEM_INT_L2X_STATICm,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_L2X_STATIC_BCM5673_A0m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5690_A0) || \
    defined(BCM_5695_A0)
    SOC_MEM_INT_L2X_VALIDm,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_L2X_VALID_BCM5673_A0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L2_BKm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L2_BPm,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_L2_BULK_MATCH_DATAm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_L2_BULK_MATCH_DATA_BCM56440_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_L2_BULK_MATCH_DATA_BCM56840_B0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_L2_BULK_MATCH_MASKm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_L2_BULK_MATCH_MASK_BCM56440_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_L2_BULK_MATCH_MASK_BCM56840_B0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_L2_BULK_REPLACE_DATAm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_L2_BULK_REPLACE_DATA_BCM56440_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_L2_BULK_REPLACE_DATA_BCM56840_B0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_L2_BULK_REPLACE_MASKm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_L2_BULK_REPLACE_MASK_BCM56440_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_L2_BULK_REPLACE_MASK_BCM56840_B0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_L2_ENTRY_EXTERNALm,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_L2_ENTRY_EXTERNAL_BCM56602_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_L2_ENTRY_INTERNALm,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_L2_ENTRY_INTERNAL_BCM56602_A0m,
#endif
#if defined(BCM_56504_A0)
    SOC_MEM_INT_L2_ENTRY_ONLYm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_L2_ENTRY_ONLY_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_L2_ENTRY_ONLY_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_L2_ENTRY_ONLY_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_L2_ENTRY_ONLY_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0)
    SOC_MEM_INT_L2_ENTRY_ONLY_BCM56304_B0m,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    SOC_MEM_INT_L2_ENTRY_ONLY_BCM56314_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_L2_ENTRY_ONLY_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_L2_ENTRY_ONLY_BCM56440_A0m,
#endif
#if defined(BCM_56504_B0)
    SOC_MEM_INT_L2_ENTRY_ONLY_BCM56504_B0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_L2_ENTRY_ONLY_BCM56514_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_L2_ENTRY_ONLY_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_L2_ENTRY_ONLY_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_L2_ENTRY_ONLY_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_L2_ENTRY_ONLY_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_L2_ENTRY_ONLY_BCM56685_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_L2_ENTRY_ONLY_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_L2_ENTRY_ONLY_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_L2_ENTRY_ONLY_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_L2_ENTRY_ONLY_BCM56840_B0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_L2_ENTRY_OVERFLOWm,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_L2_ENTRY_OVERFLOW_BCM56142_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_L2_ENTRY_OVERFLOW_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_L2_ENTRY_OVERFLOW_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_L2_ENTRY_OVERFLOW_BCM56524_A0m,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_L2_ENTRY_OVERFLOW_BCM56602_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_L2_ENTRY_OVERFLOW_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_L2_ENTRY_OVERFLOW_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_L2_ENTRY_OVERFLOW_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_L2_ENTRY_OVERFLOW_BCM56685_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_L2_ENTRY_OVERFLOW_BCM56820_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_L2_ENTRY_SCRATCHm,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_L2_ENTRY_SCRATCH_BCM56142_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_L2_ENTRY_SCRATCH_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_L2_ENTRY_SCRATCH_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_L2_ENTRY_SCRATCH_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_L2_ENTRY_SCRATCH_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_L2_ENTRY_SCRATCH_BCM56685_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_L2_ENTRY_SCRATCH_BCM56820_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_MEM_INT_L2_HITDA_ONLYm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_L2_HITDA_ONLY_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_L2_HITDA_ONLY_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_L2_HITDA_ONLY_BCM56218_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_L2_HITDA_ONLY_BCM56304_B0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_L2_HITDA_ONLY_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_L2_HITDA_ONLY_BCM56440_A0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_L2_HITDA_ONLY_BCM56514_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_L2_HITDA_ONLY_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_L2_HITDA_ONLY_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_L2_HITDA_ONLY_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_L2_HITDA_ONLY_BCM56680_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_L2_HITDA_ONLY_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_L2_HITDA_ONLY_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_L2_HITDA_ONLY_BCM56840_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_MEM_INT_L2_HITSA_ONLYm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_L2_HITSA_ONLY_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_L2_HITSA_ONLY_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_L2_HITSA_ONLY_BCM56218_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_L2_HITSA_ONLY_BCM56304_B0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_L2_HITSA_ONLY_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_L2_HITSA_ONLY_BCM56440_A0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_L2_HITSA_ONLY_BCM56514_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_L2_HITSA_ONLY_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_L2_HITSA_ONLY_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_L2_HITSA_ONLY_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_L2_HITSA_ONLY_BCM56680_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_L2_HITSA_ONLY_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_L2_HITSA_ONLY_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_L2_HITSA_ONLY_BCM56840_A0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L2_LAm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L2_MBm,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_L2_MOD_FIFOm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_L2_MOD_FIFO_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_L2_MOD_FIFO_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_L2_MOD_FIFO_BCM56218_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_L2_MOD_FIFO_BCM56304_B0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_L2_MOD_FIFO_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_L2_MOD_FIFO_BCM56440_A0m,
#endif
#if defined(BCM_56504_A0)
    SOC_MEM_INT_L2_MOD_FIFO_BCM56504_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56504_B0)
    SOC_MEM_INT_L2_MOD_FIFO_BCM56504_B0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_L2_MOD_FIFO_BCM56514_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_L2_MOD_FIFO_BCM56524_A0m,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_L2_MOD_FIFO_BCM56602_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_L2_MOD_FIFO_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_L2_MOD_FIFO_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_L2_MOD_FIFO_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_L2_MOD_FIFO_BCM56685_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_L2_MOD_FIFO_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_L2_MOD_FIFO_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_L2_MOD_FIFO_BCM56840_A0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L2_N0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L2_N1m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L2_N2m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L2_NGm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L2_NMm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L2_NPm,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_L2_USER_ENTRYm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_L2_USER_ENTRY_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_L2_USER_ENTRY_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_L2_USER_ENTRY_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_L2_USER_ENTRY_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_L2_USER_ENTRY_BCM56304_B0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_L2_USER_ENTRY_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_L2_USER_ENTRY_BCM56440_A0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_MEM_INT_L2_USER_ENTRY_BCM56504_A0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_L2_USER_ENTRY_BCM56514_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_L2_USER_ENTRY_BCM56524_A0m,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_L2_USER_ENTRY_BCM56602_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_L2_USER_ENTRY_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_L2_USER_ENTRY_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_L2_USER_ENTRY_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_L2_USER_ENTRY_BCM56685_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_L2_USER_ENTRY_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_L2_USER_ENTRY_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_L2_USER_ENTRY_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_L2_USER_ENTRY_BCM56840_B0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_L2_USER_ENTRY_DATAm,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_L2_USER_ENTRY_DATA_BCM56602_A0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_MEM_INT_L2_USER_ENTRY_DATA_ONLYm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_L2_USER_ENTRY_DATA_ONLY_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_L2_USER_ENTRY_DATA_ONLY_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_L2_USER_ENTRY_DATA_ONLY_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_L2_USER_ENTRY_DATA_ONLY_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_L2_USER_ENTRY_DATA_ONLY_BCM56304_B0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_L2_USER_ENTRY_DATA_ONLY_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_L2_USER_ENTRY_DATA_ONLY_BCM56440_A0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_L2_USER_ENTRY_DATA_ONLY_BCM56514_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_L2_USER_ENTRY_DATA_ONLY_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_L2_USER_ENTRY_DATA_ONLY_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_L2_USER_ENTRY_DATA_ONLY_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_L2_USER_ENTRY_DATA_ONLY_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_L2_USER_ENTRY_DATA_ONLY_BCM56685_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_L2_USER_ENTRY_DATA_ONLY_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_L2_USER_ENTRY_DATA_ONLY_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_L2_USER_ENTRY_DATA_ONLY_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_L2_USER_ENTRY_DATA_ONLY_BCM56840_B0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_L2_USER_ENTRY_ONLYm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_L2_USER_ENTRY_ONLY_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_L2_USER_ENTRY_ONLY_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_L2_USER_ENTRY_ONLY_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_L2_USER_ENTRY_ONLY_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_L2_USER_ENTRY_ONLY_BCM56304_B0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_L2_USER_ENTRY_ONLY_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_L2_USER_ENTRY_ONLY_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_L2_USER_ENTRY_ONLY_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_L2_USER_ENTRY_ONLY_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_L2_USER_ENTRY_ONLY_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_L2_USER_ENTRY_ONLY_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_L2_USER_ENTRY_ONLY_BCM56685_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_L2_USER_ENTRY_ONLY_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_L2_USER_ENTRY_ONLY_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_L2_USER_ENTRY_ONLY_BCM56840_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_L2_USER_ENTRY_TCAMm,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_L2_USER_ENTRY_TCAM_BCM56602_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_MEM_INT_L3INTFm,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_L3INTF_EGR_FILTER_LISTm,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_L3INTF_EGR_FILTER_LIST_BCM56602_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_L3INTF_IGR_FILTER_LISTm,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_L3INTF_IGR_FILTER_LIST_BCM56602_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_L3INTF_QOSm,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_L3INTF_QOS_BCM56602_A0m,
#endif
#if defined(BCM_5690_A0)
    SOC_MEM_INT_L3Xm,
#endif
#if defined(BCM_5690_A0)
    SOC_MEM_INT_L3X_BASEm,
#endif
#if defined(BCM_5665_A0)
    SOC_MEM_INT_L3X_BASE_BCM5665_A0m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_B0)
    SOC_MEM_INT_L3X_BASE_BCM5665_B0m,
#endif
#if defined(BCM_5673_A0)
    SOC_MEM_INT_L3X_BASE_BCM5673_A0m,
#endif
#if defined(BCM_5674_A0)
    SOC_MEM_INT_L3X_BASE_BCM5674_A0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_L3X_BASE_BCM5695_A0m,
#endif
#if defined(BCM_5665_A0)
    SOC_MEM_INT_L3X_BCM5665_A0m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_B0)
    SOC_MEM_INT_L3X_BCM5665_B0m,
#endif
#if defined(BCM_5673_A0)
    SOC_MEM_INT_L3X_BCM5673_A0m,
#endif
#if defined(BCM_5674_A0)
    SOC_MEM_INT_L3X_BCM5674_A0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_L3X_BCM5695_A0m,
#endif
#if defined(BCM_5690_A0)
    SOC_MEM_INT_L3X_HITm,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5673_A0)
    SOC_MEM_INT_L3X_HIT_BCM5673_A0m,
#endif
#if defined(BCM_5674_A0)
    SOC_MEM_INT_L3X_HIT_BCM5674_A0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_L3X_HIT_BCM5695_A0m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_L3X_PARITYm,
#endif
#if defined(BCM_5690_A0)
    SOC_MEM_INT_L3X_VALIDm,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_L3X_VALID_BCM5665_A0m,
#endif
#if defined(BCM_5673_A0)
    SOC_MEM_INT_L3X_VALID_BCM5673_A0m,
#endif
#if defined(BCM_5674_A0)
    SOC_MEM_INT_L3X_VALID_BCM5674_A0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_L3X_VALID_BCM5695_A0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L3_BKm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L3_BPm,
#endif
#if defined(BCM_56504_A0)
    SOC_MEM_INT_L3_DEFIPm,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_L3_DEFIP_128m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_L3_DEFIP_128_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_L3_DEFIP_128_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_L3_DEFIP_128_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_L3_DEFIP_128_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_L3_DEFIP_128_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_L3_DEFIP_128_BCM56685_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_L3_DEFIP_128_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_L3_DEFIP_128_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_L3_DEFIP_128_BCM56840_B0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_L3_DEFIP_128_DATA_ONLYm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_L3_DEFIP_128_DATA_ONLY_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_L3_DEFIP_128_DATA_ONLY_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_L3_DEFIP_128_DATA_ONLY_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_L3_DEFIP_128_DATA_ONLY_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_L3_DEFIP_128_DATA_ONLY_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_L3_DEFIP_128_DATA_ONLY_BCM56685_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_L3_DEFIP_128_DATA_ONLY_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_L3_DEFIP_128_DATA_ONLY_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_L3_DEFIP_128_DATA_ONLY_BCM56840_B0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_L3_DEFIP_128_HIT_ONLYm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_L3_DEFIP_128_HIT_ONLY_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_L3_DEFIP_128_HIT_ONLY_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_L3_DEFIP_128_HIT_ONLY_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_L3_DEFIP_128_HIT_ONLY_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_L3_DEFIP_128_HIT_ONLY_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_L3_DEFIP_128_HIT_ONLY_BCM56685_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_L3_DEFIP_128_HIT_ONLY_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_L3_DEFIP_128_HIT_ONLY_BCM56840_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_L3_DEFIP_128_HIT_ONLY_Xm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_L3_DEFIP_128_HIT_ONLY_Ym,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_L3_DEFIP_128_ONLYm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_L3_DEFIP_128_ONLY_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_L3_DEFIP_128_ONLY_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_L3_DEFIP_128_ONLY_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_L3_DEFIP_128_ONLY_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_L3_DEFIP_128_ONLY_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_L3_DEFIP_128_ONLY_BCM56685_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_L3_DEFIP_128_ONLY_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_L3_DEFIP_128_ONLY_BCM56840_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_L3_DEFIP_128_Xm,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_L3_DEFIP_128_X_BCM56840_B0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_L3_DEFIP_128_Ym,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_L3_DEFIP_128_Y_BCM56840_B0m,
#endif
#if defined(BCM_56601_A0)
    SOC_MEM_INT_L3_DEFIP_ALGm,
#endif
#if defined(BCM_56601_B0)
    SOC_MEM_INT_L3_DEFIP_ALG_BCM56601_B0m,
#endif
#if defined(BCM_56601_C0)
    SOC_MEM_INT_L3_DEFIP_ALG_BCM56601_C0m,
#endif
#if defined(BCM_56602_A0)
    SOC_MEM_INT_L3_DEFIP_ALG_BCM56602_A0m,
#endif
#if defined(BCM_56602_B0)
    SOC_MEM_INT_L3_DEFIP_ALG_BCM56602_B0m,
#endif
#if defined(BCM_56602_C0)
    SOC_MEM_INT_L3_DEFIP_ALG_BCM56602_C0m,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_L3_DEFIP_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_L3_DEFIP_BCM56142_A0m,
#endif
#if defined(BCM_56224_A0)
    SOC_MEM_INT_L3_DEFIP_BCM56224_A0m,
#endif
#if defined(BCM_56224_B0)
    SOC_MEM_INT_L3_DEFIP_BCM56224_B0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0)
    SOC_MEM_INT_L3_DEFIP_BCM56304_B0m,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    SOC_MEM_INT_L3_DEFIP_BCM56314_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_L3_DEFIP_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_L3_DEFIP_BCM56440_A0m,
#endif
#if defined(BCM_56504_B0)
    SOC_MEM_INT_L3_DEFIP_BCM56504_B0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_L3_DEFIP_BCM56514_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_L3_DEFIP_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_L3_DEFIP_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_L3_DEFIP_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_L3_DEFIP_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_L3_DEFIP_BCM56685_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_L3_DEFIP_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_L3_DEFIP_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_L3_DEFIP_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_L3_DEFIP_BCM56840_B0m,
#endif
#if defined(BCM_56601_A0)
    SOC_MEM_INT_L3_DEFIP_CAMm,
#endif
#if defined(BCM_56601_B0)
    SOC_MEM_INT_L3_DEFIP_CAM_BCM56601_B0m,
#endif
#if defined(BCM_56601_C0)
    SOC_MEM_INT_L3_DEFIP_CAM_BCM56601_C0m,
#endif
#if defined(BCM_56602_A0)
    SOC_MEM_INT_L3_DEFIP_CAM_BCM56602_A0m,
#endif
#if defined(BCM_56602_B0)
    SOC_MEM_INT_L3_DEFIP_CAM_BCM56602_B0m,
#endif
#if defined(BCM_56602_C0)
    SOC_MEM_INT_L3_DEFIP_CAM_BCM56602_C0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_MEM_INT_L3_DEFIP_DATAm,
#endif
#if defined(BCM_56504_A0)
    SOC_MEM_INT_L3_DEFIP_DATA_ONLYm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_L3_DEFIP_DATA_ONLY_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_L3_DEFIP_DATA_ONLY_BCM56142_A0m,
#endif
#if defined(BCM_56224_A0)
    SOC_MEM_INT_L3_DEFIP_DATA_ONLY_BCM56224_A0m,
#endif
#if defined(BCM_56224_B0)
    SOC_MEM_INT_L3_DEFIP_DATA_ONLY_BCM56224_B0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0)
    SOC_MEM_INT_L3_DEFIP_DATA_ONLY_BCM56304_B0m,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    SOC_MEM_INT_L3_DEFIP_DATA_ONLY_BCM56314_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_L3_DEFIP_DATA_ONLY_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_L3_DEFIP_DATA_ONLY_BCM56440_A0m,
#endif
#if defined(BCM_56504_B0)
    SOC_MEM_INT_L3_DEFIP_DATA_ONLY_BCM56504_B0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_L3_DEFIP_DATA_ONLY_BCM56514_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_L3_DEFIP_DATA_ONLY_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_L3_DEFIP_DATA_ONLY_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_L3_DEFIP_DATA_ONLY_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_L3_DEFIP_DATA_ONLY_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_L3_DEFIP_DATA_ONLY_BCM56685_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_L3_DEFIP_DATA_ONLY_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_L3_DEFIP_DATA_ONLY_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_L3_DEFIP_DATA_ONLY_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_L3_DEFIP_DATA_ONLY_BCM56840_B0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_L3_DEFIP_HIT_ONLYm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_L3_DEFIP_HIT_ONLY_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_L3_DEFIP_HIT_ONLY_BCM56142_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_L3_DEFIP_HIT_ONLY_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_L3_DEFIP_HIT_ONLY_BCM56304_B0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_L3_DEFIP_HIT_ONLY_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_L3_DEFIP_HIT_ONLY_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_L3_DEFIP_HIT_ONLY_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_L3_DEFIP_HIT_ONLY_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_L3_DEFIP_HIT_ONLY_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_L3_DEFIP_HIT_ONLY_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_L3_DEFIP_HIT_ONLY_BCM56685_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_L3_DEFIP_HIT_ONLY_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_L3_DEFIP_HIT_ONLY_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_L3_DEFIP_HIT_ONLY_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_L3_DEFIP_HIT_ONLY_BCM56840_B0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_L3_DEFIP_HIT_ONLY_Xm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_L3_DEFIP_HIT_ONLY_Ym,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_MEM_INT_L3_DEFIP_ONLYm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_L3_DEFIP_ONLY_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_L3_DEFIP_ONLY_BCM56142_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_L3_DEFIP_ONLY_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_L3_DEFIP_ONLY_BCM56304_B0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_L3_DEFIP_ONLY_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_L3_DEFIP_ONLY_BCM56440_A0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_L3_DEFIP_ONLY_BCM56514_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_L3_DEFIP_ONLY_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_L3_DEFIP_ONLY_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_L3_DEFIP_ONLY_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_L3_DEFIP_ONLY_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_L3_DEFIP_ONLY_BCM56685_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_L3_DEFIP_ONLY_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_L3_DEFIP_ONLY_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_L3_DEFIP_ONLY_BCM56840_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_L3_DEFIP_PAIR_128m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_L3_DEFIP_PAIR_128_DATA_ONLYm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_L3_DEFIP_PAIR_128_HIT_ONLYm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_L3_DEFIP_PAIR_128_ONLYm,
#endif
#if defined(BCM_56601_A0)
    SOC_MEM_INT_L3_DEFIP_TCAMm,
#endif
#if defined(BCM_56601_B0)
    SOC_MEM_INT_L3_DEFIP_TCAM_BCM56601_B0m,
#endif
#if defined(BCM_56601_C0)
    SOC_MEM_INT_L3_DEFIP_TCAM_BCM56601_C0m,
#endif
#if defined(BCM_56602_A0)
    SOC_MEM_INT_L3_DEFIP_TCAM_BCM56602_A0m,
#endif
#if defined(BCM_56602_B0)
    SOC_MEM_INT_L3_DEFIP_TCAM_BCM56602_B0m,
#endif
#if defined(BCM_56602_C0)
    SOC_MEM_INT_L3_DEFIP_TCAM_BCM56602_C0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_L3_DEFIP_Xm,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_L3_DEFIP_X_BCM56840_B0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_L3_DEFIP_Ym,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_L3_DEFIP_Y_BCM56840_B0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_L3_ECMPm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_L3_ECMP_BCM53314_A0m,
#endif
#if defined(BCM_56224_A0)
    SOC_MEM_INT_L3_ECMP_BCM56224_A0m,
#endif
#if defined(BCM_56224_B0)
    SOC_MEM_INT_L3_ECMP_BCM56224_B0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_L3_ECMP_BCM56304_B0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_L3_ECMP_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_L3_ECMP_BCM56440_A0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_L3_ECMP_BCM56504_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_L3_ECMP_BCM56524_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_L3_ECMP_BCM56601_A0m,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_L3_ECMP_BCM56602_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_L3_ECMP_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_L3_ECMP_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_L3_ECMP_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_L3_ECMP_BCM56685_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_L3_ECMP_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_L3_ECMP_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_L3_ECMP_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_L3_ECMP_BCM56840_B0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_L3_ECMP_COUNTm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_L3_ECMP_COUNT_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_L3_ECMP_COUNT_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_L3_ECMP_COUNT_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_L3_ECMP_COUNT_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_L3_ECMP_COUNT_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_L3_ECMP_COUNT_BCM56685_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_L3_ECMP_COUNT_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_L3_ECMP_COUNT_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_L3_ECMP_COUNT_BCM56840_B0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_L3_ENTRY_HIT_ONLYm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_L3_ENTRY_HIT_ONLY_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_L3_ENTRY_HIT_ONLY_BCM56142_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_L3_ENTRY_HIT_ONLY_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_L3_ENTRY_HIT_ONLY_BCM56304_B0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_L3_ENTRY_HIT_ONLY_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_L3_ENTRY_HIT_ONLY_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_L3_ENTRY_HIT_ONLY_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_L3_ENTRY_HIT_ONLY_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_L3_ENTRY_HIT_ONLY_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_L3_ENTRY_HIT_ONLY_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_L3_ENTRY_HIT_ONLY_BCM56685_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_L3_ENTRY_HIT_ONLY_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_L3_ENTRY_HIT_ONLY_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_L3_ENTRY_HIT_ONLY_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_L3_ENTRY_HIT_ONLY_BCM56840_B0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_L3_ENTRY_HIT_ONLY_Xm,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_L3_ENTRY_HIT_ONLY_X_BCM56840_B0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_L3_ENTRY_HIT_ONLY_Ym,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_L3_ENTRY_HIT_ONLY_Y_BCM56840_B0m,
#endif
#if defined(BCM_56504_A0)
    SOC_MEM_INT_L3_ENTRY_IPV4_MULTICASTm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_L3_ENTRY_IPV4_MULTICAST_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_L3_ENTRY_IPV4_MULTICAST_BCM56142_A0m,
#endif
#if defined(BCM_56224_A0)
    SOC_MEM_INT_L3_ENTRY_IPV4_MULTICAST_BCM56224_A0m,
#endif
#if defined(BCM_56224_B0)
    SOC_MEM_INT_L3_ENTRY_IPV4_MULTICAST_BCM56224_B0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0)
    SOC_MEM_INT_L3_ENTRY_IPV4_MULTICAST_BCM56304_B0m,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    SOC_MEM_INT_L3_ENTRY_IPV4_MULTICAST_BCM56314_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_L3_ENTRY_IPV4_MULTICAST_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_L3_ENTRY_IPV4_MULTICAST_BCM56440_A0m,
#endif
#if defined(BCM_56504_B0)
    SOC_MEM_INT_L3_ENTRY_IPV4_MULTICAST_BCM56504_B0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_L3_ENTRY_IPV4_MULTICAST_BCM56514_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_L3_ENTRY_IPV4_MULTICAST_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_L3_ENTRY_IPV4_MULTICAST_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_L3_ENTRY_IPV4_MULTICAST_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_L3_ENTRY_IPV4_MULTICAST_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_L3_ENTRY_IPV4_MULTICAST_BCM56685_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_L3_ENTRY_IPV4_MULTICAST_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_L3_ENTRY_IPV4_MULTICAST_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_L3_ENTRY_IPV4_MULTICAST_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_L3_ENTRY_IPV4_MULTICAST_BCM56840_B0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_L3_ENTRY_IPV4_MULTICAST_SCRATCHm,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_L3_ENTRY_IPV4_MULTICAST_SCRATCH_BCM56142_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_L3_ENTRY_IPV4_MULTICAST_SCRATCH_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_L3_ENTRY_IPV4_MULTICAST_SCRATCH_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_L3_ENTRY_IPV4_MULTICAST_SCRATCH_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_L3_ENTRY_IPV4_MULTICAST_SCRATCH_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_L3_ENTRY_IPV4_MULTICAST_SCRATCH_BCM56685_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_L3_ENTRY_IPV4_MULTICAST_SCRATCH_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_L3_ENTRY_IPV4_MULTICAST_Xm,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_L3_ENTRY_IPV4_MULTICAST_X_BCM56840_B0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_L3_ENTRY_IPV4_MULTICAST_Ym,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_L3_ENTRY_IPV4_MULTICAST_Y_BCM56840_B0m,
#endif
#if defined(BCM_56504_A0)
    SOC_MEM_INT_L3_ENTRY_IPV4_UNICASTm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_L3_ENTRY_IPV4_UNICAST_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_L3_ENTRY_IPV4_UNICAST_BCM56142_A0m,
#endif
#if defined(BCM_56224_A0)
    SOC_MEM_INT_L3_ENTRY_IPV4_UNICAST_BCM56224_A0m,
#endif
#if defined(BCM_56224_B0)
    SOC_MEM_INT_L3_ENTRY_IPV4_UNICAST_BCM56224_B0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0)
    SOC_MEM_INT_L3_ENTRY_IPV4_UNICAST_BCM56304_B0m,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    SOC_MEM_INT_L3_ENTRY_IPV4_UNICAST_BCM56314_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_L3_ENTRY_IPV4_UNICAST_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_L3_ENTRY_IPV4_UNICAST_BCM56440_A0m,
#endif
#if defined(BCM_56504_B0)
    SOC_MEM_INT_L3_ENTRY_IPV4_UNICAST_BCM56504_B0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_L3_ENTRY_IPV4_UNICAST_BCM56514_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_L3_ENTRY_IPV4_UNICAST_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_L3_ENTRY_IPV4_UNICAST_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_L3_ENTRY_IPV4_UNICAST_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_L3_ENTRY_IPV4_UNICAST_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_L3_ENTRY_IPV4_UNICAST_BCM56685_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_L3_ENTRY_IPV4_UNICAST_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_L3_ENTRY_IPV4_UNICAST_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_L3_ENTRY_IPV4_UNICAST_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_L3_ENTRY_IPV4_UNICAST_BCM56840_B0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_L3_ENTRY_IPV4_UNICAST_SCRATCHm,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_L3_ENTRY_IPV4_UNICAST_SCRATCH_BCM56142_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_L3_ENTRY_IPV4_UNICAST_SCRATCH_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_L3_ENTRY_IPV4_UNICAST_SCRATCH_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_L3_ENTRY_IPV4_UNICAST_SCRATCH_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_L3_ENTRY_IPV4_UNICAST_SCRATCH_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_L3_ENTRY_IPV4_UNICAST_SCRATCH_BCM56685_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_L3_ENTRY_IPV4_UNICAST_SCRATCH_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_L3_ENTRY_IPV4_UNICAST_Xm,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_L3_ENTRY_IPV4_UNICAST_X_BCM56840_B0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_L3_ENTRY_IPV4_UNICAST_Ym,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_L3_ENTRY_IPV4_UNICAST_Y_BCM56840_B0m,
#endif
#if defined(BCM_56504_A0)
    SOC_MEM_INT_L3_ENTRY_IPV6_MULTICASTm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_L3_ENTRY_IPV6_MULTICAST_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_L3_ENTRY_IPV6_MULTICAST_BCM56142_A0m,
#endif
#if defined(BCM_56224_A0)
    SOC_MEM_INT_L3_ENTRY_IPV6_MULTICAST_BCM56224_A0m,
#endif
#if defined(BCM_56224_B0)
    SOC_MEM_INT_L3_ENTRY_IPV6_MULTICAST_BCM56224_B0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0)
    SOC_MEM_INT_L3_ENTRY_IPV6_MULTICAST_BCM56304_B0m,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    SOC_MEM_INT_L3_ENTRY_IPV6_MULTICAST_BCM56314_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_L3_ENTRY_IPV6_MULTICAST_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_L3_ENTRY_IPV6_MULTICAST_BCM56440_A0m,
#endif
#if defined(BCM_56504_B0)
    SOC_MEM_INT_L3_ENTRY_IPV6_MULTICAST_BCM56504_B0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_L3_ENTRY_IPV6_MULTICAST_BCM56514_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_L3_ENTRY_IPV6_MULTICAST_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_L3_ENTRY_IPV6_MULTICAST_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_L3_ENTRY_IPV6_MULTICAST_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_L3_ENTRY_IPV6_MULTICAST_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_L3_ENTRY_IPV6_MULTICAST_BCM56685_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_L3_ENTRY_IPV6_MULTICAST_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_L3_ENTRY_IPV6_MULTICAST_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_L3_ENTRY_IPV6_MULTICAST_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_L3_ENTRY_IPV6_MULTICAST_BCM56840_B0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_L3_ENTRY_IPV6_MULTICAST_SCRATCHm,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_L3_ENTRY_IPV6_MULTICAST_SCRATCH_BCM56142_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_L3_ENTRY_IPV6_MULTICAST_SCRATCH_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_L3_ENTRY_IPV6_MULTICAST_SCRATCH_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_L3_ENTRY_IPV6_MULTICAST_SCRATCH_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_L3_ENTRY_IPV6_MULTICAST_SCRATCH_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_L3_ENTRY_IPV6_MULTICAST_SCRATCH_BCM56685_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_L3_ENTRY_IPV6_MULTICAST_SCRATCH_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_L3_ENTRY_IPV6_MULTICAST_Xm,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_L3_ENTRY_IPV6_MULTICAST_X_BCM56840_B0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_L3_ENTRY_IPV6_MULTICAST_Ym,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_L3_ENTRY_IPV6_MULTICAST_Y_BCM56840_B0m,
#endif
#if defined(BCM_56504_A0)
    SOC_MEM_INT_L3_ENTRY_IPV6_UNICASTm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_L3_ENTRY_IPV6_UNICAST_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_L3_ENTRY_IPV6_UNICAST_BCM56142_A0m,
#endif
#if defined(BCM_56224_A0)
    SOC_MEM_INT_L3_ENTRY_IPV6_UNICAST_BCM56224_A0m,
#endif
#if defined(BCM_56224_B0)
    SOC_MEM_INT_L3_ENTRY_IPV6_UNICAST_BCM56224_B0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0)
    SOC_MEM_INT_L3_ENTRY_IPV6_UNICAST_BCM56304_B0m,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    SOC_MEM_INT_L3_ENTRY_IPV6_UNICAST_BCM56314_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_L3_ENTRY_IPV6_UNICAST_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_L3_ENTRY_IPV6_UNICAST_BCM56440_A0m,
#endif
#if defined(BCM_56504_B0)
    SOC_MEM_INT_L3_ENTRY_IPV6_UNICAST_BCM56504_B0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_L3_ENTRY_IPV6_UNICAST_BCM56514_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_L3_ENTRY_IPV6_UNICAST_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_L3_ENTRY_IPV6_UNICAST_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_L3_ENTRY_IPV6_UNICAST_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_L3_ENTRY_IPV6_UNICAST_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_L3_ENTRY_IPV6_UNICAST_BCM56685_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_L3_ENTRY_IPV6_UNICAST_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_L3_ENTRY_IPV6_UNICAST_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_L3_ENTRY_IPV6_UNICAST_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_L3_ENTRY_IPV6_UNICAST_BCM56840_B0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_L3_ENTRY_IPV6_UNICAST_SCRATCHm,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_L3_ENTRY_IPV6_UNICAST_SCRATCH_BCM56142_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_L3_ENTRY_IPV6_UNICAST_SCRATCH_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_L3_ENTRY_IPV6_UNICAST_SCRATCH_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_L3_ENTRY_IPV6_UNICAST_SCRATCH_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_L3_ENTRY_IPV6_UNICAST_SCRATCH_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_L3_ENTRY_IPV6_UNICAST_SCRATCH_BCM56685_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_L3_ENTRY_IPV6_UNICAST_SCRATCH_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_L3_ENTRY_IPV6_UNICAST_Xm,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_L3_ENTRY_IPV6_UNICAST_X_BCM56840_B0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_L3_ENTRY_IPV6_UNICAST_Ym,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_L3_ENTRY_IPV6_UNICAST_Y_BCM56840_B0m,
#endif
#if defined(BCM_56504_A0)
    SOC_MEM_INT_L3_ENTRY_ONLYm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_L3_ENTRY_ONLY_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_L3_ENTRY_ONLY_BCM56142_A0m,
#endif
#if defined(BCM_56224_A0)
    SOC_MEM_INT_L3_ENTRY_ONLY_BCM56224_A0m,
#endif
#if defined(BCM_56224_B0)
    SOC_MEM_INT_L3_ENTRY_ONLY_BCM56224_B0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0)
    SOC_MEM_INT_L3_ENTRY_ONLY_BCM56304_B0m,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    SOC_MEM_INT_L3_ENTRY_ONLY_BCM56314_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_L3_ENTRY_ONLY_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_L3_ENTRY_ONLY_BCM56440_A0m,
#endif
#if defined(BCM_56504_B0)
    SOC_MEM_INT_L3_ENTRY_ONLY_BCM56504_B0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_L3_ENTRY_ONLY_BCM56514_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_L3_ENTRY_ONLY_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_L3_ENTRY_ONLY_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_L3_ENTRY_ONLY_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_L3_ENTRY_ONLY_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_L3_ENTRY_ONLY_BCM56685_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_L3_ENTRY_ONLY_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_L3_ENTRY_ONLY_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_L3_ENTRY_ONLY_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_L3_ENTRY_ONLY_BCM56840_B0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_L3_ENTRY_V4m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_L3_ENTRY_V6m,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_L3_ENTRY_V4_BCM56602_A0m,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_L3_ENTRY_V6_BCM56602_A0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_L3_ENTRY_VALID_ONLYm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_L3_ENTRY_VALID_ONLY_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_L3_ENTRY_VALID_ONLY_BCM56142_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_L3_ENTRY_VALID_ONLY_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_L3_ENTRY_VALID_ONLY_BCM56304_B0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_L3_ENTRY_VALID_ONLY_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_L3_ENTRY_VALID_ONLY_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_L3_ENTRY_VALID_ONLY_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_L3_ENTRY_VALID_ONLY_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_L3_ENTRY_VALID_ONLY_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_L3_ENTRY_VALID_ONLY_BCM56685_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_L3_ENTRY_VALID_ONLY_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_L3_ENTRY_VALID_ONLY_BCM56820_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_L3_IIFm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_L3_IIF_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_L3_IIF_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_L3_IIF_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_L3_IIF_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_L3_IIF_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_L3_IIF_BCM56685_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_L3_IIF_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_L3_IIF_BCM56840_B0m,
#endif
#if defined(BCM_5690_A0)
    SOC_MEM_INT_L3_INTFm,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_L3_INTF_BCM5665_A0m,
#endif
#if defined(BCM_5673_A0)
    SOC_MEM_INT_L3_INTF_BCM5673_A0m,
#endif
#if defined(BCM_5674_A0)
    SOC_MEM_INT_L3_INTF_BCM5674_A0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_L3_INTF_BCM5695_A0m,
#endif
#if defined(BCM_5690_A0)
    SOC_MEM_INT_L3_IPMCm,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_L3_IPMC_1m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_L3_IPMC_1_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_L3_IPMC_1_BCM56524_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_L3_IPMC_1_BCM56685_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_L3_IPMC_1_BCM56840_A0m,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_L3_IPMC_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_L3_IPMC_BCM56142_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_L3_IPMC_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0)
    SOC_MEM_INT_L3_IPMC_BCM56304_B0m,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    SOC_MEM_INT_L3_IPMC_BCM56314_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_L3_IPMC_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_L3_IPMC_BCM56440_A0m,
#endif
#if defined(BCM_56504_A0)
    SOC_MEM_INT_L3_IPMC_BCM56504_A0m,
#endif
#if defined(BCM_56504_B0)
    SOC_MEM_INT_L3_IPMC_BCM56504_B0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_L3_IPMC_BCM56514_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_L3_IPMC_BCM56524_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_L3_IPMC_BCM56601_A0m,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_L3_IPMC_BCM56602_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_L3_IPMC_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_L3_IPMC_BCM56634_A0m,
#endif
#if defined(BCM_5665_A0)
    SOC_MEM_INT_L3_IPMC_BCM5665_A0m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_B0)
    SOC_MEM_INT_L3_IPMC_BCM5665_B0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_L3_IPMC_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_L3_IPMC_BCM56685_A0m,
#endif
#if defined(BCM_5673_A0)
    SOC_MEM_INT_L3_IPMC_BCM5673_A0m,
#endif
#if defined(BCM_5674_A0)
    SOC_MEM_INT_L3_IPMC_BCM5674_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_L3_IPMC_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_L3_IPMC_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_L3_IPMC_BCM56840_A0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_L3_IPMC_BCM5695_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_L3_IPMC_REMAPm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_L3_IPMC_REMAP_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_L3_IPMC_REMAP_BCM56524_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_L3_IPMC_REMAP_BCM56685_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_L3_IPMC_REMAP_BCM56840_A0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L3_LAm,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_L3_LPM_HITBITm,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_L3_LPM_HITBIT_BCM56602_A0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L3_MBm,
#endif
#if defined(BCM_56624_A0)
    SOC_MEM_INT_L3_MTU_VALUESm,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_L3_MTU_VALUES_BCM56142_A0m,
#endif
#if defined(BCM_56334_A0)
    SOC_MEM_INT_L3_MTU_VALUES_BCM56334_A0m,
#endif
#if defined(BCM_56334_B0)
    SOC_MEM_INT_L3_MTU_VALUES_BCM56334_B0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_L3_MTU_VALUES_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0)
    SOC_MEM_INT_L3_MTU_VALUES_BCM56524_A0m,
#endif
#if defined(BCM_56524_B0)
    SOC_MEM_INT_L3_MTU_VALUES_BCM56524_B0m,
#endif
#if defined(BCM_56624_B0)
    SOC_MEM_INT_L3_MTU_VALUES_BCM56624_B0m,
#endif
#if defined(BCM_56634_A0)
    SOC_MEM_INT_L3_MTU_VALUES_BCM56634_A0m,
#endif
#if defined(BCM_56634_B0)
    SOC_MEM_INT_L3_MTU_VALUES_BCM56634_B0m,
#endif
#if defined(BCM_56680_A0)
    SOC_MEM_INT_L3_MTU_VALUES_BCM56680_A0m,
#endif
#if defined(BCM_56680_B0)
    SOC_MEM_INT_L3_MTU_VALUES_BCM56680_B0m,
#endif
#if defined(BCM_56685_A0)
    SOC_MEM_INT_L3_MTU_VALUES_BCM56685_A0m,
#endif
#if defined(BCM_56685_B0)
    SOC_MEM_INT_L3_MTU_VALUES_BCM56685_B0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_L3_MTU_VALUES_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_L3_MTU_VALUES_BCM56840_B0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L3_N0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L3_N1m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L3_N2m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L3_NGm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L3_NMm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L3_NPm,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_MEM_INT_L3_TUNNELm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_L3_TUNNEL_BCM53314_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_L3_TUNNEL_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_L3_TUNNEL_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0)
    SOC_MEM_INT_L3_TUNNEL_BCM56304_B0m,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    SOC_MEM_INT_L3_TUNNEL_BCM56314_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_L3_TUNNEL_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_L3_TUNNEL_BCM56440_A0m,
#endif
#if defined(BCM_56504_A0)
    SOC_MEM_INT_L3_TUNNEL_BCM56504_A0m,
#endif
#if defined(BCM_56504_B0)
    SOC_MEM_INT_L3_TUNNEL_BCM56504_B0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_L3_TUNNEL_BCM56514_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_L3_TUNNEL_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_L3_TUNNEL_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_L3_TUNNEL_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0)
    SOC_MEM_INT_L3_TUNNEL_BCM56680_A0m,
#endif
#if defined(BCM_56680_B0)
    SOC_MEM_INT_L3_TUNNEL_BCM56680_B0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_L3_TUNNEL_BCM56685_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_L3_TUNNEL_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_L3_TUNNEL_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_L3_TUNNEL_BCM56840_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_MEM_INT_L3_TUNNEL_DATAm,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_MEM_INT_L3_TUNNEL_TCAMm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L4_BKm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L4_BPm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L4_FLm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L4_FSm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L4_LAm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L4_MBm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L4_N0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L4_N1m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L4_N2m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L4_NGm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L4_NMm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L4_NPm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L5_BKm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L5_BPm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L5_FLm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L5_FSm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L5_MBm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L5_N0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L5_N1m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L5_N2m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L5_NGm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L5_NMm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L5_NPm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L6_BKm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L6_BPm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L6_FLm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L6_FSm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L6_MBm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L6_N0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L6_N1m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L6_N2m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L6_NGm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L6_NMm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L6_NPm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L7_BKm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L7_BPm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L7_N0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L7_N1m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L7_N2m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L7_NGm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L7_NMm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_L7_NPm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_LAST_SENTm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_LEAFNODE_TO_QUEUEm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_LF_QDm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_LF_QPm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_LINK_STATUSm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LINK_STATUS_BCM56440_A0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_LLA_TRANSm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_L0_CHILD_STATE1m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_L0_CHILD_WEIGHT_CFG_CNTm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_L0_CONFIGm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_L0_EF_NEXTm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_L0_ERRORm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_L0_HEADS_TAILSm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_L0_MIN_BUCKET_Cm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_L0_MIN_CONFIG_Cm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_L0_MIN_NEXTm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_L0_PARENTm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_L0_PARENT_STATEm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_L0_SHAPER_BUCKET_Cm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_L0_SHAPER_CONFIG_Cm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_L0_WERR_MAX_SCm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_L0_WERR_NEXTm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_L0_XOFFm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_L1_CHILD_STATE1m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_L1_CHILD_WEIGHT_CFG_CNTm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_L1_CONFIGm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_L1_EF_NEXTm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_L1_ERRORm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_L1_HEADS_TAILSm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_L1_MIN_BUCKET_Cm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_L1_MIN_CONFIG_Cm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_L1_MIN_NEXTm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_L1_PARENTm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_L1_PARENT_STATEm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_L1_SHAPER_BUCKET_Cm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_L1_SHAPER_CONFIG_Cm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_L1_WERR_MAX_SCm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_L1_WERR_NEXTm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_L1_XOFFm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_L2_ACT_MINm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_L2_ACT_SHAPERm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_L2_ACT_XONm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_L2_CHILD_STATE1m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_L2_CHILD_WEIGHT_CFG_CNTm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_L2_EMPTY_STATEm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_L2_ERRORm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_L2_MIN_BUCKET_LOWER_Cm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_L2_MIN_BUCKET_UPPER_Cm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_L2_MIN_CONFIG_LOWER_Cm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_L2_MIN_CONFIG_UPPER_Cm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_L2_MIN_NEXTm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_L2_PARENTm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_L2_SHAPER_BUCKET_LOWERm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_L2_SHAPER_BUCKET_UPPERm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_L2_SHAPER_CONFIG_LOWERm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_L2_SHAPER_CONFIG_UPPERm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_L2_WERR_NEXTm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_L2_XOFFm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_PORT_CONFIGm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_PORT_ERRORm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_PORT_HEADSm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_PORT_PARENT_STATEm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_PORT_SHAPER_BUCKET_Cm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_PORT_SHAPER_CONFIG_Cm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_PORT_TAILSm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_PORT_TDMm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_PORT_WERR_MAX_SCm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LLS_PORT_XOFFm,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_LMEPm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_LMEP_1m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LMEP_1_BCM56440_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_LMEP_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LMEP_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_LMEP_BCM56524_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_LMEP_BCM56685_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_LOCAL_SW_DISABLE_DEFAULT_PBMm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_BCM56440_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRRm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_BCM56440_A0m,
#endif
#if defined(BCM_56504_B0)
    SOC_MEM_INT_LPORT_TABm,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_LPORT_TAB_BCM56142_A0m,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    SOC_MEM_INT_LPORT_TAB_BCM56314_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_LPORT_TAB_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_LPORT_TAB_BCM56440_A0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_LPORT_TAB_BCM56514_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_LPORT_TAB_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_LPORT_TAB_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_LPORT_TAB_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_LPORT_TAB_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_LPORT_TAB_BCM56685_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_LPORT_TAB_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_LPORT_TAB_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_LPORT_TAB_BCM56840_B0m,
#endif
#if defined(BCM_5690_A0) || defined(BCM_5695_A0)
    SOC_MEM_INT_MAC_BLOCKm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_MAC_BLOCK_BCM53314_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MAC_BLOCK_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MAC_BLOCK_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MAC_BLOCK_BCM56304_B0m,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_MEM_INT_MAC_BLOCK_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MAC_BLOCK_BCM56440_A0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_MAC_BLOCK_BCM56504_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MAC_BLOCK_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MAC_BLOCK_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MAC_BLOCK_BCM56634_A0m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_MAC_BLOCK_BCM5665_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_MAC_BLOCK_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MAC_BLOCK_BCM56685_A0m,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_MAC_BLOCK_BCM5673_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MAC_BLOCK_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MAC_BLOCK_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MAC_BLOCK_BCM56840_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MAC_LIMIT_PORT_MAP_TABLEm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_MAC_LIMIT_PORT_MAP_TABLE_BCM53314_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MAC_LIMIT_PORT_MAP_TABLE_BCM56224_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MAC_LIMIT_TRUNK_MAP_TABLEm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_MAC_LIMIT_TRUNK_MAP_TABLE_BCM53314_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MAC_LIMIT_TRUNK_MAP_TABLE_BCM56224_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MAID_REDUCTIONm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MAID_REDUCTION_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MAID_REDUCTION_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MAID_REDUCTION_BCM56524_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MAID_REDUCTION_BCM56685_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MA_INDEXm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MA_INDEX_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MA_INDEX_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MA_INDEX_BCM56524_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MA_INDEX_BCM56685_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MA_STATEm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MA_STATE_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MA_STATE_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MA_STATE_BCM56524_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MA_STATE_BCM56685_A0m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_MCU_CHANNEL3_DATAm,
#endif
#if defined(BCM_5675_A0)
    SOC_MEM_INT_MEM_EGR_MODMAPm,
#endif
#if defined(BCM_5670_A0)
    SOC_MEM_INT_MEM_INGBUFm,
#endif
#if defined(BCM_5675_A0)
    SOC_MEM_INT_MEM_INGBUF_BCM5675_A0m,
#endif
#if defined(BCM_5675_A0)
    SOC_MEM_INT_MEM_ING_MODMAPm,
#endif
#if defined(BCM_5675_A0)
    SOC_MEM_INT_MEM_ING_SRCMODBLKm,
#endif
#if defined(BCM_5675_A0)
    SOC_MEM_INT_MEM_IPMCm,
#endif
#if defined(BCM_5670_A0)
    SOC_MEM_INT_MEM_LLAm,
#endif
#if defined(BCM_5675_A0)
    SOC_MEM_INT_MEM_LLA_BCM5675_A0m,
#endif
#if defined(BCM_5670_A0)
    SOC_MEM_INT_MEM_MCm,
#endif
#if defined(BCM_5675_A0)
    SOC_MEM_INT_MEM_MC_BCM5675_A0m,
#endif
#if defined(BCM_5670_A0)
    SOC_MEM_INT_MEM_PPm,
#endif
#if defined(BCM_5675_A0)
    SOC_MEM_INT_MEM_PP_BCM5675_A0m,
#endif
#if defined(BCM_5675_A0)
    SOC_MEM_INT_MEM_TRUNK_PORT_POOLm,
#endif
#if defined(BCM_5670_A0)
    SOC_MEM_INT_MEM_UCm,
#endif
#if defined(BCM_5675_A0)
    SOC_MEM_INT_MEM_UC_BCM5675_A0m,
#endif
#if defined(BCM_5670_A0)
    SOC_MEM_INT_MEM_VIDm,
#endif
#if defined(BCM_5675_A0)
    SOC_MEM_INT_MEM_VID_BCM5675_A0m,
#endif
#if defined(BCM_5670_A0)
    SOC_MEM_INT_MEM_XQm,
#endif
#if defined(BCM_5675_A0)
    SOC_MEM_INT_MEM_XQ_BCM5675_A0m,
#endif
#if defined(BCM_5670_A0)
    SOC_MEM_INT_MEM_XQ_PTRSm,
#endif
#if defined(BCM_5675_A0)
    SOC_MEM_INT_MEM_XQ_PTRS_BCM5675_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MIRROR_CONTROLm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MIRROR_CONTROL_BCM56440_A0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_AGING_CTRm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_MMU_AGING_CTR_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_AGING_CTR_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_AGING_CTR_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MMU_AGING_CTR_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_AGING_CTR_BCM56304_B0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_AGING_CTR_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_AGING_CTR_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_AGING_CTR_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_AGING_CTR_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_AGING_CTR_BCM56680_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_AGING_CTR_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_AGING_CTR_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_AGING_CTR_BCM56840_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_MMU_AGING_CTR_BCM88732_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_AGING_CTR_EXTm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_AGING_CTR_INTm,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_AGING_EXPm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_MMU_AGING_EXP_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_AGING_EXP_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_AGING_EXP_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MMU_AGING_EXP_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_AGING_EXP_BCM56304_B0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_AGING_EXP_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_AGING_EXP_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_AGING_EXP_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_AGING_EXP_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_AGING_EXP_BCM56680_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_AGING_EXP_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_AGING_EXP_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_AGING_EXP_BCM56840_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_MMU_AGING_EXP_BCM88732_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_AGING_EXP_EXTm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_AGING_EXP_INTm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_AGING_LMT_EXTm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_AGING_LMT_INTm,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_ARB_TDM_TABLEm,
#endif
#if defined(BCM_56504_A0)
    SOC_MEM_INT_MMU_CBPCELLHEADERm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_MMU_CBPCELLHEADER_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_CBPCELLHEADER_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_CBPCELLHEADER_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0)
    SOC_MEM_INT_MMU_CBPCELLHEADER_BCM56224_A0m,
#endif
#if defined(BCM_56224_B0)
    SOC_MEM_INT_MMU_CBPCELLHEADER_BCM56224_B0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0)
    SOC_MEM_INT_MMU_CBPCELLHEADER_BCM56304_B0m,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_CBPCELLHEADER_BCM56314_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_CBPCELLHEADER_BCM56334_A0m,
#endif
#if defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_CBPCELLHEADER_BCM56504_B0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_CBPCELLHEADER_BCM56624_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_MMU_CBPCELLHEADER_BCM56680_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_CBPCELLHEADER_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_CBPCELLHEADER_BCM56820_A0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_CBPDATA0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_CBPDATA1m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_CBPDATA2m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_CBPDATA3m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_CBPDATA4m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_CBPDATA5m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_CBPDATA6m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_CBPDATA7m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_CBPDATA8m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_CBPDATA9m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_CBPDATA10m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_CBPDATA11m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_CBPDATA12m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_CBPDATA13m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_CBPDATA14m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_CBPDATA15m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_CBPDATA16m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_CBPDATA17m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_CBPDATA18m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_CBPDATA19m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_CBPDATA20m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_CBPDATA21m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_CBPDATA22m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_CBPDATA23m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_CBPDATA24m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_CBPDATA25m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_CBPDATA26m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_CBPDATA27m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_CBPDATA28m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_CBPDATA29m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_CBPDATA30m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_CBPDATA31m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA32m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA33m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA34m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA35m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA36m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA37m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA38m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA39m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA40m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA41m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA42m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA43m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA44m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA45m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA46m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA47m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA48m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA49m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA50m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA51m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA52m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA53m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA54m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA55m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA56m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA57m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA58m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA59m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA60m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA61m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA62m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA63m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA64m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA65m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA66m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA67m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA68m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA69m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA70m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA71m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA72m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA73m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA74m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA75m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA76m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA77m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA78m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA79m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA80m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA81m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA82m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA83m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA84m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA85m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA86m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA87m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA88m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA89m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA90m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA91m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA92m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA93m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA94m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA95m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA96m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA97m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA98m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA99m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA100m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA101m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA102m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA103m,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_MMU_CBPDATA0_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_CBPDATA0_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_CBPDATA0_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MMU_CBPDATA0_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_CBPDATA0_BCM56304_B0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_CBPDATA0_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_CBPDATA0_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_CBPDATA0_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_CBPDATA0_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_CBPDATA0_BCM56680_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_CBPDATA0_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_CBPDATA0_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA0_BCM56840_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_MMU_CBPDATA0_BCM88732_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_CBPDATA10_BCM56304_B0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_CBPDATA10_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_CBPDATA10_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_CBPDATA10_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_CBPDATA10_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_CBPDATA10_BCM56680_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_CBPDATA10_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_CBPDATA10_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA10_BCM56840_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_MMU_CBPDATA10_BCM88732_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_CBPDATA11_BCM56304_B0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_CBPDATA11_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_CBPDATA11_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_CBPDATA11_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_CBPDATA11_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_CBPDATA11_BCM56680_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_CBPDATA11_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_CBPDATA11_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA11_BCM56840_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_MMU_CBPDATA11_BCM88732_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_CBPDATA12_BCM56304_B0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_CBPDATA12_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_CBPDATA12_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_CBPDATA12_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_CBPDATA12_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_CBPDATA12_BCM56680_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_CBPDATA12_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_CBPDATA12_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA12_BCM56840_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_MMU_CBPDATA12_BCM88732_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_CBPDATA13_BCM56304_B0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_CBPDATA13_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_CBPDATA13_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_CBPDATA13_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_CBPDATA13_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_CBPDATA13_BCM56680_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_CBPDATA13_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_CBPDATA13_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA13_BCM56840_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_MMU_CBPDATA13_BCM88732_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_CBPDATA14_BCM56304_B0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_CBPDATA14_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_CBPDATA14_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_CBPDATA14_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_CBPDATA14_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_CBPDATA14_BCM56680_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_CBPDATA14_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_CBPDATA14_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA14_BCM56840_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_MMU_CBPDATA14_BCM88732_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_CBPDATA15_BCM56304_B0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_CBPDATA15_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_CBPDATA15_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_CBPDATA15_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_CBPDATA15_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_CBPDATA15_BCM56680_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_CBPDATA15_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_CBPDATA15_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA15_BCM56840_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_MMU_CBPDATA15_BCM88732_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_CBPDATA16_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_CBPDATA16_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_CBPDATA16_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_CBPDATA16_BCM56680_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA16_BCM56840_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_CBPDATA17_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_CBPDATA17_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_CBPDATA17_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_CBPDATA17_BCM56680_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA17_BCM56840_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_CBPDATA18_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_CBPDATA18_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_CBPDATA18_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_CBPDATA18_BCM56680_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA18_BCM56840_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_CBPDATA19_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_CBPDATA19_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_CBPDATA19_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_CBPDATA19_BCM56680_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA19_BCM56840_A0m,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_MMU_CBPDATA1_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_CBPDATA1_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_CBPDATA1_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MMU_CBPDATA1_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_CBPDATA1_BCM56304_B0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_CBPDATA1_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_CBPDATA1_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_CBPDATA1_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_CBPDATA1_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_CBPDATA1_BCM56680_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_CBPDATA1_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_CBPDATA1_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA1_BCM56840_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_MMU_CBPDATA1_BCM88732_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_CBPDATA20_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_CBPDATA20_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_CBPDATA20_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_CBPDATA20_BCM56680_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA20_BCM56840_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_CBPDATA21_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_CBPDATA21_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_CBPDATA21_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_CBPDATA21_BCM56680_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA21_BCM56840_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_CBPDATA22_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_CBPDATA22_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_CBPDATA22_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_CBPDATA22_BCM56680_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA22_BCM56840_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_CBPDATA23_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_CBPDATA23_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_CBPDATA23_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_CBPDATA23_BCM56680_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA23_BCM56840_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_CBPDATA24_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_CBPDATA24_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_CBPDATA24_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_CBPDATA24_BCM56680_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA24_BCM56840_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_CBPDATA25_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_CBPDATA25_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_CBPDATA25_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_CBPDATA25_BCM56680_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA25_BCM56840_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_CBPDATA26_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_CBPDATA26_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_CBPDATA26_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_CBPDATA26_BCM56680_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA26_BCM56840_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_CBPDATA27_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_CBPDATA27_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_CBPDATA27_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_CBPDATA27_BCM56680_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA27_BCM56840_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_CBPDATA28_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_CBPDATA28_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_CBPDATA28_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_CBPDATA28_BCM56680_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA28_BCM56840_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_CBPDATA29_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_CBPDATA29_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_CBPDATA29_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_CBPDATA29_BCM56680_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA29_BCM56840_A0m,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_MMU_CBPDATA2_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_CBPDATA2_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_CBPDATA2_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MMU_CBPDATA2_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_CBPDATA2_BCM56304_B0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_CBPDATA2_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_CBPDATA2_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_CBPDATA2_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_CBPDATA2_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_CBPDATA2_BCM56680_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_CBPDATA2_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_CBPDATA2_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA2_BCM56840_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_MMU_CBPDATA2_BCM88732_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_CBPDATA30_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_CBPDATA30_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_CBPDATA30_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_CBPDATA30_BCM56680_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA30_BCM56840_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_CBPDATA31_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_CBPDATA31_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_CBPDATA31_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_CBPDATA31_BCM56680_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA31_BCM56840_A0m,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_MMU_CBPDATA3_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_CBPDATA3_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_CBPDATA3_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MMU_CBPDATA3_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_CBPDATA3_BCM56304_B0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_CBPDATA3_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_CBPDATA3_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_CBPDATA3_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_CBPDATA3_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_CBPDATA3_BCM56680_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_CBPDATA3_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_CBPDATA3_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA3_BCM56840_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_MMU_CBPDATA3_BCM88732_A0m,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_MMU_CBPDATA4_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_CBPDATA4_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_CBPDATA4_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MMU_CBPDATA4_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_CBPDATA4_BCM56304_B0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_CBPDATA4_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_CBPDATA4_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_CBPDATA4_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_CBPDATA4_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_CBPDATA4_BCM56680_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_CBPDATA4_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_CBPDATA4_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA4_BCM56840_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_MMU_CBPDATA4_BCM88732_A0m,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_MMU_CBPDATA5_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_CBPDATA5_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_CBPDATA5_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MMU_CBPDATA5_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_CBPDATA5_BCM56304_B0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_CBPDATA5_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_CBPDATA5_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_CBPDATA5_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_CBPDATA5_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_CBPDATA5_BCM56680_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_CBPDATA5_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_CBPDATA5_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA5_BCM56840_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_MMU_CBPDATA5_BCM88732_A0m,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_MMU_CBPDATA6_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_CBPDATA6_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_CBPDATA6_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MMU_CBPDATA6_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_CBPDATA6_BCM56304_B0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_CBPDATA6_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_CBPDATA6_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_CBPDATA6_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_CBPDATA6_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_CBPDATA6_BCM56680_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_CBPDATA6_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_CBPDATA6_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA6_BCM56840_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_MMU_CBPDATA6_BCM88732_A0m,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_MMU_CBPDATA7_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_CBPDATA7_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_CBPDATA7_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MMU_CBPDATA7_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_CBPDATA7_BCM56304_B0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_CBPDATA7_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_CBPDATA7_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_CBPDATA7_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_CBPDATA7_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_CBPDATA7_BCM56680_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_CBPDATA7_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_CBPDATA7_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA7_BCM56840_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_MMU_CBPDATA7_BCM88732_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_CBPDATA8_BCM56304_B0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_CBPDATA8_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_CBPDATA8_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_CBPDATA8_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_CBPDATA8_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_CBPDATA8_BCM56680_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_CBPDATA8_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_CBPDATA8_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA8_BCM56840_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_MMU_CBPDATA8_BCM88732_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_CBPDATA9_BCM56304_B0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_CBPDATA9_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_CBPDATA9_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_CBPDATA9_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_CBPDATA9_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_CBPDATA9_BCM56680_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_CBPDATA9_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_CBPDATA9_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CBPDATA9_BCM56840_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_MMU_CBPDATA9_BCM88732_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_CBPI_0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_CBPI_1m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_CBPI_2m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_CBPI_3m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_CBPI_4m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_CBPI_5m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_CBPI_6m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_CBPI_7m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_CBPI_8m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_CBPI_9m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_CBPI_10m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_CBPI_11m,
#endif
#if defined(BCM_56504_A0)
    SOC_MEM_INT_MMU_CBPPKTHEADER0m,
#endif
#if defined(BCM_56504_A0)
    SOC_MEM_INT_MMU_CBPPKTHEADER1m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_CBPPKTHEADER2m,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_MMU_CBPPKTHEADER0_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_CBPPKTHEADER0_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_CBPPKTHEADER0_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MMU_CBPPKTHEADER0_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0)
    SOC_MEM_INT_MMU_CBPPKTHEADER0_BCM56304_B0m,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_CBPPKTHEADER0_BCM56314_A0m,
#endif
#if defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_CBPPKTHEADER0_BCM56504_B0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_CBPPKTHEADER0_MEM0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_CBPPKTHEADER0_MEM1m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_CBPPKTHEADER0_MEM2m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_CBPPKTHEADER0_MEM3m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_CBPPKTHEADER0_MEM0_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_CBPPKTHEADER0_MEM0_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_CBPPKTHEADER0_MEM0_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_CBPPKTHEADER0_MEM0_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_MMU_CBPPKTHEADER0_MEM0_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_CBPPKTHEADER0_MEM0_BCM56685_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_CBPPKTHEADER0_MEM0_BCM56820_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_MMU_CBPPKTHEADER0_MEM0_BCM88732_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_CBPPKTHEADER0_MEM1_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_CBPPKTHEADER0_MEM1_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_CBPPKTHEADER0_MEM1_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_CBPPKTHEADER0_MEM1_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_MMU_CBPPKTHEADER0_MEM1_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_CBPPKTHEADER0_MEM1_BCM56685_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_CBPPKTHEADER0_MEM1_BCM56820_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_MMU_CBPPKTHEADER0_MEM1_BCM88732_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_CBPPKTHEADER0_MEM2_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_CBPPKTHEADER0_MEM2_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_CBPPKTHEADER0_MEM2_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_CBPPKTHEADER0_MEM2_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_MMU_CBPPKTHEADER0_MEM2_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_CBPPKTHEADER0_MEM2_BCM56685_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_CBPPKTHEADER0_MEM2_BCM56820_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_MMU_CBPPKTHEADER0_MEM2_BCM88732_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_CBPPKTHEADER0_MEM3_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_CBPPKTHEADER0_MEM3_BCM56634_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_CBPPKTHEADER0_MEM3_BCM56685_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_MMU_CBPPKTHEADER0_MEM3_BCM88732_A0m,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_MMU_CBPPKTHEADER1_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_CBPPKTHEADER1_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_CBPPKTHEADER1_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MMU_CBPPKTHEADER1_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0)
    SOC_MEM_INT_MMU_CBPPKTHEADER1_BCM56304_B0m,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_CBPPKTHEADER1_BCM56314_A0m,
#endif
#if defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_CBPPKTHEADER1_BCM56504_B0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_CBPPKTHEADER1_MEM0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_CBPPKTHEADER1_MEM1m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_CBPPKTHEADER1_MEM2m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_CBPPKTHEADER1_MEM0_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_CBPPKTHEADER1_MEM0_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_CBPPKTHEADER1_MEM0_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_CBPPKTHEADER1_MEM0_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_MMU_CBPPKTHEADER1_MEM0_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_CBPPKTHEADER1_MEM0_BCM56685_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_CBPPKTHEADER1_MEM0_BCM56820_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_CBPPKTHEADER1_MEM1_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_CBPPKTHEADER1_MEM1_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_CBPPKTHEADER1_MEM1_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_CBPPKTHEADER1_MEM1_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_MMU_CBPPKTHEADER1_MEM1_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_CBPPKTHEADER1_MEM1_BCM56685_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_CBPPKTHEADER1_MEM1_BCM56820_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_CBPPKTHEADER1_MEM2_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_CBPPKTHEADER1_MEM2_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_MMU_CBPPKTHEADER1_MEM2_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_CBPPKTHEADER1_MEM2_BCM56685_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_CBPPKTHEADER2_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_CBPPKTHEADER2_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_CBPPKTHEADER2_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_MMU_CBPPKTHEADER2_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_CBPPKTHEADER2_BCM56685_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_CBPPKTHEADERCPUm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_CBPPKTHEADERCPU_BCM56334_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_CBPPKTHEADERCPU_BCM56624_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_MMU_CBPPKTHEADERCPU_BCM56680_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_CBPPKTHEADERCPU_BCM56820_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_CBPPKTHEADER_EXTm,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_CBPPKTLENGTHm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_MMU_CBPPKTLENGTH_BCM88732_A0m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_CCPm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_CCPE_MEMm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_CCPI_MEMm,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_CCPTRm,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_MMU_CCPTR_BCM56601_A0m,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_MMU_CCPTR_BCM56602_A0m,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_MMU_CCP_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_CCP_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_CCP_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MMU_CCP_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_CCP_BCM56304_B0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_CCP_BCM56504_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_MMU_CCP_BCM56601_A0m,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_MMU_CCP_BCM56602_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_CCP_MEMm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_CCP_MEM_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_CCP_MEM_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_CCP_MEM_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_CCP_MEM_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_MMU_CCP_MEM_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_CCP_MEM_BCM56685_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_CCP_MEM_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CCP_MEM_BCM56840_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_CCP_RELEASE_FIFOm,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_CCP_RELEASE_FIFO_BCM56524_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_CCP_RELEASE_FIFO_BCM56685_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_CELLCHKm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CELLCHK0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CELLCHK1m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CELLCHK2m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CELLCHK3m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_CELLCHK_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_CELLCHK_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_CELLCHK_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_CELLCHK_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_CELLCHK_BCM56680_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_CELLCHK_BCM56820_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_MMU_CELLCHK_BCM88732_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_CELLLINKm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_CELLLINKEm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_CELLLINKIm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_CELLLINK_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_CELLLINK_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_CELLLINK_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_CELLLINK_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_MMU_CELLLINK_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_CELLLINK_BCM56685_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_CELLLINK_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CELLLINK_BCM56840_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_MMU_CELLLINK_BCM88732_A0m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_CELLPTRSWAP_CG0_CH0_HIm,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_CELLPTRSWAP_CG0_CH0_LOm,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_CELLPTRSWAP_CG0_CH1_HIm,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_CELLPTRSWAP_CG0_CH1_LOm,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_CELLPTRSWAP_CG1_CH0_HIm,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_CELLPTRSWAP_CG1_CH0_LOm,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_CELLPTRSWAP_CG1_CH1_LOm,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_MMU_CELLPTRSWAP_CH0_HIm,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_MMU_CELLPTRSWAP_CH0_HI_BCM56602_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_MMU_CELLPTRSWAP_CH0_LOm,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_MMU_CELLPTRSWAP_CH0_LO_BCM56602_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_MMU_CELLPTRSWAP_CH1_HIm,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_MMU_CELLPTRSWAP_CH1_HI_BCM56602_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_MMU_CELLPTRSWAP_CH1_LOm,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_MMU_CELLPTRSWAP_CH1_LO_BCM56602_A0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_CFAPm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_CFAPE_BITMAPm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_CFAPE_STACKm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_CFAPI_BITMAPm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_CFAPI_STACKm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CFAP_BANK0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CFAP_BANK1m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CFAP_BANK2m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CFAP_BANK3m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CFAP_BANK4m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CFAP_BANK5m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CFAP_BANK6m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CFAP_BANK7m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CFAP_BANK8m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CFAP_BANK9m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CFAP_BANK10m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CFAP_BANK11m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CFAP_BANK12m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CFAP_BANK13m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CFAP_BANK14m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CFAP_BANK15m,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_MMU_CFAP_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_CFAP_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_CFAP_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MMU_CFAP_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_CFAP_BCM56304_B0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_CFAP_MEMm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_CFAP_MEM_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_CFAP_MEM_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_CFAP_MEM_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_CFAP_MEM_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_CFAP_MEM_BCM56680_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_CFAP_MEM_BCM56820_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_MMU_CFAP_MEM_BCM88732_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CHFC_SYSPORT_MAPPINGm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CPQLINKm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CTR_COLOR_DROP_MEMm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CTR_MC_DROP_MEMm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_CTR_UC_DROP_MEMm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_DEQ_AGING_MASK_LOOKUP_TABLE_MEMm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_ENQ_CBP_32B_WR_STORE_0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_ENQ_CBP_32B_WR_STORE_1m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_ENQ_CBP_32B_WR_STORE_2m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_ENQ_FAP_BITMAPm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_ENQ_FAP_STACKm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_ENQ_RQE_WR_COMPLETE_0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_ENQ_RQE_WR_COMPLETE_1m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_ENQ_RQE_WR_COMPLETE_2m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_EXT_MC_GROUP_MAPm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_EXT_MC_QUEUE_LIST0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_EXT_MC_QUEUE_LIST1m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_EXT_MC_QUEUE_LIST4m,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_FIRSTCELLPTR_CG0m,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_FIRSTCELLPTR_CG1m,
#endif
#if defined(BCM_5650_C0)
    SOC_MEM_INT_MMU_FIRSTCELLPTR_CG0_BCM5650_C0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_MMU_IBPSTATUSm,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_MMU_IBPSTATUS_BCM56602_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_MMU_IBSm,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_MMU_IBS_BCM56602_A0m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_IBS_CG0_CH0m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_IBS_CG0_CH1m,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_IBS_CG1_CH0m,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_IBS_CG1_CH1m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_MMU_INGPKTCELLLIMITIBPm,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_MMU_INGPKTCELLLIMITIBP_BCM56602_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_MMU_INGPKTCELLUSEm,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_MMU_INGPKTCELLUSE_BCM56602_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_INTFI_BASE_TBLm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_INTFI_DEBUG_MEMm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_INTFI_FC_STATE_TBLm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_INTFI_MAP_TBLm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_INTFI_XLATE_TBLm,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_INTFO_TC2PRI_MAPPINGm,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_IPMCBITMAP_CG0m,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_IPMCBITMAP_CG1m,
#endif
#if defined(BCM_5650_C0)
    SOC_MEM_INT_MMU_IPMCBITMAP_CG0_BCM5650_C0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL1m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL2m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL3m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL4m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL5m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL6m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL7m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL8m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL9m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL10m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL11m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL12m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL13m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL14m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL15m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL16m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL17m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL18m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL19m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL20m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL21m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL22m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL23m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL24m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL25m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL26m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL27m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL28m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL29m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL30m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL31m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL32m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL33m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL34m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL35m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL36m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL37m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL38m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL39m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL40m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL41m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL42m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL43m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL44m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL45m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL46m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL47m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL48m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL49m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL50m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL51m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL52m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL53m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL54m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL55m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL56m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL57m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL58m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL59m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL60m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL61m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL62m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL63m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL64m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL65m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL0_BCM56142_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL0_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL0_BCM56304_B0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL0_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL0_BCM56440_A0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL0_BCM56514_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL0_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL0_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL0_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL0_BCM56680_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL0_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL0_BCM56820_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL1_BCM56142_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL1_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL1_BCM56304_B0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL1_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL1_BCM56440_A0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL1_BCM56514_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL1_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL1_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL1_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL1_BCM56680_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL1_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL1_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL1_BCM56840_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL2_BCM56142_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL2_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL2_BCM56304_B0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL2_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL2_BCM56440_A0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL2_BCM56514_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL2_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL2_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL2_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL2_BCM56680_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL2_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL2_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL2_BCM56840_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL3_BCM56142_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL3_BCM56304_B0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL3_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL3_BCM56440_A0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL3_BCM56514_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL3_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL3_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL3_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL3_BCM56680_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL3_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL3_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL3_BCM56840_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL4_BCM56142_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL4_BCM56304_B0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL4_BCM56440_A0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL4_BCM56514_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL4_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL4_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL4_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL4_BCM56680_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL4_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL4_BCM56840_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL5_BCM56142_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL5_BCM56304_B0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL5_BCM56514_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL5_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL5_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL5_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL5_BCM56680_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL5_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL5_BCM56840_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL6_BCM56304_B0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL6_BCM56514_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL6_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL6_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL6_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL6_BCM56680_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL6_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL6_BCM56840_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL7_BCM56304_B0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL7_BCM56514_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL7_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL7_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL7_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL7_BCM56680_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL7_BCM56840_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL8_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL8_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL8_BCM56680_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_GROUP_TBL8_BCM56840_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_MMU_IPMC_INDEXm,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_MMU_IPMC_INDEX_BCM56602_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_MMU_IPMC_PTRm,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_MMU_IPMC_PTR_BCM56602_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_MMU_IPMC_REP_10G_MEMORYm,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_MMU_IPMC_REP_10G_MEMORY_BCM56602_A0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_MEM_INT_MMU_IPMC_VLAN_TBLm,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_IPMC_VLAN_TBL_BCM56142_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MMU_IPMC_VLAN_TBL_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_IPMC_VLAN_TBL_BCM56304_B0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_IPMC_VLAN_TBL_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_IPMC_VLAN_TBL_BCM56440_A0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_IPMC_VLAN_TBL_BCM56514_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_IPMC_VLAN_TBL_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_IPMC_VLAN_TBL_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_IPMC_VLAN_TBL_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_MMU_IPMC_VLAN_TBL_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_IPMC_VLAN_TBL_BCM56685_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_IPMC_VLAN_TBL_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_IPMC_VLAN_TBL_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_MMU_IPMC_VLAN_TBL_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_IPMC_VLAN_TBL_BCM56840_B0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_IPMC_VLAN_TBL_MEM0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_IPMC_VLAN_TBL_MEM1m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_IPMC_VLAN_TBL_MEM0_BCM56820_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_IPMC_VLAN_TBL_MEM1_BCM56820_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_ITE_CTRL_0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_ITE_CTRL_1m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_ITE_PACKET_PTR_STOREm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_ITE_QMGR_FLLm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_ITE_QMGR_QLLm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_ITE_WORK_QUEUE_0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_ITE_WORK_QUEUE_1m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_ITE_WORK_QUEUE_2m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_MAX_BUCKET_GPORTm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_MMU_MAX_BUCKET_GPORT_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_MAX_BUCKET_GPORT_BCM56142_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MMU_MAX_BUCKET_GPORT_BCM56224_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO1m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO2m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO3m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO4m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO5m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO6m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO7m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO8m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO9m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO10m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO11m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO12m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO13m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO14m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO15m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO16m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO17m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO18m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO19m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO20m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO21m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO22m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO23m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO24m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO25m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO26m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO27m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO28m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO29m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO30m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO31m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO32m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO33m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO34m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO35m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO36m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO37m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO38m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO39m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO40m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO41m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO42m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO43m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO44m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO45m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO46m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO47m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO48m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO49m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO50m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO51m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO52m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO53m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO54m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO55m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO56m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO57m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO58m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO59m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO60m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO61m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO62m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO63m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO64m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_MC_FIFO65m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_MMU_MEMORIES1_AGING_CTRm,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_MMU_MEMORIES1_AGING_EXPm,
#endif
#if defined(BCM_5690_A0)
    SOC_MEM_INT_MMU_MEMORIES1_CBPDATA0m,
#endif
#if defined(BCM_5690_A0)
    SOC_MEM_INT_MMU_MEMORIES1_CBPDATA1m,
#endif
#if defined(BCM_5690_A0)
    SOC_MEM_INT_MMU_MEMORIES1_CBPDATA2m,
#endif
#if defined(BCM_5690_A0)
    SOC_MEM_INT_MMU_MEMORIES1_CBPDATA3m,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_MMU_MEMORIES1_CBPDATA0_BCM5673_A0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_MMU_MEMORIES1_CBPDATA0_BCM5695_A0m,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_MMU_MEMORIES1_CBPDATA1_BCM5673_A0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_MMU_MEMORIES1_CBPDATA1_BCM5695_A0m,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_MMU_MEMORIES1_CBPDATA2_BCM5673_A0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_MMU_MEMORIES1_CBPDATA2_BCM5695_A0m,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_MMU_MEMORIES1_CBPDATA3_BCM5673_A0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_MMU_MEMORIES1_CBPDATA3_BCM5695_A0m,
#endif
#if defined(BCM_5690_A0)
    SOC_MEM_INT_MMU_MEMORIES1_CBPHEADERm,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_MMU_MEMORIES1_CBPHEADER_BCM5673_A0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_MMU_MEMORIES1_CBPHEADER_BCM5695_A0m,
#endif
#if defined(BCM_5690_A0)
    SOC_MEM_INT_MMU_MEMORIES1_CCPm,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_MMU_MEMORIES1_CCP_BCM5673_A0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_MMU_MEMORIES1_CCP_BCM5695_A0m,
#endif
#if defined(BCM_5690_A0)
    SOC_MEM_INT_MMU_MEMORIES1_CFAPm,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_MMU_MEMORIES1_CFAP_BCM5673_A0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_MMU_MEMORIES1_CFAP_BCM5695_A0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_MMU_MEMORIES1_E2EHOL_BM_0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_MMU_MEMORIES1_E2EHOL_BM_1m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_MMU_MEMORIES1_E2EHOL_BM_2m,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_MEMORIES1_IPMCREPm,
#endif
#if defined(BCM_5650_C0)
    SOC_MEM_INT_MMU_MEMORIES1_IPMCREP_BCM5650_C0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_MMU_MEMORIES1_IPMC_GROUP_TBLm,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_MMU_MEMORIES1_IPMC_VLAN_TBLm,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_MMU_MEMORIES1_MSTP_TBLm,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_MMU_MEMORIES1_ST_PORT_TBLm,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_MMU_MEMORIES2_EGR_TRUNK_MAPm,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_MMU_MEMORIES2_SRC_TRUNK_MAPm,
#endif
#if defined(BCM_5690_A0)
    SOC_MEM_INT_MMU_MEMORIES2_XQ0m,
#endif
#if defined(BCM_5690_A0)
    SOC_MEM_INT_MMU_MEMORIES2_XQ1m,
#endif
#if defined(BCM_5690_A0)
    SOC_MEM_INT_MMU_MEMORIES2_XQ2m,
#endif
#if defined(BCM_5690_A0)
    SOC_MEM_INT_MMU_MEMORIES2_XQ3m,
#endif
#if defined(BCM_5690_A0)
    SOC_MEM_INT_MMU_MEMORIES2_XQ4m,
#endif
#if defined(BCM_5690_A0)
    SOC_MEM_INT_MMU_MEMORIES2_XQ5m,
#endif
#if defined(BCM_5690_A0)
    SOC_MEM_INT_MMU_MEMORIES2_XQ6m,
#endif
#if defined(BCM_5690_A0)
    SOC_MEM_INT_MMU_MEMORIES2_XQ7m,
#endif
#if defined(BCM_5690_A0)
    SOC_MEM_INT_MMU_MEMORIES2_XQ8m,
#endif
#if defined(BCM_5690_A0)
    SOC_MEM_INT_MMU_MEMORIES2_XQ9m,
#endif
#if defined(BCM_5690_A0)
    SOC_MEM_INT_MMU_MEMORIES2_XQ10m,
#endif
#if defined(BCM_5690_A0)
    SOC_MEM_INT_MMU_MEMORIES2_XQ11m,
#endif
#if defined(BCM_5690_A0)
    SOC_MEM_INT_MMU_MEMORIES2_XQ12m,
#endif
#if defined(BCM_5690_A0)
    SOC_MEM_INT_MMU_MEMORIES2_XQ13m,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_MMU_MEMORIES2_XQ0_BCM5673_A0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_MMU_MEMORIES2_XQ0_BCM5695_A0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_MMU_MEMORIES2_XQ10_BCM5695_A0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_MMU_MEMORIES2_XQ11_BCM5695_A0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_MMU_MEMORIES2_XQ12_BCM5695_A0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_MMU_MEMORIES2_XQ13_BCM5695_A0m,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_MMU_MEMORIES2_XQ1_BCM5673_A0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_MMU_MEMORIES2_XQ1_BCM5695_A0m,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_MMU_MEMORIES2_XQ2_BCM5673_A0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_MMU_MEMORIES2_XQ2_BCM5695_A0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_MMU_MEMORIES2_XQ3_BCM5695_A0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_MMU_MEMORIES2_XQ4_BCM5695_A0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_MMU_MEMORIES2_XQ5_BCM5695_A0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_MMU_MEMORIES2_XQ6_BCM5695_A0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_MMU_MEMORIES2_XQ7_BCM5695_A0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_MMU_MEMORIES2_XQ8_BCM5695_A0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_MMU_MEMORIES2_XQ9_BCM5695_A0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_MIN_BUCKET_GPORTm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_MMU_MIN_BUCKET_GPORT_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_MIN_BUCKET_GPORT_BCM56142_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MMU_MIN_BUCKET_GPORT_BCM56224_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_OVQ_BANK0_MEM0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_OVQ_BANK0_MEM1m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_OVQ_BANK0_MEM2m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_OVQ_BANK0_MEM3m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_OVQ_BANK1_MEM0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_OVQ_BANK1_MEM1m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_OVQ_BANK1_MEM2m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_OVQ_BANK1_MEM3m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_OVQ_BANK2_MEM0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_OVQ_BANK2_MEM1m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_OVQ_BANK2_MEM2m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_OVQ_BANK2_MEM3m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_OVQ_BANK3_MEM0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_OVQ_BANK3_MEM1m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_OVQ_BANK3_MEM2m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_OVQ_BANK3_MEM3m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_OVQ_DISTRIBUTOR_MEM0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_OVQ_DISTRIBUTOR_MEM1m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_OVQ_DISTRIBUTOR_MEM2m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_OVQ_DISTRIBUTOR_MEM3m,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_PBM_COS_CCPTR_STATUS_CG0m,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_PBM_COS_CCPTR_STATUS_CG1m,
#endif
#if defined(BCM_5650_C0)
    SOC_MEM_INT_MMU_PBM_COS_CCPTR_STATUS_CG0_BCM5650_C0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PFAP_MEMm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_PFAP_MEM_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PFAP_MEM_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PFAP_MEM_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PFAP_MEM_BCM56680_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_PKTHDRm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_PKTLINKm,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_PKTLINK0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_PKTLINK1m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_PKTLINK2m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_PKTLINK3m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_PKTLINK4m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_PKTLINK5m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_PKTLINK6m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_PKTLINK7m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_PKTLINK8m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_PKTLINK9m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_PKTLINK10m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_PKTLINK11m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_PKTLINK12m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_PKTLINK13m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_PKTLINK14m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_PKTLINK15m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_PKTLINK16m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_PKTLINK17m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_PKTLINK18m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_PKTLINK19m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MMU_PKTLINK20m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK21m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK22m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK23m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK24m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK25m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK26m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK27m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK28m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK29m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK30m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK31m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK32m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK33m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK34m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK35m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK36m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK37m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK38m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK39m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK40m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK41m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK42m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK43m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK44m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK45m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK46m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK47m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK48m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK49m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK50m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK51m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK52m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK53m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK54m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_PKTLINK0_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK0_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK0_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK0_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK0_BCM56680_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_PKTLINK0_BCM56820_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_MMU_PKTLINK0_BCM88732_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_PKTLINK10_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK10_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK10_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK10_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK10_BCM56680_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_PKTLINK10_BCM56820_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_PKTLINK11_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK11_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK11_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK11_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK11_BCM56680_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_PKTLINK11_BCM56820_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_PKTLINK12_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK12_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK12_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK12_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK12_BCM56680_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_PKTLINK12_BCM56820_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_PKTLINK13_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK13_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK13_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK13_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK13_BCM56680_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_PKTLINK13_BCM56820_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_PKTLINK14_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK14_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK14_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK14_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK14_BCM56680_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_PKTLINK14_BCM56820_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_PKTLINK15_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK15_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK15_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK15_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK15_BCM56680_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_PKTLINK15_BCM56820_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_PKTLINK16_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK16_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK16_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK16_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK16_BCM56680_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_PKTLINK16_BCM56820_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_PKTLINK17_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK17_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK17_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK17_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK17_BCM56680_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_PKTLINK17_BCM56820_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_PKTLINK18_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK18_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK18_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK18_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK18_BCM56680_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_PKTLINK18_BCM56820_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_PKTLINK19_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK19_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK19_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK19_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK19_BCM56680_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_PKTLINK19_BCM56820_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_PKTLINK1_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK1_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK1_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK1_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK1_BCM56680_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_PKTLINK1_BCM56820_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_PKTLINK20_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK20_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK20_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK20_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK20_BCM56680_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_PKTLINK20_BCM56820_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_PKTLINK21_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK21_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK21_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK21_BCM56680_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_PKTLINK21_BCM56820_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_PKTLINK22_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK22_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK22_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK22_BCM56680_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_PKTLINK22_BCM56820_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_PKTLINK23_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK23_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK23_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK23_BCM56680_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_PKTLINK23_BCM56820_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_PKTLINK24_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK24_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK24_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK24_BCM56680_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_PKTLINK24_BCM56820_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_PKTLINK25_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK25_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK25_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK25_BCM56680_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_PKTLINK25_BCM56820_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_PKTLINK26_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK26_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK26_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK26_BCM56680_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_PKTLINK26_BCM56820_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_PKTLINK27_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK27_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK27_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK27_BCM56680_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_PKTLINK27_BCM56820_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_PKTLINK28_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK28_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK28_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK28_BCM56680_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_PKTLINK28_BCM56820_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_PKTLINK29_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK29_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK29_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK29_BCM56680_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_PKTLINK2_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK2_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK2_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK2_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK2_BCM56680_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_PKTLINK2_BCM56820_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK30_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK30_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK30_BCM56680_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK31_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK31_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK31_BCM56680_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK32_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK32_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK32_BCM56680_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK33_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK33_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK33_BCM56680_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK34_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK34_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK34_BCM56680_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK35_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK35_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK35_BCM56680_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK36_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK36_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK36_BCM56680_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK37_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK37_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK37_BCM56680_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK38_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK38_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK38_BCM56680_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK39_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK39_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK39_BCM56680_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_PKTLINK3_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK3_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK3_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK3_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK3_BCM56680_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_PKTLINK3_BCM56820_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK40_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK40_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK40_BCM56680_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK41_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK41_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK41_BCM56680_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK42_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK42_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK42_BCM56680_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK43_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK43_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK43_BCM56680_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK44_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK44_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK44_BCM56680_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK45_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK45_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK45_BCM56680_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK46_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK46_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK46_BCM56680_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK47_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK47_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK47_BCM56680_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK48_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK48_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK48_BCM56680_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK49_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK49_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK49_BCM56680_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_PKTLINK4_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK4_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK4_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK4_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK4_BCM56680_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_PKTLINK4_BCM56820_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK50_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK50_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK50_BCM56680_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK51_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK51_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK51_BCM56680_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK52_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK52_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK52_BCM56680_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK53_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK53_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK53_BCM56680_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK54_BCM56524_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK54_BCM56685_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_PKTLINK5_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK5_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK5_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK5_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK5_BCM56680_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_PKTLINK5_BCM56820_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_PKTLINK6_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK6_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK6_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK6_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK6_BCM56680_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_PKTLINK6_BCM56820_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_PKTLINK7_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK7_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK7_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK7_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK7_BCM56680_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_PKTLINK7_BCM56820_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_PKTLINK8_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK8_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK8_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK8_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK8_BCM56680_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_PKTLINK8_BCM56820_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_PKTLINK9_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PKTLINK9_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_PKTLINK9_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PKTLINK9_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PKTLINK9_BCM56680_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_PKTLINK9_BCM56820_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_PQE_MEMm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_PQE_MEM0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_PQE_MEM1m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_PQE_MEM_BCM56524_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_PQE_MEM_BCM56685_A0m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_PTRCACHE_CG0_CH0m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_PTRCACHE_CG0_CH1m,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_PTRCACHE_CG1_CH0m,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_PTRCACHE_CG1_CH1m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_MMU_PTRCACHE_CH0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_MMU_PTRCACHE_CH1m,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_MMU_PTRCACHE_CH0_BCM56602_A0m,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_MMU_PTRCACHE_CH1_BCM56602_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_QCN_CNM_COUNTERm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_QCN_CNM_QUEUE0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_QCN_CNM_QUEUE1m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_QCN_CPQCFGm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_QCN_CPQST_QLENm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_QCN_CPQST_TSSLSm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_QCN_ENABLEm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_QCN_QFBTBm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_QCN_SITBm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_QSTRUCT_QBLOCK_BM_0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_QSTRUCT_QBLOCK_BM_1m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_QSTRUCT_QBLOCK_BM_2m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_QSTRUCT_QBLOCK_BM_3m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_QSTRUCT_QBLOCK_BM_FIFO_0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_QSTRUCT_QBLOCK_BM_FIFO_1m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_QSTRUCT_QBLOCK_BM_FIFO_2m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_QSTRUCT_QBLOCK_BM_FIFO_3m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_QSTRUCT_QBLOCK_NEXT_0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_QSTRUCT_QBLOCK_NEXT_1m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_QSTRUCT_QBLOCK_NEXT_2m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_QSTRUCT_QBLOCK_NEXT_3m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_QSTRUCT_QBLOCK_NEXT_4m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_QSTRUCT_QBLOCK_NEXT_5m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_QSTRUCT_QBLOCK_NEXT_6m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_QSTRUCT_QBLOCK_NEXT_7m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_QSTRUCT_QENTRY_LOWER_0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_QSTRUCT_QENTRY_LOWER_1m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_QSTRUCT_QENTRY_LOWER_2m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_QSTRUCT_QENTRY_LOWER_3m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_QSTRUCT_QENTRY_LOWER_4m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_QSTRUCT_QENTRY_LOWER_5m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_QSTRUCT_QENTRY_LOWER_6m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_QSTRUCT_QENTRY_LOWER_7m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_QSTRUCT_QENTRY_UPPER_0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_QSTRUCT_QENTRY_UPPER_1m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_QSTRUCT_QENTRY_UPPER_2m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_QSTRUCT_QENTRY_UPPER_3m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_QSTRUCT_QENTRY_UPPER_4m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_QSTRUCT_QENTRY_UPPER_5m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_QSTRUCT_QENTRY_UPPER_6m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_QSTRUCT_QENTRY_UPPER_7m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_RDEHEADER_MEM0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_RDEHEADER_MEM1m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_RDEHEADER_MEM0_BCM56524_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_RDEHEADER_MEM0_BCM56685_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_RDEHEADER_MEM1_BCM56524_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_RDEHEADER_MEM1_BCM56685_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_RDE_COSPCP_MEMm,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_RDE_COSPCP_MEM_BCM56524_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_RDE_COSPCP_MEM_BCM56685_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_RDE_DESCP_MEMm,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_RDE_DESCP_MEM_BCM56524_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_RDE_DESCP_MEM_BCM56685_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_RDE_FREELIST_MEMm,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_RDE_FREELIST_MEM_BCM56524_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_RDE_FREELIST_MEM_BCM56685_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_RDE_PKTLINK_MEMm,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_RDE_PKTLINK_MEM_BCM56524_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_RDE_PKTLINK_MEM_BCM56685_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_RDE_PRCP_MEMm,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_RDE_PRCP_MEM_BCM56524_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_RDE_PRCP_MEM_BCM56685_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_RQE_QMGR_FLLm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_RQE_QMGR_QLLm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_RQE_QUEUE_OP_NODE_MAPm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_RQE_WORK_QUEUEm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_THDO_CONFIG_0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_THDO_CONFIG_1m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_THDO_CONFIG_EX_0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_THDO_CONFIG_EX_1m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_THDO_CONFIG_SP_0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_THDO_CONFIG_SP_1m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_THDO_OFFSET_0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_THDO_OFFSET_1m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_THDO_OFFSET_EX_0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_THDO_OFFSET_EX_1m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_THDO_OFFSET_SP_0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_THDO_OFFSET_SP_1m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_THDO_OPNCONFIG_CELLm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_THDO_OPNCONFIG_QENTRYm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_THDO_OPNCOUNT_CELLm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_THDO_OPNOFFSET_CELLm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_THDO_OPNOFFSET_QENTRYm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_THDO_OPNSTATUS_CELLm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_THDO_OPNSTATUS_QENTRYm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_THDO_QCONFIG_CELLm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_THDO_QCONFIG_QENTRYm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_THDO_QCOUNT_CELL_0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_THDO_QDRPRST_0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_THDO_QDRPRST_1m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_THDO_QDRPRST_EX_0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_THDO_QDRPRST_EX_1m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_THDO_QDRPRST_SP_0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_THDO_QDRPRST_SP_1m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_THDO_QOFFSET_CELLm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_THDO_QOFFSET_QENTRYm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_THDO_QREDRST_0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_THDO_QREDRST_1m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_THDO_QREDRST_EX_0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_THDO_QREDRST_EX_1m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_THDO_QREDRST_SP_0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_THDO_QREDRST_SP_1m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_THDO_QRESET_VALUE_CELL_0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_THDO_QRESET_VALUE_QENTRY_0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_THDO_QSTATUS_CELL_0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_THDO_QSTATUS_QENTRY_0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_THDO_QYELRST_0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_THDO_QYELRST_1m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_THDO_QYELRST_EX_0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_THDO_QYELRST_EX_1m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_THDO_QYELRST_SP_0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_THDO_QYELRST_SP_1m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_TOQRDEm,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_TOQRDE_BCM56524_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_TOQRDE_BCM56685_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_TOQ_STATE_MEM0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_TOQ_STATE_MEM1m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_UCQ_RPm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_UCQ_WPm,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_WAIT_QUEUE_BITMAP_CG0_CH0m,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_WAIT_QUEUE_BITMAP_CG0_CH1m,
#endif
#if defined(BCM_5650_C0)
    SOC_MEM_INT_MMU_WAIT_QUEUE_BITMAP_CG0_CH0_BCM5650_C0m,
#endif
#if defined(BCM_5650_C0)
    SOC_MEM_INT_MMU_WAIT_QUEUE_BITMAP_CG0_CH1_BCM5650_C0m,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_WAIT_QUEUE_BITMAP_CG1_CH0m,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_WAIT_QUEUE_BITMAP_CG1_CH1m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_WAIT_QUEUE_CG0_CH0_HIm,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_WAIT_QUEUE_CG0_CH0_LOm,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_WAIT_QUEUE_CG0_CH1_HIm,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_WAIT_QUEUE_CG0_CH1_LOm,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_WAIT_QUEUE_CG1_CH0_HIm,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_WAIT_QUEUE_CG1_CH0_LOm,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_WAIT_QUEUE_CG1_CH1_HIm,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_WAIT_QUEUE_CG1_CH1_LOm,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_MMU_WAIT_QUEUE_CH0_HIm,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_MMU_WAIT_QUEUE_CH0_HI_BCM56602_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_MMU_WAIT_QUEUE_CH0_LOm,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_MMU_WAIT_QUEUE_CH0_LO_BCM56602_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_MMU_WAIT_QUEUE_CH1_HIm,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_MMU_WAIT_QUEUE_CH1_HI_BCM56602_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_MMU_WAIT_QUEUE_CH1_LOm,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_MMU_WAIT_QUEUE_CH1_LO_BCM56602_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_WAMU_MEM0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_WAMU_MEM1m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_WAMU_MEM2m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_WAMU_MEM3m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_WAMU_MEM0_BCM56524_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_WAMU_MEM0_BCM56685_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_WAMU_MEM1_BCM56524_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_WAMU_MEM1_BCM56685_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_WAMU_MEM2_BCM56524_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_WAMU_MEM2_BCM56685_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_WAMU_MEM3_BCM56524_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_WAMU_MEM3_BCM56685_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_WRED_CFG_CELLm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_WRED_CFG_CELL_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_WRED_CFG_CELL_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_WRED_CFG_CELL_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_MMU_WRED_CFG_CELL_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_WRED_CFG_CELL_BCM56685_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_WRED_CFG_CELL_BCM56820_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_MMU_WRED_CFG_CELL_BCM88732_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_WRED_CFG_PACKETm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_WRED_CFG_PACKET_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_WRED_CFG_PACKET_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_WRED_CFG_PACKET_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_MMU_WRED_CFG_PACKET_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_WRED_CFG_PACKET_BCM56685_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_WRED_DROP_CURVE_PROFILE_0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_WRED_DROP_CURVE_PROFILE_1m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_WRED_DROP_CURVE_PROFILE_2m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_WRED_DROP_CURVE_PROFILE_3m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_WRED_DROP_CURVE_PROFILE_4m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_WRED_DROP_CURVE_PROFILE_5m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_WRED_DROP_CURVE_PROFILE_0_BCM56440_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_WRED_DROP_CURVE_PROFILE_1_BCM56440_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_WRED_DROP_CURVE_PROFILE_2_BCM56440_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_WRED_DROP_CURVE_PROFILE_3_BCM56440_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_WRED_DROP_CURVE_PROFILE_4_BCM56440_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_WRED_DROP_CURVE_PROFILE_5_BCM56440_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_WRED_DROP_THD_UC_DEQ0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_WRED_DROP_THD_UC_DEQ1m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_WRED_DROP_THD_UC_ENQ0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MMU_WRED_DROP_THD_UC_ENQ1m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_WRED_OPN_AVG_QSIZE_BUFFERm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_WRED_OPN_AVG_QSIZE_QENTRYm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_WRED_OPN_CONFIG_BUFFERm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_WRED_OPN_CONFIG_QENTRYm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_WRED_OPN_DROP_THD_DEQm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_WRED_OPN_DROP_THD_ENQm,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_WRED_PORT_CFG_CELLm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_WRED_PORT_CFG_CELL_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_WRED_PORT_CFG_CELL_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_WRED_PORT_CFG_CELL_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_WRED_PORT_CFG_CELL_BCM56680_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_WRED_PORT_CFG_CELL_BCM56820_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_MMU_WRED_PORT_CFG_CELL_BCM88732_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_WRED_PORT_CFG_PACKETm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_WRED_PORT_CFG_PACKET_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_WRED_PORT_CFG_PACKET_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_WRED_PORT_CFG_PACKET_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_WRED_PORT_CFG_PACKET_BCM56680_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_WRED_PORT_THD_0_CELLm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_WRED_PORT_THD_0_CELL_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_WRED_PORT_THD_0_CELL_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_WRED_PORT_THD_0_CELL_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_WRED_PORT_THD_0_CELL_BCM56680_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_WRED_PORT_THD_0_CELL_BCM56820_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_MMU_WRED_PORT_THD_0_CELL_BCM88732_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_WRED_PORT_THD_0_PACKETm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_WRED_PORT_THD_0_PACKET_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_WRED_PORT_THD_0_PACKET_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_WRED_PORT_THD_0_PACKET_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_WRED_PORT_THD_0_PACKET_BCM56680_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_WRED_PORT_THD_1_CELLm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_WRED_PORT_THD_1_CELL_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_WRED_PORT_THD_1_CELL_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_WRED_PORT_THD_1_CELL_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_WRED_PORT_THD_1_CELL_BCM56680_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_WRED_PORT_THD_1_CELL_BCM56820_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_MMU_WRED_PORT_THD_1_CELL_BCM88732_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_WRED_PORT_THD_1_PACKETm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_WRED_PORT_THD_1_PACKET_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_WRED_PORT_THD_1_PACKET_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_WRED_PORT_THD_1_PACKET_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_WRED_PORT_THD_1_PACKET_BCM56680_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_WRED_QUEUE_AVG_QSIZE_BUFFERm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_WRED_QUEUE_AVG_QSIZE_QENTRYm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_WRED_QUEUE_CONFIG_BUFFERm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_WRED_QUEUE_CONFIG_QENTRYm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_WRED_QUEUE_DROP_THD_DEQm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_WRED_QUEUE_DROP_THD_ENQ_0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_WRED_QUEUE_DROP_THD_ENQ_1m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MMU_WRED_QUEUE_OP_NODE_MAPm,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_WRED_THD_0_CELLm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_WRED_THD_0_CELL_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_WRED_THD_0_CELL_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_WRED_THD_0_CELL_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_MMU_WRED_THD_0_CELL_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_WRED_THD_0_CELL_BCM56685_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_WRED_THD_0_CELL_BCM56820_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_MMU_WRED_THD_0_CELL_BCM88732_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_WRED_THD_0_PACKETm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_WRED_THD_0_PACKET_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_WRED_THD_0_PACKET_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_WRED_THD_0_PACKET_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_MMU_WRED_THD_0_PACKET_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_WRED_THD_0_PACKET_BCM56685_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_WRED_THD_1_CELLm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_WRED_THD_1_CELL_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_WRED_THD_1_CELL_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_WRED_THD_1_CELL_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_MMU_WRED_THD_1_CELL_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_WRED_THD_1_CELL_BCM56685_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MMU_WRED_THD_1_CELL_BCM56820_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_MMU_WRED_THD_1_CELL_BCM88732_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MMU_WRED_THD_1_PACKETm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MMU_WRED_THD_1_PACKET_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MMU_WRED_THD_1_PACKET_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MMU_WRED_THD_1_PACKET_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_MMU_WRED_THD_1_PACKET_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MMU_WRED_THD_1_PACKET_BCM56685_A0m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ0m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ1m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ2m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ3m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ4m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ5m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ6m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ7m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ8m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ9m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ10m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ11m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ12m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ13m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ14m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ15m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ16m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ17m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ18m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ19m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ20m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ21m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ22m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ23m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ24m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ25m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ26m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ27m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ28m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ29m,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ30m,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ31m,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ32m,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ33m,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ34m,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ35m,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ36m,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ37m,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ38m,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ39m,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ40m,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ41m,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ42m,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ43m,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ44m,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ45m,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ46m,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ47m,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ48m,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ49m,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ50m,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ51m,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ52m,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ53m,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ54m,
#endif
#if defined(BCM_5665_A0) || defined(BCM_5665_B0)
    SOC_MEM_INT_MMU_XQ55m,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_MMU_XQ0_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_XQ0_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ0_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MMU_XQ0_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_XQ0_BCM56304_B0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_XQ0_BCM56504_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_MMU_XQ0_BCM56601_A0m,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_MMU_XQ0_BCM56602_A0m,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_MMU_XQ10_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_XQ10_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ10_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MMU_XQ10_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_XQ10_BCM56304_B0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_XQ10_BCM56504_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_MMU_XQ10_BCM56601_A0m,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_MMU_XQ10_BCM56602_A0m,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_MMU_XQ11_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_XQ11_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ11_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MMU_XQ11_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_XQ11_BCM56304_B0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_XQ11_BCM56504_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_MMU_XQ11_BCM56601_A0m,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_MMU_XQ11_BCM56602_A0m,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_MMU_XQ12_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_XQ12_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ12_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MMU_XQ12_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_XQ12_BCM56304_B0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_XQ12_BCM56504_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_MMU_XQ12_BCM56601_A0m,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_MMU_XQ12_BCM56602_A0m,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_MMU_XQ13_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_XQ13_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ13_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MMU_XQ13_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_XQ13_BCM56304_B0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_XQ13_BCM56504_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_MMU_XQ13_BCM56601_A0m,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_MMU_XQ13_BCM56602_A0m,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_MMU_XQ14_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_XQ14_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ14_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MMU_XQ14_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_XQ14_BCM56304_B0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_XQ14_BCM56504_A0m,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_MMU_XQ15_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_XQ15_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ15_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MMU_XQ15_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_XQ15_BCM56304_B0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_XQ15_BCM56504_A0m,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_MMU_XQ16_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_XQ16_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ16_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MMU_XQ16_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_XQ16_BCM56304_B0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_XQ16_BCM56504_A0m,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_MMU_XQ17_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_XQ17_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ17_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MMU_XQ17_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_XQ17_BCM56304_B0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_XQ17_BCM56504_A0m,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_MMU_XQ18_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_XQ18_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ18_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MMU_XQ18_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_XQ18_BCM56304_B0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_XQ18_BCM56504_A0m,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_MMU_XQ19_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_XQ19_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ19_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MMU_XQ19_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_XQ19_BCM56304_B0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_XQ19_BCM56504_A0m,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_MMU_XQ1_BCM53314_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ1_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MMU_XQ1_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_XQ1_BCM56304_B0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_XQ1_BCM56504_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_MMU_XQ1_BCM56601_A0m,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_MMU_XQ1_BCM56602_A0m,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_MMU_XQ20_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_XQ20_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ20_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MMU_XQ20_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_XQ20_BCM56304_B0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_XQ20_BCM56504_A0m,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_MMU_XQ21_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_XQ21_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ21_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MMU_XQ21_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_XQ21_BCM56304_B0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_XQ21_BCM56504_A0m,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_MMU_XQ22_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_XQ22_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ22_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MMU_XQ22_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_XQ22_BCM56304_B0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_XQ22_BCM56504_A0m,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_MMU_XQ23_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_XQ23_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ23_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MMU_XQ23_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_XQ23_BCM56304_B0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_XQ23_BCM56504_A0m,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_MMU_XQ24_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_XQ24_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ24_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MMU_XQ24_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0)
    SOC_MEM_INT_MMU_XQ24_BCM56304_B0m,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_XQ24_BCM56314_A0m,
#endif
#if defined(BCM_56504_A0)
    SOC_MEM_INT_MMU_XQ24_BCM56504_A0m,
#endif
#if defined(BCM_56504_B0)
    SOC_MEM_INT_MMU_XQ24_BCM56504_B0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_XQ24_BCM56514_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_XQ25_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ25_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MMU_XQ25_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0)
    SOC_MEM_INT_MMU_XQ25_BCM56304_B0m,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_XQ25_BCM56314_A0m,
#endif
#if defined(BCM_56504_A0)
    SOC_MEM_INT_MMU_XQ25_BCM56504_A0m,
#endif
#if defined(BCM_56504_B0)
    SOC_MEM_INT_MMU_XQ25_BCM56504_B0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_XQ25_BCM56514_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_XQ26_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ26_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MMU_XQ26_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0)
    SOC_MEM_INT_MMU_XQ26_BCM56304_B0m,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_XQ26_BCM56314_A0m,
#endif
#if defined(BCM_56504_A0)
    SOC_MEM_INT_MMU_XQ26_BCM56504_A0m,
#endif
#if defined(BCM_56504_B0)
    SOC_MEM_INT_MMU_XQ26_BCM56504_B0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_XQ26_BCM56514_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_XQ27_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ27_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MMU_XQ27_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0)
    SOC_MEM_INT_MMU_XQ27_BCM56304_B0m,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_XQ27_BCM56314_A0m,
#endif
#if defined(BCM_56504_A0)
    SOC_MEM_INT_MMU_XQ27_BCM56504_A0m,
#endif
#if defined(BCM_56504_B0)
    SOC_MEM_INT_MMU_XQ27_BCM56504_B0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_XQ27_BCM56514_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_XQ28_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ28_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MMU_XQ28_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0)
    SOC_MEM_INT_MMU_XQ28_BCM56304_B0m,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_XQ28_BCM56314_A0m,
#endif
#if defined(BCM_56504_A0)
    SOC_MEM_INT_MMU_XQ28_BCM56504_A0m,
#endif
#if defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_XQ28_BCM56504_B0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_XQ29_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ29_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MMU_XQ29_BCM56224_A0m,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_MMU_XQ2_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_XQ2_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ2_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MMU_XQ2_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_XQ2_BCM56304_B0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_XQ2_BCM56504_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_MMU_XQ2_BCM56601_A0m,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_MMU_XQ2_BCM56602_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ30_BCM56218_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ31_BCM56218_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ32_BCM56218_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ33_BCM56218_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ34_BCM56218_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ35_BCM56218_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ36_BCM56218_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ37_BCM56218_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ38_BCM56218_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ39_BCM56218_A0m,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_MMU_XQ3_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_XQ3_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ3_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MMU_XQ3_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_XQ3_BCM56304_B0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_XQ3_BCM56504_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_MMU_XQ3_BCM56601_A0m,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_MMU_XQ3_BCM56602_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ40_BCM56218_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ41_BCM56218_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ42_BCM56218_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ43_BCM56218_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ44_BCM56218_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ45_BCM56218_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ46_BCM56218_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ47_BCM56218_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ48_BCM56218_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ49_BCM56218_A0m,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_MMU_XQ4_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_XQ4_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ4_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MMU_XQ4_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_XQ4_BCM56304_B0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_XQ4_BCM56504_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_MMU_XQ4_BCM56601_A0m,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_MMU_XQ4_BCM56602_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ50_BCM56218_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ51_BCM56218_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ52_BCM56218_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ53_BCM56218_A0m,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_MMU_XQ5_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_XQ5_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ5_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MMU_XQ5_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_XQ5_BCM56304_B0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_XQ5_BCM56504_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_MMU_XQ5_BCM56601_A0m,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_MMU_XQ5_BCM56602_A0m,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_MMU_XQ6_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_XQ6_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ6_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MMU_XQ6_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_XQ6_BCM56304_B0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_XQ6_BCM56504_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_MMU_XQ6_BCM56601_A0m,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_MMU_XQ6_BCM56602_A0m,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_MMU_XQ7_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_XQ7_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ7_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MMU_XQ7_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_XQ7_BCM56304_B0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_XQ7_BCM56504_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_MMU_XQ7_BCM56601_A0m,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_MMU_XQ7_BCM56602_A0m,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_MMU_XQ8_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_XQ8_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ8_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MMU_XQ8_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_XQ8_BCM56304_B0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_XQ8_BCM56504_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_MMU_XQ8_BCM56601_A0m,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_MMU_XQ8_BCM56602_A0m,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_MMU_XQ9_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MMU_XQ9_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MMU_XQ9_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MMU_XQ9_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MMU_XQ9_BCM56304_B0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_MMU_XQ9_BCM56504_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_MMU_XQ9_BCM56601_A0m,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_MMU_XQ9_BCM56602_A0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_MODPORT_MAPm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_MODPORT_MAP_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MODPORT_MAP_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MODPORT_MAP_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MODPORT_MAP_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_MODPORT_MAP_BCM56304_B0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MODPORT_MAP_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MODPORT_MAP_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MODPORT_MAP_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MODPORT_MAP_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_MODPORT_MAP_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MODPORT_MAP_BCM56685_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MODPORT_MAP_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MODPORT_MAP_BCM56820_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MODPORT_MAP_EMm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_MODPORT_MAP_EM_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MODPORT_MAP_EM_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MODPORT_MAP_EM_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MODPORT_MAP_EM_BCM56224_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MODPORT_MAP_EM_BCM56334_A0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_MODPORT_MAP_EM_BCM56514_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MODPORT_MAP_EM_BCM56624_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_MODPORT_MAP_EM_BCM56680_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MODPORT_MAP_EM_BCM56820_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MODPORT_MAP_IMm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_MODPORT_MAP_IM_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MODPORT_MAP_IM_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MODPORT_MAP_IM_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MODPORT_MAP_IM_BCM56224_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MODPORT_MAP_IM_BCM56334_A0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_MODPORT_MAP_IM_BCM56514_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MODPORT_MAP_IM_BCM56624_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_MODPORT_MAP_IM_BCM56680_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MODPORT_MAP_IM_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MODPORT_MAP_M0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MODPORT_MAP_M1m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MODPORT_MAP_M2m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MODPORT_MAP_M3m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MODPORT_MAP_M0_BCM56440_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MODPORT_MAP_M1_BCM56440_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MODPORT_MAP_M2_BCM56440_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MODPORT_MAP_M3_BCM56440_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MODPORT_MAP_MIRRORm,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MODPORT_MAP_MIRROR_1m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MODPORT_MAP_MIRROR_1_BCM56524_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MODPORT_MAP_MIRROR_1_BCM56685_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MODPORT_MAP_MIRROR_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MODPORT_MAP_MIRROR_BCM56524_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MODPORT_MAP_MIRROR_BCM56685_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MODPORT_MAP_MIRROR_BCM56840_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_MODPORT_MAP_SWm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_MODPORT_MAP_SW_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_MODPORT_MAP_SW_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_MODPORT_MAP_SW_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_MODPORT_MAP_SW_BCM56224_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MODPORT_MAP_SW_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MODPORT_MAP_SW_BCM56440_A0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_MODPORT_MAP_SW_BCM56514_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MODPORT_MAP_SW_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MODPORT_MAP_SW_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MODPORT_MAP_SW_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_MODPORT_MAP_SW_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MODPORT_MAP_SW_BCM56685_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_MODPORT_MAP_SW_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MODPORT_MAP_SW_BCM56840_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MPLS_ENTRYm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MPLS_ENTRY_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MPLS_ENTRY_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MPLS_ENTRY_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MPLS_ENTRY_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_MPLS_ENTRY_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MPLS_ENTRY_BCM56685_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_MPLS_ENTRY_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_MPLS_ENTRY_BCM56840_B0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MPLS_ENTRY_SCRATCHm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MPLS_ENTRY_SCRATCH_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MPLS_ENTRY_SCRATCH_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MPLS_ENTRY_SCRATCH_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_MPLS_ENTRY_SCRATCH_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MPLS_ENTRY_SCRATCH_BCM56685_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_MPLS_EXPm,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_MPLS_EXP_BCM56602_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_MPLS_STATION_TCAMm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_MPLS_STATION_TCAM_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_MPLS_STATION_TCAM_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_MPLS_STATION_TCAM_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_MPLS_STATION_TCAM_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_MPLS_STATION_TCAM_BCM56685_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MULTIPASS_LOOPBACK_BITMAPm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MULTIPASS_LOOPBACK_BITMAP_BCM56440_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_MY_STATIONm,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_MY_STATION_BCM56602_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MY_STATION_TCAMm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MY_STATION_TCAM_BCM56440_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MY_STATION_TCAM_DATA_ONLYm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MY_STATION_TCAM_DATA_ONLY_BCM56440_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_MY_STATION_TCAM_ENTRY_ONLYm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_MY_STATION_TCAM_ENTRY_ONLY_BCM56440_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_MEM_INT_NEXT_HOP_EXTm,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_MEM_INT_NEXT_HOP_INTm,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_NONUCAST_TRUNK_BLOCK_MASKm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_NONUCAST_TRUNK_BLOCK_MASK_BCM53314_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_NONUCAST_TRUNK_BLOCK_MASK_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_NONUCAST_TRUNK_BLOCK_MASK_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_NONUCAST_TRUNK_BLOCK_MASK_BCM56304_B0m,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_MEM_INT_NONUCAST_TRUNK_BLOCK_MASK_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_NONUCAST_TRUNK_BLOCK_MASK_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_NONUCAST_TRUNK_BLOCK_MASK_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_NONUCAST_TRUNK_BLOCK_MASK_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_NONUCAST_TRUNK_BLOCK_MASK_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_NONUCAST_TRUNK_BLOCK_MASK_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_NONUCAST_TRUNK_BLOCK_MASK_BCM56685_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_NONUCAST_TRUNK_BLOCK_MASK_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_NONUCAST_TRUNK_BLOCK_MASK_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_NONUCAST_TRUNK_BLOCK_MASK_BCM56840_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_OAM_LM_COUNTERSm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_OAM_LM_COUNTERS_BCM56440_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_OAM_OPCODE_CONTROL_PROFILEm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_OUTCTRLBCASTPKTSm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_OUTCTRLBYTm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_OUTCTRLERRPKTSm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_OUTCTRLMCASTPKTSm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_OUTCTRLUCASTPKTSm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_OUTUNCTRLBCASTPKTSm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_OUTUNCTRLBYTm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_OUTUNCTRLERRPKTSm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_OUTUNCTRLMCASTPKTSm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_OUTUNCTRLUCASTPKTSm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_PBI_DEBUG_TABLEm,
#endif
#if defined(BCM_88230_C0)
    SOC_MEM_INT_PFC_ENQ_SRC_PORT_LKUPm,
#endif
#if defined(BCM_88230_C0)
    SOC_MEM_INT_PFC_SP_PG_LINE_CNTm,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_PHB2_COS_MAPm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_PHB2_COS_MAP_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_PHB2_COS_MAP_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_PHB2_COS_MAP_BCM56524_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_PHB2_COS_MAP_BCM56685_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_PHB2_COS_MAP_BCM56840_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_PORT_BRIDGE_BMAPm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_PORT_BRIDGE_BMAP_BCM56440_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_PORT_BRIDGE_MIRROR_BMAPm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_PORT_BRIDGE_MIRROR_BMAP_BCM56440_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_PORT_CBL_TABLEm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_PORT_CBL_TABLE_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_PORT_CBL_TABLE_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_PORT_CBL_TABLE_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_PORT_CBL_TABLE_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_PORT_CBL_TABLE_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_PORT_CBL_TABLE_BCM56685_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_PORT_CBL_TABLE_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_PORT_CBL_TABLE_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_PORT_CBL_TABLE_BCM56840_B0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_PORT_CBL_TABLE_MODBASEm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_PORT_CBL_TABLE_MODBASE_BCM56440_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_PORT_COS_MAPm,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_PORT_COS_MAP_BCM56142_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_PORT_COS_MAP_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_PORT_COS_MAP_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_PORT_COS_MAP_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_PORT_COS_MAP_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_PORT_COS_MAP_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_PORT_COS_MAP_BCM56685_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_PORT_COS_MAP_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_PORT_COS_MAP_BCM56840_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_PORT_COS_MAP_BCM88732_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_PORT_LAG_FAILOVER_SETm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_PORT_LAG_FAILOVER_SET_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_PORT_LAG_FAILOVER_SET_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_PORT_LAG_FAILOVER_SET_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_PORT_LAG_FAILOVER_SET_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_PORT_LAG_FAILOVER_SET_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_PORT_LAG_FAILOVER_SET_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_PORT_LAG_FAILOVER_SET_BCM56685_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_PORT_LAG_FAILOVER_SET_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_PORT_LAG_FAILOVER_SET_BCM56840_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_PORT_OR_TRUNK_MAC_ACTIONm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_PORT_OR_TRUNK_MAC_ACTION_BCM53314_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_PORT_OR_TRUNK_MAC_ACTION_BCM56224_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_PORT_OR_TRUNK_MAC_COUNTm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_PORT_OR_TRUNK_MAC_COUNT_BCM53314_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_PORT_OR_TRUNK_MAC_COUNT_BCM56224_A0m,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_MEM_INT_PORT_OR_TRUNK_MAC_COUNT_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_PORT_OR_TRUNK_MAC_COUNT_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_PORT_OR_TRUNK_MAC_COUNT_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_PORT_OR_TRUNK_MAC_COUNT_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_PORT_OR_TRUNK_MAC_COUNT_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_PORT_OR_TRUNK_MAC_COUNT_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_PORT_OR_TRUNK_MAC_COUNT_BCM56685_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_PORT_OR_TRUNK_MAC_LIMITm,
#endif
#if defined(BCM_53314_A0)
    SOC_MEM_INT_PORT_OR_TRUNK_MAC_LIMIT_BCM53314_A0m,
#endif
#if defined(BCM_53324_A0)
    SOC_MEM_INT_PORT_OR_TRUNK_MAC_LIMIT_BCM53324_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_PORT_OR_TRUNK_MAC_LIMIT_BCM56142_A0m,
#endif
#if defined(BCM_56224_A0)
    SOC_MEM_INT_PORT_OR_TRUNK_MAC_LIMIT_BCM56224_A0m,
#endif
#if defined(BCM_56224_B0)
    SOC_MEM_INT_PORT_OR_TRUNK_MAC_LIMIT_BCM56224_B0m,
#endif
#if defined(BCM_56334_A0)
    SOC_MEM_INT_PORT_OR_TRUNK_MAC_LIMIT_BCM56334_A0m,
#endif
#if defined(BCM_56334_B0)
    SOC_MEM_INT_PORT_OR_TRUNK_MAC_LIMIT_BCM56334_B0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_PORT_OR_TRUNK_MAC_LIMIT_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0)
    SOC_MEM_INT_PORT_OR_TRUNK_MAC_LIMIT_BCM56524_A0m,
#endif
#if defined(BCM_56524_B0)
    SOC_MEM_INT_PORT_OR_TRUNK_MAC_LIMIT_BCM56524_B0m,
#endif
#if defined(BCM_56624_A0)
    SOC_MEM_INT_PORT_OR_TRUNK_MAC_LIMIT_BCM56624_A0m,
#endif
#if defined(BCM_56624_B0)
    SOC_MEM_INT_PORT_OR_TRUNK_MAC_LIMIT_BCM56624_B0m,
#endif
#if defined(BCM_56634_A0)
    SOC_MEM_INT_PORT_OR_TRUNK_MAC_LIMIT_BCM56634_A0m,
#endif
#if defined(BCM_56634_B0)
    SOC_MEM_INT_PORT_OR_TRUNK_MAC_LIMIT_BCM56634_B0m,
#endif
#if defined(BCM_56680_A0)
    SOC_MEM_INT_PORT_OR_TRUNK_MAC_LIMIT_BCM56680_A0m,
#endif
#if defined(BCM_56680_B0)
    SOC_MEM_INT_PORT_OR_TRUNK_MAC_LIMIT_BCM56680_B0m,
#endif
#if defined(BCM_56685_A0)
    SOC_MEM_INT_PORT_OR_TRUNK_MAC_LIMIT_BCM56685_A0m,
#endif
#if defined(BCM_56685_B0)
    SOC_MEM_INT_PORT_OR_TRUNK_MAC_LIMIT_BCM56685_B0m,
#endif
#if defined(BCM_5690_A0)
    SOC_MEM_INT_PORT_TABm,
#endif
#if defined(BCM_5665_A0)
    SOC_MEM_INT_PORT_TAB1m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_B0)
    SOC_MEM_INT_PORT_TAB1_BCM5665_B0m,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_PORT_TAB_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_PORT_TAB_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_PORT_TAB_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_PORT_TAB_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0)
    SOC_MEM_INT_PORT_TAB_BCM56304_B0m,
#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
    SOC_MEM_INT_PORT_TAB_BCM56314_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_PORT_TAB_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_PORT_TAB_BCM56440_A0m,
#endif
#if defined(BCM_56504_A0)
    SOC_MEM_INT_PORT_TAB_BCM56504_A0m,
#endif
#if defined(BCM_56504_B0)
    SOC_MEM_INT_PORT_TAB_BCM56504_B0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_PORT_TAB_BCM56514_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_PORT_TAB_BCM56524_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_MEM_INT_PORT_TAB_BCM56601_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_PORT_TAB_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_PORT_TAB_BCM56634_A0m,
#endif
#if defined(BCM_5665_A0)
    SOC_MEM_INT_PORT_TAB_BCM5665_A0m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_B0)
    SOC_MEM_INT_PORT_TAB_BCM5665_B0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_PORT_TAB_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_PORT_TAB_BCM56685_A0m,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_PORT_TAB_BCM5673_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_PORT_TAB_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_PORT_TAB_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_PORT_TAB_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_PORT_TAB_BCM56840_B0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_PORT_TAB_BCM5695_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_PORT_TAB_BCM88732_A0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_PRI_LUTm,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_PR_TABm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_PUPFIFO_HIm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_PUPFIFO_LOm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_QBUFFSPROFILEm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_QDEPTH_THRESH0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_QDEPTH_THRESH1m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_QL_TABLE0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_QL_TABLE1m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_QUEUE_MAPm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_QUEUE_PARAMETER_HIm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_QUEUE_PARAMETER_LOm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_QUEUE_STATE_HIm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_QUEUE_STATE_LOm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_QUEUE_TO_SC_0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_QUEUE_TO_SC_1m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_QUEUE_TO_SC_2m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_QUEUE_TO_SC_3m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_Q_MAX_BUFFSm,
#endif
#if defined(BCM_88230_A0)
    SOC_MEM_INT_Q_MIN_BUFFSm,
#endif
#if defined(BCM_88230_B0)
    SOC_MEM_INT_Q_MIN_BUFFS_BCM88230_B0m,
#endif
#if defined(BCM_88230_C0)
    SOC_MEM_INT_Q_MIN_BUFFS_BCM88230_C0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_RANDGENm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_RATE_DELTA_MAXm,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_RMEPm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_RMEP_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_RMEP_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_RMEP_BCM56524_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_RMEP_BCM56685_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_RTAG7_FLOW_BASED_HASHm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_RT_BKm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_RT_FMm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_RT_FSm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_RT_IFm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_RT_STm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_RXBADTAGPKTSm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_RXNOSCIPKTSm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_RXNOTAGPKTSm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_RXSAINVLDPKTSm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_RXSANOTUSINGSAPKTSm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_RXSANOTVLDPKTSm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_RXSAOKPKTSm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_RXSAUNUSEDSAPKTSm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_RXSCDCRPTBYTm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_RXSCDLYPKTSm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_RXSCINVLDPKTSm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_RXSCLATEPKTSm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_RXSCNOTUSINGSAPKTSm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_RXSCNOTVLDPKTSm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_RXSCOKPKTSm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_RXSCUNCHKPKTSm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_RXSCUNUSEDSAPKTSm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_RXSCVLDTBYTm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_RXUNKNOWNSCIPKTSm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_RXUNTAGPKTSm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_SHAPER_BUCKET_0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_SHAPER_BUCKET_1m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_SHAPER_BUCKET_2m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_SHAPER_BUCKET_3m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_SHAPER_EVENTm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_SHAPER_LEAK_0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_SHAPER_LEAK_1m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_SHAPER_LEAK_2m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_SHAPER_LEAK_3m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_SHAPER_STATEm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_SLQ_COUNTERm,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_SOURCE_MOD_PROXY_TABLEm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_SOURCE_MOD_PROXY_TABLE_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_SOURCE_MOD_PROXY_TABLE_BCM56524_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_SOURCE_MOD_PROXY_TABLE_BCM56685_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_SOURCE_MOD_PROXY_TABLE_BCM56840_A0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_SOURCE_NODE_TYPE_TABm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_SOURCE_TRUNK_MAP_MODBASEm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_SOURCE_TRUNK_MAP_MODBASE_BCM56440_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_SOURCE_TRUNK_MAP_TABLEm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_SOURCE_TRUNK_MAP_TABLE_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_SOURCE_TRUNK_MAP_TABLE_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_SOURCE_TRUNK_MAP_TABLE_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_SOURCE_TRUNK_MAP_TABLE_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_SOURCE_TRUNK_MAP_TABLE_BCM56304_B0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_SOURCE_TRUNK_MAP_TABLE_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_SOURCE_TRUNK_MAP_TABLE_BCM56440_A0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_SOURCE_TRUNK_MAP_TABLE_BCM56504_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_SOURCE_TRUNK_MAP_TABLE_BCM56524_A0m,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_SOURCE_TRUNK_MAP_TABLE_BCM56602_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_SOURCE_TRUNK_MAP_TABLE_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_SOURCE_TRUNK_MAP_TABLE_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_SOURCE_TRUNK_MAP_TABLE_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_SOURCE_TRUNK_MAP_TABLE_BCM56685_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_SOURCE_TRUNK_MAP_TABLE_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_SOURCE_TRUNK_MAP_TABLE_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_SOURCE_TRUNK_MAP_TABLE_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_SOURCE_TRUNK_MAP_TABLE_BCM56840_B0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_SOURCE_TRUNK_MAP_TABLE_BCM88732_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_SOURCE_VPm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_SOURCE_VP_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_SOURCE_VP_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_SOURCE_VP_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_SOURCE_VP_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_SOURCE_VP_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_SOURCE_VP_BCM56685_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_SOURCE_VP_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_SOURCE_VP_BCM56840_B0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_SPORT_EHG_RX_TUNNEL_DATAm,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_SPORT_EHG_RX_TUNNEL_DATA_BCM56524_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_SPORT_EHG_RX_TUNNEL_DATA_BCM56685_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_SPORT_EHG_RX_TUNNEL_MASKm,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_SPORT_EHG_RX_TUNNEL_MASK_BCM56524_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_SPORT_EHG_RX_TUNNEL_MASK_BCM56685_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_SPORT_EHG_TX_TUNNEL_DATAm,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_SPORT_EHG_TX_TUNNEL_DATA_BCM56524_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_SPORT_EHG_TX_TUNNEL_DATA_BCM56685_A0m,
#endif
#if defined(BCM_56504_B0) || defined(BCM_56514_A0)
    SOC_MEM_INT_SRC_MODID_BLOCKm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_SRC_MODID_BLOCK_BCM53314_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_SRC_MODID_BLOCK_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_SRC_MODID_BLOCK_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_SRC_MODID_BLOCK_BCM56304_B0m,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_MEM_INT_SRC_MODID_BLOCK_BCM56334_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_SRC_MODID_BLOCK_BCM56624_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_SRC_MODID_BLOCK_BCM56680_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_SRC_MODID_BLOCK_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_SRC_MODID_BLOCK_BCM56820_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_SRC_MODID_EGRESSm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_SRC_MODID_EGRESS_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_SRC_MODID_EGRESS_BCM56524_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_SRC_MODID_EGRESS_BCM56685_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_SRC_MODID_EGRESS_BCM56840_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_SRC_MODID_INGRESS_BLOCKm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_SRC_MODID_INGRESS_BLOCK_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_SRC_MODID_INGRESS_BLOCK_BCM56524_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_SRC_MODID_INGRESS_BLOCK_BCM56685_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_SRC_MODID_INGRESS_BLOCK_BCM56840_A0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_STATSCFGm,
#endif
#if defined(BCM_5690_A0)
    SOC_MEM_INT_STG_TABm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_STG_TAB_BCM53314_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_STG_TAB_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_STG_TAB_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_STG_TAB_BCM56304_B0m,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_MEM_INT_STG_TAB_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_STG_TAB_BCM56440_A0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_MEM_INT_STG_TAB_BCM56504_A0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_STG_TAB_BCM56514_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_STG_TAB_BCM56524_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_STG_TAB_BCM56601_A0m,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_STG_TAB_BCM56602_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_STG_TAB_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_STG_TAB_BCM56634_A0m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_STG_TAB_BCM5665_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_STG_TAB_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_STG_TAB_BCM56685_A0m,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_STG_TAB_BCM5673_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_STG_TAB_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_STG_TAB_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_STG_TAB_BCM56840_A0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_STG_TAB_BCM5695_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_STG_TAB_BCM88732_A0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_SUBPORT_MAP_TABLEm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_SUBPORT_SHAPER_TABLEm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_SUBPORT_WERR_TABLEm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_SVM_MACROFLOW_INDEX_TABLEm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_SVM_METER_TABLEm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_SVM_OFFSET_TABLEm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_SVM_POLICY_TABLEm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_SVP_DISABLE_VLAN_CHECKS_TABm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_SYSPORT_PRI_HIm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_SYSPORT_PRI_LOm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_SYSPORT_TO_NODEm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_SYSPORT_TO_QUEUEm,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_SYSTEM_CONFIG_TABLEm,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_MEM_INT_SYSTEM_CONFIG_TABLE_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_SYSTEM_CONFIG_TABLE_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_SYSTEM_CONFIG_TABLE_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_SYSTEM_CONFIG_TABLE_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_SYSTEM_CONFIG_TABLE_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_SYSTEM_CONFIG_TABLE_BCM56685_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_SYSTEM_CONFIG_TABLE_BCM56840_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_SYSTEM_CONFIG_TABLE_MODBASEm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_SYSTEM_CONFIG_TABLE_MODBASE_BCM56440_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_SYS_PORTMAPm,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_SYS_PORTMAP_BCM56524_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_SYS_PORTMAP_BCM56685_A0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_TAIL_LLAm,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_TCP_FNm,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_MEM_INT_TCP_FN_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_TCP_FN_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_TCP_FN_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_TCP_FN_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_TCP_FN_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_TCP_FN_BCM56685_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_TCP_FN_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_TCP_FN_BCM56840_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_TCP_FN_BCM88732_A0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_TC_FREE_POOLm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_TDM_TABLEm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_THDO_CONFIG_0Am,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_THDO_CONFIG_0Bm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_THDO_CONFIG_1Am,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_THDO_CONFIG_1Bm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_THDO_CONFIG_EX_0Am,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_THDO_CONFIG_EX_0Bm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_THDO_CONFIG_EX_1Am,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_THDO_CONFIG_EX_1Bm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_THDO_OFFSET_0Am,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_THDO_OFFSET_0Bm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_THDO_OFFSET_1Am,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_THDO_OFFSET_1Bm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_THDO_OFFSET_EX_0Am,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_THDO_OFFSET_EX_0Bm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_THDO_OFFSET_EX_1Am,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_THDO_OFFSET_EX_1Bm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_THDO_OPNCOUNT_QENTRYm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_THDO_QCOUNT_CELL_1m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_THDO_QCOUNT_QENTRY_0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_THDO_QCOUNT_QENTRY_1m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_THDO_QRESET_VALUE_CELL_1m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_THDO_QRESET_VALUE_QENTRY_1m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_THDO_QSTATUS_CELL_1m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_THDO_QSTATUS_QENTRY_1m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_TIMESLOT_BURST_SIZE_BYTESm,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_TOS_FNm,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_MEM_INT_TOS_FN_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_TOS_FN_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_TOS_FN_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_TOS_FN_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_TOS_FN_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_TOS_FN_BCM56685_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_TOS_FN_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_TOS_FN_BCM56840_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_TOS_FN_BCM88732_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_TRILL_DROP_STATSm,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_TRILL_DROP_STATS_BCM56840_B0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_TRILL_DROP_STATS_Xm,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_TRILL_DROP_STATS_Ym,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_TRNK_DSTm,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_TRUNK32_CONFIG_TABLEm,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_MEM_INT_TRUNK32_CONFIG_TABLE_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_TRUNK32_CONFIG_TABLE_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_TRUNK32_CONFIG_TABLE_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_TRUNK32_CONFIG_TABLE_BCM56680_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_TRUNK32_PORT_TABLEm,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_TRUNK32_PORT_TABLE_BCM56142_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_TRUNK32_PORT_TABLE_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_TRUNK32_PORT_TABLE_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_TRUNK32_PORT_TABLE_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_TRUNK32_PORT_TABLE_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_TRUNK32_PORT_TABLE_BCM56685_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_TRUNK32_PORT_TABLE_BCM56820_A0m,
#endif
#if defined(BCM_5690_A0)
    SOC_MEM_INT_TRUNK_BITMAPm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_TRUNK_BITMAP_BCM53314_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_TRUNK_BITMAP_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_TRUNK_BITMAP_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_TRUNK_BITMAP_BCM56304_B0m,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_MEM_INT_TRUNK_BITMAP_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_TRUNK_BITMAP_BCM56440_A0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_TRUNK_BITMAP_BCM56504_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_TRUNK_BITMAP_BCM56524_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_TRUNK_BITMAP_BCM56601_A0m,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_TRUNK_BITMAP_BCM56602_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_TRUNK_BITMAP_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_TRUNK_BITMAP_BCM56634_A0m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_TRUNK_BITMAP_BCM5665_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_TRUNK_BITMAP_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_TRUNK_BITMAP_BCM56685_A0m,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_TRUNK_BITMAP_BCM5673_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_TRUNK_BITMAP_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_TRUNK_BITMAP_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_TRUNK_BITMAP_BCM56840_A0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_TRUNK_BITMAP_BCM5695_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_TRUNK_BITMAP_BCM88732_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_TRUNK_CBL_TABLEm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_TRUNK_CBL_TABLE_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_TRUNK_CBL_TABLE_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_TRUNK_CBL_TABLE_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_TRUNK_CBL_TABLE_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_TRUNK_CBL_TABLE_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_TRUNK_CBL_TABLE_BCM56685_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_TRUNK_CBL_TABLE_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_TRUNK_CBL_TABLE_BCM56840_A0m,
#endif
#if defined(BCM_5690_A0)
    SOC_MEM_INT_TRUNK_EGR_MASKm,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_TRUNK_EGR_MASK_BCM56304_B0m,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_MEM_INT_TRUNK_EGR_MASK_BCM56334_A0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_TRUNK_EGR_MASK_BCM56504_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_TRUNK_EGR_MASK_BCM56524_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_TRUNK_EGR_MASK_BCM56601_A0m,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_TRUNK_EGR_MASK_BCM56602_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_TRUNK_EGR_MASK_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_TRUNK_EGR_MASK_BCM56634_A0m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_TRUNK_EGR_MASK_BCM5665_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_TRUNK_EGR_MASK_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_TRUNK_EGR_MASK_BCM56685_A0m,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_TRUNK_EGR_MASK_BCM5673_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_TRUNK_EGR_MASK_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_TRUNK_EGR_MASK_BCM56820_A0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_TRUNK_EGR_MASK_BCM5695_A0m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0) || defined(BCM_5673_A0) || \
    defined(BCM_5674_A0) || defined(BCM_5690_A0)
    SOC_MEM_INT_TRUNK_GROUPm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_TRUNK_GROUP_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_TRUNK_GROUP_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_TRUNK_GROUP_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_TRUNK_GROUP_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_TRUNK_GROUP_BCM56304_B0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_TRUNK_GROUP_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_TRUNK_GROUP_BCM56440_A0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0)
    SOC_MEM_INT_TRUNK_GROUP_BCM56504_A0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_TRUNK_GROUP_BCM56514_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_TRUNK_GROUP_BCM56524_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_TRUNK_GROUP_BCM56601_A0m,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_TRUNK_GROUP_BCM56602_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_TRUNK_GROUP_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_TRUNK_GROUP_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_TRUNK_GROUP_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_TRUNK_GROUP_BCM56685_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_TRUNK_GROUP_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_TRUNK_GROUP_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_TRUNK_GROUP_BCM56840_A0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_TRUNK_GROUP_BCM5695_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_TRUNK_MEMBERm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_TRUNK_MEMBER_BCM56440_A0m,
#endif
#if defined(BCM_56601_C0) || defined(BCM_56602_C0)
    SOC_MEM_INT_TRUNK_VLAN_RANGE_IDXm,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_TTL_FNm,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_MEM_INT_TTL_FN_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_TTL_FN_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_TTL_FN_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_TTL_FN_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_TTL_FN_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_TTL_FN_BCM56685_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_TTL_FN_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_TTL_FN_BCM56840_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_TTL_FN_BCM88732_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_TXSACRPTPKTSm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_TXSAPRTCPKTSm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_TXSCCRPTBYTm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_TXSCCRPTPKTSm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_TXSCPRTCBYTm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_TXSCPRTCPKTSm,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_TXUNTAGPKTSm,
#endif
#if defined(BCM_88230_C0)
    SOC_MEM_INT_TX_PFC_SRC_PORT_LKUPm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_TX_SFI_CFIFOm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_TX_SFI_DFIFOm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_TYPE_RESOLUTION_TABLEm,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_UDF_OFFSETm,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_UDF_OFFSET_BCM56602_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_UDF_OFFSET_BCM88732_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_UFLOW_Am,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_UFLOW_Bm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_UNKNOWN_HGI_BITMAPm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_UNKNOWN_HGI_BITMAP_BCM56440_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_UNKNOWN_MCAST_BLOCK_MASKm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_UNKNOWN_MCAST_BLOCK_MASK_BCM56440_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_UNKNOWN_UCAST_BLOCK_MASKm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_UNKNOWN_UCAST_BLOCK_MASK_BCM56440_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_VFIm,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_VFI_1m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_VFI_1_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_VFI_1_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_VFI_1_BCM56524_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_VFI_1_BCM56685_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_VFI_1_BCM56840_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_VFI_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_VFI_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_VFI_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_VFI_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_VFI_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_VFI_BCM56685_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_VFI_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_VFI_BCM56840_B0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_VFI_BITMAPm,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_VFI_BITMAP_BCM56602_A0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_VFP_POLICY_TABLEm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_VFP_POLICY_TABLE_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_VFP_POLICY_TABLE_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_VFP_POLICY_TABLE_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_VFP_POLICY_TABLE_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_VFP_POLICY_TABLE_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_VFP_POLICY_TABLE_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_VFP_POLICY_TABLE_BCM56685_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_VFP_POLICY_TABLE_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_VFP_POLICY_TABLE_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_VFP_POLICY_TABLE_BCM56840_B0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_VFP_TCAMm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_VFP_TCAM_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_VFP_TCAM_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_VFP_TCAM_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_VFP_TCAM_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_VFP_TCAM_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_VFP_TCAM_BCM56680_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_VFP_TCAM_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_VFP_TCAM_BCM56840_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_VLAN_COS_MAPm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_VLAN_COS_MAP_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_VLAN_COS_MAP_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_VLAN_COS_MAP_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_VLAN_COS_MAP_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_VLAN_COS_MAP_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_VLAN_COS_MAP_BCM56685_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_VLAN_COS_MAP_BCM56840_A0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_VLAN_DATAm,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_VLAN_MACm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_VLAN_MAC_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_VLAN_MAC_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_VLAN_MAC_BCM56218_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_VLAN_MAC_BCM56304_B0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_VLAN_MAC_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_VLAN_MAC_BCM56440_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_VLAN_MAC_BCM56504_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_VLAN_MAC_BCM56524_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_VLAN_MAC_BCM56601_A0m,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_VLAN_MAC_BCM56602_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_VLAN_MAC_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_VLAN_MAC_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_VLAN_MAC_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_VLAN_MAC_BCM56685_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_VLAN_MAC_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_VLAN_MAC_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_VLAN_MAC_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_VLAN_MAC_BCM56840_B0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_VLAN_MAC_BCM88732_A0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_VLAN_MAC_ENTRYm,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_VLAN_MAC_SCRATCHm,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_MEM_INT_VLAN_MAC_SCRATCH_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_VLAN_MAC_SCRATCH_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_VLAN_MAC_SCRATCH_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_VLAN_MAC_SCRATCH_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_VLAN_MAC_SCRATCH_BCM56685_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_VLAN_MAC_SCRATCH_BCM56820_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_VLAN_MAC_SCRATCH_BCM88732_A0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_VLAN_MAC_VALIDm,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_VLAN_MPLSm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_VLAN_MPLS_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_VLAN_MPLS_BCM56524_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_VLAN_MPLS_BCM56685_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_VLAN_MPLS_BCM56840_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_VLAN_OR_VFI_MAC_COUNTm,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_VLAN_OR_VFI_MAC_COUNT_BCM56142_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_VLAN_OR_VFI_MAC_COUNT_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_VLAN_OR_VFI_MAC_COUNT_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_VLAN_OR_VFI_MAC_COUNT_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_VLAN_OR_VFI_MAC_COUNT_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_VLAN_OR_VFI_MAC_COUNT_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_VLAN_OR_VFI_MAC_COUNT_BCM56685_A0m,
#endif
#if defined(BCM_56624_A0)
    SOC_MEM_INT_VLAN_OR_VFI_MAC_LIMITm,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_VLAN_OR_VFI_MAC_LIMIT_BCM56142_A0m,
#endif
#if defined(BCM_56334_A0)
    SOC_MEM_INT_VLAN_OR_VFI_MAC_LIMIT_BCM56334_A0m,
#endif
#if defined(BCM_56334_B0)
    SOC_MEM_INT_VLAN_OR_VFI_MAC_LIMIT_BCM56334_B0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_VLAN_OR_VFI_MAC_LIMIT_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0)
    SOC_MEM_INT_VLAN_OR_VFI_MAC_LIMIT_BCM56524_A0m,
#endif
#if defined(BCM_56524_B0)
    SOC_MEM_INT_VLAN_OR_VFI_MAC_LIMIT_BCM56524_B0m,
#endif
#if defined(BCM_56624_B0)
    SOC_MEM_INT_VLAN_OR_VFI_MAC_LIMIT_BCM56624_B0m,
#endif
#if defined(BCM_56634_A0)
    SOC_MEM_INT_VLAN_OR_VFI_MAC_LIMIT_BCM56634_A0m,
#endif
#if defined(BCM_56634_B0)
    SOC_MEM_INT_VLAN_OR_VFI_MAC_LIMIT_BCM56634_B0m,
#endif
#if defined(BCM_56680_A0)
    SOC_MEM_INT_VLAN_OR_VFI_MAC_LIMIT_BCM56680_A0m,
#endif
#if defined(BCM_56680_B0)
    SOC_MEM_INT_VLAN_OR_VFI_MAC_LIMIT_BCM56680_B0m,
#endif
#if defined(BCM_56685_A0)
    SOC_MEM_INT_VLAN_OR_VFI_MAC_LIMIT_BCM56685_A0m,
#endif
#if defined(BCM_56685_B0)
    SOC_MEM_INT_VLAN_OR_VFI_MAC_LIMIT_BCM56685_B0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_VLAN_PROFILE_2m,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_MEM_INT_VLAN_PROFILE_2_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_VLAN_PROFILE_2_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_VLAN_PROFILE_2_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_VLAN_PROFILE_2_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_VLAN_PROFILE_2_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_VLAN_PROFILE_2_BCM56685_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_VLAN_PROFILE_2_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_VLAN_PROFILE_2_BCM56840_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_VLAN_PROFILE_2_BCM88732_A0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_VLAN_PROFILE_TABm,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_VLAN_PROFILE_TAB_BCM56142_A0m,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_VLAN_PROFILE_TAB_BCM56224_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_VLAN_PROFILE_TAB_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_VLAN_PROFILE_TAB_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_VLAN_PROFILE_TAB_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_VLAN_PROFILE_TAB_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_VLAN_PROFILE_TAB_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_VLAN_PROFILE_TAB_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_VLAN_PROFILE_TAB_BCM56685_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_VLAN_PROFILE_TAB_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_VLAN_PROFILE_TAB_BCM56840_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_VLAN_PROFILE_TAB_BCM88732_A0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_VLAN_PROTOCOLm,
#endif
#if defined(BCM_56218_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0)
    SOC_MEM_INT_VLAN_PROTOCOL_BCM56218_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_VLAN_PROTOCOL_BCM56304_B0m,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_MEM_INT_VLAN_PROTOCOL_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_VLAN_PROTOCOL_BCM56440_A0m,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
    SOC_MEM_INT_VLAN_PROTOCOL_BCM56504_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_VLAN_PROTOCOL_BCM56624_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_VLAN_PROTOCOL_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_VLAN_PROTOCOL_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_VLAN_PROTOCOL_BCM56840_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_VLAN_PROTOCOL_BCM88732_A0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_VLAN_PROTOCOL_DATAm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_VLAN_PROTOCOL_DATA_BCM53314_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_VLAN_PROTOCOL_DATA_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_VLAN_PROTOCOL_DATA_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_VLAN_PROTOCOL_DATA_BCM56304_B0m,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_MEM_INT_VLAN_PROTOCOL_DATA_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_VLAN_PROTOCOL_DATA_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_VLAN_PROTOCOL_DATA_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_VLAN_PROTOCOL_DATA_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_VLAN_PROTOCOL_DATA_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_VLAN_PROTOCOL_DATA_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_VLAN_PROTOCOL_DATA_BCM56685_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_VLAN_PROTOCOL_DATA_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_VLAN_PROTOCOL_DATA_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_VLAN_PROTOCOL_DATA_BCM56840_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_VLAN_PROTOCOL_DATA_BCM88732_A0m,
#endif
#if defined(BCM_56601_C0) || defined(BCM_56602_C0)
    SOC_MEM_INT_VLAN_RANGE_IDXm,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_VLAN_SUBNETm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_VLAN_SUBNET_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_VLAN_SUBNET_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_VLAN_SUBNET_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_VLAN_SUBNET_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_VLAN_SUBNET_BCM56304_B0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_VLAN_SUBNET_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_VLAN_SUBNET_BCM56440_A0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_VLAN_SUBNET_BCM56504_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_VLAN_SUBNET_BCM56524_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_MEM_INT_VLAN_SUBNET_BCM56601_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_VLAN_SUBNET_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_VLAN_SUBNET_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_VLAN_SUBNET_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_VLAN_SUBNET_BCM56685_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_VLAN_SUBNET_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_VLAN_SUBNET_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_VLAN_SUBNET_BCM56840_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_VLAN_SUBNET_BCM88732_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_MEM_INT_VLAN_SUBNET_DATAm,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_VLAN_SUBNET_DATA_ONLYm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_VLAN_SUBNET_DATA_ONLY_BCM53314_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_VLAN_SUBNET_DATA_ONLY_BCM56218_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_VLAN_SUBNET_DATA_ONLY_BCM56304_B0m,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_MEM_INT_VLAN_SUBNET_DATA_ONLY_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_VLAN_SUBNET_DATA_ONLY_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_VLAN_SUBNET_DATA_ONLY_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_VLAN_SUBNET_DATA_ONLY_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_VLAN_SUBNET_DATA_ONLY_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_VLAN_SUBNET_DATA_ONLY_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_VLAN_SUBNET_DATA_ONLY_BCM56685_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_VLAN_SUBNET_DATA_ONLY_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_VLAN_SUBNET_DATA_ONLY_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_VLAN_SUBNET_DATA_ONLY_BCM56840_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_VLAN_SUBNET_DATA_ONLY_BCM88732_A0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_VLAN_SUBNET_ONLYm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_VLAN_SUBNET_ONLY_BCM53314_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_VLAN_SUBNET_ONLY_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_VLAN_SUBNET_ONLY_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_VLAN_SUBNET_ONLY_BCM56304_B0m,
#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
    SOC_MEM_INT_VLAN_SUBNET_ONLY_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_VLAN_SUBNET_ONLY_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_VLAN_SUBNET_ONLY_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_VLAN_SUBNET_ONLY_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_VLAN_SUBNET_ONLY_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_VLAN_SUBNET_ONLY_BCM56680_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_VLAN_SUBNET_ONLY_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_VLAN_SUBNET_ONLY_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_VLAN_SUBNET_ONLY_BCM56840_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_VLAN_SUBNET_ONLY_BCM88732_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_MEM_INT_VLAN_SUBNET_TCAMm,
#endif
#if defined(BCM_5690_A0)
    SOC_MEM_INT_VLAN_TABm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_VLAN_TAB_BCM53314_A0m,
#endif
#if defined(BCM_56102_A0)
    SOC_MEM_INT_VLAN_TAB_BCM56102_A0m,
#endif
#if defined(BCM_56112_A0)
    SOC_MEM_INT_VLAN_TAB_BCM56112_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_VLAN_TAB_BCM56142_A0m,
#endif
#if defined(BCM_56218_A0)
    SOC_MEM_INT_VLAN_TAB_BCM56218_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_VLAN_TAB_BCM56224_A0m,
#endif
#if defined(BCM_56304_B0)
    SOC_MEM_INT_VLAN_TAB_BCM56304_B0m,
#endif
#if defined(BCM_56314_A0)
    SOC_MEM_INT_VLAN_TAB_BCM56314_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_VLAN_TAB_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_VLAN_TAB_BCM56440_A0m,
#endif
#if defined(BCM_56504_A0)
    SOC_MEM_INT_VLAN_TAB_BCM56504_A0m,
#endif
#if defined(BCM_56504_B0)
    SOC_MEM_INT_VLAN_TAB_BCM56504_B0m,
#endif
#if defined(BCM_56514_A0)
    SOC_MEM_INT_VLAN_TAB_BCM56514_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_VLAN_TAB_BCM56524_A0m,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0)
    SOC_MEM_INT_VLAN_TAB_BCM56601_A0m,
#endif
#if defined(BCM_56602_A0) || defined(BCM_56602_B0) || \
    defined(BCM_56602_C0)
    SOC_MEM_INT_VLAN_TAB_BCM56602_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_VLAN_TAB_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_VLAN_TAB_BCM56634_A0m,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_VLAN_TAB_BCM5665_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_VLAN_TAB_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_VLAN_TAB_BCM56685_A0m,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_VLAN_TAB_BCM5673_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_VLAN_TAB_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_VLAN_TAB_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_VLAN_TAB_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_VLAN_TAB_BCM56840_B0m,
#endif
#if defined(BCM_5695_A0)
    SOC_MEM_INT_VLAN_TAB_BCM5695_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_VLAN_TAB_BCM88732_A0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_VLAN_XLATEm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_VLAN_XLATE_BCM53314_A0m,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_VLAN_XLATE_BCM56142_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_VLAN_XLATE_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_VLAN_XLATE_BCM56304_B0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_VLAN_XLATE_BCM56334_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_VLAN_XLATE_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_VLAN_XLATE_BCM56524_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_VLAN_XLATE_BCM56624_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_VLAN_XLATE_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_VLAN_XLATE_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_VLAN_XLATE_BCM56685_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_VLAN_XLATE_BCM56800_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_VLAN_XLATE_BCM56820_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_VLAN_XLATE_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_VLAN_XLATE_BCM56840_B0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_VLAN_XLATE_BCM88732_A0m,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_VLAN_XLATE_DATA_ONLYm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_VLAN_XLATE_DATA_ONLY_BCM53314_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_VLAN_XLATE_DATA_ONLY_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_VLAN_XLATE_DATA_ONLY_BCM56304_B0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_VLAN_XLATE_DATA_ONLY_BCM56800_A0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_VLAN_XLATE_MASKm,
#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
    SOC_MEM_INT_VLAN_XLATE_ONLYm,
#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    SOC_MEM_INT_VLAN_XLATE_ONLY_BCM53314_A0m,
#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    SOC_MEM_INT_VLAN_XLATE_ONLY_BCM56224_A0m,
#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
    SOC_MEM_INT_VLAN_XLATE_ONLY_BCM56304_B0m,
#endif
#if defined(BCM_56800_A0)
    SOC_MEM_INT_VLAN_XLATE_ONLY_BCM56800_A0m,
#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0)
    SOC_MEM_INT_VLAN_XLATE_SCRATCHm,
#endif
#if defined(BCM_56142_A0)
    SOC_MEM_INT_VLAN_XLATE_SCRATCH_BCM56142_A0m,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_VLAN_XLATE_SCRATCH_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_VLAN_XLATE_SCRATCH_BCM56524_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_VLAN_XLATE_SCRATCH_BCM56634_A0m,
#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
    SOC_MEM_INT_VLAN_XLATE_SCRATCH_BCM56680_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_VLAN_XLATE_SCRATCH_BCM56685_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_VLAN_XLATE_SCRATCH_BCM56820_A0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_VLAN_XLATE_SCRATCH_BCM88732_A0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_VOQ_ARRIVALSm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_VOQ_CONFIGm,
#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    SOC_MEM_INT_VOQ_COS_MAPm,
#endif
#if defined(BCM_5673_A0)
    SOC_MEM_INT_VPLSTABLEm,
#endif
#if defined(BCM_5650_C0) || defined(BCM_5665_A0) || \
    defined(BCM_5665_B0)
    SOC_MEM_INT_VPLS_BITMAP_TABLEm,
#endif
#if defined(BCM_56601_A0) || defined(BCM_56601_B0) || \
    defined(BCM_56601_C0) || defined(BCM_56602_A0) || \
    defined(BCM_56602_B0) || defined(BCM_56602_C0)
    SOC_MEM_INT_VPLS_LABELm,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_VRFm,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_VRF_BCM56440_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_VRF_BCM56524_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_VRF_BCM56685_A0m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_VRF_BCM56840_A0m,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_VRF_BCM56840_B0m,
#endif
#if defined(BCM_56601_A0)
    SOC_MEM_INT_VRF_VFI_INTFm,
#endif
#if defined(BCM_56601_B0)
    SOC_MEM_INT_VRF_VFI_INTF_BCM56601_B0m,
#endif
#if defined(BCM_56601_C0)
    SOC_MEM_INT_VRF_VFI_INTF_BCM56601_C0m,
#endif
#if defined(BCM_56602_A0)
    SOC_MEM_INT_VRF_VFI_INTF_BCM56602_A0m,
#endif
#if defined(BCM_56602_B0)
    SOC_MEM_INT_VRF_VFI_INTF_BCM56602_B0m,
#endif
#if defined(BCM_56602_C0)
    SOC_MEM_INT_VRF_VFI_INTF_BCM56602_C0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_WLAN_SVP_TABLEm,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_WLAN_SVP_TABLE_BCM56524_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_WLAN_SVP_TABLE_BCM56685_A0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_WRED_AVG_QUEUE_LENGTHm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_WRED_CURVEm,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_WRED_STATEm,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_XFILTER_FFPCOUNTERSm,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_XFILTER_FFPCOUNTERS_TEST0m,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_XFILTER_FFPCOUNTERS_TEST1m,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_XFILTER_FFPIPBYTECOUNTERSm,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_XFILTER_FFPIPBYTECOUNTERS_TEST0m,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_XFILTER_FFPIPBYTECOUNTERS_TEST1m,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_XFILTER_FFPIPPACKETCOUNTERSm,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_XFILTER_FFPIPPACKETCOUNTERS_TEST0m,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_XFILTER_FFPIPPACKETCOUNTERS_TEST1m,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_XFILTER_FFPOPBYTECOUNTERSm,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_XFILTER_FFPOPBYTECOUNTERS_TEST0m,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_XFILTER_FFPOPBYTECOUNTERS_TEST1m,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_XFILTER_FFPOPPACKETCOUNTERSm,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_XFILTER_FFPOPPACKETCOUNTERS_TEST0m,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_XFILTER_FFPOPPACKETCOUNTERS_TEST1m,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_XFILTER_METERINGm,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_XFILTER_METERING_TEST0m,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_XFILTER_METERING_TEST1m,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_XFILTER_METERING_TEST2m,
#endif
#if defined(BCM_5673_A0) || defined(BCM_5674_A0)
    SOC_MEM_INT_XFILTER_METERING_TEST3m,
#endif
#if defined(BCM_56840_A0)
    SOC_MEM_INT_XLPORT_WC_UCMEM_DATAm,
#endif
#if defined(BCM_56840_B0)
    SOC_MEM_INT_XLPORT_WC_UCMEM_DATA_BCM56840_B0m,
#endif
#if defined(BCM_88732_A0)
    SOC_MEM_INT_XLPORT_WC_UCMEM_DATA_BCM88732_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_XPORT_EHG_RX_TUNNEL_DATAm,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_XPORT_EHG_RX_TUNNEL_DATA_BCM56524_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_XPORT_EHG_RX_TUNNEL_DATA_BCM56685_A0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_XPORT_EHG_RX_TUNNEL_DATA_BCM88230_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_XPORT_EHG_RX_TUNNEL_MASKm,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_XPORT_EHG_RX_TUNNEL_MASK_BCM56524_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_XPORT_EHG_RX_TUNNEL_MASK_BCM56685_A0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_XPORT_EHG_RX_TUNNEL_MASK_BCM88230_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_XPORT_EHG_TX_TUNNEL_DATAm,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_XPORT_EHG_TX_TUNNEL_DATA_BCM56524_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_XPORT_EHG_TX_TUNNEL_DATA_BCM56685_A0m,
#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
    SOC_MEM_INT_XPORT_EHG_TX_TUNNEL_DATA_BCM88230_A0m,
#endif
#if defined(BCM_56440_A0)
    SOC_MEM_INT_XPORT_WC_UCMEM_DATAm,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_XQPORT_EHG_RX_TUNNEL_DATAm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_XQPORT_EHG_RX_TUNNEL_DATA_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_XQPORT_EHG_RX_TUNNEL_DATA_BCM56524_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_XQPORT_EHG_RX_TUNNEL_DATA_BCM56685_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_XQPORT_EHG_RX_TUNNEL_MASKm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_XQPORT_EHG_RX_TUNNEL_MASK_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_XQPORT_EHG_RX_TUNNEL_MASK_BCM56524_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_XQPORT_EHG_RX_TUNNEL_MASK_BCM56685_A0m,
#endif
#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    SOC_MEM_INT_XQPORT_EHG_TX_TUNNEL_DATAm,
#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    SOC_MEM_INT_XQPORT_EHG_TX_TUNNEL_DATA_BCM56334_A0m,
#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0)
    SOC_MEM_INT_XQPORT_EHG_TX_TUNNEL_DATA_BCM56524_A0m,
#endif
#if defined(BCM_56685_A0) || defined(BCM_56685_B0)
    SOC_MEM_INT_XQPORT_EHG_TX_TUNNEL_DATA_BCM56685_A0m,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_X_ARB_TDM_TABLEm,
#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    SOC_MEM_INT_Y_ARB_TDM_TABLEm,
#endif
    NUM_SOC_MEM_INT
} soc_mem_int_t;


#endif	/* !_SOC_INTENUM_H */
