{"coredata": {"prism:url": "https://api.elsevier.com/content/article/pii/S0893608011001754", "dc:identifier": "doi:10.1016/j.neunet.2011.06.015", "eid": "1-s2.0-S0893608011001754", "prism:doi": "10.1016/j.neunet.2011.06.015", "pii": "S0893-6080(11)00175-4", "dc:title": "Scaling-efficient in-situ training of CMOL CrossNet classifiers ", "prism:publicationName": "Neural Networks", "prism:aggregationType": "Journal", "prism:issn": "08936080", "prism:volume": "24", "prism:issueIdentifier": "10", "prism:startingPage": "1136", "prism:endingPage": "1142", "prism:pageRange": "1136-1142", "prism:number": "10", "dc:format": "application/json", "prism:coverDate": "2011-12-31", "prism:coverDisplayDate": "December 2011", "prism:copyright": "Copyright \u00a9 2011 Elsevier Ltd. All rights reserved.", "prism:publisher": "Elsevier Ltd.", "dc:creator": [{"@_fa": "true", "$": "Lee, Jung Hoon"}], "dc:description": "\n               Abstract\n               \n                  CMOL CrossNets, hybrid CMOS/nanoelectronic neuromorphic circuits, may open up exciting opportunities to build artificial intelligence similar to the brain. However, limited functionality of nanodevices used in CMOL circuits causes significant challenges to train CrossNets with the usual algorithms. In order to overcome these challenges, we developed an in-situ variety of the error backpropagation method for supervised training of CrossNet-based pattern classifiers. Although this algorithm successfully trained CrossNets to perform simple benchmark classification tasks in Proben1, we found that it did not scale up to larger problems such as the MNIST dataset. Therefore, we propose an alternative in-situ method, combining training with the hidden layer build-up. Simulated results suggest that our new in-situ approach is appropriate to train CrossNets to perform classification on practical problems.\n               \n            ", "openaccess": "0", "openaccessArticle": false, "openaccessType": null, "openArchiveArticle": false, "openaccessSponsorName": null, "openaccessSponsorType": null, "openaccessUserLicense": null, "dcterms:subject": [{"@_fa": "true", "$": "Hybrid CMOS/nanoelectronic"}, {"@_fa": "true", "$": "Neuromorphic"}, {"@_fa": "true", "$": "Defect-tolerant classifier"}], "link": [{"@href": "https://api.elsevier.com/content/article/pii/S0893608011001754", "@rel": "self", "@_fa": "true"}, {"@href": "https://www.sciencedirect.com/science/article/pii/S0893608011001754", "@rel": "scidir", "@_fa": "true"}]}, "scopus-id": "80054778673", "scopus-eid": "2-s2.0-80054778673", "pubmed-id": "21767933", "link": {"@href": "https://api.elsevier.com/content/abstract/scopus_id/80054778673", "@rel": "abstract"}, "originalText": {"xocs:doc": {"xocs:meta": {"xocs:open-access": {"xocs:oa-article-status": {"@is-open-access": "0", "@is-open-archive": "0"}}, "xocs:available-online-date": {"@yyyymmdd": "20110701", "$": "2011-07-01"}}}}}