
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'KeyboardCtrl_0' is locked:
* IP definition 'KeyboardCtrl (1.0)' for IP 'KeyboardCtrl_0' (customized with software release 2017.2) was not found in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4204 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 317.918 ; gain = 81.211
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.srcs/sources_1/new/top.v:3]
	Parameter INIT bound to: 6'b000001 
	Parameter RANDOM bound to: 6'b000010 
	Parameter PLAY bound to: 6'b000100 
	Parameter MOVE bound to: 6'b001000 
	Parameter CHECK bound to: 6'b010000 
	Parameter WIN bound to: 6'b100000 
	Parameter W_CODES bound to: 9'b000011101 
	Parameter A_CODES bound to: 9'b000011100 
	Parameter S_CODES bound to: 9'b000011011 
	Parameter D_CODES bound to: 9'b000100011 
	Parameter ENTER_CODES bound to: 9'b001011010 
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.srcs/sources_1/imports/Downloads/clock_divider.v:23]
	Parameter n bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.srcs/sources_1/imports/Downloads/clock_divider.v:23]
INFO: [Synth 8-638] synthesizing module 'clock_divider__parameterized0' [C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.srcs/sources_1/imports/Downloads/clock_divider.v:23]
	Parameter n bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider__parameterized0' (1#1) [C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.srcs/sources_1/imports/Downloads/clock_divider.v:23]
INFO: [Synth 8-638] synthesizing module 'clock_divider__parameterized1' [C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.srcs/sources_1/imports/Downloads/clock_divider.v:23]
	Parameter n bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider__parameterized1' (1#1) [C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.srcs/sources_1/imports/Downloads/clock_divider.v:23]
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.srcs/sources_1/imports/Downloads/debouncer.v:23]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (2#1) [C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.srcs/sources_1/imports/Downloads/debouncer.v:23]
INFO: [Synth 8-638] synthesizing module 'OnePulse' [C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.srcs/sources_1/imports/KeyboardSampleCode/OnePulse.v:1]
INFO: [Synth 8-256] done synthesizing module 'OnePulse' (3#1) [C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.srcs/sources_1/imports/KeyboardSampleCode/OnePulse.v:1]
INFO: [Synth 8-638] synthesizing module 'KeyboardDecoder' [C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.srcs/sources_1/imports/KeyboardSampleCode/KeyboardDecoder.v:1]
	Parameter INIT bound to: 2'b00 
	Parameter WAIT_FOR_SIGNAL bound to: 2'b01 
	Parameter GET_SIGNAL_DOWN bound to: 2'b10 
	Parameter WAIT_RELEASE bound to: 2'b11 
	Parameter IS_INIT bound to: 8'b10101010 
	Parameter IS_EXTEND bound to: 8'b11100000 
	Parameter IS_BREAK bound to: 8'b11110000 
INFO: [Synth 8-638] synthesizing module 'KeyboardCtrl_0' [C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.runs/synth_1/.Xil/Vivado-18004-DESKTOP-21QJ68E/realtime/KeyboardCtrl_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'KeyboardCtrl_0' (4#1) [C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.runs/synth_1/.Xil/Vivado-18004-DESKTOP-21QJ68E/realtime/KeyboardCtrl_0_stub.v:6]
INFO: [Synth 8-226] default block is never used [C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.srcs/sources_1/imports/KeyboardSampleCode/KeyboardDecoder.v:64]
INFO: [Synth 8-256] done synthesizing module 'KeyboardDecoder' (5#1) [C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.srcs/sources_1/imports/KeyboardSampleCode/KeyboardDecoder.v:1]
INFO: [Synth 8-638] synthesizing module 'SevenSegment' [C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.srcs/sources_1/imports/KeyboardSampleCode/SevenSegment.v:1]
INFO: [Synth 8-256] done synthesizing module 'SevenSegment' (6#1) [C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.srcs/sources_1/imports/KeyboardSampleCode/SevenSegment.v:1]
WARNING: [Synth 8-6014] Unused sequential element steps_reg was removed.  [C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.srcs/sources_1/new/top.v:77]
WARNING: [Synth 8-6014] Unused sequential element game_map_reg was removed.  [C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.srcs/sources_1/new/top.v:79]
WARNING: [Synth 8-6014] Unused sequential element n_steps_reg was removed.  [C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.srcs/sources_1/new/top.v:94]
WARNING: [Synth 8-6014] Unused sequential element n_game_map_reg was removed.  [C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.srcs/sources_1/new/top.v:96]
WARNING: [Synth 8-3848] Net vgaRed in module/entity top does not have driver. [C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.srcs/sources_1/new/top.v:10]
WARNING: [Synth 8-3848] Net vgaGreen in module/entity top does not have driver. [C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.srcs/sources_1/new/top.v:11]
WARNING: [Synth 8-3848] Net vgaBlue in module/entity top does not have driver. [C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.srcs/sources_1/new/top.v:12]
WARNING: [Synth 8-3848] Net hsync in module/entity top does not have driver. [C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.srcs/sources_1/new/top.v:13]
WARNING: [Synth 8-3848] Net vsync in module/entity top does not have driver. [C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.srcs/sources_1/new/top.v:14]
INFO: [Synth 8-256] done synthesizing module 'top' (7#1) [C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.srcs/sources_1/new/top.v:3]
WARNING: [Synth 8-3331] design top has unconnected port vgaRed[3]
WARNING: [Synth 8-3331] design top has unconnected port vgaRed[2]
WARNING: [Synth 8-3331] design top has unconnected port vgaRed[1]
WARNING: [Synth 8-3331] design top has unconnected port vgaRed[0]
WARNING: [Synth 8-3331] design top has unconnected port vgaGreen[3]
WARNING: [Synth 8-3331] design top has unconnected port vgaGreen[2]
WARNING: [Synth 8-3331] design top has unconnected port vgaGreen[1]
WARNING: [Synth 8-3331] design top has unconnected port vgaGreen[0]
WARNING: [Synth 8-3331] design top has unconnected port vgaBlue[3]
WARNING: [Synth 8-3331] design top has unconnected port vgaBlue[2]
WARNING: [Synth 8-3331] design top has unconnected port vgaBlue[1]
WARNING: [Synth 8-3331] design top has unconnected port vgaBlue[0]
WARNING: [Synth 8-3331] design top has unconnected port hsync
WARNING: [Synth 8-3331] design top has unconnected port vsync
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 368.121 ; gain = 131.414
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 368.121 ; gain = 131.414
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.runs/synth_1/.Xil/Vivado-18004-DESKTOP-21QJ68E/dcp3/KeyboardCtrl_0_in_context.xdc] for cell 'key_de/inst'
Finished Parsing XDC File [C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.runs/synth_1/.Xil/Vivado-18004-DESKTOP-21QJ68E/dcp3/KeyboardCtrl_0_in_context.xdc] for cell 'key_de/inst'
Parsing XDC File [C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.srcs/constrs_1/imports/Downloads/Basys3_Constraints.xdc]
Finished Parsing XDC File [C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.srcs/constrs_1/imports/Downloads/Basys3_Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.srcs/constrs_1/imports/Downloads/Basys3_Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 695.195 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 695.195 ; gain = 458.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 695.195 ; gain = 458.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for PS2_CLK. (constraint file  {C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.runs/synth_1/.Xil/Vivado-18004-DESKTOP-21QJ68E/dcp3/KeyboardCtrl_0_in_context.xdc}, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PS2_CLK. (constraint file  {C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.runs/synth_1/.Xil/Vivado-18004-DESKTOP-21QJ68E/dcp3/KeyboardCtrl_0_in_context.xdc}, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for PS2_DATA. (constraint file  {C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.runs/synth_1/.Xil/Vivado-18004-DESKTOP-21QJ68E/dcp3/KeyboardCtrl_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PS2_DATA. (constraint file  {C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.runs/synth_1/.Xil/Vivado-18004-DESKTOP-21QJ68E/dcp3/KeyboardCtrl_0_in_context.xdc}, line 4).
Applied set_property DONT_TOUCH = true for key_de/inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 695.195 ; gain = 458.488
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element curr_num_reg was removed.  [C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.srcs/sources_1/imports/Downloads/clock_divider.v:29]
WARNING: [Synth 8-6014] Unused sequential element curr_num_reg was removed.  [C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.srcs/sources_1/imports/Downloads/clock_divider.v:29]
WARNING: [Synth 8-6014] Unused sequential element curr_num_reg was removed.  [C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.srcs/sources_1/imports/Downloads/clock_divider.v:29]
INFO: [Synth 8-5544] ROM "pb_debounced" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'digit_reg' in module 'SevenSegment'
WARNING: [Synth 8-6014] Unused sequential element digit_reg was removed.  [C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.srcs/sources_1/imports/KeyboardSampleCode/SevenSegment.v:23]
INFO: [Synth 8-5544] ROM "digit" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element clk_divider_reg was removed.  [C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.srcs/sources_1/imports/KeyboardSampleCode/SevenSegment.v:14]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'curr_state_reg' in module 'top'
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element digit_reg was removed.  [C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.srcs/sources_1/imports/KeyboardSampleCode/SevenSegment.v:23]
WARNING: [Synth 8-6014] Unused sequential element digit_reg was removed.  [C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.srcs/sources_1/imports/KeyboardSampleCode/SevenSegment.v:23]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                              000 |                             1111
*
                  iSTATE |                              001 |                             1110
                 iSTATE0 |                              010 |                             1101
                 iSTATE1 |                              011 |                             1011
                 iSTATE2 |                              100 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'digit_reg' using encoding 'sequential' in module 'SevenSegment'
WARNING: [Synth 8-6014] Unused sequential element digit_reg was removed.  [C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.srcs/sources_1/imports/KeyboardSampleCode/SevenSegment.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'n_blank_pos_reg' [C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.srcs/sources_1/new/top.v:95]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.srcs/sources_1/new/top.v:93]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 695.195 ; gain = 458.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   5 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OnePulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module KeyboardDecoder 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 7     
Module SevenSegment 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element _clk_13/curr_num_reg was removed.  [C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.srcs/sources_1/imports/Downloads/clock_divider.v:29]
WARNING: [Synth 8-6014] Unused sequential element _clk_25/curr_num_reg was removed.  [C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.srcs/sources_1/imports/Downloads/clock_divider.v:29]
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element _clk_16/curr_num_reg was removed.  [C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.srcs/sources_1/imports/Downloads/clock_divider.v:29]
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element _test/clk_divider_reg was removed.  [C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.srcs/sources_1/imports/KeyboardSampleCode/SevenSegment.v:14]
WARNING: [Synth 8-6014] Unused sequential element _clk_16/curr_num_reg was removed.  [C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.srcs/sources_1/imports/Downloads/clock_divider.v:29]
WARNING: [Synth 8-3331] design top has unconnected port vgaRed[3]
WARNING: [Synth 8-3331] design top has unconnected port vgaRed[2]
WARNING: [Synth 8-3331] design top has unconnected port vgaRed[1]
WARNING: [Synth 8-3331] design top has unconnected port vgaRed[0]
WARNING: [Synth 8-3331] design top has unconnected port vgaGreen[3]
WARNING: [Synth 8-3331] design top has unconnected port vgaGreen[2]
WARNING: [Synth 8-3331] design top has unconnected port vgaGreen[1]
WARNING: [Synth 8-3331] design top has unconnected port vgaGreen[0]
WARNING: [Synth 8-3331] design top has unconnected port vgaBlue[3]
WARNING: [Synth 8-3331] design top has unconnected port vgaBlue[2]
WARNING: [Synth 8-3331] design top has unconnected port vgaBlue[1]
WARNING: [Synth 8-3331] design top has unconnected port vgaBlue[0]
WARNING: [Synth 8-3331] design top has unconnected port hsync
WARNING: [Synth 8-3331] design top has unconnected port vsync
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\next_state_reg[5] )
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[511]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[510]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[509]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[508]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[507]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[506]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[505]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[504]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[503]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[502]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[501]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[500]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[499]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[498]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[497]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[496]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[495]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[494]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[493]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[492]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[491]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[490]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[489]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[488]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[487]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[486]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[485]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[484]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[483]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[482]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[481]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[480]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[479]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[478]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[477]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[476]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[475]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[474]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[473]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[472]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[471]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[470]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[469]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[468]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[467]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[466]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[465]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[464]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[463]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[462]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[461]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[460]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[459]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[458]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[457]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[456]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[455]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[454]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[453]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[452]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[451]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[450]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[449]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[448]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[447]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[446]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[445]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[444]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[443]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[442]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[441]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[440]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[439]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[438]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[437]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[436]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[435]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[434]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[433]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[432]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[431]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[430]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[429]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[428]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[427]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[426]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[425]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[424]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[423]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[422]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[421]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[420]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[419]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[418]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[417]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[416]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[415]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[414]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[413]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (key_de/key_down_reg[412]) is unused and will be removed from module top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 695.195 ; gain = 458.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 695.195 ; gain = 458.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 698.988 ; gain = 462.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 710.039 ; gain = 473.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 710.039 ; gain = 473.332
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 710.039 ; gain = 473.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 710.039 ; gain = 473.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 710.039 ; gain = 473.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 710.039 ; gain = 473.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 710.039 ; gain = 473.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |KeyboardCtrl_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |KeyboardCtrl_0 |     1|
|2     |BUFG           |     1|
|3     |CARRY4         |     8|
|4     |LUT1           |    34|
|5     |LUT2           |    22|
|6     |LUT3           |     9|
|7     |LUT4           |    19|
|8     |LUT5           |    10|
|9     |LUT6           |    27|
|10    |FDCE           |    51|
|11    |FDPE           |     1|
|12    |FDRE           |    34|
|13    |IBUF           |     2|
|14    |OBUF           |    11|
|15    |OBUFT          |    14|
+------+---------------+------+

Report Instance Areas: 
+------+----------+------------------------------+------+
|      |Instance  |Module                        |Cells |
+------+----------+------------------------------+------+
|1     |top       |                              |   255|
|2     |  _clk_16 |clock_divider__parameterized0 |    36|
|3     |  _down   |OnePulse                      |     2|
|4     |  _left   |OnePulse_0                    |     3|
|5     |  _right  |OnePulse_1                    |     3|
|6     |  _rst_1p |OnePulse_2                    |     2|
|7     |  _rst_db |debouncer                     |     6|
|8     |  _start  |OnePulse_3                    |     3|
|9     |  _test   |SevenSegment                  |    62|
|10    |  _up     |OnePulse_4                    |     2|
|11    |  key_de  |KeyboardDecoder               |    91|
|12    |    op    |OnePulse_5                    |     3|
+------+----------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 710.039 ; gain = 473.332
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 548 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 710.039 ; gain = 146.258
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 710.039 ; gain = 473.332
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

45 Infos, 152 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 710.039 ; gain = 477.793
INFO: [Common 17-1381] The checkpoint 'C:/Users/AquaDragon/Desktop/Computer Science/Digital Logic Design and Lab/Project/Good_Game/Good_Game.runs/synth_1/top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 710.039 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec 28 17:10:32 2017...
