
---------- Begin Simulation Statistics ----------
final_tick                                27502982500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    218                       # Simulator instruction rate (inst/s)
host_mem_usage                                8682048                       # Number of bytes of host memory used
host_op_rate                                      225                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 33180.27                       # Real time elapsed on the host
host_tick_rate                                 663111                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7248935                       # Number of instructions simulated
sim_ops                                       7451382                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022002                       # Number of seconds simulated
sim_ticks                                 22002193125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.763413                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   39699                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                51051                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                447                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4847                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             52032                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5454                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6627                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1173                       # Number of indirect misses.
system.cpu.branchPred.lookups                   89869                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   14114                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1083                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      535337                       # Number of instructions committed
system.cpu.committedOps                        572289                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.539937                       # CPI: cycles per instruction
system.cpu.discardedOps                         12856                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             384452                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             90808                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            41657                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          699219                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.393711                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      376                       # number of quiesce instructions executed
system.cpu.numCycles                          1359722                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       376                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  417156     72.89%     72.89% # Class of committed instruction
system.cpu.op_class_0::IntMult                    984      0.17%     73.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                  93767     16.38%     89.45% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 60382     10.55%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   572289                       # Class of committed instruction
system.cpu.quiesceCycles                     33843787                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          660503                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           22                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          475                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1238                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              131010                       # Transaction distribution
system.membus.trans_dist::ReadResp             131627                       # Transaction distribution
system.membus.trans_dist::WriteReq              66402                       # Transaction distribution
system.membus.trans_dist::WriteResp             66402                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          206                       # Transaction distribution
system.membus.trans_dist::CleanEvict              257                       # Transaction distribution
system.membus.trans_dist::ReadExReq               151                       # Transaction distribution
system.membus.trans_dist::ReadExResp              151                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            325                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           292                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          783                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          783                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6558                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         9386                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       386654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       386654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 396823                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        20800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        20800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        39936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8913                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        53673                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     12372328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     12372328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12446801                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            198295                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000171                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.013093                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  198261     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                      34      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              198295                       # Request fanout histogram
system.membus.reqLayer6.occupancy           490064695                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               2.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             8293375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              748843                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1585250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7012745                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          795078560                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              3.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1637000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2978612                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       744653                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3723265                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       744653                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2978612                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3723265                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3723265                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3723265                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7446530                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       198144                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       198144                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       337194                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       337194                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          490                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6558                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        82032                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       131184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        65536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       815106                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       901122                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1070676                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          770                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8913                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1312092                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2098524                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     13041668                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     14417924                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     17034297                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1680708625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              7.6                       # Network utilization (%)
system.acctest.local_bus.numRequests          1180659                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          816                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.04                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1421475739                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          6.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    933162000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          4.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       753664                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       118784                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8935836                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     14893061                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4467918                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5957224                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     34254040                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5957224                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4467918                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10425143                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8935836                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     14893061                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10425143                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10425143                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     44679182                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4467918                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10425143                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14893061                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4467918                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1536210                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6004129                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4467918                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14893061                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1536210                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20897190                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       130607                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       130607                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        62720                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        62720                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        16440                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       364546                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       386654                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       525660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11665412                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     12372328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       233376                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       233376    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       233376                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    528133570                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    715731000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          3.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       327680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45514464                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11077560                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2006082200                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     14893061                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     47657795                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2068633056                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     44679182                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44741540                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     89420722                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2050761383                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     59634601                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     47657795                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2158053778                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16449540                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3538944                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     20643844                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9175040                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      9502724                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     18677764                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4112385                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       110592                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4243457                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2293760                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       296961                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2590721                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     26807509                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    747631834                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    160845057                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2978612                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    938263012                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    417005702                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    431898945                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    848904648                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     26807509                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1164637537                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    592744002                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2978612                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1787167660                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        20800                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        22400                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        20800                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        20800                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          325                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          350                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       945360                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        72720                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1018080                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       945360                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       945360                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       945360                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        72720                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1018080                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       197980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8126468                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          26752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8385000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        13184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       327680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3538944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4027264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3100                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       126977                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             418                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              131025                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          206                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         5120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        55296                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              62926                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      8998194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    369348090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1536210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1215879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             381098373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         599213                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     14893061                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    160845057                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5957224                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       744653                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183039208                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         599213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     23891255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    530193146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5957224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       744653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1536210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1215879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            564137581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       206.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      8220.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    182131.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       413.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006380946000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          243                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          243                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              239609                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              66924                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      131025                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      62926                       # Number of write requests accepted
system.mem_ctrls.readBursts                    131025                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    62926                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    147                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3925                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      19.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4519466365                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  654390000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7955013865                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34531.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60781.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       108                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   121820                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   58533                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                131022                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                62926                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     543                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     519                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  111673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4580                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    236                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        13471                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    920.861703                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   827.120203                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   257.628181                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          464      3.44%      3.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          355      2.64%      6.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          207      1.54%      7.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          198      1.47%      9.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          499      3.70%     12.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          170      1.26%     14.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          144      1.07%     15.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          233      1.73%     16.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11201     83.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        13471                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          243                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     538.633745                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1248.629239                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           187     76.95%     76.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      1.23%     78.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           23      9.47%     87.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.82%     88.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            4      1.65%     90.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            7      2.88%     93.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            9      3.70%     96.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.82%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.41%     97.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            5      2.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           243                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          243                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     258.995885                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     62.316250                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    415.866600                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            160     65.84%     65.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            11      4.53%     70.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             7      2.88%     73.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.41%     73.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.82%     74.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            5      2.06%     76.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.41%     76.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.41%     77.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.41%     77.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            6      2.47%     80.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           48     19.75%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           243                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8376192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4027904                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8385000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4027264                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       380.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       183.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    381.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    183.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22002253750                       # Total gap between requests
system.mem_ctrls.avgGap                     113442.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       197980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8117380                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        26432                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        14784                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       327680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3537984                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 8998193.901636339724                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 368935039.970021188259                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1536210.495379878208                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1201334.787392927334                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 671933.016677399981                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 14893060.802546700463                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 160801424.653434395790                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5957224.321018679999                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 744653.040127335000                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3100                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       126977                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          418                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          206                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         5120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        55296                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    304468850                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   7587622600                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     43713140                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     19209275                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  12094119870                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  32464085395                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 306023768060                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3360604565                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  23942571375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     98215.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59755.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     82477.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45955.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  58709319.76                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   6340641.68                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   5534284.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1640920.20                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  93525669.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         6651369.000000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         4641478.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        238094381.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           87487542                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     210643851.599983                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     92925288.224986                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     352048995.600003                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       992492906.475024                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         45.108817                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18438776585                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1190280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2376785915                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 752                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           376                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     56256700.797872                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    255094290.171157                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          376    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       233625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545306625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             376                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6350463000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  21152519500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       180606                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           180606                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       180606                       # number of overall hits
system.cpu.icache.overall_hits::total          180606                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          325                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            325                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          325                       # number of overall misses
system.cpu.icache.overall_misses::total           325                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     14128125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     14128125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     14128125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     14128125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       180931                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       180931                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       180931                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       180931                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001796                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001796                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001796                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001796                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43471.153846                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43471.153846                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43471.153846                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43471.153846                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          325                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          325                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          325                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          325                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     13615125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13615125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     13615125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13615125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001796                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001796                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001796                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001796                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41892.692308                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41892.692308                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41892.692308                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41892.692308                       # average overall mshr miss latency
system.cpu.icache.replacements                    133                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       180606                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          180606                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          325                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           325                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     14128125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     14128125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       180931                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       180931                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001796                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001796                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43471.153846                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43471.153846                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          325                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          325                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     13615125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13615125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001796                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001796                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41892.692308                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41892.692308                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           450.962910                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              528405                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               133                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3972.969925                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   450.962910                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.880787                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.880787                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          447                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            362187                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           362187                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       150988                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           150988                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       150988                       # number of overall hits
system.cpu.dcache.overall_hits::total          150988                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          573                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            573                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          573                       # number of overall misses
system.cpu.dcache.overall_misses::total           573                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     45761625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     45761625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     45761625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     45761625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       151561                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       151561                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       151561                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       151561                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003781                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003781                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003781                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003781                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79863.219895                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79863.219895                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79863.219895                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79863.219895                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          206                       # number of writebacks
system.cpu.dcache.writebacks::total               206                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          130                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          130                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          130                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          130                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          443                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          443                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          443                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          443                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4085                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4085                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     33905750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     33905750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     33905750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     33905750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      8770500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      8770500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002923                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002923                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002923                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002923                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76536.681716                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76536.681716                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76536.681716                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76536.681716                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2147.001224                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2147.001224                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    330                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        94986                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           94986                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          292                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           292                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     21490000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     21490000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        95278                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        95278                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003065                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003065                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73595.890411                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73595.890411                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          292                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          292                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          403                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          403                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     21041625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     21041625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      8770500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      8770500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003065                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003065                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72060.359589                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72060.359589                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21763.027295                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21763.027295                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        56002                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          56002                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          281                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          281                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     24271625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     24271625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        56283                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        56283                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004993                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004993                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 86375.889680                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 86375.889680                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          130                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          130                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          151                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          151                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3682                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3682                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12864125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12864125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002683                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002683                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 85192.880795                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85192.880795                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           494.663388                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              140175                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               330                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            424.772727                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   494.663388                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.966139                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.966139                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          457                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            606687                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           606687                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27502982500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                27503068125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    218                       # Simulator instruction rate (inst/s)
host_mem_usage                                8682048                       # Number of bytes of host memory used
host_op_rate                                      225                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 33180.44                       # Real time elapsed on the host
host_tick_rate                                 663110                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7248944                       # Number of instructions simulated
sim_ops                                       7451397                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022002                       # Number of seconds simulated
sim_ticks                                 22002278750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.761238                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   39701                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                51055                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                448                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4849                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             52032                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5454                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6627                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1173                       # Number of indirect misses.
system.cpu.branchPred.lookups                   89875                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   14116                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1083                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      535346                       # Number of instructions committed
system.cpu.committedOps                        572304                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.540150                       # CPI: cycles per instruction
system.cpu.discardedOps                         12863                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             384469                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             90808                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            41660                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          699312                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.393678                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      376                       # number of quiesce instructions executed
system.cpu.numCycles                          1359859                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       376                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  417164     72.89%     72.89% # Class of committed instruction
system.cpu.op_class_0::IntMult                    984      0.17%     73.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     73.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                  93773     16.39%     89.45% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 60382     10.55%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   572304                       # Class of committed instruction
system.cpu.quiesceCycles                     33843787                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          660547                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           22                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          476                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1240                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              131010                       # Transaction distribution
system.membus.trans_dist::ReadResp             131628                       # Transaction distribution
system.membus.trans_dist::WriteReq              66402                       # Transaction distribution
system.membus.trans_dist::WriteResp             66402                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          207                       # Transaction distribution
system.membus.trans_dist::CleanEvict              257                       # Transaction distribution
system.membus.trans_dist::ReadExReq               151                       # Transaction distribution
system.membus.trans_dist::ReadExResp              151                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            325                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           293                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          783                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          783                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1157                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6558                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         9389                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       386654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       386654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 396826                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        20800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        20800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        40064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8913                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        53801                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     12372328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     12372328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12446929                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            198296                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000171                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.013093                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  198262     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                      34      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              198296                       # Request fanout histogram
system.membus.reqLayer6.occupancy           490071695                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               2.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             8293375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              748843                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1585250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            7018495                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          795078560                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              3.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1637000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2978601                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       744650                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3723251                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       744650                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2978601                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3723251                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3723251                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3723251                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7446501                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       198144                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       198144                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       337194                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       337194                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          490                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6558                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        82032                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       131184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        65536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       815106                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       901122                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         2116                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1070676                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          770                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8913                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1312092                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2098524                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     13041668                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     14417924                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     17034297                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1680708625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              7.6                       # Network utilization (%)
system.acctest.local_bus.numRequests          1180659                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          816                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.04                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1421475739                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          6.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    933162000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          4.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       753664                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       118784                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8935802                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     14893003                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4467901                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5957201                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     34253907                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5957201                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4467901                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10425102                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8935802                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     14893003                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10425102                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10425102                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     44679009                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      4467901                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10425102                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14893003                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4467901                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1536205                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6004105                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      4467901                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14893003                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1536205                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20897108                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       130607                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       130607                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        62720                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        62720                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        16440                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       364546                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1060                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       386654                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       525660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11665412                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        33800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     12372328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       233376                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       233376    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       233376                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    528133570                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    715731000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          3.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       327680                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1048576                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45514464                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        32768                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11077560                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2006074394                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     14893003                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     47657609                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2068625005                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     44679009                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44741366                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     89420374                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2050753402                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     59634369                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     47657609                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2158045380                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16449540                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3538944                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     20643844                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9175040                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      9502724                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     18677764                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4112385                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       110592                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4243457                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2293760                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       296961                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2590721                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     26807405                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    747628925                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    160844431                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2978601                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    938259361                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    417004080                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    431897264                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    848901344                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     26807405                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1164633004                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    592741695                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2978601                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1787160705                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        20800                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        22400                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        20800                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        20800                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          325                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          350                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       945357                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        72720                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1018076                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       945357                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       945357                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       945357                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        72720                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1018076                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       197980                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8126468                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          26816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8385064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        13248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       327680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3538944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4027328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         3100                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       126977                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             419                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              131026                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          207                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         5120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        55296                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              62927                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma      8998159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    369346652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1536205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1218783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             381099799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         602119                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     14893003                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    160844431                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5957201                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       744650                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183041404                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         602119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     23891162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    530191083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      5957201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       744650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1536205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1218783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            564141203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       207.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      8220.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    182131.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       414.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006380946000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          243                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          243                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              239612                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              66924                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      131026                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      62927                       # Number of write requests accepted
system.mem_ctrls.readBursts                    131026                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    62927                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    147                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3925                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      19.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4519466365                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  654395000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7955040115                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34531.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60781.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       108                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   121821                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   58533                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                131023                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                62927                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     544                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     519                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  111673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4580                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    236                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        13471                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    920.861703                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   827.120203                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   257.628181                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          464      3.44%      3.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          355      2.64%      6.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          207      1.54%      7.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          198      1.47%      9.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          499      3.70%     12.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          170      1.26%     14.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          144      1.07%     15.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          233      1.73%     16.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11201     83.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        13471                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          243                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     538.633745                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1248.629239                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           187     76.95%     76.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      1.23%     78.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           23      9.47%     87.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.82%     88.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            4      1.65%     90.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            7      2.88%     93.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            9      3.70%     96.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.82%     97.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.41%     97.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            5      2.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           243                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          243                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     258.995885                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     62.316250                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    415.866600                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            160     65.84%     65.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            11      4.53%     70.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             7      2.88%     73.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.41%     73.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.82%     74.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            5      2.06%     76.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.41%     76.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.41%     77.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.41%     77.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            6      2.47%     80.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           48     19.75%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           243                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8376256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4027904                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8385064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4027328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       380.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       183.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    381.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    183.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22002509375                       # Total gap between requests
system.mem_ctrls.avgGap                     113442.48                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       197980                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8117380                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        26496                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        14784                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       327680                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3537984                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 8998158.883883789182                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 368933604.206791520119                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1536204.516998040490                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1204238.901845564600                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 671930.401754409191                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 14893002.844080410898                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 160800798.871798664331                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5957201.137632165104                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 744650.142204020638                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         3100                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       126977                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          419                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          207                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         5120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        55296                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    304468850                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   7587622600                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     43713140                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     19235525                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  12094119870                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  32464085395                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 306023768060                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3360604565                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  23942571375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     98215.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59755.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     82477.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     45908.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  58425699.86                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   6340641.68                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   5534284.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1640920.20                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma  93525669.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         6651369.000000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         4641478.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           238096200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           87487542                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     210643851.599983                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     92927619.562486                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     352048995.600003                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       992497056.562524                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         45.108830                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18438776585                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1190280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2376871540                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 752                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           376                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     56256700.797872                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    255094290.171157                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          376    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       233625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545306625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             376                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6350548625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  21152519500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       180618                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           180618                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       180618                       # number of overall hits
system.cpu.icache.overall_hits::total          180618                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          325                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            325                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          325                       # number of overall misses
system.cpu.icache.overall_misses::total           325                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     14128125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     14128125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     14128125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     14128125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       180943                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       180943                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       180943                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       180943                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001796                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001796                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001796                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001796                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43471.153846                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43471.153846                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43471.153846                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43471.153846                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          325                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          325                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          325                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          325                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     13615125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13615125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     13615125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13615125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001796                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001796                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001796                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001796                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41892.692308                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41892.692308                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41892.692308                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41892.692308                       # average overall mshr miss latency
system.cpu.icache.replacements                    133                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       180618                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          180618                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          325                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           325                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     14128125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     14128125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       180943                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       180943                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001796                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001796                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43471.153846                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43471.153846                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          325                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          325                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     13615125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13615125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001796                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001796                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41892.692308                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41892.692308                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           450.962922                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2167875                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               587                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3693.143101                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   450.962922                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.880787                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.880787                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          447                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            362211                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           362211                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       150992                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           150992                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       150992                       # number of overall hits
system.cpu.dcache.overall_hits::total          150992                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          574                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            574                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          574                       # number of overall misses
system.cpu.dcache.overall_misses::total           574                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     45821625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     45821625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     45821625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     45821625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       151566                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       151566                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       151566                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       151566                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003787                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003787                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003787                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003787                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79828.614983                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79828.614983                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79828.614983                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79828.614983                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          207                       # number of writebacks
system.cpu.dcache.writebacks::total               207                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          130                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          130                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          130                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          130                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          444                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          444                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          444                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          444                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4085                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4085                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     33964375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     33964375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     33964375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     33964375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      8770500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      8770500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002929                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002929                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002929                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002929                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76496.340090                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76496.340090                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76496.340090                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76496.340090                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2147.001224                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2147.001224                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    331                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        94990                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           94990                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          293                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           293                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     21550000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     21550000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        95283                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        95283                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003075                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003075                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73549.488055                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73549.488055                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          293                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          293                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          403                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          403                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     21100250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     21100250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      8770500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      8770500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003075                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003075                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72014.505119                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72014.505119                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21763.027295                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21763.027295                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        56002                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          56002                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          281                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          281                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     24271625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     24271625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        56283                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        56283                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004993                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004993                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 86375.889680                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 86375.889680                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          130                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          130                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          151                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          151                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3682                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3682                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12864125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12864125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002683                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002683                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 85192.880795                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85192.880795                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           494.663416                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              286301                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               833                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            343.698679                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   494.663416                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.966139                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.966139                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          456                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            606708                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           606708                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27503068125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
