Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: Core.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Core.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Core"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : Core
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/yop/Programmation/VHDL/Ethernet/TP_Ethernet_2/core.vhd" into library work
Parsing entity <Core>.
Parsing architecture <Behavioral> of entity <core>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Core> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "/home/yop/Programmation/VHDL/Ethernet/TP_Ethernet_2/core.vhd" Line 72: Using initial value "000100100011010001010110000100100011010001010110" for host_address since it is never assigned
WARNING:HDLCompiler:1127 - "/home/yop/Programmation/VHDL/Ethernet/TP_Ethernet_2/core.vhd" Line 341: Assignment to col_detected ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Core>.
    Related source file is "/home/yop/Programmation/VHDL/Ethernet/TP_Ethernet_2/core.vhd".
WARNING:Xst:647 - Input <NOADDRI> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TFINISHP> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RESETN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <CLKDIV_UP>.
    Found 1-bit register for signal <CLKDIV8>.
    Found 3-bit register for signal <CLKDIV.clk_count>.
    Found 1-bit register for signal <CLKDIV8_UP>.
    Found 1-bit register for signal <RCLEANP>.
    Found 1-bit register for signal <RBYTEP>.
    Found 1-bit register for signal <RDONEP>.
    Found 1-bit register for signal <R_REQUEST_CK_SYNC>.
    Found 1-bit register for signal <Receiver.PAUSE>.
    Found 1-bit register for signal <S_RCVNGP>.
    Found 48-bit register for signal <Receiver.ADDRESS_BUFFER>.
    Found 3-bit register for signal <Receiver.RCOUNT>.
    Found 1-bit register for signal <S_RSMATIP>.
    Found 8-bit register for signal <RDATAO>.
    Found 4-bit register for signal <Transmitter.COUNT10>.
    Found 1-bit register for signal <TSTARTP>.
    Found 1-bit register for signal <TDONEP>.
    Found 1-bit register for signal <TRNSMTP>.
    Found 1-bit register for signal <TREADDP>.
    Found 1-bit register for signal <T_REQUEST_CK_SYNC>.
    Found 1-bit register for signal <TSOCOLP>.
    Found 1-bit register for signal <SENDING>.
    Found 3-bit register for signal <Transmitter.ADRCOUNT>.
    Found 1-bit register for signal <Transmitter.DADR_SENT>.
    Found 3-bit register for signal <Transmitter.COUNT4>.
    Found 8-bit register for signal <TDATAO>.
    Found 1-bit register for signal <Transmitter.SFD_SENT>.
    Found 1-bit register for signal <Transmitter.TADR_SENT>.
    Found 7-bit subtractor for signal <GND_5_o_GND_5_o_sub_11_OUT> created at line 185.
    Found 7-bit subtractor for signal <GND_5_o_GND_5_o_sub_114_OUT> created at line 302.
    Found 3-bit adder for signal <CLKDIV.clk_count[2]_GND_5_o_add_4_OUT> created at line 134.
    Found 3-bit adder for signal <Receiver.RCOUNT[2]_GND_5_o_add_72_OUT> created at line 186.
    Found 4-bit adder for signal <Transmitter.COUNT10[3]_GND_5_o_add_99_OUT> created at line 239.
    Found 3-bit adder for signal <Transmitter.COUNT4[2]_GND_5_o_add_103_OUT> created at line 271.
    Found 3-bit adder for signal <Transmitter.ADRCOUNT[2]_GND_5_o_add_131_OUT> created at line 306.
    Found 3-bit comparator greater for signal <Receiver.RCOUNT[2]_PWR_5_o_LessThan_10_o> created at line 183
    Found 4-bit comparator greater for signal <GND_5_o_Transmitter.COUNT10[3]_LessThan_98_o> created at line 238
    Found 4-bit comparator greater for signal <Transmitter.COUNT10[3]_PWR_5_o_LessThan_99_o> created at line 238
    Found 3-bit comparator greater for signal <GND_5_o_Transmitter.COUNT4[2]_LessThan_102_o> created at line 269
    Found 3-bit comparator greater for signal <Transmitter.COUNT4[2]_PWR_5_o_LessThan_103_o> created at line 269
    Found 3-bit comparator greater for signal <Transmitter.ADRCOUNT[2]_PWR_5_o_LessThan_113_o> created at line 301
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred 100 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  87 Multiplexer(s).
Unit <Core> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 7
 3-bit adder                                           : 4
 4-bit adder                                           : 1
 7-bit subtractor                                      : 2
# Registers                                            : 28
 1-bit register                                        : 20
 3-bit register                                        : 4
 4-bit register                                        : 1
 48-bit register                                       : 1
 8-bit register                                        : 2
# Comparators                                          : 6
 3-bit comparator greater                              : 4
 4-bit comparator greater                              : 2
# Multiplexers                                         : 87
 1-bit 2-to-1 multiplexer                              : 68
 3-bit 2-to-1 multiplexer                              : 6
 4-bit 2-to-1 multiplexer                              : 9
 8-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Core>.
The following registers are absorbed into counter <Receiver.RCOUNT>: 1 register on signal <Receiver.RCOUNT>.
The following registers are absorbed into counter <Transmitter.COUNT4>: 1 register on signal <Transmitter.COUNT4>.
Unit <Core> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 3-bit adder                                           : 3
 4-bit adder                                           : 1
 7-bit subtractor                                      : 2
# Counters                                             : 2
 3-bit up counter                                      : 2
# Registers                                            : 94
 Flip-Flops                                            : 94
# Comparators                                          : 6
 3-bit comparator greater                              : 4
 4-bit comparator greater                              : 2
# Multiplexers                                         : 87
 1-bit 2-to-1 multiplexer                              : 68
 3-bit 2-to-1 multiplexer                              : 6
 4-bit 2-to-1 multiplexer                              : 9
 8-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Core> ...
INFO:Xst:2261 - The FF/Latch <T_REQUEST_CK_SYNC> in Unit <Core> is equivalent to the following FF/Latch, which will be removed : <TRNSMTP> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Core, actual ratio is 2.
FlipFlop CLKDIV_UP has been replicated 1 time(s)
FlipFlop Receiver.RCOUNT_1 has been replicated 1 time(s)
FlipFlop Receiver.RCOUNT_2 has been replicated 1 time(s)
FlipFlop Transmitter.DADR_SENT has been replicated 1 time(s)
FlipFlop Transmitter.SFD_SENT has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 104
 Flip-Flops                                            : 104

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Core.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 156
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 3
#      LUT3                        : 12
#      LUT4                        : 16
#      LUT5                        : 18
#      LUT6                        : 88
#      MUXCY                       : 9
#      MUXF7                       : 7
#      VCC                         : 1
# FlipFlops/Latches                : 104
#      FD                          : 29
#      FDE                         : 8
#      FDR                         : 7
#      FDRE                        : 55
#      FDS                         : 1
#      FDSE                        : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 47
#      IBUF                        : 20
#      OBUF                        : 27

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             104  out of  18224     0%  
 Number of Slice LUTs:                  138  out of   9112     1%  
    Number used as Logic:               138  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    149
   Number with an unused Flip Flop:      45  out of    149    30%  
   Number with an unused LUT:            11  out of    149     7%  
   Number of fully used LUT-FF pairs:    93  out of    149    62%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          99
 Number of bonded IOBs:                  48  out of    232    20%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK10I                             | BUFGP                  | 104   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.196ns (Maximum Frequency: 238.322MHz)
   Minimum input arrival time before clock: 7.408ns
   Maximum output required time after clock: 4.645ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK10I'
  Clock period: 4.196ns (frequency: 238.322MHz)
  Total number of paths / destination ports: 1306 / 227
-------------------------------------------------------------------------
Delay:               4.196ns (Levels of Logic = 3)
  Source:            Transmitter.COUNT4_2 (FF)
  Destination:       Transmitter.COUNT10_2 (FF)
  Source Clock:      CLK10I rising
  Destination Clock: CLK10I rising

  Data Path: Transmitter.COUNT4_2 to Transmitter.COUNT10_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.525   1.069  Transmitter.COUNT4_2 (Transmitter.COUNT4_2)
     LUT4:I1->O            8   0.235   0.944  TABORTP_Transmitter.COUNT4[2]_AND_7_o1 (TABORTP_Transmitter.COUNT4[2]_AND_7_o)
     LUT6:I5->O            5   0.254   0.841  Mmux_GND_5_o_GND_5_o_mux_157_OUT41 (Mmux_GND_5_o_GND_5_o_mux_157_OUT41)
     LUT5:I4->O            1   0.254   0.000  Mmux_GND_5_o_GND_5_o_mux_157_OUT61 (GND_5_o_GND_5_o_mux_157_OUT<2>)
     FDR:D                     0.074          Transmitter.COUNT10_2
    ----------------------------------------
    Total                      4.196ns (1.342ns logic, 2.854ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK10I'
  Total number of paths / destination ports: 833 / 171
-------------------------------------------------------------------------
Offset:              7.408ns (Levels of Logic = 4)
  Source:            RDATAI<1> (PAD)
  Destination:       Receiver.ADDRESS_BUFFER_0 (FF)
  Destination Clock: CLK10I rising

  Data Path: RDATAI<1> to Receiver.ADDRESS_BUFFER_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.328   1.172  RDATAI_1_IBUF (RDATAI_1_IBUF)
     LUT3:I0->O            1   0.235   0.682  RDATAI[7]_PWR_5_o_equal_79_o<7>_SW0 (N10)
     LUT6:I5->O           10   0.254   1.438  RDATAI[7]_PWR_5_o_equal_79_o<7> (RDATAI[7]_PWR_5_o_equal_79_o)
     LUT6:I1->O           36   0.254   1.586  _n04471 (_n0447)
     FDRE:R                    0.459          Receiver.ADDRESS_BUFFER_0
    ----------------------------------------
    Total                      7.408ns (2.530ns logic, 4.878ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK10I'
  Total number of paths / destination ports: 27 / 27
-------------------------------------------------------------------------
Offset:              4.645ns (Levels of Logic = 1)
  Source:            S_RCVNGP (FF)
  Destination:       RCVNGP (PAD)
  Source Clock:      CLK10I rising

  Data Path: S_RCVNGP to RCVNGP
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              17   0.525   1.208  S_RCVNGP (S_RCVNGP)
     OBUF:I->O                 2.912          RCVNGP_OBUF (RCVNGP)
    ----------------------------------------
    Total                      4.645ns (3.437ns logic, 1.208ns route)
                                       (74.0% logic, 26.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK10I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK10I         |    4.196|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 17.80 secs
 
--> 


Total memory usage is 386580 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    1 (   0 filtered)

