<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>X86Operand.h source code [llvm/llvm/lib/Target/X86/AsmParser/X86Operand.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::X86Operand "/>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/X86/AsmParser/X86Operand.h'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>lib</a>/<a href='../..'>Target</a>/<a href='..'>X86</a>/<a href='./'>AsmParser</a>/<a href='X86Operand.h.html'>X86Operand.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- X86Operand.h - Parsed X86 machine instruction ------------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#<span data-ppcond="9">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_X86_ASMPARSER_X86OPERAND_H">LLVM_LIB_TARGET_X86_ASMPARSER_X86OPERAND_H</span></u></td></tr>
<tr><th id="10">10</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_X86_ASMPARSER_X86OPERAND_H" data-ref="_M/LLVM_LIB_TARGET_X86_ASMPARSER_X86OPERAND_H">LLVM_LIB_TARGET_X86_ASMPARSER_X86OPERAND_H</dfn></u></td></tr>
<tr><th id="11">11</th><td></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="../MCTargetDesc/X86IntelInstPrinter.h.html">"MCTargetDesc/X86IntelInstPrinter.h"</a></u></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="../MCTargetDesc/X86MCTargetDesc.h.html">"MCTargetDesc/X86MCTargetDesc.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="X86AsmParserCommon.h.html">"X86AsmParserCommon.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../../include/llvm/ADT/StringRef.h.html">"llvm/ADT/StringRef.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../../include/llvm/MC/MCExpr.h.html">"llvm/MC/MCExpr.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../../include/llvm/MC/MCInst.h.html">"llvm/MC/MCInst.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../../include/llvm/MC/MCParser/MCParsedAsmOperand.h.html">"llvm/MC/MCParser/MCParsedAsmOperand.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../../include/llvm/Support/Casting.h.html">"llvm/Support/Casting.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../../include/llvm/Support/SMLoc.h.html">"llvm/Support/SMLoc.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../../../../include/c++/7/memory.html">&lt;memory&gt;</a></u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><i class="doc">/// X86Operand - Instances of this class represent a parsed X86 machine</i></td></tr>
<tr><th id="30">30</th><td><i class="doc">/// instruction.</i></td></tr>
<tr><th id="31">31</th><td><b>struct</b> <dfn class="type def" id="llvm::X86Operand" title='llvm::X86Operand' data-ref="llvm::X86Operand">X86Operand</dfn> final : <b>public</b> <a class="type" href="../../../../include/llvm/MC/MCParser/MCParsedAsmOperand.h.html#llvm::MCParsedAsmOperand" title='llvm::MCParsedAsmOperand' data-ref="llvm::MCParsedAsmOperand">MCParsedAsmOperand</a> {</td></tr>
<tr><th id="32">32</th><td>  <b>enum</b> <dfn class="type def" id="llvm::X86Operand::KindTy" title='llvm::X86Operand::KindTy' data-ref="llvm::X86Operand::KindTy"><a class="type" href="#llvm::X86Operand::KindTy" title='llvm::X86Operand::KindTy' data-ref="llvm::X86Operand::KindTy">KindTy</a></dfn> { <dfn class="enum" id="llvm::X86Operand::KindTy::Token" title='llvm::X86Operand::KindTy::Token' data-ref="llvm::X86Operand::KindTy::Token">Token</dfn>, <dfn class="enum" id="llvm::X86Operand::KindTy::Register" title='llvm::X86Operand::KindTy::Register' data-ref="llvm::X86Operand::KindTy::Register">Register</dfn>, <dfn class="enum" id="llvm::X86Operand::KindTy::Immediate" title='llvm::X86Operand::KindTy::Immediate' data-ref="llvm::X86Operand::KindTy::Immediate">Immediate</dfn>, <dfn class="enum" id="llvm::X86Operand::KindTy::Memory" title='llvm::X86Operand::KindTy::Memory' data-ref="llvm::X86Operand::KindTy::Memory">Memory</dfn>, <dfn class="enum" id="llvm::X86Operand::KindTy::Prefix" title='llvm::X86Operand::KindTy::Prefix' data-ref="llvm::X86Operand::KindTy::Prefix">Prefix</dfn>, <dfn class="enum" id="llvm::X86Operand::KindTy::DXRegister" title='llvm::X86Operand::KindTy::DXRegister' data-ref="llvm::X86Operand::KindTy::DXRegister">DXRegister</dfn> } <dfn class="decl" id="llvm::X86Operand::Kind" title='llvm::X86Operand::Kind' data-ref="llvm::X86Operand::Kind">Kind</dfn>;</td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td>  <a class="type" href="../../../../include/llvm/Support/SMLoc.h.html#llvm::SMLoc" title='llvm::SMLoc' data-ref="llvm::SMLoc">SMLoc</a> <dfn class="decl" id="llvm::X86Operand::StartLoc" title='llvm::X86Operand::StartLoc' data-ref="llvm::X86Operand::StartLoc">StartLoc</dfn>, <dfn class="decl" id="llvm::X86Operand::EndLoc" title='llvm::X86Operand::EndLoc' data-ref="llvm::X86Operand::EndLoc">EndLoc</dfn>;</td></tr>
<tr><th id="35">35</th><td>  <a class="type" href="../../../../include/llvm/Support/SMLoc.h.html#llvm::SMLoc" title='llvm::SMLoc' data-ref="llvm::SMLoc">SMLoc</a> <dfn class="decl" id="llvm::X86Operand::OffsetOfLoc" title='llvm::X86Operand::OffsetOfLoc' data-ref="llvm::X86Operand::OffsetOfLoc">OffsetOfLoc</dfn>;</td></tr>
<tr><th id="36">36</th><td>  <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="decl" id="llvm::X86Operand::SymName" title='llvm::X86Operand::SymName' data-ref="llvm::X86Operand::SymName">SymName</dfn>;</td></tr>
<tr><th id="37">37</th><td>  <em>void</em> *<dfn class="decl" id="llvm::X86Operand::OpDecl" title='llvm::X86Operand::OpDecl' data-ref="llvm::X86Operand::OpDecl">OpDecl</dfn>;</td></tr>
<tr><th id="38">38</th><td>  <em>bool</em> <dfn class="decl" id="llvm::X86Operand::AddressOf" title='llvm::X86Operand::AddressOf' data-ref="llvm::X86Operand::AddressOf">AddressOf</dfn>;</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td>  <b>struct</b> <dfn class="type def" id="llvm::X86Operand::TokOp" title='llvm::X86Operand::TokOp' data-ref="llvm::X86Operand::TokOp">TokOp</dfn> {</td></tr>
<tr><th id="41">41</th><td>    <em>const</em> <em>char</em> *<dfn class="decl" id="llvm::X86Operand::TokOp::Data" title='llvm::X86Operand::TokOp::Data' data-ref="llvm::X86Operand::TokOp::Data">Data</dfn>;</td></tr>
<tr><th id="42">42</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::X86Operand::TokOp::Length" title='llvm::X86Operand::TokOp::Length' data-ref="llvm::X86Operand::TokOp::Length">Length</dfn>;</td></tr>
<tr><th id="43">43</th><td>  };</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td>  <b>struct</b> <dfn class="type def" id="llvm::X86Operand::RegOp" title='llvm::X86Operand::RegOp' data-ref="llvm::X86Operand::RegOp">RegOp</dfn> {</td></tr>
<tr><th id="46">46</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::X86Operand::RegOp::RegNo" title='llvm::X86Operand::RegOp::RegNo' data-ref="llvm::X86Operand::RegOp::RegNo">RegNo</dfn>;</td></tr>
<tr><th id="47">47</th><td>  };</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td>  <b>struct</b> <dfn class="type def" id="llvm::X86Operand::PrefOp" title='llvm::X86Operand::PrefOp' data-ref="llvm::X86Operand::PrefOp">PrefOp</dfn> {</td></tr>
<tr><th id="50">50</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::X86Operand::PrefOp::Prefixes" title='llvm::X86Operand::PrefOp::Prefixes' data-ref="llvm::X86Operand::PrefOp::Prefixes">Prefixes</dfn>;</td></tr>
<tr><th id="51">51</th><td>  };</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td>  <b>struct</b> <dfn class="type def" id="llvm::X86Operand::ImmOp" title='llvm::X86Operand::ImmOp' data-ref="llvm::X86Operand::ImmOp">ImmOp</dfn> {</td></tr>
<tr><th id="54">54</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="decl" id="llvm::X86Operand::ImmOp::Val" title='llvm::X86Operand::ImmOp::Val' data-ref="llvm::X86Operand::ImmOp::Val">Val</dfn>;</td></tr>
<tr><th id="55">55</th><td>  };</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td>  <b>struct</b> <dfn class="type def" id="llvm::X86Operand::MemOp" title='llvm::X86Operand::MemOp' data-ref="llvm::X86Operand::MemOp">MemOp</dfn> {</td></tr>
<tr><th id="58">58</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::X86Operand::MemOp::SegReg" title='llvm::X86Operand::MemOp::SegReg' data-ref="llvm::X86Operand::MemOp::SegReg">SegReg</dfn>;</td></tr>
<tr><th id="59">59</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="decl" id="llvm::X86Operand::MemOp::Disp" title='llvm::X86Operand::MemOp::Disp' data-ref="llvm::X86Operand::MemOp::Disp">Disp</dfn>;</td></tr>
<tr><th id="60">60</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::X86Operand::MemOp::BaseReg" title='llvm::X86Operand::MemOp::BaseReg' data-ref="llvm::X86Operand::MemOp::BaseReg">BaseReg</dfn>;</td></tr>
<tr><th id="61">61</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::X86Operand::MemOp::IndexReg" title='llvm::X86Operand::MemOp::IndexReg' data-ref="llvm::X86Operand::MemOp::IndexReg">IndexReg</dfn>;</td></tr>
<tr><th id="62">62</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::X86Operand::MemOp::Scale" title='llvm::X86Operand::MemOp::Scale' data-ref="llvm::X86Operand::MemOp::Scale">Scale</dfn>;</td></tr>
<tr><th id="63">63</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::X86Operand::MemOp::Size" title='llvm::X86Operand::MemOp::Size' data-ref="llvm::X86Operand::MemOp::Size">Size</dfn>;</td></tr>
<tr><th id="64">64</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::X86Operand::MemOp::ModeSize" title='llvm::X86Operand::MemOp::ModeSize' data-ref="llvm::X86Operand::MemOp::ModeSize">ModeSize</dfn>;</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td>    <i class="doc">/// If the memory operand is unsized and there are multiple instruction</i></td></tr>
<tr><th id="67">67</th><td><i class="doc">    /// matches, prefer the one with this size.</i></td></tr>
<tr><th id="68">68</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::X86Operand::MemOp::FrontendSize" title='llvm::X86Operand::MemOp::FrontendSize' data-ref="llvm::X86Operand::MemOp::FrontendSize">FrontendSize</dfn>;</td></tr>
<tr><th id="69">69</th><td>  };</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td>  <b>union</b> {</td></tr>
<tr><th id="72">72</th><td>    <b>struct</b> <a class="type" href="#llvm::X86Operand::TokOp" title='llvm::X86Operand::TokOp' data-ref="llvm::X86Operand::TokOp">TokOp</a> <dfn class="decl" id="llvm::X86Operand::(anonymous)::Tok" title='llvm::X86Operand::(anonymous union)::Tok' data-ref="llvm::X86Operand::(anonymous)::Tok">Tok</dfn>;</td></tr>
<tr><th id="73">73</th><td>    <b>struct</b> <a class="type" href="#llvm::X86Operand::RegOp" title='llvm::X86Operand::RegOp' data-ref="llvm::X86Operand::RegOp">RegOp</a> <dfn class="decl" id="llvm::X86Operand::(anonymous)::Reg" title='llvm::X86Operand::(anonymous union)::Reg' data-ref="llvm::X86Operand::(anonymous)::Reg">Reg</dfn>;</td></tr>
<tr><th id="74">74</th><td>    <b>struct</b> <a class="type" href="#llvm::X86Operand::ImmOp" title='llvm::X86Operand::ImmOp' data-ref="llvm::X86Operand::ImmOp">ImmOp</a> <dfn class="decl" id="llvm::X86Operand::(anonymous)::Imm" title='llvm::X86Operand::(anonymous union)::Imm' data-ref="llvm::X86Operand::(anonymous)::Imm">Imm</dfn>;</td></tr>
<tr><th id="75">75</th><td>    <b>struct</b> <a class="type" href="#llvm::X86Operand::MemOp" title='llvm::X86Operand::MemOp' data-ref="llvm::X86Operand::MemOp">MemOp</a> <dfn class="decl" id="llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</dfn>;</td></tr>
<tr><th id="76">76</th><td>    <b>struct</b> <a class="type" href="#llvm::X86Operand::PrefOp" title='llvm::X86Operand::PrefOp' data-ref="llvm::X86Operand::PrefOp">PrefOp</a> <dfn class="decl" id="llvm::X86Operand::(anonymous)::Pref" title='llvm::X86Operand::(anonymous union)::Pref' data-ref="llvm::X86Operand::(anonymous)::Pref">Pref</dfn>;</td></tr>
<tr><th id="77">77</th><td>  };</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>  <dfn class="decl def" id="_ZN4llvm10X86OperandC1ENS0_6KindTyENS_5SMLocES2_" title='llvm::X86Operand::X86Operand' data-ref="_ZN4llvm10X86OperandC1ENS0_6KindTyENS_5SMLocES2_">X86Operand</dfn>(<a class="type" href="#llvm::X86Operand::KindTy" title='llvm::X86Operand::KindTy' data-ref="llvm::X86Operand::KindTy">KindTy</a> <dfn class="local col5 decl" id="335K" title='K' data-type='llvm::X86Operand::KindTy' data-ref="335K">K</dfn>, <a class="type" href="../../../../include/llvm/Support/SMLoc.h.html#llvm::SMLoc" title='llvm::SMLoc' data-ref="llvm::SMLoc">SMLoc</a> <dfn class="local col6 decl" id="336Start" title='Start' data-type='llvm::SMLoc' data-ref="336Start">Start</dfn>, <a class="type" href="../../../../include/llvm/Support/SMLoc.h.html#llvm::SMLoc" title='llvm::SMLoc' data-ref="llvm::SMLoc">SMLoc</a> <dfn class="local col7 decl" id="337End" title='End' data-type='llvm::SMLoc' data-ref="337End">End</dfn>)</td></tr>
<tr><th id="80">80</th><td>      : <a class="member" href="#llvm::X86Operand::Kind" title='llvm::X86Operand::Kind' data-ref="llvm::X86Operand::Kind">Kind</a>(<a class="local col5 ref" href="#335K" title='K' data-ref="335K">K</a>), <a class="member" href="#llvm::X86Operand::StartLoc" title='llvm::X86Operand::StartLoc' data-ref="llvm::X86Operand::StartLoc">StartLoc</a><a class="ref" href="../../../../include/llvm/Support/SMLoc.h.html#23" title='llvm::SMLoc::SMLoc' data-ref="_ZN4llvm5SMLocC1ERKS0_">(</a><a class="local col6 ref" href="#336Start" title='Start' data-ref="336Start">Start</a>), <a class="member" href="#llvm::X86Operand::EndLoc" title='llvm::X86Operand::EndLoc' data-ref="llvm::X86Operand::EndLoc">EndLoc</a><a class="ref" href="../../../../include/llvm/Support/SMLoc.h.html#23" title='llvm::SMLoc::SMLoc' data-ref="_ZN4llvm5SMLocC1ERKS0_">(</a><a class="local col7 ref" href="#337End" title='End' data-ref="337End">End</a>) {}</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>  <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual decl def" id="_ZN4llvm10X86Operand10getSymNameEv" title='llvm::X86Operand::getSymName' data-ref="_ZN4llvm10X86Operand10getSymNameEv">getSymName</dfn>() override { <b>return</b> <a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="member" href="#llvm::X86Operand::SymName" title='llvm::X86Operand::SymName' data-ref="llvm::X86Operand::SymName">SymName</a>; }</td></tr>
<tr><th id="83">83</th><td>  <em>void</em> *<dfn class="virtual decl def" id="_ZN4llvm10X86Operand9getOpDeclEv" title='llvm::X86Operand::getOpDecl' data-ref="_ZN4llvm10X86Operand9getOpDeclEv">getOpDecl</dfn>() override { <b>return</b> <a class="member" href="#llvm::X86Operand::OpDecl" title='llvm::X86Operand::OpDecl' data-ref="llvm::X86Operand::OpDecl">OpDecl</a>; }</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td>  <i class="doc">/// getStartLoc - Get the location of the first token of this operand.</i></td></tr>
<tr><th id="86">86</th><td>  <a class="type" href="../../../../include/llvm/Support/SMLoc.h.html#llvm::SMLoc" title='llvm::SMLoc' data-ref="llvm::SMLoc">SMLoc</a> <dfn class="virtual decl def" id="_ZNK4llvm10X86Operand11getStartLocEv" title='llvm::X86Operand::getStartLoc' data-ref="_ZNK4llvm10X86Operand11getStartLocEv">getStartLoc</dfn>() <em>const</em> override { <b>return</b> <a class="ref fake" href="../../../../include/llvm/Support/SMLoc.h.html#23" title='llvm::SMLoc::SMLoc' data-ref="_ZN4llvm5SMLocC1ERKS0_"></a><a class="member" href="#llvm::X86Operand::StartLoc" title='llvm::X86Operand::StartLoc' data-ref="llvm::X86Operand::StartLoc">StartLoc</a>; }</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td>  <i class="doc">/// getEndLoc - Get the location of the last token of this operand.</i></td></tr>
<tr><th id="89">89</th><td>  <a class="type" href="../../../../include/llvm/Support/SMLoc.h.html#llvm::SMLoc" title='llvm::SMLoc' data-ref="llvm::SMLoc">SMLoc</a> <dfn class="virtual decl def" id="_ZNK4llvm10X86Operand9getEndLocEv" title='llvm::X86Operand::getEndLoc' data-ref="_ZNK4llvm10X86Operand9getEndLocEv">getEndLoc</dfn>() <em>const</em> override { <b>return</b> <a class="ref fake" href="../../../../include/llvm/Support/SMLoc.h.html#23" title='llvm::SMLoc::SMLoc' data-ref="_ZN4llvm5SMLocC1ERKS0_"></a><a class="member" href="#llvm::X86Operand::EndLoc" title='llvm::X86Operand::EndLoc' data-ref="llvm::X86Operand::EndLoc">EndLoc</a>; }</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>  <i class="doc">/// getLocRange - Get the range between the first and last token of this</i></td></tr>
<tr><th id="92">92</th><td><i class="doc">  /// operand.</i></td></tr>
<tr><th id="93">93</th><td>  <a class="type" href="../../../../include/llvm/Support/SMLoc.h.html#llvm::SMRange" title='llvm::SMRange' data-ref="llvm::SMRange">SMRange</a> <dfn class="decl def" id="_ZNK4llvm10X86Operand11getLocRangeEv" title='llvm::X86Operand::getLocRange' data-ref="_ZNK4llvm10X86Operand11getLocRangeEv">getLocRange</dfn>() <em>const</em> { <b>return</b> <a class="type" href="../../../../include/llvm/Support/SMLoc.h.html#llvm::SMRange" title='llvm::SMRange' data-ref="llvm::SMRange">SMRange</a><a class="ref" href="../../../../include/llvm/Support/SMLoc.h.html#_ZN4llvm7SMRangeC1ENS_5SMLocES1_" title='llvm::SMRange::SMRange' data-ref="_ZN4llvm7SMRangeC1ENS_5SMLocES1_">(</a><a class="ref fake" href="../../../../include/llvm/Support/SMLoc.h.html#23" title='llvm::SMLoc::SMLoc' data-ref="_ZN4llvm5SMLocC1ERKS0_"></a><a class="member" href="#llvm::X86Operand::StartLoc" title='llvm::X86Operand::StartLoc' data-ref="llvm::X86Operand::StartLoc">StartLoc</a>, <a class="ref fake" href="../../../../include/llvm/Support/SMLoc.h.html#23" title='llvm::SMLoc::SMLoc' data-ref="_ZN4llvm5SMLocC1ERKS0_"></a><a class="member" href="#llvm::X86Operand::EndLoc" title='llvm::X86Operand::EndLoc' data-ref="llvm::X86Operand::EndLoc">EndLoc</a>); }</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td>  <i class="doc">/// getOffsetOfLoc - Get the location of the offset operator.</i></td></tr>
<tr><th id="96">96</th><td>  <a class="type" href="../../../../include/llvm/Support/SMLoc.h.html#llvm::SMLoc" title='llvm::SMLoc' data-ref="llvm::SMLoc">SMLoc</a> <dfn class="virtual decl def" id="_ZNK4llvm10X86Operand14getOffsetOfLocEv" title='llvm::X86Operand::getOffsetOfLoc' data-ref="_ZNK4llvm10X86Operand14getOffsetOfLocEv">getOffsetOfLoc</dfn>() <em>const</em> override { <b>return</b> <a class="ref fake" href="../../../../include/llvm/Support/SMLoc.h.html#23" title='llvm::SMLoc::SMLoc' data-ref="_ZN4llvm5SMLocC1ERKS0_"></a><a class="member" href="#llvm::X86Operand::OffsetOfLoc" title='llvm::X86Operand::OffsetOfLoc' data-ref="llvm::X86Operand::OffsetOfLoc">OffsetOfLoc</a>; }</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>  <em>void</em> <dfn class="virtual decl def" id="_ZNK4llvm10X86Operand5printERNS_11raw_ostreamE" title='llvm::X86Operand::print' data-ref="_ZNK4llvm10X86Operand5printERNS_11raw_ostreamE">print</dfn>(<a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col8 decl" id="338OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="338OS">OS</dfn>) <em>const</em> override {</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td>    <em>auto</em> <dfn class="local col9 decl" id="339PrintImmValue" title='PrintImmValue' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/X86/AsmParser/X86Operand.h:100:26)' data-ref="339PrintImmValue">PrintImmValue</dfn> = [&amp;](<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col0 decl" id="340Val" title='Val' data-type='const llvm::MCExpr *' data-ref="340Val">Val</dfn>, <em>const</em> <em>char</em> *<dfn class="local col1 decl" id="341VName" title='VName' data-type='const char *' data-ref="341VName">VName</dfn>) {</td></tr>
<tr><th id="101">101</th><td>      <b>if</b> (<a class="local col0 ref" href="#340Val" title='Val' data-ref="340Val">Val</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm6MCExpr7getKindEv" title='llvm::MCExpr::getKind' data-ref="_ZNK4llvm6MCExpr7getKindEv">getKind</a>() == <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a>::<a class="enum" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr::ExprKind::Constant" title='llvm::MCExpr::ExprKind::Constant' data-ref="llvm::MCExpr::ExprKind::Constant">Constant</a>) {</td></tr>
<tr><th id="102">102</th><td>        <b>if</b> (<em>auto</em> <dfn class="local col2 decl" id="342Imm" title='Imm' data-type='long' data-ref="342Imm"><a class="local col2 ref" href="#342Imm" title='Imm' data-ref="342Imm">Imm</a></dfn> = <a class="ref" href="../../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCConstantExpr" title='llvm::MCConstantExpr' data-ref="llvm::MCConstantExpr">MCConstantExpr</a>&gt;(<a class="local col0 ref" href="#340Val" title='Val' data-ref="340Val">Val</a>)-&gt;<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm14MCConstantExpr8getValueEv" title='llvm::MCConstantExpr::getValue' data-ref="_ZNK4llvm14MCConstantExpr8getValueEv">getValue</a>())</td></tr>
<tr><th id="103">103</th><td>          <a class="local col8 ref" href="#338OS" title='OS' data-ref="338OS">OS</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="local col1 ref" href="#341VName" title='VName' data-ref="341VName">VName</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEl" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEl">&lt;&lt;</a> <a class="local col2 ref" href="#342Imm" title='Imm' data-ref="342Imm">Imm</a>;</td></tr>
<tr><th id="104">104</th><td>      } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#340Val" title='Val' data-ref="340Val">Val</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm6MCExpr7getKindEv" title='llvm::MCExpr::getKind' data-ref="_ZNK4llvm6MCExpr7getKindEv">getKind</a>() == <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a>::<a class="enum" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr::ExprKind::SymbolRef" title='llvm::MCExpr::ExprKind::SymbolRef' data-ref="llvm::MCExpr::ExprKind::SymbolRef">SymbolRef</a>) {</td></tr>
<tr><th id="105">105</th><td>        <b>if</b> (<em>auto</em> *<dfn class="local col3 decl" id="343SRE" title='SRE' data-type='const llvm::MCSymbolRefExpr *' data-ref="343SRE"><a class="local col3 ref" href="#343SRE" title='SRE' data-ref="343SRE">SRE</a></dfn> = <a class="ref" href="../../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>&gt;(<a class="local col0 ref" href="#340Val" title='Val' data-ref="340Val">Val</a>)) {</td></tr>
<tr><th id="106">106</th><td>          <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> &amp;<dfn class="local col4 decl" id="344Sym" title='Sym' data-type='const llvm::MCSymbol &amp;' data-ref="344Sym">Sym</dfn> = <a class="local col3 ref" href="#343SRE" title='SRE' data-ref="343SRE">SRE</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm15MCSymbolRefExpr9getSymbolEv" title='llvm::MCSymbolRefExpr::getSymbol' data-ref="_ZNK4llvm15MCSymbolRefExpr9getSymbolEv">getSymbol</a>();</td></tr>
<tr><th id="107">107</th><td>          <b>if</b> (<em>auto</em> <dfn class="local col5 decl" id="345SymName" title='SymName' data-type='const char *' data-ref="345SymName"><a class="local col5 ref" href="#345SymName" title='SymName' data-ref="345SymName">SymName</a></dfn> = <a class="local col4 ref" href="#344Sym" title='Sym' data-ref="344Sym">Sym</a>.<a class="ref" href="../../../../include/llvm/MC/MCSymbol.h.html#_ZNK4llvm8MCSymbol7getNameEv" title='llvm::MCSymbol::getName' data-ref="_ZNK4llvm8MCSymbol7getNameEv">getName</a>().<a class="ref" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef4dataEv" title='llvm::StringRef::data' data-ref="_ZNK4llvm9StringRef4dataEv">data</a>())</td></tr>
<tr><th id="108">108</th><td>            <a class="local col8 ref" href="#338OS" title='OS' data-ref="338OS">OS</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="local col1 ref" href="#341VName" title='VName' data-ref="341VName">VName</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="local col5 ref" href="#345SymName" title='SymName' data-ref="345SymName">SymName</a>;</td></tr>
<tr><th id="109">109</th><td>        }</td></tr>
<tr><th id="110">110</th><td>      }</td></tr>
<tr><th id="111">111</th><td>    };</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td>    <b>switch</b> (<a class="member" href="#llvm::X86Operand::Kind" title='llvm::X86Operand::Kind' data-ref="llvm::X86Operand::Kind">Kind</a>) {</td></tr>
<tr><th id="114">114</th><td>    <b>case</b> <a class="enum" href="#llvm::X86Operand::KindTy::Token" title='llvm::X86Operand::KindTy::Token' data-ref="llvm::X86Operand::KindTy::Token">Token</a>:</td></tr>
<tr><th id="115">115</th><td>      <a class="local col8 ref" href="#338OS" title='OS' data-ref="338OS">OS</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="ref" href="#llvm::X86Operand::(anonymous)::Tok" title='llvm::X86Operand::(anonymous union)::Tok' data-ref="llvm::X86Operand::(anonymous)::Tok">Tok</a>.<a class="ref" href="#llvm::X86Operand::TokOp::Data" title='llvm::X86Operand::TokOp::Data' data-ref="llvm::X86Operand::TokOp::Data">Data</a>;</td></tr>
<tr><th id="116">116</th><td>      <b>break</b>;</td></tr>
<tr><th id="117">117</th><td>    <b>case</b> <a class="enum" href="#llvm::X86Operand::KindTy::Register" title='llvm::X86Operand::KindTy::Register' data-ref="llvm::X86Operand::KindTy::Register">Register</a>:</td></tr>
<tr><th id="118">118</th><td>      <a class="local col8 ref" href="#338OS" title='OS' data-ref="338OS">OS</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Reg:"</q> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="type" href="../MCTargetDesc/X86IntelInstPrinter.h.html#llvm::X86IntelInstPrinter" title='llvm::X86IntelInstPrinter' data-ref="llvm::X86IntelInstPrinter">X86IntelInstPrinter</a>::<a class="ref" href="../MCTargetDesc/X86IntelInstPrinter.h.html#_ZN4llvm19X86IntelInstPrinter15getRegisterNameEj" title='llvm::X86IntelInstPrinter::getRegisterName' data-ref="_ZN4llvm19X86IntelInstPrinter15getRegisterNameEj">getRegisterName</a>(<a class="ref" href="#llvm::X86Operand::(anonymous)::Reg" title='llvm::X86Operand::(anonymous union)::Reg' data-ref="llvm::X86Operand::(anonymous)::Reg">Reg</a>.<a class="ref" href="#llvm::X86Operand::RegOp::RegNo" title='llvm::X86Operand::RegOp::RegNo' data-ref="llvm::X86Operand::RegOp::RegNo">RegNo</a>);</td></tr>
<tr><th id="119">119</th><td>      <b>break</b>;</td></tr>
<tr><th id="120">120</th><td>    <b>case</b> <a class="enum" href="#llvm::X86Operand::KindTy::DXRegister" title='llvm::X86Operand::KindTy::DXRegister' data-ref="llvm::X86Operand::KindTy::DXRegister">DXRegister</a>:</td></tr>
<tr><th id="121">121</th><td>      <a class="local col8 ref" href="#338OS" title='OS' data-ref="338OS">OS</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"DXReg"</q>;</td></tr>
<tr><th id="122">122</th><td>      <b>break</b>;</td></tr>
<tr><th id="123">123</th><td>    <b>case</b> <a class="enum" href="#llvm::X86Operand::KindTy::Immediate" title='llvm::X86Operand::KindTy::Immediate' data-ref="llvm::X86Operand::KindTy::Immediate">Immediate</a>:</td></tr>
<tr><th id="124">124</th><td>      <a class="local col9 ref" href="#339PrintImmValue" title='PrintImmValue' data-ref="339PrintImmValue">PrintImmValue</a><a class="ref" href="#_ZZNK4llvm10X86Operand5printERNS_11raw_ostreamEENKUlPKNS_6MCExprEPKcE_clES5_S7_" title='llvm::X86Operand::print(llvm::raw_ostream &amp;)::(anonymous class)::operator()' data-ref="_ZZNK4llvm10X86Operand5printERNS_11raw_ostreamEENKUlPKNS_6MCExprEPKcE_clES5_S7_">(<a class="ref" href="#llvm::X86Operand::(anonymous)::Imm" title='llvm::X86Operand::(anonymous union)::Imm' data-ref="llvm::X86Operand::(anonymous)::Imm">Imm</a>.<a class="ref" href="#llvm::X86Operand::ImmOp::Val" title='llvm::X86Operand::ImmOp::Val' data-ref="llvm::X86Operand::ImmOp::Val">Val</a>, <q>"Imm:"</q>)</a>;</td></tr>
<tr><th id="125">125</th><td>      <b>break</b>;</td></tr>
<tr><th id="126">126</th><td>    <b>case</b> <a class="enum" href="#llvm::X86Operand::KindTy::Prefix" title='llvm::X86Operand::KindTy::Prefix' data-ref="llvm::X86Operand::KindTy::Prefix">Prefix</a>:</td></tr>
<tr><th id="127">127</th><td>      <a class="local col8 ref" href="#338OS" title='OS' data-ref="338OS">OS</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Prefix:"</q> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="ref" href="#llvm::X86Operand::(anonymous)::Pref" title='llvm::X86Operand::(anonymous union)::Pref' data-ref="llvm::X86Operand::(anonymous)::Pref">Pref</a>.<a class="ref" href="#llvm::X86Operand::PrefOp::Prefixes" title='llvm::X86Operand::PrefOp::Prefixes' data-ref="llvm::X86Operand::PrefOp::Prefixes">Prefixes</a>;</td></tr>
<tr><th id="128">128</th><td>      <b>break</b>;</td></tr>
<tr><th id="129">129</th><td>    <b>case</b> <a class="enum" href="#llvm::X86Operand::KindTy::Memory" title='llvm::X86Operand::KindTy::Memory' data-ref="llvm::X86Operand::KindTy::Memory">Memory</a>:</td></tr>
<tr><th id="130">130</th><td>      <a class="local col8 ref" href="#338OS" title='OS' data-ref="338OS">OS</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Memory: ModeSize="</q> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::ModeSize" title='llvm::X86Operand::MemOp::ModeSize' data-ref="llvm::X86Operand::MemOp::ModeSize">ModeSize</a>;</td></tr>
<tr><th id="131">131</th><td>      <b>if</b> (<a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Size" title='llvm::X86Operand::MemOp::Size' data-ref="llvm::X86Operand::MemOp::Size">Size</a>)</td></tr>
<tr><th id="132">132</th><td>        <a class="local col8 ref" href="#338OS" title='OS' data-ref="338OS">OS</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>",Size="</q> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Size" title='llvm::X86Operand::MemOp::Size' data-ref="llvm::X86Operand::MemOp::Size">Size</a>;</td></tr>
<tr><th id="133">133</th><td>      <b>if</b> (<a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::BaseReg" title='llvm::X86Operand::MemOp::BaseReg' data-ref="llvm::X86Operand::MemOp::BaseReg">BaseReg</a>)</td></tr>
<tr><th id="134">134</th><td>        <a class="local col8 ref" href="#338OS" title='OS' data-ref="338OS">OS</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>",BaseReg="</q> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="type" href="../MCTargetDesc/X86IntelInstPrinter.h.html#llvm::X86IntelInstPrinter" title='llvm::X86IntelInstPrinter' data-ref="llvm::X86IntelInstPrinter">X86IntelInstPrinter</a>::<a class="ref" href="../MCTargetDesc/X86IntelInstPrinter.h.html#_ZN4llvm19X86IntelInstPrinter15getRegisterNameEj" title='llvm::X86IntelInstPrinter::getRegisterName' data-ref="_ZN4llvm19X86IntelInstPrinter15getRegisterNameEj">getRegisterName</a>(<a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::BaseReg" title='llvm::X86Operand::MemOp::BaseReg' data-ref="llvm::X86Operand::MemOp::BaseReg">BaseReg</a>);</td></tr>
<tr><th id="135">135</th><td>      <b>if</b> (<a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::IndexReg" title='llvm::X86Operand::MemOp::IndexReg' data-ref="llvm::X86Operand::MemOp::IndexReg">IndexReg</a>)</td></tr>
<tr><th id="136">136</th><td>        <a class="local col8 ref" href="#338OS" title='OS' data-ref="338OS">OS</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>",IndexReg="</q></td></tr>
<tr><th id="137">137</th><td>           <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="type" href="../MCTargetDesc/X86IntelInstPrinter.h.html#llvm::X86IntelInstPrinter" title='llvm::X86IntelInstPrinter' data-ref="llvm::X86IntelInstPrinter">X86IntelInstPrinter</a>::<a class="ref" href="../MCTargetDesc/X86IntelInstPrinter.h.html#_ZN4llvm19X86IntelInstPrinter15getRegisterNameEj" title='llvm::X86IntelInstPrinter::getRegisterName' data-ref="_ZN4llvm19X86IntelInstPrinter15getRegisterNameEj">getRegisterName</a>(<a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::IndexReg" title='llvm::X86Operand::MemOp::IndexReg' data-ref="llvm::X86Operand::MemOp::IndexReg">IndexReg</a>);</td></tr>
<tr><th id="138">138</th><td>      <b>if</b> (<a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Scale" title='llvm::X86Operand::MemOp::Scale' data-ref="llvm::X86Operand::MemOp::Scale">Scale</a>)</td></tr>
<tr><th id="139">139</th><td>        <a class="local col8 ref" href="#338OS" title='OS' data-ref="338OS">OS</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>",Scale="</q> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Scale" title='llvm::X86Operand::MemOp::Scale' data-ref="llvm::X86Operand::MemOp::Scale">Scale</a>;</td></tr>
<tr><th id="140">140</th><td>      <b>if</b> (<a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Disp" title='llvm::X86Operand::MemOp::Disp' data-ref="llvm::X86Operand::MemOp::Disp">Disp</a>)</td></tr>
<tr><th id="141">141</th><td>        <a class="local col9 ref" href="#339PrintImmValue" title='PrintImmValue' data-ref="339PrintImmValue">PrintImmValue</a><a class="ref" href="#_ZZNK4llvm10X86Operand5printERNS_11raw_ostreamEENKUlPKNS_6MCExprEPKcE_clES5_S7_" title='llvm::X86Operand::print(llvm::raw_ostream &amp;)::(anonymous class)::operator()' data-ref="_ZZNK4llvm10X86Operand5printERNS_11raw_ostreamEENKUlPKNS_6MCExprEPKcE_clES5_S7_">(<a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Disp" title='llvm::X86Operand::MemOp::Disp' data-ref="llvm::X86Operand::MemOp::Disp">Disp</a>, <q>",Disp="</q>)</a>;</td></tr>
<tr><th id="142">142</th><td>      <b>if</b> (<a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::SegReg" title='llvm::X86Operand::MemOp::SegReg' data-ref="llvm::X86Operand::MemOp::SegReg">SegReg</a>)</td></tr>
<tr><th id="143">143</th><td>        <a class="local col8 ref" href="#338OS" title='OS' data-ref="338OS">OS</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>",SegReg="</q> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <a class="type" href="../MCTargetDesc/X86IntelInstPrinter.h.html#llvm::X86IntelInstPrinter" title='llvm::X86IntelInstPrinter' data-ref="llvm::X86IntelInstPrinter">X86IntelInstPrinter</a>::<a class="ref" href="../MCTargetDesc/X86IntelInstPrinter.h.html#_ZN4llvm19X86IntelInstPrinter15getRegisterNameEj" title='llvm::X86IntelInstPrinter::getRegisterName' data-ref="_ZN4llvm19X86IntelInstPrinter15getRegisterNameEj">getRegisterName</a>(<a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::SegReg" title='llvm::X86Operand::MemOp::SegReg' data-ref="llvm::X86Operand::MemOp::SegReg">SegReg</a>);</td></tr>
<tr><th id="144">144</th><td>      <b>break</b>;</td></tr>
<tr><th id="145">145</th><td>    }</td></tr>
<tr><th id="146">146</th><td>  }</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>  <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="decl def" id="_ZNK4llvm10X86Operand8getTokenEv" title='llvm::X86Operand::getToken' data-ref="_ZNK4llvm10X86Operand8getTokenEv">getToken</dfn>() <em>const</em> {</td></tr>
<tr><th id="149">149</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Kind == Token &amp;&amp; &quot;Invalid access!&quot;) ? void (0) : __assert_fail (&quot;Kind == Token &amp;&amp; \&quot;Invalid access!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/AsmParser/X86Operand.h&quot;, 149, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::X86Operand::Kind" title='llvm::X86Operand::Kind' data-ref="llvm::X86Operand::Kind">Kind</a> == <a class="enum" href="#llvm::X86Operand::KindTy::Token" title='llvm::X86Operand::KindTy::Token' data-ref="llvm::X86Operand::KindTy::Token">Token</a> &amp;&amp; <q>"Invalid access!"</q>);</td></tr>
<tr><th id="150">150</th><td>    <b>return</b> <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a><a class="ref" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKcm" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKcm">(</a><a class="ref" href="#llvm::X86Operand::(anonymous)::Tok" title='llvm::X86Operand::(anonymous union)::Tok' data-ref="llvm::X86Operand::(anonymous)::Tok">Tok</a>.<a class="ref" href="#llvm::X86Operand::TokOp::Data" title='llvm::X86Operand::TokOp::Data' data-ref="llvm::X86Operand::TokOp::Data">Data</a>, <a class="ref" href="#llvm::X86Operand::(anonymous)::Tok" title='llvm::X86Operand::(anonymous union)::Tok' data-ref="llvm::X86Operand::(anonymous)::Tok">Tok</a>.<a class="ref" href="#llvm::X86Operand::TokOp::Length" title='llvm::X86Operand::TokOp::Length' data-ref="llvm::X86Operand::TokOp::Length">Length</a>);</td></tr>
<tr><th id="151">151</th><td>  }</td></tr>
<tr><th id="152">152</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm10X86Operand13setTokenValueENS_9StringRefE" title='llvm::X86Operand::setTokenValue' data-ref="_ZN4llvm10X86Operand13setTokenValueENS_9StringRefE">setTokenValue</dfn>(<a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col6 decl" id="346Value" title='Value' data-type='llvm::StringRef' data-ref="346Value">Value</dfn>) {</td></tr>
<tr><th id="153">153</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Kind == Token &amp;&amp; &quot;Invalid access!&quot;) ? void (0) : __assert_fail (&quot;Kind == Token &amp;&amp; \&quot;Invalid access!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/AsmParser/X86Operand.h&quot;, 153, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::X86Operand::Kind" title='llvm::X86Operand::Kind' data-ref="llvm::X86Operand::Kind">Kind</a> == <a class="enum" href="#llvm::X86Operand::KindTy::Token" title='llvm::X86Operand::KindTy::Token' data-ref="llvm::X86Operand::KindTy::Token">Token</a> &amp;&amp; <q>"Invalid access!"</q>);</td></tr>
<tr><th id="154">154</th><td>    <a class="ref" href="#llvm::X86Operand::(anonymous)::Tok" title='llvm::X86Operand::(anonymous union)::Tok' data-ref="llvm::X86Operand::(anonymous)::Tok">Tok</a>.<a class="ref" href="#llvm::X86Operand::TokOp::Data" title='llvm::X86Operand::TokOp::Data' data-ref="llvm::X86Operand::TokOp::Data">Data</a> = <a class="local col6 ref" href="#346Value" title='Value' data-ref="346Value">Value</a>.<a class="ref" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef4dataEv" title='llvm::StringRef::data' data-ref="_ZNK4llvm9StringRef4dataEv">data</a>();</td></tr>
<tr><th id="155">155</th><td>    <a class="ref" href="#llvm::X86Operand::(anonymous)::Tok" title='llvm::X86Operand::(anonymous union)::Tok' data-ref="llvm::X86Operand::(anonymous)::Tok">Tok</a>.<a class="ref" href="#llvm::X86Operand::TokOp::Length" title='llvm::X86Operand::TokOp::Length' data-ref="llvm::X86Operand::TokOp::Length">Length</a> = <a class="local col6 ref" href="#346Value" title='Value' data-ref="346Value">Value</a>.<a class="ref" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef4sizeEv" title='llvm::StringRef::size' data-ref="_ZNK4llvm9StringRef4sizeEv">size</a>();</td></tr>
<tr><th id="156">156</th><td>  }</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td>  <em>unsigned</em> <dfn class="virtual decl def" id="_ZNK4llvm10X86Operand6getRegEv" title='llvm::X86Operand::getReg' data-ref="_ZNK4llvm10X86Operand6getRegEv">getReg</dfn>() <em>const</em> override {</td></tr>
<tr><th id="159">159</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Kind == Register &amp;&amp; &quot;Invalid access!&quot;) ? void (0) : __assert_fail (&quot;Kind == Register &amp;&amp; \&quot;Invalid access!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/AsmParser/X86Operand.h&quot;, 159, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::X86Operand::Kind" title='llvm::X86Operand::Kind' data-ref="llvm::X86Operand::Kind">Kind</a> == <a class="enum" href="#llvm::X86Operand::KindTy::Register" title='llvm::X86Operand::KindTy::Register' data-ref="llvm::X86Operand::KindTy::Register">Register</a> &amp;&amp; <q>"Invalid access!"</q>);</td></tr>
<tr><th id="160">160</th><td>    <b>return</b> <a class="ref" href="#llvm::X86Operand::(anonymous)::Reg" title='llvm::X86Operand::(anonymous union)::Reg' data-ref="llvm::X86Operand::(anonymous)::Reg">Reg</a>.<a class="ref" href="#llvm::X86Operand::RegOp::RegNo" title='llvm::X86Operand::RegOp::RegNo' data-ref="llvm::X86Operand::RegOp::RegNo">RegNo</a>;</td></tr>
<tr><th id="161">161</th><td>  }</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand9getPrefixEv" title='llvm::X86Operand::getPrefix' data-ref="_ZNK4llvm10X86Operand9getPrefixEv">getPrefix</dfn>() <em>const</em> {</td></tr>
<tr><th id="164">164</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Kind == Prefix &amp;&amp; &quot;Invalid access!&quot;) ? void (0) : __assert_fail (&quot;Kind == Prefix &amp;&amp; \&quot;Invalid access!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/AsmParser/X86Operand.h&quot;, 164, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::X86Operand::Kind" title='llvm::X86Operand::Kind' data-ref="llvm::X86Operand::Kind">Kind</a> == <a class="enum" href="#llvm::X86Operand::KindTy::Prefix" title='llvm::X86Operand::KindTy::Prefix' data-ref="llvm::X86Operand::KindTy::Prefix">Prefix</a> &amp;&amp; <q>"Invalid access!"</q>);</td></tr>
<tr><th id="165">165</th><td>    <b>return</b> <a class="ref" href="#llvm::X86Operand::(anonymous)::Pref" title='llvm::X86Operand::(anonymous union)::Pref' data-ref="llvm::X86Operand::(anonymous)::Pref">Pref</a>.<a class="ref" href="#llvm::X86Operand::PrefOp::Prefixes" title='llvm::X86Operand::PrefOp::Prefixes' data-ref="llvm::X86Operand::PrefOp::Prefixes">Prefixes</a>;</td></tr>
<tr><th id="166">166</th><td>  }</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="decl def" id="_ZNK4llvm10X86Operand6getImmEv" title='llvm::X86Operand::getImm' data-ref="_ZNK4llvm10X86Operand6getImmEv">getImm</dfn>() <em>const</em> {</td></tr>
<tr><th id="169">169</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Kind == Immediate &amp;&amp; &quot;Invalid access!&quot;) ? void (0) : __assert_fail (&quot;Kind == Immediate &amp;&amp; \&quot;Invalid access!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/AsmParser/X86Operand.h&quot;, 169, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::X86Operand::Kind" title='llvm::X86Operand::Kind' data-ref="llvm::X86Operand::Kind">Kind</a> == <a class="enum" href="#llvm::X86Operand::KindTy::Immediate" title='llvm::X86Operand::KindTy::Immediate' data-ref="llvm::X86Operand::KindTy::Immediate">Immediate</a> &amp;&amp; <q>"Invalid access!"</q>);</td></tr>
<tr><th id="170">170</th><td>    <b>return</b> <a class="ref" href="#llvm::X86Operand::(anonymous)::Imm" title='llvm::X86Operand::(anonymous union)::Imm' data-ref="llvm::X86Operand::(anonymous)::Imm">Imm</a>.<a class="ref" href="#llvm::X86Operand::ImmOp::Val" title='llvm::X86Operand::ImmOp::Val' data-ref="llvm::X86Operand::ImmOp::Val">Val</a>;</td></tr>
<tr><th id="171">171</th><td>  }</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="decl def" id="_ZNK4llvm10X86Operand10getMemDispEv" title='llvm::X86Operand::getMemDisp' data-ref="_ZNK4llvm10X86Operand10getMemDispEv">getMemDisp</dfn>() <em>const</em> {</td></tr>
<tr><th id="174">174</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Kind == Memory &amp;&amp; &quot;Invalid access!&quot;) ? void (0) : __assert_fail (&quot;Kind == Memory &amp;&amp; \&quot;Invalid access!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/AsmParser/X86Operand.h&quot;, 174, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::X86Operand::Kind" title='llvm::X86Operand::Kind' data-ref="llvm::X86Operand::Kind">Kind</a> == <a class="enum" href="#llvm::X86Operand::KindTy::Memory" title='llvm::X86Operand::KindTy::Memory' data-ref="llvm::X86Operand::KindTy::Memory">Memory</a> &amp;&amp; <q>"Invalid access!"</q>);</td></tr>
<tr><th id="175">175</th><td>    <b>return</b> <a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Disp" title='llvm::X86Operand::MemOp::Disp' data-ref="llvm::X86Operand::MemOp::Disp">Disp</a>;</td></tr>
<tr><th id="176">176</th><td>  }</td></tr>
<tr><th id="177">177</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand12getMemSegRegEv" title='llvm::X86Operand::getMemSegReg' data-ref="_ZNK4llvm10X86Operand12getMemSegRegEv">getMemSegReg</dfn>() <em>const</em> {</td></tr>
<tr><th id="178">178</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Kind == Memory &amp;&amp; &quot;Invalid access!&quot;) ? void (0) : __assert_fail (&quot;Kind == Memory &amp;&amp; \&quot;Invalid access!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/AsmParser/X86Operand.h&quot;, 178, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::X86Operand::Kind" title='llvm::X86Operand::Kind' data-ref="llvm::X86Operand::Kind">Kind</a> == <a class="enum" href="#llvm::X86Operand::KindTy::Memory" title='llvm::X86Operand::KindTy::Memory' data-ref="llvm::X86Operand::KindTy::Memory">Memory</a> &amp;&amp; <q>"Invalid access!"</q>);</td></tr>
<tr><th id="179">179</th><td>    <b>return</b> <a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::SegReg" title='llvm::X86Operand::MemOp::SegReg' data-ref="llvm::X86Operand::MemOp::SegReg">SegReg</a>;</td></tr>
<tr><th id="180">180</th><td>  }</td></tr>
<tr><th id="181">181</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand13getMemBaseRegEv" title='llvm::X86Operand::getMemBaseReg' data-ref="_ZNK4llvm10X86Operand13getMemBaseRegEv">getMemBaseReg</dfn>() <em>const</em> {</td></tr>
<tr><th id="182">182</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Kind == Memory &amp;&amp; &quot;Invalid access!&quot;) ? void (0) : __assert_fail (&quot;Kind == Memory &amp;&amp; \&quot;Invalid access!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/AsmParser/X86Operand.h&quot;, 182, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::X86Operand::Kind" title='llvm::X86Operand::Kind' data-ref="llvm::X86Operand::Kind">Kind</a> == <a class="enum" href="#llvm::X86Operand::KindTy::Memory" title='llvm::X86Operand::KindTy::Memory' data-ref="llvm::X86Operand::KindTy::Memory">Memory</a> &amp;&amp; <q>"Invalid access!"</q>);</td></tr>
<tr><th id="183">183</th><td>    <b>return</b> <a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::BaseReg" title='llvm::X86Operand::MemOp::BaseReg' data-ref="llvm::X86Operand::MemOp::BaseReg">BaseReg</a>;</td></tr>
<tr><th id="184">184</th><td>  }</td></tr>
<tr><th id="185">185</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand14getMemIndexRegEv" title='llvm::X86Operand::getMemIndexReg' data-ref="_ZNK4llvm10X86Operand14getMemIndexRegEv">getMemIndexReg</dfn>() <em>const</em> {</td></tr>
<tr><th id="186">186</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Kind == Memory &amp;&amp; &quot;Invalid access!&quot;) ? void (0) : __assert_fail (&quot;Kind == Memory &amp;&amp; \&quot;Invalid access!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/AsmParser/X86Operand.h&quot;, 186, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::X86Operand::Kind" title='llvm::X86Operand::Kind' data-ref="llvm::X86Operand::Kind">Kind</a> == <a class="enum" href="#llvm::X86Operand::KindTy::Memory" title='llvm::X86Operand::KindTy::Memory' data-ref="llvm::X86Operand::KindTy::Memory">Memory</a> &amp;&amp; <q>"Invalid access!"</q>);</td></tr>
<tr><th id="187">187</th><td>    <b>return</b> <a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::IndexReg" title='llvm::X86Operand::MemOp::IndexReg' data-ref="llvm::X86Operand::MemOp::IndexReg">IndexReg</a>;</td></tr>
<tr><th id="188">188</th><td>  }</td></tr>
<tr><th id="189">189</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand11getMemScaleEv" title='llvm::X86Operand::getMemScale' data-ref="_ZNK4llvm10X86Operand11getMemScaleEv">getMemScale</dfn>() <em>const</em> {</td></tr>
<tr><th id="190">190</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Kind == Memory &amp;&amp; &quot;Invalid access!&quot;) ? void (0) : __assert_fail (&quot;Kind == Memory &amp;&amp; \&quot;Invalid access!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/AsmParser/X86Operand.h&quot;, 190, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::X86Operand::Kind" title='llvm::X86Operand::Kind' data-ref="llvm::X86Operand::Kind">Kind</a> == <a class="enum" href="#llvm::X86Operand::KindTy::Memory" title='llvm::X86Operand::KindTy::Memory' data-ref="llvm::X86Operand::KindTy::Memory">Memory</a> &amp;&amp; <q>"Invalid access!"</q>);</td></tr>
<tr><th id="191">191</th><td>    <b>return</b> <a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Scale" title='llvm::X86Operand::MemOp::Scale' data-ref="llvm::X86Operand::MemOp::Scale">Scale</a>;</td></tr>
<tr><th id="192">192</th><td>  }</td></tr>
<tr><th id="193">193</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand14getMemModeSizeEv" title='llvm::X86Operand::getMemModeSize' data-ref="_ZNK4llvm10X86Operand14getMemModeSizeEv">getMemModeSize</dfn>() <em>const</em> {</td></tr>
<tr><th id="194">194</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Kind == Memory &amp;&amp; &quot;Invalid access!&quot;) ? void (0) : __assert_fail (&quot;Kind == Memory &amp;&amp; \&quot;Invalid access!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/AsmParser/X86Operand.h&quot;, 194, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::X86Operand::Kind" title='llvm::X86Operand::Kind' data-ref="llvm::X86Operand::Kind">Kind</a> == <a class="enum" href="#llvm::X86Operand::KindTy::Memory" title='llvm::X86Operand::KindTy::Memory' data-ref="llvm::X86Operand::KindTy::Memory">Memory</a> &amp;&amp; <q>"Invalid access!"</q>);</td></tr>
<tr><th id="195">195</th><td>    <b>return</b> <a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::ModeSize" title='llvm::X86Operand::MemOp::ModeSize' data-ref="llvm::X86Operand::MemOp::ModeSize">ModeSize</a>;</td></tr>
<tr><th id="196">196</th><td>  }</td></tr>
<tr><th id="197">197</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand18getMemFrontendSizeEv" title='llvm::X86Operand::getMemFrontendSize' data-ref="_ZNK4llvm10X86Operand18getMemFrontendSizeEv">getMemFrontendSize</dfn>() <em>const</em> {</td></tr>
<tr><th id="198">198</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Kind == Memory &amp;&amp; &quot;Invalid access!&quot;) ? void (0) : __assert_fail (&quot;Kind == Memory &amp;&amp; \&quot;Invalid access!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/AsmParser/X86Operand.h&quot;, 198, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::X86Operand::Kind" title='llvm::X86Operand::Kind' data-ref="llvm::X86Operand::Kind">Kind</a> == <a class="enum" href="#llvm::X86Operand::KindTy::Memory" title='llvm::X86Operand::KindTy::Memory' data-ref="llvm::X86Operand::KindTy::Memory">Memory</a> &amp;&amp; <q>"Invalid access!"</q>);</td></tr>
<tr><th id="199">199</th><td>    <b>return</b> <a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::FrontendSize" title='llvm::X86Operand::MemOp::FrontendSize' data-ref="llvm::X86Operand::MemOp::FrontendSize">FrontendSize</a>;</td></tr>
<tr><th id="200">200</th><td>  }</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td>  <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm10X86Operand7isTokenEv" title='llvm::X86Operand::isToken' data-ref="_ZNK4llvm10X86Operand7isTokenEv">isToken</dfn>() <em>const</em> override {<b>return</b> <a class="member" href="#llvm::X86Operand::Kind" title='llvm::X86Operand::Kind' data-ref="llvm::X86Operand::Kind">Kind</a> == <a class="enum" href="#llvm::X86Operand::KindTy::Token" title='llvm::X86Operand::KindTy::Token' data-ref="llvm::X86Operand::KindTy::Token">Token</a>; }</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td>  <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm10X86Operand5isImmEv" title='llvm::X86Operand::isImm' data-ref="_ZNK4llvm10X86Operand5isImmEv">isImm</dfn>() <em>const</em> override { <b>return</b> <a class="member" href="#llvm::X86Operand::Kind" title='llvm::X86Operand::Kind' data-ref="llvm::X86Operand::Kind">Kind</a> == <a class="enum" href="#llvm::X86Operand::KindTy::Immediate" title='llvm::X86Operand::KindTy::Immediate' data-ref="llvm::X86Operand::KindTy::Immediate">Immediate</a>; }</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand14isImmSExti16i8Ev" title='llvm::X86Operand::isImmSExti16i8' data-ref="_ZNK4llvm10X86Operand14isImmSExti16i8Ev">isImmSExti16i8</dfn>() <em>const</em> {</td></tr>
<tr><th id="207">207</th><td>    <b>if</b> (!<a class="virtual member" href="#_ZNK4llvm10X86Operand5isImmEv" title='llvm::X86Operand::isImm' data-ref="_ZNK4llvm10X86Operand5isImmEv">isImm</a>())</td></tr>
<tr><th id="208">208</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td>    <i>// If this isn't a constant expr, just assume it fits and let relaxation</i></td></tr>
<tr><th id="211">211</th><td><i>    // handle it.</i></td></tr>
<tr><th id="212">212</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCConstantExpr" title='llvm::MCConstantExpr' data-ref="llvm::MCConstantExpr">MCConstantExpr</a> *<dfn class="local col7 decl" id="347CE" title='CE' data-type='const llvm::MCConstantExpr *' data-ref="347CE">CE</dfn> = <a class="ref" href="../../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCConstantExpr" title='llvm::MCConstantExpr' data-ref="llvm::MCConstantExpr">MCConstantExpr</a>&gt;(<a class="member" href="#_ZNK4llvm10X86Operand6getImmEv" title='llvm::X86Operand::getImm' data-ref="_ZNK4llvm10X86Operand6getImmEv">getImm</a>());</td></tr>
<tr><th id="213">213</th><td>    <b>if</b> (!<a class="local col7 ref" href="#347CE" title='CE' data-ref="347CE">CE</a>)</td></tr>
<tr><th id="214">214</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td>    <i>// Otherwise, check the value is in a range that makes sense for this</i></td></tr>
<tr><th id="217">217</th><td><i>    // extension.</i></td></tr>
<tr><th id="218">218</th><td>    <b>return</b> <a class="ref" href="X86AsmParserCommon.h.html#_ZN4llvm19isImmSExti16i8ValueEm" title='llvm::isImmSExti16i8Value' data-ref="_ZN4llvm19isImmSExti16i8ValueEm">isImmSExti16i8Value</a>(<a class="local col7 ref" href="#347CE" title='CE' data-ref="347CE">CE</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm14MCConstantExpr8getValueEv" title='llvm::MCConstantExpr::getValue' data-ref="_ZNK4llvm14MCConstantExpr8getValueEv">getValue</a>());</td></tr>
<tr><th id="219">219</th><td>  }</td></tr>
<tr><th id="220">220</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand14isImmSExti32i8Ev" title='llvm::X86Operand::isImmSExti32i8' data-ref="_ZNK4llvm10X86Operand14isImmSExti32i8Ev">isImmSExti32i8</dfn>() <em>const</em> {</td></tr>
<tr><th id="221">221</th><td>    <b>if</b> (!<a class="virtual member" href="#_ZNK4llvm10X86Operand5isImmEv" title='llvm::X86Operand::isImm' data-ref="_ZNK4llvm10X86Operand5isImmEv">isImm</a>())</td></tr>
<tr><th id="222">222</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td>    <i>// If this isn't a constant expr, just assume it fits and let relaxation</i></td></tr>
<tr><th id="225">225</th><td><i>    // handle it.</i></td></tr>
<tr><th id="226">226</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCConstantExpr" title='llvm::MCConstantExpr' data-ref="llvm::MCConstantExpr">MCConstantExpr</a> *<dfn class="local col8 decl" id="348CE" title='CE' data-type='const llvm::MCConstantExpr *' data-ref="348CE">CE</dfn> = <a class="ref" href="../../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCConstantExpr" title='llvm::MCConstantExpr' data-ref="llvm::MCConstantExpr">MCConstantExpr</a>&gt;(<a class="member" href="#_ZNK4llvm10X86Operand6getImmEv" title='llvm::X86Operand::getImm' data-ref="_ZNK4llvm10X86Operand6getImmEv">getImm</a>());</td></tr>
<tr><th id="227">227</th><td>    <b>if</b> (!<a class="local col8 ref" href="#348CE" title='CE' data-ref="348CE">CE</a>)</td></tr>
<tr><th id="228">228</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td>    <i>// Otherwise, check the value is in a range that makes sense for this</i></td></tr>
<tr><th id="231">231</th><td><i>    // extension.</i></td></tr>
<tr><th id="232">232</th><td>    <b>return</b> <a class="ref" href="X86AsmParserCommon.h.html#_ZN4llvm19isImmSExti32i8ValueEm" title='llvm::isImmSExti32i8Value' data-ref="_ZN4llvm19isImmSExti32i8ValueEm">isImmSExti32i8Value</a>(<a class="local col8 ref" href="#348CE" title='CE' data-ref="348CE">CE</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm14MCConstantExpr8getValueEv" title='llvm::MCConstantExpr::getValue' data-ref="_ZNK4llvm14MCConstantExpr8getValueEv">getValue</a>());</td></tr>
<tr><th id="233">233</th><td>  }</td></tr>
<tr><th id="234">234</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand14isImmSExti64i8Ev" title='llvm::X86Operand::isImmSExti64i8' data-ref="_ZNK4llvm10X86Operand14isImmSExti64i8Ev">isImmSExti64i8</dfn>() <em>const</em> {</td></tr>
<tr><th id="235">235</th><td>    <b>if</b> (!<a class="virtual member" href="#_ZNK4llvm10X86Operand5isImmEv" title='llvm::X86Operand::isImm' data-ref="_ZNK4llvm10X86Operand5isImmEv">isImm</a>())</td></tr>
<tr><th id="236">236</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td>    <i>// If this isn't a constant expr, just assume it fits and let relaxation</i></td></tr>
<tr><th id="239">239</th><td><i>    // handle it.</i></td></tr>
<tr><th id="240">240</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCConstantExpr" title='llvm::MCConstantExpr' data-ref="llvm::MCConstantExpr">MCConstantExpr</a> *<dfn class="local col9 decl" id="349CE" title='CE' data-type='const llvm::MCConstantExpr *' data-ref="349CE">CE</dfn> = <a class="ref" href="../../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCConstantExpr" title='llvm::MCConstantExpr' data-ref="llvm::MCConstantExpr">MCConstantExpr</a>&gt;(<a class="member" href="#_ZNK4llvm10X86Operand6getImmEv" title='llvm::X86Operand::getImm' data-ref="_ZNK4llvm10X86Operand6getImmEv">getImm</a>());</td></tr>
<tr><th id="241">241</th><td>    <b>if</b> (!<a class="local col9 ref" href="#349CE" title='CE' data-ref="349CE">CE</a>)</td></tr>
<tr><th id="242">242</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td>    <i>// Otherwise, check the value is in a range that makes sense for this</i></td></tr>
<tr><th id="245">245</th><td><i>    // extension.</i></td></tr>
<tr><th id="246">246</th><td>    <b>return</b> <a class="ref" href="X86AsmParserCommon.h.html#_ZN4llvm19isImmSExti64i8ValueEm" title='llvm::isImmSExti64i8Value' data-ref="_ZN4llvm19isImmSExti64i8ValueEm">isImmSExti64i8Value</a>(<a class="local col9 ref" href="#349CE" title='CE' data-ref="349CE">CE</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm14MCConstantExpr8getValueEv" title='llvm::MCConstantExpr::getValue' data-ref="_ZNK4llvm14MCConstantExpr8getValueEv">getValue</a>());</td></tr>
<tr><th id="247">247</th><td>  }</td></tr>
<tr><th id="248">248</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand15isImmSExti64i32Ev" title='llvm::X86Operand::isImmSExti64i32' data-ref="_ZNK4llvm10X86Operand15isImmSExti64i32Ev">isImmSExti64i32</dfn>() <em>const</em> {</td></tr>
<tr><th id="249">249</th><td>    <b>if</b> (!<a class="virtual member" href="#_ZNK4llvm10X86Operand5isImmEv" title='llvm::X86Operand::isImm' data-ref="_ZNK4llvm10X86Operand5isImmEv">isImm</a>())</td></tr>
<tr><th id="250">250</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td>    <i>// If this isn't a constant expr, just assume it fits and let relaxation</i></td></tr>
<tr><th id="253">253</th><td><i>    // handle it.</i></td></tr>
<tr><th id="254">254</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCConstantExpr" title='llvm::MCConstantExpr' data-ref="llvm::MCConstantExpr">MCConstantExpr</a> *<dfn class="local col0 decl" id="350CE" title='CE' data-type='const llvm::MCConstantExpr *' data-ref="350CE">CE</dfn> = <a class="ref" href="../../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCConstantExpr" title='llvm::MCConstantExpr' data-ref="llvm::MCConstantExpr">MCConstantExpr</a>&gt;(<a class="member" href="#_ZNK4llvm10X86Operand6getImmEv" title='llvm::X86Operand::getImm' data-ref="_ZNK4llvm10X86Operand6getImmEv">getImm</a>());</td></tr>
<tr><th id="255">255</th><td>    <b>if</b> (!<a class="local col0 ref" href="#350CE" title='CE' data-ref="350CE">CE</a>)</td></tr>
<tr><th id="256">256</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td>    <i>// Otherwise, check the value is in a range that makes sense for this</i></td></tr>
<tr><th id="259">259</th><td><i>    // extension.</i></td></tr>
<tr><th id="260">260</th><td>    <b>return</b> <a class="ref" href="X86AsmParserCommon.h.html#_ZN4llvm20isImmSExti64i32ValueEm" title='llvm::isImmSExti64i32Value' data-ref="_ZN4llvm20isImmSExti64i32ValueEm">isImmSExti64i32Value</a>(<a class="local col0 ref" href="#350CE" title='CE' data-ref="350CE">CE</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm14MCConstantExpr8getValueEv" title='llvm::MCConstantExpr::getValue' data-ref="_ZNK4llvm14MCConstantExpr8getValueEv">getValue</a>());</td></tr>
<tr><th id="261">261</th><td>  }</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand15isImmUnsignedi8Ev" title='llvm::X86Operand::isImmUnsignedi8' data-ref="_ZNK4llvm10X86Operand15isImmUnsignedi8Ev">isImmUnsignedi8</dfn>() <em>const</em> {</td></tr>
<tr><th id="264">264</th><td>    <b>if</b> (!<a class="virtual member" href="#_ZNK4llvm10X86Operand5isImmEv" title='llvm::X86Operand::isImm' data-ref="_ZNK4llvm10X86Operand5isImmEv">isImm</a>()) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="265">265</th><td>    <i>// If this isn't a constant expr, just assume it fits and let relaxation</i></td></tr>
<tr><th id="266">266</th><td><i>    // handle it.</i></td></tr>
<tr><th id="267">267</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCConstantExpr" title='llvm::MCConstantExpr' data-ref="llvm::MCConstantExpr">MCConstantExpr</a> *<dfn class="local col1 decl" id="351CE" title='CE' data-type='const llvm::MCConstantExpr *' data-ref="351CE">CE</dfn> = <a class="ref" href="../../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCConstantExpr" title='llvm::MCConstantExpr' data-ref="llvm::MCConstantExpr">MCConstantExpr</a>&gt;(<a class="member" href="#_ZNK4llvm10X86Operand6getImmEv" title='llvm::X86Operand::getImm' data-ref="_ZNK4llvm10X86Operand6getImmEv">getImm</a>());</td></tr>
<tr><th id="268">268</th><td>    <b>if</b> (!<a class="local col1 ref" href="#351CE" title='CE' data-ref="351CE">CE</a>) <b>return</b> <b>true</b>;</td></tr>
<tr><th id="269">269</th><td>    <b>return</b> <a class="ref" href="X86AsmParserCommon.h.html#_ZN4llvm20isImmUnsignedi8ValueEm" title='llvm::isImmUnsignedi8Value' data-ref="_ZN4llvm20isImmUnsignedi8ValueEm">isImmUnsignedi8Value</a>(<a class="local col1 ref" href="#351CE" title='CE' data-ref="351CE">CE</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm14MCConstantExpr8getValueEv" title='llvm::MCConstantExpr::getValue' data-ref="_ZNK4llvm14MCConstantExpr8getValueEv">getValue</a>());</td></tr>
<tr><th id="270">270</th><td>  }</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td>  <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm10X86Operand10isOffsetOfEv" title='llvm::X86Operand::isOffsetOf' data-ref="_ZNK4llvm10X86Operand10isOffsetOfEv">isOffsetOf</dfn>() <em>const</em> override {</td></tr>
<tr><th id="273">273</th><td>    <b>return</b> <a class="member" href="#llvm::X86Operand::OffsetOfLoc" title='llvm::X86Operand::OffsetOfLoc' data-ref="llvm::X86Operand::OffsetOfLoc">OffsetOfLoc</a>.<a class="ref" href="../../../../include/llvm/Support/SMLoc.h.html#_ZNK4llvm5SMLoc10getPointerEv" title='llvm::SMLoc::getPointer' data-ref="_ZNK4llvm5SMLoc10getPointerEv">getPointer</a>();</td></tr>
<tr><th id="274">274</th><td>  }</td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td>  <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm10X86Operand13needAddressOfEv" title='llvm::X86Operand::needAddressOf' data-ref="_ZNK4llvm10X86Operand13needAddressOfEv">needAddressOf</dfn>() <em>const</em> override {</td></tr>
<tr><th id="277">277</th><td>    <b>return</b> <a class="member" href="#llvm::X86Operand::AddressOf" title='llvm::X86Operand::AddressOf' data-ref="llvm::X86Operand::AddressOf">AddressOf</a>;</td></tr>
<tr><th id="278">278</th><td>  }</td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td>  <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm10X86Operand5isMemEv" title='llvm::X86Operand::isMem' data-ref="_ZNK4llvm10X86Operand5isMemEv">isMem</dfn>() <em>const</em> override { <b>return</b> <a class="member" href="#llvm::X86Operand::Kind" title='llvm::X86Operand::Kind' data-ref="llvm::X86Operand::Kind">Kind</a> == <a class="enum" href="#llvm::X86Operand::KindTy::Memory" title='llvm::X86Operand::KindTy::Memory' data-ref="llvm::X86Operand::KindTy::Memory">Memory</a>; }</td></tr>
<tr><th id="281">281</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand12isMemUnsizedEv" title='llvm::X86Operand::isMemUnsized' data-ref="_ZNK4llvm10X86Operand12isMemUnsizedEv">isMemUnsized</dfn>() <em>const</em> {</td></tr>
<tr><th id="282">282</th><td>    <b>return</b> <a class="member" href="#llvm::X86Operand::Kind" title='llvm::X86Operand::Kind' data-ref="llvm::X86Operand::Kind">Kind</a> == <a class="enum" href="#llvm::X86Operand::KindTy::Memory" title='llvm::X86Operand::KindTy::Memory' data-ref="llvm::X86Operand::KindTy::Memory">Memory</a> &amp;&amp; <a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Size" title='llvm::X86Operand::MemOp::Size' data-ref="llvm::X86Operand::MemOp::Size">Size</a> == <var>0</var>;</td></tr>
<tr><th id="283">283</th><td>  }</td></tr>
<tr><th id="284">284</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand6isMem8Ev" title='llvm::X86Operand::isMem8' data-ref="_ZNK4llvm10X86Operand6isMem8Ev">isMem8</dfn>() <em>const</em> {</td></tr>
<tr><th id="285">285</th><td>    <b>return</b> <a class="member" href="#llvm::X86Operand::Kind" title='llvm::X86Operand::Kind' data-ref="llvm::X86Operand::Kind">Kind</a> == <a class="enum" href="#llvm::X86Operand::KindTy::Memory" title='llvm::X86Operand::KindTy::Memory' data-ref="llvm::X86Operand::KindTy::Memory">Memory</a> &amp;&amp; (!<a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Size" title='llvm::X86Operand::MemOp::Size' data-ref="llvm::X86Operand::MemOp::Size">Size</a> || <a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Size" title='llvm::X86Operand::MemOp::Size' data-ref="llvm::X86Operand::MemOp::Size">Size</a> == <var>8</var>);</td></tr>
<tr><th id="286">286</th><td>  }</td></tr>
<tr><th id="287">287</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand7isMem16Ev" title='llvm::X86Operand::isMem16' data-ref="_ZNK4llvm10X86Operand7isMem16Ev">isMem16</dfn>() <em>const</em> {</td></tr>
<tr><th id="288">288</th><td>    <b>return</b> <a class="member" href="#llvm::X86Operand::Kind" title='llvm::X86Operand::Kind' data-ref="llvm::X86Operand::Kind">Kind</a> == <a class="enum" href="#llvm::X86Operand::KindTy::Memory" title='llvm::X86Operand::KindTy::Memory' data-ref="llvm::X86Operand::KindTy::Memory">Memory</a> &amp;&amp; (!<a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Size" title='llvm::X86Operand::MemOp::Size' data-ref="llvm::X86Operand::MemOp::Size">Size</a> || <a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Size" title='llvm::X86Operand::MemOp::Size' data-ref="llvm::X86Operand::MemOp::Size">Size</a> == <var>16</var>);</td></tr>
<tr><th id="289">289</th><td>  }</td></tr>
<tr><th id="290">290</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand7isMem32Ev" title='llvm::X86Operand::isMem32' data-ref="_ZNK4llvm10X86Operand7isMem32Ev">isMem32</dfn>() <em>const</em> {</td></tr>
<tr><th id="291">291</th><td>    <b>return</b> <a class="member" href="#llvm::X86Operand::Kind" title='llvm::X86Operand::Kind' data-ref="llvm::X86Operand::Kind">Kind</a> == <a class="enum" href="#llvm::X86Operand::KindTy::Memory" title='llvm::X86Operand::KindTy::Memory' data-ref="llvm::X86Operand::KindTy::Memory">Memory</a> &amp;&amp; (!<a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Size" title='llvm::X86Operand::MemOp::Size' data-ref="llvm::X86Operand::MemOp::Size">Size</a> || <a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Size" title='llvm::X86Operand::MemOp::Size' data-ref="llvm::X86Operand::MemOp::Size">Size</a> == <var>32</var>);</td></tr>
<tr><th id="292">292</th><td>  }</td></tr>
<tr><th id="293">293</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand7isMem64Ev" title='llvm::X86Operand::isMem64' data-ref="_ZNK4llvm10X86Operand7isMem64Ev">isMem64</dfn>() <em>const</em> {</td></tr>
<tr><th id="294">294</th><td>    <b>return</b> <a class="member" href="#llvm::X86Operand::Kind" title='llvm::X86Operand::Kind' data-ref="llvm::X86Operand::Kind">Kind</a> == <a class="enum" href="#llvm::X86Operand::KindTy::Memory" title='llvm::X86Operand::KindTy::Memory' data-ref="llvm::X86Operand::KindTy::Memory">Memory</a> &amp;&amp; (!<a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Size" title='llvm::X86Operand::MemOp::Size' data-ref="llvm::X86Operand::MemOp::Size">Size</a> || <a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Size" title='llvm::X86Operand::MemOp::Size' data-ref="llvm::X86Operand::MemOp::Size">Size</a> == <var>64</var>);</td></tr>
<tr><th id="295">295</th><td>  }</td></tr>
<tr><th id="296">296</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand7isMem80Ev" title='llvm::X86Operand::isMem80' data-ref="_ZNK4llvm10X86Operand7isMem80Ev">isMem80</dfn>() <em>const</em> {</td></tr>
<tr><th id="297">297</th><td>    <b>return</b> <a class="member" href="#llvm::X86Operand::Kind" title='llvm::X86Operand::Kind' data-ref="llvm::X86Operand::Kind">Kind</a> == <a class="enum" href="#llvm::X86Operand::KindTy::Memory" title='llvm::X86Operand::KindTy::Memory' data-ref="llvm::X86Operand::KindTy::Memory">Memory</a> &amp;&amp; (!<a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Size" title='llvm::X86Operand::MemOp::Size' data-ref="llvm::X86Operand::MemOp::Size">Size</a> || <a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Size" title='llvm::X86Operand::MemOp::Size' data-ref="llvm::X86Operand::MemOp::Size">Size</a> == <var>80</var>);</td></tr>
<tr><th id="298">298</th><td>  }</td></tr>
<tr><th id="299">299</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand8isMem128Ev" title='llvm::X86Operand::isMem128' data-ref="_ZNK4llvm10X86Operand8isMem128Ev">isMem128</dfn>() <em>const</em> {</td></tr>
<tr><th id="300">300</th><td>    <b>return</b> <a class="member" href="#llvm::X86Operand::Kind" title='llvm::X86Operand::Kind' data-ref="llvm::X86Operand::Kind">Kind</a> == <a class="enum" href="#llvm::X86Operand::KindTy::Memory" title='llvm::X86Operand::KindTy::Memory' data-ref="llvm::X86Operand::KindTy::Memory">Memory</a> &amp;&amp; (!<a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Size" title='llvm::X86Operand::MemOp::Size' data-ref="llvm::X86Operand::MemOp::Size">Size</a> || <a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Size" title='llvm::X86Operand::MemOp::Size' data-ref="llvm::X86Operand::MemOp::Size">Size</a> == <var>128</var>);</td></tr>
<tr><th id="301">301</th><td>  }</td></tr>
<tr><th id="302">302</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand8isMem256Ev" title='llvm::X86Operand::isMem256' data-ref="_ZNK4llvm10X86Operand8isMem256Ev">isMem256</dfn>() <em>const</em> {</td></tr>
<tr><th id="303">303</th><td>    <b>return</b> <a class="member" href="#llvm::X86Operand::Kind" title='llvm::X86Operand::Kind' data-ref="llvm::X86Operand::Kind">Kind</a> == <a class="enum" href="#llvm::X86Operand::KindTy::Memory" title='llvm::X86Operand::KindTy::Memory' data-ref="llvm::X86Operand::KindTy::Memory">Memory</a> &amp;&amp; (!<a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Size" title='llvm::X86Operand::MemOp::Size' data-ref="llvm::X86Operand::MemOp::Size">Size</a> || <a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Size" title='llvm::X86Operand::MemOp::Size' data-ref="llvm::X86Operand::MemOp::Size">Size</a> == <var>256</var>);</td></tr>
<tr><th id="304">304</th><td>  }</td></tr>
<tr><th id="305">305</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand8isMem512Ev" title='llvm::X86Operand::isMem512' data-ref="_ZNK4llvm10X86Operand8isMem512Ev">isMem512</dfn>() <em>const</em> {</td></tr>
<tr><th id="306">306</th><td>    <b>return</b> <a class="member" href="#llvm::X86Operand::Kind" title='llvm::X86Operand::Kind' data-ref="llvm::X86Operand::Kind">Kind</a> == <a class="enum" href="#llvm::X86Operand::KindTy::Memory" title='llvm::X86Operand::KindTy::Memory' data-ref="llvm::X86Operand::KindTy::Memory">Memory</a> &amp;&amp; (!<a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Size" title='llvm::X86Operand::MemOp::Size' data-ref="llvm::X86Operand::MemOp::Size">Size</a> || <a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Size" title='llvm::X86Operand::MemOp::Size' data-ref="llvm::X86Operand::MemOp::Size">Size</a> == <var>512</var>);</td></tr>
<tr><th id="307">307</th><td>  }</td></tr>
<tr><th id="308">308</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand13isMemIndexRegEjj" title='llvm::X86Operand::isMemIndexReg' data-ref="_ZNK4llvm10X86Operand13isMemIndexRegEjj">isMemIndexReg</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="352LowR" title='LowR' data-type='unsigned int' data-ref="352LowR">LowR</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="353HighR" title='HighR' data-type='unsigned int' data-ref="353HighR">HighR</dfn>) <em>const</em> {</td></tr>
<tr><th id="309">309</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Kind == Memory &amp;&amp; &quot;Invalid access!&quot;) ? void (0) : __assert_fail (&quot;Kind == Memory &amp;&amp; \&quot;Invalid access!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/AsmParser/X86Operand.h&quot;, 309, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::X86Operand::Kind" title='llvm::X86Operand::Kind' data-ref="llvm::X86Operand::Kind">Kind</a> == <a class="enum" href="#llvm::X86Operand::KindTy::Memory" title='llvm::X86Operand::KindTy::Memory' data-ref="llvm::X86Operand::KindTy::Memory">Memory</a> &amp;&amp; <q>"Invalid access!"</q>);</td></tr>
<tr><th id="310">310</th><td>    <b>return</b> <a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::IndexReg" title='llvm::X86Operand::MemOp::IndexReg' data-ref="llvm::X86Operand::MemOp::IndexReg">IndexReg</a> &gt;= <a class="local col2 ref" href="#352LowR" title='LowR' data-ref="352LowR">LowR</a> &amp;&amp; <a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::IndexReg" title='llvm::X86Operand::MemOp::IndexReg' data-ref="llvm::X86Operand::MemOp::IndexReg">IndexReg</a> &lt;= <a class="local col3 ref" href="#353HighR" title='HighR' data-ref="353HighR">HighR</a>;</td></tr>
<tr><th id="311">311</th><td>  }</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand13isMem64_RC128Ev" title='llvm::X86Operand::isMem64_RC128' data-ref="_ZNK4llvm10X86Operand13isMem64_RC128Ev">isMem64_RC128</dfn>() <em>const</em> {</td></tr>
<tr><th id="314">314</th><td>    <b>return</b> isMem64() &amp;&amp; isMemIndexReg(X86::<span class='error' title="no member named &apos;XMM0&apos; in namespace &apos;llvm::X86&apos;">XMM0</span>, X86::<span class='error' title="no member named &apos;XMM15&apos; in namespace &apos;llvm::X86&apos;">XMM15</span>);</td></tr>
<tr><th id="315">315</th><td>  }</td></tr>
<tr><th id="316">316</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand14isMem128_RC128Ev" title='llvm::X86Operand::isMem128_RC128' data-ref="_ZNK4llvm10X86Operand14isMem128_RC128Ev">isMem128_RC128</dfn>() <em>const</em> {</td></tr>
<tr><th id="317">317</th><td>    <b>return</b> isMem128() &amp;&amp; isMemIndexReg(X86::<span class='error' title="no member named &apos;XMM0&apos; in namespace &apos;llvm::X86&apos;">XMM0</span>, X86::<span class='error' title="no member named &apos;XMM15&apos; in namespace &apos;llvm::X86&apos;">XMM15</span>);</td></tr>
<tr><th id="318">318</th><td>  }</td></tr>
<tr><th id="319">319</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand14isMem128_RC256Ev" title='llvm::X86Operand::isMem128_RC256' data-ref="_ZNK4llvm10X86Operand14isMem128_RC256Ev">isMem128_RC256</dfn>() <em>const</em> {</td></tr>
<tr><th id="320">320</th><td>    <b>return</b> isMem128() &amp;&amp; isMemIndexReg(X86::<span class='error' title="no member named &apos;YMM0&apos; in namespace &apos;llvm::X86&apos;">YMM0</span>, X86::<span class='error' title="no member named &apos;YMM15&apos; in namespace &apos;llvm::X86&apos;">YMM15</span>);</td></tr>
<tr><th id="321">321</th><td>  }</td></tr>
<tr><th id="322">322</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand14isMem256_RC128Ev" title='llvm::X86Operand::isMem256_RC128' data-ref="_ZNK4llvm10X86Operand14isMem256_RC128Ev">isMem256_RC128</dfn>() <em>const</em> {</td></tr>
<tr><th id="323">323</th><td>    <b>return</b> isMem256() &amp;&amp; isMemIndexReg(X86::<span class='error' title="no member named &apos;XMM0&apos; in namespace &apos;llvm::X86&apos;">XMM0</span>, X86::<span class='error' title="no member named &apos;XMM15&apos; in namespace &apos;llvm::X86&apos;">XMM15</span>);</td></tr>
<tr><th id="324">324</th><td>  }</td></tr>
<tr><th id="325">325</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand14isMem256_RC256Ev" title='llvm::X86Operand::isMem256_RC256' data-ref="_ZNK4llvm10X86Operand14isMem256_RC256Ev">isMem256_RC256</dfn>() <em>const</em> {</td></tr>
<tr><th id="326">326</th><td>    <b>return</b> isMem256() &amp;&amp; isMemIndexReg(X86::<span class='error' title="no member named &apos;YMM0&apos; in namespace &apos;llvm::X86&apos;">YMM0</span>, X86::<span class='error' title="no member named &apos;YMM15&apos; in namespace &apos;llvm::X86&apos;">YMM15</span>);</td></tr>
<tr><th id="327">327</th><td>  }</td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand14isMem64_RC128XEv" title='llvm::X86Operand::isMem64_RC128X' data-ref="_ZNK4llvm10X86Operand14isMem64_RC128XEv">isMem64_RC128X</dfn>() <em>const</em> {</td></tr>
<tr><th id="330">330</th><td>    <b>return</b> isMem64() &amp;&amp; isMemIndexReg(X86::<span class='error' title="no member named &apos;XMM0&apos; in namespace &apos;llvm::X86&apos;">XMM0</span>, X86::<span class='error' title="no member named &apos;XMM31&apos; in namespace &apos;llvm::X86&apos;">XMM31</span>);</td></tr>
<tr><th id="331">331</th><td>  }</td></tr>
<tr><th id="332">332</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand15isMem128_RC128XEv" title='llvm::X86Operand::isMem128_RC128X' data-ref="_ZNK4llvm10X86Operand15isMem128_RC128XEv">isMem128_RC128X</dfn>() <em>const</em> {</td></tr>
<tr><th id="333">333</th><td>    <b>return</b> isMem128() &amp;&amp; isMemIndexReg(X86::<span class='error' title="no member named &apos;XMM0&apos; in namespace &apos;llvm::X86&apos;">XMM0</span>, X86::<span class='error' title="no member named &apos;XMM31&apos; in namespace &apos;llvm::X86&apos;">XMM31</span>);</td></tr>
<tr><th id="334">334</th><td>  }</td></tr>
<tr><th id="335">335</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand15isMem128_RC256XEv" title='llvm::X86Operand::isMem128_RC256X' data-ref="_ZNK4llvm10X86Operand15isMem128_RC256XEv">isMem128_RC256X</dfn>() <em>const</em> {</td></tr>
<tr><th id="336">336</th><td>    <b>return</b> isMem128() &amp;&amp; isMemIndexReg(X86::<span class='error' title="no member named &apos;YMM0&apos; in namespace &apos;llvm::X86&apos;">YMM0</span>, X86::<span class='error' title="no member named &apos;YMM31&apos; in namespace &apos;llvm::X86&apos;">YMM31</span>);</td></tr>
<tr><th id="337">337</th><td>  }</td></tr>
<tr><th id="338">338</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand15isMem256_RC128XEv" title='llvm::X86Operand::isMem256_RC128X' data-ref="_ZNK4llvm10X86Operand15isMem256_RC128XEv">isMem256_RC128X</dfn>() <em>const</em> {</td></tr>
<tr><th id="339">339</th><td>    <b>return</b> isMem256() &amp;&amp; isMemIndexReg(X86::<span class='error' title="no member named &apos;XMM0&apos; in namespace &apos;llvm::X86&apos;">XMM0</span>, X86::<span class='error' title="no member named &apos;XMM31&apos; in namespace &apos;llvm::X86&apos;">XMM31</span>);</td></tr>
<tr><th id="340">340</th><td>  }</td></tr>
<tr><th id="341">341</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand15isMem256_RC256XEv" title='llvm::X86Operand::isMem256_RC256X' data-ref="_ZNK4llvm10X86Operand15isMem256_RC256XEv">isMem256_RC256X</dfn>() <em>const</em> {</td></tr>
<tr><th id="342">342</th><td>    <b>return</b> isMem256() &amp;&amp; isMemIndexReg(X86::<span class='error' title="no member named &apos;YMM0&apos; in namespace &apos;llvm::X86&apos;">YMM0</span>, X86::<span class='error' title="no member named &apos;YMM31&apos; in namespace &apos;llvm::X86&apos;">YMM31</span>);</td></tr>
<tr><th id="343">343</th><td>  }</td></tr>
<tr><th id="344">344</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand14isMem256_RC512Ev" title='llvm::X86Operand::isMem256_RC512' data-ref="_ZNK4llvm10X86Operand14isMem256_RC512Ev">isMem256_RC512</dfn>() <em>const</em> {</td></tr>
<tr><th id="345">345</th><td>    <b>return</b> isMem256() &amp;&amp; isMemIndexReg(X86::<span class='error' title="no member named &apos;ZMM0&apos; in namespace &apos;llvm::X86&apos;">ZMM0</span>, X86::<span class='error' title="no member named &apos;ZMM31&apos; in namespace &apos;llvm::X86&apos;">ZMM31</span>);</td></tr>
<tr><th id="346">346</th><td>  }</td></tr>
<tr><th id="347">347</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand15isMem512_RC256XEv" title='llvm::X86Operand::isMem512_RC256X' data-ref="_ZNK4llvm10X86Operand15isMem512_RC256XEv">isMem512_RC256X</dfn>() <em>const</em> {</td></tr>
<tr><th id="348">348</th><td>    <b>return</b> isMem512() &amp;&amp; isMemIndexReg(X86::<span class='error' title="no member named &apos;YMM0&apos; in namespace &apos;llvm::X86&apos;">YMM0</span>, X86::<span class='error' title="no member named &apos;YMM31&apos; in namespace &apos;llvm::X86&apos;">YMM31</span>);</td></tr>
<tr><th id="349">349</th><td>  }</td></tr>
<tr><th id="350">350</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand14isMem512_RC512Ev" title='llvm::X86Operand::isMem512_RC512' data-ref="_ZNK4llvm10X86Operand14isMem512_RC512Ev">isMem512_RC512</dfn>() <em>const</em> {</td></tr>
<tr><th id="351">351</th><td>    <b>return</b> isMem512() &amp;&amp; isMemIndexReg(X86::<span class='error' title="no member named &apos;ZMM0&apos; in namespace &apos;llvm::X86&apos;">ZMM0</span>, X86::<span class='error' title="no member named &apos;ZMM31&apos; in namespace &apos;llvm::X86&apos;">ZMM31</span>);</td></tr>
<tr><th id="352">352</th><td>  }</td></tr>
<tr><th id="353">353</th><td></td></tr>
<tr><th id="354">354</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand8isAbsMemEv" title='llvm::X86Operand::isAbsMem' data-ref="_ZNK4llvm10X86Operand8isAbsMemEv">isAbsMem</dfn>() <em>const</em> {</td></tr>
<tr><th id="355">355</th><td>    <b>return</b> <a class="member" href="#llvm::X86Operand::Kind" title='llvm::X86Operand::Kind' data-ref="llvm::X86Operand::Kind">Kind</a> == <a class="enum" href="#llvm::X86Operand::KindTy::Memory" title='llvm::X86Operand::KindTy::Memory' data-ref="llvm::X86Operand::KindTy::Memory">Memory</a> &amp;&amp; !<a class="member" href="#_ZNK4llvm10X86Operand12getMemSegRegEv" title='llvm::X86Operand::getMemSegReg' data-ref="_ZNK4llvm10X86Operand12getMemSegRegEv">getMemSegReg</a>() &amp;&amp; !<a class="member" href="#_ZNK4llvm10X86Operand13getMemBaseRegEv" title='llvm::X86Operand::getMemBaseReg' data-ref="_ZNK4llvm10X86Operand13getMemBaseRegEv">getMemBaseReg</a>() &amp;&amp;</td></tr>
<tr><th id="356">356</th><td>      !<a class="member" href="#_ZNK4llvm10X86Operand14getMemIndexRegEv" title='llvm::X86Operand::getMemIndexReg' data-ref="_ZNK4llvm10X86Operand14getMemIndexRegEv">getMemIndexReg</a>() &amp;&amp; <a class="member" href="#_ZNK4llvm10X86Operand11getMemScaleEv" title='llvm::X86Operand::getMemScale' data-ref="_ZNK4llvm10X86Operand11getMemScaleEv">getMemScale</a>() == <var>1</var>;</td></tr>
<tr><th id="357">357</th><td>  }</td></tr>
<tr><th id="358">358</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand10isAVX512RCEv" title='llvm::X86Operand::isAVX512RC' data-ref="_ZNK4llvm10X86Operand10isAVX512RCEv">isAVX512RC</dfn>() <em>const</em>{</td></tr>
<tr><th id="359">359</th><td>      <b>return</b> <a class="virtual member" href="#_ZNK4llvm10X86Operand5isImmEv" title='llvm::X86Operand::isImm' data-ref="_ZNK4llvm10X86Operand5isImmEv">isImm</a>();</td></tr>
<tr><th id="360">360</th><td>  }</td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand10isAbsMem16Ev" title='llvm::X86Operand::isAbsMem16' data-ref="_ZNK4llvm10X86Operand10isAbsMem16Ev">isAbsMem16</dfn>() <em>const</em> {</td></tr>
<tr><th id="363">363</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm10X86Operand8isAbsMemEv" title='llvm::X86Operand::isAbsMem' data-ref="_ZNK4llvm10X86Operand8isAbsMemEv">isAbsMem</a>() &amp;&amp; <a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::ModeSize" title='llvm::X86Operand::MemOp::ModeSize' data-ref="llvm::X86Operand::MemOp::ModeSize">ModeSize</a> == <var>16</var>;</td></tr>
<tr><th id="364">364</th><td>  }</td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand8isSrcIdxEv" title='llvm::X86Operand::isSrcIdx' data-ref="_ZNK4llvm10X86Operand8isSrcIdxEv">isSrcIdx</dfn>() <em>const</em> {</td></tr>
<tr><th id="367">367</th><td>    <b>return</b> !getMemIndexReg() &amp;&amp; getMemScale() == <var>1</var> &amp;&amp;</td></tr>
<tr><th id="368">368</th><td>      (getMemBaseReg() == X86::<span class='error' title="no member named &apos;RSI&apos; in namespace &apos;llvm::X86&apos;">RSI</span> || getMemBaseReg() == X86::<span class='error' title="no member named &apos;ESI&apos; in namespace &apos;llvm::X86&apos;">ESI</span> ||</td></tr>
<tr><th id="369">369</th><td>       getMemBaseReg() == X86::<span class='error' title="no member named &apos;SI&apos; in namespace &apos;llvm::X86&apos;">SI</span>) &amp;&amp; isa&lt;MCConstantExpr&gt;(getMemDisp()) &amp;&amp;</td></tr>
<tr><th id="370">370</th><td>      cast&lt;MCConstantExpr&gt;(getMemDisp())-&gt;getValue() == <var>0</var>;</td></tr>
<tr><th id="371">371</th><td>  }</td></tr>
<tr><th id="372">372</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand9isSrcIdx8Ev" title='llvm::X86Operand::isSrcIdx8' data-ref="_ZNK4llvm10X86Operand9isSrcIdx8Ev">isSrcIdx8</dfn>() <em>const</em> {</td></tr>
<tr><th id="373">373</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm10X86Operand6isMem8Ev" title='llvm::X86Operand::isMem8' data-ref="_ZNK4llvm10X86Operand6isMem8Ev">isMem8</a>() &amp;&amp; <a class="member" href="#_ZNK4llvm10X86Operand8isSrcIdxEv" title='llvm::X86Operand::isSrcIdx' data-ref="_ZNK4llvm10X86Operand8isSrcIdxEv">isSrcIdx</a>();</td></tr>
<tr><th id="374">374</th><td>  }</td></tr>
<tr><th id="375">375</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand10isSrcIdx16Ev" title='llvm::X86Operand::isSrcIdx16' data-ref="_ZNK4llvm10X86Operand10isSrcIdx16Ev">isSrcIdx16</dfn>() <em>const</em> {</td></tr>
<tr><th id="376">376</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm10X86Operand7isMem16Ev" title='llvm::X86Operand::isMem16' data-ref="_ZNK4llvm10X86Operand7isMem16Ev">isMem16</a>() &amp;&amp; <a class="member" href="#_ZNK4llvm10X86Operand8isSrcIdxEv" title='llvm::X86Operand::isSrcIdx' data-ref="_ZNK4llvm10X86Operand8isSrcIdxEv">isSrcIdx</a>();</td></tr>
<tr><th id="377">377</th><td>  }</td></tr>
<tr><th id="378">378</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand10isSrcIdx32Ev" title='llvm::X86Operand::isSrcIdx32' data-ref="_ZNK4llvm10X86Operand10isSrcIdx32Ev">isSrcIdx32</dfn>() <em>const</em> {</td></tr>
<tr><th id="379">379</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm10X86Operand7isMem32Ev" title='llvm::X86Operand::isMem32' data-ref="_ZNK4llvm10X86Operand7isMem32Ev">isMem32</a>() &amp;&amp; <a class="member" href="#_ZNK4llvm10X86Operand8isSrcIdxEv" title='llvm::X86Operand::isSrcIdx' data-ref="_ZNK4llvm10X86Operand8isSrcIdxEv">isSrcIdx</a>();</td></tr>
<tr><th id="380">380</th><td>  }</td></tr>
<tr><th id="381">381</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand10isSrcIdx64Ev" title='llvm::X86Operand::isSrcIdx64' data-ref="_ZNK4llvm10X86Operand10isSrcIdx64Ev">isSrcIdx64</dfn>() <em>const</em> {</td></tr>
<tr><th id="382">382</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm10X86Operand7isMem64Ev" title='llvm::X86Operand::isMem64' data-ref="_ZNK4llvm10X86Operand7isMem64Ev">isMem64</a>() &amp;&amp; <a class="member" href="#_ZNK4llvm10X86Operand8isSrcIdxEv" title='llvm::X86Operand::isSrcIdx' data-ref="_ZNK4llvm10X86Operand8isSrcIdxEv">isSrcIdx</a>();</td></tr>
<tr><th id="383">383</th><td>  }</td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand8isDstIdxEv" title='llvm::X86Operand::isDstIdx' data-ref="_ZNK4llvm10X86Operand8isDstIdxEv">isDstIdx</dfn>() <em>const</em> {</td></tr>
<tr><th id="386">386</th><td>    <b>return</b> !getMemIndexReg() &amp;&amp; getMemScale() == <var>1</var> &amp;&amp;</td></tr>
<tr><th id="387">387</th><td>      (getMemSegReg() == <var>0</var> || getMemSegReg() == X86::<span class='error' title="no member named &apos;ES&apos; in namespace &apos;llvm::X86&apos;">ES</span>) &amp;&amp;</td></tr>
<tr><th id="388">388</th><td>      (getMemBaseReg() == X86::<span class='error' title="no member named &apos;RDI&apos; in namespace &apos;llvm::X86&apos;">RDI</span> || getMemBaseReg() == X86::<span class='error' title="no member named &apos;EDI&apos; in namespace &apos;llvm::X86&apos;">EDI</span> ||</td></tr>
<tr><th id="389">389</th><td>       getMemBaseReg() == X86::<span class='error' title="no member named &apos;DI&apos; in namespace &apos;llvm::X86&apos;">DI</span>) &amp;&amp; isa&lt;MCConstantExpr&gt;(getMemDisp()) &amp;&amp;</td></tr>
<tr><th id="390">390</th><td>      cast&lt;MCConstantExpr&gt;(getMemDisp())-&gt;getValue() == <var>0</var>;</td></tr>
<tr><th id="391">391</th><td>  }</td></tr>
<tr><th id="392">392</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand9isDstIdx8Ev" title='llvm::X86Operand::isDstIdx8' data-ref="_ZNK4llvm10X86Operand9isDstIdx8Ev">isDstIdx8</dfn>() <em>const</em> {</td></tr>
<tr><th id="393">393</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm10X86Operand6isMem8Ev" title='llvm::X86Operand::isMem8' data-ref="_ZNK4llvm10X86Operand6isMem8Ev">isMem8</a>() &amp;&amp; <a class="member" href="#_ZNK4llvm10X86Operand8isDstIdxEv" title='llvm::X86Operand::isDstIdx' data-ref="_ZNK4llvm10X86Operand8isDstIdxEv">isDstIdx</a>();</td></tr>
<tr><th id="394">394</th><td>  }</td></tr>
<tr><th id="395">395</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand10isDstIdx16Ev" title='llvm::X86Operand::isDstIdx16' data-ref="_ZNK4llvm10X86Operand10isDstIdx16Ev">isDstIdx16</dfn>() <em>const</em> {</td></tr>
<tr><th id="396">396</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm10X86Operand7isMem16Ev" title='llvm::X86Operand::isMem16' data-ref="_ZNK4llvm10X86Operand7isMem16Ev">isMem16</a>() &amp;&amp; <a class="member" href="#_ZNK4llvm10X86Operand8isDstIdxEv" title='llvm::X86Operand::isDstIdx' data-ref="_ZNK4llvm10X86Operand8isDstIdxEv">isDstIdx</a>();</td></tr>
<tr><th id="397">397</th><td>  }</td></tr>
<tr><th id="398">398</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand10isDstIdx32Ev" title='llvm::X86Operand::isDstIdx32' data-ref="_ZNK4llvm10X86Operand10isDstIdx32Ev">isDstIdx32</dfn>() <em>const</em> {</td></tr>
<tr><th id="399">399</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm10X86Operand7isMem32Ev" title='llvm::X86Operand::isMem32' data-ref="_ZNK4llvm10X86Operand7isMem32Ev">isMem32</a>() &amp;&amp; <a class="member" href="#_ZNK4llvm10X86Operand8isDstIdxEv" title='llvm::X86Operand::isDstIdx' data-ref="_ZNK4llvm10X86Operand8isDstIdxEv">isDstIdx</a>();</td></tr>
<tr><th id="400">400</th><td>  }</td></tr>
<tr><th id="401">401</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand10isDstIdx64Ev" title='llvm::X86Operand::isDstIdx64' data-ref="_ZNK4llvm10X86Operand10isDstIdx64Ev">isDstIdx64</dfn>() <em>const</em> {</td></tr>
<tr><th id="402">402</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm10X86Operand7isMem64Ev" title='llvm::X86Operand::isMem64' data-ref="_ZNK4llvm10X86Operand7isMem64Ev">isMem64</a>() &amp;&amp; <a class="member" href="#_ZNK4llvm10X86Operand8isDstIdxEv" title='llvm::X86Operand::isDstIdx' data-ref="_ZNK4llvm10X86Operand8isDstIdxEv">isDstIdx</a>();</td></tr>
<tr><th id="403">403</th><td>  }</td></tr>
<tr><th id="404">404</th><td></td></tr>
<tr><th id="405">405</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand9isMemOffsEv" title='llvm::X86Operand::isMemOffs' data-ref="_ZNK4llvm10X86Operand9isMemOffsEv">isMemOffs</dfn>() <em>const</em> {</td></tr>
<tr><th id="406">406</th><td>    <b>return</b> <a class="member" href="#llvm::X86Operand::Kind" title='llvm::X86Operand::Kind' data-ref="llvm::X86Operand::Kind">Kind</a> == <a class="enum" href="#llvm::X86Operand::KindTy::Memory" title='llvm::X86Operand::KindTy::Memory' data-ref="llvm::X86Operand::KindTy::Memory">Memory</a> &amp;&amp; !<a class="member" href="#_ZNK4llvm10X86Operand13getMemBaseRegEv" title='llvm::X86Operand::getMemBaseReg' data-ref="_ZNK4llvm10X86Operand13getMemBaseRegEv">getMemBaseReg</a>() &amp;&amp; !<a class="member" href="#_ZNK4llvm10X86Operand14getMemIndexRegEv" title='llvm::X86Operand::getMemIndexReg' data-ref="_ZNK4llvm10X86Operand14getMemIndexRegEv">getMemIndexReg</a>() &amp;&amp;</td></tr>
<tr><th id="407">407</th><td>      <a class="member" href="#_ZNK4llvm10X86Operand11getMemScaleEv" title='llvm::X86Operand::getMemScale' data-ref="_ZNK4llvm10X86Operand11getMemScaleEv">getMemScale</a>() == <var>1</var>;</td></tr>
<tr><th id="408">408</th><td>  }</td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand13isMemOffs16_8Ev" title='llvm::X86Operand::isMemOffs16_8' data-ref="_ZNK4llvm10X86Operand13isMemOffs16_8Ev">isMemOffs16_8</dfn>() <em>const</em> {</td></tr>
<tr><th id="411">411</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm10X86Operand9isMemOffsEv" title='llvm::X86Operand::isMemOffs' data-ref="_ZNK4llvm10X86Operand9isMemOffsEv">isMemOffs</a>() &amp;&amp; <a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::ModeSize" title='llvm::X86Operand::MemOp::ModeSize' data-ref="llvm::X86Operand::MemOp::ModeSize">ModeSize</a> == <var>16</var> &amp;&amp; (!<a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Size" title='llvm::X86Operand::MemOp::Size' data-ref="llvm::X86Operand::MemOp::Size">Size</a> || <a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Size" title='llvm::X86Operand::MemOp::Size' data-ref="llvm::X86Operand::MemOp::Size">Size</a> == <var>8</var>);</td></tr>
<tr><th id="412">412</th><td>  }</td></tr>
<tr><th id="413">413</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand14isMemOffs16_16Ev" title='llvm::X86Operand::isMemOffs16_16' data-ref="_ZNK4llvm10X86Operand14isMemOffs16_16Ev">isMemOffs16_16</dfn>() <em>const</em> {</td></tr>
<tr><th id="414">414</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm10X86Operand9isMemOffsEv" title='llvm::X86Operand::isMemOffs' data-ref="_ZNK4llvm10X86Operand9isMemOffsEv">isMemOffs</a>() &amp;&amp; <a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::ModeSize" title='llvm::X86Operand::MemOp::ModeSize' data-ref="llvm::X86Operand::MemOp::ModeSize">ModeSize</a> == <var>16</var> &amp;&amp; (!<a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Size" title='llvm::X86Operand::MemOp::Size' data-ref="llvm::X86Operand::MemOp::Size">Size</a> || <a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Size" title='llvm::X86Operand::MemOp::Size' data-ref="llvm::X86Operand::MemOp::Size">Size</a> == <var>16</var>);</td></tr>
<tr><th id="415">415</th><td>  }</td></tr>
<tr><th id="416">416</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand14isMemOffs16_32Ev" title='llvm::X86Operand::isMemOffs16_32' data-ref="_ZNK4llvm10X86Operand14isMemOffs16_32Ev">isMemOffs16_32</dfn>() <em>const</em> {</td></tr>
<tr><th id="417">417</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm10X86Operand9isMemOffsEv" title='llvm::X86Operand::isMemOffs' data-ref="_ZNK4llvm10X86Operand9isMemOffsEv">isMemOffs</a>() &amp;&amp; <a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::ModeSize" title='llvm::X86Operand::MemOp::ModeSize' data-ref="llvm::X86Operand::MemOp::ModeSize">ModeSize</a> == <var>16</var> &amp;&amp; (!<a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Size" title='llvm::X86Operand::MemOp::Size' data-ref="llvm::X86Operand::MemOp::Size">Size</a> || <a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Size" title='llvm::X86Operand::MemOp::Size' data-ref="llvm::X86Operand::MemOp::Size">Size</a> == <var>32</var>);</td></tr>
<tr><th id="418">418</th><td>  }</td></tr>
<tr><th id="419">419</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand13isMemOffs32_8Ev" title='llvm::X86Operand::isMemOffs32_8' data-ref="_ZNK4llvm10X86Operand13isMemOffs32_8Ev">isMemOffs32_8</dfn>() <em>const</em> {</td></tr>
<tr><th id="420">420</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm10X86Operand9isMemOffsEv" title='llvm::X86Operand::isMemOffs' data-ref="_ZNK4llvm10X86Operand9isMemOffsEv">isMemOffs</a>() &amp;&amp; <a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::ModeSize" title='llvm::X86Operand::MemOp::ModeSize' data-ref="llvm::X86Operand::MemOp::ModeSize">ModeSize</a> == <var>32</var> &amp;&amp; (!<a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Size" title='llvm::X86Operand::MemOp::Size' data-ref="llvm::X86Operand::MemOp::Size">Size</a> || <a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Size" title='llvm::X86Operand::MemOp::Size' data-ref="llvm::X86Operand::MemOp::Size">Size</a> == <var>8</var>);</td></tr>
<tr><th id="421">421</th><td>  }</td></tr>
<tr><th id="422">422</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand14isMemOffs32_16Ev" title='llvm::X86Operand::isMemOffs32_16' data-ref="_ZNK4llvm10X86Operand14isMemOffs32_16Ev">isMemOffs32_16</dfn>() <em>const</em> {</td></tr>
<tr><th id="423">423</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm10X86Operand9isMemOffsEv" title='llvm::X86Operand::isMemOffs' data-ref="_ZNK4llvm10X86Operand9isMemOffsEv">isMemOffs</a>() &amp;&amp; <a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::ModeSize" title='llvm::X86Operand::MemOp::ModeSize' data-ref="llvm::X86Operand::MemOp::ModeSize">ModeSize</a> == <var>32</var> &amp;&amp; (!<a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Size" title='llvm::X86Operand::MemOp::Size' data-ref="llvm::X86Operand::MemOp::Size">Size</a> || <a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Size" title='llvm::X86Operand::MemOp::Size' data-ref="llvm::X86Operand::MemOp::Size">Size</a> == <var>16</var>);</td></tr>
<tr><th id="424">424</th><td>  }</td></tr>
<tr><th id="425">425</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand14isMemOffs32_32Ev" title='llvm::X86Operand::isMemOffs32_32' data-ref="_ZNK4llvm10X86Operand14isMemOffs32_32Ev">isMemOffs32_32</dfn>() <em>const</em> {</td></tr>
<tr><th id="426">426</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm10X86Operand9isMemOffsEv" title='llvm::X86Operand::isMemOffs' data-ref="_ZNK4llvm10X86Operand9isMemOffsEv">isMemOffs</a>() &amp;&amp; <a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::ModeSize" title='llvm::X86Operand::MemOp::ModeSize' data-ref="llvm::X86Operand::MemOp::ModeSize">ModeSize</a> == <var>32</var> &amp;&amp; (!<a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Size" title='llvm::X86Operand::MemOp::Size' data-ref="llvm::X86Operand::MemOp::Size">Size</a> || <a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Size" title='llvm::X86Operand::MemOp::Size' data-ref="llvm::X86Operand::MemOp::Size">Size</a> == <var>32</var>);</td></tr>
<tr><th id="427">427</th><td>  }</td></tr>
<tr><th id="428">428</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand14isMemOffs32_64Ev" title='llvm::X86Operand::isMemOffs32_64' data-ref="_ZNK4llvm10X86Operand14isMemOffs32_64Ev">isMemOffs32_64</dfn>() <em>const</em> {</td></tr>
<tr><th id="429">429</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm10X86Operand9isMemOffsEv" title='llvm::X86Operand::isMemOffs' data-ref="_ZNK4llvm10X86Operand9isMemOffsEv">isMemOffs</a>() &amp;&amp; <a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::ModeSize" title='llvm::X86Operand::MemOp::ModeSize' data-ref="llvm::X86Operand::MemOp::ModeSize">ModeSize</a> == <var>32</var> &amp;&amp; (!<a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Size" title='llvm::X86Operand::MemOp::Size' data-ref="llvm::X86Operand::MemOp::Size">Size</a> || <a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Size" title='llvm::X86Operand::MemOp::Size' data-ref="llvm::X86Operand::MemOp::Size">Size</a> == <var>64</var>);</td></tr>
<tr><th id="430">430</th><td>  }</td></tr>
<tr><th id="431">431</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand13isMemOffs64_8Ev" title='llvm::X86Operand::isMemOffs64_8' data-ref="_ZNK4llvm10X86Operand13isMemOffs64_8Ev">isMemOffs64_8</dfn>() <em>const</em> {</td></tr>
<tr><th id="432">432</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm10X86Operand9isMemOffsEv" title='llvm::X86Operand::isMemOffs' data-ref="_ZNK4llvm10X86Operand9isMemOffsEv">isMemOffs</a>() &amp;&amp; <a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::ModeSize" title='llvm::X86Operand::MemOp::ModeSize' data-ref="llvm::X86Operand::MemOp::ModeSize">ModeSize</a> == <var>64</var> &amp;&amp; (!<a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Size" title='llvm::X86Operand::MemOp::Size' data-ref="llvm::X86Operand::MemOp::Size">Size</a> || <a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Size" title='llvm::X86Operand::MemOp::Size' data-ref="llvm::X86Operand::MemOp::Size">Size</a> == <var>8</var>);</td></tr>
<tr><th id="433">433</th><td>  }</td></tr>
<tr><th id="434">434</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand14isMemOffs64_16Ev" title='llvm::X86Operand::isMemOffs64_16' data-ref="_ZNK4llvm10X86Operand14isMemOffs64_16Ev">isMemOffs64_16</dfn>() <em>const</em> {</td></tr>
<tr><th id="435">435</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm10X86Operand9isMemOffsEv" title='llvm::X86Operand::isMemOffs' data-ref="_ZNK4llvm10X86Operand9isMemOffsEv">isMemOffs</a>() &amp;&amp; <a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::ModeSize" title='llvm::X86Operand::MemOp::ModeSize' data-ref="llvm::X86Operand::MemOp::ModeSize">ModeSize</a> == <var>64</var> &amp;&amp; (!<a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Size" title='llvm::X86Operand::MemOp::Size' data-ref="llvm::X86Operand::MemOp::Size">Size</a> || <a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Size" title='llvm::X86Operand::MemOp::Size' data-ref="llvm::X86Operand::MemOp::Size">Size</a> == <var>16</var>);</td></tr>
<tr><th id="436">436</th><td>  }</td></tr>
<tr><th id="437">437</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand14isMemOffs64_32Ev" title='llvm::X86Operand::isMemOffs64_32' data-ref="_ZNK4llvm10X86Operand14isMemOffs64_32Ev">isMemOffs64_32</dfn>() <em>const</em> {</td></tr>
<tr><th id="438">438</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm10X86Operand9isMemOffsEv" title='llvm::X86Operand::isMemOffs' data-ref="_ZNK4llvm10X86Operand9isMemOffsEv">isMemOffs</a>() &amp;&amp; <a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::ModeSize" title='llvm::X86Operand::MemOp::ModeSize' data-ref="llvm::X86Operand::MemOp::ModeSize">ModeSize</a> == <var>64</var> &amp;&amp; (!<a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Size" title='llvm::X86Operand::MemOp::Size' data-ref="llvm::X86Operand::MemOp::Size">Size</a> || <a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Size" title='llvm::X86Operand::MemOp::Size' data-ref="llvm::X86Operand::MemOp::Size">Size</a> == <var>32</var>);</td></tr>
<tr><th id="439">439</th><td>  }</td></tr>
<tr><th id="440">440</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand14isMemOffs64_64Ev" title='llvm::X86Operand::isMemOffs64_64' data-ref="_ZNK4llvm10X86Operand14isMemOffs64_64Ev">isMemOffs64_64</dfn>() <em>const</em> {</td></tr>
<tr><th id="441">441</th><td>    <b>return</b> <a class="member" href="#_ZNK4llvm10X86Operand9isMemOffsEv" title='llvm::X86Operand::isMemOffs' data-ref="_ZNK4llvm10X86Operand9isMemOffsEv">isMemOffs</a>() &amp;&amp; <a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::ModeSize" title='llvm::X86Operand::MemOp::ModeSize' data-ref="llvm::X86Operand::MemOp::ModeSize">ModeSize</a> == <var>64</var> &amp;&amp; (!<a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Size" title='llvm::X86Operand::MemOp::Size' data-ref="llvm::X86Operand::MemOp::Size">Size</a> || <a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Size" title='llvm::X86Operand::MemOp::Size' data-ref="llvm::X86Operand::MemOp::Size">Size</a> == <var>64</var>);</td></tr>
<tr><th id="442">442</th><td>  }</td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand8isPrefixEv" title='llvm::X86Operand::isPrefix' data-ref="_ZNK4llvm10X86Operand8isPrefixEv">isPrefix</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Operand::Kind" title='llvm::X86Operand::Kind' data-ref="llvm::X86Operand::Kind">Kind</a> == <a class="enum" href="#llvm::X86Operand::KindTy::Prefix" title='llvm::X86Operand::KindTy::Prefix' data-ref="llvm::X86Operand::KindTy::Prefix">Prefix</a>; }</td></tr>
<tr><th id="445">445</th><td>  <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm10X86Operand5isRegEv" title='llvm::X86Operand::isReg' data-ref="_ZNK4llvm10X86Operand5isRegEv">isReg</dfn>() <em>const</em> override { <b>return</b> <a class="member" href="#llvm::X86Operand::Kind" title='llvm::X86Operand::Kind' data-ref="llvm::X86Operand::Kind">Kind</a> == <a class="enum" href="#llvm::X86Operand::KindTy::Register" title='llvm::X86Operand::KindTy::Register' data-ref="llvm::X86Operand::KindTy::Register">Register</a>; }</td></tr>
<tr><th id="446">446</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand7isDXRegEv" title='llvm::X86Operand::isDXReg' data-ref="_ZNK4llvm10X86Operand7isDXRegEv">isDXReg</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86Operand::Kind" title='llvm::X86Operand::Kind' data-ref="llvm::X86Operand::Kind">Kind</a> == <a class="enum" href="#llvm::X86Operand::KindTy::DXRegister" title='llvm::X86Operand::KindTy::DXRegister' data-ref="llvm::X86Operand::KindTy::DXRegister">DXRegister</a>; }</td></tr>
<tr><th id="447">447</th><td></td></tr>
<tr><th id="448">448</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand12isGR32orGR64Ev" title='llvm::X86Operand::isGR32orGR64' data-ref="_ZNK4llvm10X86Operand12isGR32orGR64Ev">isGR32orGR64</dfn>() <em>const</em> {</td></tr>
<tr><th id="449">449</th><td>    <b>return</b> Kind == Register &amp;&amp;</td></tr>
<tr><th id="450">450</th><td>      (<span class='error' title="use of undeclared identifier &apos;X86MCRegisterClasses&apos;">X86MCRegisterClasses</span>[X86::<span class='error' title="no member named &apos;GR32RegClassID&apos; in namespace &apos;llvm::X86&apos;">GR32RegClassID</span>].contains(getReg()) ||</td></tr>
<tr><th id="451">451</th><td>      <span class='error' title="use of undeclared identifier &apos;X86MCRegisterClasses&apos;">X86MCRegisterClasses</span>[X86::<span class='error' title="no member named &apos;GR64RegClassID&apos; in namespace &apos;llvm::X86&apos;">GR64RegClassID</span>].contains(getReg()));</td></tr>
<tr><th id="452">452</th><td>  }</td></tr>
<tr><th id="453">453</th><td></td></tr>
<tr><th id="454">454</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand9isVK1PairEv" title='llvm::X86Operand::isVK1Pair' data-ref="_ZNK4llvm10X86Operand9isVK1PairEv">isVK1Pair</dfn>() <em>const</em> {</td></tr>
<tr><th id="455">455</th><td>    <b>return</b> Kind == Register &amp;&amp;</td></tr>
<tr><th id="456">456</th><td>      <span class='error' title="use of undeclared identifier &apos;X86MCRegisterClasses&apos;">X86MCRegisterClasses</span>[X86::<span class='error' title="no member named &apos;VK1RegClassID&apos; in namespace &apos;llvm::X86&apos;">VK1RegClassID</span>].contains(getReg());</td></tr>
<tr><th id="457">457</th><td>  }</td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand9isVK2PairEv" title='llvm::X86Operand::isVK2Pair' data-ref="_ZNK4llvm10X86Operand9isVK2PairEv">isVK2Pair</dfn>() <em>const</em> {</td></tr>
<tr><th id="460">460</th><td>    <b>return</b> Kind == Register &amp;&amp;</td></tr>
<tr><th id="461">461</th><td>      <span class='error' title="use of undeclared identifier &apos;X86MCRegisterClasses&apos;">X86MCRegisterClasses</span>[X86::<span class='error' title="no member named &apos;VK2RegClassID&apos; in namespace &apos;llvm::X86&apos;">VK2RegClassID</span>].contains(getReg());</td></tr>
<tr><th id="462">462</th><td>  }</td></tr>
<tr><th id="463">463</th><td></td></tr>
<tr><th id="464">464</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand9isVK4PairEv" title='llvm::X86Operand::isVK4Pair' data-ref="_ZNK4llvm10X86Operand9isVK4PairEv">isVK4Pair</dfn>() <em>const</em> {</td></tr>
<tr><th id="465">465</th><td>    <b>return</b> Kind == Register &amp;&amp;</td></tr>
<tr><th id="466">466</th><td>      <span class='error' title="use of undeclared identifier &apos;X86MCRegisterClasses&apos;">X86MCRegisterClasses</span>[X86::<span class='error' title="no member named &apos;VK4RegClassID&apos; in namespace &apos;llvm::X86&apos;">VK4RegClassID</span>].contains(getReg());</td></tr>
<tr><th id="467">467</th><td>  }</td></tr>
<tr><th id="468">468</th><td></td></tr>
<tr><th id="469">469</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand9isVK8PairEv" title='llvm::X86Operand::isVK8Pair' data-ref="_ZNK4llvm10X86Operand9isVK8PairEv">isVK8Pair</dfn>() <em>const</em> {</td></tr>
<tr><th id="470">470</th><td>    <b>return</b> Kind == Register &amp;&amp;</td></tr>
<tr><th id="471">471</th><td>      <span class='error' title="use of undeclared identifier &apos;X86MCRegisterClasses&apos;">X86MCRegisterClasses</span>[X86::<span class='error' title="no member named &apos;VK8RegClassID&apos; in namespace &apos;llvm::X86&apos;">VK8RegClassID</span>].contains(getReg());</td></tr>
<tr><th id="472">472</th><td>  }</td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand10isVK16PairEv" title='llvm::X86Operand::isVK16Pair' data-ref="_ZNK4llvm10X86Operand10isVK16PairEv">isVK16Pair</dfn>() <em>const</em> {</td></tr>
<tr><th id="475">475</th><td>    <b>return</b> Kind == Register &amp;&amp;</td></tr>
<tr><th id="476">476</th><td>      <span class='error' title="use of undeclared identifier &apos;X86MCRegisterClasses&apos;">X86MCRegisterClasses</span>[X86::<span class='error' title="no member named &apos;VK16RegClassID&apos; in namespace &apos;llvm::X86&apos;">VK16RegClassID</span>].contains(getReg());</td></tr>
<tr><th id="477">477</th><td>  }</td></tr>
<tr><th id="478">478</th><td></td></tr>
<tr><th id="479">479</th><td>  <em>void</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand7addExprERNS_6MCInstEPKNS_6MCExprE" title='llvm::X86Operand::addExpr' data-ref="_ZNK4llvm10X86Operand7addExprERNS_6MCInstEPKNS_6MCExprE">addExpr</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="354Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="354Inst">Inst</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col5 decl" id="355Expr" title='Expr' data-type='const llvm::MCExpr *' data-ref="355Expr">Expr</dfn>) <em>const</em> {</td></tr>
<tr><th id="480">480</th><td>    <i>// Add as immediates when possible.</i></td></tr>
<tr><th id="481">481</th><td>    <b>if</b> (<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCConstantExpr" title='llvm::MCConstantExpr' data-ref="llvm::MCConstantExpr">MCConstantExpr</a> *<dfn class="local col6 decl" id="356CE" title='CE' data-type='const llvm::MCConstantExpr *' data-ref="356CE"><a class="local col6 ref" href="#356CE" title='CE' data-ref="356CE">CE</a></dfn> = <a class="ref" href="../../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCConstantExpr" title='llvm::MCConstantExpr' data-ref="llvm::MCConstantExpr">MCConstantExpr</a>&gt;(<a class="local col5 ref" href="#355Expr" title='Expr' data-ref="355Expr">Expr</a>))</td></tr>
<tr><th id="482">482</th><td>      <a class="local col4 ref" href="#354Inst" title='Inst' data-ref="354Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col6 ref" href="#356CE" title='CE' data-ref="356CE">CE</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm14MCConstantExpr8getValueEv" title='llvm::MCConstantExpr::getValue' data-ref="_ZNK4llvm14MCConstantExpr8getValueEv">getValue</a>()));</td></tr>
<tr><th id="483">483</th><td>    <b>else</b></td></tr>
<tr><th id="484">484</th><td>      <a class="local col4 ref" href="#354Inst" title='Inst' data-ref="354Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand10createExprEPKNS_6MCExprE" title='llvm::MCOperand::createExpr' data-ref="_ZN4llvm9MCOperand10createExprEPKNS_6MCExprE">createExpr</a>(<a class="local col5 ref" href="#355Expr" title='Expr' data-ref="355Expr">Expr</a>));</td></tr>
<tr><th id="485">485</th><td>  }</td></tr>
<tr><th id="486">486</th><td></td></tr>
<tr><th id="487">487</th><td>  <em>void</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand14addRegOperandsERNS_6MCInstEj" title='llvm::X86Operand::addRegOperands' data-ref="_ZNK4llvm10X86Operand14addRegOperandsERNS_6MCInstEj">addRegOperands</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="357Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="357Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="358N" title='N' data-type='unsigned int' data-ref="358N">N</dfn>) <em>const</em> {</td></tr>
<tr><th id="488">488</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (N == 1 &amp;&amp; &quot;Invalid number of operands!&quot;) ? void (0) : __assert_fail (&quot;N == 1 &amp;&amp; \&quot;Invalid number of operands!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/AsmParser/X86Operand.h&quot;, 488, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#358N" title='N' data-ref="358N">N</a> == <var>1</var> &amp;&amp; <q>"Invalid number of operands!"</q>);</td></tr>
<tr><th id="489">489</th><td>    <a class="local col7 ref" href="#357Inst" title='Inst' data-ref="357Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="virtual member" href="#_ZNK4llvm10X86Operand6getRegEv" title='llvm::X86Operand::getReg' data-ref="_ZNK4llvm10X86Operand6getRegEv">getReg</a>()));</td></tr>
<tr><th id="490">490</th><td>  }</td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td>  <em>void</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand21addGR32orGR64OperandsERNS_6MCInstEj" title='llvm::X86Operand::addGR32orGR64Operands' data-ref="_ZNK4llvm10X86Operand21addGR32orGR64OperandsERNS_6MCInstEj">addGR32orGR64Operands</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="359Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="359Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="360N" title='N' data-type='unsigned int' data-ref="360N">N</dfn>) <em>const</em> {</td></tr>
<tr><th id="493">493</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (N == 1 &amp;&amp; &quot;Invalid number of operands!&quot;) ? void (0) : __assert_fail (&quot;N == 1 &amp;&amp; \&quot;Invalid number of operands!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/AsmParser/X86Operand.h&quot;, 493, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#360N" title='N' data-ref="360N">N</a> == <var>1</var> &amp;&amp; <q>"Invalid number of operands!"</q>);</td></tr>
<tr><th id="494">494</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="361RegNo" title='RegNo' data-type='unsigned int' data-ref="361RegNo">RegNo</dfn> = <a class="virtual member" href="#_ZNK4llvm10X86Operand6getRegEv" title='llvm::X86Operand::getReg' data-ref="_ZNK4llvm10X86Operand6getRegEv">getReg</a>();</td></tr>
<tr><th id="495">495</th><td>    <b>if</b> (<span class='error' title="use of undeclared identifier &apos;X86MCRegisterClasses&apos;">X86MCRegisterClasses</span>[X86::<span class='error' title="no member named &apos;GR64RegClassID&apos; in namespace &apos;llvm::X86&apos;">GR64RegClassID</span>].contains(RegNo))</td></tr>
<tr><th id="496">496</th><td>      <a class="local col1 ref" href="#361RegNo" title='RegNo' data-ref="361RegNo">RegNo</a> = <a class="ref" href="../MCTargetDesc/X86MCTargetDesc.h.html#_ZN4llvm22getX86SubSuperRegisterEjjb" title='llvm::getX86SubSuperRegister' data-ref="_ZN4llvm22getX86SubSuperRegisterEjjb">getX86SubSuperRegister</a>(<a class="local col1 ref" href="#361RegNo" title='RegNo' data-ref="361RegNo">RegNo</a>, <var>32</var>);</td></tr>
<tr><th id="497">497</th><td>    <a class="local col9 ref" href="#359Inst" title='Inst' data-ref="359Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col1 ref" href="#361RegNo" title='RegNo' data-ref="361RegNo">RegNo</a>));</td></tr>
<tr><th id="498">498</th><td>  }</td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td>  <em>void</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand19addAVX512RCOperandsERNS_6MCInstEj" title='llvm::X86Operand::addAVX512RCOperands' data-ref="_ZNK4llvm10X86Operand19addAVX512RCOperandsERNS_6MCInstEj">addAVX512RCOperands</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="362Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="362Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="363N" title='N' data-type='unsigned int' data-ref="363N">N</dfn>) <em>const</em> {</td></tr>
<tr><th id="501">501</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (N == 1 &amp;&amp; &quot;Invalid number of operands!&quot;) ? void (0) : __assert_fail (&quot;N == 1 &amp;&amp; \&quot;Invalid number of operands!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/AsmParser/X86Operand.h&quot;, 501, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#363N" title='N' data-ref="363N">N</a> == <var>1</var> &amp;&amp; <q>"Invalid number of operands!"</q>);</td></tr>
<tr><th id="502">502</th><td>    <a class="member" href="#_ZNK4llvm10X86Operand7addExprERNS_6MCInstEPKNS_6MCExprE" title='llvm::X86Operand::addExpr' data-ref="_ZNK4llvm10X86Operand7addExprERNS_6MCInstEPKNS_6MCExprE">addExpr</a>(<span class='refarg'><a class="local col2 ref" href="#362Inst" title='Inst' data-ref="362Inst">Inst</a></span>, <a class="member" href="#_ZNK4llvm10X86Operand6getImmEv" title='llvm::X86Operand::getImm' data-ref="_ZNK4llvm10X86Operand6getImmEv">getImm</a>());</td></tr>
<tr><th id="503">503</th><td>  }</td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td>  <em>void</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand14addImmOperandsERNS_6MCInstEj" title='llvm::X86Operand::addImmOperands' data-ref="_ZNK4llvm10X86Operand14addImmOperandsERNS_6MCInstEj">addImmOperands</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="364Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="364Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="365N" title='N' data-type='unsigned int' data-ref="365N">N</dfn>) <em>const</em> {</td></tr>
<tr><th id="506">506</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (N == 1 &amp;&amp; &quot;Invalid number of operands!&quot;) ? void (0) : __assert_fail (&quot;N == 1 &amp;&amp; \&quot;Invalid number of operands!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/AsmParser/X86Operand.h&quot;, 506, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#365N" title='N' data-ref="365N">N</a> == <var>1</var> &amp;&amp; <q>"Invalid number of operands!"</q>);</td></tr>
<tr><th id="507">507</th><td>    <a class="member" href="#_ZNK4llvm10X86Operand7addExprERNS_6MCInstEPKNS_6MCExprE" title='llvm::X86Operand::addExpr' data-ref="_ZNK4llvm10X86Operand7addExprERNS_6MCInstEPKNS_6MCExprE">addExpr</a>(<span class='refarg'><a class="local col4 ref" href="#364Inst" title='Inst' data-ref="364Inst">Inst</a></span>, <a class="member" href="#_ZNK4llvm10X86Operand6getImmEv" title='llvm::X86Operand::getImm' data-ref="_ZNK4llvm10X86Operand6getImmEv">getImm</a>());</td></tr>
<tr><th id="508">508</th><td>  }</td></tr>
<tr><th id="509">509</th><td></td></tr>
<tr><th id="510">510</th><td>  <em>void</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand19addMaskPairOperandsERNS_6MCInstEj" title='llvm::X86Operand::addMaskPairOperands' data-ref="_ZNK4llvm10X86Operand19addMaskPairOperandsERNS_6MCInstEj">addMaskPairOperands</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="366Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="366Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="367N" title='N' data-type='unsigned int' data-ref="367N">N</dfn>) <em>const</em> {</td></tr>
<tr><th id="511">511</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (N == 1 &amp;&amp; &quot;Invalid number of operands!&quot;) ? void (0) : __assert_fail (&quot;N == 1 &amp;&amp; \&quot;Invalid number of operands!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/AsmParser/X86Operand.h&quot;, 511, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#367N" title='N' data-ref="367N">N</a> == <var>1</var> &amp;&amp; <q>"Invalid number of operands!"</q>);</td></tr>
<tr><th id="512">512</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="368Reg" title='Reg' data-type='unsigned int' data-ref="368Reg">Reg</dfn> = <a class="virtual member" href="#_ZNK4llvm10X86Operand6getRegEv" title='llvm::X86Operand::getReg' data-ref="_ZNK4llvm10X86Operand6getRegEv">getReg</a>();</td></tr>
<tr><th id="513">513</th><td>    <b>switch</b> (<a class="local col8 ref" href="#368Reg" title='Reg' data-ref="368Reg">Reg</a>) {</td></tr>
<tr><th id="514">514</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;K0&apos; in namespace &apos;llvm::X86&apos;">K0</span>:</td></tr>
<tr><th id="515">515</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;K1&apos; in namespace &apos;llvm::X86&apos;">K1</span>:</td></tr>
<tr><th id="516">516</th><td>      Reg = X86::<span class='error' title="no member named &apos;K0_K1&apos; in namespace &apos;llvm::X86&apos;">K0_K1</span>;</td></tr>
<tr><th id="517">517</th><td>      <b>break</b>;</td></tr>
<tr><th id="518">518</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;K2&apos; in namespace &apos;llvm::X86&apos;">K2</span>:</td></tr>
<tr><th id="519">519</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;K3&apos; in namespace &apos;llvm::X86&apos;">K3</span>:</td></tr>
<tr><th id="520">520</th><td>      Reg = X86::<span class='error' title="no member named &apos;K2_K3&apos; in namespace &apos;llvm::X86&apos;">K2_K3</span>;</td></tr>
<tr><th id="521">521</th><td>      <b>break</b>;</td></tr>
<tr><th id="522">522</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;K4&apos; in namespace &apos;llvm::X86&apos;">K4</span>:</td></tr>
<tr><th id="523">523</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;K5&apos; in namespace &apos;llvm::X86&apos;">K5</span>:</td></tr>
<tr><th id="524">524</th><td>      Reg = X86::<span class='error' title="no member named &apos;K4_K5&apos; in namespace &apos;llvm::X86&apos;">K4_K5</span>;</td></tr>
<tr><th id="525">525</th><td>      <b>break</b>;</td></tr>
<tr><th id="526">526</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;K6&apos; in namespace &apos;llvm::X86&apos;">K6</span>:</td></tr>
<tr><th id="527">527</th><td>    <b>case</b> X86::<span class='error' title="no member named &apos;K7&apos; in namespace &apos;llvm::X86&apos;">K7</span>:</td></tr>
<tr><th id="528">528</th><td>      Reg = X86::<span class='error' title="no member named &apos;K6_K7&apos; in namespace &apos;llvm::X86&apos;">K6_K7</span>;</td></tr>
<tr><th id="529">529</th><td>      <b>break</b>;</td></tr>
<tr><th id="530">530</th><td>    }</td></tr>
<tr><th id="531">531</th><td>    <a class="local col6 ref" href="#366Inst" title='Inst' data-ref="366Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="local col8 ref" href="#368Reg" title='Reg' data-ref="368Reg">Reg</a>));</td></tr>
<tr><th id="532">532</th><td>  }</td></tr>
<tr><th id="533">533</th><td></td></tr>
<tr><th id="534">534</th><td>  <em>void</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand14addMemOperandsERNS_6MCInstEj" title='llvm::X86Operand::addMemOperands' data-ref="_ZNK4llvm10X86Operand14addMemOperandsERNS_6MCInstEj">addMemOperands</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="369Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="369Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="370N" title='N' data-type='unsigned int' data-ref="370N">N</dfn>) <em>const</em> {</td></tr>
<tr><th id="535">535</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((N == 5) &amp;&amp; &quot;Invalid number of operands!&quot;) ? void (0) : __assert_fail (&quot;(N == 5) &amp;&amp; \&quot;Invalid number of operands!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/AsmParser/X86Operand.h&quot;, 535, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col0 ref" href="#370N" title='N' data-ref="370N">N</a> == <var>5</var>) &amp;&amp; <q>"Invalid number of operands!"</q>);</td></tr>
<tr><th id="536">536</th><td>    <a class="local col9 ref" href="#369Inst" title='Inst' data-ref="369Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="member" href="#_ZNK4llvm10X86Operand13getMemBaseRegEv" title='llvm::X86Operand::getMemBaseReg' data-ref="_ZNK4llvm10X86Operand13getMemBaseRegEv">getMemBaseReg</a>()));</td></tr>
<tr><th id="537">537</th><td>    <a class="local col9 ref" href="#369Inst" title='Inst' data-ref="369Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="member" href="#_ZNK4llvm10X86Operand11getMemScaleEv" title='llvm::X86Operand::getMemScale' data-ref="_ZNK4llvm10X86Operand11getMemScaleEv">getMemScale</a>()));</td></tr>
<tr><th id="538">538</th><td>    <a class="local col9 ref" href="#369Inst" title='Inst' data-ref="369Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="member" href="#_ZNK4llvm10X86Operand14getMemIndexRegEv" title='llvm::X86Operand::getMemIndexReg' data-ref="_ZNK4llvm10X86Operand14getMemIndexRegEv">getMemIndexReg</a>()));</td></tr>
<tr><th id="539">539</th><td>    <a class="member" href="#_ZNK4llvm10X86Operand7addExprERNS_6MCInstEPKNS_6MCExprE" title='llvm::X86Operand::addExpr' data-ref="_ZNK4llvm10X86Operand7addExprERNS_6MCInstEPKNS_6MCExprE">addExpr</a>(<span class='refarg'><a class="local col9 ref" href="#369Inst" title='Inst' data-ref="369Inst">Inst</a></span>, <a class="member" href="#_ZNK4llvm10X86Operand10getMemDispEv" title='llvm::X86Operand::getMemDisp' data-ref="_ZNK4llvm10X86Operand10getMemDispEv">getMemDisp</a>());</td></tr>
<tr><th id="540">540</th><td>    <a class="local col9 ref" href="#369Inst" title='Inst' data-ref="369Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="member" href="#_ZNK4llvm10X86Operand12getMemSegRegEv" title='llvm::X86Operand::getMemSegReg' data-ref="_ZNK4llvm10X86Operand12getMemSegRegEv">getMemSegReg</a>()));</td></tr>
<tr><th id="541">541</th><td>  }</td></tr>
<tr><th id="542">542</th><td></td></tr>
<tr><th id="543">543</th><td>  <em>void</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand17addAbsMemOperandsERNS_6MCInstEj" title='llvm::X86Operand::addAbsMemOperands' data-ref="_ZNK4llvm10X86Operand17addAbsMemOperandsERNS_6MCInstEj">addAbsMemOperands</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="371Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="371Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="372N" title='N' data-type='unsigned int' data-ref="372N">N</dfn>) <em>const</em> {</td></tr>
<tr><th id="544">544</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((N == 1) &amp;&amp; &quot;Invalid number of operands!&quot;) ? void (0) : __assert_fail (&quot;(N == 1) &amp;&amp; \&quot;Invalid number of operands!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/AsmParser/X86Operand.h&quot;, 544, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col2 ref" href="#372N" title='N' data-ref="372N">N</a> == <var>1</var>) &amp;&amp; <q>"Invalid number of operands!"</q>);</td></tr>
<tr><th id="545">545</th><td>    <i>// Add as immediates when possible.</i></td></tr>
<tr><th id="546">546</th><td>    <b>if</b> (<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCConstantExpr" title='llvm::MCConstantExpr' data-ref="llvm::MCConstantExpr">MCConstantExpr</a> *<dfn class="local col3 decl" id="373CE" title='CE' data-type='const llvm::MCConstantExpr *' data-ref="373CE"><a class="local col3 ref" href="#373CE" title='CE' data-ref="373CE">CE</a></dfn> = <a class="ref" href="../../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCConstantExpr" title='llvm::MCConstantExpr' data-ref="llvm::MCConstantExpr">MCConstantExpr</a>&gt;(<a class="member" href="#_ZNK4llvm10X86Operand10getMemDispEv" title='llvm::X86Operand::getMemDisp' data-ref="_ZNK4llvm10X86Operand10getMemDispEv">getMemDisp</a>()))</td></tr>
<tr><th id="547">547</th><td>      <a class="local col1 ref" href="#371Inst" title='Inst' data-ref="371Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col3 ref" href="#373CE" title='CE' data-ref="373CE">CE</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm14MCConstantExpr8getValueEv" title='llvm::MCConstantExpr::getValue' data-ref="_ZNK4llvm14MCConstantExpr8getValueEv">getValue</a>()));</td></tr>
<tr><th id="548">548</th><td>    <b>else</b></td></tr>
<tr><th id="549">549</th><td>      <a class="local col1 ref" href="#371Inst" title='Inst' data-ref="371Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand10createExprEPKNS_6MCExprE" title='llvm::MCOperand::createExpr' data-ref="_ZN4llvm9MCOperand10createExprEPKNS_6MCExprE">createExpr</a>(<a class="member" href="#_ZNK4llvm10X86Operand10getMemDispEv" title='llvm::X86Operand::getMemDisp' data-ref="_ZNK4llvm10X86Operand10getMemDispEv">getMemDisp</a>()));</td></tr>
<tr><th id="550">550</th><td>  }</td></tr>
<tr><th id="551">551</th><td></td></tr>
<tr><th id="552">552</th><td>  <em>void</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand17addSrcIdxOperandsERNS_6MCInstEj" title='llvm::X86Operand::addSrcIdxOperands' data-ref="_ZNK4llvm10X86Operand17addSrcIdxOperandsERNS_6MCInstEj">addSrcIdxOperands</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="374Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="374Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="375N" title='N' data-type='unsigned int' data-ref="375N">N</dfn>) <em>const</em> {</td></tr>
<tr><th id="553">553</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((N == 2) &amp;&amp; &quot;Invalid number of operands!&quot;) ? void (0) : __assert_fail (&quot;(N == 2) &amp;&amp; \&quot;Invalid number of operands!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/AsmParser/X86Operand.h&quot;, 553, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col5 ref" href="#375N" title='N' data-ref="375N">N</a> == <var>2</var>) &amp;&amp; <q>"Invalid number of operands!"</q>);</td></tr>
<tr><th id="554">554</th><td>    <a class="local col4 ref" href="#374Inst" title='Inst' data-ref="374Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="member" href="#_ZNK4llvm10X86Operand13getMemBaseRegEv" title='llvm::X86Operand::getMemBaseReg' data-ref="_ZNK4llvm10X86Operand13getMemBaseRegEv">getMemBaseReg</a>()));</td></tr>
<tr><th id="555">555</th><td>    <a class="local col4 ref" href="#374Inst" title='Inst' data-ref="374Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="member" href="#_ZNK4llvm10X86Operand12getMemSegRegEv" title='llvm::X86Operand::getMemSegReg' data-ref="_ZNK4llvm10X86Operand12getMemSegRegEv">getMemSegReg</a>()));</td></tr>
<tr><th id="556">556</th><td>  }</td></tr>
<tr><th id="557">557</th><td></td></tr>
<tr><th id="558">558</th><td>  <em>void</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand17addDstIdxOperandsERNS_6MCInstEj" title='llvm::X86Operand::addDstIdxOperands' data-ref="_ZNK4llvm10X86Operand17addDstIdxOperandsERNS_6MCInstEj">addDstIdxOperands</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="376Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="376Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="377N" title='N' data-type='unsigned int' data-ref="377N">N</dfn>) <em>const</em> {</td></tr>
<tr><th id="559">559</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((N == 1) &amp;&amp; &quot;Invalid number of operands!&quot;) ? void (0) : __assert_fail (&quot;(N == 1) &amp;&amp; \&quot;Invalid number of operands!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/AsmParser/X86Operand.h&quot;, 559, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col7 ref" href="#377N" title='N' data-ref="377N">N</a> == <var>1</var>) &amp;&amp; <q>"Invalid number of operands!"</q>);</td></tr>
<tr><th id="560">560</th><td>    <a class="local col6 ref" href="#376Inst" title='Inst' data-ref="376Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="member" href="#_ZNK4llvm10X86Operand13getMemBaseRegEv" title='llvm::X86Operand::getMemBaseReg' data-ref="_ZNK4llvm10X86Operand13getMemBaseRegEv">getMemBaseReg</a>()));</td></tr>
<tr><th id="561">561</th><td>  }</td></tr>
<tr><th id="562">562</th><td></td></tr>
<tr><th id="563">563</th><td>  <em>void</em> <dfn class="decl def" id="_ZNK4llvm10X86Operand18addMemOffsOperandsERNS_6MCInstEj" title='llvm::X86Operand::addMemOffsOperands' data-ref="_ZNK4llvm10X86Operand18addMemOffsOperandsERNS_6MCInstEj">addMemOffsOperands</dfn>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="378Inst" title='Inst' data-type='llvm::MCInst &amp;' data-ref="378Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="379N" title='N' data-type='unsigned int' data-ref="379N">N</dfn>) <em>const</em> {</td></tr>
<tr><th id="564">564</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((N == 2) &amp;&amp; &quot;Invalid number of operands!&quot;) ? void (0) : __assert_fail (&quot;(N == 2) &amp;&amp; \&quot;Invalid number of operands!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/AsmParser/X86Operand.h&quot;, 564, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col9 ref" href="#379N" title='N' data-ref="379N">N</a> == <var>2</var>) &amp;&amp; <q>"Invalid number of operands!"</q>);</td></tr>
<tr><th id="565">565</th><td>    <i>// Add as immediates when possible.</i></td></tr>
<tr><th id="566">566</th><td>    <b>if</b> (<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCConstantExpr" title='llvm::MCConstantExpr' data-ref="llvm::MCConstantExpr">MCConstantExpr</a> *<dfn class="local col0 decl" id="380CE" title='CE' data-type='const llvm::MCConstantExpr *' data-ref="380CE"><a class="local col0 ref" href="#380CE" title='CE' data-ref="380CE">CE</a></dfn> = <a class="ref" href="../../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCConstantExpr" title='llvm::MCConstantExpr' data-ref="llvm::MCConstantExpr">MCConstantExpr</a>&gt;(<a class="member" href="#_ZNK4llvm10X86Operand10getMemDispEv" title='llvm::X86Operand::getMemDisp' data-ref="_ZNK4llvm10X86Operand10getMemDispEv">getMemDisp</a>()))</td></tr>
<tr><th id="567">567</th><td>      <a class="local col8 ref" href="#378Inst" title='Inst' data-ref="378Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col0 ref" href="#380CE" title='CE' data-ref="380CE">CE</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm14MCConstantExpr8getValueEv" title='llvm::MCConstantExpr::getValue' data-ref="_ZNK4llvm14MCConstantExpr8getValueEv">getValue</a>()));</td></tr>
<tr><th id="568">568</th><td>    <b>else</b></td></tr>
<tr><th id="569">569</th><td>      <a class="local col8 ref" href="#378Inst" title='Inst' data-ref="378Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand10createExprEPKNS_6MCExprE" title='llvm::MCOperand::createExpr' data-ref="_ZN4llvm9MCOperand10createExprEPKNS_6MCExprE">createExpr</a>(<a class="member" href="#_ZNK4llvm10X86Operand10getMemDispEv" title='llvm::X86Operand::getMemDisp' data-ref="_ZNK4llvm10X86Operand10getMemDispEv">getMemDisp</a>()));</td></tr>
<tr><th id="570">570</th><td>    <a class="local col8 ref" href="#378Inst" title='Inst' data-ref="378Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE" title='llvm::MCInst::addOperand' data-ref="_ZN4llvm6MCInst10addOperandERKNS_9MCOperandE">addOperand</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createRegEj" title='llvm::MCOperand::createReg' data-ref="_ZN4llvm9MCOperand9createRegEj">createReg</a>(<a class="member" href="#_ZNK4llvm10X86Operand12getMemSegRegEv" title='llvm::X86Operand::getMemSegReg' data-ref="_ZNK4llvm10X86Operand12getMemSegRegEv">getMemSegReg</a>()));</td></tr>
<tr><th id="571">571</th><td>  }</td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td>  <em>static</em> <span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="#llvm::X86Operand" title='llvm::X86Operand' data-ref="llvm::X86Operand">X86Operand</a>&gt; <dfn class="decl def" id="_ZN4llvm10X86Operand11CreateTokenENS_9StringRefENS_5SMLocE" title='llvm::X86Operand::CreateToken' data-ref="_ZN4llvm10X86Operand11CreateTokenENS_9StringRefENS_5SMLocE">CreateToken</dfn>(<a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col1 decl" id="381Str" title='Str' data-type='llvm::StringRef' data-ref="381Str">Str</dfn>, <a class="type" href="../../../../include/llvm/Support/SMLoc.h.html#llvm::SMLoc" title='llvm::SMLoc' data-ref="llvm::SMLoc">SMLoc</a> <dfn class="local col2 decl" id="382Loc" title='Loc' data-type='llvm::SMLoc' data-ref="382Loc">Loc</dfn>) {</td></tr>
<tr><th id="574">574</th><td>    <a class="type" href="../../../../include/llvm/Support/SMLoc.h.html#llvm::SMLoc" title='llvm::SMLoc' data-ref="llvm::SMLoc">SMLoc</a> <dfn class="local col3 decl" id="383EndLoc" title='EndLoc' data-type='llvm::SMLoc' data-ref="383EndLoc">EndLoc</dfn> = <a class="type" href="../../../../include/llvm/Support/SMLoc.h.html#llvm::SMLoc" title='llvm::SMLoc' data-ref="llvm::SMLoc">SMLoc</a>::<a class="ref" href="../../../../include/llvm/Support/SMLoc.h.html#_ZN4llvm5SMLoc14getFromPointerEPKc" title='llvm::SMLoc::getFromPointer' data-ref="_ZN4llvm5SMLoc14getFromPointerEPKc">getFromPointer</a>(<a class="local col2 ref" href="#382Loc" title='Loc' data-ref="382Loc">Loc</a>.<a class="ref" href="../../../../include/llvm/Support/SMLoc.h.html#_ZNK4llvm5SMLoc10getPointerEv" title='llvm::SMLoc::getPointer' data-ref="_ZNK4llvm5SMLoc10getPointerEv">getPointer</a>() + <a class="local col1 ref" href="#381Str" title='Str' data-ref="381Str">Str</a>.<a class="ref" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef4sizeEv" title='llvm::StringRef::size' data-ref="_ZNK4llvm9StringRef4sizeEv">size</a>());</td></tr>
<tr><th id="575">575</th><td>    <em>auto</em> <dfn class="local col4 decl" id="384Res" title='Res' data-type='std::unique_ptr&lt;llvm::X86Operand, std::default_delete&lt;llvm::X86Operand&gt; &gt;' data-ref="384Res">Res</dfn> = <span class="namespace">llvm::</span><a class="ref" href="../../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="type" href="#llvm::X86Operand" title='llvm::X86Operand' data-ref="llvm::X86Operand">X86Operand</a>&gt;(<a class="enum" href="#llvm::X86Operand::KindTy::Token" title='llvm::X86Operand::KindTy::Token' data-ref="llvm::X86Operand::KindTy::Token">Token</a>, <span class='refarg'><a class="local col2 ref" href="#382Loc" title='Loc' data-ref="382Loc">Loc</a></span>, <span class='refarg'><a class="local col3 ref" href="#383EndLoc" title='EndLoc' data-ref="383EndLoc">EndLoc</a></span>);</td></tr>
<tr><th id="576">576</th><td>    <a class="local col4 ref" href="#384Res" title='Res' data-ref="384Res">Res</a><a class="ref" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="#llvm::X86Operand::(anonymous)::Tok" title='llvm::X86Operand::(anonymous union)::Tok' data-ref="llvm::X86Operand::(anonymous)::Tok">Tok</a>.<a class="ref" href="#llvm::X86Operand::TokOp::Data" title='llvm::X86Operand::TokOp::Data' data-ref="llvm::X86Operand::TokOp::Data">Data</a> = <a class="local col1 ref" href="#381Str" title='Str' data-ref="381Str">Str</a>.<a class="ref" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef4dataEv" title='llvm::StringRef::data' data-ref="_ZNK4llvm9StringRef4dataEv">data</a>();</td></tr>
<tr><th id="577">577</th><td>    <a class="local col4 ref" href="#384Res" title='Res' data-ref="384Res">Res</a><a class="ref" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="#llvm::X86Operand::(anonymous)::Tok" title='llvm::X86Operand::(anonymous union)::Tok' data-ref="llvm::X86Operand::(anonymous)::Tok">Tok</a>.<a class="ref" href="#llvm::X86Operand::TokOp::Length" title='llvm::X86Operand::TokOp::Length' data-ref="llvm::X86Operand::TokOp::Length">Length</a> = <a class="local col1 ref" href="#381Str" title='Str' data-ref="381Str">Str</a>.<a class="ref" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef4sizeEv" title='llvm::StringRef::size' data-ref="_ZNK4llvm9StringRef4sizeEv">size</a>();</td></tr>
<tr><th id="578">578</th><td>    <b>return</b> <a class="local col4 ref" href="#384Res" title='Res' data-ref="384Res">Res</a>;</td></tr>
<tr><th id="579">579</th><td>  }</td></tr>
<tr><th id="580">580</th><td></td></tr>
<tr><th id="581">581</th><td>  <em>static</em> <span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="#llvm::X86Operand" title='llvm::X86Operand' data-ref="llvm::X86Operand">X86Operand</a>&gt;</td></tr>
<tr><th id="582">582</th><td>  <dfn class="decl def" id="_ZN4llvm10X86Operand9CreateRegEjNS_5SMLocES1_bS1_NS_9StringRefEPv" title='llvm::X86Operand::CreateReg' data-ref="_ZN4llvm10X86Operand9CreateRegEjNS_5SMLocES1_bS1_NS_9StringRefEPv">CreateReg</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="385RegNo" title='RegNo' data-type='unsigned int' data-ref="385RegNo">RegNo</dfn>, <a class="type" href="../../../../include/llvm/Support/SMLoc.h.html#llvm::SMLoc" title='llvm::SMLoc' data-ref="llvm::SMLoc">SMLoc</a> <dfn class="local col6 decl" id="386StartLoc" title='StartLoc' data-type='llvm::SMLoc' data-ref="386StartLoc">StartLoc</dfn>, <a class="type" href="../../../../include/llvm/Support/SMLoc.h.html#llvm::SMLoc" title='llvm::SMLoc' data-ref="llvm::SMLoc">SMLoc</a> <dfn class="local col7 decl" id="387EndLoc" title='EndLoc' data-type='llvm::SMLoc' data-ref="387EndLoc">EndLoc</dfn>,</td></tr>
<tr><th id="583">583</th><td>            <em>bool</em> <dfn class="local col8 decl" id="388AddressOf" title='AddressOf' data-type='bool' data-ref="388AddressOf">AddressOf</dfn> = <b>false</b>, <a class="type" href="../../../../include/llvm/Support/SMLoc.h.html#llvm::SMLoc" title='llvm::SMLoc' data-ref="llvm::SMLoc">SMLoc</a> <dfn class="local col9 decl" id="389OffsetOfLoc" title='OffsetOfLoc' data-type='llvm::SMLoc' data-ref="389OffsetOfLoc">OffsetOfLoc</dfn> = <a class="type" href="../../../../include/llvm/Support/SMLoc.h.html#llvm::SMLoc" title='llvm::SMLoc' data-ref="llvm::SMLoc">SMLoc</a><a class="ref" href="../../../../include/llvm/Support/SMLoc.h.html#_ZN4llvm5SMLocC1Ev" title='llvm::SMLoc::SMLoc' data-ref="_ZN4llvm5SMLocC1Ev">(</a>),</td></tr>
<tr><th id="584">584</th><td>            <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col0 decl" id="390SymName" title='SymName' data-type='llvm::StringRef' data-ref="390SymName">SymName</dfn> = <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a><a class="ref" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1Ev" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1Ev">(</a>), <em>void</em> *<dfn class="local col1 decl" id="391OpDecl" title='OpDecl' data-type='void *' data-ref="391OpDecl">OpDecl</dfn> = <b>nullptr</b>) {</td></tr>
<tr><th id="585">585</th><td>    <em>auto</em> <dfn class="local col2 decl" id="392Res" title='Res' data-type='std::unique_ptr&lt;llvm::X86Operand, std::default_delete&lt;llvm::X86Operand&gt; &gt;' data-ref="392Res">Res</dfn> = <span class="namespace">llvm::</span><a class="ref" href="../../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="type" href="#llvm::X86Operand" title='llvm::X86Operand' data-ref="llvm::X86Operand">X86Operand</a>&gt;(<a class="enum" href="#llvm::X86Operand::KindTy::Register" title='llvm::X86Operand::KindTy::Register' data-ref="llvm::X86Operand::KindTy::Register">Register</a>, <span class='refarg'><a class="local col6 ref" href="#386StartLoc" title='StartLoc' data-ref="386StartLoc">StartLoc</a></span>, <span class='refarg'><a class="local col7 ref" href="#387EndLoc" title='EndLoc' data-ref="387EndLoc">EndLoc</a></span>);</td></tr>
<tr><th id="586">586</th><td>    <a class="local col2 ref" href="#392Res" title='Res' data-ref="392Res">Res</a><a class="ref" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="#llvm::X86Operand::(anonymous)::Reg" title='llvm::X86Operand::(anonymous union)::Reg' data-ref="llvm::X86Operand::(anonymous)::Reg">Reg</a>.<a class="ref" href="#llvm::X86Operand::RegOp::RegNo" title='llvm::X86Operand::RegOp::RegNo' data-ref="llvm::X86Operand::RegOp::RegNo">RegNo</a> = <a class="local col5 ref" href="#385RegNo" title='RegNo' data-ref="385RegNo">RegNo</a>;</td></tr>
<tr><th id="587">587</th><td>    <a class="local col2 ref" href="#392Res" title='Res' data-ref="392Res">Res</a><a class="ref" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="member" href="#llvm::X86Operand::AddressOf" title='llvm::X86Operand::AddressOf' data-ref="llvm::X86Operand::AddressOf">AddressOf</a> = <a class="local col8 ref" href="#388AddressOf" title='AddressOf' data-ref="388AddressOf">AddressOf</a>;</td></tr>
<tr><th id="588">588</th><td>    <a class="local col2 ref" href="#392Res" title='Res' data-ref="392Res">Res</a><a class="ref" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="member" href="#llvm::X86Operand::OffsetOfLoc" title='llvm::X86Operand::OffsetOfLoc' data-ref="llvm::X86Operand::OffsetOfLoc">OffsetOfLoc</a> <a class="ref" href="../../../../include/llvm/Support/SMLoc.h.html#23" title='llvm::SMLoc::operator=' data-ref="_ZN4llvm5SMLocaSERKS0_">=</a> <a class="local col9 ref" href="#389OffsetOfLoc" title='OffsetOfLoc' data-ref="389OffsetOfLoc">OffsetOfLoc</a>;</td></tr>
<tr><th id="589">589</th><td>    <a class="local col2 ref" href="#392Res" title='Res' data-ref="392Res">Res</a><a class="ref" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="member" href="#llvm::X86Operand::SymName" title='llvm::X86Operand::SymName' data-ref="llvm::X86Operand::SymName">SymName</a> <a class="ref" href="../../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSERKS0_">=</a> <a class="local col0 ref" href="#390SymName" title='SymName' data-ref="390SymName">SymName</a>;</td></tr>
<tr><th id="590">590</th><td>    <a class="local col2 ref" href="#392Res" title='Res' data-ref="392Res">Res</a><a class="ref" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="member" href="#llvm::X86Operand::OpDecl" title='llvm::X86Operand::OpDecl' data-ref="llvm::X86Operand::OpDecl">OpDecl</a> = <a class="local col1 ref" href="#391OpDecl" title='OpDecl' data-ref="391OpDecl">OpDecl</a>;</td></tr>
<tr><th id="591">591</th><td>    <b>return</b> <a class="local col2 ref" href="#392Res" title='Res' data-ref="392Res">Res</a>;</td></tr>
<tr><th id="592">592</th><td>  }</td></tr>
<tr><th id="593">593</th><td></td></tr>
<tr><th id="594">594</th><td>  <em>static</em> <span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="#llvm::X86Operand" title='llvm::X86Operand' data-ref="llvm::X86Operand">X86Operand</a>&gt;</td></tr>
<tr><th id="595">595</th><td>  <dfn class="decl def" id="_ZN4llvm10X86Operand11CreateDXRegENS_5SMLocES1_" title='llvm::X86Operand::CreateDXReg' data-ref="_ZN4llvm10X86Operand11CreateDXRegENS_5SMLocES1_">CreateDXReg</dfn>(<a class="type" href="../../../../include/llvm/Support/SMLoc.h.html#llvm::SMLoc" title='llvm::SMLoc' data-ref="llvm::SMLoc">SMLoc</a> <dfn class="local col3 decl" id="393StartLoc" title='StartLoc' data-type='llvm::SMLoc' data-ref="393StartLoc">StartLoc</dfn>, <a class="type" href="../../../../include/llvm/Support/SMLoc.h.html#llvm::SMLoc" title='llvm::SMLoc' data-ref="llvm::SMLoc">SMLoc</a> <dfn class="local col4 decl" id="394EndLoc" title='EndLoc' data-type='llvm::SMLoc' data-ref="394EndLoc">EndLoc</dfn>) {</td></tr>
<tr><th id="596">596</th><td>    <b>return</b> <span class="namespace">llvm::</span><a class="ref" href="../../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="type" href="#llvm::X86Operand" title='llvm::X86Operand' data-ref="llvm::X86Operand">X86Operand</a>&gt;(<a class="enum" href="#llvm::X86Operand::KindTy::DXRegister" title='llvm::X86Operand::KindTy::DXRegister' data-ref="llvm::X86Operand::KindTy::DXRegister">DXRegister</a>, <span class='refarg'><a class="local col3 ref" href="#393StartLoc" title='StartLoc' data-ref="393StartLoc">StartLoc</a></span>, <span class='refarg'><a class="local col4 ref" href="#394EndLoc" title='EndLoc' data-ref="394EndLoc">EndLoc</a></span>);</td></tr>
<tr><th id="597">597</th><td>  }</td></tr>
<tr><th id="598">598</th><td></td></tr>
<tr><th id="599">599</th><td>  <em>static</em> <span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="#llvm::X86Operand" title='llvm::X86Operand' data-ref="llvm::X86Operand">X86Operand</a>&gt;</td></tr>
<tr><th id="600">600</th><td>  <dfn class="decl def" id="_ZN4llvm10X86Operand12CreatePrefixEjNS_5SMLocES1_" title='llvm::X86Operand::CreatePrefix' data-ref="_ZN4llvm10X86Operand12CreatePrefixEjNS_5SMLocES1_">CreatePrefix</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="395Prefixes" title='Prefixes' data-type='unsigned int' data-ref="395Prefixes">Prefixes</dfn>, <a class="type" href="../../../../include/llvm/Support/SMLoc.h.html#llvm::SMLoc" title='llvm::SMLoc' data-ref="llvm::SMLoc">SMLoc</a> <dfn class="local col6 decl" id="396StartLoc" title='StartLoc' data-type='llvm::SMLoc' data-ref="396StartLoc">StartLoc</dfn>, <a class="type" href="../../../../include/llvm/Support/SMLoc.h.html#llvm::SMLoc" title='llvm::SMLoc' data-ref="llvm::SMLoc">SMLoc</a> <dfn class="local col7 decl" id="397EndLoc" title='EndLoc' data-type='llvm::SMLoc' data-ref="397EndLoc">EndLoc</dfn>) {</td></tr>
<tr><th id="601">601</th><td>    <em>auto</em> <dfn class="local col8 decl" id="398Res" title='Res' data-type='std::unique_ptr&lt;llvm::X86Operand, std::default_delete&lt;llvm::X86Operand&gt; &gt;' data-ref="398Res">Res</dfn> = <span class="namespace">llvm::</span><a class="ref" href="../../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="type" href="#llvm::X86Operand" title='llvm::X86Operand' data-ref="llvm::X86Operand">X86Operand</a>&gt;(<a class="enum" href="#llvm::X86Operand::KindTy::Prefix" title='llvm::X86Operand::KindTy::Prefix' data-ref="llvm::X86Operand::KindTy::Prefix">Prefix</a>, <span class='refarg'><a class="local col6 ref" href="#396StartLoc" title='StartLoc' data-ref="396StartLoc">StartLoc</a></span>, <span class='refarg'><a class="local col7 ref" href="#397EndLoc" title='EndLoc' data-ref="397EndLoc">EndLoc</a></span>);</td></tr>
<tr><th id="602">602</th><td>    <a class="local col8 ref" href="#398Res" title='Res' data-ref="398Res">Res</a><a class="ref" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="#llvm::X86Operand::(anonymous)::Pref" title='llvm::X86Operand::(anonymous union)::Pref' data-ref="llvm::X86Operand::(anonymous)::Pref">Pref</a>.<a class="ref" href="#llvm::X86Operand::PrefOp::Prefixes" title='llvm::X86Operand::PrefOp::Prefixes' data-ref="llvm::X86Operand::PrefOp::Prefixes">Prefixes</a> = <a class="local col5 ref" href="#395Prefixes" title='Prefixes' data-ref="395Prefixes">Prefixes</a>;</td></tr>
<tr><th id="603">603</th><td>    <b>return</b> <a class="local col8 ref" href="#398Res" title='Res' data-ref="398Res">Res</a>;</td></tr>
<tr><th id="604">604</th><td>  }</td></tr>
<tr><th id="605">605</th><td></td></tr>
<tr><th id="606">606</th><td>  <em>static</em> <span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="#llvm::X86Operand" title='llvm::X86Operand' data-ref="llvm::X86Operand">X86Operand</a>&gt; <dfn class="decl def" id="_ZN4llvm10X86Operand9CreateImmEPKNS_6MCExprENS_5SMLocES4_" title='llvm::X86Operand::CreateImm' data-ref="_ZN4llvm10X86Operand9CreateImmEPKNS_6MCExprENS_5SMLocES4_">CreateImm</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col9 decl" id="399Val" title='Val' data-type='const llvm::MCExpr *' data-ref="399Val">Val</dfn>,</td></tr>
<tr><th id="607">607</th><td>                                               <a class="type" href="../../../../include/llvm/Support/SMLoc.h.html#llvm::SMLoc" title='llvm::SMLoc' data-ref="llvm::SMLoc">SMLoc</a> <dfn class="local col0 decl" id="400StartLoc" title='StartLoc' data-type='llvm::SMLoc' data-ref="400StartLoc">StartLoc</dfn>, <a class="type" href="../../../../include/llvm/Support/SMLoc.h.html#llvm::SMLoc" title='llvm::SMLoc' data-ref="llvm::SMLoc">SMLoc</a> <dfn class="local col1 decl" id="401EndLoc" title='EndLoc' data-type='llvm::SMLoc' data-ref="401EndLoc">EndLoc</dfn>) {</td></tr>
<tr><th id="608">608</th><td>    <em>auto</em> <dfn class="local col2 decl" id="402Res" title='Res' data-type='std::unique_ptr&lt;llvm::X86Operand, std::default_delete&lt;llvm::X86Operand&gt; &gt;' data-ref="402Res">Res</dfn> = <span class="namespace">llvm::</span><a class="ref" href="../../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="type" href="#llvm::X86Operand" title='llvm::X86Operand' data-ref="llvm::X86Operand">X86Operand</a>&gt;(<a class="enum" href="#llvm::X86Operand::KindTy::Immediate" title='llvm::X86Operand::KindTy::Immediate' data-ref="llvm::X86Operand::KindTy::Immediate">Immediate</a>, <span class='refarg'><a class="local col0 ref" href="#400StartLoc" title='StartLoc' data-ref="400StartLoc">StartLoc</a></span>, <span class='refarg'><a class="local col1 ref" href="#401EndLoc" title='EndLoc' data-ref="401EndLoc">EndLoc</a></span>);</td></tr>
<tr><th id="609">609</th><td>    <a class="local col2 ref" href="#402Res" title='Res' data-ref="402Res">Res</a><a class="ref" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="#llvm::X86Operand::(anonymous)::Imm" title='llvm::X86Operand::(anonymous union)::Imm' data-ref="llvm::X86Operand::(anonymous)::Imm">Imm</a>.<a class="ref" href="#llvm::X86Operand::ImmOp::Val" title='llvm::X86Operand::ImmOp::Val' data-ref="llvm::X86Operand::ImmOp::Val">Val</a> = <a class="local col9 ref" href="#399Val" title='Val' data-ref="399Val">Val</a>;</td></tr>
<tr><th id="610">610</th><td>    <b>return</b> <a class="local col2 ref" href="#402Res" title='Res' data-ref="402Res">Res</a>;</td></tr>
<tr><th id="611">611</th><td>  }</td></tr>
<tr><th id="612">612</th><td></td></tr>
<tr><th id="613">613</th><td>  <i class="doc">/// Create an absolute memory operand.</i></td></tr>
<tr><th id="614">614</th><td>  <em>static</em> <span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="#llvm::X86Operand" title='llvm::X86Operand' data-ref="llvm::X86Operand">X86Operand</a>&gt;</td></tr>
<tr><th id="615">615</th><td>  <dfn class="decl def" id="_ZN4llvm10X86Operand9CreateMemEjPKNS_6MCExprENS_5SMLocES4_jNS_9StringRefEPvj" title='llvm::X86Operand::CreateMem' data-ref="_ZN4llvm10X86Operand9CreateMemEjPKNS_6MCExprENS_5SMLocES4_jNS_9StringRefEPvj">CreateMem</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="403ModeSize" title='ModeSize' data-type='unsigned int' data-ref="403ModeSize">ModeSize</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col4 decl" id="404Disp" title='Disp' data-type='const llvm::MCExpr *' data-ref="404Disp">Disp</dfn>, <a class="type" href="../../../../include/llvm/Support/SMLoc.h.html#llvm::SMLoc" title='llvm::SMLoc' data-ref="llvm::SMLoc">SMLoc</a> <dfn class="local col5 decl" id="405StartLoc" title='StartLoc' data-type='llvm::SMLoc' data-ref="405StartLoc">StartLoc</dfn>, <a class="type" href="../../../../include/llvm/Support/SMLoc.h.html#llvm::SMLoc" title='llvm::SMLoc' data-ref="llvm::SMLoc">SMLoc</a> <dfn class="local col6 decl" id="406EndLoc" title='EndLoc' data-type='llvm::SMLoc' data-ref="406EndLoc">EndLoc</dfn>,</td></tr>
<tr><th id="616">616</th><td>            <em>unsigned</em> <dfn class="local col7 decl" id="407Size" title='Size' data-type='unsigned int' data-ref="407Size">Size</dfn> = <var>0</var>, <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col8 decl" id="408SymName" title='SymName' data-type='llvm::StringRef' data-ref="408SymName">SymName</dfn> = <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a><a class="ref" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1Ev" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1Ev">(</a>),</td></tr>
<tr><th id="617">617</th><td>            <em>void</em> *<dfn class="local col9 decl" id="409OpDecl" title='OpDecl' data-type='void *' data-ref="409OpDecl">OpDecl</dfn> = <b>nullptr</b>, <em>unsigned</em> <dfn class="local col0 decl" id="410FrontendSize" title='FrontendSize' data-type='unsigned int' data-ref="410FrontendSize">FrontendSize</dfn> = <var>0</var>) {</td></tr>
<tr><th id="618">618</th><td>    <em>auto</em> <dfn class="local col1 decl" id="411Res" title='Res' data-type='std::unique_ptr&lt;llvm::X86Operand, std::default_delete&lt;llvm::X86Operand&gt; &gt;' data-ref="411Res">Res</dfn> = <span class="namespace">llvm::</span><a class="ref" href="../../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="type" href="#llvm::X86Operand" title='llvm::X86Operand' data-ref="llvm::X86Operand">X86Operand</a>&gt;(<a class="enum" href="#llvm::X86Operand::KindTy::Memory" title='llvm::X86Operand::KindTy::Memory' data-ref="llvm::X86Operand::KindTy::Memory">Memory</a>, <span class='refarg'><a class="local col5 ref" href="#405StartLoc" title='StartLoc' data-ref="405StartLoc">StartLoc</a></span>, <span class='refarg'><a class="local col6 ref" href="#406EndLoc" title='EndLoc' data-ref="406EndLoc">EndLoc</a></span>);</td></tr>
<tr><th id="619">619</th><td>    <a class="local col1 ref" href="#411Res" title='Res' data-ref="411Res">Res</a><a class="ref" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::SegReg" title='llvm::X86Operand::MemOp::SegReg' data-ref="llvm::X86Operand::MemOp::SegReg">SegReg</a>   = <var>0</var>;</td></tr>
<tr><th id="620">620</th><td>    <a class="local col1 ref" href="#411Res" title='Res' data-ref="411Res">Res</a><a class="ref" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Disp" title='llvm::X86Operand::MemOp::Disp' data-ref="llvm::X86Operand::MemOp::Disp">Disp</a>     = <a class="local col4 ref" href="#404Disp" title='Disp' data-ref="404Disp">Disp</a>;</td></tr>
<tr><th id="621">621</th><td>    <a class="local col1 ref" href="#411Res" title='Res' data-ref="411Res">Res</a><a class="ref" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::BaseReg" title='llvm::X86Operand::MemOp::BaseReg' data-ref="llvm::X86Operand::MemOp::BaseReg">BaseReg</a>  = <var>0</var>;</td></tr>
<tr><th id="622">622</th><td>    <a class="local col1 ref" href="#411Res" title='Res' data-ref="411Res">Res</a><a class="ref" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::IndexReg" title='llvm::X86Operand::MemOp::IndexReg' data-ref="llvm::X86Operand::MemOp::IndexReg">IndexReg</a> = <var>0</var>;</td></tr>
<tr><th id="623">623</th><td>    <a class="local col1 ref" href="#411Res" title='Res' data-ref="411Res">Res</a><a class="ref" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Scale" title='llvm::X86Operand::MemOp::Scale' data-ref="llvm::X86Operand::MemOp::Scale">Scale</a>    = <var>1</var>;</td></tr>
<tr><th id="624">624</th><td>    <a class="local col1 ref" href="#411Res" title='Res' data-ref="411Res">Res</a><a class="ref" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Size" title='llvm::X86Operand::MemOp::Size' data-ref="llvm::X86Operand::MemOp::Size">Size</a>     = <a class="local col7 ref" href="#407Size" title='Size' data-ref="407Size">Size</a>;</td></tr>
<tr><th id="625">625</th><td>    <a class="local col1 ref" href="#411Res" title='Res' data-ref="411Res">Res</a><a class="ref" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::ModeSize" title='llvm::X86Operand::MemOp::ModeSize' data-ref="llvm::X86Operand::MemOp::ModeSize">ModeSize</a> = <a class="local col3 ref" href="#403ModeSize" title='ModeSize' data-ref="403ModeSize">ModeSize</a>;</td></tr>
<tr><th id="626">626</th><td>    <a class="local col1 ref" href="#411Res" title='Res' data-ref="411Res">Res</a><a class="ref" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::FrontendSize" title='llvm::X86Operand::MemOp::FrontendSize' data-ref="llvm::X86Operand::MemOp::FrontendSize">FrontendSize</a> = <a class="local col0 ref" href="#410FrontendSize" title='FrontendSize' data-ref="410FrontendSize">FrontendSize</a>;</td></tr>
<tr><th id="627">627</th><td>    <a class="local col1 ref" href="#411Res" title='Res' data-ref="411Res">Res</a><a class="ref" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="member" href="#llvm::X86Operand::SymName" title='llvm::X86Operand::SymName' data-ref="llvm::X86Operand::SymName">SymName</a>      <a class="ref" href="../../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSERKS0_">=</a> <a class="local col8 ref" href="#408SymName" title='SymName' data-ref="408SymName">SymName</a>;</td></tr>
<tr><th id="628">628</th><td>    <a class="local col1 ref" href="#411Res" title='Res' data-ref="411Res">Res</a><a class="ref" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="member" href="#llvm::X86Operand::OpDecl" title='llvm::X86Operand::OpDecl' data-ref="llvm::X86Operand::OpDecl">OpDecl</a>       = <a class="local col9 ref" href="#409OpDecl" title='OpDecl' data-ref="409OpDecl">OpDecl</a>;</td></tr>
<tr><th id="629">629</th><td>    <a class="local col1 ref" href="#411Res" title='Res' data-ref="411Res">Res</a><a class="ref" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="member" href="#llvm::X86Operand::AddressOf" title='llvm::X86Operand::AddressOf' data-ref="llvm::X86Operand::AddressOf">AddressOf</a>    = <b>false</b>;</td></tr>
<tr><th id="630">630</th><td>    <b>return</b> <a class="local col1 ref" href="#411Res" title='Res' data-ref="411Res">Res</a>;</td></tr>
<tr><th id="631">631</th><td>  }</td></tr>
<tr><th id="632">632</th><td></td></tr>
<tr><th id="633">633</th><td>  <i class="doc">/// Create a generalized memory operand.</i></td></tr>
<tr><th id="634">634</th><td>  <em>static</em> <span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="#llvm::X86Operand" title='llvm::X86Operand' data-ref="llvm::X86Operand">X86Operand</a>&gt;</td></tr>
<tr><th id="635">635</th><td>  <dfn class="decl def" id="_ZN4llvm10X86Operand9CreateMemEjjPKNS_6MCExprEjjjNS_5SMLocES4_jNS_9StringRefEPvj" title='llvm::X86Operand::CreateMem' data-ref="_ZN4llvm10X86Operand9CreateMemEjjPKNS_6MCExprEjjjNS_5SMLocES4_jNS_9StringRefEPvj">CreateMem</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="412ModeSize" title='ModeSize' data-type='unsigned int' data-ref="412ModeSize">ModeSize</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="413SegReg" title='SegReg' data-type='unsigned int' data-ref="413SegReg">SegReg</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col4 decl" id="414Disp" title='Disp' data-type='const llvm::MCExpr *' data-ref="414Disp">Disp</dfn>,</td></tr>
<tr><th id="636">636</th><td>            <em>unsigned</em> <dfn class="local col5 decl" id="415BaseReg" title='BaseReg' data-type='unsigned int' data-ref="415BaseReg">BaseReg</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="416IndexReg" title='IndexReg' data-type='unsigned int' data-ref="416IndexReg">IndexReg</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="417Scale" title='Scale' data-type='unsigned int' data-ref="417Scale">Scale</dfn>, <a class="type" href="../../../../include/llvm/Support/SMLoc.h.html#llvm::SMLoc" title='llvm::SMLoc' data-ref="llvm::SMLoc">SMLoc</a> <dfn class="local col8 decl" id="418StartLoc" title='StartLoc' data-type='llvm::SMLoc' data-ref="418StartLoc">StartLoc</dfn>,</td></tr>
<tr><th id="637">637</th><td>            <a class="type" href="../../../../include/llvm/Support/SMLoc.h.html#llvm::SMLoc" title='llvm::SMLoc' data-ref="llvm::SMLoc">SMLoc</a> <dfn class="local col9 decl" id="419EndLoc" title='EndLoc' data-type='llvm::SMLoc' data-ref="419EndLoc">EndLoc</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="420Size" title='Size' data-type='unsigned int' data-ref="420Size">Size</dfn> = <var>0</var>, <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col1 decl" id="421SymName" title='SymName' data-type='llvm::StringRef' data-ref="421SymName">SymName</dfn> = <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a><a class="ref" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1Ev" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1Ev">(</a>),</td></tr>
<tr><th id="638">638</th><td>            <em>void</em> *<dfn class="local col2 decl" id="422OpDecl" title='OpDecl' data-type='void *' data-ref="422OpDecl">OpDecl</dfn> = <b>nullptr</b>, <em>unsigned</em> <dfn class="local col3 decl" id="423FrontendSize" title='FrontendSize' data-type='unsigned int' data-ref="423FrontendSize">FrontendSize</dfn> = <var>0</var>) {</td></tr>
<tr><th id="639">639</th><td>    <i>// We should never just have a displacement, that should be parsed as an</i></td></tr>
<tr><th id="640">640</th><td><i>    // absolute memory operand.</i></td></tr>
<tr><th id="641">641</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((SegReg || BaseReg || IndexReg) &amp;&amp; &quot;Invalid memory operand!&quot;) ? void (0) : __assert_fail (&quot;(SegReg || BaseReg || IndexReg) &amp;&amp; \&quot;Invalid memory operand!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/AsmParser/X86Operand.h&quot;, 641, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col3 ref" href="#413SegReg" title='SegReg' data-ref="413SegReg">SegReg</a> || <a class="local col5 ref" href="#415BaseReg" title='BaseReg' data-ref="415BaseReg">BaseReg</a> || <a class="local col6 ref" href="#416IndexReg" title='IndexReg' data-ref="416IndexReg">IndexReg</a>) &amp;&amp; <q>"Invalid memory operand!"</q>);</td></tr>
<tr><th id="642">642</th><td></td></tr>
<tr><th id="643">643</th><td>    <i>// The scale should always be one of {1,2,4,8}.</i></td></tr>
<tr><th id="644">644</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (((Scale == 1 || Scale == 2 || Scale == 4 || Scale == 8)) &amp;&amp; &quot;Invalid scale!&quot;) ? void (0) : __assert_fail (&quot;((Scale == 1 || Scale == 2 || Scale == 4 || Scale == 8)) &amp;&amp; \&quot;Invalid scale!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/AsmParser/X86Operand.h&quot;, 645, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(((<a class="local col7 ref" href="#417Scale" title='Scale' data-ref="417Scale">Scale</a> == <var>1</var> || <a class="local col7 ref" href="#417Scale" title='Scale' data-ref="417Scale">Scale</a> == <var>2</var> || <a class="local col7 ref" href="#417Scale" title='Scale' data-ref="417Scale">Scale</a> == <var>4</var> || <a class="local col7 ref" href="#417Scale" title='Scale' data-ref="417Scale">Scale</a> == <var>8</var>)) &amp;&amp;</td></tr>
<tr><th id="645">645</th><td>           <q>"Invalid scale!"</q>);</td></tr>
<tr><th id="646">646</th><td>    <em>auto</em> <dfn class="local col4 decl" id="424Res" title='Res' data-type='std::unique_ptr&lt;llvm::X86Operand, std::default_delete&lt;llvm::X86Operand&gt; &gt;' data-ref="424Res">Res</dfn> = <span class="namespace">llvm::</span><a class="ref" href="../../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11make_uniqueEDpOT0_" title='llvm::make_unique' data-ref="_ZN4llvm11make_uniqueEDpOT0_">make_unique</a>&lt;<a class="type" href="#llvm::X86Operand" title='llvm::X86Operand' data-ref="llvm::X86Operand">X86Operand</a>&gt;(<a class="enum" href="#llvm::X86Operand::KindTy::Memory" title='llvm::X86Operand::KindTy::Memory' data-ref="llvm::X86Operand::KindTy::Memory">Memory</a>, <span class='refarg'><a class="local col8 ref" href="#418StartLoc" title='StartLoc' data-ref="418StartLoc">StartLoc</a></span>, <span class='refarg'><a class="local col9 ref" href="#419EndLoc" title='EndLoc' data-ref="419EndLoc">EndLoc</a></span>);</td></tr>
<tr><th id="647">647</th><td>    <a class="local col4 ref" href="#424Res" title='Res' data-ref="424Res">Res</a><a class="ref" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::SegReg" title='llvm::X86Operand::MemOp::SegReg' data-ref="llvm::X86Operand::MemOp::SegReg">SegReg</a>   = <a class="local col3 ref" href="#413SegReg" title='SegReg' data-ref="413SegReg">SegReg</a>;</td></tr>
<tr><th id="648">648</th><td>    <a class="local col4 ref" href="#424Res" title='Res' data-ref="424Res">Res</a><a class="ref" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Disp" title='llvm::X86Operand::MemOp::Disp' data-ref="llvm::X86Operand::MemOp::Disp">Disp</a>     = <a class="local col4 ref" href="#414Disp" title='Disp' data-ref="414Disp">Disp</a>;</td></tr>
<tr><th id="649">649</th><td>    <a class="local col4 ref" href="#424Res" title='Res' data-ref="424Res">Res</a><a class="ref" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::BaseReg" title='llvm::X86Operand::MemOp::BaseReg' data-ref="llvm::X86Operand::MemOp::BaseReg">BaseReg</a>  = <a class="local col5 ref" href="#415BaseReg" title='BaseReg' data-ref="415BaseReg">BaseReg</a>;</td></tr>
<tr><th id="650">650</th><td>    <a class="local col4 ref" href="#424Res" title='Res' data-ref="424Res">Res</a><a class="ref" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::IndexReg" title='llvm::X86Operand::MemOp::IndexReg' data-ref="llvm::X86Operand::MemOp::IndexReg">IndexReg</a> = <a class="local col6 ref" href="#416IndexReg" title='IndexReg' data-ref="416IndexReg">IndexReg</a>;</td></tr>
<tr><th id="651">651</th><td>    <a class="local col4 ref" href="#424Res" title='Res' data-ref="424Res">Res</a><a class="ref" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Scale" title='llvm::X86Operand::MemOp::Scale' data-ref="llvm::X86Operand::MemOp::Scale">Scale</a>    = <a class="local col7 ref" href="#417Scale" title='Scale' data-ref="417Scale">Scale</a>;</td></tr>
<tr><th id="652">652</th><td>    <a class="local col4 ref" href="#424Res" title='Res' data-ref="424Res">Res</a><a class="ref" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::Size" title='llvm::X86Operand::MemOp::Size' data-ref="llvm::X86Operand::MemOp::Size">Size</a>     = <a class="local col0 ref" href="#420Size" title='Size' data-ref="420Size">Size</a>;</td></tr>
<tr><th id="653">653</th><td>    <a class="local col4 ref" href="#424Res" title='Res' data-ref="424Res">Res</a><a class="ref" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::ModeSize" title='llvm::X86Operand::MemOp::ModeSize' data-ref="llvm::X86Operand::MemOp::ModeSize">ModeSize</a> = <a class="local col2 ref" href="#412ModeSize" title='ModeSize' data-ref="412ModeSize">ModeSize</a>;</td></tr>
<tr><th id="654">654</th><td>    <a class="local col4 ref" href="#424Res" title='Res' data-ref="424Res">Res</a><a class="ref" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="#llvm::X86Operand::(anonymous)::Mem" title='llvm::X86Operand::(anonymous union)::Mem' data-ref="llvm::X86Operand::(anonymous)::Mem">Mem</a>.<a class="ref" href="#llvm::X86Operand::MemOp::FrontendSize" title='llvm::X86Operand::MemOp::FrontendSize' data-ref="llvm::X86Operand::MemOp::FrontendSize">FrontendSize</a> = <a class="local col3 ref" href="#423FrontendSize" title='FrontendSize' data-ref="423FrontendSize">FrontendSize</a>;</td></tr>
<tr><th id="655">655</th><td>    <a class="local col4 ref" href="#424Res" title='Res' data-ref="424Res">Res</a><a class="ref" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="member" href="#llvm::X86Operand::SymName" title='llvm::X86Operand::SymName' data-ref="llvm::X86Operand::SymName">SymName</a>      <a class="ref" href="../../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSERKS0_">=</a> <a class="local col1 ref" href="#421SymName" title='SymName' data-ref="421SymName">SymName</a>;</td></tr>
<tr><th id="656">656</th><td>    <a class="local col4 ref" href="#424Res" title='Res' data-ref="424Res">Res</a><a class="ref" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="member" href="#llvm::X86Operand::OpDecl" title='llvm::X86Operand::OpDecl' data-ref="llvm::X86Operand::OpDecl">OpDecl</a>       = <a class="local col2 ref" href="#422OpDecl" title='OpDecl' data-ref="422OpDecl">OpDecl</a>;</td></tr>
<tr><th id="657">657</th><td>    <a class="local col4 ref" href="#424Res" title='Res' data-ref="424Res">Res</a><a class="ref" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="member" href="#llvm::X86Operand::AddressOf" title='llvm::X86Operand::AddressOf' data-ref="llvm::X86Operand::AddressOf">AddressOf</a>    = <b>false</b>;</td></tr>
<tr><th id="658">658</th><td>    <b>return</b> <a class="local col4 ref" href="#424Res" title='Res' data-ref="424Res">Res</a>;</td></tr>
<tr><th id="659">659</th><td>  }</td></tr>
<tr><th id="660">660</th><td>};</td></tr>
<tr><th id="661">661</th><td></td></tr>
<tr><th id="662">662</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="663">663</th><td></td></tr>
<tr><th id="664">664</th><td><u>#<span data-ppcond="9">endif</span> // LLVM_LIB_TARGET_X86_ASMPARSER_X86OPERAND_H</u></td></tr>
<tr><th id="665">665</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='X86AsmParser.cpp.html'>llvm/llvm/lib/Target/X86/AsmParser/X86AsmParser.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
