V 000050 55 1904          1463576577983 Structure
(_unit VHDL (vmuxregsre 0 17(structure 0 26))
	(_version vc6)
	(_time 1463576577984 2016.05.18 15:02:57)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code f2a7a5a2a4a4a3e5fbf6e0a8a6f4f5f5f1f5f0f4f7)
	(_ent
		(_time 1463576577967)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3iy
			(_object
				(_type (_int ~STRING~1572 1 811(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 811(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 813(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 814(_ent (_in((i 1))))))
				(_port (_int sp -1 1 815(_ent (_in((i 1))))))
				(_port (_int ck -1 1 816(_ent (_in((i 1))))))
				(_port (_int sd -1 1 817(_ent (_in((i 1))))))
				(_port (_int cd -1 1 818(_ent (_in((i 1))))))
				(_port (_int q -1 1 819(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 28(_comp .machxo2.components.fl1p3iy)
		(_gen
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3iy)
			(_gen
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 18(_ent(_in))))
		(_port (_int D1 -1 0 18(_ent(_in))))
		(_port (_int SD -1 0 18(_ent(_in))))
		(_port (_int SP -1 0 19(_ent(_in))))
		(_port (_int CK -1 0 19(_ent(_in))))
		(_port (_int LSR -1 0 19(_ent(_in))))
		(_port (_int Q -1 0 20(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000050 55 836           1463576577989 Structure
(_unit VHDL (vcc 0 39(structure 0 46))
	(_version vc6)
	(_time 1463576577990 2016.05.18 15:02:57)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code f2a7a5a2f3a5a5e5f5f4e1a8a0f5f4f4f1f4f1f5f4)
	(_ent
		(_time 1463576577987)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vhi
			(_object
				(_port (_int z -1 1 1462(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 48(_comp .machxo2.components.vhi)
		(_port
			((z)(PWR1))
		)
		(_use (_ent machxo2 vhi)
		)
	)
	(_object
		(_port (_int PWR1 -1 0 40(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000050 55 3046          1463576578014 Structure
(_unit VHDL (ccu2b0 0 58(structure 0 68))
	(_version vc6)
	(_time 1463576578015 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 11454016134740021211034e401712171216141213)
	(_ent
		(_time 1463576577998)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.CCU2D
			(_object
				(_type (_int ~STRING~15 1 107(_array -5 ((_uto i 1 i 2147483647)))))
				(_gen (_int inject1_0 0 1 107(_ent(_string \"YES"\))))
				(_type (_int ~STRING~151 1 108(_array -5 ((_uto i 1 i 2147483647)))))
				(_gen (_int inject1_1 1 1 108(_ent(_string \"YES"\))))
				(_gen (_int init0 -2 1 109(_ent(_string \"0000000000000000"\))))
				(_gen (_int init1 -3 1 110(_ent(_string \"0000000000000000"\))))
				(_port (_int A0 -4 1 113(_ent (_in))))
				(_port (_int A1 -4 1 113(_ent (_in))))
				(_port (_int B0 -4 1 114(_ent (_in))))
				(_port (_int B1 -4 1 114(_ent (_in))))
				(_port (_int C0 -4 1 115(_ent (_in))))
				(_port (_int C1 -4 1 115(_ent (_in))))
				(_port (_int D0 -4 1 116(_ent (_in))))
				(_port (_int D1 -4 1 116(_ent (_in))))
				(_port (_int CIN -4 1 117(_ent (_in))))
				(_port (_int S0 -4 1 118(_ent (_out))))
				(_port (_int S1 -4 1 118(_ent (_out))))
				(_port (_int COUT -4 1 119(_ent (_out))))
			)
		)
	)
	(_inst inst1 0 70(_comp .machxo2.components.CCU2D)
		(_gen
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"1111101010101010"\))
			((init1)(_string \"1111101010101010"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_ent machxo2 CCU2D)
			(_gen
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"1111101010101010"\))
				((init1)(_string \"1111101010101010"\))
			)
		)
	)
	(_object
		(_port (_int A0 -1 0 59(_ent(_in))))
		(_port (_int B0 -1 0 59(_ent(_in))))
		(_port (_int C0 -1 0 59(_ent(_in))))
		(_port (_int D0 -1 0 60(_ent(_in))))
		(_port (_int A1 -1 0 60(_ent(_in))))
		(_port (_int B1 -1 0 60(_ent(_in))))
		(_port (_int C1 -1 0 61(_ent(_in))))
		(_port (_int D1 -1 0 61(_ent(_in))))
		(_port (_int CI -1 0 61(_ent(_in))))
		(_port (_int S0 -1 0 62(_ent(_out))))
		(_port (_int S1 -1 0 62(_ent(_out))))
		(_port (_int CO1 -1 0 62(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (1 ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 836           1463576578020 Structure
(_unit VHDL (gnd 0 83(structure 0 90))
	(_version vc6)
	(_time 1463576578021 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 11454416454641071717544b441716174417151716)
	(_ent
		(_time 1463576578018)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.vlo
			(_object
				(_port (_int z -1 1 1468(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 92(_comp .machxo2.components.vlo)
		(_port
			((z)(PWR0))
		)
		(_use (_ent machxo2 vlo)
		)
	)
	(_object
		(_port (_int PWR0 -1 0 84(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000050 55 10343         1463576578029 Structure
(_unit VHDL (slice_0 0 102(structure 0 153))
	(_version vc6)
	(_time 1463576578030 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 2174702573767c3722262676677e702622277227282722)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576578024)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 176(_ent (_in))))
				(_port (_int D1 -5 0 176(_ent (_in))))
				(_port (_int SD -5 0 176(_ent (_in))))
				(_port (_int SP -5 0 177(_ent (_in))))
				(_port (_int CK -5 0 177(_ent (_in))))
				(_port (_int LSR -5 0 177(_ent (_in))))
				(_port (_int Q -5 0 178(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 181(_ent (_out))))
			)
		)
		(ccu2B0
			(_object
				(_port (_int A0 -5 0 184(_ent (_in))))
				(_port (_int B0 -5 0 184(_ent (_in))))
				(_port (_int C0 -5 0 184(_ent (_in))))
				(_port (_int D0 -5 0 185(_ent (_in))))
				(_port (_int A1 -5 0 185(_ent (_in))))
				(_port (_int B1 -5 0 185(_ent (_in))))
				(_port (_int C1 -5 0 186(_ent (_in))))
				(_port (_int D1 -5 0 186(_ent (_in))))
				(_port (_int CI -5 0 186(_ent (_in))))
				(_port (_int S0 -5 0 187(_ent (_out))))
				(_port (_int S1 -5 0 187(_ent (_out))))
				(_port (_int CO1 -5 0 187(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 190(_ent (_out))))
			)
		)
	)
	(_inst count_504_i6 0 193(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 196(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst count_504_i5 0 198(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst count_504_add_4_7 0 201(_comp ccu2B0)
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu2B0)
		)
	)
	(_inst DRIVEGND 0 205(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 209
		(_object
			(_prcs
				(line__211(_arch 0 0 211(_procedure_call (_trgt(12))(_sens(0)))))
				(line__212(_arch 1 0 212(_procedure_call (_trgt(13))(_sens(1)))))
				(line__213(_arch 2 0 213(_procedure_call (_trgt(14))(_sens(2)))))
				(line__214(_arch 3 0 214(_procedure_call (_trgt(16))(_sens(3)))))
				(line__215(_arch 4 0 215(_procedure_call (_trgt(18))(_sens(4)))))
				(line__216(_arch 5 0 216(_procedure_call (_trgt(20))(_sens(5)))))
				(line__217(_arch 6 0 217(_procedure_call (_trgt(22))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 221
		(_object
			(_prcs
				(line__223(_arch 7 0 223(_procedure_call (_trgt(15))(_sens(14)))))
				(line__224(_arch 8 0 224(_procedure_call (_trgt(17))(_sens(16)))))
				(line__225(_arch 9 0 225(_procedure_call (_trgt(19))(_sens(18)))))
				(line__226(_arch 10 0 226(_procedure_call (_trgt(21))(_sens(20)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 105 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 106 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 107 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 108(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 108(_ent gms(_string \"SLICE_0"\))))
		(_gen (_int tipd_A1 -3 0 110(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 111(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 112(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 113(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 114(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 115(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 116(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 117(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 118(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 119(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F1 -3 0 120(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_FCO -3 0 121(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 122(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 123(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F0 -3 0 124(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F1 -3 0 125(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_FCO -3 0 126(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 127 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 128 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 129 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 130 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 131 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 132 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 133 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 134 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 135 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 136 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 137 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 138 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 139 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 140 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 141 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 142 \0 ns\ (_ent((ns 0)))))
		(_port (_int A1 -5 0 144(_ent(_in))))
		(_port (_int A0 -5 0 144(_ent(_in))))
		(_port (_int DI1 -5 0 144(_ent(_in))))
		(_port (_int DI0 -5 0 145(_ent(_in))))
		(_port (_int LSR -5 0 145(_ent(_in))))
		(_port (_int CLK -5 0 145(_ent(_in))))
		(_port (_int FCI -5 0 146(_ent(_in))))
		(_port (_int F0 -5 0 146(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 146(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 147(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 147(_ent(_out)(_param_out))))
		(_port (_int FCO -5 0 147(_ent(_out)(_param_out))))
		(_sig (_int A1_ipd -5 0 156(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 157(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 158(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 159(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 160(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 161(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 162(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 163(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 164(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 165(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -5 0 166(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 167(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 168(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 169(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 170(_arch(_uni((i 1))))))
		(_sig (_int FCO_out -5 0 171(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 173(_arch(_uni))))
		(_sig (_int GNDI -5 0 174(_arch(_uni))))
		(_var (_int F0_zd -5 0 231(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 232(_prcs 0)))
		(_var (_int Q0_zd -5 0 233(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 234(_prcs 0)))
		(_var (_int F1_zd -5 0 235(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 236(_prcs 0)))
		(_var (_int Q1_zd -5 0 237(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 238(_prcs 0)))
		(_var (_int FCO_zd -5 0 239(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -8 0 240(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 242(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 243(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 244(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 245(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 246(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 247(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 248(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 249(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 250(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 251(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 11 0 229(_prcs (_simple)(_trgt(7)(8)(9)(10)(11))(_sens(12)(13)(15)(17)(19)(21)(22)(23)(24)(25)(26)(27))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(5395276)
		(12358)
		(12369)
		(12614)
		(12625)
		(5194566)
	)
	(_model . Structure 12 -1)
)
V 000050 55 10343         1463576578035 Structure
(_unit VHDL (slice_1 0 404(structure 0 455))
	(_version vc6)
	(_time 1463576578036 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 2174702573767c3722262676677e712622277227282722)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576578033)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 478(_ent (_in))))
				(_port (_int D1 -5 0 478(_ent (_in))))
				(_port (_int SD -5 0 478(_ent (_in))))
				(_port (_int SP -5 0 479(_ent (_in))))
				(_port (_int CK -5 0 479(_ent (_in))))
				(_port (_int LSR -5 0 479(_ent (_in))))
				(_port (_int Q -5 0 480(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 483(_ent (_out))))
			)
		)
		(ccu2B0
			(_object
				(_port (_int A0 -5 0 486(_ent (_in))))
				(_port (_int B0 -5 0 486(_ent (_in))))
				(_port (_int C0 -5 0 486(_ent (_in))))
				(_port (_int D0 -5 0 487(_ent (_in))))
				(_port (_int A1 -5 0 487(_ent (_in))))
				(_port (_int B1 -5 0 487(_ent (_in))))
				(_port (_int C1 -5 0 488(_ent (_in))))
				(_port (_int D1 -5 0 488(_ent (_in))))
				(_port (_int CI -5 0 488(_ent (_in))))
				(_port (_int S0 -5 0 489(_ent (_out))))
				(_port (_int S1 -5 0 489(_ent (_out))))
				(_port (_int CO1 -5 0 489(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 492(_ent (_out))))
			)
		)
	)
	(_inst count_504_i4 0 495(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 498(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst count_504_i3 0 500(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst count_504_add_4_5 0 503(_comp ccu2B0)
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu2B0)
		)
	)
	(_inst DRIVEGND 0 507(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 511
		(_object
			(_prcs
				(line__513(_arch 0 0 513(_procedure_call (_trgt(12))(_sens(0)))))
				(line__514(_arch 1 0 514(_procedure_call (_trgt(13))(_sens(1)))))
				(line__515(_arch 2 0 515(_procedure_call (_trgt(14))(_sens(2)))))
				(line__516(_arch 3 0 516(_procedure_call (_trgt(16))(_sens(3)))))
				(line__517(_arch 4 0 517(_procedure_call (_trgt(18))(_sens(4)))))
				(line__518(_arch 5 0 518(_procedure_call (_trgt(20))(_sens(5)))))
				(line__519(_arch 6 0 519(_procedure_call (_trgt(22))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 523
		(_object
			(_prcs
				(line__525(_arch 7 0 525(_procedure_call (_trgt(15))(_sens(14)))))
				(line__526(_arch 8 0 526(_procedure_call (_trgt(17))(_sens(16)))))
				(line__527(_arch 9 0 527(_procedure_call (_trgt(19))(_sens(18)))))
				(line__528(_arch 10 0 528(_procedure_call (_trgt(21))(_sens(20)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 407 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 408 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 409 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 410(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 410(_ent gms(_string \"SLICE_1"\))))
		(_gen (_int tipd_A1 -3 0 412(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 413(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 414(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 415(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 416(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 417(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 418(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 419(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 420(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 421(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F1 -3 0 422(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_FCO -3 0 423(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 424(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 425(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F0 -3 0 426(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F1 -3 0 427(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_FCO -3 0 428(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 429 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 430 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 431 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 432 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 433 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 434 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 435 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 436 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 437 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 438 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 439 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 440 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 441 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 442 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 443 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 444 \0 ns\ (_ent((ns 0)))))
		(_port (_int A1 -5 0 446(_ent(_in))))
		(_port (_int A0 -5 0 446(_ent(_in))))
		(_port (_int DI1 -5 0 446(_ent(_in))))
		(_port (_int DI0 -5 0 447(_ent(_in))))
		(_port (_int LSR -5 0 447(_ent(_in))))
		(_port (_int CLK -5 0 447(_ent(_in))))
		(_port (_int FCI -5 0 448(_ent(_in))))
		(_port (_int F0 -5 0 448(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 448(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 449(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 449(_ent(_out)(_param_out))))
		(_port (_int FCO -5 0 449(_ent(_out)(_param_out))))
		(_sig (_int A1_ipd -5 0 458(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 459(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 460(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 461(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 462(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 463(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 464(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 465(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 466(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 467(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -5 0 468(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 469(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 470(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 471(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 472(_arch(_uni((i 1))))))
		(_sig (_int FCO_out -5 0 473(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 475(_arch(_uni))))
		(_sig (_int GNDI -5 0 476(_arch(_uni))))
		(_var (_int F0_zd -5 0 533(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 534(_prcs 0)))
		(_var (_int Q0_zd -5 0 535(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 536(_prcs 0)))
		(_var (_int F1_zd -5 0 537(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 538(_prcs 0)))
		(_var (_int Q1_zd -5 0 539(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 540(_prcs 0)))
		(_var (_int FCO_zd -5 0 541(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -8 0 542(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 544(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 545(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 546(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 547(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 548(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 549(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 550(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 551(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 552(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 553(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 11 0 531(_prcs (_simple)(_trgt(7)(8)(9)(10)(11))(_sens(12)(13)(15)(17)(19)(21)(22)(23)(24)(25)(26)(27))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(5395276)
		(12358)
		(12369)
		(12614)
		(12625)
		(5194566)
	)
	(_model . Structure 12 -1)
)
V 000050 55 10343         1463576578075 Structure
(_unit VHDL (slice_2 0 706(structure 0 757))
	(_version vc6)
	(_time 1463576578076 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 5005015303070d4653575707160f035753560356595653)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576578061)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 780(_ent (_in))))
				(_port (_int D1 -5 0 780(_ent (_in))))
				(_port (_int SD -5 0 780(_ent (_in))))
				(_port (_int SP -5 0 781(_ent (_in))))
				(_port (_int CK -5 0 781(_ent (_in))))
				(_port (_int LSR -5 0 781(_ent (_in))))
				(_port (_int Q -5 0 782(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 785(_ent (_out))))
			)
		)
		(ccu2B0
			(_object
				(_port (_int A0 -5 0 788(_ent (_in))))
				(_port (_int B0 -5 0 788(_ent (_in))))
				(_port (_int C0 -5 0 788(_ent (_in))))
				(_port (_int D0 -5 0 789(_ent (_in))))
				(_port (_int A1 -5 0 789(_ent (_in))))
				(_port (_int B1 -5 0 789(_ent (_in))))
				(_port (_int C1 -5 0 790(_ent (_in))))
				(_port (_int D1 -5 0 790(_ent (_in))))
				(_port (_int CI -5 0 790(_ent (_in))))
				(_port (_int S0 -5 0 791(_ent (_out))))
				(_port (_int S1 -5 0 791(_ent (_out))))
				(_port (_int CO1 -5 0 791(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 794(_ent (_out))))
			)
		)
	)
	(_inst count_504_i2 0 797(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 800(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst count_504_i1 0 802(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst count_504_add_4_3 0 805(_comp ccu2B0)
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu2B0)
		)
	)
	(_inst DRIVEGND 0 809(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 813
		(_object
			(_prcs
				(line__815(_arch 0 0 815(_procedure_call (_trgt(12))(_sens(0)))))
				(line__816(_arch 1 0 816(_procedure_call (_trgt(13))(_sens(1)))))
				(line__817(_arch 2 0 817(_procedure_call (_trgt(14))(_sens(2)))))
				(line__818(_arch 3 0 818(_procedure_call (_trgt(16))(_sens(3)))))
				(line__819(_arch 4 0 819(_procedure_call (_trgt(18))(_sens(4)))))
				(line__820(_arch 5 0 820(_procedure_call (_trgt(20))(_sens(5)))))
				(line__821(_arch 6 0 821(_procedure_call (_trgt(22))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 825
		(_object
			(_prcs
				(line__827(_arch 7 0 827(_procedure_call (_trgt(15))(_sens(14)))))
				(line__828(_arch 8 0 828(_procedure_call (_trgt(17))(_sens(16)))))
				(line__829(_arch 9 0 829(_procedure_call (_trgt(19))(_sens(18)))))
				(line__830(_arch 10 0 830(_procedure_call (_trgt(21))(_sens(20)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 709 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 710 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 711 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 712(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 712(_ent gms(_string \"SLICE_2"\))))
		(_gen (_int tipd_A1 -3 0 714(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 715(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 716(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 717(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 718(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 719(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 720(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 721(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 722(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 723(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F1 -3 0 724(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_FCO -3 0 725(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 726(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 727(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F0 -3 0 728(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F1 -3 0 729(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_FCO -3 0 730(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 731 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 732 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 733 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 734 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 735 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 736 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 737 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 738 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 739 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 740 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 741 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 742 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 743 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 744 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 745 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 746 \0 ns\ (_ent((ns 0)))))
		(_port (_int A1 -5 0 748(_ent(_in))))
		(_port (_int A0 -5 0 748(_ent(_in))))
		(_port (_int DI1 -5 0 748(_ent(_in))))
		(_port (_int DI0 -5 0 749(_ent(_in))))
		(_port (_int LSR -5 0 749(_ent(_in))))
		(_port (_int CLK -5 0 749(_ent(_in))))
		(_port (_int FCI -5 0 750(_ent(_in))))
		(_port (_int F0 -5 0 750(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 750(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 751(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 751(_ent(_out)(_param_out))))
		(_port (_int FCO -5 0 751(_ent(_out)(_param_out))))
		(_sig (_int A1_ipd -5 0 760(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 761(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 762(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 763(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 764(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 765(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 766(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 767(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 768(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 769(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -5 0 770(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 771(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 772(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 773(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 774(_arch(_uni((i 1))))))
		(_sig (_int FCO_out -5 0 775(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 777(_arch(_uni))))
		(_sig (_int GNDI -5 0 778(_arch(_uni))))
		(_var (_int F0_zd -5 0 835(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 836(_prcs 0)))
		(_var (_int Q0_zd -5 0 837(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 838(_prcs 0)))
		(_var (_int F1_zd -5 0 839(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 840(_prcs 0)))
		(_var (_int Q1_zd -5 0 841(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 842(_prcs 0)))
		(_var (_int FCO_zd -5 0 843(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -8 0 844(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 846(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 847(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 848(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 849(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 850(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 851(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 852(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 853(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 854(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 855(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 11 0 833(_prcs (_simple)(_trgt(7)(8)(9)(10)(11))(_sens(12)(13)(15)(17)(19)(21)(22)(23)(24)(25)(26)(27))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(5395276)
		(12358)
		(12369)
		(12614)
		(12625)
		(5194566)
	)
	(_model . Structure 12 -1)
)
V 000050 55 3078          1463576578081 Structure
(_unit VHDL (ccu20001 0 1008(structure 0 1018))
	(_version vc6)
	(_time 1463576578082 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 50040153530601435355400f015350535156535653)
	(_ent
		(_time 1463576578079)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.CCU2D
			(_object
				(_type (_int ~STRING~15 1 107(_array -5 ((_uto i 1 i 2147483647)))))
				(_gen (_int inject1_0 0 1 107(_ent(_string \"YES"\))))
				(_type (_int ~STRING~151 1 108(_array -5 ((_uto i 1 i 2147483647)))))
				(_gen (_int inject1_1 1 1 108(_ent(_string \"YES"\))))
				(_gen (_int init0 -2 1 109(_ent(_string \"0000000000000000"\))))
				(_gen (_int init1 -3 1 110(_ent(_string \"0000000000000000"\))))
				(_port (_int A0 -4 1 113(_ent (_in))))
				(_port (_int A1 -4 1 113(_ent (_in))))
				(_port (_int B0 -4 1 114(_ent (_in))))
				(_port (_int B1 -4 1 114(_ent (_in))))
				(_port (_int C0 -4 1 115(_ent (_in))))
				(_port (_int C1 -4 1 115(_ent (_in))))
				(_port (_int D0 -4 1 116(_ent (_in))))
				(_port (_int D1 -4 1 116(_ent (_in))))
				(_port (_int CIN -4 1 117(_ent (_in))))
				(_port (_int S0 -4 1 118(_ent (_out))))
				(_port (_int S1 -4 1 118(_ent (_out))))
				(_port (_int COUT -4 1 119(_ent (_out))))
			)
		)
	)
	(_inst inst1 0 1020(_comp .machxo2.components.CCU2D)
		(_gen
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"1111000000000000"\))
			((init1)(_string \"0000010101010101"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_ent machxo2 CCU2D)
			(_gen
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"1111000000000000"\))
				((init1)(_string \"0000010101010101"\))
			)
		)
	)
	(_object
		(_port (_int A0 -1 0 1009(_ent(_in))))
		(_port (_int B0 -1 0 1009(_ent(_in))))
		(_port (_int C0 -1 0 1009(_ent(_in))))
		(_port (_int D0 -1 0 1010(_ent(_in))))
		(_port (_int A1 -1 0 1010(_ent(_in))))
		(_port (_int B1 -1 0 1010(_ent(_in))))
		(_port (_int C1 -1 0 1011(_ent(_in))))
		(_port (_int D1 -1 0 1011(_ent(_in))))
		(_port (_int CI -1 0 1011(_ent(_in))))
		(_port (_int S0 -1 0 1012(_ent(_out))))
		(_port (_int S1 -1 0 1012(_ent(_out))))
		(_port (_int CO1 -1 0 1012(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (1 ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 8104          1463576578125 Structure
(_unit VHDL (slice_3 0 1033(structure 0 1070))
	(_version vc6)
	(_time 1463576578126 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 7f2a2e7e7a28226928706a26787c7c787c792c7976)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576578123)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 1087(_ent (_in))))
				(_port (_int D1 -5 0 1087(_ent (_in))))
				(_port (_int SD -5 0 1087(_ent (_in))))
				(_port (_int SP -5 0 1088(_ent (_in))))
				(_port (_int CK -5 0 1088(_ent (_in))))
				(_port (_int LSR -5 0 1088(_ent (_in))))
				(_port (_int Q -5 0 1089(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1092(_ent (_out))))
			)
		)
		(ccu20001
			(_object
				(_port (_int A0 -5 0 1098(_ent (_in))))
				(_port (_int B0 -5 0 1098(_ent (_in))))
				(_port (_int C0 -5 0 1098(_ent (_in))))
				(_port (_int D0 -5 0 1099(_ent (_in))))
				(_port (_int A1 -5 0 1099(_ent (_in))))
				(_port (_int B1 -5 0 1099(_ent (_in))))
				(_port (_int C1 -5 0 1100(_ent (_in))))
				(_port (_int D1 -5 0 1100(_ent (_in))))
				(_port (_int CI -5 0 1100(_ent (_in))))
				(_port (_int S0 -5 0 1101(_ent (_out))))
				(_port (_int S1 -5 0 1101(_ent (_out))))
				(_port (_int CO1 -5 0 1101(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1095(_ent (_out))))
			)
		)
	)
	(_inst count_504_i0 0 1104(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 1107(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst count_504_add_4_1 0 1109(_comp ccu20001)
		(_port
			((A0)(GNDI))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(GNDI))
			((S0)(_open))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu20001)
		)
	)
	(_inst DRIVEGND 0 1113(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1117
		(_object
			(_prcs
				(line__1119(_arch 0 0 1119(_procedure_call (_trgt(7))(_sens(0)))))
				(line__1120(_arch 1 0 1120(_procedure_call (_trgt(8))(_sens(1)))))
				(line__1121(_arch 2 0 1121(_procedure_call (_trgt(10))(_sens(2)))))
				(line__1122(_arch 3 0 1122(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 1126
		(_object
			(_prcs
				(line__1128(_arch 4 0 1128(_procedure_call (_trgt(9))(_sens(8)))))
				(line__1129(_arch 5 0 1129(_procedure_call (_trgt(11))(_sens(10)))))
				(line__1130(_arch 6 0 1130(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1036 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1037 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1038 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1039(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1039(_ent gms(_string \"SLICE_3"\))))
		(_gen (_int tipd_A1 -3 0 1041(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 1042(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 1043(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1044(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 1045(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 1046(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 1047(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1048 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 1049 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 1050 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 1051 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 1052 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 1053 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 1054 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 1055 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 1056 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 1057 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1058 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1059 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1060 \0 ns\ (_ent((ns 0)))))
		(_port (_int A1 -5 0 1062(_ent(_in))))
		(_port (_int DI1 -5 0 1062(_ent(_in))))
		(_port (_int LSR -5 0 1062(_ent(_in))))
		(_port (_int CLK -5 0 1063(_ent(_in))))
		(_port (_int F1 -5 0 1063(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 1063(_ent(_out)(_param_out))))
		(_port (_int FCO -5 0 1064(_ent(_out)(_param_out))))
		(_sig (_int A1_ipd -5 0 1073(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 1074(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 1075(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 1076(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 1077(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1078(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1079(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F1_out -5 0 1080(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 1081(_arch(_uni((i 1))))))
		(_sig (_int FCO_out -5 0 1082(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 1084(_arch(_uni))))
		(_sig (_int GNDI -5 0 1085(_arch(_uni))))
		(_var (_int F1_zd -5 0 1135(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 1136(_prcs 0)))
		(_var (_int Q1_zd -5 0 1137(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 1138(_prcs 0)))
		(_var (_int FCO_zd -5 0 1139(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -8 0 1140(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 1142(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 1143(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 1144(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 1145(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 1146(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 1147(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 1148(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 1149(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 7 0 1133(_prcs (_simple)(_trgt(4)(5)(6))(_sens(7)(9)(11)(13)(14)(15)(16))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(5395276)
		(12614)
		(12625)
		(5194566)
	)
	(_model . Structure 8 -1)
)
V 000050 55 3078          1463576578141 Structure
(_unit VHDL (ccu20002 0 1253(structure 0 1263))
	(_version vc6)
	(_time 1463576578142 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 8edadf80d8d8df9d8d8b9ed1df8d8e8d8c888d888d)
	(_ent
		(_time 1463576578139)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.CCU2D
			(_object
				(_type (_int ~STRING~15 1 107(_array -5 ((_uto i 1 i 2147483647)))))
				(_gen (_int inject1_0 0 1 107(_ent(_string \"YES"\))))
				(_type (_int ~STRING~151 1 108(_array -5 ((_uto i 1 i 2147483647)))))
				(_gen (_int inject1_1 1 1 108(_ent(_string \"YES"\))))
				(_gen (_int init0 -2 1 109(_ent(_string \"0000000000000000"\))))
				(_gen (_int init1 -3 1 110(_ent(_string \"0000000000000000"\))))
				(_port (_int A0 -4 1 113(_ent (_in))))
				(_port (_int A1 -4 1 113(_ent (_in))))
				(_port (_int B0 -4 1 114(_ent (_in))))
				(_port (_int B1 -4 1 114(_ent (_in))))
				(_port (_int C0 -4 1 115(_ent (_in))))
				(_port (_int C1 -4 1 115(_ent (_in))))
				(_port (_int D0 -4 1 116(_ent (_in))))
				(_port (_int D1 -4 1 116(_ent (_in))))
				(_port (_int CIN -4 1 117(_ent (_in))))
				(_port (_int S0 -4 1 118(_ent (_out))))
				(_port (_int S1 -4 1 118(_ent (_out))))
				(_port (_int COUT -4 1 119(_ent (_out))))
			)
		)
	)
	(_inst inst1 0 1265(_comp .machxo2.components.CCU2D)
		(_gen
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0011100110011001"\))
			((init1)(_string \"0000000000000000"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_ent machxo2 CCU2D)
			(_gen
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0011100110011001"\))
				((init1)(_string \"0000000000000000"\))
			)
		)
	)
	(_object
		(_port (_int A0 -1 0 1254(_ent(_in))))
		(_port (_int B0 -1 0 1254(_ent(_in))))
		(_port (_int C0 -1 0 1254(_ent(_in))))
		(_port (_int D0 -1 0 1255(_ent(_in))))
		(_port (_int A1 -1 0 1255(_ent(_in))))
		(_port (_int B1 -1 0 1255(_ent(_in))))
		(_port (_int C1 -1 0 1256(_ent(_in))))
		(_port (_int D1 -1 0 1256(_ent(_in))))
		(_port (_int CI -1 0 1256(_ent(_in))))
		(_port (_int S0 -1 0 1257(_ent(_out))))
		(_port (_int S1 -1 0 1257(_ent(_out))))
		(_port (_int CO1 -1 0 1257(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (1 ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 4158          1463576578156 Structure
(_unit VHDL (slice_4 0 1278(structure 0 1300))
	(_version vc6)
	(_time 1463576578157 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 9ecbcf9198c9c38898c98bc7999d9a999d98cd9897)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576578154)
	)
	(_vital vital_level0)
	(_comp
		(ccu20002
			(_object
				(_port (_int A0 -4 0 1313(_ent (_in))))
				(_port (_int B0 -4 0 1313(_ent (_in))))
				(_port (_int C0 -4 0 1313(_ent (_in))))
				(_port (_int D0 -4 0 1314(_ent (_in))))
				(_port (_int A1 -4 0 1314(_ent (_in))))
				(_port (_int B1 -4 0 1314(_ent (_in))))
				(_port (_int C1 -4 0 1315(_ent (_in))))
				(_port (_int D1 -4 0 1315(_ent (_in))))
				(_port (_int CI -4 0 1315(_ent (_in))))
				(_port (_int S0 -4 0 1316(_ent (_out))))
				(_port (_int S1 -4 0 1316(_ent (_out))))
				(_port (_int CO1 -4 0 1316(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1310(_ent (_out))))
			)
		)
	)
	(_inst sub_492_add_2_25 0 1319(_comp ccu20002)
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(GNDI))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(F1_out))
			((CO1)(_open))
		)
		(_use (_ent . ccu20002)
		)
	)
	(_inst DRIVEGND 0 1323(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1327
		(_object
			(_prcs
				(line__1329(_arch 0 0 1329(_procedure_call (_trgt(4))(_sens(0)))))
				(line__1330(_arch 1 0 1330(_procedure_call (_trgt(5))(_sens(1)))))
				(line__1331(_arch 2 0 1331(_procedure_call (_trgt(6))(_sens(2)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1281 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1282 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 1283 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 1284(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1284(_ent(_string \"SLICE_4"\))))
		(_gen (_int tipd_B0 -3 0 1286(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1287(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 1288(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F1 -3 0 1289(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F1 -3 0 1290(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F1 -3 0 1291(_ent(((ns 0))((ns 0))))))
		(_port (_int B0 -4 0 1293(_ent(_in))))
		(_port (_int A0 -4 0 1293(_ent(_in))))
		(_port (_int FCI -4 0 1293(_ent(_in))))
		(_port (_int F1 -4 0 1294(_ent(_out)(_param_out))))
		(_sig (_int B0_ipd -4 0 1303(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 1304(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -4 0 1305(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F1_out -4 0 1306(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1308(_arch(_uni))))
		(_var (_int F1_zd -4 0 1335(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 1336(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 3 0 1334(_prcs (_simple)(_trgt(3))(_sens(4)(5)(6)(7))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12614)
	)
	(_model . Structure 4 -1)
)
V 000050 55 3078          1463576578162 Structure
(_unit VHDL (ccu20003 0 1371(structure 0 1381))
	(_version vc6)
	(_time 1463576578163 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 9ecacf91c8c8cf8d9d9b8ec1cf9d9e9d9d989d989d)
	(_ent
		(_time 1463576578160)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.CCU2D
			(_object
				(_type (_int ~STRING~15 1 107(_array -5 ((_uto i 1 i 2147483647)))))
				(_gen (_int inject1_0 0 1 107(_ent(_string \"YES"\))))
				(_type (_int ~STRING~151 1 108(_array -5 ((_uto i 1 i 2147483647)))))
				(_gen (_int inject1_1 1 1 108(_ent(_string \"YES"\))))
				(_gen (_int init0 -2 1 109(_ent(_string \"0000000000000000"\))))
				(_gen (_int init1 -3 1 110(_ent(_string \"0000000000000000"\))))
				(_port (_int A0 -4 1 113(_ent (_in))))
				(_port (_int A1 -4 1 113(_ent (_in))))
				(_port (_int B0 -4 1 114(_ent (_in))))
				(_port (_int B1 -4 1 114(_ent (_in))))
				(_port (_int C0 -4 1 115(_ent (_in))))
				(_port (_int C1 -4 1 115(_ent (_in))))
				(_port (_int D0 -4 1 116(_ent (_in))))
				(_port (_int D1 -4 1 116(_ent (_in))))
				(_port (_int CIN -4 1 117(_ent (_in))))
				(_port (_int S0 -4 1 118(_ent (_out))))
				(_port (_int S1 -4 1 118(_ent (_out))))
				(_port (_int COUT -4 1 119(_ent (_out))))
			)
		)
	)
	(_inst inst1 0 1383(_comp .machxo2.components.CCU2D)
		(_gen
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0011100110011001"\))
			((init1)(_string \"0011100110011001"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_ent machxo2 CCU2D)
			(_gen
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0011100110011001"\))
				((init1)(_string \"0011100110011001"\))
			)
		)
	)
	(_object
		(_port (_int A0 -1 0 1372(_ent(_in))))
		(_port (_int B0 -1 0 1372(_ent(_in))))
		(_port (_int C0 -1 0 1372(_ent(_in))))
		(_port (_int D0 -1 0 1373(_ent(_in))))
		(_port (_int A1 -1 0 1373(_ent(_in))))
		(_port (_int B1 -1 0 1373(_ent(_in))))
		(_port (_int C1 -1 0 1374(_ent(_in))))
		(_port (_int D1 -1 0 1374(_ent(_in))))
		(_port (_int CI -1 0 1374(_ent(_in))))
		(_port (_int S0 -1 0 1375(_ent(_out))))
		(_port (_int S1 -1 0 1375(_ent(_out))))
		(_port (_int CO1 -1 0 1375(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (1 ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 4807          1463576578172 Structure
(_unit VHDL (slice_5 0 1396(structure 0 1422))
	(_version vc6)
	(_time 1463576578173 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code adf8fcfaaafaf0bba8a3b8f4aaaea8aaaeabfeaba4)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576578170)
	)
	(_vital vital_level0)
	(_comp
		(ccu20003
			(_object
				(_port (_int A0 -4 0 1437(_ent (_in))))
				(_port (_int B0 -4 0 1437(_ent (_in))))
				(_port (_int C0 -4 0 1437(_ent (_in))))
				(_port (_int D0 -4 0 1438(_ent (_in))))
				(_port (_int A1 -4 0 1438(_ent (_in))))
				(_port (_int B1 -4 0 1438(_ent (_in))))
				(_port (_int C1 -4 0 1439(_ent (_in))))
				(_port (_int D1 -4 0 1439(_ent (_in))))
				(_port (_int CI -4 0 1439(_ent (_in))))
				(_port (_int S0 -4 0 1440(_ent (_out))))
				(_port (_int S1 -4 0 1440(_ent (_out))))
				(_port (_int CO1 -4 0 1440(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1434(_ent (_out))))
			)
		)
	)
	(_inst sub_492_add_2_23 0 1443(_comp ccu20003)
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu20003)
		)
	)
	(_inst DRIVEGND 0 1447(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1451
		(_object
			(_prcs
				(line__1453(_arch 0 0 1453(_procedure_call (_trgt(6))(_sens(0)))))
				(line__1454(_arch 1 0 1454(_procedure_call (_trgt(7))(_sens(1)))))
				(line__1455(_arch 2 0 1455(_procedure_call (_trgt(8))(_sens(2)))))
				(line__1456(_arch 3 0 1456(_procedure_call (_trgt(9))(_sens(3)))))
				(line__1457(_arch 4 0 1457(_procedure_call (_trgt(10))(_sens(4)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1399 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1400 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 1401 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 1402(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1402(_ent(_string \"SLICE_5"\))))
		(_gen (_int tipd_B1 -3 0 1404(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1405(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1406(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1407(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 1408(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_FCO -3 0 1409(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 1410(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_FCO -3 0 1411(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_FCO -3 0 1412(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_FCO -3 0 1413(_ent(((ns 0))((ns 0))))))
		(_port (_int B1 -4 0 1415(_ent(_in))))
		(_port (_int A1 -4 0 1415(_ent(_in))))
		(_port (_int B0 -4 0 1415(_ent(_in))))
		(_port (_int A0 -4 0 1416(_ent(_in))))
		(_port (_int FCI -4 0 1416(_ent(_in))))
		(_port (_int FCO -4 0 1416(_ent(_out)(_param_out))))
		(_sig (_int B1_ipd -4 0 1425(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 1426(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 1427(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 1428(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -4 0 1429(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCO_out -4 0 1430(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1432(_arch(_uni))))
		(_var (_int FCO_zd -4 0 1461(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -6 0 1462(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 5 0 1460(_prcs (_simple)(_trgt(5))(_sens(6)(7)(8)(9)(10)(11))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5194566)
	)
	(_model . Structure 6 -1)
)
V 000050 55 4807          1463576578187 Structure
(_unit VHDL (slice_6 0 1503(structure 0 1529))
	(_version vc6)
	(_time 1463576578188 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code bde8ece9baeae0abb8b3a8e4babebbbabebbeebbb4)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576578185)
	)
	(_vital vital_level0)
	(_comp
		(ccu20003
			(_object
				(_port (_int A0 -4 0 1544(_ent (_in))))
				(_port (_int B0 -4 0 1544(_ent (_in))))
				(_port (_int C0 -4 0 1544(_ent (_in))))
				(_port (_int D0 -4 0 1545(_ent (_in))))
				(_port (_int A1 -4 0 1545(_ent (_in))))
				(_port (_int B1 -4 0 1545(_ent (_in))))
				(_port (_int C1 -4 0 1546(_ent (_in))))
				(_port (_int D1 -4 0 1546(_ent (_in))))
				(_port (_int CI -4 0 1546(_ent (_in))))
				(_port (_int S0 -4 0 1547(_ent (_out))))
				(_port (_int S1 -4 0 1547(_ent (_out))))
				(_port (_int CO1 -4 0 1547(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1541(_ent (_out))))
			)
		)
	)
	(_inst sub_492_add_2_21 0 1550(_comp ccu20003)
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu20003)
		)
	)
	(_inst DRIVEGND 0 1554(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1558
		(_object
			(_prcs
				(line__1560(_arch 0 0 1560(_procedure_call (_trgt(6))(_sens(0)))))
				(line__1561(_arch 1 0 1561(_procedure_call (_trgt(7))(_sens(1)))))
				(line__1562(_arch 2 0 1562(_procedure_call (_trgt(8))(_sens(2)))))
				(line__1563(_arch 3 0 1563(_procedure_call (_trgt(9))(_sens(3)))))
				(line__1564(_arch 4 0 1564(_procedure_call (_trgt(10))(_sens(4)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1506 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1507 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 1508 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 1509(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1509(_ent(_string \"SLICE_6"\))))
		(_gen (_int tipd_B1 -3 0 1511(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1512(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1513(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1514(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 1515(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_FCO -3 0 1516(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 1517(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_FCO -3 0 1518(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_FCO -3 0 1519(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_FCO -3 0 1520(_ent(((ns 0))((ns 0))))))
		(_port (_int B1 -4 0 1522(_ent(_in))))
		(_port (_int A1 -4 0 1522(_ent(_in))))
		(_port (_int B0 -4 0 1522(_ent(_in))))
		(_port (_int A0 -4 0 1523(_ent(_in))))
		(_port (_int FCI -4 0 1523(_ent(_in))))
		(_port (_int FCO -4 0 1523(_ent(_out)(_param_out))))
		(_sig (_int B1_ipd -4 0 1532(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 1533(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 1534(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 1535(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -4 0 1536(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCO_out -4 0 1537(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1539(_arch(_uni))))
		(_var (_int FCO_zd -4 0 1568(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -6 0 1569(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 5 0 1567(_prcs (_simple)(_trgt(5))(_sens(6)(7)(8)(9)(10)(11))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5194566)
	)
	(_model . Structure 6 -1)
)
V 000050 55 3078          1463576578193 Structure
(_unit VHDL (ccu20004 0 1610(structure 0 1620))
	(_version vc6)
	(_time 1463576578194 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code bde9ece9eaebecaebeb8ade2ecbebdbeb9bbbebbbe)
	(_ent
		(_time 1463576578191)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.CCU2D
			(_object
				(_type (_int ~STRING~15 1 107(_array -5 ((_uto i 1 i 2147483647)))))
				(_gen (_int inject1_0 0 1 107(_ent(_string \"YES"\))))
				(_type (_int ~STRING~151 1 108(_array -5 ((_uto i 1 i 2147483647)))))
				(_gen (_int inject1_1 1 1 108(_ent(_string \"YES"\))))
				(_gen (_int init0 -2 1 109(_ent(_string \"0000000000000000"\))))
				(_gen (_int init1 -3 1 110(_ent(_string \"0000000000000000"\))))
				(_port (_int A0 -4 1 113(_ent (_in))))
				(_port (_int A1 -4 1 113(_ent (_in))))
				(_port (_int B0 -4 1 114(_ent (_in))))
				(_port (_int B1 -4 1 114(_ent (_in))))
				(_port (_int C0 -4 1 115(_ent (_in))))
				(_port (_int C1 -4 1 115(_ent (_in))))
				(_port (_int D0 -4 1 116(_ent (_in))))
				(_port (_int D1 -4 1 116(_ent (_in))))
				(_port (_int CIN -4 1 117(_ent (_in))))
				(_port (_int S0 -4 1 118(_ent (_out))))
				(_port (_int S1 -4 1 118(_ent (_out))))
				(_port (_int COUT -4 1 119(_ent (_out))))
			)
		)
	)
	(_inst inst1 0 1622(_comp .machxo2.components.CCU2D)
		(_gen
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0101100110011001"\))
			((init1)(_string \"0101100110011001"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_ent machxo2 CCU2D)
			(_gen
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0101100110011001"\))
				((init1)(_string \"0101100110011001"\))
			)
		)
	)
	(_object
		(_port (_int A0 -1 0 1611(_ent(_in))))
		(_port (_int B0 -1 0 1611(_ent(_in))))
		(_port (_int C0 -1 0 1611(_ent(_in))))
		(_port (_int D0 -1 0 1612(_ent(_in))))
		(_port (_int A1 -1 0 1612(_ent(_in))))
		(_port (_int B1 -1 0 1612(_ent(_in))))
		(_port (_int C1 -1 0 1613(_ent(_in))))
		(_port (_int D1 -1 0 1613(_ent(_in))))
		(_port (_int CI -1 0 1613(_ent(_in))))
		(_port (_int S0 -1 0 1614(_ent(_out))))
		(_port (_int S1 -1 0 1614(_ent(_out))))
		(_port (_int CO1 -1 0 1614(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (1 ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 4807          1463576578203 Structure
(_unit VHDL (slice_7 0 1635(structure 0 1661))
	(_version vc6)
	(_time 1463576578204 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code cd989c98ca9a90dbc8c3d894cacecacacecb9ecbc4)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576578201)
	)
	(_vital vital_level0)
	(_comp
		(ccu20004
			(_object
				(_port (_int A0 -4 0 1676(_ent (_in))))
				(_port (_int B0 -4 0 1676(_ent (_in))))
				(_port (_int C0 -4 0 1676(_ent (_in))))
				(_port (_int D0 -4 0 1677(_ent (_in))))
				(_port (_int A1 -4 0 1677(_ent (_in))))
				(_port (_int B1 -4 0 1677(_ent (_in))))
				(_port (_int C1 -4 0 1678(_ent (_in))))
				(_port (_int D1 -4 0 1678(_ent (_in))))
				(_port (_int CI -4 0 1678(_ent (_in))))
				(_port (_int S0 -4 0 1679(_ent (_out))))
				(_port (_int S1 -4 0 1679(_ent (_out))))
				(_port (_int CO1 -4 0 1679(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1673(_ent (_out))))
			)
		)
	)
	(_inst sub_492_add_2_19 0 1682(_comp ccu20004)
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu20004)
		)
	)
	(_inst DRIVEGND 0 1686(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1690
		(_object
			(_prcs
				(line__1692(_arch 0 0 1692(_procedure_call (_trgt(6))(_sens(0)))))
				(line__1693(_arch 1 0 1693(_procedure_call (_trgt(7))(_sens(1)))))
				(line__1694(_arch 2 0 1694(_procedure_call (_trgt(8))(_sens(2)))))
				(line__1695(_arch 3 0 1695(_procedure_call (_trgt(9))(_sens(3)))))
				(line__1696(_arch 4 0 1696(_procedure_call (_trgt(10))(_sens(4)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1638 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1639 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 1640 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 1641(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1641(_ent(_string \"SLICE_7"\))))
		(_gen (_int tipd_B1 -3 0 1643(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1644(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1645(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1646(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 1647(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_FCO -3 0 1648(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 1649(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_FCO -3 0 1650(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_FCO -3 0 1651(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_FCO -3 0 1652(_ent(((ns 0))((ns 0))))))
		(_port (_int B1 -4 0 1654(_ent(_in))))
		(_port (_int A1 -4 0 1654(_ent(_in))))
		(_port (_int B0 -4 0 1654(_ent(_in))))
		(_port (_int A0 -4 0 1655(_ent(_in))))
		(_port (_int FCI -4 0 1655(_ent(_in))))
		(_port (_int FCO -4 0 1655(_ent(_out)(_param_out))))
		(_sig (_int B1_ipd -4 0 1664(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 1665(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 1666(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 1667(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -4 0 1668(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCO_out -4 0 1669(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1671(_arch(_uni))))
		(_var (_int FCO_zd -4 0 1700(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -6 0 1701(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 5 0 1699(_prcs (_simple)(_trgt(5))(_sens(6)(7)(8)(9)(10)(11))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5194566)
	)
	(_model . Structure 6 -1)
)
V 000050 55 3078          1463576578209 Structure
(_unit VHDL (ccu20005 0 1742(structure 0 1752))
	(_version vc6)
	(_time 1463576578210 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code cd999c989a9b9cdecec8dd929ccecdcec8cbcecbce)
	(_ent
		(_time 1463576578207)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.CCU2D
			(_object
				(_type (_int ~STRING~15 1 107(_array -5 ((_uto i 1 i 2147483647)))))
				(_gen (_int inject1_0 0 1 107(_ent(_string \"YES"\))))
				(_type (_int ~STRING~151 1 108(_array -5 ((_uto i 1 i 2147483647)))))
				(_gen (_int inject1_1 1 1 108(_ent(_string \"YES"\))))
				(_gen (_int init0 -2 1 109(_ent(_string \"0000000000000000"\))))
				(_gen (_int init1 -3 1 110(_ent(_string \"0000000000000000"\))))
				(_port (_int A0 -4 1 113(_ent (_in))))
				(_port (_int A1 -4 1 113(_ent (_in))))
				(_port (_int B0 -4 1 114(_ent (_in))))
				(_port (_int B1 -4 1 114(_ent (_in))))
				(_port (_int C0 -4 1 115(_ent (_in))))
				(_port (_int C1 -4 1 115(_ent (_in))))
				(_port (_int D0 -4 1 116(_ent (_in))))
				(_port (_int D1 -4 1 116(_ent (_in))))
				(_port (_int CIN -4 1 117(_ent (_in))))
				(_port (_int S0 -4 1 118(_ent (_out))))
				(_port (_int S1 -4 1 118(_ent (_out))))
				(_port (_int COUT -4 1 119(_ent (_out))))
			)
		)
	)
	(_inst inst1 0 1754(_comp .machxo2.components.CCU2D)
		(_gen
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0011100110011001"\))
			((init1)(_string \"0101100110011001"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_ent machxo2 CCU2D)
			(_gen
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0011100110011001"\))
				((init1)(_string \"0101100110011001"\))
			)
		)
	)
	(_object
		(_port (_int A0 -1 0 1743(_ent(_in))))
		(_port (_int B0 -1 0 1743(_ent(_in))))
		(_port (_int C0 -1 0 1743(_ent(_in))))
		(_port (_int D0 -1 0 1744(_ent(_in))))
		(_port (_int A1 -1 0 1744(_ent(_in))))
		(_port (_int B1 -1 0 1744(_ent(_in))))
		(_port (_int C1 -1 0 1745(_ent(_in))))
		(_port (_int D1 -1 0 1745(_ent(_in))))
		(_port (_int CI -1 0 1745(_ent(_in))))
		(_port (_int S0 -1 0 1746(_ent(_out))))
		(_port (_int S1 -1 0 1746(_ent(_out))))
		(_port (_int CO1 -1 0 1746(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (1 ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 4807          1463576578219 Structure
(_unit VHDL (slice_8 0 1767(structure 0 1793))
	(_version vc6)
	(_time 1463576578220 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code dc898d8edc8b81cad9d2c985dbdfd4dbdfda8fdad5)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576578217)
	)
	(_vital vital_level0)
	(_comp
		(ccu20005
			(_object
				(_port (_int A0 -4 0 1808(_ent (_in))))
				(_port (_int B0 -4 0 1808(_ent (_in))))
				(_port (_int C0 -4 0 1808(_ent (_in))))
				(_port (_int D0 -4 0 1809(_ent (_in))))
				(_port (_int A1 -4 0 1809(_ent (_in))))
				(_port (_int B1 -4 0 1809(_ent (_in))))
				(_port (_int C1 -4 0 1810(_ent (_in))))
				(_port (_int D1 -4 0 1810(_ent (_in))))
				(_port (_int CI -4 0 1810(_ent (_in))))
				(_port (_int S0 -4 0 1811(_ent (_out))))
				(_port (_int S1 -4 0 1811(_ent (_out))))
				(_port (_int CO1 -4 0 1811(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 1805(_ent (_out))))
			)
		)
	)
	(_inst sub_492_add_2_17 0 1814(_comp ccu20005)
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu20005)
		)
	)
	(_inst DRIVEGND 0 1818(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1822
		(_object
			(_prcs
				(line__1824(_arch 0 0 1824(_procedure_call (_trgt(6))(_sens(0)))))
				(line__1825(_arch 1 0 1825(_procedure_call (_trgt(7))(_sens(1)))))
				(line__1826(_arch 2 0 1826(_procedure_call (_trgt(8))(_sens(2)))))
				(line__1827(_arch 3 0 1827(_procedure_call (_trgt(9))(_sens(3)))))
				(line__1828(_arch 4 0 1828(_procedure_call (_trgt(10))(_sens(4)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1770 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1771 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 1772 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 1773(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1773(_ent(_string \"SLICE_8"\))))
		(_gen (_int tipd_B1 -3 0 1775(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 1776(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 1777(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 1778(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 1779(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_FCO -3 0 1780(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 1781(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_FCO -3 0 1782(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_FCO -3 0 1783(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_FCO -3 0 1784(_ent(((ns 0))((ns 0))))))
		(_port (_int B1 -4 0 1786(_ent(_in))))
		(_port (_int A1 -4 0 1786(_ent(_in))))
		(_port (_int B0 -4 0 1786(_ent(_in))))
		(_port (_int A0 -4 0 1787(_ent(_in))))
		(_port (_int FCI -4 0 1787(_ent(_in))))
		(_port (_int FCO -4 0 1787(_ent(_out)(_param_out))))
		(_sig (_int B1_ipd -4 0 1796(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 1797(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 1798(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 1799(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -4 0 1800(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCO_out -4 0 1801(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 1803(_arch(_uni))))
		(_var (_int FCO_zd -4 0 1832(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -6 0 1833(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 5 0 1831(_prcs (_simple)(_trgt(5))(_sens(6)(7)(8)(9)(10)(11))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5194566)
	)
	(_model . Structure 6 -1)
)
V 000050 55 3078          1463576578232 Structure
(_unit VHDL (ccu20006 0 1874(structure 0 1884))
	(_version vc6)
	(_time 1463576578233 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code ecb8bdbfbcbabdffefe9fcb3bdefecefeaeaefeaef)
	(_ent
		(_time 1463576578223)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.CCU2D
			(_object
				(_type (_int ~STRING~15 1 107(_array -5 ((_uto i 1 i 2147483647)))))
				(_gen (_int inject1_0 0 1 107(_ent(_string \"YES"\))))
				(_type (_int ~STRING~151 1 108(_array -5 ((_uto i 1 i 2147483647)))))
				(_gen (_int inject1_1 1 1 108(_ent(_string \"YES"\))))
				(_gen (_int init0 -2 1 109(_ent(_string \"0000000000000000"\))))
				(_gen (_int init1 -3 1 110(_ent(_string \"0000000000000000"\))))
				(_port (_int A0 -4 1 113(_ent (_in))))
				(_port (_int A1 -4 1 113(_ent (_in))))
				(_port (_int B0 -4 1 114(_ent (_in))))
				(_port (_int B1 -4 1 114(_ent (_in))))
				(_port (_int C0 -4 1 115(_ent (_in))))
				(_port (_int C1 -4 1 115(_ent (_in))))
				(_port (_int D0 -4 1 116(_ent (_in))))
				(_port (_int D1 -4 1 116(_ent (_in))))
				(_port (_int CIN -4 1 117(_ent (_in))))
				(_port (_int S0 -4 1 118(_ent (_out))))
				(_port (_int S1 -4 1 118(_ent (_out))))
				(_port (_int COUT -4 1 119(_ent (_out))))
			)
		)
	)
	(_inst inst1 0 1886(_comp .machxo2.components.CCU2D)
		(_gen
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"1111101010101010"\))
			((init1)(_string \"0000000000000000"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_ent machxo2 CCU2D)
			(_gen
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"1111101010101010"\))
				((init1)(_string \"0000000000000000"\))
			)
		)
	)
	(_object
		(_port (_int A0 -1 0 1875(_ent(_in))))
		(_port (_int B0 -1 0 1875(_ent(_in))))
		(_port (_int C0 -1 0 1875(_ent(_in))))
		(_port (_int D0 -1 0 1876(_ent(_in))))
		(_port (_int A1 -1 0 1876(_ent(_in))))
		(_port (_int B1 -1 0 1876(_ent(_in))))
		(_port (_int C1 -1 0 1877(_ent(_in))))
		(_port (_int D1 -1 0 1877(_ent(_in))))
		(_port (_int CI -1 0 1877(_ent(_in))))
		(_port (_int S0 -1 0 1878(_ent(_out))))
		(_port (_int S1 -1 0 1878(_ent(_out))))
		(_port (_int CO1 -1 0 1878(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (1 ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 8134          1463576578238 Structure
(_unit VHDL (slice_9 0 1899(structure 0 1937))
	(_version vc6)
	(_time 1463576578239 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code ecb9bdbfecbbb1fabbeef9b5ebefe5ebefeabfeae5)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576578236)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 1954(_ent (_in))))
				(_port (_int D1 -5 0 1954(_ent (_in))))
				(_port (_int SD -5 0 1954(_ent (_in))))
				(_port (_int SP -5 0 1955(_ent (_in))))
				(_port (_int CK -5 0 1955(_ent (_in))))
				(_port (_int LSR -5 0 1955(_ent (_in))))
				(_port (_int Q -5 0 1956(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 1959(_ent (_out))))
			)
		)
		(ccu20006
			(_object
				(_port (_int A0 -5 0 1965(_ent (_in))))
				(_port (_int B0 -5 0 1965(_ent (_in))))
				(_port (_int C0 -5 0 1965(_ent (_in))))
				(_port (_int D0 -5 0 1966(_ent (_in))))
				(_port (_int A1 -5 0 1966(_ent (_in))))
				(_port (_int B1 -5 0 1966(_ent (_in))))
				(_port (_int C1 -5 0 1967(_ent (_in))))
				(_port (_int D1 -5 0 1967(_ent (_in))))
				(_port (_int CI -5 0 1967(_ent (_in))))
				(_port (_int S0 -5 0 1968(_ent (_out))))
				(_port (_int S1 -5 0 1968(_ent (_out))))
				(_port (_int CO1 -5 0 1968(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 1962(_ent (_out))))
			)
		)
	)
	(_inst count_504_i23 0 1971(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 1974(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst count_504_add_4_25 0 1976(_comp ccu20006)
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(GNDI))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(_open))
			((CO1)(_open))
		)
		(_use (_ent . ccu20006)
		)
	)
	(_inst DRIVEGND 0 1980(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 1984
		(_object
			(_prcs
				(line__1986(_arch 0 0 1986(_procedure_call (_trgt(7))(_sens(0)))))
				(line__1987(_arch 1 0 1987(_procedure_call (_trgt(8))(_sens(1)))))
				(line__1988(_arch 2 0 1988(_procedure_call (_trgt(10))(_sens(2)))))
				(line__1989(_arch 3 0 1989(_procedure_call (_trgt(12))(_sens(3)))))
				(line__1990(_arch 4 0 1990(_procedure_call (_trgt(14))(_sens(4)))))
			)
		)
	)
	(_block SignalDelay 0 1994
		(_object
			(_prcs
				(line__1996(_arch 5 0 1996(_procedure_call (_trgt(9))(_sens(8)))))
				(line__1997(_arch 6 0 1997(_procedure_call (_trgt(11))(_sens(10)))))
				(line__1998(_arch 7 0 1998(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 1902 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 1903 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 1904 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 1905(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 1905(_ent gms(_string \"SLICE_9"\))))
		(_gen (_int tipd_A0 -3 0 1907(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 1908(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 1909(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 1910(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 1911(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 1912(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 1913(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F0 -3 0 1914(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 1915 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 1916 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 1917 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 1918 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 1919 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 1920 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 1921 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 1922 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 1923 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 1924 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 1925 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 1926 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 1927 \0 ns\ (_ent((ns 0)))))
		(_port (_int A0 -5 0 1929(_ent(_in))))
		(_port (_int DI0 -5 0 1929(_ent(_in))))
		(_port (_int LSR -5 0 1929(_ent(_in))))
		(_port (_int CLK -5 0 1930(_ent(_in))))
		(_port (_int FCI -5 0 1930(_ent(_in))))
		(_port (_int F0 -5 0 1930(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 1931(_ent(_out)(_param_out))))
		(_sig (_int A0_ipd -5 0 1940(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 1941(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 1942(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 1943(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 1944(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 1945(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 1946(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -5 0 1947(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 1948(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 1949(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 1951(_arch(_uni))))
		(_sig (_int GNDI -5 0 1952(_arch(_uni))))
		(_var (_int F0_zd -5 0 2003(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 2004(_prcs 0)))
		(_var (_int Q0_zd -5 0 2005(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2006(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 2008(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 2009(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 2010(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 2011(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 2012(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 2013(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2014(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2015(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 2001(_prcs (_simple)(_trgt(5)(6))(_sens(7)(9)(11)(13)(14)(15)(16))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12358)
		(12369)
	)
	(_model . Structure 9 -1)
)
V 000050 55 4809          1463576578250 Structure
(_unit VHDL (slice_10 0 2114(structure 0 2140))
	(_version vc6)
	(_time 1463576578251 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code fbaeaaabfaaca6edfef5eea2fcf8faf8fbfcf8fda8)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576578248)
	)
	(_vital vital_level0)
	(_comp
		(ccu20004
			(_object
				(_port (_int A0 -4 0 2155(_ent (_in))))
				(_port (_int B0 -4 0 2155(_ent (_in))))
				(_port (_int C0 -4 0 2155(_ent (_in))))
				(_port (_int D0 -4 0 2156(_ent (_in))))
				(_port (_int A1 -4 0 2156(_ent (_in))))
				(_port (_int B1 -4 0 2156(_ent (_in))))
				(_port (_int C1 -4 0 2157(_ent (_in))))
				(_port (_int D1 -4 0 2157(_ent (_in))))
				(_port (_int CI -4 0 2157(_ent (_in))))
				(_port (_int S0 -4 0 2158(_ent (_out))))
				(_port (_int S1 -4 0 2158(_ent (_out))))
				(_port (_int CO1 -4 0 2158(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2152(_ent (_out))))
			)
		)
	)
	(_inst sub_492_add_2_15 0 2161(_comp ccu20004)
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu20004)
		)
	)
	(_inst DRIVEGND 0 2165(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2169
		(_object
			(_prcs
				(line__2171(_arch 0 0 2171(_procedure_call (_trgt(6))(_sens(0)))))
				(line__2172(_arch 1 0 2172(_procedure_call (_trgt(7))(_sens(1)))))
				(line__2173(_arch 2 0 2173(_procedure_call (_trgt(8))(_sens(2)))))
				(line__2174(_arch 3 0 2174(_procedure_call (_trgt(9))(_sens(3)))))
				(line__2175(_arch 4 0 2175(_procedure_call (_trgt(10))(_sens(4)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2117 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2118 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 2119 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 2120(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2120(_ent(_string \"SLICE_10"\))))
		(_gen (_int tipd_B1 -3 0 2122(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 2123(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2124(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2125(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 2126(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_FCO -3 0 2127(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 2128(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_FCO -3 0 2129(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_FCO -3 0 2130(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_FCO -3 0 2131(_ent(((ns 0))((ns 0))))))
		(_port (_int B1 -4 0 2133(_ent(_in))))
		(_port (_int A1 -4 0 2133(_ent(_in))))
		(_port (_int B0 -4 0 2133(_ent(_in))))
		(_port (_int A0 -4 0 2134(_ent(_in))))
		(_port (_int FCI -4 0 2134(_ent(_in))))
		(_port (_int FCO -4 0 2134(_ent(_out)(_param_out))))
		(_sig (_int B1_ipd -4 0 2143(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 2144(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 2145(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 2146(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -4 0 2147(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCO_out -4 0 2148(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2150(_arch(_uni))))
		(_var (_int FCO_zd -4 0 2179(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -6 0 2180(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 5 0 2178(_prcs (_simple)(_trgt(5))(_sens(6)(7)(8)(9)(10)(11))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5194566)
	)
	(_model . Structure 6 -1)
)
V 000050 55 10489         1463576578263 Structure
(_unit VHDL (slice_11 0 2221(structure 0 2272))
	(_version vc6)
	(_time 1463576578264 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 0b5e5b0d0a5c561d080c0c5c4d545b080a0c080d580d02)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576578254)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 2295(_ent (_in))))
				(_port (_int D1 -5 0 2295(_ent (_in))))
				(_port (_int SD -5 0 2295(_ent (_in))))
				(_port (_int SP -5 0 2296(_ent (_in))))
				(_port (_int CK -5 0 2296(_ent (_in))))
				(_port (_int LSR -5 0 2296(_ent (_in))))
				(_port (_int Q -5 0 2297(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2300(_ent (_out))))
			)
		)
		(ccu2B0
			(_object
				(_port (_int A0 -5 0 2303(_ent (_in))))
				(_port (_int B0 -5 0 2303(_ent (_in))))
				(_port (_int C0 -5 0 2303(_ent (_in))))
				(_port (_int D0 -5 0 2304(_ent (_in))))
				(_port (_int A1 -5 0 2304(_ent (_in))))
				(_port (_int B1 -5 0 2304(_ent (_in))))
				(_port (_int C1 -5 0 2305(_ent (_in))))
				(_port (_int D1 -5 0 2305(_ent (_in))))
				(_port (_int CI -5 0 2305(_ent (_in))))
				(_port (_int S0 -5 0 2306(_ent (_out))))
				(_port (_int S1 -5 0 2306(_ent (_out))))
				(_port (_int CO1 -5 0 2306(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2309(_ent (_out))))
			)
		)
	)
	(_inst count_504_i22 0 2312(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 2315(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst count_504_i21 0 2317(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst count_504_add_4_23 0 2320(_comp ccu2B0)
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu2B0)
		)
	)
	(_inst DRIVEGND 0 2324(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2328
		(_object
			(_prcs
				(line__2330(_arch 0 0 2330(_procedure_call (_trgt(12))(_sens(0)))))
				(line__2331(_arch 1 0 2331(_procedure_call (_trgt(13))(_sens(1)))))
				(line__2332(_arch 2 0 2332(_procedure_call (_trgt(14))(_sens(2)))))
				(line__2333(_arch 3 0 2333(_procedure_call (_trgt(16))(_sens(3)))))
				(line__2334(_arch 4 0 2334(_procedure_call (_trgt(18))(_sens(4)))))
				(line__2335(_arch 5 0 2335(_procedure_call (_trgt(20))(_sens(5)))))
				(line__2336(_arch 6 0 2336(_procedure_call (_trgt(22))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 2340
		(_object
			(_prcs
				(line__2342(_arch 7 0 2342(_procedure_call (_trgt(15))(_sens(14)))))
				(line__2343(_arch 8 0 2343(_procedure_call (_trgt(17))(_sens(16)))))
				(line__2344(_arch 9 0 2344(_procedure_call (_trgt(19))(_sens(18)))))
				(line__2345(_arch 10 0 2345(_procedure_call (_trgt(21))(_sens(20)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2224 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2225 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2226 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2227(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2227(_ent gms(_string \"SLICE_11"\))))
		(_gen (_int tipd_A1 -3 0 2229(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2230(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 2231(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 2232(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 2233(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2234(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 2235(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 2236(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 2237(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2238(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F1 -3 0 2239(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_FCO -3 0 2240(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2241(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 2242(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F0 -3 0 2243(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F1 -3 0 2244(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_FCO -3 0 2245(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2246 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 2247 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 2248 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 2249 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 2250 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 2251 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 2252 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 2253 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 2254 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 2255 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 2256 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 2257 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 2258 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 2259 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 2260 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 2261 \0 ns\ (_ent((ns 0)))))
		(_port (_int A1 -5 0 2263(_ent(_in))))
		(_port (_int A0 -5 0 2263(_ent(_in))))
		(_port (_int DI1 -5 0 2263(_ent(_in))))
		(_port (_int DI0 -5 0 2264(_ent(_in))))
		(_port (_int LSR -5 0 2264(_ent(_in))))
		(_port (_int CLK -5 0 2264(_ent(_in))))
		(_port (_int FCI -5 0 2265(_ent(_in))))
		(_port (_int F0 -5 0 2265(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 2265(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 2266(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 2266(_ent(_out)(_param_out))))
		(_port (_int FCO -5 0 2266(_ent(_out)(_param_out))))
		(_sig (_int A1_ipd -5 0 2275(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 2276(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 2277(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 2278(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 2279(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 2280(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 2281(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 2282(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 2283(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2284(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -5 0 2285(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 2286(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 2287(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 2288(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 2289(_arch(_uni((i 1))))))
		(_sig (_int FCO_out -5 0 2290(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 2292(_arch(_uni))))
		(_sig (_int GNDI -5 0 2293(_arch(_uni))))
		(_var (_int F0_zd -5 0 2350(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 2351(_prcs 0)))
		(_var (_int Q0_zd -5 0 2352(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2353(_prcs 0)))
		(_var (_int F1_zd -5 0 2354(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 2355(_prcs 0)))
		(_var (_int Q1_zd -5 0 2356(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 2357(_prcs 0)))
		(_var (_int FCO_zd -5 0 2358(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -8 0 2359(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 2361(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 2362(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 2363(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 2364(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 2365(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 2366(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 2367(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 2368(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2369(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2370(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 11 0 2348(_prcs (_simple)(_trgt(7)(8)(9)(10)(11))(_sens(12)(13)(15)(17)(19)(21)(22)(23)(24)(25)(26)(27))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(5395276)
		(12358)
		(12369)
		(12614)
		(12625)
		(5194566)
	)
	(_model . Structure 12 -1)
)
V 000050 55 3078          1463576578269 Structure
(_unit VHDL (ccu20007 0 2523(structure 0 2533))
	(_version vc6)
	(_time 1463576578270 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 0b5f5b0d5a5d5a18080e1b545a080b080c0d080d08)
	(_ent
		(_time 1463576578267)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.CCU2D
			(_object
				(_type (_int ~STRING~15 1 107(_array -5 ((_uto i 1 i 2147483647)))))
				(_gen (_int inject1_0 0 1 107(_ent(_string \"YES"\))))
				(_type (_int ~STRING~151 1 108(_array -5 ((_uto i 1 i 2147483647)))))
				(_gen (_int inject1_1 1 1 108(_ent(_string \"YES"\))))
				(_gen (_int init0 -2 1 109(_ent(_string \"0000000000000000"\))))
				(_gen (_int init1 -3 1 110(_ent(_string \"0000000000000000"\))))
				(_port (_int A0 -4 1 113(_ent (_in))))
				(_port (_int A1 -4 1 113(_ent (_in))))
				(_port (_int B0 -4 1 114(_ent (_in))))
				(_port (_int B1 -4 1 114(_ent (_in))))
				(_port (_int C0 -4 1 115(_ent (_in))))
				(_port (_int C1 -4 1 115(_ent (_in))))
				(_port (_int D0 -4 1 116(_ent (_in))))
				(_port (_int D1 -4 1 116(_ent (_in))))
				(_port (_int CIN -4 1 117(_ent (_in))))
				(_port (_int S0 -4 1 118(_ent (_out))))
				(_port (_int S1 -4 1 118(_ent (_out))))
				(_port (_int COUT -4 1 119(_ent (_out))))
			)
		)
	)
	(_inst inst1 0 2535(_comp .machxo2.components.CCU2D)
		(_gen
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0101100110011001"\))
			((init1)(_string \"0011100110011001"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_ent machxo2 CCU2D)
			(_gen
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0101100110011001"\))
				((init1)(_string \"0011100110011001"\))
			)
		)
	)
	(_object
		(_port (_int A0 -1 0 2524(_ent(_in))))
		(_port (_int B0 -1 0 2524(_ent(_in))))
		(_port (_int C0 -1 0 2524(_ent(_in))))
		(_port (_int D0 -1 0 2525(_ent(_in))))
		(_port (_int A1 -1 0 2525(_ent(_in))))
		(_port (_int B1 -1 0 2525(_ent(_in))))
		(_port (_int C1 -1 0 2526(_ent(_in))))
		(_port (_int D1 -1 0 2526(_ent(_in))))
		(_port (_int CI -1 0 2526(_ent(_in))))
		(_port (_int S0 -1 0 2527(_ent(_out))))
		(_port (_int S1 -1 0 2527(_ent(_out))))
		(_port (_int CO1 -1 0 2527(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (1 ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 4809          1463576578281 Structure
(_unit VHDL (slice_12 0 2548(structure 0 2574))
	(_version vc6)
	(_time 1463576578282 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 1b4e4b1c1a4c460d1e150e421c181a18191c181d48)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576578279)
	)
	(_vital vital_level0)
	(_comp
		(ccu20007
			(_object
				(_port (_int A0 -4 0 2589(_ent (_in))))
				(_port (_int B0 -4 0 2589(_ent (_in))))
				(_port (_int C0 -4 0 2589(_ent (_in))))
				(_port (_int D0 -4 0 2590(_ent (_in))))
				(_port (_int A1 -4 0 2590(_ent (_in))))
				(_port (_int B1 -4 0 2590(_ent (_in))))
				(_port (_int C1 -4 0 2591(_ent (_in))))
				(_port (_int D1 -4 0 2591(_ent (_in))))
				(_port (_int CI -4 0 2591(_ent (_in))))
				(_port (_int S0 -4 0 2592(_ent (_out))))
				(_port (_int S1 -4 0 2592(_ent (_out))))
				(_port (_int CO1 -4 0 2592(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2586(_ent (_out))))
			)
		)
	)
	(_inst sub_492_add_2_13 0 2595(_comp ccu20007)
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu20007)
		)
	)
	(_inst DRIVEGND 0 2599(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2603
		(_object
			(_prcs
				(line__2605(_arch 0 0 2605(_procedure_call (_trgt(6))(_sens(0)))))
				(line__2606(_arch 1 0 2606(_procedure_call (_trgt(7))(_sens(1)))))
				(line__2607(_arch 2 0 2607(_procedure_call (_trgt(8))(_sens(2)))))
				(line__2608(_arch 3 0 2608(_procedure_call (_trgt(9))(_sens(3)))))
				(line__2609(_arch 4 0 2609(_procedure_call (_trgt(10))(_sens(4)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2551 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2552 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 2553 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 2554(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2554(_ent(_string \"SLICE_12"\))))
		(_gen (_int tipd_B1 -3 0 2556(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 2557(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2558(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2559(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 2560(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_FCO -3 0 2561(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 2562(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_FCO -3 0 2563(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_FCO -3 0 2564(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_FCO -3 0 2565(_ent(((ns 0))((ns 0))))))
		(_port (_int B1 -4 0 2567(_ent(_in))))
		(_port (_int A1 -4 0 2567(_ent(_in))))
		(_port (_int B0 -4 0 2567(_ent(_in))))
		(_port (_int A0 -4 0 2568(_ent(_in))))
		(_port (_int FCI -4 0 2568(_ent(_in))))
		(_port (_int FCO -4 0 2568(_ent(_out)(_param_out))))
		(_sig (_int B1_ipd -4 0 2577(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 2578(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 2579(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 2580(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -4 0 2581(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCO_out -4 0 2582(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2584(_arch(_uni))))
		(_var (_int FCO_zd -4 0 2613(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -6 0 2614(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 5 0 2612(_prcs (_simple)(_trgt(5))(_sens(6)(7)(8)(9)(10)(11))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5194566)
	)
	(_model . Structure 6 -1)
)
V 000050 55 4809          1463576578298 Structure
(_unit VHDL (slice_13 0 2655(structure 0 2681))
	(_version vc6)
	(_time 1463576578299 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 2a7f7a2e287d773c2f243f732d292b29292d292c79)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576578296)
	)
	(_vital vital_level0)
	(_comp
		(ccu20005
			(_object
				(_port (_int A0 -4 0 2696(_ent (_in))))
				(_port (_int B0 -4 0 2696(_ent (_in))))
				(_port (_int C0 -4 0 2696(_ent (_in))))
				(_port (_int D0 -4 0 2697(_ent (_in))))
				(_port (_int A1 -4 0 2697(_ent (_in))))
				(_port (_int B1 -4 0 2697(_ent (_in))))
				(_port (_int C1 -4 0 2698(_ent (_in))))
				(_port (_int D1 -4 0 2698(_ent (_in))))
				(_port (_int CI -4 0 2698(_ent (_in))))
				(_port (_int S0 -4 0 2699(_ent (_out))))
				(_port (_int S1 -4 0 2699(_ent (_out))))
				(_port (_int CO1 -4 0 2699(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 2693(_ent (_out))))
			)
		)
	)
	(_inst sub_492_add_2_11 0 2702(_comp ccu20005)
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu20005)
		)
	)
	(_inst DRIVEGND 0 2706(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2710
		(_object
			(_prcs
				(line__2712(_arch 0 0 2712(_procedure_call (_trgt(6))(_sens(0)))))
				(line__2713(_arch 1 0 2713(_procedure_call (_trgt(7))(_sens(1)))))
				(line__2714(_arch 2 0 2714(_procedure_call (_trgt(8))(_sens(2)))))
				(line__2715(_arch 3 0 2715(_procedure_call (_trgt(9))(_sens(3)))))
				(line__2716(_arch 4 0 2716(_procedure_call (_trgt(10))(_sens(4)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2658 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2659 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 2660 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 2661(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2661(_ent(_string \"SLICE_13"\))))
		(_gen (_int tipd_B1 -3 0 2663(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 2664(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 2665(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2666(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 2667(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_FCO -3 0 2668(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 2669(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_FCO -3 0 2670(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_FCO -3 0 2671(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_FCO -3 0 2672(_ent(((ns 0))((ns 0))))))
		(_port (_int B1 -4 0 2674(_ent(_in))))
		(_port (_int A1 -4 0 2674(_ent(_in))))
		(_port (_int B0 -4 0 2674(_ent(_in))))
		(_port (_int A0 -4 0 2675(_ent(_in))))
		(_port (_int FCI -4 0 2675(_ent(_in))))
		(_port (_int FCO -4 0 2675(_ent(_out)(_param_out))))
		(_sig (_int B1_ipd -4 0 2684(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 2685(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 2686(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 2687(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -4 0 2688(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCO_out -4 0 2689(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 2691(_arch(_uni))))
		(_var (_int FCO_zd -4 0 2720(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -6 0 2721(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 5 0 2719(_prcs (_simple)(_trgt(5))(_sens(6)(7)(8)(9)(10)(11))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5194566)
	)
	(_model . Structure 6 -1)
)
V 000050 55 10489         1463576578312 Structure
(_unit VHDL (slice_14 0 2762(structure 0 2813))
	(_version vc6)
	(_time 1463576578313 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 3a6f6a3f386d672c393d3d6d7c656a393e3d393c693c33)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576578310)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 2836(_ent (_in))))
				(_port (_int D1 -5 0 2836(_ent (_in))))
				(_port (_int SD -5 0 2836(_ent (_in))))
				(_port (_int SP -5 0 2837(_ent (_in))))
				(_port (_int CK -5 0 2837(_ent (_in))))
				(_port (_int LSR -5 0 2837(_ent (_in))))
				(_port (_int Q -5 0 2838(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 2841(_ent (_out))))
			)
		)
		(ccu2B0
			(_object
				(_port (_int A0 -5 0 2844(_ent (_in))))
				(_port (_int B0 -5 0 2844(_ent (_in))))
				(_port (_int C0 -5 0 2844(_ent (_in))))
				(_port (_int D0 -5 0 2845(_ent (_in))))
				(_port (_int A1 -5 0 2845(_ent (_in))))
				(_port (_int B1 -5 0 2845(_ent (_in))))
				(_port (_int C1 -5 0 2846(_ent (_in))))
				(_port (_int D1 -5 0 2846(_ent (_in))))
				(_port (_int CI -5 0 2846(_ent (_in))))
				(_port (_int S0 -5 0 2847(_ent (_out))))
				(_port (_int S1 -5 0 2847(_ent (_out))))
				(_port (_int CO1 -5 0 2847(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 2850(_ent (_out))))
			)
		)
	)
	(_inst count_504_i20 0 2853(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 2856(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst count_504_i19 0 2858(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst count_504_add_4_21 0 2861(_comp ccu2B0)
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu2B0)
		)
	)
	(_inst DRIVEGND 0 2865(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 2869
		(_object
			(_prcs
				(line__2871(_arch 0 0 2871(_procedure_call (_trgt(12))(_sens(0)))))
				(line__2872(_arch 1 0 2872(_procedure_call (_trgt(13))(_sens(1)))))
				(line__2873(_arch 2 0 2873(_procedure_call (_trgt(14))(_sens(2)))))
				(line__2874(_arch 3 0 2874(_procedure_call (_trgt(16))(_sens(3)))))
				(line__2875(_arch 4 0 2875(_procedure_call (_trgt(18))(_sens(4)))))
				(line__2876(_arch 5 0 2876(_procedure_call (_trgt(20))(_sens(5)))))
				(line__2877(_arch 6 0 2877(_procedure_call (_trgt(22))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 2881
		(_object
			(_prcs
				(line__2883(_arch 7 0 2883(_procedure_call (_trgt(15))(_sens(14)))))
				(line__2884(_arch 8 0 2884(_procedure_call (_trgt(17))(_sens(16)))))
				(line__2885(_arch 9 0 2885(_procedure_call (_trgt(19))(_sens(18)))))
				(line__2886(_arch 10 0 2886(_procedure_call (_trgt(21))(_sens(20)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 2765 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 2766 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 2767 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 2768(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 2768(_ent gms(_string \"SLICE_14"\))))
		(_gen (_int tipd_A1 -3 0 2770(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 2771(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 2772(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 2773(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 2774(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 2775(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 2776(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 2777(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 2778(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 2779(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F1 -3 0 2780(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_FCO -3 0 2781(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 2782(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 2783(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F0 -3 0 2784(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F1 -3 0 2785(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_FCO -3 0 2786(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 2787 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 2788 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 2789 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 2790 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 2791 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 2792 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 2793 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 2794 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 2795 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 2796 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 2797 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 2798 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 2799 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 2800 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 2801 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 2802 \0 ns\ (_ent((ns 0)))))
		(_port (_int A1 -5 0 2804(_ent(_in))))
		(_port (_int A0 -5 0 2804(_ent(_in))))
		(_port (_int DI1 -5 0 2804(_ent(_in))))
		(_port (_int DI0 -5 0 2805(_ent(_in))))
		(_port (_int LSR -5 0 2805(_ent(_in))))
		(_port (_int CLK -5 0 2805(_ent(_in))))
		(_port (_int FCI -5 0 2806(_ent(_in))))
		(_port (_int F0 -5 0 2806(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 2806(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 2807(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 2807(_ent(_out)(_param_out))))
		(_port (_int FCO -5 0 2807(_ent(_out)(_param_out))))
		(_sig (_int A1_ipd -5 0 2816(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 2817(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 2818(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 2819(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 2820(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 2821(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 2822(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 2823(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 2824(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 2825(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -5 0 2826(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 2827(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 2828(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 2829(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 2830(_arch(_uni((i 1))))))
		(_sig (_int FCO_out -5 0 2831(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 2833(_arch(_uni))))
		(_sig (_int GNDI -5 0 2834(_arch(_uni))))
		(_var (_int F0_zd -5 0 2891(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 2892(_prcs 0)))
		(_var (_int Q0_zd -5 0 2893(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 2894(_prcs 0)))
		(_var (_int F1_zd -5 0 2895(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 2896(_prcs 0)))
		(_var (_int Q1_zd -5 0 2897(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 2898(_prcs 0)))
		(_var (_int FCO_zd -5 0 2899(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -8 0 2900(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 2902(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 2903(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 2904(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 2905(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 2906(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 2907(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 2908(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 2909(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 2910(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 2911(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 11 0 2889(_prcs (_simple)(_trgt(7)(8)(9)(10)(11))(_sens(12)(13)(15)(17)(19)(21)(22)(23)(24)(25)(26)(27))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(5395276)
		(12358)
		(12369)
		(12614)
		(12625)
		(5194566)
	)
	(_model . Structure 12 -1)
)
V 000050 55 10489         1463576578326 Structure
(_unit VHDL (slice_15 0 3064(structure 0 3115))
	(_version vc6)
	(_time 1463576578327 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 491c194b131e145f4a4e4e1e0f16194a4c4e4a4f1a4f40)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576578316)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 3138(_ent (_in))))
				(_port (_int D1 -5 0 3138(_ent (_in))))
				(_port (_int SD -5 0 3138(_ent (_in))))
				(_port (_int SP -5 0 3139(_ent (_in))))
				(_port (_int CK -5 0 3139(_ent (_in))))
				(_port (_int LSR -5 0 3139(_ent (_in))))
				(_port (_int Q -5 0 3140(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 3143(_ent (_out))))
			)
		)
		(ccu2B0
			(_object
				(_port (_int A0 -5 0 3146(_ent (_in))))
				(_port (_int B0 -5 0 3146(_ent (_in))))
				(_port (_int C0 -5 0 3146(_ent (_in))))
				(_port (_int D0 -5 0 3147(_ent (_in))))
				(_port (_int A1 -5 0 3147(_ent (_in))))
				(_port (_int B1 -5 0 3147(_ent (_in))))
				(_port (_int C1 -5 0 3148(_ent (_in))))
				(_port (_int D1 -5 0 3148(_ent (_in))))
				(_port (_int CI -5 0 3148(_ent (_in))))
				(_port (_int S0 -5 0 3149(_ent (_out))))
				(_port (_int S1 -5 0 3149(_ent (_out))))
				(_port (_int CO1 -5 0 3149(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 3152(_ent (_out))))
			)
		)
	)
	(_inst count_504_i18 0 3155(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 3158(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst count_504_i17 0 3160(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst count_504_add_4_19 0 3163(_comp ccu2B0)
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu2B0)
		)
	)
	(_inst DRIVEGND 0 3167(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3171
		(_object
			(_prcs
				(line__3173(_arch 0 0 3173(_procedure_call (_trgt(12))(_sens(0)))))
				(line__3174(_arch 1 0 3174(_procedure_call (_trgt(13))(_sens(1)))))
				(line__3175(_arch 2 0 3175(_procedure_call (_trgt(14))(_sens(2)))))
				(line__3176(_arch 3 0 3176(_procedure_call (_trgt(16))(_sens(3)))))
				(line__3177(_arch 4 0 3177(_procedure_call (_trgt(18))(_sens(4)))))
				(line__3178(_arch 5 0 3178(_procedure_call (_trgt(20))(_sens(5)))))
				(line__3179(_arch 6 0 3179(_procedure_call (_trgt(22))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 3183
		(_object
			(_prcs
				(line__3185(_arch 7 0 3185(_procedure_call (_trgt(15))(_sens(14)))))
				(line__3186(_arch 8 0 3186(_procedure_call (_trgt(17))(_sens(16)))))
				(line__3187(_arch 9 0 3187(_procedure_call (_trgt(19))(_sens(18)))))
				(line__3188(_arch 10 0 3188(_procedure_call (_trgt(21))(_sens(20)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3067 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3068 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3069 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3070(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3070(_ent gms(_string \"SLICE_15"\))))
		(_gen (_int tipd_A1 -3 0 3072(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 3073(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 3074(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 3075(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 3076(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 3077(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 3078(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 3079(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 3080(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 3081(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F1 -3 0 3082(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_FCO -3 0 3083(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 3084(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 3085(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F0 -3 0 3086(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F1 -3 0 3087(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_FCO -3 0 3088(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 3089 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 3090 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 3091 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 3092 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 3093 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 3094 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 3095 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 3096 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 3097 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 3098 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 3099 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 3100 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 3101 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 3102 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 3103 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 3104 \0 ns\ (_ent((ns 0)))))
		(_port (_int A1 -5 0 3106(_ent(_in))))
		(_port (_int A0 -5 0 3106(_ent(_in))))
		(_port (_int DI1 -5 0 3106(_ent(_in))))
		(_port (_int DI0 -5 0 3107(_ent(_in))))
		(_port (_int LSR -5 0 3107(_ent(_in))))
		(_port (_int CLK -5 0 3107(_ent(_in))))
		(_port (_int FCI -5 0 3108(_ent(_in))))
		(_port (_int F0 -5 0 3108(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 3108(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 3109(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 3109(_ent(_out)(_param_out))))
		(_port (_int FCO -5 0 3109(_ent(_out)(_param_out))))
		(_sig (_int A1_ipd -5 0 3118(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 3119(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 3120(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 3121(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 3122(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 3123(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 3124(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 3125(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 3126(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 3127(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -5 0 3128(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 3129(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 3130(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 3131(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 3132(_arch(_uni((i 1))))))
		(_sig (_int FCO_out -5 0 3133(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 3135(_arch(_uni))))
		(_sig (_int GNDI -5 0 3136(_arch(_uni))))
		(_var (_int F0_zd -5 0 3193(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 3194(_prcs 0)))
		(_var (_int Q0_zd -5 0 3195(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 3196(_prcs 0)))
		(_var (_int F1_zd -5 0 3197(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 3198(_prcs 0)))
		(_var (_int Q1_zd -5 0 3199(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 3200(_prcs 0)))
		(_var (_int FCO_zd -5 0 3201(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -8 0 3202(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 3204(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 3205(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 3206(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 3207(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 3208(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 3209(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 3210(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 3211(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 3212(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 3213(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 11 0 3191(_prcs (_simple)(_trgt(7)(8)(9)(10)(11))(_sens(12)(13)(15)(17)(19)(21)(22)(23)(24)(25)(26)(27))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(5395276)
		(12358)
		(12369)
		(12614)
		(12625)
		(5194566)
	)
	(_model . Structure 12 -1)
)
V 000050 55 4808          1463576578332 Structure
(_unit VHDL (slice_16 0 3366(structure 0 3392))
	(_version vc6)
	(_time 1463576578333 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 491c194b131e145f4c475c104e4a484a4f4e4a4f1a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576578330)
	)
	(_vital vital_level0)
	(_comp
		(ccu20004
			(_object
				(_port (_int A0 -4 0 3407(_ent (_in))))
				(_port (_int B0 -4 0 3407(_ent (_in))))
				(_port (_int C0 -4 0 3407(_ent (_in))))
				(_port (_int D0 -4 0 3408(_ent (_in))))
				(_port (_int A1 -4 0 3408(_ent (_in))))
				(_port (_int B1 -4 0 3408(_ent (_in))))
				(_port (_int C1 -4 0 3409(_ent (_in))))
				(_port (_int D1 -4 0 3409(_ent (_in))))
				(_port (_int CI -4 0 3409(_ent (_in))))
				(_port (_int S0 -4 0 3410(_ent (_out))))
				(_port (_int S1 -4 0 3410(_ent (_out))))
				(_port (_int CO1 -4 0 3410(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3404(_ent (_out))))
			)
		)
	)
	(_inst sub_492_add_2_9 0 3413(_comp ccu20004)
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu20004)
		)
	)
	(_inst DRIVEGND 0 3417(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3421
		(_object
			(_prcs
				(line__3423(_arch 0 0 3423(_procedure_call (_trgt(6))(_sens(0)))))
				(line__3424(_arch 1 0 3424(_procedure_call (_trgt(7))(_sens(1)))))
				(line__3425(_arch 2 0 3425(_procedure_call (_trgt(8))(_sens(2)))))
				(line__3426(_arch 3 0 3426(_procedure_call (_trgt(9))(_sens(3)))))
				(line__3427(_arch 4 0 3427(_procedure_call (_trgt(10))(_sens(4)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3369 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3370 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3371 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3372(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3372(_ent(_string \"SLICE_16"\))))
		(_gen (_int tipd_B1 -3 0 3374(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 3375(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 3376(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 3377(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 3378(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_FCO -3 0 3379(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 3380(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_FCO -3 0 3381(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_FCO -3 0 3382(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_FCO -3 0 3383(_ent(((ns 0))((ns 0))))))
		(_port (_int B1 -4 0 3385(_ent(_in))))
		(_port (_int A1 -4 0 3385(_ent(_in))))
		(_port (_int B0 -4 0 3385(_ent(_in))))
		(_port (_int A0 -4 0 3386(_ent(_in))))
		(_port (_int FCI -4 0 3386(_ent(_in))))
		(_port (_int FCO -4 0 3386(_ent(_out)(_param_out))))
		(_sig (_int B1_ipd -4 0 3395(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 3396(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 3397(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 3398(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -4 0 3399(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCO_out -4 0 3400(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3402(_arch(_uni))))
		(_var (_int FCO_zd -4 0 3431(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -6 0 3432(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 5 0 3430(_prcs (_simple)(_trgt(5))(_sens(6)(7)(8)(9)(10)(11))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5194566)
	)
	(_model . Structure 6 -1)
)
V 000050 55 4808          1463576578343 Structure
(_unit VHDL (slice_17 0 3473(structure 0 3499))
	(_version vc6)
	(_time 1463576578344 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 590c095a030e044f5c574c005e5a585a5e5e5a5f0a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576578341)
	)
	(_vital vital_level0)
	(_comp
		(ccu20005
			(_object
				(_port (_int A0 -4 0 3514(_ent (_in))))
				(_port (_int B0 -4 0 3514(_ent (_in))))
				(_port (_int C0 -4 0 3514(_ent (_in))))
				(_port (_int D0 -4 0 3515(_ent (_in))))
				(_port (_int A1 -4 0 3515(_ent (_in))))
				(_port (_int B1 -4 0 3515(_ent (_in))))
				(_port (_int C1 -4 0 3516(_ent (_in))))
				(_port (_int D1 -4 0 3516(_ent (_in))))
				(_port (_int CI -4 0 3516(_ent (_in))))
				(_port (_int S0 -4 0 3517(_ent (_out))))
				(_port (_int S1 -4 0 3517(_ent (_out))))
				(_port (_int CO1 -4 0 3517(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 3511(_ent (_out))))
			)
		)
	)
	(_inst sub_492_add_2_7 0 3520(_comp ccu20005)
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu20005)
		)
	)
	(_inst DRIVEGND 0 3524(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3528
		(_object
			(_prcs
				(line__3530(_arch 0 0 3530(_procedure_call (_trgt(6))(_sens(0)))))
				(line__3531(_arch 1 0 3531(_procedure_call (_trgt(7))(_sens(1)))))
				(line__3532(_arch 2 0 3532(_procedure_call (_trgt(8))(_sens(2)))))
				(line__3533(_arch 3 0 3533(_procedure_call (_trgt(9))(_sens(3)))))
				(line__3534(_arch 4 0 3534(_procedure_call (_trgt(10))(_sens(4)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3476 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3477 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 3478 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 3479(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3479(_ent(_string \"SLICE_17"\))))
		(_gen (_int tipd_B1 -3 0 3481(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 3482(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 3483(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 3484(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 3485(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_FCO -3 0 3486(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 3487(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_FCO -3 0 3488(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_FCO -3 0 3489(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_FCO -3 0 3490(_ent(((ns 0))((ns 0))))))
		(_port (_int B1 -4 0 3492(_ent(_in))))
		(_port (_int A1 -4 0 3492(_ent(_in))))
		(_port (_int B0 -4 0 3492(_ent(_in))))
		(_port (_int A0 -4 0 3493(_ent(_in))))
		(_port (_int FCI -4 0 3493(_ent(_in))))
		(_port (_int FCO -4 0 3493(_ent(_out)(_param_out))))
		(_sig (_int B1_ipd -4 0 3502(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 3503(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 3504(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 3505(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -4 0 3506(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCO_out -4 0 3507(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 3509(_arch(_uni))))
		(_var (_int FCO_zd -4 0 3538(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -6 0 3539(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 5 0 3537(_prcs (_simple)(_trgt(5))(_sens(6)(7)(8)(9)(10)(11))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5194566)
	)
	(_model . Structure 6 -1)
)
V 000050 55 10489         1463576578357 Structure
(_unit VHDL (slice_18 0 3580(structure 0 3631))
	(_version vc6)
	(_time 1463576578358 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 693c3969333e347f6a6e6e3e2f36396a616e6a6f3a6f60)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576578347)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 3654(_ent (_in))))
				(_port (_int D1 -5 0 3654(_ent (_in))))
				(_port (_int SD -5 0 3654(_ent (_in))))
				(_port (_int SP -5 0 3655(_ent (_in))))
				(_port (_int CK -5 0 3655(_ent (_in))))
				(_port (_int LSR -5 0 3655(_ent (_in))))
				(_port (_int Q -5 0 3656(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 3659(_ent (_out))))
			)
		)
		(ccu2B0
			(_object
				(_port (_int A0 -5 0 3662(_ent (_in))))
				(_port (_int B0 -5 0 3662(_ent (_in))))
				(_port (_int C0 -5 0 3662(_ent (_in))))
				(_port (_int D0 -5 0 3663(_ent (_in))))
				(_port (_int A1 -5 0 3663(_ent (_in))))
				(_port (_int B1 -5 0 3663(_ent (_in))))
				(_port (_int C1 -5 0 3664(_ent (_in))))
				(_port (_int D1 -5 0 3664(_ent (_in))))
				(_port (_int CI -5 0 3664(_ent (_in))))
				(_port (_int S0 -5 0 3665(_ent (_out))))
				(_port (_int S1 -5 0 3665(_ent (_out))))
				(_port (_int CO1 -5 0 3665(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 3668(_ent (_out))))
			)
		)
	)
	(_inst count_504_i16 0 3671(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 3674(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst count_504_i15 0 3676(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst count_504_add_4_17 0 3679(_comp ccu2B0)
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu2B0)
		)
	)
	(_inst DRIVEGND 0 3683(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3687
		(_object
			(_prcs
				(line__3689(_arch 0 0 3689(_procedure_call (_trgt(12))(_sens(0)))))
				(line__3690(_arch 1 0 3690(_procedure_call (_trgt(13))(_sens(1)))))
				(line__3691(_arch 2 0 3691(_procedure_call (_trgt(14))(_sens(2)))))
				(line__3692(_arch 3 0 3692(_procedure_call (_trgt(16))(_sens(3)))))
				(line__3693(_arch 4 0 3693(_procedure_call (_trgt(18))(_sens(4)))))
				(line__3694(_arch 5 0 3694(_procedure_call (_trgt(20))(_sens(5)))))
				(line__3695(_arch 6 0 3695(_procedure_call (_trgt(22))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 3699
		(_object
			(_prcs
				(line__3701(_arch 7 0 3701(_procedure_call (_trgt(15))(_sens(14)))))
				(line__3702(_arch 8 0 3702(_procedure_call (_trgt(17))(_sens(16)))))
				(line__3703(_arch 9 0 3703(_procedure_call (_trgt(19))(_sens(18)))))
				(line__3704(_arch 10 0 3704(_procedure_call (_trgt(21))(_sens(20)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3583 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3584 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3585 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3586(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3586(_ent gms(_string \"SLICE_18"\))))
		(_gen (_int tipd_A1 -3 0 3588(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 3589(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 3590(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 3591(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 3592(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 3593(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 3594(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 3595(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 3596(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 3597(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F1 -3 0 3598(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_FCO -3 0 3599(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 3600(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 3601(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F0 -3 0 3602(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F1 -3 0 3603(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_FCO -3 0 3604(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 3605 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 3606 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 3607 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 3608 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 3609 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 3610 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 3611 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 3612 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 3613 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 3614 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 3615 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 3616 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 3617 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 3618 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 3619 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 3620 \0 ns\ (_ent((ns 0)))))
		(_port (_int A1 -5 0 3622(_ent(_in))))
		(_port (_int A0 -5 0 3622(_ent(_in))))
		(_port (_int DI1 -5 0 3622(_ent(_in))))
		(_port (_int DI0 -5 0 3623(_ent(_in))))
		(_port (_int LSR -5 0 3623(_ent(_in))))
		(_port (_int CLK -5 0 3623(_ent(_in))))
		(_port (_int FCI -5 0 3624(_ent(_in))))
		(_port (_int F0 -5 0 3624(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 3624(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 3625(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 3625(_ent(_out)(_param_out))))
		(_port (_int FCO -5 0 3625(_ent(_out)(_param_out))))
		(_sig (_int A1_ipd -5 0 3634(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 3635(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 3636(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 3637(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 3638(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 3639(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 3640(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 3641(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 3642(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 3643(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -5 0 3644(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 3645(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 3646(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 3647(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 3648(_arch(_uni((i 1))))))
		(_sig (_int FCO_out -5 0 3649(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 3651(_arch(_uni))))
		(_sig (_int GNDI -5 0 3652(_arch(_uni))))
		(_var (_int F0_zd -5 0 3709(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 3710(_prcs 0)))
		(_var (_int Q0_zd -5 0 3711(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 3712(_prcs 0)))
		(_var (_int F1_zd -5 0 3713(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 3714(_prcs 0)))
		(_var (_int Q1_zd -5 0 3715(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 3716(_prcs 0)))
		(_var (_int FCO_zd -5 0 3717(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -8 0 3718(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 3720(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 3721(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 3722(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 3723(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 3724(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 3725(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 3726(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 3727(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 3728(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 3729(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 11 0 3707(_prcs (_simple)(_trgt(7)(8)(9)(10)(11))(_sens(12)(13)(15)(17)(19)(21)(22)(23)(24)(25)(26)(27))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(5395276)
		(12358)
		(12369)
		(12614)
		(12625)
		(5194566)
	)
	(_model . Structure 12 -1)
)
V 000050 55 10489         1463576578373 Structure
(_unit VHDL (slice_19 0 3882(structure 0 3933))
	(_version vc6)
	(_time 1463576578374 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 782d2879232f256e7b7f7f2f3e27287b717f7b7e2b7e71)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576578361)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 3956(_ent (_in))))
				(_port (_int D1 -5 0 3956(_ent (_in))))
				(_port (_int SD -5 0 3956(_ent (_in))))
				(_port (_int SP -5 0 3957(_ent (_in))))
				(_port (_int CK -5 0 3957(_ent (_in))))
				(_port (_int LSR -5 0 3957(_ent (_in))))
				(_port (_int Q -5 0 3958(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 3961(_ent (_out))))
			)
		)
		(ccu2B0
			(_object
				(_port (_int A0 -5 0 3964(_ent (_in))))
				(_port (_int B0 -5 0 3964(_ent (_in))))
				(_port (_int C0 -5 0 3964(_ent (_in))))
				(_port (_int D0 -5 0 3965(_ent (_in))))
				(_port (_int A1 -5 0 3965(_ent (_in))))
				(_port (_int B1 -5 0 3965(_ent (_in))))
				(_port (_int C1 -5 0 3966(_ent (_in))))
				(_port (_int D1 -5 0 3966(_ent (_in))))
				(_port (_int CI -5 0 3966(_ent (_in))))
				(_port (_int S0 -5 0 3967(_ent (_out))))
				(_port (_int S1 -5 0 3967(_ent (_out))))
				(_port (_int CO1 -5 0 3967(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 3970(_ent (_out))))
			)
		)
	)
	(_inst count_504_i14 0 3973(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 3976(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst count_504_i13 0 3978(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst count_504_add_4_15 0 3981(_comp ccu2B0)
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu2B0)
		)
	)
	(_inst DRIVEGND 0 3985(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 3989
		(_object
			(_prcs
				(line__3991(_arch 0 0 3991(_procedure_call (_trgt(12))(_sens(0)))))
				(line__3992(_arch 1 0 3992(_procedure_call (_trgt(13))(_sens(1)))))
				(line__3993(_arch 2 0 3993(_procedure_call (_trgt(14))(_sens(2)))))
				(line__3994(_arch 3 0 3994(_procedure_call (_trgt(16))(_sens(3)))))
				(line__3995(_arch 4 0 3995(_procedure_call (_trgt(18))(_sens(4)))))
				(line__3996(_arch 5 0 3996(_procedure_call (_trgt(20))(_sens(5)))))
				(line__3997(_arch 6 0 3997(_procedure_call (_trgt(22))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 4001
		(_object
			(_prcs
				(line__4003(_arch 7 0 4003(_procedure_call (_trgt(15))(_sens(14)))))
				(line__4004(_arch 8 0 4004(_procedure_call (_trgt(17))(_sens(16)))))
				(line__4005(_arch 9 0 4005(_procedure_call (_trgt(19))(_sens(18)))))
				(line__4006(_arch 10 0 4006(_procedure_call (_trgt(21))(_sens(20)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 3885 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 3886 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 3887 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 3888(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 3888(_ent gms(_string \"SLICE_19"\))))
		(_gen (_int tipd_A1 -3 0 3890(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 3891(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 3892(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 3893(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 3894(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 3895(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 3896(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 3897(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 3898(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 3899(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F1 -3 0 3900(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_FCO -3 0 3901(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 3902(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 3903(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F0 -3 0 3904(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F1 -3 0 3905(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_FCO -3 0 3906(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 3907 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 3908 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 3909 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 3910 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 3911 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 3912 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 3913 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 3914 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 3915 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 3916 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 3917 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 3918 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 3919 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 3920 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 3921 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 3922 \0 ns\ (_ent((ns 0)))))
		(_port (_int A1 -5 0 3924(_ent(_in))))
		(_port (_int A0 -5 0 3924(_ent(_in))))
		(_port (_int DI1 -5 0 3924(_ent(_in))))
		(_port (_int DI0 -5 0 3925(_ent(_in))))
		(_port (_int LSR -5 0 3925(_ent(_in))))
		(_port (_int CLK -5 0 3925(_ent(_in))))
		(_port (_int FCI -5 0 3926(_ent(_in))))
		(_port (_int F0 -5 0 3926(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 3926(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 3927(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 3927(_ent(_out)(_param_out))))
		(_port (_int FCO -5 0 3927(_ent(_out)(_param_out))))
		(_sig (_int A1_ipd -5 0 3936(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 3937(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 3938(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 3939(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 3940(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 3941(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 3942(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 3943(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 3944(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 3945(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -5 0 3946(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 3947(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 3948(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 3949(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 3950(_arch(_uni((i 1))))))
		(_sig (_int FCO_out -5 0 3951(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 3953(_arch(_uni))))
		(_sig (_int GNDI -5 0 3954(_arch(_uni))))
		(_var (_int F0_zd -5 0 4011(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 4012(_prcs 0)))
		(_var (_int Q0_zd -5 0 4013(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 4014(_prcs 0)))
		(_var (_int F1_zd -5 0 4015(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 4016(_prcs 0)))
		(_var (_int Q1_zd -5 0 4017(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 4018(_prcs 0)))
		(_var (_int FCO_zd -5 0 4019(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -8 0 4020(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 4022(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 4023(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 4024(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 4025(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 4026(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 4027(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 4028(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 4029(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 4030(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 4031(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 11 0 4009(_prcs (_simple)(_trgt(7)(8)(9)(10)(11))(_sens(12)(13)(15)(17)(19)(21)(22)(23)(24)(25)(26)(27))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(5395276)
		(12358)
		(12369)
		(12614)
		(12625)
		(5194566)
	)
	(_model . Structure 12 -1)
)
V 000050 55 4808          1463576578379 Structure
(_unit VHDL (slice_20 0 4184(structure 0 4210))
	(_version vc6)
	(_time 1463576578380 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 782d2879232f256e7d766d217f7b7a7b787f7b7e2b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576578377)
	)
	(_vital vital_level0)
	(_comp
		(ccu20003
			(_object
				(_port (_int A0 -4 0 4225(_ent (_in))))
				(_port (_int B0 -4 0 4225(_ent (_in))))
				(_port (_int C0 -4 0 4225(_ent (_in))))
				(_port (_int D0 -4 0 4226(_ent (_in))))
				(_port (_int A1 -4 0 4226(_ent (_in))))
				(_port (_int B1 -4 0 4226(_ent (_in))))
				(_port (_int C1 -4 0 4227(_ent (_in))))
				(_port (_int D1 -4 0 4227(_ent (_in))))
				(_port (_int CI -4 0 4227(_ent (_in))))
				(_port (_int S0 -4 0 4228(_ent (_out))))
				(_port (_int S1 -4 0 4228(_ent (_out))))
				(_port (_int CO1 -4 0 4228(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4222(_ent (_out))))
			)
		)
	)
	(_inst sub_492_add_2_5 0 4231(_comp ccu20003)
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu20003)
		)
	)
	(_inst DRIVEGND 0 4235(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4239
		(_object
			(_prcs
				(line__4241(_arch 0 0 4241(_procedure_call (_trgt(6))(_sens(0)))))
				(line__4242(_arch 1 0 4242(_procedure_call (_trgt(7))(_sens(1)))))
				(line__4243(_arch 2 0 4243(_procedure_call (_trgt(8))(_sens(2)))))
				(line__4244(_arch 3 0 4244(_procedure_call (_trgt(9))(_sens(3)))))
				(line__4245(_arch 4 0 4245(_procedure_call (_trgt(10))(_sens(4)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4187 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4188 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4189 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4190(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4190(_ent(_string \"SLICE_20"\))))
		(_gen (_int tipd_B1 -3 0 4192(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 4193(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 4194(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 4195(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 4196(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_FCO -3 0 4197(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 4198(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_FCO -3 0 4199(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_FCO -3 0 4200(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_FCO -3 0 4201(_ent(((ns 0))((ns 0))))))
		(_port (_int B1 -4 0 4203(_ent(_in))))
		(_port (_int A1 -4 0 4203(_ent(_in))))
		(_port (_int B0 -4 0 4203(_ent(_in))))
		(_port (_int A0 -4 0 4204(_ent(_in))))
		(_port (_int FCI -4 0 4204(_ent(_in))))
		(_port (_int FCO -4 0 4204(_ent(_out)(_param_out))))
		(_sig (_int B1_ipd -4 0 4213(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 4214(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 4215(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 4216(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -4 0 4217(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCO_out -4 0 4218(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4220(_arch(_uni))))
		(_var (_int FCO_zd -4 0 4249(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -6 0 4250(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 5 0 4248(_prcs (_simple)(_trgt(5))(_sens(6)(7)(8)(9)(10)(11))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5194566)
	)
	(_model . Structure 6 -1)
)
V 000050 55 10489         1463576578390 Structure
(_unit VHDL (slice_21 0 4291(structure 0 4342))
	(_version vc6)
	(_time 1463576578391 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 88ddd886d3dfd59e8b8f8fdfced7db8b898f8b8edb8e81)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576578388)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 4365(_ent (_in))))
				(_port (_int D1 -5 0 4365(_ent (_in))))
				(_port (_int SD -5 0 4365(_ent (_in))))
				(_port (_int SP -5 0 4366(_ent (_in))))
				(_port (_int CK -5 0 4366(_ent (_in))))
				(_port (_int LSR -5 0 4366(_ent (_in))))
				(_port (_int Q -5 0 4367(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 4370(_ent (_out))))
			)
		)
		(ccu2B0
			(_object
				(_port (_int A0 -5 0 4373(_ent (_in))))
				(_port (_int B0 -5 0 4373(_ent (_in))))
				(_port (_int C0 -5 0 4373(_ent (_in))))
				(_port (_int D0 -5 0 4374(_ent (_in))))
				(_port (_int A1 -5 0 4374(_ent (_in))))
				(_port (_int B1 -5 0 4374(_ent (_in))))
				(_port (_int C1 -5 0 4375(_ent (_in))))
				(_port (_int D1 -5 0 4375(_ent (_in))))
				(_port (_int CI -5 0 4375(_ent (_in))))
				(_port (_int S0 -5 0 4376(_ent (_out))))
				(_port (_int S1 -5 0 4376(_ent (_out))))
				(_port (_int CO1 -5 0 4376(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 4379(_ent (_out))))
			)
		)
	)
	(_inst count_504_i12 0 4382(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 4385(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst count_504_i11 0 4387(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst count_504_add_4_13 0 4390(_comp ccu2B0)
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu2B0)
		)
	)
	(_inst DRIVEGND 0 4394(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4398
		(_object
			(_prcs
				(line__4400(_arch 0 0 4400(_procedure_call (_trgt(12))(_sens(0)))))
				(line__4401(_arch 1 0 4401(_procedure_call (_trgt(13))(_sens(1)))))
				(line__4402(_arch 2 0 4402(_procedure_call (_trgt(14))(_sens(2)))))
				(line__4403(_arch 3 0 4403(_procedure_call (_trgt(16))(_sens(3)))))
				(line__4404(_arch 4 0 4404(_procedure_call (_trgt(18))(_sens(4)))))
				(line__4405(_arch 5 0 4405(_procedure_call (_trgt(20))(_sens(5)))))
				(line__4406(_arch 6 0 4406(_procedure_call (_trgt(22))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 4410
		(_object
			(_prcs
				(line__4412(_arch 7 0 4412(_procedure_call (_trgt(15))(_sens(14)))))
				(line__4413(_arch 8 0 4413(_procedure_call (_trgt(17))(_sens(16)))))
				(line__4414(_arch 9 0 4414(_procedure_call (_trgt(19))(_sens(18)))))
				(line__4415(_arch 10 0 4415(_procedure_call (_trgt(21))(_sens(20)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4294 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4295 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4296 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4297(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4297(_ent gms(_string \"SLICE_21"\))))
		(_gen (_int tipd_A1 -3 0 4299(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 4300(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 4301(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 4302(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 4303(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 4304(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 4305(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 4306(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 4307(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 4308(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F1 -3 0 4309(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_FCO -3 0 4310(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 4311(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 4312(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F0 -3 0 4313(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F1 -3 0 4314(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_FCO -3 0 4315(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 4316 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 4317 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 4318 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 4319 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 4320 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 4321 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 4322 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 4323 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 4324 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 4325 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 4326 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 4327 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 4328 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 4329 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 4330 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 4331 \0 ns\ (_ent((ns 0)))))
		(_port (_int A1 -5 0 4333(_ent(_in))))
		(_port (_int A0 -5 0 4333(_ent(_in))))
		(_port (_int DI1 -5 0 4333(_ent(_in))))
		(_port (_int DI0 -5 0 4334(_ent(_in))))
		(_port (_int LSR -5 0 4334(_ent(_in))))
		(_port (_int CLK -5 0 4334(_ent(_in))))
		(_port (_int FCI -5 0 4335(_ent(_in))))
		(_port (_int F0 -5 0 4335(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 4335(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 4336(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 4336(_ent(_out)(_param_out))))
		(_port (_int FCO -5 0 4336(_ent(_out)(_param_out))))
		(_sig (_int A1_ipd -5 0 4345(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 4346(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 4347(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 4348(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 4349(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 4350(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 4351(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 4352(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 4353(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 4354(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -5 0 4355(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 4356(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 4357(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 4358(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 4359(_arch(_uni((i 1))))))
		(_sig (_int FCO_out -5 0 4360(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 4362(_arch(_uni))))
		(_sig (_int GNDI -5 0 4363(_arch(_uni))))
		(_var (_int F0_zd -5 0 4420(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 4421(_prcs 0)))
		(_var (_int Q0_zd -5 0 4422(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 4423(_prcs 0)))
		(_var (_int F1_zd -5 0 4424(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 4425(_prcs 0)))
		(_var (_int Q1_zd -5 0 4426(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 4427(_prcs 0)))
		(_var (_int FCO_zd -5 0 4428(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -8 0 4429(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 4431(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 4432(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 4433(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 4434(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 4435(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 4436(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 4437(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 4438(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 4439(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 4440(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 11 0 4418(_prcs (_simple)(_trgt(7)(8)(9)(10)(11))(_sens(12)(13)(15)(17)(19)(21)(22)(23)(24)(25)(26)(27))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(5395276)
		(12358)
		(12369)
		(12614)
		(12625)
		(5194566)
	)
	(_model . Structure 12 -1)
)
V 000050 55 4808          1463576578404 Structure
(_unit VHDL (slice_22 0 4593(structure 0 4619))
	(_version vc6)
	(_time 1463576578405 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 97c2c798c3c0ca81929982ce9094959495909491c4)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576578394)
	)
	(_vital vital_level0)
	(_comp
		(ccu20004
			(_object
				(_port (_int A0 -4 0 4634(_ent (_in))))
				(_port (_int B0 -4 0 4634(_ent (_in))))
				(_port (_int C0 -4 0 4634(_ent (_in))))
				(_port (_int D0 -4 0 4635(_ent (_in))))
				(_port (_int A1 -4 0 4635(_ent (_in))))
				(_port (_int B1 -4 0 4635(_ent (_in))))
				(_port (_int C1 -4 0 4636(_ent (_in))))
				(_port (_int D1 -4 0 4636(_ent (_in))))
				(_port (_int CI -4 0 4636(_ent (_in))))
				(_port (_int S0 -4 0 4637(_ent (_out))))
				(_port (_int S1 -4 0 4637(_ent (_out))))
				(_port (_int CO1 -4 0 4637(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 4631(_ent (_out))))
			)
		)
	)
	(_inst sub_492_add_2_3 0 4640(_comp ccu20004)
		(_port
			((A0)(A0_ipd))
			((B0)(B0_ipd))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu20004)
		)
	)
	(_inst DRIVEGND 0 4644(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4648
		(_object
			(_prcs
				(line__4650(_arch 0 0 4650(_procedure_call (_trgt(6))(_sens(0)))))
				(line__4651(_arch 1 0 4651(_procedure_call (_trgt(7))(_sens(1)))))
				(line__4652(_arch 2 0 4652(_procedure_call (_trgt(8))(_sens(2)))))
				(line__4653(_arch 3 0 4653(_procedure_call (_trgt(9))(_sens(3)))))
				(line__4654(_arch 4 0 4654(_procedure_call (_trgt(10))(_sens(4)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4596 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4597 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 4598 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 4599(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4599(_ent(_string \"SLICE_22"\))))
		(_gen (_int tipd_B1 -3 0 4601(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 4602(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 4603(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 4604(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 4605(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_FCO -3 0 4606(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 4607(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_FCO -3 0 4608(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_FCO -3 0 4609(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_FCO -3 0 4610(_ent(((ns 0))((ns 0))))))
		(_port (_int B1 -4 0 4612(_ent(_in))))
		(_port (_int A1 -4 0 4612(_ent(_in))))
		(_port (_int B0 -4 0 4612(_ent(_in))))
		(_port (_int A0 -4 0 4613(_ent(_in))))
		(_port (_int FCI -4 0 4613(_ent(_in))))
		(_port (_int FCO -4 0 4613(_ent(_out)(_param_out))))
		(_sig (_int B1_ipd -4 0 4622(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 4623(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 4624(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 4625(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -4 0 4626(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCO_out -4 0 4627(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 4629(_arch(_uni))))
		(_var (_int FCO_zd -4 0 4658(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -6 0 4659(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 5 0 4657(_prcs (_simple)(_trgt(5))(_sens(6)(7)(8)(9)(10)(11))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5194566)
	)
	(_model . Structure 6 -1)
)
V 000050 55 10488         1463576578410 Structure
(_unit VHDL (slice_23 0 4700(structure 0 4751))
	(_version vc6)
	(_time 1463576578411 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 97c2c798c3c0ca81949090c0d1c8c49494909491c4919e)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576578408)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 4774(_ent (_in))))
				(_port (_int D1 -5 0 4774(_ent (_in))))
				(_port (_int SD -5 0 4774(_ent (_in))))
				(_port (_int SP -5 0 4775(_ent (_in))))
				(_port (_int CK -5 0 4775(_ent (_in))))
				(_port (_int LSR -5 0 4775(_ent (_in))))
				(_port (_int Q -5 0 4776(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 4779(_ent (_out))))
			)
		)
		(ccu2B0
			(_object
				(_port (_int A0 -5 0 4782(_ent (_in))))
				(_port (_int B0 -5 0 4782(_ent (_in))))
				(_port (_int C0 -5 0 4782(_ent (_in))))
				(_port (_int D0 -5 0 4783(_ent (_in))))
				(_port (_int A1 -5 0 4783(_ent (_in))))
				(_port (_int B1 -5 0 4783(_ent (_in))))
				(_port (_int C1 -5 0 4784(_ent (_in))))
				(_port (_int D1 -5 0 4784(_ent (_in))))
				(_port (_int CI -5 0 4784(_ent (_in))))
				(_port (_int S0 -5 0 4785(_ent (_out))))
				(_port (_int S1 -5 0 4785(_ent (_out))))
				(_port (_int CO1 -5 0 4785(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 4788(_ent (_out))))
			)
		)
	)
	(_inst count_504_i10 0 4791(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 4794(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst count_504_i9 0 4796(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst count_504_add_4_11 0 4799(_comp ccu2B0)
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu2B0)
		)
	)
	(_inst DRIVEGND 0 4803(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 4807
		(_object
			(_prcs
				(line__4809(_arch 0 0 4809(_procedure_call (_trgt(12))(_sens(0)))))
				(line__4810(_arch 1 0 4810(_procedure_call (_trgt(13))(_sens(1)))))
				(line__4811(_arch 2 0 4811(_procedure_call (_trgt(14))(_sens(2)))))
				(line__4812(_arch 3 0 4812(_procedure_call (_trgt(16))(_sens(3)))))
				(line__4813(_arch 4 0 4813(_procedure_call (_trgt(18))(_sens(4)))))
				(line__4814(_arch 5 0 4814(_procedure_call (_trgt(20))(_sens(5)))))
				(line__4815(_arch 6 0 4815(_procedure_call (_trgt(22))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 4819
		(_object
			(_prcs
				(line__4821(_arch 7 0 4821(_procedure_call (_trgt(15))(_sens(14)))))
				(line__4822(_arch 8 0 4822(_procedure_call (_trgt(17))(_sens(16)))))
				(line__4823(_arch 9 0 4823(_procedure_call (_trgt(19))(_sens(18)))))
				(line__4824(_arch 10 0 4824(_procedure_call (_trgt(21))(_sens(20)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 4703 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 4704 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 4705 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 4706(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 4706(_ent gms(_string \"SLICE_23"\))))
		(_gen (_int tipd_A1 -3 0 4708(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 4709(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 4710(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 4711(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 4712(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 4713(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 4714(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 4715(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 4716(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 4717(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F1 -3 0 4718(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_FCO -3 0 4719(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 4720(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 4721(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F0 -3 0 4722(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F1 -3 0 4723(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_FCO -3 0 4724(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 4725 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 4726 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 4727 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 4728 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 4729 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 4730 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 4731 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 4732 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 4733 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 4734 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 4735 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 4736 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 4737 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 4738 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 4739 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 4740 \0 ns\ (_ent((ns 0)))))
		(_port (_int A1 -5 0 4742(_ent(_in))))
		(_port (_int A0 -5 0 4742(_ent(_in))))
		(_port (_int DI1 -5 0 4742(_ent(_in))))
		(_port (_int DI0 -5 0 4743(_ent(_in))))
		(_port (_int LSR -5 0 4743(_ent(_in))))
		(_port (_int CLK -5 0 4743(_ent(_in))))
		(_port (_int FCI -5 0 4744(_ent(_in))))
		(_port (_int F0 -5 0 4744(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 4744(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 4745(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 4745(_ent(_out)(_param_out))))
		(_port (_int FCO -5 0 4745(_ent(_out)(_param_out))))
		(_sig (_int A1_ipd -5 0 4754(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 4755(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 4756(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 4757(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 4758(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 4759(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 4760(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 4761(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 4762(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 4763(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -5 0 4764(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 4765(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 4766(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 4767(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 4768(_arch(_uni((i 1))))))
		(_sig (_int FCO_out -5 0 4769(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 4771(_arch(_uni))))
		(_sig (_int GNDI -5 0 4772(_arch(_uni))))
		(_var (_int F0_zd -5 0 4829(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 4830(_prcs 0)))
		(_var (_int Q0_zd -5 0 4831(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 4832(_prcs 0)))
		(_var (_int F1_zd -5 0 4833(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 4834(_prcs 0)))
		(_var (_int Q1_zd -5 0 4835(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 4836(_prcs 0)))
		(_var (_int FCO_zd -5 0 4837(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -8 0 4838(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 4840(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 4841(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 4842(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 4843(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 4844(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 4845(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 4846(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 4847(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 4848(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 4849(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 11 0 4827(_prcs (_simple)(_trgt(7)(8)(9)(10)(11))(_sens(12)(13)(15)(17)(19)(21)(22)(23)(24)(25)(26)(27))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(5395276)
		(12358)
		(12369)
		(12614)
		(12625)
		(5194566)
	)
	(_model . Structure 12 -1)
)
V 000050 55 3078          1463576578421 Structure
(_unit VHDL (ccu20008 0 5002(structure 0 5012))
	(_version vc6)
	(_time 1463576578422 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code a7f3f7f0a3f1f6b4a4a2b7f8f6a4a7a4afa1a4a1a4)
	(_ent
		(_time 1463576578419)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.CCU2D
			(_object
				(_type (_int ~STRING~15 1 107(_array -5 ((_uto i 1 i 2147483647)))))
				(_gen (_int inject1_0 0 1 107(_ent(_string \"YES"\))))
				(_type (_int ~STRING~151 1 108(_array -5 ((_uto i 1 i 2147483647)))))
				(_gen (_int inject1_1 1 1 108(_ent(_string \"YES"\))))
				(_gen (_int init0 -2 1 109(_ent(_string \"0000000000000000"\))))
				(_gen (_int init1 -3 1 110(_ent(_string \"0000000000000000"\))))
				(_port (_int A0 -4 1 113(_ent (_in))))
				(_port (_int A1 -4 1 113(_ent (_in))))
				(_port (_int B0 -4 1 114(_ent (_in))))
				(_port (_int B1 -4 1 114(_ent (_in))))
				(_port (_int C0 -4 1 115(_ent (_in))))
				(_port (_int C1 -4 1 115(_ent (_in))))
				(_port (_int D0 -4 1 116(_ent (_in))))
				(_port (_int D1 -4 1 116(_ent (_in))))
				(_port (_int CIN -4 1 117(_ent (_in))))
				(_port (_int S0 -4 1 118(_ent (_out))))
				(_port (_int S1 -4 1 118(_ent (_out))))
				(_port (_int COUT -4 1 119(_ent (_out))))
			)
		)
	)
	(_inst inst1 0 5014(_comp .machxo2.components.CCU2D)
		(_gen
			((inject1_0)(_string \"NO"\))
			((inject1_1)(_string \"NO"\))
			((init0)(_string \"0000000000000000"\))
			((init1)(_string \"0101100110011001"\))
		)
		(_port
			((A0)(A0))
			((A1)(A1))
			((B0)(B0))
			((B1)(B1))
			((C0)(C0))
			((C1)(C1))
			((D0)(D0))
			((D1)(D1))
			((CIN)(CI))
			((S0)(S0))
			((S1)(S1))
			((COUT)(CO1))
		)
		(_use (_ent machxo2 CCU2D)
			(_gen
				((inject1_0)(_string \"NO"\))
				((inject1_1)(_string \"NO"\))
				((init0)(_string \"0000000000000000"\))
				((init1)(_string \"0101100110011001"\))
			)
		)
	)
	(_object
		(_port (_int A0 -1 0 5003(_ent(_in))))
		(_port (_int B0 -1 0 5003(_ent(_in))))
		(_port (_int C0 -1 0 5003(_ent(_in))))
		(_port (_int D0 -1 0 5004(_ent(_in))))
		(_port (_int A1 -1 0 5004(_ent(_in))))
		(_port (_int B1 -1 0 5004(_ent(_in))))
		(_port (_int C1 -1 0 5005(_ent(_in))))
		(_port (_int D1 -1 0 5005(_ent(_in))))
		(_port (_int CI -1 0 5005(_ent(_in))))
		(_port (_int S0 -1 0 5006(_ent(_out))))
		(_port (_int S1 -1 0 5006(_ent(_out))))
		(_port (_int CO1 -1 0 5006(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~15 (1 ~STD_LOGIC_VECTOR{15~downto~0}~15)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~153 (1 ~STD_LOGIC_VECTOR{15~downto~0}~153)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (2 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 3846          1463576578427 Structure
(_unit VHDL (slice_24 0 5027(structure 0 5046))
	(_version vc6)
	(_time 1463576578428 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code a7f2f7f0f3f0fab1a1a0b2fea0a4a5a4a3a0a4a1f4)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576578425)
	)
	(_vital vital_level0)
	(_comp
		(ccu20008
			(_object
				(_port (_int A0 -4 0 5058(_ent (_in))))
				(_port (_int B0 -4 0 5058(_ent (_in))))
				(_port (_int C0 -4 0 5058(_ent (_in))))
				(_port (_int D0 -4 0 5059(_ent (_in))))
				(_port (_int A1 -4 0 5059(_ent (_in))))
				(_port (_int B1 -4 0 5059(_ent (_in))))
				(_port (_int C1 -4 0 5060(_ent (_in))))
				(_port (_int D1 -4 0 5060(_ent (_in))))
				(_port (_int CI -4 0 5060(_ent (_in))))
				(_port (_int S0 -4 0 5061(_ent (_out))))
				(_port (_int S1 -4 0 5061(_ent (_out))))
				(_port (_int CO1 -4 0 5061(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 5055(_ent (_out))))
			)
		)
	)
	(_inst sub_492_add_2_1 0 5064(_comp ccu20008)
		(_port
			((A0)(GNDI))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(B1_ipd))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(GNDI))
			((S0)(_open))
			((S1)(_open))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu20008)
		)
	)
	(_inst DRIVEGND 0 5067(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 5071
		(_object
			(_prcs
				(line__5073(_arch 0 0 5073(_procedure_call (_trgt(3))(_sens(0)))))
				(line__5074(_arch 1 0 5074(_procedure_call (_trgt(4))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5030 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5031 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 5032 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 5033(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5033(_ent(_string \"SLICE_24"\))))
		(_gen (_int tipd_B1 -3 0 5035(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 5036(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_FCO -3 0 5037(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 5038(_ent(((ns 0))((ns 0))))))
		(_port (_int B1 -4 0 5040(_ent(_in))))
		(_port (_int A1 -4 0 5040(_ent(_in))))
		(_port (_int FCO -4 0 5040(_ent(_out)(_param_out))))
		(_sig (_int B1_ipd -4 0 5049(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 5050(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCO_out -4 0 5051(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 5053(_arch(_uni))))
		(_var (_int FCO_zd -4 0 5078(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -6 0 5079(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 2 0 5077(_prcs (_simple)(_trgt(2))(_sens(3)(4)(5))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(5194566)
	)
	(_model . Structure 3 -1)
)
V 000050 55 10486         1463576578437 Structure
(_unit VHDL (slice_25 0 5111(structure 0 5162))
	(_version vc6)
	(_time 1463576578438 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code b7e2e7e3e3e0eaa1b4b0b0e0f1e8e4b4b2b0b4b1e4b1be)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576578435)
	)
	(_vital vital_level0)
	(_comp
		(vmuxregsre
			(_object
				(_port (_int D0 -5 0 5185(_ent (_in))))
				(_port (_int D1 -5 0 5185(_ent (_in))))
				(_port (_int SD -5 0 5185(_ent (_in))))
				(_port (_int SP -5 0 5186(_ent (_in))))
				(_port (_int CK -5 0 5186(_ent (_in))))
				(_port (_int LSR -5 0 5186(_ent (_in))))
				(_port (_int Q -5 0 5187(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 5190(_ent (_out))))
			)
		)
		(ccu2B0
			(_object
				(_port (_int A0 -5 0 5193(_ent (_in))))
				(_port (_int B0 -5 0 5193(_ent (_in))))
				(_port (_int C0 -5 0 5193(_ent (_in))))
				(_port (_int D0 -5 0 5194(_ent (_in))))
				(_port (_int A1 -5 0 5194(_ent (_in))))
				(_port (_int B1 -5 0 5194(_ent (_in))))
				(_port (_int C1 -5 0 5195(_ent (_in))))
				(_port (_int D1 -5 0 5195(_ent (_in))))
				(_port (_int CI -5 0 5195(_ent (_in))))
				(_port (_int S0 -5 0 5196(_ent (_out))))
				(_port (_int S1 -5 0 5196(_ent (_out))))
				(_port (_int CO1 -5 0 5196(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 5199(_ent (_out))))
			)
		)
	)
	(_inst count_504_i8 0 5202(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst DRIVEVCC 0 5205(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst count_504_i7 0 5207(_comp vmuxregsre)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre)
		)
	)
	(_inst count_504_add_4_9 0 5210(_comp ccu2B0)
		(_port
			((A0)(A0_ipd))
			((B0)(GNDI))
			((C0)(GNDI))
			((D0)(GNDI))
			((A1)(A1_ipd))
			((B1)(GNDI))
			((C1)(GNDI))
			((D1)(GNDI))
			((CI)(FCI_ipd))
			((S0)(F0_out))
			((S1)(F1_out))
			((CO1)(FCO_out))
		)
		(_use (_ent . ccu2B0)
		)
	)
	(_inst DRIVEGND 0 5214(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 5218
		(_object
			(_prcs
				(line__5220(_arch 0 0 5220(_procedure_call (_trgt(12))(_sens(0)))))
				(line__5221(_arch 1 0 5221(_procedure_call (_trgt(13))(_sens(1)))))
				(line__5222(_arch 2 0 5222(_procedure_call (_trgt(14))(_sens(2)))))
				(line__5223(_arch 3 0 5223(_procedure_call (_trgt(16))(_sens(3)))))
				(line__5224(_arch 4 0 5224(_procedure_call (_trgt(18))(_sens(4)))))
				(line__5225(_arch 5 0 5225(_procedure_call (_trgt(20))(_sens(5)))))
				(line__5226(_arch 6 0 5226(_procedure_call (_trgt(22))(_sens(6)))))
			)
		)
	)
	(_block SignalDelay 0 5230
		(_object
			(_prcs
				(line__5232(_arch 7 0 5232(_procedure_call (_trgt(15))(_sens(14)))))
				(line__5233(_arch 8 0 5233(_procedure_call (_trgt(17))(_sens(16)))))
				(line__5234(_arch 9 0 5234(_procedure_call (_trgt(19))(_sens(18)))))
				(line__5235(_arch 10 0 5235(_procedure_call (_trgt(21))(_sens(20)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5114 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5115 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5116 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5117(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5117(_ent gms(_string \"SLICE_25"\))))
		(_gen (_int tipd_A1 -3 0 5119(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 5120(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 5121(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 5122(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 5123(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 5124(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_FCI -3 0 5125(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 5126(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_FCO -3 0 5127(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 5128(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F1 -3 0 5129(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_FCO -3 0 5130(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 5131(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 5132(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F0 -3 0 5133(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_F1 -3 0 5134(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_FCI_FCO -3 0 5135(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 5136 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 5137 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 5138 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 5139 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 5140 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 5141 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 5142 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 5143 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 5144 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 5145 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 5146 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 5147 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 5148 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 5149 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 5150 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 5151 \0 ns\ (_ent((ns 0)))))
		(_port (_int A1 -5 0 5153(_ent(_in))))
		(_port (_int A0 -5 0 5153(_ent(_in))))
		(_port (_int DI1 -5 0 5153(_ent(_in))))
		(_port (_int DI0 -5 0 5154(_ent(_in))))
		(_port (_int LSR -5 0 5154(_ent(_in))))
		(_port (_int CLK -5 0 5154(_ent(_in))))
		(_port (_int FCI -5 0 5155(_ent(_in))))
		(_port (_int F0 -5 0 5155(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 5155(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 5156(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 5156(_ent(_out)(_param_out))))
		(_port (_int FCO -5 0 5156(_ent(_out)(_param_out))))
		(_sig (_int A1_ipd -5 0 5165(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 5166(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 5167(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 5168(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 5169(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 5170(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 5171(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 5172(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 5173(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 5174(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int FCI_ipd -5 0 5175(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 5176(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 5177(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 5178(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 5179(_arch(_uni((i 1))))))
		(_sig (_int FCO_out -5 0 5180(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 5182(_arch(_uni))))
		(_sig (_int GNDI -5 0 5183(_arch(_uni))))
		(_var (_int F0_zd -5 0 5240(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 5241(_prcs 0)))
		(_var (_int Q0_zd -5 0 5242(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 5243(_prcs 0)))
		(_var (_int F1_zd -5 0 5244(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 5245(_prcs 0)))
		(_var (_int Q1_zd -5 0 5246(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 5247(_prcs 0)))
		(_var (_int FCO_zd -5 0 5248(_prcs 0((i 1)))))
		(_var (_int FCO_GlitchData -8 0 5249(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 5251(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 5252(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 5253(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 5254(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 5255(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 5256(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 5257(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 5258(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 5259(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 5260(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 11 0 5238(_prcs (_simple)(_trgt(7)(8)(9)(10)(11))(_sens(12)(13)(15)(17)(19)(21)(22)(23)(24)(25)(26)(27))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(5395276)
		(12358)
		(12369)
		(12614)
		(12625)
		(5194566)
	)
	(_model . Structure 12 -1)
)
V 000050 55 1715          1463576578468 Structure
(_unit VHDL (lut4 0 5413(structure 0 5421))
	(_version vc6)
	(_time 1463576578469 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code d682d685d58086c5d3d2958d82d1d2d5d2d085d1d3)
	(_ent
		(_time 1463576578466)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 5423(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1100100000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1100100000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 5414(_ent(_in))))
		(_port (_int B -1 0 5414(_ent(_in))))
		(_port (_int C -1 0 5414(_ent(_in))))
		(_port (_int D -1 0 5414(_ent(_in))))
		(_port (_int Z -1 0 5415(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1719          1463576578474 Structure
(_unit VHDL (lut40009 0 5434(structure 0 5442))
	(_version vc6)
	(_time 1463576578475 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code d682d685d58086c5d3d7c68987d5d6d5dfd085d1d3)
	(_ent
		(_time 1463576578472)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 5444(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111111000110010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111111000110010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 5435(_ent(_in))))
		(_port (_int B -1 0 5435(_ent(_in))))
		(_port (_int C -1 0 5435(_ent(_in))))
		(_port (_int D -1 0 5435(_ent(_in))))
		(_port (_int Z -1 0 5436(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 2307          1463576578484 Structure
(_unit VHDL (vmuxregsre0010 0 5455(structure 0 5464))
	(_version vc6)
	(_time 1463576578485 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code e5b0b0b6b4b3b4f2ece4f7bfb1e3e2e2e6e2e7e3e0)
	(_ent
		(_time 1463576578482)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.and2
			(_object
				(_port (_int a -1 1 125(_ent (_in((i 1))))))
				(_port (_int b -1 1 126(_ent (_in((i 1))))))
				(_port (_int z -1 1 127(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.fl1s1d
			(_object
				(_type (_int ~STRING~1577 1 871(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 871(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 873(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 874(_ent (_in((i 1))))))
				(_port (_int ck -1 1 875(_ent (_in((i 1))))))
				(_port (_int sd -1 1 876(_ent (_in((i 1))))))
				(_port (_int cd -1 1 877(_ent (_in((i 1))))))
				(_port (_int q -1 1 878(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST50 0 5467(_comp .machxo2.components.and2)
		(_port
			((a)(SP))
			((b)(CK))
			((z)(GATE))
		)
		(_use (_ent machxo2 and2)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_inst INST01 0 5469(_comp .machxo2.components.fl1s1d)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((ck)(GATE))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1s1d)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sd)(sd))
				((cd)(cd))
				((ck)(ck))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 5456(_ent(_in))))
		(_port (_int D1 -1 0 5456(_ent(_in))))
		(_port (_int SD -1 0 5456(_ent(_in))))
		(_port (_int SP -1 0 5457(_ent(_in))))
		(_port (_int CK -1 0 5457(_ent(_in))))
		(_port (_int LSR -1 0 5457(_ent(_in))))
		(_port (_int Q -1 0 5458(_ent(_out))))
		(_sig (_int GATE -1 0 5465(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000050 55 9212          1463576578490 Structure
(_unit VHDL (slice_26 0 5480(structure 0 5525))
	(_version vc6)
	(_time 1463576578496 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code f5a0a5a5a3a2a8e3a2a7e0acf2f6f7f6f3f2f6f3a6)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576578488)
	)
	(_vital vital_level0)
	(_comp
		(lut4
			(_object
				(_port (_int A -5 0 5553(_ent (_in))))
				(_port (_int B -5 0 5553(_ent (_in))))
				(_port (_int C -5 0 5553(_ent (_in))))
				(_port (_int D -5 0 5553(_ent (_in))))
				(_port (_int Z -5 0 5554(_ent (_out))))
			)
		)
		(lut40009
			(_object
				(_port (_int A -5 0 5557(_ent (_in))))
				(_port (_int B -5 0 5557(_ent (_in))))
				(_port (_int C -5 0 5557(_ent (_in))))
				(_port (_int D -5 0 5557(_ent (_in))))
				(_port (_int Z -5 0 5558(_ent (_out))))
			)
		)
		(vmuxregsre0010
			(_object
				(_port (_int D0 -5 0 5561(_ent (_in))))
				(_port (_int D1 -5 0 5561(_ent (_in))))
				(_port (_int SD -5 0 5561(_ent (_in))))
				(_port (_int SP -5 0 5562(_ent (_in))))
				(_port (_int CK -5 0 5562(_ent (_in))))
				(_port (_int LSR -5 0 5562(_ent (_in))))
				(_port (_int Q -5 0 5563(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 5547(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 5550(_ent (_out))))
			)
		)
	)
	(_inst i2_4_lut 0 5566(_comp lut4)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut4)
		)
	)
	(_inst n4260_bdd_4_lut 0 5568(_comp lut40009)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40009)
		)
	)
	(_inst i2067 0 5570(_comp vmuxregsre0010)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0010)
		)
	)
	(_inst DRIVEVCC 0 5573(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 5575(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 5579
		(_object
			(_prcs
				(line__5581(_arch 0 0 5581(_procedure_call (_trgt(13))(_sens(0)))))
				(line__5582(_arch 1 0 5582(_procedure_call (_trgt(14))(_sens(1)))))
				(line__5583(_arch 2 0 5583(_procedure_call (_trgt(15))(_sens(2)))))
				(line__5584(_arch 3 0 5584(_procedure_call (_trgt(16))(_sens(3)))))
				(line__5585(_arch 4 0 5585(_procedure_call (_trgt(17))(_sens(4)))))
				(line__5586(_arch 5 0 5586(_procedure_call (_trgt(18))(_sens(5)))))
				(line__5587(_arch 6 0 5587(_procedure_call (_trgt(19))(_sens(6)))))
				(line__5588(_arch 7 0 5588(_procedure_call (_trgt(20))(_sens(7)))))
				(line__5589(_arch 8 0 5589(_procedure_call (_trgt(21))(_sens(8)))))
				(line__5590(_arch 9 0 5590(_procedure_call (_trgt(23))(_sens(9)))))
			)
		)
	)
	(_block SignalDelay 0 5594
		(_object
			(_prcs
				(line__5596(_arch 10 0 5596(_procedure_call (_trgt(22))(_sens(21)))))
				(line__5597(_arch 11 0 5597(_procedure_call (_trgt(24))(_sens(23)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5483 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5484 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5485 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5486(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5486(_ent gms(_string \"SLICE_26"\))))
		(_gen (_int tipd_D1 -3 0 5488(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 5489(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 5490(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 5491(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 5492(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 5493(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 5494(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 5495(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 5496(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 5497(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 5498(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 5499(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 5500(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 5501(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 5502(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 5503(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 5504(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 5505(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 5506(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 5507 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 5508 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 5509 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 5510 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 5511 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 5512 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 5513 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 5515(_ent(_in))))
		(_port (_int C1 -5 0 5515(_ent(_in))))
		(_port (_int B1 -5 0 5515(_ent(_in))))
		(_port (_int A1 -5 0 5516(_ent(_in))))
		(_port (_int D0 -5 0 5516(_ent(_in))))
		(_port (_int C0 -5 0 5516(_ent(_in))))
		(_port (_int B0 -5 0 5517(_ent(_in))))
		(_port (_int A0 -5 0 5517(_ent(_in))))
		(_port (_int DI0 -5 0 5517(_ent(_in))))
		(_port (_int CLK -5 0 5518(_ent(_in))))
		(_port (_int F0 -5 0 5518(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 5518(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 5519(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 5528(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 5529(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 5530(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 5531(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 5532(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 5533(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 5534(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 5535(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 5536(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 5537(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 5538(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 5539(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 5540(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 5541(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 5542(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 5544(_arch(_uni))))
		(_sig (_int GNDI -5 0 5545(_arch(_uni))))
		(_var (_int F0_zd -5 0 5602(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 5603(_prcs 0)))
		(_var (_int Q0_zd -5 0 5604(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 5605(_prcs 0)))
		(_var (_int F1_zd -5 0 5606(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 5607(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 5609(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 5610(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 5611(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 5612(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 12 0 5600(_prcs (_simple)(_trgt(10)(11)(12))(_sens(13)(14)(15)(16)(17)(18)(19)(20)(22)(24)(25)(26)(27))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 13 -1)
)
V 000050 55 1719          1463576578501 Structure
(_unit VHDL (lut40011 0 5704(structure 0 5712))
	(_version vc6)
	(_time 1463576578502 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code f5a1f5a4f5a3a5e6f0f4e5aaa4f6f4f6f4f3a6f2f0)
	(_ent
		(_time 1463576578499)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 5714(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1101110111011100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1101110111011100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 5705(_ent(_in))))
		(_port (_int B -1 0 5705(_ent(_in))))
		(_port (_int C -1 0 5705(_ent(_in))))
		(_port (_int D -1 0 5705(_ent(_in))))
		(_port (_int Z -1 0 5706(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1719          1463576578513 Structure
(_unit VHDL (lut40012 0 5725(structure 0 5733))
	(_version vc6)
	(_time 1463576578514 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 05510202055355160004155a540604060703560200)
	(_ent
		(_time 1463576578505)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 5735(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1101010110101010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1101010110101010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 5726(_ent(_in))))
		(_port (_int B -1 0 5726(_ent(_in))))
		(_port (_int C -1 0 5726(_ent(_in))))
		(_port (_int D -1 0 5726(_ent(_in))))
		(_port (_int Z -1 0 5727(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 9241          1463576578519 Structure
(_unit VHDL (slice_27 0 5746(structure 0 5791))
	(_version vc6)
	(_time 1463576578520 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 05505203535258135257105c020607060202060356)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576578517)
	)
	(_vital vital_level0)
	(_comp
		(lut40011
			(_object
				(_port (_int A -5 0 5824(_ent (_in))))
				(_port (_int B -5 0 5824(_ent (_in))))
				(_port (_int C -5 0 5824(_ent (_in))))
				(_port (_int D -5 0 5824(_ent (_in))))
				(_port (_int Z -5 0 5825(_ent (_out))))
			)
		)
		(lut40012
			(_object
				(_port (_int A -5 0 5828(_ent (_in))))
				(_port (_int B -5 0 5828(_ent (_in))))
				(_port (_int C -5 0 5828(_ent (_in))))
				(_port (_int D -5 0 5828(_ent (_in))))
				(_port (_int Z -5 0 5829(_ent (_out))))
			)
		)
		(vmuxregsre0010
			(_object
				(_port (_int D0 -5 0 5819(_ent (_in))))
				(_port (_int D1 -5 0 5819(_ent (_in))))
				(_port (_int SD -5 0 5819(_ent (_in))))
				(_port (_int SP -5 0 5820(_ent (_in))))
				(_port (_int CK -5 0 5820(_ent (_in))))
				(_port (_int LSR -5 0 5820(_ent (_in))))
				(_port (_int Q -5 0 5821(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 5813(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 5816(_ent (_out))))
			)
		)
	)
	(_inst i2_3_lut_4_lut 0 5832(_comp lut40011)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40011)
		)
	)
	(_inst i1_2_lut_4_lut_4_lut_adj_6 0 5834(_comp lut40012)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40012)
		)
	)
	(_inst i2061 0 5836(_comp vmuxregsre0010)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0010)
		)
	)
	(_inst DRIVEVCC 0 5839(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 5841(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 5845
		(_object
			(_prcs
				(line__5847(_arch 0 0 5847(_procedure_call (_trgt(13))(_sens(0)))))
				(line__5848(_arch 1 0 5848(_procedure_call (_trgt(14))(_sens(1)))))
				(line__5849(_arch 2 0 5849(_procedure_call (_trgt(15))(_sens(2)))))
				(line__5850(_arch 3 0 5850(_procedure_call (_trgt(16))(_sens(3)))))
				(line__5851(_arch 4 0 5851(_procedure_call (_trgt(17))(_sens(4)))))
				(line__5852(_arch 5 0 5852(_procedure_call (_trgt(18))(_sens(5)))))
				(line__5853(_arch 6 0 5853(_procedure_call (_trgt(19))(_sens(6)))))
				(line__5854(_arch 7 0 5854(_procedure_call (_trgt(20))(_sens(7)))))
				(line__5855(_arch 8 0 5855(_procedure_call (_trgt(21))(_sens(8)))))
				(line__5856(_arch 9 0 5856(_procedure_call (_trgt(23))(_sens(9)))))
			)
		)
	)
	(_block SignalDelay 0 5860
		(_object
			(_prcs
				(line__5862(_arch 10 0 5862(_procedure_call (_trgt(22))(_sens(21)))))
				(line__5863(_arch 11 0 5863(_procedure_call (_trgt(24))(_sens(23)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 5749 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 5750 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 5751 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 5752(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 5752(_ent gms(_string \"SLICE_27"\))))
		(_gen (_int tipd_D1 -3 0 5754(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 5755(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 5756(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 5757(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 5758(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 5759(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 5760(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 5761(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 5762(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 5763(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 5764(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 5765(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 5766(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 5767(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 5768(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 5769(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 5770(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 5771(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 5772(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 5773 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 5774 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 5775 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 5776 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 5777 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 5778 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 5779 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 5781(_ent(_in))))
		(_port (_int C1 -5 0 5781(_ent(_in))))
		(_port (_int B1 -5 0 5781(_ent(_in))))
		(_port (_int A1 -5 0 5782(_ent(_in))))
		(_port (_int D0 -5 0 5782(_ent(_in))))
		(_port (_int C0 -5 0 5782(_ent(_in))))
		(_port (_int B0 -5 0 5783(_ent(_in))))
		(_port (_int A0 -5 0 5783(_ent(_in))))
		(_port (_int DI0 -5 0 5783(_ent(_in))))
		(_port (_int CLK -5 0 5784(_ent(_in))))
		(_port (_int F0 -5 0 5784(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 5784(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 5785(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 5794(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 5795(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 5796(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 5797(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 5798(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 5799(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 5800(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 5801(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 5802(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 5803(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 5804(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 5805(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 5806(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 5807(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 5808(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 5810(_arch(_uni))))
		(_sig (_int GNDI -5 0 5811(_arch(_uni))))
		(_var (_int F0_zd -5 0 5868(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 5869(_prcs 0)))
		(_var (_int Q0_zd -5 0 5870(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 5871(_prcs 0)))
		(_var (_int F1_zd -5 0 5872(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 5873(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 5875(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 5876(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 5877(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 5878(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 12 0 5866(_prcs (_simple)(_trgt(10)(11)(12))(_sens(13)(14)(15)(16)(17)(18)(19)(20)(22)(24)(25)(26)(27))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 13 -1)
)
V 000050 55 1719          1463576578531 Structure
(_unit VHDL (lut40013 0 5970(structure 0 5978))
	(_version vc6)
	(_time 1463576578532 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 14401312154244071115044b451715171712471311)
	(_ent
		(_time 1463576578529)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 5980(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1100101111001111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1100101111001111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 5971(_ent(_in))))
		(_port (_int B -1 0 5971(_ent(_in))))
		(_port (_int C -1 0 5971(_ent(_in))))
		(_port (_int D -1 0 5971(_ent(_in))))
		(_port (_int Z -1 0 5972(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1719          1463576578537 Structure
(_unit VHDL (lut40014 0 5991(structure 0 5999))
	(_version vc6)
	(_time 1463576578538 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 14401312154244071115044b451715171012471311)
	(_ent
		(_time 1463576578535)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 6001(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1101100011110000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1101100011110000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 5992(_ent(_in))))
		(_port (_int B -1 0 5992(_ent(_in))))
		(_port (_int C -1 0 5992(_ent(_in))))
		(_port (_int D -1 0 5992(_ent(_in))))
		(_port (_int Z -1 0 5993(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 9252          1463576578562 Structure
(_unit VHDL (slice_28 0 6012(structure 0 6057))
	(_version vc6)
	(_time 1463576578563 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 3366643663646e256461266a343031303b34303560)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576578560)
	)
	(_vital vital_level0)
	(_comp
		(lut40013
			(_object
				(_port (_int A -5 0 6090(_ent (_in))))
				(_port (_int B -5 0 6090(_ent (_in))))
				(_port (_int C -5 0 6090(_ent (_in))))
				(_port (_int D -5 0 6090(_ent (_in))))
				(_port (_int Z -5 0 6091(_ent (_out))))
			)
		)
		(lut40014
			(_object
				(_port (_int A -5 0 6094(_ent (_in))))
				(_port (_int B -5 0 6094(_ent (_in))))
				(_port (_int C -5 0 6094(_ent (_in))))
				(_port (_int D -5 0 6094(_ent (_in))))
				(_port (_int Z -5 0 6095(_ent (_out))))
			)
		)
		(vmuxregsre0010
			(_object
				(_port (_int D0 -5 0 6085(_ent (_in))))
				(_port (_int D1 -5 0 6085(_ent (_in))))
				(_port (_int SD -5 0 6085(_ent (_in))))
				(_port (_int SP -5 0 6086(_ent (_in))))
				(_port (_int CK -5 0 6086(_ent (_in))))
				(_port (_int LSR -5 0 6086(_ent (_in))))
				(_port (_int Q -5 0 6087(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 6079(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 6082(_ent (_out))))
			)
		)
	)
	(_inst busy_i_bdd_4_lut_3395 0 6098(_comp lut40013)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40013)
		)
	)
	(_inst PS_lcd_state_2_bdd_3_lut_4_lut 0 6100(_comp lut40014)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40014)
		)
	)
	(_inst i2053 0 6102(_comp vmuxregsre0010)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0010)
		)
	)
	(_inst DRIVEVCC 0 6105(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 6107(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 6111
		(_object
			(_prcs
				(line__6113(_arch 0 0 6113(_procedure_call (_trgt(13))(_sens(0)))))
				(line__6114(_arch 1 0 6114(_procedure_call (_trgt(14))(_sens(1)))))
				(line__6115(_arch 2 0 6115(_procedure_call (_trgt(15))(_sens(2)))))
				(line__6116(_arch 3 0 6116(_procedure_call (_trgt(16))(_sens(3)))))
				(line__6117(_arch 4 0 6117(_procedure_call (_trgt(17))(_sens(4)))))
				(line__6118(_arch 5 0 6118(_procedure_call (_trgt(18))(_sens(5)))))
				(line__6119(_arch 6 0 6119(_procedure_call (_trgt(19))(_sens(6)))))
				(line__6120(_arch 7 0 6120(_procedure_call (_trgt(20))(_sens(7)))))
				(line__6121(_arch 8 0 6121(_procedure_call (_trgt(21))(_sens(8)))))
				(line__6122(_arch 9 0 6122(_procedure_call (_trgt(23))(_sens(9)))))
			)
		)
	)
	(_block SignalDelay 0 6126
		(_object
			(_prcs
				(line__6128(_arch 10 0 6128(_procedure_call (_trgt(22))(_sens(21)))))
				(line__6129(_arch 11 0 6129(_procedure_call (_trgt(24))(_sens(23)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6015 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6016 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6017 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6018(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6018(_ent gms(_string \"SLICE_28"\))))
		(_gen (_int tipd_D1 -3 0 6020(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 6021(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 6022(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 6023(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 6024(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 6025(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 6026(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 6027(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 6028(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 6029(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 6030(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 6031(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 6032(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 6033(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 6034(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 6035(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 6036(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 6037(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 6038(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 6039 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 6040 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 6041 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 6042 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 6043 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 6044 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 6045 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 6047(_ent(_in))))
		(_port (_int C1 -5 0 6047(_ent(_in))))
		(_port (_int B1 -5 0 6047(_ent(_in))))
		(_port (_int A1 -5 0 6048(_ent(_in))))
		(_port (_int D0 -5 0 6048(_ent(_in))))
		(_port (_int C0 -5 0 6048(_ent(_in))))
		(_port (_int B0 -5 0 6049(_ent(_in))))
		(_port (_int A0 -5 0 6049(_ent(_in))))
		(_port (_int DI0 -5 0 6049(_ent(_in))))
		(_port (_int CLK -5 0 6050(_ent(_in))))
		(_port (_int F0 -5 0 6050(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 6050(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 6051(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 6060(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 6061(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 6062(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 6063(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 6064(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 6065(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 6066(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 6067(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 6068(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 6069(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 6070(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 6071(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 6072(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 6073(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 6074(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 6076(_arch(_uni))))
		(_sig (_int GNDI -5 0 6077(_arch(_uni))))
		(_var (_int F0_zd -5 0 6134(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 6135(_prcs 0)))
		(_var (_int Q0_zd -5 0 6136(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 6137(_prcs 0)))
		(_var (_int F1_zd -5 0 6138(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 6139(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 6141(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 6142(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 6143(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 6144(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 12 0 6132(_prcs (_simple)(_trgt(10)(11)(12))(_sens(13)(14)(15)(16)(17)(18)(19)(20)(22)(24)(25)(26)(27))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 13 -1)
)
V 000050 55 1719          1463576578568 Structure
(_unit VHDL (lut40015 0 6236(structure 0 6244))
	(_version vc6)
	(_time 1463576578569 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 33673437356563203632236c623032303635603436)
	(_ent
		(_time 1463576578566)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 6246(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111111111111110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111111111111110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 6237(_ent(_in))))
		(_port (_int B -1 0 6237(_ent(_in))))
		(_port (_int C -1 0 6237(_ent(_in))))
		(_port (_int D -1 0 6237(_ent(_in))))
		(_port (_int Z -1 0 6238(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1719          1463576578577 Structure
(_unit VHDL (lut40016 0 6257(structure 0 6265))
	(_version vc6)
	(_time 1463576578578 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 43174440451513504642531c124042404545104446)
	(_ent
		(_time 1463576578575)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 6267(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1100000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1100000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 6258(_ent(_in))))
		(_port (_int B -1 0 6258(_ent(_in))))
		(_port (_int C -1 0 6258(_ent(_in))))
		(_port (_int D -1 0 6258(_ent(_in))))
		(_port (_int Z -1 0 6259(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 3277          1463576578583 Structure
(_unit VHDL (vmuxregsre0017 0 6278(structure 0 6287))
	(_version vc6)
	(_time 1463576578584 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 43161141141512544a105119174544444044414546)
	(_ent
		(_time 1463576578581)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.mux41
			(_object
				(_port (_int d0 -1 1 1087(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 1088(_ent (_in((i 1))))))
				(_port (_int d2 -1 1 1089(_ent (_in((i 1))))))
				(_port (_int d3 -1 1 1090(_ent (_in((i 1))))))
				(_port (_int sd1 -1 1 1091(_ent (_in((i 1))))))
				(_port (_int sd2 -1 1 1092(_ent (_in((i 1))))))
				(_port (_int z -1 1 1093(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.or2
			(_object
				(_port (_int a -1 1 1305(_ent (_in((i 1))))))
				(_port (_int b -1 1 1306(_ent (_in((i 1))))))
				(_port (_int z -1 1 1307(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.fd1s1ay
			(_object
				(_type (_int ~STRING~1563 1 712(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 712(_ent(_string \"ENABLED"\))))
				(_port (_int d -1 1 714(_ent (_in((i 1))))))
				(_port (_int ck -1 1 715(_ent (_in((i 1))))))
				(_port (_int q -1 1 716(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.bufba
			(_object
				(_port (_int a -1 1 1565(_ent (_in((i 1))))))
				(_port (_int z -1 1 1566(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 6292(_comp .machxo2.components.mux41)
		(_port
			((d0)(Q_INT))
			((d1)(Q_INT))
			((d2)(D0))
			((d3)(D1))
			((sd1)(SD))
			((sd2)(SP))
			((z)(D_INT))
		)
		(_use (_ent machxo2 mux41)
			(_port
				((d0)(d0))
				((d1)(d1))
				((d2)(d2))
				((d3)(d3))
				((sd1)(sd1))
				((sd2)(sd2))
				((z)(z))
			)
		)
	)
	(_inst INST30 0 6295(_comp .machxo2.components.or2)
		(_port
			((a)(LSR))
			((b)(D_INT))
			((z)(L_IN))
		)
		(_use (_ent machxo2 or2)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_inst INST50 0 6297(_comp .machxo2.components.fd1s1ay)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d)(L_IN))
			((ck)(CK))
			((q)(Q_INT))
		)
		(_use (_ent machxo2 fd1s1ay)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d)(d))
				((ck)(ck))
				((q)(q))
			)
		)
	)
	(_inst INST80 0 6300(_comp .machxo2.components.bufba)
		(_port
			((a)(Q_INT))
			((z)(Q))
		)
		(_use (_ent machxo2 bufba)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 6279(_ent(_in))))
		(_port (_int D1 -1 0 6279(_ent(_in))))
		(_port (_int SD -1 0 6279(_ent(_in))))
		(_port (_int SP -1 0 6280(_ent(_in))))
		(_port (_int CK -1 0 6280(_ent(_in))))
		(_port (_int LSR -1 0 6280(_ent(_in))))
		(_port (_int Q -1 0 6281(_ent(_out))))
		(_sig (_int Q_INT -1 0 6288(_arch(_uni))))
		(_sig (_int D_INT -1 0 6289(_arch(_uni))))
		(_sig (_int L_IN -1 0 6290(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000050 55 9971          1463576578593 Structure
(_unit VHDL (slice_29 0 6310(structure 0 6360))
	(_version vc6)
	(_time 1463576578594 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 5306045003040e4550545655150c00505a54505500555a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576578591)
	)
	(_vital vital_level0)
	(_comp
		(lut40015
			(_object
				(_port (_int A -5 0 6389(_ent (_in))))
				(_port (_int B -5 0 6389(_ent (_in))))
				(_port (_int C -5 0 6389(_ent (_in))))
				(_port (_int D -5 0 6389(_ent (_in))))
				(_port (_int Z -5 0 6390(_ent (_out))))
			)
		)
		(lut40016
			(_object
				(_port (_int A -5 0 6393(_ent (_in))))
				(_port (_int B -5 0 6393(_ent (_in))))
				(_port (_int C -5 0 6393(_ent (_in))))
				(_port (_int D -5 0 6393(_ent (_in))))
				(_port (_int Z -5 0 6394(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 6386(_ent (_out))))
			)
		)
		(vmuxregsre0017
			(_object
				(_port (_int D0 -5 0 6397(_ent (_in))))
				(_port (_int D1 -5 0 6397(_ent (_in))))
				(_port (_int SD -5 0 6397(_ent (_in))))
				(_port (_int SP -5 0 6398(_ent (_in))))
				(_port (_int CK -5 0 6398(_ent (_in))))
				(_port (_int LSR -5 0 6398(_ent (_in))))
				(_port (_int Q -5 0 6399(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 6383(_ent (_out))))
			)
		)
	)
	(_inst i1_2_lut_rep_28_3_lut_4_lut 0 6402(_comp lut40015)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40015)
		)
	)
	(_inst i1_2_lut_3_lut 0 6404(_comp lut40016)
		(_port
			((A)(GNDI))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40016)
		)
	)
	(_inst DRIVEGND 0 6406(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i2043 0 6408(_comp vmuxregsre0017)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0017)
		)
	)
	(_inst DRIVEVCC 0 6411(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 6415
		(_object
			(_prcs
				(line__6417(_arch 0 0 6417(_procedure_call (_trgt(13))(_sens(0)))))
				(line__6418(_arch 1 0 6418(_procedure_call (_trgt(14))(_sens(1)))))
				(line__6419(_arch 2 0 6419(_procedure_call (_trgt(15))(_sens(2)))))
				(line__6420(_arch 3 0 6420(_procedure_call (_trgt(16))(_sens(3)))))
				(line__6421(_arch 4 0 6421(_procedure_call (_trgt(17))(_sens(4)))))
				(line__6422(_arch 5 0 6422(_procedure_call (_trgt(18))(_sens(5)))))
				(line__6423(_arch 6 0 6423(_procedure_call (_trgt(19))(_sens(6)))))
				(line__6424(_arch 7 0 6424(_procedure_call (_trgt(20))(_sens(7)))))
				(line__6425(_arch 8 0 6425(_procedure_call (_trgt(22))(_sens(8)))))
				(line__6426(_arch 9 0 6426(_procedure_call (_trgt(24))(_sens(9)))))
			)
		)
	)
	(_block SignalDelay 0 6430
		(_object
			(_prcs
				(line__6432(_arch 10 0 6432(_procedure_call (_trgt(21))(_sens(20)))))
				(line__6433(_arch 11 0 6433(_procedure_call (_trgt(23))(_sens(22)))))
				(line__6434(_arch 12 0 6434(_procedure_call (_trgt(25))(_sens(24)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6313 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6314 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6315 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6316(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6316(_ent gms(_string \"SLICE_29"\))))
		(_gen (_int tipd_D1 -3 0 6318(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 6319(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 6320(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 6321(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 6322(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 6323(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 6324(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 6325(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 6326(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 6327(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 6328(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 6329(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 6330(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 6331(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 6332(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 6333(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 6334(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 6335(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 6336 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 6337 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 6338 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 6339 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 6340 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 6341 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 6342 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 6343 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 6344 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 6345 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 6346 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 6347 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 6348 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 6350(_ent(_in))))
		(_port (_int C1 -5 0 6350(_ent(_in))))
		(_port (_int B1 -5 0 6350(_ent(_in))))
		(_port (_int A1 -5 0 6351(_ent(_in))))
		(_port (_int D0 -5 0 6351(_ent(_in))))
		(_port (_int C0 -5 0 6351(_ent(_in))))
		(_port (_int B0 -5 0 6352(_ent(_in))))
		(_port (_int DI0 -5 0 6352(_ent(_in))))
		(_port (_int LSR -5 0 6352(_ent(_in))))
		(_port (_int CLK -5 0 6353(_ent(_in))))
		(_port (_int F0 -5 0 6353(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 6353(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 6354(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 6363(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 6364(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 6365(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 6366(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 6367(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 6368(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 6369(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 6370(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 6371(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 6372(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 6373(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 6374(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 6375(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 6376(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 6377(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 6378(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 6380(_arch(_uni))))
		(_sig (_int VCCI -5 0 6381(_arch(_uni))))
		(_var (_int F0_zd -5 0 6439(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 6440(_prcs 0)))
		(_var (_int Q0_zd -5 0 6441(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 6442(_prcs 0)))
		(_var (_int F1_zd -5 0 6443(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 6444(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 6446(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 6447(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 6448(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 6449(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 6450(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 6451(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 6452(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 6453(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 13 0 6437(_prcs (_simple)(_trgt(10)(11)(12))(_sens(13)(14)(15)(16)(17)(18)(19)(21)(23)(25)(26)(27)(28))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 14 -1)
)
V 000050 55 1719          1463576578609 Structure
(_unit VHDL (lut40018 0 6572(structure 0 6580))
	(_version vc6)
	(_time 1463576578610 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 62366563653432716763723d336163616a64316567)
	(_ent
		(_time 1463576578607)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 6582(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0100010010101010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0100010010101010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 6573(_ent(_in))))
		(_port (_int B -1 0 6573(_ent(_in))))
		(_port (_int C -1 0 6573(_ent(_in))))
		(_port (_int D -1 0 6573(_ent(_in))))
		(_port (_int Z -1 0 6574(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1719          1463576578615 Structure
(_unit VHDL (lut40019 0 6593(structure 0 6601))
	(_version vc6)
	(_time 1463576578616 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 62366563653432716763723d336163616b64316567)
	(_ent
		(_time 1463576578613)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 6603(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1000100111101110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1000100111101110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 6594(_ent(_in))))
		(_port (_int B -1 0 6594(_ent(_in))))
		(_port (_int C -1 0 6594(_ent(_in))))
		(_port (_int D -1 0 6594(_ent(_in))))
		(_port (_int Z -1 0 6595(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1928          1463576578622 Structure
(_unit VHDL (vmuxregsre0020 0 6614(structure 0 6623))
	(_version vc6)
	(_time 1463576578623 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 72272073242423657b766028267475757175707477)
	(_ent
		(_time 1463576578619)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3dx
			(_object
				(_type (_int ~STRING~1571 1 798(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 798(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 800(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 801(_ent (_in((i 1))))))
				(_port (_int sp -1 1 802(_ent (_in((i 1))))))
				(_port (_int ck -1 1 803(_ent (_in((i 1))))))
				(_port (_int sd -1 1 804(_ent (_in((i 1))))))
				(_port (_int cd -1 1 805(_ent (_in((i 1))))))
				(_port (_int q -1 1 806(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 6625(_comp .machxo2.components.fl1p3dx)
		(_gen
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((cd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3dx)
			(_gen
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((cd)(cd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 6615(_ent(_in))))
		(_port (_int D1 -1 0 6615(_ent(_in))))
		(_port (_int SD -1 0 6615(_ent(_in))))
		(_port (_int SP -1 0 6616(_ent(_in))))
		(_port (_int CK -1 0 6616(_ent(_in))))
		(_port (_int LSR -1 0 6616(_ent(_in))))
		(_port (_int Q -1 0 6617(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000050 55 1928          1463576578628 Structure
(_unit VHDL (vmuxregsre0021 0 6636(structure 0 6645))
	(_version vc6)
	(_time 1463576578629 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 72272073242423657b766028267475757175707477)
	(_ent
		(_time 1463576578626)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.fl1p3bx
			(_object
				(_type (_int ~STRING~1570 1 785(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 785(_ent(_string \"ENABLED"\))))
				(_port (_int d0 -1 1 787(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 788(_ent (_in((i 1))))))
				(_port (_int sp -1 1 789(_ent (_in((i 1))))))
				(_port (_int ck -1 1 790(_ent (_in((i 1))))))
				(_port (_int sd -1 1 791(_ent (_in((i 1))))))
				(_port (_int pd -1 1 792(_ent (_in((i 1))))))
				(_port (_int q -1 1 793(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST01 0 6647(_comp .machxo2.components.fl1p3bx)
		(_gen
			((gsr)(_string \"ENABLED"\))
		)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sp)(SP))
			((ck)(CK))
			((sd)(SD))
			((pd)(LSR))
			((q)(Q))
		)
		(_use (_ent machxo2 fl1p3bx)
			(_gen
				((gsr)(_string \"ENABLED"\))
			)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sp)(sp))
				((ck)(ck))
				((sd)(sd))
				((pd)(pd))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 6637(_ent(_in))))
		(_port (_int D1 -1 0 6637(_ent(_in))))
		(_port (_int SD -1 0 6637(_ent(_in))))
		(_port (_int SP -1 0 6638(_ent(_in))))
		(_port (_int CK -1 0 6638(_ent(_in))))
		(_port (_int LSR -1 0 6638(_ent(_in))))
		(_port (_int Q -1 0 6639(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000050 55 10610         1463576578638 Structure
(_unit VHDL (slice_32 0 6658(structure 0 6706))
	(_version vc6)
	(_time 1463576578639 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 81d4d68fd3d6dc9782868482c7ded38283868287d28788)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576578632)
	)
	(_vital vital_level0)
	(_comp
		(lut40018
			(_object
				(_port (_int A -5 0 6736(_ent (_in))))
				(_port (_int B -5 0 6736(_ent (_in))))
				(_port (_int C -5 0 6736(_ent (_in))))
				(_port (_int D -5 0 6736(_ent (_in))))
				(_port (_int Z -5 0 6737(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 6733(_ent (_out))))
			)
		)
		(lut40019
			(_object
				(_port (_int A -5 0 6740(_ent (_in))))
				(_port (_int B -5 0 6740(_ent (_in))))
				(_port (_int C -5 0 6740(_ent (_in))))
				(_port (_int D -5 0 6740(_ent (_in))))
				(_port (_int Z -5 0 6741(_ent (_out))))
			)
		)
		(vmuxregsre0020
			(_object
				(_port (_int D0 -5 0 6744(_ent (_in))))
				(_port (_int D1 -5 0 6744(_ent (_in))))
				(_port (_int SD -5 0 6744(_ent (_in))))
				(_port (_int SP -5 0 6745(_ent (_in))))
				(_port (_int CK -5 0 6745(_ent (_in))))
				(_port (_int LSR -5 0 6745(_ent (_in))))
				(_port (_int Q -5 0 6746(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 6730(_ent (_out))))
			)
		)
		(vmuxregsre0021
			(_object
				(_port (_int D0 -5 0 6749(_ent (_in))))
				(_port (_int D1 -5 0 6749(_ent (_in))))
				(_port (_int SD -5 0 6749(_ent (_in))))
				(_port (_int SP -5 0 6750(_ent (_in))))
				(_port (_int CK -5 0 6750(_ent (_in))))
				(_port (_int LSR -5 0 6750(_ent (_in))))
				(_port (_int Q -5 0 6751(_ent (_out))))
			)
		)
	)
	(_inst inst_lcd_sender_i1_4_lut_3_lut 0 6754(_comp lut40018)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(GNDI))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40018)
		)
	)
	(_inst DRIVEGND 0 6756(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst PS_vivaz_state_2_bdd_4_lut 0 6758(_comp lut40019)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40019)
		)
	)
	(_inst inst_lcd_sender_PS_vivaz_state_i1 0 6760(_comp vmuxregsre0020)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre0020)
		)
	)
	(_inst DRIVEVCC 0 6763(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst inst_lcd_sender_PS_vivaz_state_i0 0 6765(_comp vmuxregsre0021)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0021)
		)
	)
	(_block WireDelay 0 6770
		(_object
			(_prcs
				(line__6772(_arch 0 0 6772(_procedure_call (_trgt(14))(_sens(0)))))
				(line__6773(_arch 1 0 6773(_procedure_call (_trgt(15))(_sens(1)))))
				(line__6774(_arch 2 0 6774(_procedure_call (_trgt(16))(_sens(2)))))
				(line__6775(_arch 3 0 6775(_procedure_call (_trgt(17))(_sens(3)))))
				(line__6776(_arch 4 0 6776(_procedure_call (_trgt(18))(_sens(4)))))
				(line__6777(_arch 5 0 6777(_procedure_call (_trgt(19))(_sens(5)))))
				(line__6778(_arch 6 0 6778(_procedure_call (_trgt(20))(_sens(6)))))
				(line__6779(_arch 7 0 6779(_procedure_call (_trgt(21))(_sens(7)))))
				(line__6780(_arch 8 0 6780(_procedure_call (_trgt(23))(_sens(8)))))
				(line__6781(_arch 9 0 6781(_procedure_call (_trgt(25))(_sens(9)))))
			)
		)
	)
	(_block SignalDelay 0 6785
		(_object
			(_prcs
				(line__6787(_arch 10 0 6787(_procedure_call (_trgt(22))(_sens(21)))))
				(line__6788(_arch 11 0 6788(_procedure_call (_trgt(24))(_sens(23)))))
				(line__6789(_arch 12 0 6789(_procedure_call (_trgt(26))(_sens(25)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6661 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6662 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6663 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6664(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6664(_ent gms(_string \"SLICE_32"\))))
		(_gen (_int tipd_D1 -3 0 6666(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 6667(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 6668(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 6669(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 6670(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 6671(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 6672(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 6673(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 6674(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 6675(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 6676(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 6677(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 6678(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 6679(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 6680(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 6681(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 6682(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 6683(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 6684(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 6685 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 6686 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 6687 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 6688 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 6689 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 6690 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 6691 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 6692 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 6693 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 6694 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 6696(_ent(_in))))
		(_port (_int B1 -5 0 6696(_ent(_in))))
		(_port (_int A1 -5 0 6696(_ent(_in))))
		(_port (_int D0 -5 0 6697(_ent(_in))))
		(_port (_int C0 -5 0 6697(_ent(_in))))
		(_port (_int B0 -5 0 6697(_ent(_in))))
		(_port (_int A0 -5 0 6698(_ent(_in))))
		(_port (_int DI1 -5 0 6698(_ent(_in))))
		(_port (_int DI0 -5 0 6698(_ent(_in))))
		(_port (_int CLK -5 0 6699(_ent(_in))))
		(_port (_int F0 -5 0 6699(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 6699(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 6700(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 6700(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 6709(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 6710(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 6711(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 6712(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 6713(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 6714(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 6715(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 6716(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 6717(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 6718(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 6719(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 6720(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 6721(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 6722(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 6723(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 6724(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 6725(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 6727(_arch(_uni))))
		(_sig (_int VCCI -5 0 6728(_arch(_uni))))
		(_var (_int F0_zd -5 0 6794(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 6795(_prcs 0)))
		(_var (_int Q0_zd -5 0 6796(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 6797(_prcs 0)))
		(_var (_int F1_zd -5 0 6798(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 6799(_prcs 0)))
		(_var (_int Q1_zd -5 0 6800(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 6801(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 6803(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 6804(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 6805(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 6806(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 6807(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 6808(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 13 0 6792(_prcs (_simple)(_trgt(10)(11)(12)(13))(_sens(14)(15)(16)(17)(18)(19)(20)(22)(24)(26)(27)(28)(29)(30))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(12358)
		(12369)
		(12614)
		(12625)
	)
	(_model . Structure 14 -1)
)
V 000050 55 1719          1463576578644 Structure
(_unit VHDL (lut40022 0 6923(structure 0 6931))
	(_version vc6)
	(_time 1463576578645 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 81d5868e85d7d192848091ded08283828387d28684)
	(_ent
		(_time 1463576578642)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 6933(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000000000001100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000000000001100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 6924(_ent(_in))))
		(_port (_int B -1 0 6924(_ent(_in))))
		(_port (_int C -1 0 6924(_ent(_in))))
		(_port (_int D -1 0 6924(_ent(_in))))
		(_port (_int Z -1 0 6925(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1719          1463576578655 Structure
(_unit VHDL (lut40023 0 6944(structure 0 6952))
	(_version vc6)
	(_time 1463576578656 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 91c5969f95c7c182949081cec09293929297c29694)
	(_ent
		(_time 1463576578653)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 6954(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0110011010101010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0110011010101010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 6945(_ent(_in))))
		(_port (_int B -1 0 6945(_ent(_in))))
		(_port (_int C -1 0 6945(_ent(_in))))
		(_port (_int D -1 0 6945(_ent(_in))))
		(_port (_int Z -1 0 6946(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 8625          1463576578661 Structure
(_unit VHDL (slice_33 0 6965(structure 0 7005))
	(_version vc6)
	(_time 1463576578662 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 91c4c69ec3c6cc87c1c284c89692929292969297c2)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576578659)
	)
	(_vital vital_level0)
	(_comp
		(lut40022
			(_object
				(_port (_int A -5 0 7036(_ent (_in))))
				(_port (_int B -5 0 7036(_ent (_in))))
				(_port (_int C -5 0 7036(_ent (_in))))
				(_port (_int D -5 0 7036(_ent (_in))))
				(_port (_int Z -5 0 7037(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 7028(_ent (_out))))
			)
		)
		(lut40023
			(_object
				(_port (_int A -5 0 7040(_ent (_in))))
				(_port (_int B -5 0 7040(_ent (_in))))
				(_port (_int C -5 0 7040(_ent (_in))))
				(_port (_int D -5 0 7040(_ent (_in))))
				(_port (_int Z -5 0 7041(_ent (_out))))
			)
		)
		(vmuxregsre0020
			(_object
				(_port (_int D0 -5 0 7031(_ent (_in))))
				(_port (_int D1 -5 0 7031(_ent (_in))))
				(_port (_int SD -5 0 7031(_ent (_in))))
				(_port (_int SP -5 0 7032(_ent (_in))))
				(_port (_int CK -5 0 7032(_ent (_in))))
				(_port (_int LSR -5 0 7032(_ent (_in))))
				(_port (_int Q -5 0 7033(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 7025(_ent (_out))))
			)
		)
	)
	(_inst inst_lcd_sender_i3307_3_lut 0 7044(_comp lut40022)
		(_port
			((A)(GNDI))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40022)
		)
	)
	(_inst DRIVEGND 0 7046(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i2494_3_lut 0 7048(_comp lut40023)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(GNDI))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40023)
		)
	)
	(_inst inst_lcd_sender_PS_vivaz_state_i2 0 7050(_comp vmuxregsre0020)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0020)
		)
	)
	(_inst DRIVEVCC 0 7053(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 7057
		(_object
			(_prcs
				(line__7059(_arch 0 0 7059(_procedure_call (_trgt(11))(_sens(0)))))
				(line__7060(_arch 1 0 7060(_procedure_call (_trgt(12))(_sens(1)))))
				(line__7061(_arch 2 0 7061(_procedure_call (_trgt(13))(_sens(2)))))
				(line__7062(_arch 3 0 7062(_procedure_call (_trgt(14))(_sens(3)))))
				(line__7063(_arch 4 0 7063(_procedure_call (_trgt(15))(_sens(4)))))
				(line__7064(_arch 5 0 7064(_procedure_call (_trgt(16))(_sens(5)))))
				(line__7065(_arch 6 0 7065(_procedure_call (_trgt(17))(_sens(6)))))
				(line__7066(_arch 7 0 7066(_procedure_call (_trgt(19))(_sens(7)))))
			)
		)
	)
	(_block SignalDelay 0 7070
		(_object
			(_prcs
				(line__7072(_arch 8 0 7072(_procedure_call (_trgt(18))(_sens(17)))))
				(line__7073(_arch 9 0 7073(_procedure_call (_trgt(20))(_sens(19)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 6968 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 6969 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 6970 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 6971(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 6971(_ent gms(_string \"SLICE_33"\))))
		(_gen (_int tipd_D1 -3 0 6973(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 6974(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 6975(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 6976(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 6977(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 6978(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 6979(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 6980(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 6981(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 6982(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 6983(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 6984(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 6985(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 6986(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 6987(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 6988 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 6989 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 6990 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 6991 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 6992 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 6993 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 6994 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 6996(_ent(_in))))
		(_port (_int C1 -5 0 6996(_ent(_in))))
		(_port (_int B1 -5 0 6996(_ent(_in))))
		(_port (_int D0 -5 0 6997(_ent(_in))))
		(_port (_int B0 -5 0 6997(_ent(_in))))
		(_port (_int A0 -5 0 6997(_ent(_in))))
		(_port (_int DI0 -5 0 6998(_ent(_in))))
		(_port (_int CLK -5 0 6998(_ent(_in))))
		(_port (_int F0 -5 0 6998(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 6999(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 6999(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 7008(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 7009(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 7010(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 7011(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 7012(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 7013(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 7014(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 7015(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 7016(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 7017(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 7018(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 7019(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 7020(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 7022(_arch(_uni))))
		(_sig (_int VCCI -5 0 7023(_arch(_uni))))
		(_var (_int F0_zd -5 0 7078(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 7079(_prcs 0)))
		(_var (_int Q0_zd -5 0 7080(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 7081(_prcs 0)))
		(_var (_int F1_zd -5 0 7082(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 7083(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 7085(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 7086(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 7087(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 7088(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 10 0 7076(_prcs (_simple)(_trgt(8)(9)(10))(_sens(11)(12)(13)(14)(15)(16)(18)(20)(21)(22)(23))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 11 -1)
)
V 000050 55 1719          1463576578671 Structure
(_unit VHDL (lut40024 0 7174(structure 0 7182))
	(_version vc6)
	(_time 1463576578672 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code a1f5a6f7a5f7f1b2a4a0b1fef0a2a3a2a5a7f2a6a4)
	(_ent
		(_time 1463576578669)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 7184(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0011001100110011"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0011001100110011"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 7175(_ent(_in))))
		(_port (_int B -1 0 7175(_ent(_in))))
		(_port (_int C -1 0 7175(_ent(_in))))
		(_port (_int D -1 0 7175(_ent(_in))))
		(_port (_int Z -1 0 7176(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1719          1463576578677 Structure
(_unit VHDL (lut40025 0 7195(structure 0 7203))
	(_version vc6)
	(_time 1463576578678 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code a1f5a6f7a5f7f1b2a4a0b1fef0a2a3a2a4a7f2a6a4)
	(_ent
		(_time 1463576578675)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 7205(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000000011111111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000000011111111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 7196(_ent(_in))))
		(_port (_int B -1 0 7196(_ent(_in))))
		(_port (_int C -1 0 7196(_ent(_in))))
		(_port (_int D -1 0 7196(_ent(_in))))
		(_port (_int Z -1 0 7197(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 8068          1463576578687 Structure
(_unit VHDL (slice_34 0 7216(structure 0 7251))
	(_version vc6)
	(_time 1463576578688 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code b0e5e7e4e3e7eda6e0e2a5e9b7b3b3b3b4b7b3b6e3)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576578685)
	)
	(_vital vital_level0)
	(_comp
		(lut40024
			(_object
				(_port (_int A -5 0 7280(_ent (_in))))
				(_port (_int B -5 0 7280(_ent (_in))))
				(_port (_int C -5 0 7280(_ent (_in))))
				(_port (_int D -5 0 7280(_ent (_in))))
				(_port (_int Z -5 0 7281(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 7272(_ent (_out))))
			)
		)
		(lut40025
			(_object
				(_port (_int A -5 0 7284(_ent (_in))))
				(_port (_int B -5 0 7284(_ent (_in))))
				(_port (_int C -5 0 7284(_ent (_in))))
				(_port (_int D -5 0 7284(_ent (_in))))
				(_port (_int Z -5 0 7285(_ent (_out))))
			)
		)
		(vmuxregsre0020
			(_object
				(_port (_int D0 -5 0 7275(_ent (_in))))
				(_port (_int D1 -5 0 7275(_ent (_in))))
				(_port (_int SD -5 0 7275(_ent (_in))))
				(_port (_int SP -5 0 7276(_ent (_in))))
				(_port (_int CK -5 0 7276(_ent (_in))))
				(_port (_int LSR -5 0 7276(_ent (_in))))
				(_port (_int Q -5 0 7277(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 7269(_ent (_out))))
			)
		)
	)
	(_inst go_i_I_0_1_lut 0 7288(_comp lut40024)
		(_port
			((A)(GNDI))
			((B)(B1_ipd))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_ent . lut40024)
		)
	)
	(_inst DRIVEGND 0 7290(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst inst_lcd_sender_i1379_1_lut_rep_38 0 7292(_comp lut40025)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40025)
		)
	)
	(_inst inst_lcd_sender_busy_28 0 7294(_comp vmuxregsre0020)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0020)
		)
	)
	(_inst DRIVEVCC 0 7297(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 7301
		(_object
			(_prcs
				(line__7303(_arch 0 0 7303(_procedure_call (_trgt(8))(_sens(0)))))
				(line__7304(_arch 1 0 7304(_procedure_call (_trgt(9))(_sens(1)))))
				(line__7305(_arch 2 0 7305(_procedure_call (_trgt(10))(_sens(2)))))
				(line__7306(_arch 3 0 7306(_procedure_call (_trgt(12))(_sens(3)))))
				(line__7307(_arch 4 0 7307(_procedure_call (_trgt(14))(_sens(4)))))
			)
		)
	)
	(_block SignalDelay 0 7311
		(_object
			(_prcs
				(line__7313(_arch 5 0 7313(_procedure_call (_trgt(11))(_sens(10)))))
				(line__7314(_arch 6 0 7314(_procedure_call (_trgt(13))(_sens(12)))))
				(line__7315(_arch 7 0 7315(_procedure_call (_trgt(15))(_sens(14)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7219 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7220 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 7221 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 7222(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7222(_ent gms(_string \"SLICE_34"\))))
		(_gen (_int tipd_B1 -3 0 7224(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 7225(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 7226(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 7227(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 7228(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 7229(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 7230(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 7231(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 7232 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 7233 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 7234 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 7235 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 7236 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 7237 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 7238 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 7239 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 7240 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 7241 \0 ns\ (_ent((ns 0)))))
		(_port (_int B1 -5 0 7243(_ent(_in))))
		(_port (_int D0 -5 0 7243(_ent(_in))))
		(_port (_int DI0 -5 0 7243(_ent(_in))))
		(_port (_int CE -5 0 7244(_ent(_in))))
		(_port (_int CLK -5 0 7244(_ent(_in))))
		(_port (_int F0 -5 0 7244(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 7245(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 7245(_ent(_out)(_param_out))))
		(_sig (_int B1_ipd -5 0 7254(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 7255(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 7256(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 7257(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 7258(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 7259(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 7260(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 7261(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 7262(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 7263(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 7264(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 7266(_arch(_uni))))
		(_sig (_int VCCI -5 0 7267(_arch(_uni))))
		(_var (_int F0_zd -5 0 7320(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 7321(_prcs 0)))
		(_var (_int Q0_zd -5 0 7322(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 7323(_prcs 0)))
		(_var (_int F1_zd -5 0 7324(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 7325(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 7327(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 7328(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 7329(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 7330(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 7331(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 7332(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 7318(_prcs (_simple)(_trgt(5)(6)(7))(_sens(8)(9)(11)(13)(15)(16)(17)(18))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(17731)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 9 -1)
)
V 000050 55 1719          1463576578702 Structure
(_unit VHDL (lut40026 0 7424(structure 0 7432))
	(_version vc6)
	(_time 1463576578703 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code c094c794c59690d3c5c1d09f91c3c2c3c6c693c7c5)
	(_ent
		(_time 1463576578700)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 7434(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000000000000010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000000000000010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 7425(_ent(_in))))
		(_port (_int B -1 0 7425(_ent(_in))))
		(_port (_int C -1 0 7425(_ent(_in))))
		(_port (_int D -1 0 7425(_ent(_in))))
		(_port (_int Z -1 0 7426(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1719          1463576578708 Structure
(_unit VHDL (lut40027 0 7445(structure 0 7453))
	(_version vc6)
	(_time 1463576578709 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code c094c794c59690d3c5c1d09f91c3c2c3c7c693c7c5)
	(_ent
		(_time 1463576578706)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 7455(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111111110101010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111111110101010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 7446(_ent(_in))))
		(_port (_int B -1 0 7446(_ent(_in))))
		(_port (_int C -1 0 7446(_ent(_in))))
		(_port (_int D -1 0 7446(_ent(_in))))
		(_port (_int Z -1 0 7447(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 3655          1463576578716 Structure
(_unit VHDL (vmuxregsre0028 0 7466(structure 0 7475))
	(_version vc6)
	(_time 1463576578717 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code cf9a9d9acd999ed8c5c8dd959bc9c8c8ccc8cdc9ca)
	(_ent
		(_time 1463576578712)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.mux41
			(_object
				(_port (_int d0 -1 1 1087(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 1088(_ent (_in((i 1))))))
				(_port (_int d2 -1 1 1089(_ent (_in((i 1))))))
				(_port (_int d3 -1 1 1090(_ent (_in((i 1))))))
				(_port (_int sd1 -1 1 1091(_ent (_in((i 1))))))
				(_port (_int sd2 -1 1 1092(_ent (_in((i 1))))))
				(_port (_int z -1 1 1093(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.inv
			(_object
				(_port (_int a -1 1 943(_ent (_in((i 1))))))
				(_port (_int z -1 1 944(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.and2
			(_object
				(_port (_int a -1 1 125(_ent (_in((i 1))))))
				(_port (_int b -1 1 126(_ent (_in((i 1))))))
				(_port (_int z -1 1 127(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.fd1s1a
			(_object
				(_type (_int ~STRING~1562 1 703(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int gsr 0 1 703(_ent(_string \"ENABLED"\))))
				(_port (_int d -1 1 705(_ent (_in((i 1))))))
				(_port (_int ck -1 1 706(_ent (_in((i 1))))))
				(_port (_int q -1 1 707(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.bufba
			(_object
				(_port (_int a -1 1 1565(_ent (_in((i 1))))))
				(_port (_int z -1 1 1566(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 7481(_comp .machxo2.components.mux41)
		(_port
			((d0)(Q_INT))
			((d1)(Q_INT))
			((d2)(D0))
			((d3)(D1))
			((sd1)(SD))
			((sd2)(SP))
			((z)(D_INT))
		)
		(_use (_ent machxo2 mux41)
			(_port
				((d0)(d0))
				((d1)(d1))
				((d2)(d2))
				((d3)(d3))
				((sd1)(sd1))
				((sd2)(sd2))
				((z)(z))
			)
		)
	)
	(_inst INST20 0 7484(_comp .machxo2.components.inv)
		(_port
			((a)(LSR))
			((z)(LSRB))
		)
		(_use (_ent machxo2 inv)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_inst INST30 0 7486(_comp .machxo2.components.and2)
		(_port
			((a)(LSRB))
			((b)(D_INT))
			((z)(L_IN))
		)
		(_use (_ent machxo2 and2)
			(_port
				((a)(a))
				((b)(b))
				((z)(z))
			)
		)
	)
	(_inst INST50 0 7488(_comp .machxo2.components.fd1s1a)
		(_gen
			((gsr)(_string \"DISABLED"\))
		)
		(_port
			((d)(L_IN))
			((ck)(CK))
			((q)(Q_INT))
		)
		(_use (_ent machxo2 fd1s1a)
			(_gen
				((gsr)(_string \"DISABLED"\))
			)
			(_port
				((d)(d))
				((ck)(ck))
				((q)(q))
			)
		)
	)
	(_inst INST80 0 7491(_comp .machxo2.components.bufba)
		(_port
			((a)(Q_INT))
			((z)(Q))
		)
		(_use (_ent machxo2 bufba)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 7467(_ent(_in))))
		(_port (_int D1 -1 0 7467(_ent(_in))))
		(_port (_int SD -1 0 7467(_ent(_in))))
		(_port (_int SP -1 0 7468(_ent(_in))))
		(_port (_int CK -1 0 7468(_ent(_in))))
		(_port (_int LSR -1 0 7468(_ent(_in))))
		(_port (_int Q -1 0 7469(_ent(_out))))
		(_sig (_int Q_INT -1 0 7476(_arch(_uni))))
		(_sig (_int D_INT -1 0 7477(_arch(_uni))))
		(_sig (_int LSRB -1 0 7478(_arch(_uni))))
		(_sig (_int L_IN -1 0 7479(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000050 55 9646          1463576578722 Structure
(_unit VHDL (slice_37 0 7501(structure 0 7548))
	(_version vc6)
	(_time 1463576578723 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code cf9a989aca9892d99a9bda96c8ccccccc8c8ccc99c)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576578720)
	)
	(_vital vital_level0)
	(_comp
		(lut40026
			(_object
				(_port (_int A -5 0 7576(_ent (_in))))
				(_port (_int B -5 0 7576(_ent (_in))))
				(_port (_int C -5 0 7576(_ent (_in))))
				(_port (_int D -5 0 7576(_ent (_in))))
				(_port (_int Z -5 0 7577(_ent (_out))))
			)
		)
		(lut40027
			(_object
				(_port (_int A -5 0 7580(_ent (_in))))
				(_port (_int B -5 0 7580(_ent (_in))))
				(_port (_int C -5 0 7580(_ent (_in))))
				(_port (_int D -5 0 7580(_ent (_in))))
				(_port (_int Z -5 0 7581(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 7573(_ent (_out))))
			)
		)
		(vmuxregsre0028
			(_object
				(_port (_int D0 -5 0 7584(_ent (_in))))
				(_port (_int D1 -5 0 7584(_ent (_in))))
				(_port (_int SD -5 0 7584(_ent (_in))))
				(_port (_int SP -5 0 7585(_ent (_in))))
				(_port (_int CK -5 0 7585(_ent (_in))))
				(_port (_int LSR -5 0 7585(_ent (_in))))
				(_port (_int Q -5 0 7586(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 7570(_ent (_out))))
			)
		)
	)
	(_inst i1_2_lut_3_lut_4_lut_adj_2 0 7589(_comp lut40026)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40026)
		)
	)
	(_inst i2_2_lut_rep_41 0 7591(_comp lut40027)
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(GNDI))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40027)
		)
	)
	(_inst DRIVEGND 0 7593(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i2100 0 7595(_comp vmuxregsre0028)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0028)
		)
	)
	(_inst DRIVEVCC 0 7598(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 7602
		(_object
			(_prcs
				(line__7604(_arch 0 0 7604(_procedure_call (_trgt(12))(_sens(0)))))
				(line__7605(_arch 1 0 7605(_procedure_call (_trgt(13))(_sens(1)))))
				(line__7606(_arch 2 0 7606(_procedure_call (_trgt(14))(_sens(2)))))
				(line__7607(_arch 3 0 7607(_procedure_call (_trgt(15))(_sens(3)))))
				(line__7608(_arch 4 0 7608(_procedure_call (_trgt(16))(_sens(4)))))
				(line__7609(_arch 5 0 7609(_procedure_call (_trgt(17))(_sens(5)))))
				(line__7610(_arch 6 0 7610(_procedure_call (_trgt(18))(_sens(6)))))
				(line__7611(_arch 7 0 7611(_procedure_call (_trgt(20))(_sens(7)))))
				(line__7612(_arch 8 0 7612(_procedure_call (_trgt(22))(_sens(8)))))
			)
		)
	)
	(_block SignalDelay 0 7616
		(_object
			(_prcs
				(line__7618(_arch 9 0 7618(_procedure_call (_trgt(19))(_sens(18)))))
				(line__7619(_arch 10 0 7619(_procedure_call (_trgt(21))(_sens(20)))))
				(line__7620(_arch 11 0 7620(_procedure_call (_trgt(23))(_sens(22)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7504 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7505 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 7506 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 7507(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7507(_ent gms(_string \"SLICE_37"\))))
		(_gen (_int tipd_D1 -3 0 7509(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 7510(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 7511(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 7512(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 7513(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 7514(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 7515(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 7516(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 7517(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 7518(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 7519(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 7520(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 7521(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 7522(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 7523(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 7524(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 7525 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 7526 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 7527 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 7528 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 7529 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 7530 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 7531 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 7532 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 7533 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 7534 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 7535 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 7536 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 7537 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 7539(_ent(_in))))
		(_port (_int C1 -5 0 7539(_ent(_in))))
		(_port (_int B1 -5 0 7539(_ent(_in))))
		(_port (_int A1 -5 0 7540(_ent(_in))))
		(_port (_int D0 -5 0 7540(_ent(_in))))
		(_port (_int A0 -5 0 7540(_ent(_in))))
		(_port (_int DI0 -5 0 7541(_ent(_in))))
		(_port (_int LSR -5 0 7541(_ent(_in))))
		(_port (_int CLK -5 0 7541(_ent(_in))))
		(_port (_int F0 -5 0 7542(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 7542(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 7542(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 7551(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 7552(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 7553(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 7554(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 7555(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 7556(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 7557(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 7558(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 7559(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 7560(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 7561(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 7562(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 7563(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 7564(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 7565(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 7567(_arch(_uni))))
		(_sig (_int VCCI -5 0 7568(_arch(_uni))))
		(_var (_int F0_zd -5 0 7625(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 7626(_prcs 0)))
		(_var (_int Q0_zd -5 0 7627(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 7628(_prcs 0)))
		(_var (_int F1_zd -5 0 7629(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 7630(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 7632(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 7633(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 7634(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 7635(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 7636(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 7637(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 7638(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 7639(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 12 0 7623(_prcs (_simple)(_trgt(9)(10)(11))(_sens(12)(13)(14)(15)(16)(17)(19)(21)(23)(24)(25)(26))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(5395276)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 13 -1)
)
V 000050 55 1719          1463576578733 Structure
(_unit VHDL (lut40029 0 7755(structure 0 7763))
	(_version vc6)
	(_time 1463576578734 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code df8bd88c8c898fccdadecf808edcdddcd6d98cd8da)
	(_ent
		(_time 1463576578731)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 7765(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0001000000110000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0001000000110000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 7756(_ent(_in))))
		(_port (_int B -1 0 7756(_ent(_in))))
		(_port (_int C -1 0 7756(_ent(_in))))
		(_port (_int D -1 0 7756(_ent(_in))))
		(_port (_int Z -1 0 7757(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1719          1463576578739 Structure
(_unit VHDL (lut40030 0 7776(structure 0 7784))
	(_version vc6)
	(_time 1463576578740 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code df8bd88c8c898fccdadecf808edcdcdcdfd98cd8da)
	(_ent
		(_time 1463576578737)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 7786(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000010000001100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000010000001100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 7777(_ent(_in))))
		(_port (_int B -1 0 7777(_ent(_in))))
		(_port (_int C -1 0 7777(_ent(_in))))
		(_port (_int D -1 0 7777(_ent(_in))))
		(_port (_int Z -1 0 7778(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 11267         1463576578749 Structure
(_unit VHDL (slice_38 0 7797(structure 0 7852))
	(_version vc6)
	(_time 1463576578750 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code efbab8bceab8b2f9ece8e8eca9b0bdece7e8ece9bce9e6)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576578747)
	)
	(_vital vital_level0)
	(_comp
		(lut40029
			(_object
				(_port (_int A -5 0 7890(_ent (_in))))
				(_port (_int B -5 0 7890(_ent (_in))))
				(_port (_int C -5 0 7890(_ent (_in))))
				(_port (_int D -5 0 7890(_ent (_in))))
				(_port (_int Z -5 0 7891(_ent (_out))))
			)
		)
		(lut40030
			(_object
				(_port (_int A -5 0 7894(_ent (_in))))
				(_port (_int B -5 0 7894(_ent (_in))))
				(_port (_int C -5 0 7894(_ent (_in))))
				(_port (_int D -5 0 7894(_ent (_in))))
				(_port (_int Z -5 0 7895(_ent (_out))))
			)
		)
		(vmuxregsre0020
			(_object
				(_port (_int D0 -5 0 7885(_ent (_in))))
				(_port (_int D1 -5 0 7885(_ent (_in))))
				(_port (_int SD -5 0 7885(_ent (_in))))
				(_port (_int SP -5 0 7886(_ent (_in))))
				(_port (_int CK -5 0 7886(_ent (_in))))
				(_port (_int LSR -5 0 7886(_ent (_in))))
				(_port (_int Q -5 0 7887(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 7879(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 7882(_ent (_out))))
			)
		)
	)
	(_inst i2602_2_lut_4_lut 0 7898(_comp lut40029)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40029)
		)
	)
	(_inst i2607_2_lut_4_lut 0 7900(_comp lut40030)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40030)
		)
	)
	(_inst inst_lcd_sender_lcd_bus_i2 0 7902(_comp vmuxregsre0020)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre0020)
		)
	)
	(_inst DRIVEVCC 0 7905(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 7907(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst inst_lcd_sender_lcd_bus_i1 0 7909(_comp vmuxregsre0020)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0020)
		)
	)
	(_block WireDelay 0 7914
		(_object
			(_prcs
				(line__7916(_arch 0 0 7916(_procedure_call (_trgt(16))(_sens(0)))))
				(line__7917(_arch 1 0 7917(_procedure_call (_trgt(17))(_sens(1)))))
				(line__7918(_arch 2 0 7918(_procedure_call (_trgt(18))(_sens(2)))))
				(line__7919(_arch 3 0 7919(_procedure_call (_trgt(19))(_sens(3)))))
				(line__7920(_arch 4 0 7920(_procedure_call (_trgt(20))(_sens(4)))))
				(line__7921(_arch 5 0 7921(_procedure_call (_trgt(21))(_sens(5)))))
				(line__7922(_arch 6 0 7922(_procedure_call (_trgt(22))(_sens(6)))))
				(line__7923(_arch 7 0 7923(_procedure_call (_trgt(23))(_sens(7)))))
				(line__7924(_arch 8 0 7924(_procedure_call (_trgt(24))(_sens(8)))))
				(line__7925(_arch 9 0 7925(_procedure_call (_trgt(26))(_sens(9)))))
				(line__7926(_arch 10 0 7926(_procedure_call (_trgt(28))(_sens(10)))))
				(line__7927(_arch 11 0 7927(_procedure_call (_trgt(30))(_sens(11)))))
			)
		)
	)
	(_block SignalDelay 0 7931
		(_object
			(_prcs
				(line__7933(_arch 12 0 7933(_procedure_call (_trgt(25))(_sens(24)))))
				(line__7934(_arch 13 0 7934(_procedure_call (_trgt(27))(_sens(26)))))
				(line__7935(_arch 14 0 7935(_procedure_call (_trgt(29))(_sens(28)))))
				(line__7936(_arch 15 0 7936(_procedure_call (_trgt(31))(_sens(30)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 7800 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 7801 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 7802 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 7803(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 7803(_ent gms(_string \"SLICE_38"\))))
		(_gen (_int tipd_D1 -3 0 7805(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 7806(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 7807(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 7808(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 7809(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 7810(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 7811(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 7812(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 7813(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 7814(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 7815(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 7816(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 7817(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 7818(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 7819(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 7820(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 7821(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 7822(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 7823(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 7824(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 7825(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 7826(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 7827 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 7828 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 7829 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 7830 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 7831 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 7832 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 7833 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 7834 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 7835 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 7836 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 7837 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 7838 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 7839 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 7841(_ent(_in))))
		(_port (_int C1 -5 0 7841(_ent(_in))))
		(_port (_int B1 -5 0 7841(_ent(_in))))
		(_port (_int A1 -5 0 7842(_ent(_in))))
		(_port (_int D0 -5 0 7842(_ent(_in))))
		(_port (_int C0 -5 0 7842(_ent(_in))))
		(_port (_int B0 -5 0 7843(_ent(_in))))
		(_port (_int A0 -5 0 7843(_ent(_in))))
		(_port (_int DI1 -5 0 7843(_ent(_in))))
		(_port (_int DI0 -5 0 7844(_ent(_in))))
		(_port (_int CE -5 0 7844(_ent(_in))))
		(_port (_int CLK -5 0 7844(_ent(_in))))
		(_port (_int F0 -5 0 7845(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 7845(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 7845(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 7846(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 7855(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 7856(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 7857(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 7858(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 7859(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 7860(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 7861(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 7862(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 7863(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 7864(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 7865(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 7866(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 7867(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 7868(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 7869(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 7870(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 7871(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 7872(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 7873(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 7874(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 7876(_arch(_uni))))
		(_sig (_int GNDI -5 0 7877(_arch(_uni))))
		(_var (_int F0_zd -5 0 7942(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 7943(_prcs 0)))
		(_var (_int Q0_zd -5 0 7944(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 7945(_prcs 0)))
		(_var (_int F1_zd -5 0 7946(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 7947(_prcs 0)))
		(_var (_int Q1_zd -5 0 7948(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 7949(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 7951(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 7952(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 7953(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 7954(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 7955(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 7956(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 7957(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 7958(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 16 0 7939(_prcs (_simple)(_trgt(12)(13)(14)(15))(_sens(16)(17)(18)(19)(20)(21)(22)(23)(25)(27)(29)(31)(32)(33)(34)(35))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(17731)
		(12358)
		(12369)
		(12614)
		(12625)
	)
	(_model . Structure 17 -1)
)
V 000050 55 1719          1463576578765 Structure
(_unit VHDL (lut40031 0 8094(structure 0 8102))
	(_version vc6)
	(_time 1463576578766 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code feaaf9afaea8aeedfbffeea1affdfdfdfff8adf9fb)
	(_ent
		(_time 1463576578763)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 8104(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111111111111111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111111111111111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 8095(_ent(_in))))
		(_port (_int B -1 0 8095(_ent(_in))))
		(_port (_int C -1 0 8095(_ent(_in))))
		(_port (_int D -1 0 8095(_ent(_in))))
		(_port (_int Z -1 0 8096(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 7596          1463576578771 Structure
(_unit VHDL (slice_39 0 8115(structure 0 8148))
	(_version vc6)
	(_time 1463576578772 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code feaba9aef8a9a3e8aef8eba7f9fdfdfdf7f9fdf8ad)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576578769)
	)
	(_vital vital_level0)
	(_comp
		(lut40031
			(_object
				(_port (_int A -5 0 8180(_ent (_in))))
				(_port (_int B -5 0 8180(_ent (_in))))
				(_port (_int C -5 0 8180(_ent (_in))))
				(_port (_int D -5 0 8180(_ent (_in))))
				(_port (_int Z -5 0 8181(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 8168(_ent (_out))))
			)
		)
		(lut40024
			(_object
				(_port (_int A -5 0 8176(_ent (_in))))
				(_port (_int B -5 0 8176(_ent (_in))))
				(_port (_int C -5 0 8176(_ent (_in))))
				(_port (_int D -5 0 8176(_ent (_in))))
				(_port (_int Z -5 0 8177(_ent (_out))))
			)
		)
		(vmuxregsre0020
			(_object
				(_port (_int D0 -5 0 8171(_ent (_in))))
				(_port (_int D1 -5 0 8171(_ent (_in))))
				(_port (_int SD -5 0 8171(_ent (_in))))
				(_port (_int SP -5 0 8172(_ent (_in))))
				(_port (_int CK -5 0 8172(_ent (_in))))
				(_port (_int LSR -5 0 8172(_ent (_in))))
				(_port (_int Q -5 0 8173(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 8165(_ent (_out))))
			)
		)
	)
	(_inst i2 0 8184(_comp lut40031)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_ent . lut40031)
		)
	)
	(_inst DRIVEGND 0 8186(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst lcd_reset_I_0_1_lut_rep_35 0 8188(_comp lut40024)
		(_port
			((A)(GNDI))
			((B)(B0_ipd))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40024)
		)
	)
	(_inst inst_lcd_sender_lcd_bus_i3 0 8190(_comp vmuxregsre0020)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0020)
		)
	)
	(_inst DRIVEVCC 0 8193(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 8197
		(_object
			(_prcs
				(line__8199(_arch 0 0 8199(_procedure_call (_trgt(7))(_sens(0)))))
				(line__8200(_arch 1 0 8200(_procedure_call (_trgt(8))(_sens(1)))))
				(line__8201(_arch 2 0 8201(_procedure_call (_trgt(10))(_sens(2)))))
				(line__8202(_arch 3 0 8202(_procedure_call (_trgt(12))(_sens(3)))))
			)
		)
	)
	(_block SignalDelay 0 8206
		(_object
			(_prcs
				(line__8208(_arch 4 0 8208(_procedure_call (_trgt(9))(_sens(8)))))
				(line__8209(_arch 5 0 8209(_procedure_call (_trgt(11))(_sens(10)))))
				(line__8210(_arch 6 0 8210(_procedure_call (_trgt(13))(_sens(12)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8118 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8119 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 8120 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 8121(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8121(_ent gms(_string \"SLICE_39"\))))
		(_gen (_int tipd_B0 -3 0 8123(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 8124(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 8125(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 8126(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 8127(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 8128(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 8129 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 8130 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 8131 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 8132 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 8133 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 8134 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 8135 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 8136 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 8137 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 8138 \0 ns\ (_ent((ns 0)))))
		(_port (_int B0 -5 0 8140(_ent(_in))))
		(_port (_int M0 -5 0 8140(_ent(_in))))
		(_port (_int CE -5 0 8140(_ent(_in))))
		(_port (_int CLK -5 0 8141(_ent(_in))))
		(_port (_int F0 -5 0 8141(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 8141(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 8142(_ent(_out))))
		(_sig (_int B0_ipd -5 0 8151(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int M0_ipd -5 0 8152(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 8153(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 8154(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 8155(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 8156(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 8157(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 8158(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 8159(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 8160(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 8162(_arch(_uni))))
		(_sig (_int VCCI -5 0 8163(_arch(_uni))))
		(_var (_int F0_zd -5 0 8215(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 8216(_prcs 0)))
		(_var (_int Q0_zd -5 0 8217(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 8218(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 8220(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 8221(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 8222(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 8223(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 8224(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 8225(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 7 0 8213(_prcs (_simple)(_trgt(4)(5)(6))(_sens(7)(9)(11)(13)(14)(15)(16))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12365)
		(4934723)
		(17731)
		(12358)
		(12369)
	)
	(_model . Structure 8 -1)
)
V 000050 55 1719          1463576578780 Structure
(_unit VHDL (lut40032 0 8310(structure 0 8318))
	(_version vc6)
	(_time 1463576578781 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 0e5a08095e585e1d0b0f1e515f0d0d0d0c085d090b)
	(_ent
		(_time 1463576578778)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 8320(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111101011110000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111101011110000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 8311(_ent(_in))))
		(_port (_int B -1 0 8311(_ent(_in))))
		(_port (_int C -1 0 8311(_ent(_in))))
		(_port (_int D -1 0 8311(_ent(_in))))
		(_port (_int Z -1 0 8312(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1719          1463576578786 Structure
(_unit VHDL (lut40033 0 8331(structure 0 8339))
	(_version vc6)
	(_time 1463576578787 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 0e5a08095e585e1d0b0f1e515f0d0d0d0d085d090b)
	(_ent
		(_time 1463576578784)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 8341(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0001000001010000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0001000001010000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 8332(_ent(_in))))
		(_port (_int B -1 0 8332(_ent(_in))))
		(_port (_int C -1 0 8332(_ent(_in))))
		(_port (_int D -1 0 8332(_ent(_in))))
		(_port (_int Z -1 0 8333(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 10932         1463576578796 Structure
(_unit VHDL (slice_40 0 8352(structure 0 8404))
	(_version vc6)
	(_time 1463576578797 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 1d484b1a1a4a400b1e1a194c5b42481e1d1a1e1b4e1b14)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576578794)
	)
	(_vital vital_level0)
	(_comp
		(lut40032
			(_object
				(_port (_int A -5 0 8441(_ent (_in))))
				(_port (_int B -5 0 8441(_ent (_in))))
				(_port (_int C -5 0 8441(_ent (_in))))
				(_port (_int D -5 0 8441(_ent (_in))))
				(_port (_int Z -5 0 8442(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 8433(_ent (_out))))
			)
		)
		(lut40033
			(_object
				(_port (_int A -5 0 8445(_ent (_in))))
				(_port (_int B -5 0 8445(_ent (_in))))
				(_port (_int C -5 0 8445(_ent (_in))))
				(_port (_int D -5 0 8445(_ent (_in))))
				(_port (_int Z -5 0 8446(_ent (_out))))
			)
		)
		(vmuxregsre0020
			(_object
				(_port (_int D0 -5 0 8436(_ent (_in))))
				(_port (_int D1 -5 0 8436(_ent (_in))))
				(_port (_int SD -5 0 8436(_ent (_in))))
				(_port (_int SP -5 0 8437(_ent (_in))))
				(_port (_int CK -5 0 8437(_ent (_in))))
				(_port (_int LSR -5 0 8437(_ent (_in))))
				(_port (_int Q -5 0 8438(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 8430(_ent (_out))))
			)
		)
	)
	(_inst i1_3_lut_rep_29 0 8449(_comp lut40032)
		(_port
			((A)(A1_ipd))
			((B)(GNDI))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40032)
		)
	)
	(_inst DRIVEGND 0 8451(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i2603_2_lut_4_lut 0 8453(_comp lut40033)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40033)
		)
	)
	(_inst inst_lcd_sender_lcd_bus_i6 0 8455(_comp vmuxregsre0020)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre0020)
		)
	)
	(_inst DRIVEVCC 0 8458(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst inst_lcd_sender_lcd_bus_i4 0 8460(_comp vmuxregsre0020)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0020)
		)
	)
	(_block WireDelay 0 8465
		(_object
			(_prcs
				(line__8467(_arch 0 0 8467(_procedure_call (_trgt(15))(_sens(0)))))
				(line__8468(_arch 1 0 8468(_procedure_call (_trgt(16))(_sens(1)))))
				(line__8469(_arch 2 0 8469(_procedure_call (_trgt(17))(_sens(2)))))
				(line__8470(_arch 3 0 8470(_procedure_call (_trgt(18))(_sens(3)))))
				(line__8471(_arch 4 0 8471(_procedure_call (_trgt(19))(_sens(4)))))
				(line__8472(_arch 5 0 8472(_procedure_call (_trgt(20))(_sens(5)))))
				(line__8473(_arch 6 0 8473(_procedure_call (_trgt(21))(_sens(6)))))
				(line__8474(_arch 7 0 8474(_procedure_call (_trgt(22))(_sens(7)))))
				(line__8475(_arch 8 0 8475(_procedure_call (_trgt(24))(_sens(8)))))
				(line__8476(_arch 9 0 8476(_procedure_call (_trgt(26))(_sens(9)))))
				(line__8477(_arch 10 0 8477(_procedure_call (_trgt(28))(_sens(10)))))
			)
		)
	)
	(_block SignalDelay 0 8481
		(_object
			(_prcs
				(line__8483(_arch 11 0 8483(_procedure_call (_trgt(23))(_sens(22)))))
				(line__8484(_arch 12 0 8484(_procedure_call (_trgt(25))(_sens(24)))))
				(line__8485(_arch 13 0 8485(_procedure_call (_trgt(27))(_sens(26)))))
				(line__8486(_arch 14 0 8486(_procedure_call (_trgt(29))(_sens(28)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8355 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8356 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 8357 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 8358(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8358(_ent gms(_string \"SLICE_40"\))))
		(_gen (_int tipd_D1 -3 0 8360(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 8361(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 8362(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 8363(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 8364(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 8365(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 8366(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 8367(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M1 -3 0 8368(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 8369(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 8370(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 8371(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 8372(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 8373(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 8374(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 8375(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 8376(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 8377(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 8378(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 8379(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 8380 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 8381 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 8382 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 8383 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 8384 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 8385 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 8386 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 8387 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 8388 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 8389 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 8390 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 8391 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 8392 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 8394(_ent(_in))))
		(_port (_int C1 -5 0 8394(_ent(_in))))
		(_port (_int A1 -5 0 8394(_ent(_in))))
		(_port (_int D0 -5 0 8395(_ent(_in))))
		(_port (_int C0 -5 0 8395(_ent(_in))))
		(_port (_int B0 -5 0 8395(_ent(_in))))
		(_port (_int A0 -5 0 8396(_ent(_in))))
		(_port (_int DI0 -5 0 8396(_ent(_in))))
		(_port (_int M1 -5 0 8396(_ent(_in))))
		(_port (_int CE -5 0 8397(_ent(_in))))
		(_port (_int CLK -5 0 8397(_ent(_in))))
		(_port (_int F0 -5 0 8397(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 8398(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 8398(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 8398(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 8407(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 8408(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 8409(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 8410(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 8411(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 8412(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 8413(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 8414(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 8415(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_ipd -5 0 8416(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 8417(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 8418(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 8419(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 8420(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 8421(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 8422(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 8423(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 8424(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 8425(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 8427(_arch(_uni))))
		(_sig (_int VCCI -5 0 8428(_arch(_uni))))
		(_var (_int F0_zd -5 0 8491(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 8492(_prcs 0)))
		(_var (_int Q0_zd -5 0 8493(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 8494(_prcs 0)))
		(_var (_int F1_zd -5 0 8495(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 8496(_prcs 0)))
		(_var (_int Q1_zd -5 0 8497(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 8498(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 8500(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 8501(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 8502(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 8503(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 8504(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 8505(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 8506(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 8507(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 15 0 8489(_prcs (_simple)(_trgt(11)(12)(13)(14))(_sens(15)(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12621)
		(17731)
		(12358)
		(12369)
		(12614)
		(12625)
	)
	(_model . Structure 16 -1)
)
V 000050 55 1719          1463576578811 Structure
(_unit VHDL (lut40034 0 8640(structure 0 8648))
	(_version vc6)
	(_time 1463576578812 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 2d792b287c7b7d3e282c3d727c2e2e2e292b7e2a28)
	(_ent
		(_time 1463576578809)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 8650(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000010001000100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000010001000100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 8641(_ent(_in))))
		(_port (_int B -1 0 8641(_ent(_in))))
		(_port (_int C -1 0 8641(_ent(_in))))
		(_port (_int D -1 0 8641(_ent(_in))))
		(_port (_int Z -1 0 8642(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 11267         1463576578817 Structure
(_unit VHDL (slice_41 0 8661(structure 0 8716))
	(_version vc6)
	(_time 1463576578818 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 2d787b292a7a703b2e2a2a2e6b72782e2c2a2e2b7e2b24)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576578815)
	)
	(_vital vital_level0)
	(_comp
		(lut40034
			(_object
				(_port (_int A -5 0 8758(_ent (_in))))
				(_port (_int B -5 0 8758(_ent (_in))))
				(_port (_int C -5 0 8758(_ent (_in))))
				(_port (_int D -5 0 8758(_ent (_in))))
				(_port (_int Z -5 0 8759(_ent (_out))))
			)
		)
		(lut40029
			(_object
				(_port (_int A -5 0 8754(_ent (_in))))
				(_port (_int B -5 0 8754(_ent (_in))))
				(_port (_int C -5 0 8754(_ent (_in))))
				(_port (_int D -5 0 8754(_ent (_in))))
				(_port (_int Z -5 0 8755(_ent (_out))))
			)
		)
		(vmuxregsre0020
			(_object
				(_port (_int D0 -5 0 8749(_ent (_in))))
				(_port (_int D1 -5 0 8749(_ent (_in))))
				(_port (_int SD -5 0 8749(_ent (_in))))
				(_port (_int SP -5 0 8750(_ent (_in))))
				(_port (_int CK -5 0 8750(_ent (_in))))
				(_port (_int LSR -5 0 8750(_ent (_in))))
				(_port (_int Q -5 0 8751(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 8743(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 8746(_ent (_out))))
			)
		)
	)
	(_inst i2608_2_lut_4_lut 0 8762(_comp lut40034)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40034)
		)
	)
	(_inst i2606_2_lut_4_lut 0 8764(_comp lut40029)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40029)
		)
	)
	(_inst inst_lcd_sender_lcd_bus_i9 0 8766(_comp vmuxregsre0020)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre0020)
		)
	)
	(_inst DRIVEVCC 0 8769(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 8771(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst inst_lcd_sender_lcd_bus_i7 0 8773(_comp vmuxregsre0020)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0020)
		)
	)
	(_block WireDelay 0 8778
		(_object
			(_prcs
				(line__8780(_arch 0 0 8780(_procedure_call (_trgt(16))(_sens(0)))))
				(line__8781(_arch 1 0 8781(_procedure_call (_trgt(17))(_sens(1)))))
				(line__8782(_arch 2 0 8782(_procedure_call (_trgt(18))(_sens(2)))))
				(line__8783(_arch 3 0 8783(_procedure_call (_trgt(19))(_sens(3)))))
				(line__8784(_arch 4 0 8784(_procedure_call (_trgt(20))(_sens(4)))))
				(line__8785(_arch 5 0 8785(_procedure_call (_trgt(21))(_sens(5)))))
				(line__8786(_arch 6 0 8786(_procedure_call (_trgt(22))(_sens(6)))))
				(line__8787(_arch 7 0 8787(_procedure_call (_trgt(23))(_sens(7)))))
				(line__8788(_arch 8 0 8788(_procedure_call (_trgt(24))(_sens(8)))))
				(line__8789(_arch 9 0 8789(_procedure_call (_trgt(26))(_sens(9)))))
				(line__8790(_arch 10 0 8790(_procedure_call (_trgt(28))(_sens(10)))))
				(line__8791(_arch 11 0 8791(_procedure_call (_trgt(30))(_sens(11)))))
			)
		)
	)
	(_block SignalDelay 0 8795
		(_object
			(_prcs
				(line__8797(_arch 12 0 8797(_procedure_call (_trgt(25))(_sens(24)))))
				(line__8798(_arch 13 0 8798(_procedure_call (_trgt(27))(_sens(26)))))
				(line__8799(_arch 14 0 8799(_procedure_call (_trgt(29))(_sens(28)))))
				(line__8800(_arch 15 0 8800(_procedure_call (_trgt(31))(_sens(30)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8664 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8665 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 8666 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 8667(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8667(_ent gms(_string \"SLICE_41"\))))
		(_gen (_int tipd_D1 -3 0 8669(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 8670(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 8671(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 8672(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 8673(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 8674(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 8675(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 8676(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 8677(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 8678(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 8679(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 8680(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 8681(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 8682(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 8683(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 8684(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 8685(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 8686(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 8687(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 8688(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 8689(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 8690(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 8691 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 8692 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 8693 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 8694 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 8695 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 8696 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 8697 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 8698 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 8699 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 8700 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 8701 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 8702 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 8703 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 8705(_ent(_in))))
		(_port (_int C1 -5 0 8705(_ent(_in))))
		(_port (_int B1 -5 0 8705(_ent(_in))))
		(_port (_int A1 -5 0 8706(_ent(_in))))
		(_port (_int D0 -5 0 8706(_ent(_in))))
		(_port (_int C0 -5 0 8706(_ent(_in))))
		(_port (_int B0 -5 0 8707(_ent(_in))))
		(_port (_int A0 -5 0 8707(_ent(_in))))
		(_port (_int DI1 -5 0 8707(_ent(_in))))
		(_port (_int DI0 -5 0 8708(_ent(_in))))
		(_port (_int CE -5 0 8708(_ent(_in))))
		(_port (_int CLK -5 0 8708(_ent(_in))))
		(_port (_int F0 -5 0 8709(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 8709(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 8709(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 8710(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 8719(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 8720(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 8721(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 8722(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 8723(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 8724(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 8725(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 8726(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 8727(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 8728(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 8729(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 8730(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 8731(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 8732(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 8733(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 8734(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 8735(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 8736(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 8737(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 8738(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 8740(_arch(_uni))))
		(_sig (_int GNDI -5 0 8741(_arch(_uni))))
		(_var (_int F0_zd -5 0 8806(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 8807(_prcs 0)))
		(_var (_int Q0_zd -5 0 8808(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 8809(_prcs 0)))
		(_var (_int F1_zd -5 0 8810(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 8811(_prcs 0)))
		(_var (_int Q1_zd -5 0 8812(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 8813(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 8815(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 8816(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 8817(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 8818(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 8819(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 8820(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 8821(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 8822(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 16 0 8803(_prcs (_simple)(_trgt(12)(13)(14)(15))(_sens(16)(17)(18)(19)(20)(21)(22)(23)(25)(27)(29)(31)(32)(33)(34)(35))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(17731)
		(12358)
		(12369)
		(12614)
		(12625)
	)
	(_model . Structure 17 -1)
)
V 000050 55 1719          1463576578827 Structure
(_unit VHDL (lut40035 0 8958(structure 0 8966))
	(_version vc6)
	(_time 1463576578828 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 3d693b396c6b6d2e383c2d626c3e3e3e383b6e3a38)
	(_ent
		(_time 1463576578825)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 8968(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000001000100010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000001000100010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 8959(_ent(_in))))
		(_port (_int B -1 0 8959(_ent(_in))))
		(_port (_int C -1 0 8959(_ent(_in))))
		(_port (_int D -1 0 8959(_ent(_in))))
		(_port (_int Z -1 0 8960(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 11269         1463576578841 Structure
(_unit VHDL (slice_42 0 8979(structure 0 9034))
	(_version vc6)
	(_time 1463576578842 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 4c191a4e4c1b115a4f4b4b4f0a13194f4e4b4f4a1f4a45)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576578831)
	)
	(_vital vital_level0)
	(_comp
		(lut40034
			(_object
				(_port (_int A -5 0 9072(_ent (_in))))
				(_port (_int B -5 0 9072(_ent (_in))))
				(_port (_int C -5 0 9072(_ent (_in))))
				(_port (_int D -5 0 9072(_ent (_in))))
				(_port (_int Z -5 0 9073(_ent (_out))))
			)
		)
		(lut40035
			(_object
				(_port (_int A -5 0 9076(_ent (_in))))
				(_port (_int B -5 0 9076(_ent (_in))))
				(_port (_int C -5 0 9076(_ent (_in))))
				(_port (_int D -5 0 9076(_ent (_in))))
				(_port (_int Z -5 0 9077(_ent (_out))))
			)
		)
		(vmuxregsre0020
			(_object
				(_port (_int D0 -5 0 9067(_ent (_in))))
				(_port (_int D1 -5 0 9067(_ent (_in))))
				(_port (_int SD -5 0 9067(_ent (_in))))
				(_port (_int SP -5 0 9068(_ent (_in))))
				(_port (_int CK -5 0 9068(_ent (_in))))
				(_port (_int LSR -5 0 9068(_ent (_in))))
				(_port (_int Q -5 0 9069(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 9061(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 9064(_ent (_out))))
			)
		)
	)
	(_inst i2610_2_lut_4_lut 0 9080(_comp lut40034)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40034)
		)
	)
	(_inst i2609_2_lut_4_lut 0 9082(_comp lut40035)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40035)
		)
	)
	(_inst inst_lcd_sender_lcd_bus_i11 0 9084(_comp vmuxregsre0020)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre0020)
		)
	)
	(_inst DRIVEVCC 0 9087(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 9089(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst inst_lcd_sender_lcd_bus_i10 0 9091(_comp vmuxregsre0020)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0020)
		)
	)
	(_block WireDelay 0 9096
		(_object
			(_prcs
				(line__9098(_arch 0 0 9098(_procedure_call (_trgt(16))(_sens(0)))))
				(line__9099(_arch 1 0 9099(_procedure_call (_trgt(17))(_sens(1)))))
				(line__9100(_arch 2 0 9100(_procedure_call (_trgt(18))(_sens(2)))))
				(line__9101(_arch 3 0 9101(_procedure_call (_trgt(19))(_sens(3)))))
				(line__9102(_arch 4 0 9102(_procedure_call (_trgt(20))(_sens(4)))))
				(line__9103(_arch 5 0 9103(_procedure_call (_trgt(21))(_sens(5)))))
				(line__9104(_arch 6 0 9104(_procedure_call (_trgt(22))(_sens(6)))))
				(line__9105(_arch 7 0 9105(_procedure_call (_trgt(23))(_sens(7)))))
				(line__9106(_arch 8 0 9106(_procedure_call (_trgt(24))(_sens(8)))))
				(line__9107(_arch 9 0 9107(_procedure_call (_trgt(26))(_sens(9)))))
				(line__9108(_arch 10 0 9108(_procedure_call (_trgt(28))(_sens(10)))))
				(line__9109(_arch 11 0 9109(_procedure_call (_trgt(30))(_sens(11)))))
			)
		)
	)
	(_block SignalDelay 0 9113
		(_object
			(_prcs
				(line__9115(_arch 12 0 9115(_procedure_call (_trgt(25))(_sens(24)))))
				(line__9116(_arch 13 0 9116(_procedure_call (_trgt(27))(_sens(26)))))
				(line__9117(_arch 14 0 9117(_procedure_call (_trgt(29))(_sens(28)))))
				(line__9118(_arch 15 0 9118(_procedure_call (_trgt(31))(_sens(30)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 8982 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 8983 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 8984 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 8985(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 8985(_ent gms(_string \"SLICE_42"\))))
		(_gen (_int tipd_D1 -3 0 8987(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 8988(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 8989(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 8990(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 8991(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 8992(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 8993(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 8994(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 8995(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 8996(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 8997(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 8998(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 8999(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 9000(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 9001(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 9002(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 9003(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 9004(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 9005(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 9006(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 9007(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 9008(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 9009 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 9010 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 9011 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 9012 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 9013 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 9014 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 9015 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 9016 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 9017 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 9018 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 9019 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 9020 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 9021 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 9023(_ent(_in))))
		(_port (_int C1 -5 0 9023(_ent(_in))))
		(_port (_int B1 -5 0 9023(_ent(_in))))
		(_port (_int A1 -5 0 9024(_ent(_in))))
		(_port (_int D0 -5 0 9024(_ent(_in))))
		(_port (_int C0 -5 0 9024(_ent(_in))))
		(_port (_int B0 -5 0 9025(_ent(_in))))
		(_port (_int A0 -5 0 9025(_ent(_in))))
		(_port (_int DI1 -5 0 9025(_ent(_in))))
		(_port (_int DI0 -5 0 9026(_ent(_in))))
		(_port (_int CE -5 0 9026(_ent(_in))))
		(_port (_int CLK -5 0 9026(_ent(_in))))
		(_port (_int F0 -5 0 9027(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 9027(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 9027(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 9028(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 9037(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 9038(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 9039(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 9040(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 9041(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 9042(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 9043(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 9044(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 9045(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 9046(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 9047(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 9048(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 9049(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 9050(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 9051(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 9052(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 9053(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 9054(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 9055(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 9056(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 9058(_arch(_uni))))
		(_sig (_int GNDI -5 0 9059(_arch(_uni))))
		(_var (_int F0_zd -5 0 9124(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 9125(_prcs 0)))
		(_var (_int Q0_zd -5 0 9126(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 9127(_prcs 0)))
		(_var (_int F1_zd -5 0 9128(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 9129(_prcs 0)))
		(_var (_int Q1_zd -5 0 9130(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 9131(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 9133(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 9134(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 9135(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 9136(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 9137(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 9138(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 9139(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 9140(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 16 0 9121(_prcs (_simple)(_trgt(12)(13)(14)(15))(_sens(16)(17)(18)(19)(20)(21)(22)(23)(25)(27)(29)(31)(32)(33)(34)(35))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(17731)
		(12358)
		(12369)
		(12614)
		(12625)
	)
	(_model . Structure 17 -1)
)
V 000050 55 1719          1463576578847 Structure
(_unit VHDL (lut40036 0 9276(structure 0 9284))
	(_version vc6)
	(_time 1463576578848 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 4c184a4f1a1a1c5f494d5c131d4f4f4f4a4a1f4b49)
	(_ent
		(_time 1463576578845)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 9286(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000000001110000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000000001110000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 9277(_ent(_in))))
		(_port (_int B -1 0 9277(_ent(_in))))
		(_port (_int C -1 0 9277(_ent(_in))))
		(_port (_int D -1 0 9277(_ent(_in))))
		(_port (_int Z -1 0 9278(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1719          1463576578858 Structure
(_unit VHDL (lut40037 0 9297(structure 0 9305))
	(_version vc6)
	(_time 1463576578859 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 5c085a5e0a0a0c4f595d4c030d5f5f5f5b5a0f5b59)
	(_ent
		(_time 1463576578856)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 9307(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000010000001100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000010000001100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 9298(_ent(_in))))
		(_port (_int B -1 0 9298(_ent(_in))))
		(_port (_int C -1 0 9298(_ent(_in))))
		(_port (_int D -1 0 9298(_ent(_in))))
		(_port (_int Z -1 0 9299(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 11269         1463576578874 Structure
(_unit VHDL (slice_43 0 9318(structure 0 9373))
	(_version vc6)
	(_time 1463576578875 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 6b3e3d6b6a3c367d686c6c682d343e68686c686d386d62)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576578872)
	)
	(_vital vital_level0)
	(_comp
		(lut40036
			(_object
				(_port (_int A -5 0 9411(_ent (_in))))
				(_port (_int B -5 0 9411(_ent (_in))))
				(_port (_int C -5 0 9411(_ent (_in))))
				(_port (_int D -5 0 9411(_ent (_in))))
				(_port (_int Z -5 0 9412(_ent (_out))))
			)
		)
		(lut40037
			(_object
				(_port (_int A -5 0 9415(_ent (_in))))
				(_port (_int B -5 0 9415(_ent (_in))))
				(_port (_int C -5 0 9415(_ent (_in))))
				(_port (_int D -5 0 9415(_ent (_in))))
				(_port (_int Z -5 0 9416(_ent (_out))))
			)
		)
		(vmuxregsre0020
			(_object
				(_port (_int D0 -5 0 9406(_ent (_in))))
				(_port (_int D1 -5 0 9406(_ent (_in))))
				(_port (_int SD -5 0 9406(_ent (_in))))
				(_port (_int SP -5 0 9407(_ent (_in))))
				(_port (_int CK -5 0 9407(_ent (_in))))
				(_port (_int LSR -5 0 9407(_ent (_in))))
				(_port (_int Q -5 0 9408(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 9400(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 9403(_ent (_out))))
			)
		)
	)
	(_inst i2612_2_lut_4_lut 0 9419(_comp lut40036)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40036)
		)
	)
	(_inst i2611_2_lut_4_lut 0 9421(_comp lut40037)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40037)
		)
	)
	(_inst inst_lcd_sender_lcd_bus_i13 0 9423(_comp vmuxregsre0020)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre0020)
		)
	)
	(_inst DRIVEVCC 0 9426(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 9428(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst inst_lcd_sender_lcd_bus_i12 0 9430(_comp vmuxregsre0020)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0020)
		)
	)
	(_block WireDelay 0 9435
		(_object
			(_prcs
				(line__9437(_arch 0 0 9437(_procedure_call (_trgt(16))(_sens(0)))))
				(line__9438(_arch 1 0 9438(_procedure_call (_trgt(17))(_sens(1)))))
				(line__9439(_arch 2 0 9439(_procedure_call (_trgt(18))(_sens(2)))))
				(line__9440(_arch 3 0 9440(_procedure_call (_trgt(19))(_sens(3)))))
				(line__9441(_arch 4 0 9441(_procedure_call (_trgt(20))(_sens(4)))))
				(line__9442(_arch 5 0 9442(_procedure_call (_trgt(21))(_sens(5)))))
				(line__9443(_arch 6 0 9443(_procedure_call (_trgt(22))(_sens(6)))))
				(line__9444(_arch 7 0 9444(_procedure_call (_trgt(23))(_sens(7)))))
				(line__9445(_arch 8 0 9445(_procedure_call (_trgt(24))(_sens(8)))))
				(line__9446(_arch 9 0 9446(_procedure_call (_trgt(26))(_sens(9)))))
				(line__9447(_arch 10 0 9447(_procedure_call (_trgt(28))(_sens(10)))))
				(line__9448(_arch 11 0 9448(_procedure_call (_trgt(30))(_sens(11)))))
			)
		)
	)
	(_block SignalDelay 0 9452
		(_object
			(_prcs
				(line__9454(_arch 12 0 9454(_procedure_call (_trgt(25))(_sens(24)))))
				(line__9455(_arch 13 0 9455(_procedure_call (_trgt(27))(_sens(26)))))
				(line__9456(_arch 14 0 9456(_procedure_call (_trgt(29))(_sens(28)))))
				(line__9457(_arch 15 0 9457(_procedure_call (_trgt(31))(_sens(30)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 9321 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 9322 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 9323 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 9324(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 9324(_ent gms(_string \"SLICE_43"\))))
		(_gen (_int tipd_D1 -3 0 9326(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 9327(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 9328(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 9329(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 9330(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 9331(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 9332(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 9333(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 9334(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 9335(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 9336(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 9337(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 9338(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 9339(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 9340(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 9341(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 9342(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 9343(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 9344(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 9345(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 9346(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 9347(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 9348 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 9349 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 9350 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 9351 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 9352 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 9353 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 9354 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 9355 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 9356 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 9357 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 9358 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 9359 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 9360 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 9362(_ent(_in))))
		(_port (_int C1 -5 0 9362(_ent(_in))))
		(_port (_int B1 -5 0 9362(_ent(_in))))
		(_port (_int A1 -5 0 9363(_ent(_in))))
		(_port (_int D0 -5 0 9363(_ent(_in))))
		(_port (_int C0 -5 0 9363(_ent(_in))))
		(_port (_int B0 -5 0 9364(_ent(_in))))
		(_port (_int A0 -5 0 9364(_ent(_in))))
		(_port (_int DI1 -5 0 9364(_ent(_in))))
		(_port (_int DI0 -5 0 9365(_ent(_in))))
		(_port (_int CE -5 0 9365(_ent(_in))))
		(_port (_int CLK -5 0 9365(_ent(_in))))
		(_port (_int F0 -5 0 9366(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 9366(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 9366(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 9367(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 9376(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 9377(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 9378(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 9379(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 9380(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 9381(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 9382(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 9383(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 9384(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 9385(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 9386(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 9387(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 9388(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 9389(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 9390(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 9391(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 9392(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 9393(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 9394(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 9395(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 9397(_arch(_uni))))
		(_sig (_int GNDI -5 0 9398(_arch(_uni))))
		(_var (_int F0_zd -5 0 9463(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 9464(_prcs 0)))
		(_var (_int Q0_zd -5 0 9465(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 9466(_prcs 0)))
		(_var (_int F1_zd -5 0 9467(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 9468(_prcs 0)))
		(_var (_int Q1_zd -5 0 9469(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 9470(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 9472(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 9473(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 9474(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 9475(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 9476(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 9477(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 9478(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 9479(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 16 0 9460(_prcs (_simple)(_trgt(12)(13)(14)(15))(_sens(16)(17)(18)(19)(20)(21)(22)(23)(25)(27)(29)(31)(32)(33)(34)(35))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(17731)
		(12358)
		(12369)
		(12614)
		(12625)
	)
	(_model . Structure 17 -1)
)
V 000050 55 1719          1463576578880 Structure
(_unit VHDL (lut40038 0 9615(structure 0 9623))
	(_version vc6)
	(_time 1463576578881 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 6b3f6d6a3c3d3b786e6a7b343a686868636d386c6e)
	(_ent
		(_time 1463576578878)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 9625(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0001000000110000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0001000000110000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 9616(_ent(_in))))
		(_port (_int B -1 0 9616(_ent(_in))))
		(_port (_int C -1 0 9616(_ent(_in))))
		(_port (_int D -1 0 9616(_ent(_in))))
		(_port (_int Z -1 0 9617(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 11269         1463576578889 Structure
(_unit VHDL (slice_44 0 9636(structure 0 9691))
	(_version vc6)
	(_time 1463576578890 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 7b2e2d7a7a2c266d787c7c783d242e787f7c787d287d72)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576578887)
	)
	(_vital vital_level0)
	(_comp
		(lut40037
			(_object
				(_port (_int A -5 0 9729(_ent (_in))))
				(_port (_int B -5 0 9729(_ent (_in))))
				(_port (_int C -5 0 9729(_ent (_in))))
				(_port (_int D -5 0 9729(_ent (_in))))
				(_port (_int Z -5 0 9730(_ent (_out))))
			)
		)
		(lut40038
			(_object
				(_port (_int A -5 0 9733(_ent (_in))))
				(_port (_int B -5 0 9733(_ent (_in))))
				(_port (_int C -5 0 9733(_ent (_in))))
				(_port (_int D -5 0 9733(_ent (_in))))
				(_port (_int Z -5 0 9734(_ent (_out))))
			)
		)
		(vmuxregsre0020
			(_object
				(_port (_int D0 -5 0 9724(_ent (_in))))
				(_port (_int D1 -5 0 9724(_ent (_in))))
				(_port (_int SD -5 0 9724(_ent (_in))))
				(_port (_int SP -5 0 9725(_ent (_in))))
				(_port (_int CK -5 0 9725(_ent (_in))))
				(_port (_int LSR -5 0 9725(_ent (_in))))
				(_port (_int Q -5 0 9726(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 9718(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 9721(_ent (_out))))
			)
		)
	)
	(_inst i2614_2_lut_4_lut 0 9737(_comp lut40037)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40037)
		)
	)
	(_inst i2613_2_lut_4_lut 0 9739(_comp lut40038)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40038)
		)
	)
	(_inst inst_lcd_sender_lcd_bus_i15 0 9741(_comp vmuxregsre0020)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre0020)
		)
	)
	(_inst DRIVEVCC 0 9744(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 9746(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst inst_lcd_sender_lcd_bus_i14 0 9748(_comp vmuxregsre0020)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0020)
		)
	)
	(_block WireDelay 0 9753
		(_object
			(_prcs
				(line__9755(_arch 0 0 9755(_procedure_call (_trgt(16))(_sens(0)))))
				(line__9756(_arch 1 0 9756(_procedure_call (_trgt(17))(_sens(1)))))
				(line__9757(_arch 2 0 9757(_procedure_call (_trgt(18))(_sens(2)))))
				(line__9758(_arch 3 0 9758(_procedure_call (_trgt(19))(_sens(3)))))
				(line__9759(_arch 4 0 9759(_procedure_call (_trgt(20))(_sens(4)))))
				(line__9760(_arch 5 0 9760(_procedure_call (_trgt(21))(_sens(5)))))
				(line__9761(_arch 6 0 9761(_procedure_call (_trgt(22))(_sens(6)))))
				(line__9762(_arch 7 0 9762(_procedure_call (_trgt(23))(_sens(7)))))
				(line__9763(_arch 8 0 9763(_procedure_call (_trgt(24))(_sens(8)))))
				(line__9764(_arch 9 0 9764(_procedure_call (_trgt(26))(_sens(9)))))
				(line__9765(_arch 10 0 9765(_procedure_call (_trgt(28))(_sens(10)))))
				(line__9766(_arch 11 0 9766(_procedure_call (_trgt(30))(_sens(11)))))
			)
		)
	)
	(_block SignalDelay 0 9770
		(_object
			(_prcs
				(line__9772(_arch 12 0 9772(_procedure_call (_trgt(25))(_sens(24)))))
				(line__9773(_arch 13 0 9773(_procedure_call (_trgt(27))(_sens(26)))))
				(line__9774(_arch 14 0 9774(_procedure_call (_trgt(29))(_sens(28)))))
				(line__9775(_arch 15 0 9775(_procedure_call (_trgt(31))(_sens(30)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 9639 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 9640 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 9641 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 9642(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 9642(_ent gms(_string \"SLICE_44"\))))
		(_gen (_int tipd_D1 -3 0 9644(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 9645(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 9646(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 9647(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 9648(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 9649(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 9650(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 9651(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 9652(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 9653(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 9654(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 9655(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 9656(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 9657(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 9658(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 9659(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 9660(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 9661(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 9662(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 9663(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 9664(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 9665(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 9666 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 9667 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 9668 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 9669 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 9670 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 9671 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 9672 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 9673 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 9674 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 9675 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 9676 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 9677 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 9678 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 9680(_ent(_in))))
		(_port (_int C1 -5 0 9680(_ent(_in))))
		(_port (_int B1 -5 0 9680(_ent(_in))))
		(_port (_int A1 -5 0 9681(_ent(_in))))
		(_port (_int D0 -5 0 9681(_ent(_in))))
		(_port (_int C0 -5 0 9681(_ent(_in))))
		(_port (_int B0 -5 0 9682(_ent(_in))))
		(_port (_int A0 -5 0 9682(_ent(_in))))
		(_port (_int DI1 -5 0 9682(_ent(_in))))
		(_port (_int DI0 -5 0 9683(_ent(_in))))
		(_port (_int CE -5 0 9683(_ent(_in))))
		(_port (_int CLK -5 0 9683(_ent(_in))))
		(_port (_int F0 -5 0 9684(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 9684(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 9684(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 9685(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 9694(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 9695(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 9696(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 9697(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 9698(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 9699(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 9700(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 9701(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 9702(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 9703(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 9704(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 9705(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 9706(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 9707(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 9708(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 9709(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 9710(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 9711(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 9712(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 9713(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 9715(_arch(_uni))))
		(_sig (_int GNDI -5 0 9716(_arch(_uni))))
		(_var (_int F0_zd -5 0 9781(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 9782(_prcs 0)))
		(_var (_int Q0_zd -5 0 9783(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 9784(_prcs 0)))
		(_var (_int F1_zd -5 0 9785(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 9786(_prcs 0)))
		(_var (_int Q1_zd -5 0 9787(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 9788(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 9790(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 9791(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 9792(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 9793(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 9794(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 9795(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 9796(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 9797(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 16 0 9778(_prcs (_simple)(_trgt(12)(13)(14)(15))(_sens(16)(17)(18)(19)(20)(21)(22)(23)(25)(27)(29)(31)(32)(33)(34)(35))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(17731)
		(12358)
		(12369)
		(12614)
		(12625)
	)
	(_model . Structure 17 -1)
)
V 000050 55 1719          1463576578895 Structure
(_unit VHDL (lut40039 0 9933(structure 0 9941))
	(_version vc6)
	(_time 1463576578896 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 7b2f7d7b2c2d2b687e7a6b242a787878727d287c7e)
	(_ent
		(_time 1463576578893)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 9943(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0101000000001010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0101000000001010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 9934(_ent(_in))))
		(_port (_int B -1 0 9934(_ent(_in))))
		(_port (_int C -1 0 9934(_ent(_in))))
		(_port (_int D -1 0 9934(_ent(_in))))
		(_port (_int Z -1 0 9935(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1719          1463576578905 Structure
(_unit VHDL (lut40040 0 9954(structure 0 9962))
	(_version vc6)
	(_time 1463576578906 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 8bdf8d84dcdddb988e8a9bd4da888f888b8dd88c8e)
	(_ent
		(_time 1463576578903)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 9964(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0001000001010000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0001000001010000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 9955(_ent(_in))))
		(_port (_int B -1 0 9955(_ent(_in))))
		(_port (_int C -1 0 9955(_ent(_in))))
		(_port (_int D -1 0 9955(_ent(_in))))
		(_port (_int Z -1 0 9956(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 9773          1463576578911 Structure
(_unit VHDL (slice_45 0 9975(structure 0 10022))
	(_version vc6)
	(_time 1463576578912 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 8bdedd858adcd69dde8f9ed28c888f888e8c888dd8)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576578909)
	)
	(_vital vital_level0)
	(_comp
		(lut40039
			(_object
				(_port (_int A -5 0 10056(_ent (_in))))
				(_port (_int B -5 0 10056(_ent (_in))))
				(_port (_int C -5 0 10056(_ent (_in))))
				(_port (_int D -5 0 10056(_ent (_in))))
				(_port (_int Z -5 0 10057(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 10048(_ent (_out))))
			)
		)
		(lut40040
			(_object
				(_port (_int A -5 0 10060(_ent (_in))))
				(_port (_int B -5 0 10060(_ent (_in))))
				(_port (_int C -5 0 10060(_ent (_in))))
				(_port (_int D -5 0 10060(_ent (_in))))
				(_port (_int Z -5 0 10061(_ent (_out))))
			)
		)
		(vmuxregsre0020
			(_object
				(_port (_int D0 -5 0 10051(_ent (_in))))
				(_port (_int D1 -5 0 10051(_ent (_in))))
				(_port (_int SD -5 0 10051(_ent (_in))))
				(_port (_int SP -5 0 10052(_ent (_in))))
				(_port (_int CK -5 0 10052(_ent (_in))))
				(_port (_int LSR -5 0 10052(_ent (_in))))
				(_port (_int Q -5 0 10053(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 10045(_ent (_out))))
			)
		)
	)
	(_inst i2383_4_lut_3_lut 0 10064(_comp lut40039)
		(_port
			((A)(A1_ipd))
			((B)(GNDI))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40039)
		)
	)
	(_inst DRIVEGND 0 10066(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i2615_2_lut_4_lut 0 10068(_comp lut40040)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40040)
		)
	)
	(_inst inst_lcd_sender_lcd_bus_i16 0 10070(_comp vmuxregsre0020)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0020)
		)
	)
	(_inst DRIVEVCC 0 10073(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 10077
		(_object
			(_prcs
				(line__10079(_arch 0 0 10079(_procedure_call (_trgt(13))(_sens(0)))))
				(line__10080(_arch 1 0 10080(_procedure_call (_trgt(14))(_sens(1)))))
				(line__10081(_arch 2 0 10081(_procedure_call (_trgt(15))(_sens(2)))))
				(line__10082(_arch 3 0 10082(_procedure_call (_trgt(16))(_sens(3)))))
				(line__10083(_arch 4 0 10083(_procedure_call (_trgt(17))(_sens(4)))))
				(line__10084(_arch 5 0 10084(_procedure_call (_trgt(18))(_sens(5)))))
				(line__10085(_arch 6 0 10085(_procedure_call (_trgt(19))(_sens(6)))))
				(line__10086(_arch 7 0 10086(_procedure_call (_trgt(20))(_sens(7)))))
				(line__10087(_arch 8 0 10087(_procedure_call (_trgt(22))(_sens(8)))))
				(line__10088(_arch 9 0 10088(_procedure_call (_trgt(24))(_sens(9)))))
			)
		)
	)
	(_block SignalDelay 0 10092
		(_object
			(_prcs
				(line__10094(_arch 10 0 10094(_procedure_call (_trgt(21))(_sens(20)))))
				(line__10095(_arch 11 0 10095(_procedure_call (_trgt(23))(_sens(22)))))
				(line__10096(_arch 12 0 10096(_procedure_call (_trgt(25))(_sens(24)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 9978 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 9979 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 9980 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 9981(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 9981(_ent gms(_string \"SLICE_45"\))))
		(_gen (_int tipd_D1 -3 0 9983(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 9984(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 9985(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 9986(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 9987(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 9988(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 9989(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 9990(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 9991(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 9992(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 9993(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 9994(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 9995(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 9996(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 9997(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 9998(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 9999(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 10000(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 10001 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 10002 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 10003 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 10004 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 10005 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 10006 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 10007 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 10008 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 10009 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 10010 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 10012(_ent(_in))))
		(_port (_int C1 -5 0 10012(_ent(_in))))
		(_port (_int A1 -5 0 10012(_ent(_in))))
		(_port (_int D0 -5 0 10013(_ent(_in))))
		(_port (_int C0 -5 0 10013(_ent(_in))))
		(_port (_int B0 -5 0 10013(_ent(_in))))
		(_port (_int A0 -5 0 10014(_ent(_in))))
		(_port (_int DI0 -5 0 10014(_ent(_in))))
		(_port (_int CE -5 0 10014(_ent(_in))))
		(_port (_int CLK -5 0 10015(_ent(_in))))
		(_port (_int F0 -5 0 10015(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 10015(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 10016(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 10025(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 10026(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 10027(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 10028(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 10029(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 10030(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 10031(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 10032(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 10033(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 10034(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 10035(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 10036(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 10037(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 10038(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 10039(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 10040(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 10042(_arch(_uni))))
		(_sig (_int VCCI -5 0 10043(_arch(_uni))))
		(_var (_int F0_zd -5 0 10101(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 10102(_prcs 0)))
		(_var (_int Q0_zd -5 0 10103(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 10104(_prcs 0)))
		(_var (_int F1_zd -5 0 10105(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 10106(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 10108(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 10109(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 10110(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 10111(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 10112(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 10113(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 13 0 10099(_prcs (_simple)(_trgt(10)(11)(12))(_sens(13)(14)(15)(16)(17)(18)(19)(21)(23)(25)(26)(27)(28))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(17731)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 14 -1)
)
V 000050 55 1727          1463576578921 Structure
(_unit VHDL (lut40041 0 10220(structure 0 10228))
	(_version vc6)
	(_time 1463576578922 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 9ace9c94ceccca899f9b8ac5cb999e999b9cc99d9f)
	(_ent
		(_time 1463576578919)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 10230(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1100000000001111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1100000000001111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 10221(_ent(_in))))
		(_port (_int B -1 0 10221(_ent(_in))))
		(_port (_int C -1 0 10221(_ent(_in))))
		(_port (_int D -1 0 10221(_ent(_in))))
		(_port (_int Z -1 0 10222(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1727          1463576578927 Structure
(_unit VHDL (lut40042 0 10241(structure 0 10249))
	(_version vc6)
	(_time 1463576578928 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 9ace9c94ceccca899f9b8ac5cb999e99989cc99d9f)
	(_ent
		(_time 1463576578925)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 10251(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0100110001011111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0100110001011111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 10242(_ent(_in))))
		(_port (_int B -1 0 10242(_ent(_in))))
		(_port (_int C -1 0 10242(_ent(_in))))
		(_port (_int D -1 0 10242(_ent(_in))))
		(_port (_int Z -1 0 10243(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 9024          1463576578936 Structure
(_unit VHDL (slice_46 0 10262(structure 0 10304))
	(_version vc6)
	(_time 1463576578937 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code aafffcfda8fdf7bcfda9bff3ada9aea9acada9acf9)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576578934)
	)
	(_vital vital_level0)
	(_comp
		(lut40041
			(_object
				(_port (_int A -5 0 10336(_ent (_in))))
				(_port (_int B -5 0 10336(_ent (_in))))
				(_port (_int C -5 0 10336(_ent (_in))))
				(_port (_int D -5 0 10336(_ent (_in))))
				(_port (_int Z -5 0 10337(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 10328(_ent (_out))))
			)
		)
		(lut40042
			(_object
				(_port (_int A -5 0 10340(_ent (_in))))
				(_port (_int B -5 0 10340(_ent (_in))))
				(_port (_int C -5 0 10340(_ent (_in))))
				(_port (_int D -5 0 10340(_ent (_in))))
				(_port (_int Z -5 0 10341(_ent (_out))))
			)
		)
		(vmuxregsre0010
			(_object
				(_port (_int D0 -5 0 10331(_ent (_in))))
				(_port (_int D1 -5 0 10331(_ent (_in))))
				(_port (_int SD -5 0 10331(_ent (_in))))
				(_port (_int SP -5 0 10332(_ent (_in))))
				(_port (_int CK -5 0 10332(_ent (_in))))
				(_port (_int LSR -5 0 10332(_ent (_in))))
				(_port (_int Q -5 0 10333(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 10325(_ent (_out))))
			)
		)
	)
	(_inst i22_3_lut 0 10344(_comp lut40041)
		(_port
			((A)(GNDI))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40041)
		)
	)
	(_inst DRIVEGND 0 10346(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i3321_4_lut_4_lut 0 10348(_comp lut40042)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40042)
		)
	)
	(_inst i2082 0 10350(_comp vmuxregsre0010)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0010)
		)
	)
	(_inst DRIVEVCC 0 10353(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 10357
		(_object
			(_prcs
				(line__10359(_arch 0 0 10359(_procedure_call (_trgt(12))(_sens(0)))))
				(line__10360(_arch 1 0 10360(_procedure_call (_trgt(13))(_sens(1)))))
				(line__10361(_arch 2 0 10361(_procedure_call (_trgt(14))(_sens(2)))))
				(line__10362(_arch 3 0 10362(_procedure_call (_trgt(15))(_sens(3)))))
				(line__10363(_arch 4 0 10363(_procedure_call (_trgt(16))(_sens(4)))))
				(line__10364(_arch 5 0 10364(_procedure_call (_trgt(17))(_sens(5)))))
				(line__10365(_arch 6 0 10365(_procedure_call (_trgt(18))(_sens(6)))))
				(line__10366(_arch 7 0 10366(_procedure_call (_trgt(19))(_sens(7)))))
				(line__10367(_arch 8 0 10367(_procedure_call (_trgt(21))(_sens(8)))))
			)
		)
	)
	(_block SignalDelay 0 10371
		(_object
			(_prcs
				(line__10373(_arch 9 0 10373(_procedure_call (_trgt(20))(_sens(19)))))
				(line__10374(_arch 10 0 10374(_procedure_call (_trgt(22))(_sens(21)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 10265 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 10266 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 10267 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 10268(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 10268(_ent gms(_string \"SLICE_46"\))))
		(_gen (_int tipd_D1 -3 0 10270(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 10271(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 10272(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 10273(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 10274(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 10275(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 10276(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 10277(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 10278(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 10279(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 10280(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 10281(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 10282(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 10283(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 10284(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 10285(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 10286(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 10287 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 10288 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 10289 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 10290 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 10291 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 10292 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 10293 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 10295(_ent(_in))))
		(_port (_int C1 -5 0 10295(_ent(_in))))
		(_port (_int B1 -5 0 10295(_ent(_in))))
		(_port (_int D0 -5 0 10296(_ent(_in))))
		(_port (_int C0 -5 0 10296(_ent(_in))))
		(_port (_int B0 -5 0 10296(_ent(_in))))
		(_port (_int A0 -5 0 10297(_ent(_in))))
		(_port (_int DI0 -5 0 10297(_ent(_in))))
		(_port (_int CLK -5 0 10297(_ent(_in))))
		(_port (_int F0 -5 0 10298(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 10298(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 10298(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 10307(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 10308(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 10309(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 10310(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 10311(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 10312(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 10313(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 10314(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 10315(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 10316(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 10317(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 10318(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 10319(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 10320(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 10322(_arch(_uni))))
		(_sig (_int VCCI -5 0 10323(_arch(_uni))))
		(_var (_int F0_zd -5 0 10379(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 10380(_prcs 0)))
		(_var (_int Q0_zd -5 0 10381(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 10382(_prcs 0)))
		(_var (_int F1_zd -5 0 10383(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 10384(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 10386(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 10387(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 10388(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 10389(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 11 0 10377(_prcs (_simple)(_trgt(9)(10)(11))(_sens(12)(13)(14)(15)(16)(17)(18)(20)(22)(23)(24)(25))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 12 -1)
)
V 000050 55 1727          1463576578942 Structure
(_unit VHDL (lut40043 0 10478(structure 0 10486))
	(_version vc6)
	(_time 1463576578943 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code aafeacfcfefcfab9afabbaf5fba9aea9a9acf9adaf)
	(_ent
		(_time 1463576578940)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 10488(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0101010101010101"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0101010101010101"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 10479(_ent(_in))))
		(_port (_int B -1 0 10479(_ent(_in))))
		(_port (_int C -1 0 10479(_ent(_in))))
		(_port (_int D -1 0 10479(_ent(_in))))
		(_port (_int Z -1 0 10480(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 8143          1463576578952 Structure
(_unit VHDL (slice_47 0 10499(structure 0 10534))
	(_version vc6)
	(_time 1463576578953 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code b9ecefede3eee4afe9ebace0bebabdbabebebabfea)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576578950)
	)
	(_vital vital_level0)
	(_comp
		(lut40024
			(_object
				(_port (_int A -5 0 10563(_ent (_in))))
				(_port (_int B -5 0 10563(_ent (_in))))
				(_port (_int C -5 0 10563(_ent (_in))))
				(_port (_int D -5 0 10563(_ent (_in))))
				(_port (_int Z -5 0 10564(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 10555(_ent (_out))))
			)
		)
		(lut40043
			(_object
				(_port (_int A -5 0 10567(_ent (_in))))
				(_port (_int B -5 0 10567(_ent (_in))))
				(_port (_int C -5 0 10567(_ent (_in))))
				(_port (_int D -5 0 10567(_ent (_in))))
				(_port (_int Z -5 0 10568(_ent (_out))))
			)
		)
		(vmuxregsre0020
			(_object
				(_port (_int D0 -5 0 10558(_ent (_in))))
				(_port (_int D1 -5 0 10558(_ent (_in))))
				(_port (_int SD -5 0 10558(_ent (_in))))
				(_port (_int SP -5 0 10559(_ent (_in))))
				(_port (_int CK -5 0 10559(_ent (_in))))
				(_port (_int LSR -5 0 10559(_ent (_in))))
				(_port (_int Q -5 0 10560(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 10552(_ent (_out))))
			)
		)
	)
	(_inst lcd_wr_I_0_1_lut 0 10571(_comp lut40024)
		(_port
			((A)(GNDI))
			((B)(B1_ipd))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_ent . lut40024)
		)
	)
	(_inst DRIVEGND 0 10573(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst lcd_rs_I_0_1_lut 0 10575(_comp lut40043)
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(GNDI))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40043)
		)
	)
	(_inst inst_lcd_sender_lcd_rs_29 0 10577(_comp vmuxregsre0020)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0020)
		)
	)
	(_inst DRIVEVCC 0 10580(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 10584
		(_object
			(_prcs
				(line__10586(_arch 0 0 10586(_procedure_call (_trgt(8))(_sens(0)))))
				(line__10587(_arch 1 0 10587(_procedure_call (_trgt(9))(_sens(1)))))
				(line__10588(_arch 2 0 10588(_procedure_call (_trgt(10))(_sens(2)))))
				(line__10589(_arch 3 0 10589(_procedure_call (_trgt(12))(_sens(3)))))
				(line__10590(_arch 4 0 10590(_procedure_call (_trgt(14))(_sens(4)))))
			)
		)
	)
	(_block SignalDelay 0 10594
		(_object
			(_prcs
				(line__10596(_arch 5 0 10596(_procedure_call (_trgt(11))(_sens(10)))))
				(line__10597(_arch 6 0 10597(_procedure_call (_trgt(13))(_sens(12)))))
				(line__10598(_arch 7 0 10598(_procedure_call (_trgt(15))(_sens(14)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 10502 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 10503 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 10504 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 10505(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 10505(_ent gms(_string \"SLICE_47"\))))
		(_gen (_int tipd_B1 -3 0 10507(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 10508(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 10509(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 10510(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 10511(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 10512(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 10513(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 10514(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 10515 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 10516 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 10517 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 10518 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 10519 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 10520 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 10521 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 10522 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 10523 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 10524 \0 ns\ (_ent((ns 0)))))
		(_port (_int B1 -5 0 10526(_ent(_in))))
		(_port (_int A0 -5 0 10526(_ent(_in))))
		(_port (_int M0 -5 0 10526(_ent(_in))))
		(_port (_int CE -5 0 10527(_ent(_in))))
		(_port (_int CLK -5 0 10527(_ent(_in))))
		(_port (_int F0 -5 0 10527(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 10528(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 10528(_ent(_out)(_param_out))))
		(_sig (_int B1_ipd -5 0 10537(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 10538(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int M0_ipd -5 0 10539(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 10540(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 10541(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 10542(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 10543(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 10544(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 10545(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 10546(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 10547(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 10549(_arch(_uni))))
		(_sig (_int VCCI -5 0 10550(_arch(_uni))))
		(_var (_int F0_zd -5 0 10603(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 10604(_prcs 0)))
		(_var (_int Q0_zd -5 0 10605(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 10606(_prcs 0)))
		(_var (_int F1_zd -5 0 10607(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 10608(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 10610(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 10611(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 10612(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 10613(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 10614(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 10615(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 10601(_prcs (_simple)(_trgt(5)(6)(7))(_sens(8)(9)(11)(13)(15)(16)(17)(18))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12365)
		(4934723)
		(17731)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 9 -1)
)
V 000050 55 1727          1463576578965 Structure
(_unit VHDL (lut40044 0 10707(structure 0 10715))
	(_version vc6)
	(_time 1463576578966 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code c99dcf9dc59f99daccc8d99698cacdcacdcf9acecc)
	(_ent
		(_time 1463576578956)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 10717(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111111100000100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111111100000100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 10708(_ent(_in))))
		(_port (_int B -1 0 10708(_ent(_in))))
		(_port (_int C -1 0 10708(_ent(_in))))
		(_port (_int D -1 0 10708(_ent(_in))))
		(_port (_int Z -1 0 10709(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1727          1463576578971 Structure
(_unit VHDL (lut40045 0 10728(structure 0 10736))
	(_version vc6)
	(_time 1463576578972 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code c99dcf9dc59f99daccc8d99698cacdcacccf9acecc)
	(_ent
		(_time 1463576578969)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 10738(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000000010101010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000000010101010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 10729(_ent(_in))))
		(_port (_int B -1 0 10729(_ent(_in))))
		(_port (_int C -1 0 10729(_ent(_in))))
		(_port (_int D -1 0 10729(_ent(_in))))
		(_port (_int Z -1 0 10730(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 9483          1463576578981 Structure
(_unit VHDL (slice_48 0 10749(structure 0 10793))
	(_version vc6)
	(_time 1463576578982 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code d98c8f8b838e84cf8f8ecc80dedadddad1dedadf8a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576578975)
	)
	(_vital vital_level0)
	(_comp
		(lut40044
			(_object
				(_port (_int A -5 0 10826(_ent (_in))))
				(_port (_int B -5 0 10826(_ent (_in))))
				(_port (_int C -5 0 10826(_ent (_in))))
				(_port (_int D -5 0 10826(_ent (_in))))
				(_port (_int Z -5 0 10827(_ent (_out))))
			)
		)
		(lut40045
			(_object
				(_port (_int A -5 0 10830(_ent (_in))))
				(_port (_int B -5 0 10830(_ent (_in))))
				(_port (_int C -5 0 10830(_ent (_in))))
				(_port (_int D -5 0 10830(_ent (_in))))
				(_port (_int Z -5 0 10831(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 10818(_ent (_out))))
			)
		)
		(vmuxregsre0020
			(_object
				(_port (_int D0 -5 0 10821(_ent (_in))))
				(_port (_int D1 -5 0 10821(_ent (_in))))
				(_port (_int SD -5 0 10821(_ent (_in))))
				(_port (_int SP -5 0 10822(_ent (_in))))
				(_port (_int CK -5 0 10822(_ent (_in))))
				(_port (_int LSR -5 0 10822(_ent (_in))))
				(_port (_int Q -5 0 10823(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 10815(_ent (_out))))
			)
		)
	)
	(_inst i1_2_lut_4_lut 0 10834(_comp lut40044)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40044)
		)
	)
	(_inst inst_lcd_sender_i2286_2_lut_2_lut 0 10836(_comp lut40045)
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(GNDI))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40045)
		)
	)
	(_inst DRIVEGND 0 10838(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst inst_lcd_sender_lcd_write_27 0 10840(_comp vmuxregsre0020)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0020)
		)
	)
	(_inst DRIVEVCC 0 10843(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 10847
		(_object
			(_prcs
				(line__10849(_arch 0 0 10849(_procedure_call (_trgt(12))(_sens(0)))))
				(line__10850(_arch 1 0 10850(_procedure_call (_trgt(13))(_sens(1)))))
				(line__10851(_arch 2 0 10851(_procedure_call (_trgt(14))(_sens(2)))))
				(line__10852(_arch 3 0 10852(_procedure_call (_trgt(15))(_sens(3)))))
				(line__10853(_arch 4 0 10853(_procedure_call (_trgt(16))(_sens(4)))))
				(line__10854(_arch 5 0 10854(_procedure_call (_trgt(17))(_sens(5)))))
				(line__10855(_arch 6 0 10855(_procedure_call (_trgt(18))(_sens(6)))))
				(line__10856(_arch 7 0 10856(_procedure_call (_trgt(20))(_sens(7)))))
				(line__10857(_arch 8 0 10857(_procedure_call (_trgt(22))(_sens(8)))))
			)
		)
	)
	(_block SignalDelay 0 10861
		(_object
			(_prcs
				(line__10863(_arch 9 0 10863(_procedure_call (_trgt(19))(_sens(18)))))
				(line__10864(_arch 10 0 10864(_procedure_call (_trgt(21))(_sens(20)))))
				(line__10865(_arch 11 0 10865(_procedure_call (_trgt(23))(_sens(22)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 10752 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 10753 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 10754 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 10755(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 10755(_ent gms(_string \"SLICE_48"\))))
		(_gen (_int tipd_D1 -3 0 10757(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 10758(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 10759(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 10760(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 10761(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 10762(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 10763(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 10764(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 10765(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 10766(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 10767(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 10768(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 10769(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 10770(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 10771(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 10772(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 10773 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 10774 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 10775 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 10776 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 10777 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 10778 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 10779 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 10780 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 10781 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 10782 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 10784(_ent(_in))))
		(_port (_int C1 -5 0 10784(_ent(_in))))
		(_port (_int B1 -5 0 10784(_ent(_in))))
		(_port (_int A1 -5 0 10785(_ent(_in))))
		(_port (_int D0 -5 0 10785(_ent(_in))))
		(_port (_int A0 -5 0 10785(_ent(_in))))
		(_port (_int DI0 -5 0 10786(_ent(_in))))
		(_port (_int CE -5 0 10786(_ent(_in))))
		(_port (_int CLK -5 0 10786(_ent(_in))))
		(_port (_int F0 -5 0 10787(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 10787(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 10787(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 10796(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 10797(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 10798(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 10799(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 10800(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 10801(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 10802(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 10803(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 10804(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 10805(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 10806(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 10807(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 10808(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 10809(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 10810(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 10812(_arch(_uni))))
		(_sig (_int VCCI -5 0 10813(_arch(_uni))))
		(_var (_int F0_zd -5 0 10870(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 10871(_prcs 0)))
		(_var (_int Q0_zd -5 0 10872(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 10873(_prcs 0)))
		(_var (_int F1_zd -5 0 10874(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 10875(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 10877(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 10878(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 10879(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 10880(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 10881(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 10882(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 12 0 10868(_prcs (_simple)(_trgt(9)(10)(11))(_sens(12)(13)(14)(15)(16)(17)(19)(21)(23)(24)(25)(26))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(17731)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 13 -1)
)
V 000050 55 1727          1463576578987 Structure
(_unit VHDL (lut40046 0 10986(structure 0 10994))
	(_version vc6)
	(_time 1463576578988 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code d98ddf8ad58f89cadcd8c98688dadddadfdf8adedc)
	(_ent
		(_time 1463576578985)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 10996(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1110101110101010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1110101110101010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 10987(_ent(_in))))
		(_port (_int B -1 0 10987(_ent(_in))))
		(_port (_int C -1 0 10987(_ent(_in))))
		(_port (_int D -1 0 10987(_ent(_in))))
		(_port (_int Z -1 0 10988(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1727          1463576578997 Structure
(_unit VHDL (lut40047 0 11007(structure 0 11015))
	(_version vc6)
	(_time 1463576578998 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code e8bceebae5beb8fbede9f8b7b9ebecebefeebbefed)
	(_ent
		(_time 1463576578991)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 11017(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1100110011101100"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1100110011101100"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 11008(_ent(_in))))
		(_port (_int B -1 0 11008(_ent(_in))))
		(_port (_int C -1 0 11008(_ent(_in))))
		(_port (_int D -1 0 11008(_ent(_in))))
		(_port (_int Z -1 0 11009(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 11681         1463576579003 Structure
(_unit VHDL (slice_49 0 11028(structure 0 11086))
	(_version vc6)
	(_time 1463576579004 2016.05.18 15:02:58)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code e8bdbebbb3bfb5feebefeeeaaeb7bdebe1efebeebbeee1)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576579001)
	)
	(_vital vital_level0)
	(_comp
		(lut40046
			(_object
				(_port (_int A -5 0 11124(_ent (_in))))
				(_port (_int B -5 0 11124(_ent (_in))))
				(_port (_int C -5 0 11124(_ent (_in))))
				(_port (_int D -5 0 11124(_ent (_in))))
				(_port (_int Z -5 0 11125(_ent (_out))))
			)
		)
		(lut40047
			(_object
				(_port (_int A -5 0 11128(_ent (_in))))
				(_port (_int B -5 0 11128(_ent (_in))))
				(_port (_int C -5 0 11128(_ent (_in))))
				(_port (_int D -5 0 11128(_ent (_in))))
				(_port (_int Z -5 0 11129(_ent (_out))))
			)
		)
		(vmuxregsre0028
			(_object
				(_port (_int D0 -5 0 11119(_ent (_in))))
				(_port (_int D1 -5 0 11119(_ent (_in))))
				(_port (_int SD -5 0 11119(_ent (_in))))
				(_port (_int SP -5 0 11120(_ent (_in))))
				(_port (_int CK -5 0 11120(_ent (_in))))
				(_port (_int LSR -5 0 11120(_ent (_in))))
				(_port (_int Q -5 0 11121(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 11113(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 11116(_ent (_out))))
			)
		)
	)
	(_inst i1_4_lut 0 11132(_comp lut40046)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40046)
		)
	)
	(_inst i1_4_lut_rep_30 0 11134(_comp lut40047)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40047)
		)
	)
	(_inst i2091 0 11136(_comp vmuxregsre0028)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre0028)
		)
	)
	(_inst DRIVEVCC 0 11139(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 11141(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i2109 0 11143(_comp vmuxregsre0028)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(LSR_dly))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0028)
		)
	)
	(_block WireDelay 0 11148
		(_object
			(_prcs
				(line__11150(_arch 0 0 11150(_procedure_call (_trgt(16))(_sens(0)))))
				(line__11151(_arch 1 0 11151(_procedure_call (_trgt(17))(_sens(1)))))
				(line__11152(_arch 2 0 11152(_procedure_call (_trgt(18))(_sens(2)))))
				(line__11153(_arch 3 0 11153(_procedure_call (_trgt(19))(_sens(3)))))
				(line__11154(_arch 4 0 11154(_procedure_call (_trgt(20))(_sens(4)))))
				(line__11155(_arch 5 0 11155(_procedure_call (_trgt(21))(_sens(5)))))
				(line__11156(_arch 6 0 11156(_procedure_call (_trgt(22))(_sens(6)))))
				(line__11157(_arch 7 0 11157(_procedure_call (_trgt(23))(_sens(7)))))
				(line__11158(_arch 8 0 11158(_procedure_call (_trgt(24))(_sens(8)))))
				(line__11159(_arch 9 0 11159(_procedure_call (_trgt(26))(_sens(9)))))
				(line__11160(_arch 10 0 11160(_procedure_call (_trgt(28))(_sens(10)))))
				(line__11161(_arch 11 0 11161(_procedure_call (_trgt(30))(_sens(11)))))
			)
		)
	)
	(_block SignalDelay 0 11165
		(_object
			(_prcs
				(line__11167(_arch 12 0 11167(_procedure_call (_trgt(25))(_sens(24)))))
				(line__11168(_arch 13 0 11168(_procedure_call (_trgt(27))(_sens(26)))))
				(line__11169(_arch 14 0 11169(_procedure_call (_trgt(29))(_sens(28)))))
				(line__11170(_arch 15 0 11170(_procedure_call (_trgt(31))(_sens(30)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 11031 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 11032 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 11033 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 11034(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 11034(_ent gms(_string \"SLICE_49"\))))
		(_gen (_int tipd_D1 -3 0 11036(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 11037(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 11038(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 11039(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 11040(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 11041(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 11042(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 11043(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 11044(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M1 -3 0 11045(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_LSR -3 0 11046(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 11047(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 11048(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 11049(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 11050(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 11051(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 11052(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 11053(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 11054(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 11055(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 11056(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 11057(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 11058 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 11059 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 11060 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 11061 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 11062 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 11063 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 11064 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_LSR_CLK -4 0 11065 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_LSR_CLK_noedge_posedge -4 0 11066 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_LSR_CLK_noedge_posedge -4 0 11067 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_LSR -4 0 11068 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_posedge -4 0 11069 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_LSR_negedge -4 0 11070 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 11071 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 11072 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 11073 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 11075(_ent(_in))))
		(_port (_int C1 -5 0 11075(_ent(_in))))
		(_port (_int B1 -5 0 11075(_ent(_in))))
		(_port (_int A1 -5 0 11076(_ent(_in))))
		(_port (_int D0 -5 0 11076(_ent(_in))))
		(_port (_int C0 -5 0 11076(_ent(_in))))
		(_port (_int B0 -5 0 11077(_ent(_in))))
		(_port (_int A0 -5 0 11077(_ent(_in))))
		(_port (_int DI0 -5 0 11077(_ent(_in))))
		(_port (_int M1 -5 0 11078(_ent(_in))))
		(_port (_int LSR -5 0 11078(_ent(_in))))
		(_port (_int CLK -5 0 11078(_ent(_in))))
		(_port (_int F0 -5 0 11079(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 11079(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 11079(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 11080(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 11089(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 11090(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 11091(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 11092(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 11093(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 11094(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 11095(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 11096(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 11097(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 11098(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_ipd -5 0 11099(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 11100(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_ipd -5 0 11101(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int LSR_dly -5 0 11102(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 11103(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 11104(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 11105(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 11106(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 11107(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 11108(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 11110(_arch(_uni))))
		(_sig (_int GNDI -5 0 11111(_arch(_uni))))
		(_var (_int F0_zd -5 0 11176(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 11177(_prcs 0)))
		(_var (_int Q0_zd -5 0 11178(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 11179(_prcs 0)))
		(_var (_int F1_zd -5 0 11180(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 11181(_prcs 0)))
		(_var (_int Q1_zd -5 0 11182(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 11183(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 11185(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 11186(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 11187(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 11188(_prcs 0)))
		(_var (_int tviol_LSR_CLK -9 0 11189(_prcs 0((i 2)))))
		(_var (_int LSR_CLK_TimingDatash -10 0 11190(_prcs 0)))
		(_var (_int tviol_LSR_LSR -9 0 11191(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_LSR -11 0 11192(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 11193(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 11194(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 16 0 11173(_prcs (_simple)(_trgt(12)(13)(14)(15))(_sens(16)(17)(18)(19)(20)(21)(22)(23)(25)(27)(29)(31)(32)(33)(34)(35))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12621)
		(5395276)
		(12358)
		(12369)
		(12614)
		(12625)
	)
	(_model . Structure 17 -1)
)
V 000050 55 1727          1463576579014 Structure
(_unit VHDL (lut40048 0 11342(structure 0 11350))
	(_version vc6)
	(_time 1463576579015 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code f8acfea9f5aea8ebfdf9e8a7a9fbfcfbf0feabfffd)
	(_ent
		(_time 1463576579012)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 11352(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000000011110000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000000011110000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 11343(_ent(_in))))
		(_port (_int B -1 0 11343(_ent(_in))))
		(_port (_int C -1 0 11343(_ent(_in))))
		(_port (_int D -1 0 11343(_ent(_in))))
		(_port (_int Z -1 0 11344(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1727          1463576579020 Structure
(_unit VHDL (lut40049 0 11363(structure 0 11371))
	(_version vc6)
	(_time 1463576579021 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code f8acfea9f5aea8ebfdf9e8a7a9fbfcfbf1feabfffd)
	(_ent
		(_time 1463576579018)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 11373(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0011000100110011"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0011000100110011"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 11364(_ent(_in))))
		(_port (_int B -1 0 11364(_ent(_in))))
		(_port (_int C -1 0 11364(_ent(_in))))
		(_port (_int D -1 0 11364(_ent(_in))))
		(_port (_int Z -1 0 11365(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 8703          1463576579030 Structure
(_unit VHDL (slice_50 0 11384(structure 0 11424))
	(_version vc6)
	(_time 1463576579031 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 0752520153505a115754125e000402040700040154)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576579028)
	)
	(_vital vital_level0)
	(_comp
		(lut40048
			(_object
				(_port (_int A -5 0 11455(_ent (_in))))
				(_port (_int B -5 0 11455(_ent (_in))))
				(_port (_int C -5 0 11455(_ent (_in))))
				(_port (_int D -5 0 11455(_ent (_in))))
				(_port (_int Z -5 0 11456(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 11447(_ent (_out))))
			)
		)
		(lut40049
			(_object
				(_port (_int A -5 0 11459(_ent (_in))))
				(_port (_int B -5 0 11459(_ent (_in))))
				(_port (_int C -5 0 11459(_ent (_in))))
				(_port (_int D -5 0 11459(_ent (_in))))
				(_port (_int Z -5 0 11460(_ent (_out))))
			)
		)
		(vmuxregsre0010
			(_object
				(_port (_int D0 -5 0 11450(_ent (_in))))
				(_port (_int D1 -5 0 11450(_ent (_in))))
				(_port (_int SD -5 0 11450(_ent (_in))))
				(_port (_int SP -5 0 11451(_ent (_in))))
				(_port (_int CK -5 0 11451(_ent (_in))))
				(_port (_int LSR -5 0 11451(_ent (_in))))
				(_port (_int Q -5 0 11452(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 11444(_ent (_out))))
			)
		)
	)
	(_inst i1_2_lut_rep_43 0 11463(_comp lut40048)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40048)
		)
	)
	(_inst DRIVEGND 0 11465(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i2452_1_lut_4_lut 0 11467(_comp lut40049)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40049)
		)
	)
	(_inst i2121 0 11469(_comp vmuxregsre0010)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0010)
		)
	)
	(_inst DRIVEVCC 0 11472(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_block WireDelay 0 11476
		(_object
			(_prcs
				(line__11478(_arch 0 0 11478(_procedure_call (_trgt(11))(_sens(0)))))
				(line__11479(_arch 1 0 11479(_procedure_call (_trgt(12))(_sens(1)))))
				(line__11480(_arch 2 0 11480(_procedure_call (_trgt(13))(_sens(2)))))
				(line__11481(_arch 3 0 11481(_procedure_call (_trgt(14))(_sens(3)))))
				(line__11482(_arch 4 0 11482(_procedure_call (_trgt(15))(_sens(4)))))
				(line__11483(_arch 5 0 11483(_procedure_call (_trgt(16))(_sens(5)))))
				(line__11484(_arch 6 0 11484(_procedure_call (_trgt(17))(_sens(6)))))
				(line__11485(_arch 7 0 11485(_procedure_call (_trgt(19))(_sens(7)))))
			)
		)
	)
	(_block SignalDelay 0 11489
		(_object
			(_prcs
				(line__11491(_arch 8 0 11491(_procedure_call (_trgt(18))(_sens(17)))))
				(line__11492(_arch 9 0 11492(_procedure_call (_trgt(20))(_sens(19)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 11387 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 11388 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 11389 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 11390(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 11390(_ent gms(_string \"SLICE_50"\))))
		(_gen (_int tipd_D1 -3 0 11392(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 11393(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 11394(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 11395(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 11396(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 11397(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 11398(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 11399(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 11400(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 11401(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 11402(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 11403(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 11404(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 11405(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 11406(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 11407 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 11408 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 11409 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 11410 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 11411 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 11412 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 11413 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 11415(_ent(_in))))
		(_port (_int C1 -5 0 11415(_ent(_in))))
		(_port (_int D0 -5 0 11415(_ent(_in))))
		(_port (_int C0 -5 0 11416(_ent(_in))))
		(_port (_int B0 -5 0 11416(_ent(_in))))
		(_port (_int A0 -5 0 11416(_ent(_in))))
		(_port (_int DI0 -5 0 11417(_ent(_in))))
		(_port (_int CLK -5 0 11417(_ent(_in))))
		(_port (_int F0 -5 0 11417(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 11418(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 11418(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 11427(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 11428(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 11429(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 11430(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 11431(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 11432(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 11433(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 11434(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 11435(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 11436(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 11437(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 11438(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 11439(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 11441(_arch(_uni))))
		(_sig (_int VCCI -5 0 11442(_arch(_uni))))
		(_var (_int F0_zd -5 0 11497(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 11498(_prcs 0)))
		(_var (_int Q0_zd -5 0 11499(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 11500(_prcs 0)))
		(_var (_int F1_zd -5 0 11501(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 11502(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 11504(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 11505(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 11506(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 11507(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 10 0 11495(_prcs (_simple)(_trgt(8)(9)(10))(_sens(11)(12)(13)(14)(15)(16)(18)(20)(21)(22)(23))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 11 -1)
)
V 000050 55 1727          1463576579036 Structure
(_unit VHDL (lut40050 0 11593(structure 0 11601))
	(_version vc6)
	(_time 1463576579037 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 075302000551571402061758560402040701540002)
	(_ent
		(_time 1463576579034)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 11603(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000000000101011"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000000000101011"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 11594(_ent(_in))))
		(_port (_int B -1 0 11594(_ent(_in))))
		(_port (_int C -1 0 11594(_ent(_in))))
		(_port (_int D -1 0 11594(_ent(_in))))
		(_port (_int Z -1 0 11595(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1727          1463576579045 Structure
(_unit VHDL (lut40051 0 11614(structure 0 11622))
	(_version vc6)
	(_time 1463576579046 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 174312111541470412160748461412141611441012)
	(_ent
		(_time 1463576579043)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 11624(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000000000000011"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000000000000011"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 11615(_ent(_in))))
		(_port (_int B -1 0 11615(_ent(_in))))
		(_port (_int C -1 0 11615(_ent(_in))))
		(_port (_int D -1 0 11615(_ent(_in))))
		(_port (_int Z -1 0 11616(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 10323         1463576579059 Structure
(_unit VHDL (slice_51 0 11635(structure 0 11683))
	(_version vc6)
	(_time 1463576579060 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 2772722373707a3124202223617873242620242174212e)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576579049)
	)
	(_vital vital_level0)
	(_comp
		(lut40050
			(_object
				(_port (_int A -5 0 11718(_ent (_in))))
				(_port (_int B -5 0 11718(_ent (_in))))
				(_port (_int C -5 0 11718(_ent (_in))))
				(_port (_int D -5 0 11718(_ent (_in))))
				(_port (_int Z -5 0 11719(_ent (_out))))
			)
		)
		(lut40051
			(_object
				(_port (_int A -5 0 11722(_ent (_in))))
				(_port (_int B -5 0 11722(_ent (_in))))
				(_port (_int C -5 0 11722(_ent (_in))))
				(_port (_int D -5 0 11722(_ent (_in))))
				(_port (_int Z -5 0 11723(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 11710(_ent (_out))))
			)
		)
		(vmuxregsre0010
			(_object
				(_port (_int D0 -5 0 11713(_ent (_in))))
				(_port (_int D1 -5 0 11713(_ent (_in))))
				(_port (_int SD -5 0 11713(_ent (_in))))
				(_port (_int SP -5 0 11714(_ent (_in))))
				(_port (_int CK -5 0 11714(_ent (_in))))
				(_port (_int LSR -5 0 11714(_ent (_in))))
				(_port (_int Q -5 0 11715(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 11707(_ent (_out))))
			)
		)
	)
	(_inst i2483_3_lut_4_lut_4_lut 0 11726(_comp lut40050)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40050)
		)
	)
	(_inst i3305_2_lut_rep_31_3_lut 0 11728(_comp lut40051)
		(_port
			((A)(GNDI))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40051)
		)
	)
	(_inst DRIVEGND 0 11730(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i2118 0 11732(_comp vmuxregsre0010)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre0010)
		)
	)
	(_inst DRIVEVCC 0 11735(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst i2115 0 11737(_comp vmuxregsre0010)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0010)
		)
	)
	(_block WireDelay 0 11742
		(_object
			(_prcs
				(line__11744(_arch 0 0 11744(_procedure_call (_trgt(14))(_sens(0)))))
				(line__11745(_arch 1 0 11745(_procedure_call (_trgt(15))(_sens(1)))))
				(line__11746(_arch 2 0 11746(_procedure_call (_trgt(16))(_sens(2)))))
				(line__11747(_arch 3 0 11747(_procedure_call (_trgt(17))(_sens(3)))))
				(line__11748(_arch 4 0 11748(_procedure_call (_trgt(18))(_sens(4)))))
				(line__11749(_arch 5 0 11749(_procedure_call (_trgt(19))(_sens(5)))))
				(line__11750(_arch 6 0 11750(_procedure_call (_trgt(20))(_sens(6)))))
				(line__11751(_arch 7 0 11751(_procedure_call (_trgt(21))(_sens(7)))))
				(line__11752(_arch 8 0 11752(_procedure_call (_trgt(23))(_sens(8)))))
				(line__11753(_arch 9 0 11753(_procedure_call (_trgt(25))(_sens(9)))))
			)
		)
	)
	(_block SignalDelay 0 11757
		(_object
			(_prcs
				(line__11759(_arch 10 0 11759(_procedure_call (_trgt(22))(_sens(21)))))
				(line__11760(_arch 11 0 11760(_procedure_call (_trgt(24))(_sens(23)))))
				(line__11761(_arch 12 0 11761(_procedure_call (_trgt(26))(_sens(25)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 11638 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 11639 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 11640 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 11641(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 11641(_ent gms(_string \"SLICE_51"\))))
		(_gen (_int tipd_D1 -3 0 11643(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 11644(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 11645(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 11646(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 11647(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 11648(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 11649(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 11650(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 11651(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 11652(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 11653(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 11654(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 11655(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 11656(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 11657(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 11658(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 11659(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 11660(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 11661(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 11662 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 11663 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 11664 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 11665 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 11666 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 11667 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 11668 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 11669 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 11670 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 11671 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 11673(_ent(_in))))
		(_port (_int C1 -5 0 11673(_ent(_in))))
		(_port (_int B1 -5 0 11673(_ent(_in))))
		(_port (_int A1 -5 0 11674(_ent(_in))))
		(_port (_int D0 -5 0 11674(_ent(_in))))
		(_port (_int C0 -5 0 11674(_ent(_in))))
		(_port (_int B0 -5 0 11675(_ent(_in))))
		(_port (_int DI1 -5 0 11675(_ent(_in))))
		(_port (_int DI0 -5 0 11675(_ent(_in))))
		(_port (_int CLK -5 0 11676(_ent(_in))))
		(_port (_int F0 -5 0 11676(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 11676(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 11677(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 11677(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 11686(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 11687(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 11688(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 11689(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 11690(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 11691(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 11692(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 11693(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 11694(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 11695(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 11696(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 11697(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 11698(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 11699(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 11700(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 11701(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 11702(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 11704(_arch(_uni))))
		(_sig (_int VCCI -5 0 11705(_arch(_uni))))
		(_var (_int F0_zd -5 0 11766(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 11767(_prcs 0)))
		(_var (_int Q0_zd -5 0 11768(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 11769(_prcs 0)))
		(_var (_int F1_zd -5 0 11770(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 11771(_prcs 0)))
		(_var (_int Q1_zd -5 0 11772(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 11773(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 11775(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 11776(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 11777(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 11778(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 11779(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 11780(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 13 0 11764(_prcs (_simple)(_trgt(10)(11)(12)(13))(_sens(14)(15)(16)(17)(18)(19)(20)(22)(24)(26)(27)(28)(29)(30))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(12358)
		(12369)
		(12614)
		(12625)
	)
	(_model . Structure 14 -1)
)
V 000050 55 1727          1463576579065 Structure
(_unit VHDL (lut40052 0 11895(structure 0 11903))
	(_version vc6)
	(_time 1463576579066 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 277322222571773422263778762422242521742022)
	(_ent
		(_time 1463576579063)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 11905(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000011110000001"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000011110000001"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 11896(_ent(_in))))
		(_port (_int B -1 0 11896(_ent(_in))))
		(_port (_int C -1 0 11896(_ent(_in))))
		(_port (_int D -1 0 11896(_ent(_in))))
		(_port (_int Z -1 0 11897(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1727          1463576579077 Structure
(_unit VHDL (lut40053 0 11916(structure 0 11924))
	(_version vc6)
	(_time 1463576579078 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 366233323560662533372669673533353530653133)
	(_ent
		(_time 1463576579075)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 11926(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000011010000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000011010000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 11917(_ent(_in))))
		(_port (_int B -1 0 11917(_ent(_in))))
		(_port (_int C -1 0 11917(_ent(_in))))
		(_port (_int D -1 0 11917(_ent(_in))))
		(_port (_int Z -1 0 11918(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 10638         1463576579083 Structure
(_unit VHDL (slice_52 0 11937(structure 0 11987))
	(_version vc6)
	(_time 1463576579084 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 3663633363616b203531333a706962353431353065303f)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576579081)
	)
	(_vital vital_level0)
	(_comp
		(lut40052
			(_object
				(_port (_int A -5 0 12023(_ent (_in))))
				(_port (_int B -5 0 12023(_ent (_in))))
				(_port (_int C -5 0 12023(_ent (_in))))
				(_port (_int D -5 0 12023(_ent (_in))))
				(_port (_int Z -5 0 12024(_ent (_out))))
			)
		)
		(lut40053
			(_object
				(_port (_int A -5 0 12027(_ent (_in))))
				(_port (_int B -5 0 12027(_ent (_in))))
				(_port (_int C -5 0 12027(_ent (_in))))
				(_port (_int D -5 0 12027(_ent (_in))))
				(_port (_int Z -5 0 12028(_ent (_out))))
			)
		)
		(vmuxregsre0010
			(_object
				(_port (_int D0 -5 0 12018(_ent (_in))))
				(_port (_int D1 -5 0 12018(_ent (_in))))
				(_port (_int SD -5 0 12018(_ent (_in))))
				(_port (_int SP -5 0 12019(_ent (_in))))
				(_port (_int CK -5 0 12019(_ent (_in))))
				(_port (_int LSR -5 0 12019(_ent (_in))))
				(_port (_int Q -5 0 12020(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 12012(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 12015(_ent (_out))))
			)
		)
	)
	(_inst i13_4_lut_4_lut 0 12031(_comp lut40052)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40052)
		)
	)
	(_inst i1_2_lut_4_lut_4_lut 0 12033(_comp lut40053)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40053)
		)
	)
	(_inst i2142 0 12035(_comp vmuxregsre0010)
		(_port
			((D0)(VCCI))
			((D1)(DI1_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre0010)
		)
	)
	(_inst DRIVEVCC 0 12038(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 12040(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i2130 0 12042(_comp vmuxregsre0010)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0010)
		)
	)
	(_block WireDelay 0 12047
		(_object
			(_prcs
				(line__12049(_arch 0 0 12049(_procedure_call (_trgt(15))(_sens(0)))))
				(line__12050(_arch 1 0 12050(_procedure_call (_trgt(16))(_sens(1)))))
				(line__12051(_arch 2 0 12051(_procedure_call (_trgt(17))(_sens(2)))))
				(line__12052(_arch 3 0 12052(_procedure_call (_trgt(18))(_sens(3)))))
				(line__12053(_arch 4 0 12053(_procedure_call (_trgt(19))(_sens(4)))))
				(line__12054(_arch 5 0 12054(_procedure_call (_trgt(20))(_sens(5)))))
				(line__12055(_arch 6 0 12055(_procedure_call (_trgt(21))(_sens(6)))))
				(line__12056(_arch 7 0 12056(_procedure_call (_trgt(22))(_sens(7)))))
				(line__12057(_arch 8 0 12057(_procedure_call (_trgt(23))(_sens(8)))))
				(line__12058(_arch 9 0 12058(_procedure_call (_trgt(25))(_sens(9)))))
				(line__12059(_arch 10 0 12059(_procedure_call (_trgt(27))(_sens(10)))))
			)
		)
	)
	(_block SignalDelay 0 12063
		(_object
			(_prcs
				(line__12065(_arch 11 0 12065(_procedure_call (_trgt(24))(_sens(23)))))
				(line__12066(_arch 12 0 12066(_procedure_call (_trgt(26))(_sens(25)))))
				(line__12067(_arch 13 0 12067(_procedure_call (_trgt(28))(_sens(27)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 11940 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 11941 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 11942 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 11943(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 11943(_ent gms(_string \"SLICE_52"\))))
		(_gen (_int tipd_D1 -3 0 11945(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 11946(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 11947(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 11948(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 11949(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 11950(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 11951(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 11952(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI1 -3 0 11953(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 11954(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 11955(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 11956(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 11957(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 11958(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 11959(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 11960(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 11961(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 11962(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 11963(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 11964(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 11965(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 11966 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI1_CLK -4 0 11967 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI1_CLK_noedge_posedge -4 0 11968 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI1_CLK_noedge_posedge -4 0 11969 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 11970 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 11971 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 11972 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 11973 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 11974 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 11975 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 11977(_ent(_in))))
		(_port (_int C1 -5 0 11977(_ent(_in))))
		(_port (_int B1 -5 0 11977(_ent(_in))))
		(_port (_int A1 -5 0 11978(_ent(_in))))
		(_port (_int D0 -5 0 11978(_ent(_in))))
		(_port (_int C0 -5 0 11978(_ent(_in))))
		(_port (_int B0 -5 0 11979(_ent(_in))))
		(_port (_int A0 -5 0 11979(_ent(_in))))
		(_port (_int DI1 -5 0 11979(_ent(_in))))
		(_port (_int DI0 -5 0 11980(_ent(_in))))
		(_port (_int CLK -5 0 11980(_ent(_in))))
		(_port (_int F0 -5 0 11980(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 11981(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 11981(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 11981(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 11990(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 11991(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 11992(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 11993(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 11994(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 11995(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 11996(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 11997(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI1_ipd -5 0 11998(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI1_dly -5 0 11999(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_ipd -5 0 12000(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 12001(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 12002(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 12003(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 12004(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 12005(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 12006(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 12007(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 12009(_arch(_uni))))
		(_sig (_int GNDI -5 0 12010(_arch(_uni))))
		(_var (_int F0_zd -5 0 12073(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 12074(_prcs 0)))
		(_var (_int Q0_zd -5 0 12075(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 12076(_prcs 0)))
		(_var (_int F1_zd -5 0 12077(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 12078(_prcs 0)))
		(_var (_int Q1_zd -5 0 12079(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 12080(_prcs 0)))
		(_var (_int tviol_DI1_CLK -9 0 12082(_prcs 0((i 2)))))
		(_var (_int DI1_CLK_TimingDatash -10 0 12083(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 12084(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 12085(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 12086(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 12087(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 14 0 12070(_prcs (_simple)(_trgt(11)(12)(13)(14))(_sens(15)(16)(17)(18)(19)(20)(21)(22)(24)(26)(28)(29)(30)(31)(32))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3230020)
		(4934723)
		(3164484)
		(12358)
		(12369)
		(12614)
		(12625)
	)
	(_model . Structure 15 -1)
)
V 000050 55 1727          1463576579092 Structure
(_unit VHDL (lut40054 0 12205(structure 0 12213))
	(_version vc6)
	(_time 1463576579093 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 461243454510165543475619174543454240154143)
	(_ent
		(_time 1463576579090)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 12215(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111111111111110"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111111111111110"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 12206(_ent(_in))))
		(_port (_int B -1 0 12206(_ent(_in))))
		(_port (_int C -1 0 12206(_ent(_in))))
		(_port (_int D -1 0 12206(_ent(_in))))
		(_port (_int Z -1 0 12207(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1727          1463576579098 Structure
(_unit VHDL (lut40055 0 12226(structure 0 12234))
	(_version vc6)
	(_time 1463576579099 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 461243454510165543475619174543454340154143)
	(_ent
		(_time 1463576579096)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 12236(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0001010000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0001010000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 12227(_ent(_in))))
		(_port (_int B -1 0 12227(_ent(_in))))
		(_port (_int C -1 0 12227(_ent(_in))))
		(_port (_int D -1 0 12227(_ent(_in))))
		(_port (_int Z -1 0 12228(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 9366          1463576579108 Structure
(_unit VHDL (slice_53 0 12247(structure 0 12292))
	(_version vc6)
	(_time 1463576579109 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 55000056030208430207400c525650565652565306)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576579106)
	)
	(_vital vital_level0)
	(_comp
		(lut40054
			(_object
				(_port (_int A -5 0 12325(_ent (_in))))
				(_port (_int B -5 0 12325(_ent (_in))))
				(_port (_int C -5 0 12325(_ent (_in))))
				(_port (_int D -5 0 12325(_ent (_in))))
				(_port (_int Z -5 0 12326(_ent (_out))))
			)
		)
		(lut40055
			(_object
				(_port (_int A -5 0 12329(_ent (_in))))
				(_port (_int B -5 0 12329(_ent (_in))))
				(_port (_int C -5 0 12329(_ent (_in))))
				(_port (_int D -5 0 12329(_ent (_in))))
				(_port (_int Z -5 0 12330(_ent (_out))))
			)
		)
		(vmuxregsre0010
			(_object
				(_port (_int D0 -5 0 12320(_ent (_in))))
				(_port (_int D1 -5 0 12320(_ent (_in))))
				(_port (_int SD -5 0 12320(_ent (_in))))
				(_port (_int SP -5 0 12321(_ent (_in))))
				(_port (_int CK -5 0 12321(_ent (_in))))
				(_port (_int LSR -5 0 12321(_ent (_in))))
				(_port (_int Q -5 0 12322(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 12314(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 12317(_ent (_out))))
			)
		)
	)
	(_inst i1_2_lut_3_lut_4_lut 0 12333(_comp lut40054)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40054)
		)
	)
	(_inst i1_3_lut_rep_32_4_lut 0 12335(_comp lut40055)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40055)
		)
	)
	(_inst i2056 0 12337(_comp vmuxregsre0010)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0010)
		)
	)
	(_inst DRIVEVCC 0 12340(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 12342(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 12346
		(_object
			(_prcs
				(line__12348(_arch 0 0 12348(_procedure_call (_trgt(13))(_sens(0)))))
				(line__12349(_arch 1 0 12349(_procedure_call (_trgt(14))(_sens(1)))))
				(line__12350(_arch 2 0 12350(_procedure_call (_trgt(15))(_sens(2)))))
				(line__12351(_arch 3 0 12351(_procedure_call (_trgt(16))(_sens(3)))))
				(line__12352(_arch 4 0 12352(_procedure_call (_trgt(17))(_sens(4)))))
				(line__12353(_arch 5 0 12353(_procedure_call (_trgt(18))(_sens(5)))))
				(line__12354(_arch 6 0 12354(_procedure_call (_trgt(19))(_sens(6)))))
				(line__12355(_arch 7 0 12355(_procedure_call (_trgt(20))(_sens(7)))))
				(line__12356(_arch 8 0 12356(_procedure_call (_trgt(21))(_sens(8)))))
				(line__12357(_arch 9 0 12357(_procedure_call (_trgt(23))(_sens(9)))))
			)
		)
	)
	(_block SignalDelay 0 12361
		(_object
			(_prcs
				(line__12363(_arch 10 0 12363(_procedure_call (_trgt(22))(_sens(21)))))
				(line__12364(_arch 11 0 12364(_procedure_call (_trgt(24))(_sens(23)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 12250 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 12251 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 12252 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 12253(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 12253(_ent gms(_string \"SLICE_53"\))))
		(_gen (_int tipd_D1 -3 0 12255(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 12256(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 12257(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 12258(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 12259(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 12260(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 12261(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 12262(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 12263(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 12264(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 12265(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 12266(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 12267(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 12268(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 12269(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 12270(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 12271(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 12272(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 12273(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 12274 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 12275 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 12276 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 12277 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 12278 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 12279 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 12280 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 12282(_ent(_in))))
		(_port (_int C1 -5 0 12282(_ent(_in))))
		(_port (_int B1 -5 0 12282(_ent(_in))))
		(_port (_int A1 -5 0 12283(_ent(_in))))
		(_port (_int D0 -5 0 12283(_ent(_in))))
		(_port (_int C0 -5 0 12283(_ent(_in))))
		(_port (_int B0 -5 0 12284(_ent(_in))))
		(_port (_int A0 -5 0 12284(_ent(_in))))
		(_port (_int DI0 -5 0 12284(_ent(_in))))
		(_port (_int CLK -5 0 12285(_ent(_in))))
		(_port (_int F0 -5 0 12285(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 12285(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 12286(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 12295(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 12296(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 12297(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 12298(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 12299(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 12300(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 12301(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 12302(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 12303(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 12304(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 12305(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 12306(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 12307(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 12308(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 12309(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 12311(_arch(_uni))))
		(_sig (_int GNDI -5 0 12312(_arch(_uni))))
		(_var (_int F0_zd -5 0 12369(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 12370(_prcs 0)))
		(_var (_int Q0_zd -5 0 12371(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 12372(_prcs 0)))
		(_var (_int F1_zd -5 0 12373(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 12374(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 12376(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 12377(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 12378(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 12379(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 12 0 12367(_prcs (_simple)(_trgt(10)(11)(12))(_sens(13)(14)(15)(16)(17)(18)(19)(20)(22)(24)(25)(26)(27))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 13 -1)
)
V 000050 55 1727          1463576579114 Structure
(_unit VHDL (lut40056 0 12471(structure 0 12479))
	(_version vc6)
	(_time 1463576579115 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 55015057550305465054450a045650565353065250)
	(_ent
		(_time 1463576579112)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 12481(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0111111111111111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0111111111111111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 12472(_ent(_in))))
		(_port (_int B -1 0 12472(_ent(_in))))
		(_port (_int C -1 0 12472(_ent(_in))))
		(_port (_int D -1 0 12472(_ent(_in))))
		(_port (_int Z -1 0 12473(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1727          1463576579123 Structure
(_unit VHDL (lut40057 0 12492(structure 0 12500))
	(_version vc6)
	(_time 1463576579124 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 65316064653335766064753a346660666263366260)
	(_ent
		(_time 1463576579121)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 12502(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0100000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0100000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 12493(_ent(_in))))
		(_port (_int B -1 0 12493(_ent(_in))))
		(_port (_int C -1 0 12493(_ent(_in))))
		(_port (_int D -1 0 12493(_ent(_in))))
		(_port (_int Z -1 0 12494(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 9362          1463576579129 Structure
(_unit VHDL (slice_54 0 12513(structure 0 12558))
	(_version vc6)
	(_time 1463576579130 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 65303065333238733237703c626660666162666336)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576579127)
	)
	(_vital vital_level0)
	(_comp
		(lut40056
			(_object
				(_port (_int A -5 0 12591(_ent (_in))))
				(_port (_int B -5 0 12591(_ent (_in))))
				(_port (_int C -5 0 12591(_ent (_in))))
				(_port (_int D -5 0 12591(_ent (_in))))
				(_port (_int Z -5 0 12592(_ent (_out))))
			)
		)
		(lut40057
			(_object
				(_port (_int A -5 0 12595(_ent (_in))))
				(_port (_int B -5 0 12595(_ent (_in))))
				(_port (_int C -5 0 12595(_ent (_in))))
				(_port (_int D -5 0 12595(_ent (_in))))
				(_port (_int Z -5 0 12596(_ent (_out))))
			)
		)
		(vmuxregsre0010
			(_object
				(_port (_int D0 -5 0 12586(_ent (_in))))
				(_port (_int D1 -5 0 12586(_ent (_in))))
				(_port (_int SD -5 0 12586(_ent (_in))))
				(_port (_int SP -5 0 12587(_ent (_in))))
				(_port (_int CK -5 0 12587(_ent (_in))))
				(_port (_int LSR -5 0 12587(_ent (_in))))
				(_port (_int Q -5 0 12588(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 12580(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 12583(_ent (_out))))
			)
		)
	)
	(_inst i3310_2_lut_4_lut 0 12599(_comp lut40056)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40056)
		)
	)
	(_inst i1_2_lut_4_lut_adj_7 0 12601(_comp lut40057)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40057)
		)
	)
	(_inst i2070 0 12603(_comp vmuxregsre0010)
		(_port
			((D0)(VCCI))
			((D1)(DI0_dly))
			((SD)(VCCI))
			((SP)(VCCI))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0010)
		)
	)
	(_inst DRIVEVCC 0 12606(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 12608(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 12612
		(_object
			(_prcs
				(line__12614(_arch 0 0 12614(_procedure_call (_trgt(13))(_sens(0)))))
				(line__12615(_arch 1 0 12615(_procedure_call (_trgt(14))(_sens(1)))))
				(line__12616(_arch 2 0 12616(_procedure_call (_trgt(15))(_sens(2)))))
				(line__12617(_arch 3 0 12617(_procedure_call (_trgt(16))(_sens(3)))))
				(line__12618(_arch 4 0 12618(_procedure_call (_trgt(17))(_sens(4)))))
				(line__12619(_arch 5 0 12619(_procedure_call (_trgt(18))(_sens(5)))))
				(line__12620(_arch 6 0 12620(_procedure_call (_trgt(19))(_sens(6)))))
				(line__12621(_arch 7 0 12621(_procedure_call (_trgt(20))(_sens(7)))))
				(line__12622(_arch 8 0 12622(_procedure_call (_trgt(21))(_sens(8)))))
				(line__12623(_arch 9 0 12623(_procedure_call (_trgt(23))(_sens(9)))))
			)
		)
	)
	(_block SignalDelay 0 12627
		(_object
			(_prcs
				(line__12629(_arch 10 0 12629(_procedure_call (_trgt(22))(_sens(21)))))
				(line__12630(_arch 11 0 12630(_procedure_call (_trgt(24))(_sens(23)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 12516 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 12517 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 12518 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 12519(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 12519(_ent gms(_string \"SLICE_54"\))))
		(_gen (_int tipd_D1 -3 0 12521(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 12522(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 12523(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 12524(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 12525(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 12526(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 12527(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 12528(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_DI0 -3 0 12529(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 12530(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 12531(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 12532(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 12533(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 12534(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 12535(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 12536(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 12537(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 12538(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 12539(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 12540 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_DI0_CLK -4 0 12541 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_DI0_CLK_noedge_posedge -4 0 12542 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_DI0_CLK_noedge_posedge -4 0 12543 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 12544 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 12545 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 12546 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 12548(_ent(_in))))
		(_port (_int C1 -5 0 12548(_ent(_in))))
		(_port (_int B1 -5 0 12548(_ent(_in))))
		(_port (_int A1 -5 0 12549(_ent(_in))))
		(_port (_int D0 -5 0 12549(_ent(_in))))
		(_port (_int C0 -5 0 12549(_ent(_in))))
		(_port (_int B0 -5 0 12550(_ent(_in))))
		(_port (_int A0 -5 0 12550(_ent(_in))))
		(_port (_int DI0 -5 0 12550(_ent(_in))))
		(_port (_int CLK -5 0 12551(_ent(_in))))
		(_port (_int F0 -5 0 12551(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 12551(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 12552(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 12561(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 12562(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 12563(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 12564(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 12565(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 12566(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 12567(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 12568(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int DI0_ipd -5 0 12569(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int DI0_dly -5 0 12570(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 12571(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 12572(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 12573(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 12574(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 12575(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 12577(_arch(_uni))))
		(_sig (_int GNDI -5 0 12578(_arch(_uni))))
		(_var (_int F0_zd -5 0 12635(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 12636(_prcs 0)))
		(_var (_int Q0_zd -5 0 12637(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 12638(_prcs 0)))
		(_var (_int F1_zd -5 0 12639(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 12640(_prcs 0)))
		(_var (_int tviol_DI0_CLK -9 0 12642(_prcs 0((i 2)))))
		(_var (_int DI0_CLK_TimingDatash -10 0 12643(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 12644(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 12645(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 12 0 12633(_prcs (_simple)(_trgt(10)(11)(12))(_sens(13)(14)(15)(16)(17)(18)(19)(20)(22)(24)(25)(26)(27))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(3164484)
		(4934723)
		(12358)
		(12369)
		(12614)
	)
	(_model . Structure 13 -1)
)
V 000050 55 1727          1463576579139 Structure
(_unit VHDL (lut40058 0 12737(structure 0 12745))
	(_version vc6)
	(_time 1463576579140 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 75217075752325667074652a247670767d73267270)
	(_ent
		(_time 1463576579137)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 12747(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0111011101111111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0111011101111111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 12738(_ent(_in))))
		(_port (_int B -1 0 12738(_ent(_in))))
		(_port (_int C -1 0 12738(_ent(_in))))
		(_port (_int D -1 0 12738(_ent(_in))))
		(_port (_int Z -1 0 12739(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1727          1463576579145 Structure
(_unit VHDL (lut40059 0 12758(structure 0 12766))
	(_version vc6)
	(_time 1463576579146 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 75217075752325667074652a247670767c73267270)
	(_ent
		(_time 1463576579143)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 12768(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111101111111111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111101111111111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 12759(_ent(_in))))
		(_port (_int B -1 0 12759(_ent(_in))))
		(_port (_int C -1 0 12759(_ent(_in))))
		(_port (_int D -1 0 12759(_ent(_in))))
		(_port (_int Z -1 0 12760(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1261          1463576579156 Structure
(_unit VHDL (selmux2 0 12779(structure 0 12787))
	(_version vc6)
	(_time 1463576579157 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 84d1d18a85d38392d18291dfdd87868387828182d7)
	(_ent
		(_time 1463576579154)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.mux21
			(_object
				(_port (_int d0 -1 1 1034(_ent (_in((i 1))))))
				(_port (_int d1 -1 1 1035(_ent (_in((i 1))))))
				(_port (_int sd -1 1 1036(_ent (_in((i 1))))))
				(_port (_int z -1 1 1037(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST1 0 12789(_comp .machxo2.components.mux21)
		(_port
			((d0)(D0))
			((d1)(D1))
			((sd)(SD))
			((z)(Z))
		)
		(_use (_ent machxo2 mux21)
			(_port
				((d0)(d0))
				((d1)(d1))
				((sd)(sd))
				((z)(z))
			)
		)
	)
	(_object
		(_port (_int D0 -1 0 12780(_ent(_in))))
		(_port (_int D1 -1 0 12780(_ent(_in))))
		(_port (_int SD -1 0 12780(_ent(_in))))
		(_port (_int Z -1 0 12781(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000050 55 6606          1463576579168 Structure
(_unit VHDL (i3392_slice_55 0 12799(structure 0 12835))
	(_version vc6)
	(_time 1463576579169 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 94c0cb9e93c6c38795c186cd93939792c7929d9297)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576579160)
	)
	(_vital vital_level0)
	(_comp
		(lut40058
			(_object
				(_port (_int A -4 0 12852(_ent (_in))))
				(_port (_int B -4 0 12852(_ent (_in))))
				(_port (_int C -4 0 12852(_ent (_in))))
				(_port (_int D -4 0 12852(_ent (_in))))
				(_port (_int Z -4 0 12853(_ent (_out))))
			)
		)
		(lut40059
			(_object
				(_port (_int A -4 0 12856(_ent (_in))))
				(_port (_int B -4 0 12856(_ent (_in))))
				(_port (_int C -4 0 12856(_ent (_in))))
				(_port (_int D -4 0 12856(_ent (_in))))
				(_port (_int Z -4 0 12857(_ent (_out))))
			)
		)
		(selmux2
			(_object
				(_port (_int D0 -4 0 12860(_ent (_in))))
				(_port (_int D1 -4 0 12860(_ent (_in))))
				(_port (_int SD -4 0 12860(_ent (_in))))
				(_port (_int Z -4 0 12861(_ent (_out))))
			)
		)
	)
	(_inst i3392_SLICE_55_K1 0 12864(_comp lut40058)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(i3392_SLICE_55_i3392_SLICE_55_K1_H1))
		)
		(_use (_ent . lut40058)
		)
	)
	(_inst i3392_GATE 0 12867(_comp lut40059)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(i3392_SLICE_55_i3392_GATE_H0))
		)
		(_use (_ent . lut40059)
		)
	)
	(_inst i3392_SLICE_55_K0K1MUX 0 12870(_comp selmux2)
		(_port
			((D0)(i3392_SLICE_55_i3392_GATE_H0))
			((D1)(i3392_SLICE_55_i3392_SLICE_55_K1_H1))
			((SD)(M0_ipd))
			((Z)(OFX0_out))
		)
		(_use (_ent . selmux2)
		)
	)
	(_block WireDelay 0 12876
		(_object
			(_prcs
				(line__12878(_arch 0 0 12878(_procedure_call (_trgt(10))(_sens(0)))))
				(line__12879(_arch 1 0 12879(_procedure_call (_trgt(11))(_sens(1)))))
				(line__12880(_arch 2 0 12880(_procedure_call (_trgt(12))(_sens(2)))))
				(line__12881(_arch 3 0 12881(_procedure_call (_trgt(13))(_sens(3)))))
				(line__12882(_arch 4 0 12882(_procedure_call (_trgt(14))(_sens(4)))))
				(line__12883(_arch 5 0 12883(_procedure_call (_trgt(15))(_sens(5)))))
				(line__12884(_arch 6 0 12884(_procedure_call (_trgt(16))(_sens(6)))))
				(line__12885(_arch 7 0 12885(_procedure_call (_trgt(17))(_sens(7)))))
				(line__12886(_arch 8 0 12886(_procedure_call (_trgt(18))(_sens(8)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 12802 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 12803 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 12804 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 12805(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 12805(_ent(_string \"i3392_SLICE_55"\))))
		(_gen (_int tipd_D1 -3 0 12807(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 12808(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 12809(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 12810(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 12811(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 12812(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 12813(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 12814(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 12815(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_OFX0 -3 0 12816(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_OFX0 -3 0 12817(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_OFX0 -3 0 12818(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_OFX0 -3 0 12819(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_OFX0 -3 0 12820(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_OFX0 -3 0 12821(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_OFX0 -3 0 12822(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_OFX0 -3 0 12823(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_M0_OFX0 -3 0 12824(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 12826(_ent(_in))))
		(_port (_int C1 -4 0 12826(_ent(_in))))
		(_port (_int B1 -4 0 12826(_ent(_in))))
		(_port (_int A1 -4 0 12827(_ent(_in))))
		(_port (_int D0 -4 0 12827(_ent(_in))))
		(_port (_int C0 -4 0 12827(_ent(_in))))
		(_port (_int B0 -4 0 12828(_ent(_in))))
		(_port (_int A0 -4 0 12828(_ent(_in))))
		(_port (_int M0 -4 0 12828(_ent(_in))))
		(_port (_int OFX0 -4 0 12829(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 12838(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 12839(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 12840(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 12841(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 12842(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 12843(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 12844(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 12845(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int M0_ipd -4 0 12846(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int OFX0_out -4 0 12847(_arch(_uni((i 1))))))
		(_sig (_int i3392_SLICE_55_i3392_SLICE_55_K1_H1 -4 0 12849(_arch(_uni))))
		(_sig (_int i3392_SLICE_55_i3392_GATE_H0 -4 0 12850(_arch(_uni))))
		(_var (_int OFX0_zd -4 0 12891(_prcs 0((i 1)))))
		(_var (_int OFX0_GlitchData -6 0 12892(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 9 0 12889(_prcs (_simple)(_trgt(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(811091535)
	)
	(_model . Structure 10 -1)
)
V 000050 55 1727          1463576579174 Structure
(_unit VHDL (lut40060 0 12945(structure 0 12953))
	(_version vc6)
	(_time 1463576579175 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 94c0919a95c2c487919584cbc59792979492c79391)
	(_ent
		(_time 1463576579172)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 12955(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0111111110111111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0111111110111111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 12946(_ent(_in))))
		(_port (_int B -1 0 12946(_ent(_in))))
		(_port (_int C -1 0 12946(_ent(_in))))
		(_port (_int D -1 0 12946(_ent(_in))))
		(_port (_int Z -1 0 12947(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1727          1463576579186 Structure
(_unit VHDL (lut40061 0 12966(structure 0 12974))
	(_version vc6)
	(_time 1463576579187 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code a3f7a6f5a5f5f3b0a6a2b3fcf2a0a5a0a2a5f0a4a6)
	(_ent
		(_time 1463576579184)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 12976(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111101000001010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111101000001010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 12967(_ent(_in))))
		(_port (_int B -1 0 12967(_ent(_in))))
		(_port (_int C -1 0 12967(_ent(_in))))
		(_port (_int D -1 0 12967(_ent(_in))))
		(_port (_int Z -1 0 12968(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 11411         1463576579192 Structure
(_unit VHDL (slice_56 0 12987(structure 0 13039))
	(_version vc6)
	(_time 1463576579193 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code a3f6f6f4f3f4feb5a0a4a4a4e5fcf7a0a5a4a0a5f0a5aa)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576579190)
	)
	(_vital vital_level0)
	(_comp
		(lut40060
			(_object
				(_port (_int A -5 0 13081(_ent (_in))))
				(_port (_int B -5 0 13081(_ent (_in))))
				(_port (_int C -5 0 13081(_ent (_in))))
				(_port (_int D -5 0 13081(_ent (_in))))
				(_port (_int Z -5 0 13082(_ent (_out))))
			)
		)
		(lut40061
			(_object
				(_port (_int A -5 0 13085(_ent (_in))))
				(_port (_int B -5 0 13085(_ent (_in))))
				(_port (_int C -5 0 13085(_ent (_in))))
				(_port (_int D -5 0 13085(_ent (_in))))
				(_port (_int Z -5 0 13086(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 13068(_ent (_out))))
			)
		)
		(vmuxregsre0020
			(_object
				(_port (_int D0 -5 0 13071(_ent (_in))))
				(_port (_int D1 -5 0 13071(_ent (_in))))
				(_port (_int SD -5 0 13071(_ent (_in))))
				(_port (_int SP -5 0 13072(_ent (_in))))
				(_port (_int CK -5 0 13072(_ent (_in))))
				(_port (_int LSR -5 0 13072(_ent (_in))))
				(_port (_int Q -5 0 13073(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 13065(_ent (_out))))
			)
		)
		(vmuxregsre0021
			(_object
				(_port (_int D0 -5 0 13076(_ent (_in))))
				(_port (_int D1 -5 0 13076(_ent (_in))))
				(_port (_int SD -5 0 13076(_ent (_in))))
				(_port (_int SP -5 0 13077(_ent (_in))))
				(_port (_int CK -5 0 13077(_ent (_in))))
				(_port (_int LSR -5 0 13077(_ent (_in))))
				(_port (_int Q -5 0 13078(_ent (_out))))
			)
		)
	)
	(_inst i1_3_lut_4_lut 0 13089(_comp lut40060)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40060)
		)
	)
	(_inst i17_3_lut 0 13091(_comp lut40061)
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40061)
		)
	)
	(_inst DRIVEGND 0 13093(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst PS_lcd_state_i0_i1 0 13095(_comp vmuxregsre0020)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre0020)
		)
	)
	(_inst DRIVEVCC 0 13098(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst PS_lcd_state_i0_i0 0 13100(_comp vmuxregsre0021)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0021)
		)
	)
	(_block WireDelay 0 13105
		(_object
			(_prcs
				(line__13107(_arch 0 0 13107(_procedure_call (_trgt(15))(_sens(0)))))
				(line__13108(_arch 1 0 13108(_procedure_call (_trgt(16))(_sens(1)))))
				(line__13109(_arch 2 0 13109(_procedure_call (_trgt(17))(_sens(2)))))
				(line__13110(_arch 3 0 13110(_procedure_call (_trgt(18))(_sens(3)))))
				(line__13111(_arch 4 0 13111(_procedure_call (_trgt(19))(_sens(4)))))
				(line__13112(_arch 5 0 13112(_procedure_call (_trgt(20))(_sens(5)))))
				(line__13113(_arch 6 0 13113(_procedure_call (_trgt(21))(_sens(6)))))
				(line__13114(_arch 7 0 13114(_procedure_call (_trgt(22))(_sens(7)))))
				(line__13115(_arch 8 0 13115(_procedure_call (_trgt(24))(_sens(8)))))
				(line__13116(_arch 9 0 13116(_procedure_call (_trgt(26))(_sens(9)))))
				(line__13117(_arch 10 0 13117(_procedure_call (_trgt(28))(_sens(10)))))
			)
		)
	)
	(_block SignalDelay 0 13121
		(_object
			(_prcs
				(line__13123(_arch 11 0 13123(_procedure_call (_trgt(23))(_sens(22)))))
				(line__13124(_arch 12 0 13124(_procedure_call (_trgt(25))(_sens(24)))))
				(line__13125(_arch 13 0 13125(_procedure_call (_trgt(27))(_sens(26)))))
				(line__13126(_arch 14 0 13126(_procedure_call (_trgt(29))(_sens(28)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 12990 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 12991 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 12992 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 12993(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 12993(_ent gms(_string \"SLICE_56"\))))
		(_gen (_int tipd_D1 -3 0 12995(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 12996(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 12997(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 12998(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 12999(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 13000(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 13001(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M1 -3 0 13002(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 13003(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 13004(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 13005(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 13006(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 13007(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 13008(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 13009(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 13010(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 13011(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 13012(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 13013(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 13014(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 13015 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 13016 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 13017 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 13018 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 13019 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 13020 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 13021 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 13022 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 13023 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 13024 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 13025 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 13026 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 13027 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 13029(_ent(_in))))
		(_port (_int C1 -5 0 13029(_ent(_in))))
		(_port (_int B1 -5 0 13029(_ent(_in))))
		(_port (_int A1 -5 0 13030(_ent(_in))))
		(_port (_int D0 -5 0 13030(_ent(_in))))
		(_port (_int C0 -5 0 13030(_ent(_in))))
		(_port (_int A0 -5 0 13031(_ent(_in))))
		(_port (_int M1 -5 0 13031(_ent(_in))))
		(_port (_int M0 -5 0 13031(_ent(_in))))
		(_port (_int CE -5 0 13032(_ent(_in))))
		(_port (_int CLK -5 0 13032(_ent(_in))))
		(_port (_int F0 -5 0 13032(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 13033(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 13033(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 13033(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 13042(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 13043(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 13044(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 13045(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 13046(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 13047(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 13048(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int M1_ipd -5 0 13049(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 13050(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 13051(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 13052(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 13053(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 13054(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 13055(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 13056(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 13057(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 13058(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 13059(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 13060(_arch(_uni((i 1))))))
		(_sig (_int GNDI -5 0 13062(_arch(_uni))))
		(_sig (_int VCCI -5 0 13063(_arch(_uni))))
		(_var (_int F0_zd -5 0 13131(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 13132(_prcs 0)))
		(_var (_int Q0_zd -5 0 13133(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 13134(_prcs 0)))
		(_var (_int F1_zd -5 0 13135(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 13136(_prcs 0)))
		(_var (_int Q1_zd -5 0 13137(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 13138(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 13140(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 13141(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 13142(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 13143(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 13144(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 13145(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 13146(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 13147(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 15 0 13129(_prcs (_simple)(_trgt(11)(12)(13)(14))(_sens(15)(16)(17)(18)(19)(20)(21)(23)(25)(27)(29)(30)(31)(32)(33))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12358)
		(12369)
		(12614)
		(12625)
	)
	(_model . Structure 16 -1)
)
V 000050 55 1727          1463576579201 Structure
(_unit VHDL (lut40062 0 13280(structure 0 13288))
	(_version vc6)
	(_time 1463576579202 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code b3e7b6e6b5e5e3a0b6b2a3ece2b0b5b0b1b5e0b4b6)
	(_ent
		(_time 1463576579199)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 13290(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1011101000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1011101000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 13281(_ent(_in))))
		(_port (_int B -1 0 13281(_ent(_in))))
		(_port (_int C -1 0 13281(_ent(_in))))
		(_port (_int D -1 0 13281(_ent(_in))))
		(_port (_int Z -1 0 13282(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1727          1463576579217 Structure
(_unit VHDL (lut40063 0 13301(structure 0 13309))
	(_version vc6)
	(_time 1463576579218 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code c397c697c59593d0c6c2d39c92c0c5c0c0c590c4c6)
	(_ent
		(_time 1463576579215)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 13311(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000010100000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000010100000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 13302(_ent(_in))))
		(_port (_int B -1 0 13302(_ent(_in))))
		(_port (_int C -1 0 13302(_ent(_in))))
		(_port (_int D -1 0 13302(_ent(_in))))
		(_port (_int Z -1 0 13303(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 5753          1463576579223 Structure
(_unit VHDL (slice_57 0 13322(structure 0 13353))
	(_version vc6)
	(_time 1463576579224 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code c396969693949ed5c8c7d69ac4c0c6c0c4c4c0c590)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576579221)
	)
	(_vital vital_level0)
	(_comp
		(lut40062
			(_object
				(_port (_int A -4 0 13371(_ent (_in))))
				(_port (_int B -4 0 13371(_ent (_in))))
				(_port (_int C -4 0 13371(_ent (_in))))
				(_port (_int D -4 0 13371(_ent (_in))))
				(_port (_int Z -4 0 13372(_ent (_out))))
			)
		)
		(lut40063
			(_object
				(_port (_int A -4 0 13375(_ent (_in))))
				(_port (_int B -4 0 13375(_ent (_in))))
				(_port (_int C -4 0 13375(_ent (_in))))
				(_port (_int D -4 0 13375(_ent (_in))))
				(_port (_int Z -4 0 13376(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 13368(_ent (_out))))
			)
		)
	)
	(_inst inst_lcd_sender_i1_4_lut_4_lut_adj_1 0 13379(_comp lut40062)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40062)
		)
	)
	(_inst i2_3_lut_rep_40 0 13381(_comp lut40063)
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40063)
		)
	)
	(_inst DRIVEGND 0 13383(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 13387
		(_object
			(_prcs
				(line__13389(_arch 0 0 13389(_procedure_call (_trgt(9))(_sens(0)))))
				(line__13390(_arch 1 0 13390(_procedure_call (_trgt(10))(_sens(1)))))
				(line__13391(_arch 2 0 13391(_procedure_call (_trgt(11))(_sens(2)))))
				(line__13392(_arch 3 0 13392(_procedure_call (_trgt(12))(_sens(3)))))
				(line__13393(_arch 4 0 13393(_procedure_call (_trgt(13))(_sens(4)))))
				(line__13394(_arch 5 0 13394(_procedure_call (_trgt(14))(_sens(5)))))
				(line__13395(_arch 6 0 13395(_procedure_call (_trgt(15))(_sens(6)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 13325 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 13326 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 13327 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 13328(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 13328(_ent(_string \"SLICE_57"\))))
		(_gen (_int tipd_D1 -3 0 13330(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 13331(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 13332(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 13333(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 13334(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 13335(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 13336(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 13337(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 13338(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 13339(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 13340(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 13341(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 13342(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 13343(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 13345(_ent(_in))))
		(_port (_int C1 -4 0 13345(_ent(_in))))
		(_port (_int B1 -4 0 13345(_ent(_in))))
		(_port (_int A1 -4 0 13346(_ent(_in))))
		(_port (_int D0 -4 0 13346(_ent(_in))))
		(_port (_int C0 -4 0 13346(_ent(_in))))
		(_port (_int A0 -4 0 13347(_ent(_in))))
		(_port (_int F0 -4 0 13347(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 13347(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 13356(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 13357(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 13358(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 13359(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 13360(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 13361(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 13362(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 13363(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 13364(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 13366(_arch(_uni))))
		(_var (_int F0_zd -4 0 13400(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 13401(_prcs 0)))
		(_var (_int F1_zd -4 0 13402(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 13403(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 7 0 13398(_prcs (_simple)(_trgt(7)(8))(_sens(9)(10)(11)(12)(13)(14)(15)(16)(17))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 8 -1)
)
V 000050 55 1727          1463576579233 Structure
(_unit VHDL (lut40064 0 13455(structure 0 13463))
	(_version vc6)
	(_time 1463576579234 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code d286d781d58482c1d7d3c28d83d1d4d1d6d481d5d7)
	(_ent
		(_time 1463576579231)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 13465(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1000000110000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1000000110000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 13456(_ent(_in))))
		(_port (_int B -1 0 13456(_ent(_in))))
		(_port (_int C -1 0 13456(_ent(_in))))
		(_port (_int D -1 0 13456(_ent(_in))))
		(_port (_int Z -1 0 13457(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1727          1463576579239 Structure
(_unit VHDL (lut40065 0 13476(structure 0 13484))
	(_version vc6)
	(_time 1463576579240 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code d286d781d58482c1d7d3c28d83d1d4d1d7d481d5d7)
	(_ent
		(_time 1463576579237)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 13486(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0011111100111111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0011111100111111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 13477(_ent(_in))))
		(_port (_int B -1 0 13477(_ent(_in))))
		(_port (_int C -1 0 13477(_ent(_in))))
		(_port (_int D -1 0 13477(_ent(_in))))
		(_port (_int Z -1 0 13478(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 5395          1463576579248 Structure
(_unit VHDL (slice_58 0 13497(structure 0 13526))
	(_version vc6)
	(_time 1463576579249 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code e2b7b7b1b3b5bff4e6b6f7bbe5e1e7e1eae5e1e4b1)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576579246)
	)
	(_vital vital_level0)
	(_comp
		(lut40064
			(_object
				(_port (_int A -4 0 13543(_ent (_in))))
				(_port (_int B -4 0 13543(_ent (_in))))
				(_port (_int C -4 0 13543(_ent (_in))))
				(_port (_int D -4 0 13543(_ent (_in))))
				(_port (_int Z -4 0 13544(_ent (_out))))
			)
		)
		(lut40065
			(_object
				(_port (_int A -4 0 13547(_ent (_in))))
				(_port (_int B -4 0 13547(_ent (_in))))
				(_port (_int C -4 0 13547(_ent (_in))))
				(_port (_int D -4 0 13547(_ent (_in))))
				(_port (_int Z -4 0 13548(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 13540(_ent (_out))))
			)
		)
	)
	(_inst i20_4_lut 0 13551(_comp lut40064)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40064)
		)
	)
	(_inst i3313_2_lut 0 13553(_comp lut40065)
		(_port
			((A)(GNDI))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40065)
		)
	)
	(_inst DRIVEGND 0 13555(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 13559
		(_object
			(_prcs
				(line__13561(_arch 0 0 13561(_procedure_call (_trgt(8))(_sens(0)))))
				(line__13562(_arch 1 0 13562(_procedure_call (_trgt(9))(_sens(1)))))
				(line__13563(_arch 2 0 13563(_procedure_call (_trgt(10))(_sens(2)))))
				(line__13564(_arch 3 0 13564(_procedure_call (_trgt(11))(_sens(3)))))
				(line__13565(_arch 4 0 13565(_procedure_call (_trgt(12))(_sens(4)))))
				(line__13566(_arch 5 0 13566(_procedure_call (_trgt(13))(_sens(5)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 13500 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 13501 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 13502 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 13503(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 13503(_ent(_string \"SLICE_58"\))))
		(_gen (_int tipd_D1 -3 0 13505(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 13506(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 13507(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 13508(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 13509(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 13510(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 13511(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 13512(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 13513(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 13514(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 13515(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 13516(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 13518(_ent(_in))))
		(_port (_int C1 -4 0 13518(_ent(_in))))
		(_port (_int B1 -4 0 13518(_ent(_in))))
		(_port (_int A1 -4 0 13519(_ent(_in))))
		(_port (_int C0 -4 0 13519(_ent(_in))))
		(_port (_int B0 -4 0 13519(_ent(_in))))
		(_port (_int F0 -4 0 13520(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 13520(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 13529(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 13530(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 13531(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 13532(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 13533(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 13534(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 13535(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 13536(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 13538(_arch(_uni))))
		(_var (_int F0_zd -4 0 13571(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 13572(_prcs 0)))
		(_var (_int F1_zd -4 0 13573(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 13574(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 13569(_prcs (_simple)(_trgt(6)(7))(_sens(8)(9)(10)(11)(12)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 7 -1)
)
V 000050 55 1727          1463576579264 Structure
(_unit VHDL (lut40066 0 13623(structure 0 13631))
	(_version vc6)
	(_time 1463576579265 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code f1a5f4a0f5a7a1e2f4f0e1aea0f2f7f2f7f7a2f6f4)
	(_ent
		(_time 1463576579262)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 13633(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1100000000001000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1100000000001000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 13624(_ent(_in))))
		(_port (_int B -1 0 13624(_ent(_in))))
		(_port (_int C -1 0 13624(_ent(_in))))
		(_port (_int D -1 0 13624(_ent(_in))))
		(_port (_int Z -1 0 13625(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1727          1463576579270 Structure
(_unit VHDL (lut40067 0 13644(structure 0 13652))
	(_version vc6)
	(_time 1463576579271 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code f1a5f4a0f5a7a1e2f4f0e1aea0f2f7f2f6f7a2f6f4)
	(_ent
		(_time 1463576579268)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 13654(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000000000001000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000000000001000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 13645(_ent(_in))))
		(_port (_int B -1 0 13645(_ent(_in))))
		(_port (_int C -1 0 13645(_ent(_in))))
		(_port (_int D -1 0 13645(_ent(_in))))
		(_port (_int Z -1 0 13646(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 5892          1463576579292 Structure
(_unit VHDL (inst_lcd_sender_slice_59 0 13665(structure 0 13699))
	(_version vc6)
	(_time 1463576579293 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 11441816454746061d10574b131712171514471612)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576579277)
	)
	(_vital vital_level0)
	(_comp
		(lut40066
			(_object
				(_port (_int A -4 0 13714(_ent (_in))))
				(_port (_int B -4 0 13714(_ent (_in))))
				(_port (_int C -4 0 13714(_ent (_in))))
				(_port (_int D -4 0 13714(_ent (_in))))
				(_port (_int Z -4 0 13715(_ent (_out))))
			)
		)
		(lut40067
			(_object
				(_port (_int A -4 0 13718(_ent (_in))))
				(_port (_int B -4 0 13718(_ent (_in))))
				(_port (_int C -4 0 13718(_ent (_in))))
				(_port (_int D -4 0 13718(_ent (_in))))
				(_port (_int Z -4 0 13719(_ent (_out))))
			)
		)
	)
	(_inst inst_lcd_sender_i1_4_lut_4_lut 0 13722(_comp lut40066)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40066)
		)
	)
	(_inst inst_lcd_sender_i2_3_lut_4_lut 0 13724(_comp lut40067)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40067)
		)
	)
	(_block WireDelay 0 13728
		(_object
			(_prcs
				(line__13730(_arch 0 0 13730(_procedure_call (_trgt(10))(_sens(0)))))
				(line__13731(_arch 1 0 13731(_procedure_call (_trgt(11))(_sens(1)))))
				(line__13732(_arch 2 0 13732(_procedure_call (_trgt(12))(_sens(2)))))
				(line__13733(_arch 3 0 13733(_procedure_call (_trgt(13))(_sens(3)))))
				(line__13734(_arch 4 0 13734(_procedure_call (_trgt(14))(_sens(4)))))
				(line__13735(_arch 5 0 13735(_procedure_call (_trgt(15))(_sens(5)))))
				(line__13736(_arch 6 0 13736(_procedure_call (_trgt(16))(_sens(6)))))
				(line__13737(_arch 7 0 13737(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 13668 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 13669 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 13670 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 13671(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 13671(_ent(_string \"inst_lcd_sender_SLICE_59"\))))
		(_gen (_int tipd_D1 -3 0 13673(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 13674(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 13675(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 13676(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 13677(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 13678(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 13679(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 13680(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 13681(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 13682(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 13683(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 13684(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 13685(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 13686(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 13687(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 13688(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 13690(_ent(_in))))
		(_port (_int C1 -4 0 13690(_ent(_in))))
		(_port (_int B1 -4 0 13690(_ent(_in))))
		(_port (_int A1 -4 0 13691(_ent(_in))))
		(_port (_int D0 -4 0 13691(_ent(_in))))
		(_port (_int C0 -4 0 13691(_ent(_in))))
		(_port (_int B0 -4 0 13692(_ent(_in))))
		(_port (_int A0 -4 0 13692(_ent(_in))))
		(_port (_int F0 -4 0 13692(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 13693(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 13702(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 13703(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 13704(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 13705(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 13706(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 13707(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 13708(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 13709(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 13710(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 13711(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 13742(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 13743(_prcs 0)))
		(_var (_int F1_zd -4 0 13744(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 13745(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 13740(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
V 000050 55 1727          1463576579311 Structure
(_unit VHDL (lut40068 0 13800(structure 0 13808))
	(_version vc6)
	(_time 1463576579312 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 20757325257670332521307f712326232826732725)
	(_ent
		(_time 1463576579309)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 13810(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000000000000010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000000000000010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 13801(_ent(_in))))
		(_port (_int B -1 0 13801(_ent(_in))))
		(_port (_int C -1 0 13801(_ent(_in))))
		(_port (_int D -1 0 13801(_ent(_in))))
		(_port (_int Z -1 0 13802(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1727          1463576579324 Structure
(_unit VHDL (lut40069 0 13821(structure 0 13829))
	(_version vc6)
	(_time 1463576579325 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 30656334356660233531206f613336333936633735)
	(_ent
		(_time 1463576579315)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 13831(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000000100000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000000100000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 13822(_ent(_in))))
		(_port (_int B -1 0 13822(_ent(_in))))
		(_port (_int C -1 0 13822(_ent(_in))))
		(_port (_int D -1 0 13822(_ent(_in))))
		(_port (_int Z -1 0 13823(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 5849          1463576579330 Structure
(_unit VHDL (slice_60 0 13842(structure 0 13876))
	(_version vc6)
	(_time 1463576579331 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 3064333563676d263b322569373336333037333663)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576579328)
	)
	(_vital vital_level0)
	(_comp
		(lut40068
			(_object
				(_port (_int A -4 0 13891(_ent (_in))))
				(_port (_int B -4 0 13891(_ent (_in))))
				(_port (_int C -4 0 13891(_ent (_in))))
				(_port (_int D -4 0 13891(_ent (_in))))
				(_port (_int Z -4 0 13892(_ent (_out))))
			)
		)
		(lut40069
			(_object
				(_port (_int A -4 0 13895(_ent (_in))))
				(_port (_int B -4 0 13895(_ent (_in))))
				(_port (_int C -4 0 13895(_ent (_in))))
				(_port (_int D -4 0 13895(_ent (_in))))
				(_port (_int Z -4 0 13896(_ent (_out))))
			)
		)
	)
	(_inst i1_2_lut_3_lut_4_lut_adj_5 0 13899(_comp lut40068)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40068)
		)
	)
	(_inst i2600_2_lut_3_lut_4_lut 0 13901(_comp lut40069)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40069)
		)
	)
	(_block WireDelay 0 13905
		(_object
			(_prcs
				(line__13907(_arch 0 0 13907(_procedure_call (_trgt(10))(_sens(0)))))
				(line__13908(_arch 1 0 13908(_procedure_call (_trgt(11))(_sens(1)))))
				(line__13909(_arch 2 0 13909(_procedure_call (_trgt(12))(_sens(2)))))
				(line__13910(_arch 3 0 13910(_procedure_call (_trgt(13))(_sens(3)))))
				(line__13911(_arch 4 0 13911(_procedure_call (_trgt(14))(_sens(4)))))
				(line__13912(_arch 5 0 13912(_procedure_call (_trgt(15))(_sens(5)))))
				(line__13913(_arch 6 0 13913(_procedure_call (_trgt(16))(_sens(6)))))
				(line__13914(_arch 7 0 13914(_procedure_call (_trgt(17))(_sens(7)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 13845 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 13846 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 13847 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 13848(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 13848(_ent(_string \"SLICE_60"\))))
		(_gen (_int tipd_D1 -3 0 13850(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 13851(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 13852(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 13853(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 13854(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 13855(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 13856(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 13857(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 13858(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 13859(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 13860(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 13861(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 13862(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 13863(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 13864(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 13865(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 13867(_ent(_in))))
		(_port (_int C1 -4 0 13867(_ent(_in))))
		(_port (_int B1 -4 0 13867(_ent(_in))))
		(_port (_int A1 -4 0 13868(_ent(_in))))
		(_port (_int D0 -4 0 13868(_ent(_in))))
		(_port (_int C0 -4 0 13868(_ent(_in))))
		(_port (_int B0 -4 0 13869(_ent(_in))))
		(_port (_int A0 -4 0 13869(_ent(_in))))
		(_port (_int F0 -4 0 13869(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 13870(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 13879(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 13880(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -4 0 13881(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -4 0 13882(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 13883(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 13884(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 13885(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 13886(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 13887(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 13888(_arch(_uni((i 1))))))
		(_var (_int F0_zd -4 0 13919(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 13920(_prcs 0)))
		(_var (_int F1_zd -4 0 13921(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 13922(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 8 0 13917(_prcs (_simple)(_trgt(8)(9))(_sens(10)(11)(12)(13)(14)(15)(16)(17)(18)(19))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 9 -1)
)
V 000050 55 1727          1463576579342 Structure
(_unit VHDL (lut40070 0 13977(structure 0 13985))
	(_version vc6)
	(_time 1463576579343 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 3f6a6c3b6c696f2c3a3e2f606e3c383c3f396c383a)
	(_ent
		(_time 1463576579340)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 13987(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000000000010000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000000000010000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 13978(_ent(_in))))
		(_port (_int B -1 0 13978(_ent(_in))))
		(_port (_int C -1 0 13978(_ent(_in))))
		(_port (_int D -1 0 13978(_ent(_in))))
		(_port (_int Z -1 0 13979(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1727          1463576579357 Structure
(_unit VHDL (lut40071 0 13998(structure 0 14006))
	(_version vc6)
	(_time 1463576579358 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 4f1a1c4c1c191f5c4a4e5f101e4c484c4e491c484a)
	(_ent
		(_time 1463576579355)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 14008(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000000000000010"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000000000000010"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 13999(_ent(_in))))
		(_port (_int B -1 0 13999(_ent(_in))))
		(_port (_int C -1 0 13999(_ent(_in))))
		(_port (_int D -1 0 13999(_ent(_in))))
		(_port (_int Z -1 0 14000(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 11401         1463576579363 Structure
(_unit VHDL (slice_61 0 14019(structure 0 14074))
	(_version vc6)
	(_time 1463576579364 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 4f1b4c4d4a1812594c48484c0910184c4e484c491c4946)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576579361)
	)
	(_vital vital_level0)
	(_comp
		(lut40070
			(_object
				(_port (_int A -5 0 14112(_ent (_in))))
				(_port (_int B -5 0 14112(_ent (_in))))
				(_port (_int C -5 0 14112(_ent (_in))))
				(_port (_int D -5 0 14112(_ent (_in))))
				(_port (_int Z -5 0 14113(_ent (_out))))
			)
		)
		(lut40071
			(_object
				(_port (_int A -5 0 14116(_ent (_in))))
				(_port (_int B -5 0 14116(_ent (_in))))
				(_port (_int C -5 0 14116(_ent (_in))))
				(_port (_int D -5 0 14116(_ent (_in))))
				(_port (_int Z -5 0 14117(_ent (_out))))
			)
		)
		(vmuxregsre0020
			(_object
				(_port (_int D0 -5 0 14107(_ent (_in))))
				(_port (_int D1 -5 0 14107(_ent (_in))))
				(_port (_int SD -5 0 14107(_ent (_in))))
				(_port (_int SP -5 0 14108(_ent (_in))))
				(_port (_int CK -5 0 14108(_ent (_in))))
				(_port (_int LSR -5 0 14108(_ent (_in))))
				(_port (_int Q -5 0 14109(_ent (_out))))
			)
		)
		(vcc
			(_object
				(_port (_int PWR1 -5 0 14101(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -5 0 14104(_ent (_out))))
			)
		)
	)
	(_inst i1_2_lut_3_lut_4_lut_adj_4 0 14120(_comp lut40070)
		(_port
			((A)(A1_ipd))
			((B)(B1_ipd))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40070)
		)
	)
	(_inst i1_2_lut_3_lut_4_lut_adj_3 0 14122(_comp lut40071)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40071)
		)
	)
	(_inst PS_lcd_state_i0_i3 0 14124(_comp vmuxregsre0020)
		(_port
			((D0)(M1_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q1_out))
		)
		(_use (_ent . vmuxregsre0020)
		)
	)
	(_inst DRIVEVCC 0 14127(_comp vcc)
		(_port
			((PWR1)(VCCI))
		)
		(_use (_ent . vcc)
		)
	)
	(_inst DRIVEGND 0 14129(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst PS_lcd_state_i0_i2 0 14131(_comp vmuxregsre0020)
		(_port
			((D0)(M0_dly))
			((D1)(VCCI))
			((SD)(GNDI))
			((SP)(CE_dly))
			((CK)(CLK_dly))
			((LSR)(GNDI))
			((Q)(Q0_out))
		)
		(_use (_ent . vmuxregsre0020)
		)
	)
	(_block WireDelay 0 14136
		(_object
			(_prcs
				(line__14138(_arch 0 0 14138(_procedure_call (_trgt(16))(_sens(0)))))
				(line__14139(_arch 1 0 14139(_procedure_call (_trgt(17))(_sens(1)))))
				(line__14140(_arch 2 0 14140(_procedure_call (_trgt(18))(_sens(2)))))
				(line__14141(_arch 3 0 14141(_procedure_call (_trgt(19))(_sens(3)))))
				(line__14142(_arch 4 0 14142(_procedure_call (_trgt(20))(_sens(4)))))
				(line__14143(_arch 5 0 14143(_procedure_call (_trgt(21))(_sens(5)))))
				(line__14144(_arch 6 0 14144(_procedure_call (_trgt(22))(_sens(6)))))
				(line__14145(_arch 7 0 14145(_procedure_call (_trgt(23))(_sens(7)))))
				(line__14146(_arch 8 0 14146(_procedure_call (_trgt(24))(_sens(8)))))
				(line__14147(_arch 9 0 14147(_procedure_call (_trgt(26))(_sens(9)))))
				(line__14148(_arch 10 0 14148(_procedure_call (_trgt(28))(_sens(10)))))
				(line__14149(_arch 11 0 14149(_procedure_call (_trgt(30))(_sens(11)))))
			)
		)
	)
	(_block SignalDelay 0 14153
		(_object
			(_prcs
				(line__14155(_arch 12 0 14155(_procedure_call (_trgt(25))(_sens(24)))))
				(line__14156(_arch 13 0 14156(_procedure_call (_trgt(27))(_sens(26)))))
				(line__14157(_arch 14 0 14157(_procedure_call (_trgt(29))(_sens(28)))))
				(line__14158(_arch 15 0 14158(_procedure_call (_trgt(31))(_sens(30)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 14022 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 14023 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 14024 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 14025(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 14025(_ent gms(_string \"SLICE_61"\))))
		(_gen (_int tipd_D1 -3 0 14027(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 14028(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B1 -3 0 14029(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A1 -3 0 14030(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 14031(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 14032(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 14033(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 14034(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M1 -3 0 14035(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_M0 -3 0 14036(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CE -3 0 14037(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_CLK -3 0 14038(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 14039(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 14040(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B1_F1 -3 0 14041(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A1_F1 -3 0 14042(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 14043(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 14044(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 14045(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 14046(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q0 -3 0 14047(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_CLK_Q1 -3 0 14048(_ent(((ns 0))((ns 0))))))
		(_gen (_int ticd_CLK -4 0 14049 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M1_CLK -4 0 14050 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M1_CLK_noedge_posedge -4 0 14051 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M1_CLK_noedge_posedge -4 0 14052 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_M0_CLK -4 0 14053 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_M0_CLK_noedge_posedge -4 0 14054 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_M0_CLK_noedge_posedge -4 0 14055 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tisd_CE_CLK -4 0 14056 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tsetup_CE_CLK_noedge_posedge -4 0 14057 \0 ns\ (_ent((ns 0)))))
		(_gen (_int thold_CE_CLK_noedge_posedge -4 0 14058 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tperiod_CLK -4 0 14059 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_posedge -4 0 14060 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_CLK_negedge -4 0 14061 \0 ns\ (_ent((ns 0)))))
		(_port (_int D1 -5 0 14063(_ent(_in))))
		(_port (_int C1 -5 0 14063(_ent(_in))))
		(_port (_int B1 -5 0 14063(_ent(_in))))
		(_port (_int A1 -5 0 14064(_ent(_in))))
		(_port (_int D0 -5 0 14064(_ent(_in))))
		(_port (_int C0 -5 0 14064(_ent(_in))))
		(_port (_int B0 -5 0 14065(_ent(_in))))
		(_port (_int A0 -5 0 14065(_ent(_in))))
		(_port (_int M1 -5 0 14065(_ent(_in))))
		(_port (_int M0 -5 0 14066(_ent(_in))))
		(_port (_int CE -5 0 14066(_ent(_in))))
		(_port (_int CLK -5 0 14066(_ent(_in))))
		(_port (_int F0 -5 0 14067(_ent(_out)(_param_out))))
		(_port (_int Q0 -5 0 14067(_ent(_out)(_param_out))))
		(_port (_int F1 -5 0 14067(_ent(_out)(_param_out))))
		(_port (_int Q1 -5 0 14068(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -5 0 14077(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -5 0 14078(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B1_ipd -5 0 14079(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A1_ipd -5 0 14080(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -5 0 14081(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -5 0 14082(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -5 0 14083(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -5 0 14084(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int M1_ipd -5 0 14085(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M1_dly -5 0 14086(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_ipd -5 0 14087(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int M0_dly -5 0 14088(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_ipd -5 0 14089(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CE_dly -5 0 14090(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_ipd -5 0 14091(_arch(_uni((i 1)))(_param_out))))
		(_sig (_int CLK_dly -5 0 14092(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -5 0 14093(_arch(_uni((i 1))))))
		(_sig (_int Q0_out -5 0 14094(_arch(_uni((i 1))))))
		(_sig (_int F1_out -5 0 14095(_arch(_uni((i 1))))))
		(_sig (_int Q1_out -5 0 14096(_arch(_uni((i 1))))))
		(_sig (_int VCCI -5 0 14098(_arch(_uni))))
		(_sig (_int GNDI -5 0 14099(_arch(_uni))))
		(_var (_int F0_zd -5 0 14164(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -8 0 14165(_prcs 0)))
		(_var (_int Q0_zd -5 0 14166(_prcs 0((i 1)))))
		(_var (_int Q0_GlitchData -8 0 14167(_prcs 0)))
		(_var (_int F1_zd -5 0 14168(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -8 0 14169(_prcs 0)))
		(_var (_int Q1_zd -5 0 14170(_prcs 0((i 1)))))
		(_var (_int Q1_GlitchData -8 0 14171(_prcs 0)))
		(_var (_int tviol_M1_CLK -9 0 14173(_prcs 0((i 2)))))
		(_var (_int M1_CLK_TimingDatash -10 0 14174(_prcs 0)))
		(_var (_int tviol_M0_CLK -9 0 14175(_prcs 0((i 2)))))
		(_var (_int M0_CLK_TimingDatash -10 0 14176(_prcs 0)))
		(_var (_int tviol_CE_CLK -9 0 14177(_prcs 0((i 2)))))
		(_var (_int CE_CLK_TimingDatash -10 0 14178(_prcs 0)))
		(_var (_int tviol_CLK_CLK -9 0 14179(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_CLK -11 0 14180(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 16 0 14161(_prcs (_simple)(_trgt(12)(13)(14)(15))(_sens(16)(17)(18)(19)(20)(21)(22)(23)(25)(27)(29)(31)(32)(33)(34)(35))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalSignalDelay (1 13))
			(_ext VitalSetupHoldCheck (1 14))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalTimingDataType (1 VitalTimingDataType)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalEdgeSymbolType (1 VitalEdgeSymbolType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12621)
		(4934723)
		(12365)
		(17731)
		(12358)
		(12369)
		(12614)
		(12625)
	)
	(_model . Structure 17 -1)
)
V 000050 55 1727          1463576579374 Structure
(_unit VHDL (lut40072 0 14316(structure 0 14324))
	(_version vc6)
	(_time 1463576579375 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 5f0a0c5d0c090f4c5a5e4f000e5c585c5d590c585a)
	(_ent
		(_time 1463576579372)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 14326(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111000000000000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111000000000000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 14317(_ent(_in))))
		(_port (_int B -1 0 14317(_ent(_in))))
		(_port (_int C -1 0 14317(_ent(_in))))
		(_port (_int D -1 0 14317(_ent(_in))))
		(_port (_int Z -1 0 14318(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1727          1463576579389 Structure
(_unit VHDL (lut40073 0 14337(structure 0 14345))
	(_version vc6)
	(_time 1463576579390 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 6e3b3d6f3e383e7d6b6f7e313f6d696d6d683d696b)
	(_ent
		(_time 1463576579387)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 14347(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"1111110111111111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"1111110111111111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 14338(_ent(_in))))
		(_port (_int B -1 0 14338(_ent(_in))))
		(_port (_int C -1 0 14338(_ent(_in))))
		(_port (_int D -1 0 14338(_ent(_in))))
		(_port (_int Z -1 0 14339(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 5461          1463576579395 Structure
(_unit VHDL (inst_lcd_sender_slice_62 0 14358(structure 0 14387))
	(_version vc6)
	(_time 1463576579396 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 6e3b676e6e3839796d3928346c686d686a6b38696d)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576579393)
	)
	(_vital vital_level0)
	(_comp
		(lut40072
			(_object
				(_port (_int A -4 0 14404(_ent (_in))))
				(_port (_int B -4 0 14404(_ent (_in))))
				(_port (_int C -4 0 14404(_ent (_in))))
				(_port (_int D -4 0 14404(_ent (_in))))
				(_port (_int Z -4 0 14405(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 14401(_ent (_out))))
			)
		)
		(lut40073
			(_object
				(_port (_int A -4 0 14408(_ent (_in))))
				(_port (_int B -4 0 14408(_ent (_in))))
				(_port (_int C -4 0 14408(_ent (_in))))
				(_port (_int D -4 0 14408(_ent (_in))))
				(_port (_int Z -4 0 14409(_ent (_out))))
			)
		)
	)
	(_inst inst_lcd_sender_i1_2_lut 0 14412(_comp lut40072)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(C1_ipd))
			((D)(D1_ipd))
			((Z)(F1_out))
		)
		(_use (_ent . lut40072)
		)
	)
	(_inst DRIVEGND 0 14414(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst inst_lcd_sender_i3_4_lut_4_lut 0 14416(_comp lut40073)
		(_port
			((A)(A0_ipd))
			((B)(B0_ipd))
			((C)(C0_ipd))
			((D)(D0_ipd))
			((Z)(F0_out))
		)
		(_use (_ent . lut40073)
		)
	)
	(_block WireDelay 0 14420
		(_object
			(_prcs
				(line__14422(_arch 0 0 14422(_procedure_call (_trgt(8))(_sens(0)))))
				(line__14423(_arch 1 0 14423(_procedure_call (_trgt(9))(_sens(1)))))
				(line__14424(_arch 2 0 14424(_procedure_call (_trgt(10))(_sens(2)))))
				(line__14425(_arch 3 0 14425(_procedure_call (_trgt(11))(_sens(3)))))
				(line__14426(_arch 4 0 14426(_procedure_call (_trgt(12))(_sens(4)))))
				(line__14427(_arch 5 0 14427(_procedure_call (_trgt(13))(_sens(5)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 14361 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 14362 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 14363 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 14364(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 14364(_ent(_string \"inst_lcd_sender_SLICE_62"\))))
		(_gen (_int tipd_D1 -3 0 14366(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C1 -3 0 14367(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_D0 -3 0 14368(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 14369(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_B0 -3 0 14370(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 14371(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D1_F1 -3 0 14372(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 14373(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_D0_F0 -3 0 14374(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 14375(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_B0_F0 -3 0 14376(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 14377(_ent(((ns 0))((ns 0))))))
		(_port (_int D1 -4 0 14379(_ent(_in))))
		(_port (_int C1 -4 0 14379(_ent(_in))))
		(_port (_int D0 -4 0 14379(_ent(_in))))
		(_port (_int C0 -4 0 14380(_ent(_in))))
		(_port (_int B0 -4 0 14380(_ent(_in))))
		(_port (_int A0 -4 0 14380(_ent(_in))))
		(_port (_int F0 -4 0 14381(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 14381(_ent(_out)(_param_out))))
		(_sig (_int D1_ipd -4 0 14390(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C1_ipd -4 0 14391(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int D0_ipd -4 0 14392(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 14393(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int B0_ipd -4 0 14394(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 14395(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 14396(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 14397(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 14399(_arch(_uni))))
		(_var (_int F0_zd -4 0 14432(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 14433(_prcs 0)))
		(_var (_int F1_zd -4 0 14434(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 14435(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 6 0 14430(_prcs (_simple)(_trgt(6)(7))(_sens(8)(9)(10)(11)(12)(13)(14)(15))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 7 -1)
)
V 000050 55 1727          1463576579404 Structure
(_unit VHDL (lut40074 0 14484(structure 0 14492))
	(_version vc6)
	(_time 1463576579405 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 7e2b2d7e2e282e6d7b7f6e212f7d797d7a782d797b)
	(_ent
		(_time 1463576579402)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 14494(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0000111100001111"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0000111100001111"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 14485(_ent(_in))))
		(_port (_int B -1 0 14485(_ent(_in))))
		(_port (_int C -1 0 14485(_ent(_in))))
		(_port (_int D -1 0 14485(_ent(_in))))
		(_port (_int Z -1 0 14486(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 1727          1463576579410 Structure
(_unit VHDL (lut40075 0 14505(structure 0 14513))
	(_version vc6)
	(_time 1463576579411 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 7e2b2d7e2e282e6d7b7f6e212f7d797d7b782d797b)
	(_ent
		(_time 1463576579408)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.rom16x1a
			(_object
				(_gen (_int initval -2 1 1360(_ent(_string \"0000000000000000"\))))
				(_port (_int ad0 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad1 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad2 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int ad3 -1 1 1363(_ent (_in((i 1))))))
				(_port (_int do0 -1 1 1364(_ent (_out((i 1))))))
			)
		)
	)
	(_inst INST10 0 14515(_comp .machxo2.components.rom16x1a)
		(_gen
			((initval)(_string \"0101000001010000"\))
		)
		(_port
			((ad0)(A))
			((ad1)(B))
			((ad2)(C))
			((ad3)(D))
			((do0)(Z))
		)
		(_use (_ent machxo2 rom16x1a)
			(_gen
				((initval)(_string \"0101000001010000"\))
			)
			(_port
				((ad0)(ad0))
				((ad1)(ad1))
				((ad2)(ad2))
				((ad3)(ad3))
				((do0)(do0))
			)
		)
	)
	(_object
		(_port (_int A -1 0 14506(_ent(_in))))
		(_port (_int B -1 0 14506(_ent(_in))))
		(_port (_int C -1 0 14506(_ent(_in))))
		(_port (_int D -1 0 14506(_ent(_in))))
		(_port (_int Z -1 0 14507(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extmachxo2.components.~STD_LOGIC_VECTOR{15~downto~0}~1595 (1 ~STD_LOGIC_VECTOR{15~downto~0}~1595)))
	)
	(_use (ieee(std_logic_1164))(machxo2(components))(std(standard))(vital2000(VITAL_Timing)))
)
V 000050 55 4445          1463576579418 Structure
(_unit VHDL (slice_63 0 14526(structure 0 14548))
	(_version vc6)
	(_time 1463576579419 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 8dd98e838adad09b888f98d48a8e8b8e8e8a8e8bde)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576579414)
	)
	(_vital vital_level0)
	(_comp
		(lut40074
			(_object
				(_port (_int A -4 0 14562(_ent (_in))))
				(_port (_int B -4 0 14562(_ent (_in))))
				(_port (_int C -4 0 14562(_ent (_in))))
				(_port (_int D -4 0 14562(_ent (_in))))
				(_port (_int Z -4 0 14563(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 14559(_ent (_out))))
			)
		)
		(lut40075
			(_object
				(_port (_int A -4 0 14566(_ent (_in))))
				(_port (_int B -4 0 14566(_ent (_in))))
				(_port (_int C -4 0 14566(_ent (_in))))
				(_port (_int D -4 0 14566(_ent (_in))))
				(_port (_int Z -4 0 14567(_ent (_out))))
			)
		)
	)
	(_inst inst_lcd_sender_i2441_1_lut_rep_36 0 14570(_comp lut40074)
		(_port
			((A)(GNDI))
			((B)(GNDI))
			((C)(C1_ipd))
			((D)(GNDI))
			((Z)(F1_out))
		)
		(_use (_ent . lut40074)
		)
	)
	(_inst DRIVEGND 0 14572(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_inst i1_2_lut_rep_37 0 14574(_comp lut40075)
		(_port
			((A)(A0_ipd))
			((B)(GNDI))
			((C)(C0_ipd))
			((D)(GNDI))
			((Z)(F0_out))
		)
		(_use (_ent . lut40075)
		)
	)
	(_block WireDelay 0 14578
		(_object
			(_prcs
				(line__14580(_arch 0 0 14580(_procedure_call (_trgt(5))(_sens(0)))))
				(line__14581(_arch 1 0 14581(_procedure_call (_trgt(6))(_sens(1)))))
				(line__14582(_arch 2 0 14582(_procedure_call (_trgt(7))(_sens(2)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 14529 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 14530 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 14531 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 14532(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 14532(_ent(_string \"SLICE_63"\))))
		(_gen (_int tipd_C1 -3 0 14534(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_C0 -3 0 14535(_ent(((ns 0))((ns 0))))))
		(_gen (_int tipd_A0 -3 0 14536(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C1_F1 -3 0 14537(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_C0_F0 -3 0 14538(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_A0_F0 -3 0 14539(_ent(((ns 0))((ns 0))))))
		(_port (_int C1 -4 0 14541(_ent(_in))))
		(_port (_int C0 -4 0 14541(_ent(_in))))
		(_port (_int A0 -4 0 14541(_ent(_in))))
		(_port (_int F0 -4 0 14542(_ent(_out)(_param_out))))
		(_port (_int F1 -4 0 14542(_ent(_out)(_param_out))))
		(_sig (_int C1_ipd -4 0 14551(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int C0_ipd -4 0 14552(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int A0_ipd -4 0 14553(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int F0_out -4 0 14554(_arch(_uni((i 1))))))
		(_sig (_int F1_out -4 0 14555(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 14557(_arch(_uni))))
		(_var (_int F0_zd -4 0 14586(_prcs 0((i 1)))))
		(_var (_int F0_GlitchData -6 0 14587(_prcs 0)))
		(_var (_int F1_zd -4 0 14588(_prcs 0((i 1)))))
		(_var (_int F1_GlitchData -6 0 14589(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 3 0 14585(_prcs (_simple)(_trgt(3)(4))(_sens(5)(6)(7)(8)(9))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(12358)
		(12614)
	)
	(_model . Structure 4 -1)
)
V 000050 55 1121          1463576579424 Structure
(_unit VHDL (xo2iobuf 0 14629(structure 0 14636))
	(_version vc6)
	(_time 1463576579425 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 8dd985838fdfdb9b858bcbd7de8a888b8b8a858bdb)
	(_ent
		(_time 1463576579422)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.obzpd
			(_object
				(_port (_int i -1 1 1665(_ent (_in((i 1))))))
				(_port (_int t -1 1 1666(_ent (_in((i 1))))))
				(_port (_int o -1 1 1667(_ent (_out))))
			)
		)
	)
	(_inst INST5 0 14638(_comp .machxo2.components.obzpd)
		(_port
			((i)(I))
			((t)(T))
			((o)(PAD))
		)
		(_use (_ent machxo2 obzpd)
			(_port
				((i)(i))
				((t)(t))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int I -1 0 14630(_ent(_in))))
		(_port (_int T -1 0 14630(_ent(_in))))
		(_port (_int PAD -1 0 14630(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000050 55 3016          1463576579433 Structure
(_unit VHDL (leds_7_b 0 14648(structure 0 14665))
	(_version vc6)
	(_time 1463576579434 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 9dc8ce92cccacd8a9a9edbc2cb98cb9b9f9bce9b98)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576579428)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 14676(_ent (_in))))
				(_port (_int T -4 0 14676(_ent (_in))))
				(_port (_int PAD -4 0 14676(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 14673(_ent (_out))))
			)
		)
	)
	(_inst leds_pad_7 0 14679(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds7_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 14681(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 14685
		(_object
			(_prcs
				(line__14687(_arch 0 0 14687(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 14651 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 14652 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 14653 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 14654(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 14654(_ent(_string \"leds_7_B"\))))
		(_gen (_int tipd_PADDO -3 0 14656(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_leds7 -3 0 14657(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 14659(_ent(_in))))
		(_port (_int leds7 -4 0 14659(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 14668(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int leds7_out -4 0 14669(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 14671(_arch(_uni))))
		(_var (_int leds7_zd -4 0 14691(_prcs 0((i 1)))))
		(_var (_int leds7_GlitchData -6 0 14692(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 14690(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1935959404 55)
	)
	(_model . Structure 2 -1)
)
V 000050 55 1002          1463576579439 Structure
(_unit VHDL (xo2iobuf0076 0 14721(structure 0 14728))
	(_version vc6)
	(_time 1463576579440 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 9dc995929fcfcb8b959bdbc7ce9a989b9b9e9d9e9d)
	(_ent
		(_time 1463576579437)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.ibpd
			(_object
				(_port (_int i -1 1 1626(_ent (_in((i 1))))))
				(_port (_int o -1 1 1627(_ent (_out))))
			)
		)
	)
	(_inst INST1 0 14730(_comp .machxo2.components.ibpd)
		(_port
			((i)(PAD))
			((o)(Z))
		)
		(_use (_ent machxo2 ibpd)
			(_port
				((i)(i))
				((o)(o))
			)
		)
	)
	(_object
		(_port (_int Z -1 0 14722(_ent(_out))))
		(_port (_int PAD -1 0 14722(_ent(_in))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000050 55 3445          1463576579449 Structure
(_unit VHDL (synch_rstb 0 14740(structure 0 14760))
	(_version vc6)
	(_time 1463576579450 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code adf9aefbf0faacbbabaab5f4aaaaafaaaeaaa9abaf)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576579443)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf0076
			(_object
				(_port (_int Z -5 0 14767(_ent (_out))))
				(_port (_int PAD -5 0 14767(_ent (_in))))
			)
		)
	)
	(_inst synch_rst_pad 0 14770(_comp xo2iobuf0076)
		(_port
			((Z)(PADDI_out))
			((PAD)(synchrst_ipd))
		)
		(_use (_ent . xo2iobuf0076)
		)
	)
	(_block WireDelay 0 14774
		(_object
			(_prcs
				(line__14776(_arch 0 0 14776(_procedure_call (_trgt(3))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 14743 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 14744 \FALSE\ (_ent gms((i 0)))))
		(_gen (_int MsgOn -1 0 14745 \TRUE\ (_ent gms((i 1)))))
		(_type (_int ~STRING~12 0 14746(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 14746(_ent(_string \"synch_rstB"\))))
		(_gen (_int tipd_synchrst -3 0 14748(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_synchrst_PADDI -3 0 14749(_ent(((ns 0))((ns 0))))))
		(_gen (_int tperiod_synchrst -4 0 14750 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_synchrst_posedge -4 0 14751 \0 ns\ (_ent((ns 0)))))
		(_gen (_int tpw_synchrst_negedge -4 0 14752 \0 ns\ (_ent((ns 0)))))
		(_port (_int PADDI -5 0 14754(_ent(_out)(_param_out))))
		(_port (_int synchrst -5 0 14754(_ent(_in))))
		(_sig (_int PADDI_out -5 0 14763(_arch(_uni((i 1))))))
		(_sig (_int synchrst_ipd -5 0 14764(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_var (_int PADDI_zd -5 0 14780(_prcs 0((i 1)))))
		(_var (_int PADDI_GlitchData -7 0 14781(_prcs 0)))
		(_var (_int tviol_synchrst_synchrst -8 0 14783(_prcs 0((i 2)))))
		(_var (_int periodcheckinfo_synchrst -9 0 14784(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 14779(_prcs (_simple)(_trgt(0))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPeriodPulseCheck (1 17))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType (1 VitalDelayType)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extieee.std_logic_1164.X01 (2 X01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPeriodDataType (1 VitalPeriodDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extstd.standard.TIME (0 TIME)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1668184435 1953722984)
		(1145323856 73)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3015          1463576579455 Structure
(_unit VHDL (lcd_rsb 0 14824(structure 0 14841))
	(_version vc6)
	(_time 1463576579456 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code adf8fefafafafdb8ffacbff6ffabafabfeabaeaba9)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576579453)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 14852(_ent (_in))))
				(_port (_int T -4 0 14852(_ent (_in))))
				(_port (_int PAD -4 0 14852(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 14849(_ent (_out))))
			)
		)
	)
	(_inst lcd_rs_pad 0 14855(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdrs_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 14857(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 14861
		(_object
			(_prcs
				(line__14863(_arch 0 0 14863(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 14827 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 14828 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 14829 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 14830(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 14830(_ent(_string \"lcd_rsB"\))))
		(_gen (_int tipd_PADDO -3 0 14832(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdrs -3 0 14833(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 14835(_ent(_in))))
		(_port (_int lcdrs -4 0 14835(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 14844(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdrs_out -4 0 14845(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 14847(_arch(_uni))))
		(_var (_int lcdrs_zd -4 0 14867(_prcs 0((i 1)))))
		(_var (_int lcdrs_GlitchData -6 0 14868(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 14866(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1919181676 115)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3049          1463576579465 Structure
(_unit VHDL (lcd_resetb 0 14897(structure 0 14914))
	(_version vc6)
	(_time 1463576579466 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code bce9efe8ecebeca9eebdaee6e8bbbfbab9bbb8babe)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576579459)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 14925(_ent (_in))))
				(_port (_int T -4 0 14925(_ent (_in))))
				(_port (_int PAD -4 0 14925(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 14922(_ent (_out))))
			)
		)
	)
	(_inst lcd_reset_pad 0 14928(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdreset_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 14930(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 14934
		(_object
			(_prcs
				(line__14936(_arch 0 0 14936(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 14900 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 14901 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 14902 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 14903(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 14903(_ent(_string \"lcd_resetB"\))))
		(_gen (_int tipd_PADDO -3 0 14905(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdreset -3 0 14906(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 14908(_ent(_in))))
		(_port (_int lcdreset -4 0 14908(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 14917(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdreset_out -4 0 14918(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 14920(_arch(_uni))))
		(_var (_int lcdreset_zd -4 0 14940(_prcs 0((i 1)))))
		(_var (_int lcdreset_GlitchData -6 0 14941(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 14939(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1919181676 1952805733)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3015          1463576579471 Structure
(_unit VHDL (lcd_wrb 0 14970(structure 0 14987))
	(_version vc6)
	(_time 1463576579472 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code bce9efe8ecebeca9eebdabe7efbabebaefbabfbab8)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576579469)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 14998(_ent (_in))))
				(_port (_int T -4 0 14998(_ent (_in))))
				(_port (_int PAD -4 0 14998(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 14995(_ent (_out))))
			)
		)
	)
	(_inst lcd_wr_pad 0 15001(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdwr_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 15003(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 15007
		(_object
			(_prcs
				(line__15009(_arch 0 0 15009(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 14973 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 14974 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 14975 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 14976(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 14976(_ent(_string \"lcd_wrB"\))))
		(_gen (_int tipd_PADDO -3 0 14978(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdwr -3 0 14979(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 14981(_ent(_in))))
		(_port (_int lcdwr -4 0 14981(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 14990(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdwr_out -4 0 14991(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 14993(_arch(_uni))))
		(_var (_int lcdwr_zd -4 0 15013(_prcs 0((i 1)))))
		(_var (_int lcdwr_GlitchData -6 0 15014(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 15012(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(2003067756 114)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3078          1463576579482 Structure
(_unit VHDL (lcd_lcdbus_0_b 0 15043(structure 0 15060))
	(_version vc6)
	(_time 1463576579483 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code cc999f999c9b9cd99ecd8f969ecac8cacecbc9cbcf)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576579480)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 15071(_ent (_in))))
				(_port (_int T -4 0 15071(_ent (_in))))
				(_port (_int PAD -4 0 15071(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 15068(_ent (_out))))
			)
		)
	)
	(_inst lcd_LCDBus_pad_0 0 15074(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdLCDBus0_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 15076(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 15080
		(_object
			(_prcs
				(line__15082(_arch 0 0 15082(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 15046 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 15047 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 15048 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 15049(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 15049(_ent(_string \"lcd_LCDBus_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 15051(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdLCDBus0 -3 0 15052(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 15054(_ent(_in))))
		(_port (_int lcdLCDBus0 -4 0 15054(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 15063(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdLCDBus0_out -4 0 15064(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 15066(_arch(_uni))))
		(_var (_int lcdLCDBus0_zd -4 0 15086(_prcs 0((i 1)))))
		(_var (_int lcdLCDBus0_GlitchData -6 0 15087(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 15085(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1281647468 1967277123 12403)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3078          1463576579488 Structure
(_unit VHDL (lcd_lcdbus_1_b 0 15117(structure 0 15134))
	(_version vc6)
	(_time 1463576579489 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code cc999f999c9b9cd99ecd8f969ecac8cacecbc9cbcf)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576579486)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 15145(_ent (_in))))
				(_port (_int T -4 0 15145(_ent (_in))))
				(_port (_int PAD -4 0 15145(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 15142(_ent (_out))))
			)
		)
	)
	(_inst lcd_LCDBus_pad_1 0 15148(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdLCDBus1_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 15150(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 15154
		(_object
			(_prcs
				(line__15156(_arch 0 0 15156(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 15120 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 15121 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 15122 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 15123(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 15123(_ent(_string \"lcd_LCDBus_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 15125(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdLCDBus1 -3 0 15126(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 15128(_ent(_in))))
		(_port (_int lcdLCDBus1 -4 0 15128(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 15137(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdLCDBus1_out -4 0 15138(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 15140(_arch(_uni))))
		(_var (_int lcdLCDBus1_zd -4 0 15160(_prcs 0((i 1)))))
		(_var (_int lcdLCDBus1_GlitchData -6 0 15161(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 15159(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1281647468 1967277123 12659)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3078          1463576579498 Structure
(_unit VHDL (lcd_lcdbus_2_b 0 15191(structure 0 15208))
	(_version vc6)
	(_time 1463576579499 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code db8e88898a8c8bce89da988189dddfddd9dcdedcd8)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576579496)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 15219(_ent (_in))))
				(_port (_int T -4 0 15219(_ent (_in))))
				(_port (_int PAD -4 0 15219(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 15216(_ent (_out))))
			)
		)
	)
	(_inst lcd_LCDBus_pad_2 0 15222(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdLCDBus2_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 15224(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 15228
		(_object
			(_prcs
				(line__15230(_arch 0 0 15230(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 15194 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 15195 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 15196 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 15197(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 15197(_ent(_string \"lcd_LCDBus_2_B"\))))
		(_gen (_int tipd_PADDO -3 0 15199(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdLCDBus2 -3 0 15200(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 15202(_ent(_in))))
		(_port (_int lcdLCDBus2 -4 0 15202(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 15211(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdLCDBus2_out -4 0 15212(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 15214(_arch(_uni))))
		(_var (_int lcdLCDBus2_zd -4 0 15234(_prcs 0((i 1)))))
		(_var (_int lcdLCDBus2_GlitchData -6 0 15235(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 15233(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1281647468 1967277123 12915)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3078          1463576579504 Structure
(_unit VHDL (lcd_lcdbus_3_b 0 15265(structure 0 15282))
	(_version vc6)
	(_time 1463576579505 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code db8e88898a8c8bce89da988189dddfddd9dcdedcd8)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576579502)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 15293(_ent (_in))))
				(_port (_int T -4 0 15293(_ent (_in))))
				(_port (_int PAD -4 0 15293(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 15290(_ent (_out))))
			)
		)
	)
	(_inst lcd_LCDBus_pad_3 0 15296(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdLCDBus3_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 15298(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 15302
		(_object
			(_prcs
				(line__15304(_arch 0 0 15304(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 15268 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 15269 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 15270 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 15271(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 15271(_ent(_string \"lcd_LCDBus_3_B"\))))
		(_gen (_int tipd_PADDO -3 0 15273(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdLCDBus3 -3 0 15274(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 15276(_ent(_in))))
		(_port (_int lcdLCDBus3 -4 0 15276(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 15285(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdLCDBus3_out -4 0 15286(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 15288(_arch(_uni))))
		(_var (_int lcdLCDBus3_zd -4 0 15308(_prcs 0((i 1)))))
		(_var (_int lcdLCDBus3_GlitchData -6 0 15309(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 15307(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1281647468 1967277123 13171)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3078          1463576579513 Structure
(_unit VHDL (lcd_lcdbus_4_b 0 15339(structure 0 15356))
	(_version vc6)
	(_time 1463576579514 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code ebbeb8b8babcbbfeb9eaa8b1b9edefede9eceeece8)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576579511)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 15367(_ent (_in))))
				(_port (_int T -4 0 15367(_ent (_in))))
				(_port (_int PAD -4 0 15367(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 15364(_ent (_out))))
			)
		)
	)
	(_inst lcd_LCDBus_pad_4 0 15370(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdLCDBus4_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 15372(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 15376
		(_object
			(_prcs
				(line__15378(_arch 0 0 15378(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 15342 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 15343 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 15344 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 15345(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 15345(_ent(_string \"lcd_LCDBus_4_B"\))))
		(_gen (_int tipd_PADDO -3 0 15347(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdLCDBus4 -3 0 15348(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 15350(_ent(_in))))
		(_port (_int lcdLCDBus4 -4 0 15350(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 15359(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdLCDBus4_out -4 0 15360(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 15362(_arch(_uni))))
		(_var (_int lcdLCDBus4_zd -4 0 15382(_prcs 0((i 1)))))
		(_var (_int lcdLCDBus4_GlitchData -6 0 15383(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 15381(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1281647468 1967277123 13427)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3078          1463576579529 Structure
(_unit VHDL (lcd_lcdbus_5_b 0 15413(structure 0 15430))
	(_version vc6)
	(_time 1463576579530 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code fbaea8abaaacabeea9fab8a1a9fdfffdf9fcfefcf8)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576579527)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 15441(_ent (_in))))
				(_port (_int T -4 0 15441(_ent (_in))))
				(_port (_int PAD -4 0 15441(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 15438(_ent (_out))))
			)
		)
	)
	(_inst lcd_LCDBus_pad_5 0 15444(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdLCDBus5_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 15446(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 15450
		(_object
			(_prcs
				(line__15452(_arch 0 0 15452(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 15416 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 15417 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 15418 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 15419(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 15419(_ent(_string \"lcd_LCDBus_5_B"\))))
		(_gen (_int tipd_PADDO -3 0 15421(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdLCDBus5 -3 0 15422(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 15424(_ent(_in))))
		(_port (_int lcdLCDBus5 -4 0 15424(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 15433(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdLCDBus5_out -4 0 15434(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 15436(_arch(_uni))))
		(_var (_int lcdLCDBus5_zd -4 0 15456(_prcs 0((i 1)))))
		(_var (_int lcdLCDBus5_GlitchData -6 0 15457(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 15455(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1281647468 1967277123 13683)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3078          1463576579535 Structure
(_unit VHDL (lcd_lcdbus_6_b 0 15487(structure 0 15504))
	(_version vc6)
	(_time 1463576579536 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code fbaea8abaaacabeea9fab8a1a9fdfffdf9fcfefcf8)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576579533)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 15515(_ent (_in))))
				(_port (_int T -4 0 15515(_ent (_in))))
				(_port (_int PAD -4 0 15515(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 15512(_ent (_out))))
			)
		)
	)
	(_inst lcd_LCDBus_pad_6 0 15518(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdLCDBus6_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 15520(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 15524
		(_object
			(_prcs
				(line__15526(_arch 0 0 15526(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 15490 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 15491 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 15492 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 15493(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 15493(_ent(_string \"lcd_LCDBus_6_B"\))))
		(_gen (_int tipd_PADDO -3 0 15495(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdLCDBus6 -3 0 15496(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 15498(_ent(_in))))
		(_port (_int lcdLCDBus6 -4 0 15498(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 15507(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdLCDBus6_out -4 0 15508(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 15510(_arch(_uni))))
		(_var (_int lcdLCDBus6_zd -4 0 15530(_prcs 0((i 1)))))
		(_var (_int lcdLCDBus6_GlitchData -6 0 15531(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 15529(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1281647468 1967277123 13939)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3078          1463576579545 Structure
(_unit VHDL (lcd_lcdbus_7_b 0 15561(structure 0 15578))
	(_version vc6)
	(_time 1463576579546 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 0a5f580c585d5a1f580b4950580c0e0c080d0f0d09)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576579543)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 15589(_ent (_in))))
				(_port (_int T -4 0 15589(_ent (_in))))
				(_port (_int PAD -4 0 15589(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 15586(_ent (_out))))
			)
		)
	)
	(_inst lcd_LCDBus_pad_7 0 15592(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdLCDBus7_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 15594(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 15598
		(_object
			(_prcs
				(line__15600(_arch 0 0 15600(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 15564 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 15565 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 15566 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 15567(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 15567(_ent(_string \"lcd_LCDBus_7_B"\))))
		(_gen (_int tipd_PADDO -3 0 15569(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdLCDBus7 -3 0 15570(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 15572(_ent(_in))))
		(_port (_int lcdLCDBus7 -4 0 15572(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 15581(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdLCDBus7_out -4 0 15582(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 15584(_arch(_uni))))
		(_var (_int lcdLCDBus7_zd -4 0 15604(_prcs 0((i 1)))))
		(_var (_int lcdLCDBus7_GlitchData -6 0 15605(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 15603(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1281647468 1967277123 14195)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3078          1463576579551 Structure
(_unit VHDL (lcd_lcdbus_8_b 0 15635(structure 0 15652))
	(_version vc6)
	(_time 1463576579552 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 0a5f580c585d5a1f580b4950580c0e0c080d0f0d09)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576579549)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 15663(_ent (_in))))
				(_port (_int T -4 0 15663(_ent (_in))))
				(_port (_int PAD -4 0 15663(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 15660(_ent (_out))))
			)
		)
	)
	(_inst lcd_LCDBus_pad_8 0 15666(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdLCDBus8_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 15668(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 15672
		(_object
			(_prcs
				(line__15674(_arch 0 0 15674(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 15638 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 15639 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 15640 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 15641(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 15641(_ent(_string \"lcd_LCDBus_8_B"\))))
		(_gen (_int tipd_PADDO -3 0 15643(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdLCDBus8 -3 0 15644(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 15646(_ent(_in))))
		(_port (_int lcdLCDBus8 -4 0 15646(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 15655(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdLCDBus8_out -4 0 15656(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 15658(_arch(_uni))))
		(_var (_int lcdLCDBus8_zd -4 0 15678(_prcs 0((i 1)))))
		(_var (_int lcdLCDBus8_GlitchData -6 0 15679(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 15677(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1281647468 1967277123 14451)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3078          1463576579604 Structure
(_unit VHDL (lcd_lcdbus_9_b 0 15709(structure 0 15726))
	(_version vc6)
	(_time 1463576579605 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 491c1b4b431e195c1b480a131b4f4d4f4b4e4c4e4a)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576579589)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 15737(_ent (_in))))
				(_port (_int T -4 0 15737(_ent (_in))))
				(_port (_int PAD -4 0 15737(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 15734(_ent (_out))))
			)
		)
	)
	(_inst lcd_LCDBus_pad_9 0 15740(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdLCDBus9_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 15742(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 15746
		(_object
			(_prcs
				(line__15748(_arch 0 0 15748(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 15712 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 15713 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 15714 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 15715(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 15715(_ent(_string \"lcd_LCDBus_9_B"\))))
		(_gen (_int tipd_PADDO -3 0 15717(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdLCDBus9 -3 0 15718(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 15720(_ent(_in))))
		(_port (_int lcdLCDBus9 -4 0 15720(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 15729(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdLCDBus9_out -4 0 15730(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 15732(_arch(_uni))))
		(_var (_int lcdLCDBus9_zd -4 0 15752(_prcs 0((i 1)))))
		(_var (_int lcdLCDBus9_GlitchData -6 0 15753(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 15751(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1281647468 1967277123 14707)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3089          1463576579610 Structure
(_unit VHDL (lcd_lcdbus_10_b 0 15783(structure 0 15800))
	(_version vc6)
	(_time 1463576579611 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 580d0a5b530f084d0a591b020a5e5c5e5a5f5d5f5b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576579608)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 15811(_ent (_in))))
				(_port (_int T -4 0 15811(_ent (_in))))
				(_port (_int PAD -4 0 15811(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 15808(_ent (_out))))
			)
		)
	)
	(_inst lcd_LCDBus_pad_10 0 15814(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdLCDBus10_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 15816(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 15820
		(_object
			(_prcs
				(line__15822(_arch 0 0 15822(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 15786 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 15787 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 15788 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 15789(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 15789(_ent(_string \"lcd_LCDBus_10_B"\))))
		(_gen (_int tipd_PADDO -3 0 15791(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdLCDBus10 -3 0 15792(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 15794(_ent(_in))))
		(_port (_int lcdLCDBus10 -4 0 15794(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 15803(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdLCDBus10_out -4 0 15804(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 15806(_arch(_uni))))
		(_var (_int lcdLCDBus10_zd -4 0 15826(_prcs 0((i 1)))))
		(_var (_int lcdLCDBus10_GlitchData -6 0 15827(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 15825(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1281647468 1967277123 3158387)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3089          1463576579624 Structure
(_unit VHDL (lcd_lcdbus_11_b 0 15857(structure 0 15874))
	(_version vc6)
	(_time 1463576579625 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 580d0a5b530f084d0a591b020a5e5c5e5a5f5d5f5b)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576579622)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 15885(_ent (_in))))
				(_port (_int T -4 0 15885(_ent (_in))))
				(_port (_int PAD -4 0 15885(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 15882(_ent (_out))))
			)
		)
	)
	(_inst lcd_LCDBus_pad_11 0 15888(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdLCDBus11_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 15890(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 15894
		(_object
			(_prcs
				(line__15896(_arch 0 0 15896(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 15860 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 15861 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 15862 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 15863(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 15863(_ent(_string \"lcd_LCDBus_11_B"\))))
		(_gen (_int tipd_PADDO -3 0 15865(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdLCDBus11 -3 0 15866(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 15868(_ent(_in))))
		(_port (_int lcdLCDBus11 -4 0 15868(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 15877(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdLCDBus11_out -4 0 15878(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 15880(_arch(_uni))))
		(_var (_int lcdLCDBus11_zd -4 0 15900(_prcs 0((i 1)))))
		(_var (_int lcdLCDBus11_GlitchData -6 0 15901(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 15899(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1281647468 1967277123 3223923)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3089          1463576579670 Structure
(_unit VHDL (lcd_lcdbus_12_b 0 15931(structure 0 15948))
	(_version vc6)
	(_time 1463576579671 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 87d2d58983d0d792d586c4ddd58183818580828084)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576579668)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 15959(_ent (_in))))
				(_port (_int T -4 0 15959(_ent (_in))))
				(_port (_int PAD -4 0 15959(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 15956(_ent (_out))))
			)
		)
	)
	(_inst lcd_LCDBus_pad_12 0 15962(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdLCDBus12_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 15964(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 15968
		(_object
			(_prcs
				(line__15970(_arch 0 0 15970(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 15934 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 15935 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 15936 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 15937(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 15937(_ent(_string \"lcd_LCDBus_12_B"\))))
		(_gen (_int tipd_PADDO -3 0 15939(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdLCDBus12 -3 0 15940(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 15942(_ent(_in))))
		(_port (_int lcdLCDBus12 -4 0 15942(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 15951(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdLCDBus12_out -4 0 15952(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 15954(_arch(_uni))))
		(_var (_int lcdLCDBus12_zd -4 0 15974(_prcs 0((i 1)))))
		(_var (_int lcdLCDBus12_GlitchData -6 0 15975(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 15973(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1281647468 1967277123 3289459)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3089          1463576579779 Structure
(_unit VHDL (lcd_lcdbus_13_b 0 16005(structure 0 16022))
	(_version vc6)
	(_time 1463576579780 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code f4a1a6a4f3a3a4e1a6f5b7aea6f2f0f2f6f3f1f3f7)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576579777)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 16033(_ent (_in))))
				(_port (_int T -4 0 16033(_ent (_in))))
				(_port (_int PAD -4 0 16033(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 16030(_ent (_out))))
			)
		)
	)
	(_inst lcd_LCDBus_pad_13 0 16036(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdLCDBus13_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 16038(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 16042
		(_object
			(_prcs
				(line__16044(_arch 0 0 16044(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 16008 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 16009 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 16010 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 16011(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 16011(_ent(_string \"lcd_LCDBus_13_B"\))))
		(_gen (_int tipd_PADDO -3 0 16013(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdLCDBus13 -3 0 16014(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 16016(_ent(_in))))
		(_port (_int lcdLCDBus13 -4 0 16016(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 16025(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdLCDBus13_out -4 0 16026(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 16028(_arch(_uni))))
		(_var (_int lcdLCDBus13_zd -4 0 16048(_prcs 0((i 1)))))
		(_var (_int lcdLCDBus13_GlitchData -6 0 16049(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 16047(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1281647468 1967277123 3354995)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3089          1463576579792 Structure
(_unit VHDL (lcd_lcdbus_14_b 0 16079(structure 0 16096))
	(_version vc6)
	(_time 1463576579793 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 04515502035354115605475e560200020603010307)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576579783)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 16107(_ent (_in))))
				(_port (_int T -4 0 16107(_ent (_in))))
				(_port (_int PAD -4 0 16107(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 16104(_ent (_out))))
			)
		)
	)
	(_inst lcd_LCDBus_pad_14 0 16110(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdLCDBus14_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 16112(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 16116
		(_object
			(_prcs
				(line__16118(_arch 0 0 16118(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 16082 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 16083 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 16084 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 16085(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 16085(_ent(_string \"lcd_LCDBus_14_B"\))))
		(_gen (_int tipd_PADDO -3 0 16087(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdLCDBus14 -3 0 16088(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 16090(_ent(_in))))
		(_port (_int lcdLCDBus14 -4 0 16090(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 16099(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdLCDBus14_out -4 0 16100(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 16102(_arch(_uni))))
		(_var (_int lcdLCDBus14_zd -4 0 16122(_prcs 0((i 1)))))
		(_var (_int lcdLCDBus14_GlitchData -6 0 16123(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 16121(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1281647468 1967277123 3420531)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3089          1463576579798 Structure
(_unit VHDL (lcd_lcdbus_15_b 0 16153(structure 0 16170))
	(_version vc6)
	(_time 1463576579799 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 04515502035354115605475e560200020603010307)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576579796)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 16181(_ent (_in))))
				(_port (_int T -4 0 16181(_ent (_in))))
				(_port (_int PAD -4 0 16181(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 16178(_ent (_out))))
			)
		)
	)
	(_inst lcd_LCDBus_pad_15 0 16184(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(lcdLCDBus15_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 16186(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 16190
		(_object
			(_prcs
				(line__16192(_arch 0 0 16192(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 16156 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 16157 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 16158 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 16159(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 16159(_ent(_string \"lcd_LCDBus_15_B"\))))
		(_gen (_int tipd_PADDO -3 0 16161(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_lcdLCDBus15 -3 0 16162(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 16164(_ent(_in))))
		(_port (_int lcdLCDBus15 -4 0 16164(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 16173(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int lcdLCDBus15_out -4 0 16174(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 16176(_arch(_uni))))
		(_var (_int lcdLCDBus15_zd -4 0 16196(_prcs 0((i 1)))))
		(_var (_int lcdLCDBus15_GlitchData -6 0 16197(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 16195(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1281647468 1967277123 3486067)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3016          1463576579824 Structure
(_unit VHDL (leds_0_b 0 16227(structure 0 16244))
	(_version vc6)
	(_time 1463576579825 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 23767227257473342420657c722675252125702526)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576579808)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 16255(_ent (_in))))
				(_port (_int T -4 0 16255(_ent (_in))))
				(_port (_int PAD -4 0 16255(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 16252(_ent (_out))))
			)
		)
	)
	(_inst leds_pad_0 0 16258(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds0_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 16260(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 16264
		(_object
			(_prcs
				(line__16266(_arch 0 0 16266(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 16230 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 16231 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 16232 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 16233(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 16233(_ent(_string \"leds_0_B"\))))
		(_gen (_int tipd_PADDO -3 0 16235(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_leds0 -3 0 16236(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 16238(_ent(_in))))
		(_port (_int leds0 -4 0 16238(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 16247(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int leds0_out -4 0 16248(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 16250(_arch(_uni))))
		(_var (_int leds0_zd -4 0 16270(_prcs 0((i 1)))))
		(_var (_int leds0_GlitchData -6 0 16271(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 16269(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1935959404 48)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3016          1463576579830 Structure
(_unit VHDL (leds_1_b 0 16300(structure 0 16317))
	(_version vc6)
	(_time 1463576579831 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 23767227257473342420657c732675252125702526)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576579828)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 16328(_ent (_in))))
				(_port (_int T -4 0 16328(_ent (_in))))
				(_port (_int PAD -4 0 16328(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 16325(_ent (_out))))
			)
		)
	)
	(_inst leds_pad_1 0 16331(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds1_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 16333(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 16337
		(_object
			(_prcs
				(line__16339(_arch 0 0 16339(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 16303 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 16304 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 16305 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 16306(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 16306(_ent(_string \"leds_1_B"\))))
		(_gen (_int tipd_PADDO -3 0 16308(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_leds1 -3 0 16309(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 16311(_ent(_in))))
		(_port (_int leds1 -4 0 16311(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 16320(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int leds1_out -4 0 16321(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 16323(_arch(_uni))))
		(_var (_int leds1_zd -4 0 16343(_prcs 0((i 1)))))
		(_var (_int leds1_GlitchData -6 0 16344(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 16342(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1935959404 49)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3016          1463576579841 Structure
(_unit VHDL (leds_2_b 0 16373(structure 0 16390))
	(_version vc6)
	(_time 1463576579842 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 33666236356463243430756c603665353135603536)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576579839)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 16401(_ent (_in))))
				(_port (_int T -4 0 16401(_ent (_in))))
				(_port (_int PAD -4 0 16401(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 16398(_ent (_out))))
			)
		)
	)
	(_inst leds_pad_2 0 16404(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds2_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 16406(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 16410
		(_object
			(_prcs
				(line__16412(_arch 0 0 16412(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 16376 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 16377 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 16378 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 16379(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 16379(_ent(_string \"leds_2_B"\))))
		(_gen (_int tipd_PADDO -3 0 16381(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_leds2 -3 0 16382(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 16384(_ent(_in))))
		(_port (_int leds2 -4 0 16384(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 16393(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int leds2_out -4 0 16394(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 16396(_arch(_uni))))
		(_var (_int leds2_zd -4 0 16416(_prcs 0((i 1)))))
		(_var (_int leds2_GlitchData -6 0 16417(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 16415(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1935959404 50)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3016          1463576579847 Structure
(_unit VHDL (leds_3_b 0 16446(structure 0 16463))
	(_version vc6)
	(_time 1463576579848 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 33666236356463243430756c613665353135603536)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576579845)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 16474(_ent (_in))))
				(_port (_int T -4 0 16474(_ent (_in))))
				(_port (_int PAD -4 0 16474(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 16471(_ent (_out))))
			)
		)
	)
	(_inst leds_pad_3 0 16477(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds3_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 16479(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 16483
		(_object
			(_prcs
				(line__16485(_arch 0 0 16485(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 16449 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 16450 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 16451 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 16452(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 16452(_ent(_string \"leds_3_B"\))))
		(_gen (_int tipd_PADDO -3 0 16454(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_leds3 -3 0 16455(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 16457(_ent(_in))))
		(_port (_int leds3 -4 0 16457(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 16466(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int leds3_out -4 0 16467(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 16469(_arch(_uni))))
		(_var (_int leds3_zd -4 0 16489(_prcs 0((i 1)))))
		(_var (_int leds3_GlitchData -6 0 16490(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 16488(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1935959404 51)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3016          1463576579857 Structure
(_unit VHDL (leds_4_b 0 16519(structure 0 16536))
	(_version vc6)
	(_time 1463576579858 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 42171340451512554541041d174714444044114447)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576579855)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 16547(_ent (_in))))
				(_port (_int T -4 0 16547(_ent (_in))))
				(_port (_int PAD -4 0 16547(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 16544(_ent (_out))))
			)
		)
	)
	(_inst leds_pad_4 0 16550(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds4_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 16552(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 16556
		(_object
			(_prcs
				(line__16558(_arch 0 0 16558(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 16522 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 16523 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 16524 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 16525(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 16525(_ent(_string \"leds_4_B"\))))
		(_gen (_int tipd_PADDO -3 0 16527(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_leds4 -3 0 16528(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 16530(_ent(_in))))
		(_port (_int leds4 -4 0 16530(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 16539(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int leds4_out -4 0 16540(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 16542(_arch(_uni))))
		(_var (_int leds4_zd -4 0 16562(_prcs 0((i 1)))))
		(_var (_int leds4_GlitchData -6 0 16563(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 16561(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1935959404 52)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3016          1463576579888 Structure
(_unit VHDL (leds_5_b 0 16592(structure 0 16609))
	(_version vc6)
	(_time 1463576579889 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 61343061653631766662273e356437676367326764)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576579886)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 16620(_ent (_in))))
				(_port (_int T -4 0 16620(_ent (_in))))
				(_port (_int PAD -4 0 16620(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 16617(_ent (_out))))
			)
		)
	)
	(_inst leds_pad_5 0 16623(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds5_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 16625(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 16629
		(_object
			(_prcs
				(line__16631(_arch 0 0 16631(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 16595 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 16596 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 16597 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 16598(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 16598(_ent(_string \"leds_5_B"\))))
		(_gen (_int tipd_PADDO -3 0 16600(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_leds5 -3 0 16601(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 16603(_ent(_in))))
		(_port (_int leds5 -4 0 16603(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 16612(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int leds5_out -4 0 16613(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 16615(_arch(_uni))))
		(_var (_int leds5_zd -4 0 16635(_prcs 0((i 1)))))
		(_var (_int leds5_GlitchData -6 0 16636(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 16634(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1935959404 53)
	)
	(_model . Structure 2 -1)
)
V 000050 55 3016          1463576579894 Structure
(_unit VHDL (leds_6_b 0 16665(structure 0 16682))
	(_version vc6)
	(_time 1463576579895 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 61343061653631766662273e366437676367326764)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576579892)
	)
	(_vital vital_level0)
	(_comp
		(xo2iobuf
			(_object
				(_port (_int I -4 0 16693(_ent (_in))))
				(_port (_int T -4 0 16693(_ent (_in))))
				(_port (_int PAD -4 0 16693(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -4 0 16690(_ent (_out))))
			)
		)
	)
	(_inst leds_pad_6 0 16696(_comp xo2iobuf)
		(_port
			((I)(PADDO_ipd))
			((T)(GNDI))
			((PAD)(leds6_out))
		)
		(_use (_ent . xo2iobuf)
		)
	)
	(_inst DRIVEGND 0 16698(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 16702
		(_object
			(_prcs
				(line__16704(_arch 0 0 16704(_procedure_call (_trgt(2))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 16668 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 16669 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 16670 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 16671(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 16671(_ent(_string \"leds_6_B"\))))
		(_gen (_int tipd_PADDO -3 0 16673(_ent(((ns 0))((ns 0))))))
		(_gen (_int tpd_PADDO_leds6 -3 0 16674(_ent(((ns 0))((ns 0))))))
		(_port (_int PADDO -4 0 16676(_ent(_in))))
		(_port (_int leds6 -4 0 16676(_ent(_out)(_param_out))))
		(_sig (_int PADDO_ipd -4 0 16685(_arch(_uni((i 1)))(_lastevent)(_param_out))))
		(_sig (_int leds6_out -4 0 16686(_arch(_uni((i 1))))))
		(_sig (_int GNDI -4 0 16688(_arch(_uni))))
		(_var (_int leds6_zd -4 0 16708(_prcs 0((i 1)))))
		(_var (_int leds6_GlitchData -6 0 16709(_prcs 0)))
		(_prcs
			(VitalBehavior(_arch 1 0 16707(_prcs (_simple)(_trgt(1))(_sens(2)(3))(_mon))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
			(_ext VitalPathDelay01 (1 8))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchDataType (1 VitalGlitchDataType)))
		(_type (_ext ~extstd.standard.STRING (0 STRING)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalPathArray01Type (1 VitalPathArray01Type)))
		(_var (_ext vital2000.VITAL_Timing.VitalZeroDelay01 (1 VitalZeroDelay01)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalGlitchKindType (1 VitalGlitchKindType)))
		(_type (_ext ~extstd.standard.SEVERITY_LEVEL (0 SEVERITY_LEVEL)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_static
		(1935959404 54)
	)
	(_model . Structure 2 -1)
)
V 000050 55 1394          1463576579904 Structure
(_unit VHDL (oschb 0 16738(structure 0 16745))
	(_version vc6)
	(_time 1463576579905 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 71242571732626677876632b767672777277797773)
	(_ent
		(_time 1463576579902)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.osch
			(_object
				(_type (_int ~STRING~15128 1 2005(_array -2 ((_uto i 1 i 2147483647)))))
				(_gen (_int NOM_FREQ 0 1 2005(_ent(_string \"2.08"\))))
				(_port (_int STDBY -1 1 2007(_ent (_in))))
				(_port (_int OSC -1 1 2008(_ent (_out))))
				(_port (_int SEDSTDBY -1 1 2008(_ent (_out))))
			)
		)
	)
	(_inst INST10 0 16747(_comp .machxo2.components.osch)
		(_gen
			((NOM_FREQ)(_string \"20.46"\))
		)
		(_port
			((STDBY)(STDBY))
			((OSC)(OSC))
			((SEDSTDBY)(SEDSTDBY))
		)
		(_use (_ent machxo2 osch)
			(_gen
				((NOM_FREQ)(_string \"20.46"\))
			)
		)
	)
	(_object
		(_port (_int STDBY -1 0 16739(_ent(_in))))
		(_port (_int OSC -1 0 16739(_ent(_out))))
		(_port (_int SEDSTDBY -1 0 16739(_ent(_out))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.CHARACTER (1 CHARACTER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000050 55 1752          1463576579910 Structure
(_unit VHDL (inst_clk 0 16758(structure 0 16772))
	(_version vc6)
	(_time 1463576579911 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 71247a70252726667672372b237722772377787724)
	(_ent
		(_time 1463576579908)
	)
	(_vital vital_level0)
	(_comp
		(OSCHB
			(_object
				(_port (_int STDBY -3 0 16780(_ent (_in))))
				(_port (_int OSC -3 0 16780(_ent (_out))))
				(_port (_int SEDSTDBY -3 0 16780(_ent (_out))))
			)
		)
		(gnd
			(_object
				(_port (_int PWR0 -3 0 16777(_ent (_out))))
			)
		)
	)
	(_inst inst_clk_OSCH 0 16783(_comp OSCHB)
		(_port
			((STDBY)(GNDI))
			((OSC)(OSC_out))
			((SEDSTDBY)(_open))
		)
		(_use (_ent . OSCHB)
		)
	)
	(_inst DRIVEGND 0 16785(_comp gnd)
		(_port
			((PWR0)(GNDI))
		)
		(_use (_ent . gnd)
		)
	)
	(_block WireDelay 0 16789
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 16761 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 16762 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 16763 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 16764(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 16764(_ent(_string \"inst_clk"\))))
		(_port (_int OSC -3 0 16766(_ent(_out))))
		(_sig (_int OSC_out -3 0 16773(_arch(_uni((i 1))))))
		(_sig (_int GNDI -3 0 16775(_arch(_uni))))
		(_prcs
			(VitalBehavior(_arch 0 0 16793(_prcs (_simple)(_trgt(0))(_sens(1)))))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
	(_model . Structure 1 -1)
)
V 000050 55 1282          1463576579919 Structure
(_unit VHDL (gsr5mode 0 16815(structure 0 16822))
	(_version vc6)
	(_time 1463576579920 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code 81d4848e83d7d7928584c5db868785878487868682)
	(_ent
		(_time 1463576579917)
	)
	(_vital vital_level0)
	(_comp
		(.machxo2.components.inv
			(_object
				(_port (_int a -1 1 943(_ent (_in((i 1))))))
				(_port (_int z -1 1 944(_ent (_out((i 1))))))
			)
		)
		(.machxo2.components.gsr
			(_object
				(_port (_int gsr -1 1 930(_ent (_in((i 1))))))
			)
		)
	)
	(_inst INST10 0 16825(_comp .machxo2.components.inv)
		(_port
			((a)(GSRP))
			((z)(GSRMODE))
		)
		(_use (_ent machxo2 inv)
			(_port
				((a)(a))
				((z)(z))
			)
		)
	)
	(_inst INST20 0 16827(_comp .machxo2.components.gsr)
		(_port
			((gsr)(GSRMODE))
		)
		(_use (_ent machxo2 gsr)
			(_port
				((gsr)(gsr))
			)
		)
	)
	(_object
		(_port (_int GSRP -1 0 16816(_ent(_in))))
		(_sig (_int GSRMODE -1 0 16823(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000050 55 1813          1463576579935 Structure
(_unit VHDL (gsr_instb 0 16837(structure 0 16853))
	(_version vc6)
	(_time 1463576579936 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code 90c5959e93c6c685c59289ca949793979496929697)
	(_attribute vital vital_level0)
	(_ent
		(_time 1463576579933)
	)
	(_vital vital_level0)
	(_comp
		(GSR5MODE
			(_object
				(_port (_int GSRP -4 0 16859(_ent (_in))))
			)
		)
	)
	(_inst GSR_INST_GSRMODE 0 16862(_comp GSR5MODE)
		(_port
			((GSRP)(GSRNET_ipd))
		)
		(_use (_ent . GSR5MODE)
		)
	)
	(_block WireDelay 0 16866
		(_object
			(_prcs
				(line__16868(_arch 0 0 16868(_procedure_call (_trgt(1))(_sens(0)))))
			)
		)
	)
	(_object
		(_gen (_int TimingChecksOn -1 0 16840 \TRUE\ (_ent((i 1)))))
		(_gen (_int XOn -1 0 16841 \FALSE\ (_ent((i 0)))))
		(_gen (_int MsgOn -1 0 16842 \TRUE\ (_ent((i 1)))))
		(_type (_int ~STRING~12 0 16843(_array -2 ((_uto i 1 i 2147483647)))))
		(_gen (_int InstancePath 0 0 16843(_ent(_string \"GSR_INSTB"\))))
		(_gen (_int tipd_GSRNET -3 0 16845(_ent(((ns 0))((ns 0))))))
		(_port (_int GSRNET -4 0 16847(_ent(_in))))
		(_sig (_int GSRNET_ipd -4 0 16856(_arch(_uni((i 1)))(_param_out))))
		(_prcs
			(VitalBehavior(_arch 1 0 16871(_prcs (_simple)(_sens(1)))))
		)
		(_subprogram
			(_ext VitalWireDelay (1 11))
		)
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.CHARACTER (0 CHARACTER)))
		(_type (_ext ~extvital2000.VITAL_Timing.VitalDelayType01 (1 VitalDelayType01)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (2 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (2 STD_ULOGIC)))
	)
	(_use (std(standard))(vital2000(VITAL_Timing))(ieee(std_logic_1164))(machxo2(components)))
	(_model . Structure 2 -1)
)
V 000050 55 72831         1463576579964 Structure
(_unit VHDL (main 0 16892(structure 0 16902))
	(_version vc6)
	(_time 1463576579965 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\(\C:/lscc/diamond/3.7_x64/active-hdl/vlib/machxo2/src/MACHXO2COMP.vhd\ VHDL i)))
	(_parameters dbg tan)
	(_code affaf9f8f8f8f2b9faaaaffbbef5f7a9faa9fba9aea9a6)
	(_ent
		(_time 1463576579939)
	)
	(_comp
		(SLICE_0
			(_object
				(_port (_int A1 -1 0 17085(_ent (_in))))
				(_port (_int A0 -1 0 17085(_ent (_in))))
				(_port (_int DI1 -1 0 17085(_ent (_in))))
				(_port (_int DI0 -1 0 17086(_ent (_in))))
				(_port (_int LSR -1 0 17086(_ent (_in))))
				(_port (_int CLK -1 0 17086(_ent (_in))))
				(_port (_int FCI -1 0 17087(_ent (_in))))
				(_port (_int F0 -1 0 17087(_ent (_out))))
				(_port (_int Q0 -1 0 17087(_ent (_out))))
				(_port (_int F1 -1 0 17088(_ent (_out))))
				(_port (_int Q1 -1 0 17088(_ent (_out))))
				(_port (_int FCO -1 0 17088(_ent (_out))))
			)
		)
		(SLICE_1
			(_object
				(_port (_int A1 -1 0 17091(_ent (_in))))
				(_port (_int A0 -1 0 17091(_ent (_in))))
				(_port (_int DI1 -1 0 17091(_ent (_in))))
				(_port (_int DI0 -1 0 17092(_ent (_in))))
				(_port (_int LSR -1 0 17092(_ent (_in))))
				(_port (_int CLK -1 0 17092(_ent (_in))))
				(_port (_int FCI -1 0 17093(_ent (_in))))
				(_port (_int F0 -1 0 17093(_ent (_out))))
				(_port (_int Q0 -1 0 17093(_ent (_out))))
				(_port (_int F1 -1 0 17094(_ent (_out))))
				(_port (_int Q1 -1 0 17094(_ent (_out))))
				(_port (_int FCO -1 0 17094(_ent (_out))))
			)
		)
		(SLICE_2
			(_object
				(_port (_int A1 -1 0 17097(_ent (_in))))
				(_port (_int A0 -1 0 17097(_ent (_in))))
				(_port (_int DI1 -1 0 17097(_ent (_in))))
				(_port (_int DI0 -1 0 17098(_ent (_in))))
				(_port (_int LSR -1 0 17098(_ent (_in))))
				(_port (_int CLK -1 0 17098(_ent (_in))))
				(_port (_int FCI -1 0 17099(_ent (_in))))
				(_port (_int F0 -1 0 17099(_ent (_out))))
				(_port (_int Q0 -1 0 17099(_ent (_out))))
				(_port (_int F1 -1 0 17100(_ent (_out))))
				(_port (_int Q1 -1 0 17100(_ent (_out))))
				(_port (_int FCO -1 0 17100(_ent (_out))))
			)
		)
		(SLICE_3
			(_object
				(_port (_int A1 -1 0 17103(_ent (_in))))
				(_port (_int DI1 -1 0 17103(_ent (_in))))
				(_port (_int LSR -1 0 17103(_ent (_in))))
				(_port (_int CLK -1 0 17104(_ent (_in))))
				(_port (_int F1 -1 0 17104(_ent (_out))))
				(_port (_int Q1 -1 0 17104(_ent (_out))))
				(_port (_int FCO -1 0 17105(_ent (_out))))
			)
		)
		(SLICE_4
			(_object
				(_port (_int B0 -1 0 17108(_ent (_in))))
				(_port (_int A0 -1 0 17108(_ent (_in))))
				(_port (_int FCI -1 0 17108(_ent (_in))))
				(_port (_int F1 -1 0 17109(_ent (_out))))
			)
		)
		(SLICE_5
			(_object
				(_port (_int B1 -1 0 17112(_ent (_in))))
				(_port (_int A1 -1 0 17112(_ent (_in))))
				(_port (_int B0 -1 0 17112(_ent (_in))))
				(_port (_int A0 -1 0 17113(_ent (_in))))
				(_port (_int FCI -1 0 17113(_ent (_in))))
				(_port (_int FCO -1 0 17113(_ent (_out))))
			)
		)
		(SLICE_6
			(_object
				(_port (_int B1 -1 0 17116(_ent (_in))))
				(_port (_int A1 -1 0 17116(_ent (_in))))
				(_port (_int B0 -1 0 17116(_ent (_in))))
				(_port (_int A0 -1 0 17117(_ent (_in))))
				(_port (_int FCI -1 0 17117(_ent (_in))))
				(_port (_int FCO -1 0 17117(_ent (_out))))
			)
		)
		(SLICE_7
			(_object
				(_port (_int B1 -1 0 17120(_ent (_in))))
				(_port (_int A1 -1 0 17120(_ent (_in))))
				(_port (_int B0 -1 0 17120(_ent (_in))))
				(_port (_int A0 -1 0 17121(_ent (_in))))
				(_port (_int FCI -1 0 17121(_ent (_in))))
				(_port (_int FCO -1 0 17121(_ent (_out))))
			)
		)
		(SLICE_8
			(_object
				(_port (_int B1 -1 0 17124(_ent (_in))))
				(_port (_int A1 -1 0 17124(_ent (_in))))
				(_port (_int B0 -1 0 17124(_ent (_in))))
				(_port (_int A0 -1 0 17125(_ent (_in))))
				(_port (_int FCI -1 0 17125(_ent (_in))))
				(_port (_int FCO -1 0 17125(_ent (_out))))
			)
		)
		(SLICE_9
			(_object
				(_port (_int A0 -1 0 17128(_ent (_in))))
				(_port (_int DI0 -1 0 17128(_ent (_in))))
				(_port (_int LSR -1 0 17128(_ent (_in))))
				(_port (_int CLK -1 0 17129(_ent (_in))))
				(_port (_int FCI -1 0 17129(_ent (_in))))
				(_port (_int F0 -1 0 17129(_ent (_out))))
				(_port (_int Q0 -1 0 17130(_ent (_out))))
			)
		)
		(SLICE_10
			(_object
				(_port (_int B1 -1 0 17133(_ent (_in))))
				(_port (_int A1 -1 0 17133(_ent (_in))))
				(_port (_int B0 -1 0 17133(_ent (_in))))
				(_port (_int A0 -1 0 17134(_ent (_in))))
				(_port (_int FCI -1 0 17134(_ent (_in))))
				(_port (_int FCO -1 0 17134(_ent (_out))))
			)
		)
		(SLICE_11
			(_object
				(_port (_int A1 -1 0 17137(_ent (_in))))
				(_port (_int A0 -1 0 17137(_ent (_in))))
				(_port (_int DI1 -1 0 17137(_ent (_in))))
				(_port (_int DI0 -1 0 17138(_ent (_in))))
				(_port (_int LSR -1 0 17138(_ent (_in))))
				(_port (_int CLK -1 0 17138(_ent (_in))))
				(_port (_int FCI -1 0 17139(_ent (_in))))
				(_port (_int F0 -1 0 17139(_ent (_out))))
				(_port (_int Q0 -1 0 17139(_ent (_out))))
				(_port (_int F1 -1 0 17140(_ent (_out))))
				(_port (_int Q1 -1 0 17140(_ent (_out))))
				(_port (_int FCO -1 0 17140(_ent (_out))))
			)
		)
		(SLICE_12
			(_object
				(_port (_int B1 -1 0 17143(_ent (_in))))
				(_port (_int A1 -1 0 17143(_ent (_in))))
				(_port (_int B0 -1 0 17143(_ent (_in))))
				(_port (_int A0 -1 0 17144(_ent (_in))))
				(_port (_int FCI -1 0 17144(_ent (_in))))
				(_port (_int FCO -1 0 17144(_ent (_out))))
			)
		)
		(SLICE_13
			(_object
				(_port (_int B1 -1 0 17147(_ent (_in))))
				(_port (_int A1 -1 0 17147(_ent (_in))))
				(_port (_int B0 -1 0 17147(_ent (_in))))
				(_port (_int A0 -1 0 17148(_ent (_in))))
				(_port (_int FCI -1 0 17148(_ent (_in))))
				(_port (_int FCO -1 0 17148(_ent (_out))))
			)
		)
		(SLICE_14
			(_object
				(_port (_int A1 -1 0 17151(_ent (_in))))
				(_port (_int A0 -1 0 17151(_ent (_in))))
				(_port (_int DI1 -1 0 17151(_ent (_in))))
				(_port (_int DI0 -1 0 17152(_ent (_in))))
				(_port (_int LSR -1 0 17152(_ent (_in))))
				(_port (_int CLK -1 0 17152(_ent (_in))))
				(_port (_int FCI -1 0 17153(_ent (_in))))
				(_port (_int F0 -1 0 17153(_ent (_out))))
				(_port (_int Q0 -1 0 17153(_ent (_out))))
				(_port (_int F1 -1 0 17154(_ent (_out))))
				(_port (_int Q1 -1 0 17154(_ent (_out))))
				(_port (_int FCO -1 0 17154(_ent (_out))))
			)
		)
		(SLICE_15
			(_object
				(_port (_int A1 -1 0 17157(_ent (_in))))
				(_port (_int A0 -1 0 17157(_ent (_in))))
				(_port (_int DI1 -1 0 17157(_ent (_in))))
				(_port (_int DI0 -1 0 17158(_ent (_in))))
				(_port (_int LSR -1 0 17158(_ent (_in))))
				(_port (_int CLK -1 0 17158(_ent (_in))))
				(_port (_int FCI -1 0 17159(_ent (_in))))
				(_port (_int F0 -1 0 17159(_ent (_out))))
				(_port (_int Q0 -1 0 17159(_ent (_out))))
				(_port (_int F1 -1 0 17160(_ent (_out))))
				(_port (_int Q1 -1 0 17160(_ent (_out))))
				(_port (_int FCO -1 0 17160(_ent (_out))))
			)
		)
		(SLICE_16
			(_object
				(_port (_int B1 -1 0 17163(_ent (_in))))
				(_port (_int A1 -1 0 17163(_ent (_in))))
				(_port (_int B0 -1 0 17163(_ent (_in))))
				(_port (_int A0 -1 0 17164(_ent (_in))))
				(_port (_int FCI -1 0 17164(_ent (_in))))
				(_port (_int FCO -1 0 17164(_ent (_out))))
			)
		)
		(SLICE_17
			(_object
				(_port (_int B1 -1 0 17167(_ent (_in))))
				(_port (_int A1 -1 0 17167(_ent (_in))))
				(_port (_int B0 -1 0 17167(_ent (_in))))
				(_port (_int A0 -1 0 17168(_ent (_in))))
				(_port (_int FCI -1 0 17168(_ent (_in))))
				(_port (_int FCO -1 0 17168(_ent (_out))))
			)
		)
		(SLICE_18
			(_object
				(_port (_int A1 -1 0 17171(_ent (_in))))
				(_port (_int A0 -1 0 17171(_ent (_in))))
				(_port (_int DI1 -1 0 17171(_ent (_in))))
				(_port (_int DI0 -1 0 17172(_ent (_in))))
				(_port (_int LSR -1 0 17172(_ent (_in))))
				(_port (_int CLK -1 0 17172(_ent (_in))))
				(_port (_int FCI -1 0 17173(_ent (_in))))
				(_port (_int F0 -1 0 17173(_ent (_out))))
				(_port (_int Q0 -1 0 17173(_ent (_out))))
				(_port (_int F1 -1 0 17174(_ent (_out))))
				(_port (_int Q1 -1 0 17174(_ent (_out))))
				(_port (_int FCO -1 0 17174(_ent (_out))))
			)
		)
		(SLICE_19
			(_object
				(_port (_int A1 -1 0 17177(_ent (_in))))
				(_port (_int A0 -1 0 17177(_ent (_in))))
				(_port (_int DI1 -1 0 17177(_ent (_in))))
				(_port (_int DI0 -1 0 17178(_ent (_in))))
				(_port (_int LSR -1 0 17178(_ent (_in))))
				(_port (_int CLK -1 0 17178(_ent (_in))))
				(_port (_int FCI -1 0 17179(_ent (_in))))
				(_port (_int F0 -1 0 17179(_ent (_out))))
				(_port (_int Q0 -1 0 17179(_ent (_out))))
				(_port (_int F1 -1 0 17180(_ent (_out))))
				(_port (_int Q1 -1 0 17180(_ent (_out))))
				(_port (_int FCO -1 0 17180(_ent (_out))))
			)
		)
		(SLICE_20
			(_object
				(_port (_int B1 -1 0 17183(_ent (_in))))
				(_port (_int A1 -1 0 17183(_ent (_in))))
				(_port (_int B0 -1 0 17183(_ent (_in))))
				(_port (_int A0 -1 0 17184(_ent (_in))))
				(_port (_int FCI -1 0 17184(_ent (_in))))
				(_port (_int FCO -1 0 17184(_ent (_out))))
			)
		)
		(SLICE_21
			(_object
				(_port (_int A1 -1 0 17187(_ent (_in))))
				(_port (_int A0 -1 0 17187(_ent (_in))))
				(_port (_int DI1 -1 0 17187(_ent (_in))))
				(_port (_int DI0 -1 0 17188(_ent (_in))))
				(_port (_int LSR -1 0 17188(_ent (_in))))
				(_port (_int CLK -1 0 17188(_ent (_in))))
				(_port (_int FCI -1 0 17189(_ent (_in))))
				(_port (_int F0 -1 0 17189(_ent (_out))))
				(_port (_int Q0 -1 0 17189(_ent (_out))))
				(_port (_int F1 -1 0 17190(_ent (_out))))
				(_port (_int Q1 -1 0 17190(_ent (_out))))
				(_port (_int FCO -1 0 17190(_ent (_out))))
			)
		)
		(SLICE_22
			(_object
				(_port (_int B1 -1 0 17193(_ent (_in))))
				(_port (_int A1 -1 0 17193(_ent (_in))))
				(_port (_int B0 -1 0 17193(_ent (_in))))
				(_port (_int A0 -1 0 17194(_ent (_in))))
				(_port (_int FCI -1 0 17194(_ent (_in))))
				(_port (_int FCO -1 0 17194(_ent (_out))))
			)
		)
		(SLICE_23
			(_object
				(_port (_int A1 -1 0 17197(_ent (_in))))
				(_port (_int A0 -1 0 17197(_ent (_in))))
				(_port (_int DI1 -1 0 17197(_ent (_in))))
				(_port (_int DI0 -1 0 17198(_ent (_in))))
				(_port (_int LSR -1 0 17198(_ent (_in))))
				(_port (_int CLK -1 0 17198(_ent (_in))))
				(_port (_int FCI -1 0 17199(_ent (_in))))
				(_port (_int F0 -1 0 17199(_ent (_out))))
				(_port (_int Q0 -1 0 17199(_ent (_out))))
				(_port (_int F1 -1 0 17200(_ent (_out))))
				(_port (_int Q1 -1 0 17200(_ent (_out))))
				(_port (_int FCO -1 0 17200(_ent (_out))))
			)
		)
		(SLICE_24
			(_object
				(_port (_int B1 -1 0 17203(_ent (_in))))
				(_port (_int A1 -1 0 17203(_ent (_in))))
				(_port (_int FCO -1 0 17203(_ent (_out))))
			)
		)
		(SLICE_25
			(_object
				(_port (_int A1 -1 0 17206(_ent (_in))))
				(_port (_int A0 -1 0 17206(_ent (_in))))
				(_port (_int DI1 -1 0 17206(_ent (_in))))
				(_port (_int DI0 -1 0 17207(_ent (_in))))
				(_port (_int LSR -1 0 17207(_ent (_in))))
				(_port (_int CLK -1 0 17207(_ent (_in))))
				(_port (_int FCI -1 0 17208(_ent (_in))))
				(_port (_int F0 -1 0 17208(_ent (_out))))
				(_port (_int Q0 -1 0 17208(_ent (_out))))
				(_port (_int F1 -1 0 17209(_ent (_out))))
				(_port (_int Q1 -1 0 17209(_ent (_out))))
				(_port (_int FCO -1 0 17209(_ent (_out))))
			)
		)
		(SLICE_26
			(_object
				(_port (_int D1 -1 0 17212(_ent (_in))))
				(_port (_int C1 -1 0 17212(_ent (_in))))
				(_port (_int B1 -1 0 17212(_ent (_in))))
				(_port (_int A1 -1 0 17213(_ent (_in))))
				(_port (_int D0 -1 0 17213(_ent (_in))))
				(_port (_int C0 -1 0 17213(_ent (_in))))
				(_port (_int B0 -1 0 17214(_ent (_in))))
				(_port (_int A0 -1 0 17214(_ent (_in))))
				(_port (_int DI0 -1 0 17214(_ent (_in))))
				(_port (_int CLK -1 0 17215(_ent (_in))))
				(_port (_int F0 -1 0 17215(_ent (_out))))
				(_port (_int Q0 -1 0 17215(_ent (_out))))
				(_port (_int F1 -1 0 17216(_ent (_out))))
			)
		)
		(SLICE_27
			(_object
				(_port (_int D1 -1 0 17219(_ent (_in))))
				(_port (_int C1 -1 0 17219(_ent (_in))))
				(_port (_int B1 -1 0 17219(_ent (_in))))
				(_port (_int A1 -1 0 17220(_ent (_in))))
				(_port (_int D0 -1 0 17220(_ent (_in))))
				(_port (_int C0 -1 0 17220(_ent (_in))))
				(_port (_int B0 -1 0 17221(_ent (_in))))
				(_port (_int A0 -1 0 17221(_ent (_in))))
				(_port (_int DI0 -1 0 17221(_ent (_in))))
				(_port (_int CLK -1 0 17222(_ent (_in))))
				(_port (_int F0 -1 0 17222(_ent (_out))))
				(_port (_int Q0 -1 0 17222(_ent (_out))))
				(_port (_int F1 -1 0 17223(_ent (_out))))
			)
		)
		(SLICE_28
			(_object
				(_port (_int D1 -1 0 17226(_ent (_in))))
				(_port (_int C1 -1 0 17226(_ent (_in))))
				(_port (_int B1 -1 0 17226(_ent (_in))))
				(_port (_int A1 -1 0 17227(_ent (_in))))
				(_port (_int D0 -1 0 17227(_ent (_in))))
				(_port (_int C0 -1 0 17227(_ent (_in))))
				(_port (_int B0 -1 0 17228(_ent (_in))))
				(_port (_int A0 -1 0 17228(_ent (_in))))
				(_port (_int DI0 -1 0 17228(_ent (_in))))
				(_port (_int CLK -1 0 17229(_ent (_in))))
				(_port (_int F0 -1 0 17229(_ent (_out))))
				(_port (_int Q0 -1 0 17229(_ent (_out))))
				(_port (_int F1 -1 0 17230(_ent (_out))))
			)
		)
		(SLICE_29
			(_object
				(_port (_int D1 -1 0 17233(_ent (_in))))
				(_port (_int C1 -1 0 17233(_ent (_in))))
				(_port (_int B1 -1 0 17233(_ent (_in))))
				(_port (_int A1 -1 0 17234(_ent (_in))))
				(_port (_int D0 -1 0 17234(_ent (_in))))
				(_port (_int C0 -1 0 17234(_ent (_in))))
				(_port (_int B0 -1 0 17235(_ent (_in))))
				(_port (_int DI0 -1 0 17235(_ent (_in))))
				(_port (_int LSR -1 0 17235(_ent (_in))))
				(_port (_int CLK -1 0 17236(_ent (_in))))
				(_port (_int F0 -1 0 17236(_ent (_out))))
				(_port (_int Q0 -1 0 17236(_ent (_out))))
				(_port (_int F1 -1 0 17237(_ent (_out))))
			)
		)
		(SLICE_32
			(_object
				(_port (_int D1 -1 0 17240(_ent (_in))))
				(_port (_int B1 -1 0 17240(_ent (_in))))
				(_port (_int A1 -1 0 17240(_ent (_in))))
				(_port (_int D0 -1 0 17241(_ent (_in))))
				(_port (_int C0 -1 0 17241(_ent (_in))))
				(_port (_int B0 -1 0 17241(_ent (_in))))
				(_port (_int A0 -1 0 17242(_ent (_in))))
				(_port (_int DI1 -1 0 17242(_ent (_in))))
				(_port (_int DI0 -1 0 17242(_ent (_in))))
				(_port (_int CLK -1 0 17243(_ent (_in))))
				(_port (_int F0 -1 0 17243(_ent (_out))))
				(_port (_int Q0 -1 0 17243(_ent (_out))))
				(_port (_int F1 -1 0 17244(_ent (_out))))
				(_port (_int Q1 -1 0 17244(_ent (_out))))
			)
		)
		(SLICE_33
			(_object
				(_port (_int D1 -1 0 17247(_ent (_in))))
				(_port (_int C1 -1 0 17247(_ent (_in))))
				(_port (_int B1 -1 0 17247(_ent (_in))))
				(_port (_int D0 -1 0 17248(_ent (_in))))
				(_port (_int B0 -1 0 17248(_ent (_in))))
				(_port (_int A0 -1 0 17248(_ent (_in))))
				(_port (_int DI0 -1 0 17249(_ent (_in))))
				(_port (_int CLK -1 0 17249(_ent (_in))))
				(_port (_int F0 -1 0 17249(_ent (_out))))
				(_port (_int Q0 -1 0 17250(_ent (_out))))
				(_port (_int F1 -1 0 17250(_ent (_out))))
			)
		)
		(SLICE_34
			(_object
				(_port (_int B1 -1 0 17253(_ent (_in))))
				(_port (_int D0 -1 0 17253(_ent (_in))))
				(_port (_int DI0 -1 0 17253(_ent (_in))))
				(_port (_int CE -1 0 17254(_ent (_in))))
				(_port (_int CLK -1 0 17254(_ent (_in))))
				(_port (_int F0 -1 0 17254(_ent (_out))))
				(_port (_int Q0 -1 0 17255(_ent (_out))))
				(_port (_int F1 -1 0 17255(_ent (_out))))
			)
		)
		(SLICE_37
			(_object
				(_port (_int D1 -1 0 17258(_ent (_in))))
				(_port (_int C1 -1 0 17258(_ent (_in))))
				(_port (_int B1 -1 0 17258(_ent (_in))))
				(_port (_int A1 -1 0 17259(_ent (_in))))
				(_port (_int D0 -1 0 17259(_ent (_in))))
				(_port (_int A0 -1 0 17259(_ent (_in))))
				(_port (_int DI0 -1 0 17260(_ent (_in))))
				(_port (_int LSR -1 0 17260(_ent (_in))))
				(_port (_int CLK -1 0 17260(_ent (_in))))
				(_port (_int F0 -1 0 17261(_ent (_out))))
				(_port (_int Q0 -1 0 17261(_ent (_out))))
				(_port (_int F1 -1 0 17261(_ent (_out))))
			)
		)
		(SLICE_38
			(_object
				(_port (_int D1 -1 0 17264(_ent (_in))))
				(_port (_int C1 -1 0 17264(_ent (_in))))
				(_port (_int B1 -1 0 17264(_ent (_in))))
				(_port (_int A1 -1 0 17265(_ent (_in))))
				(_port (_int D0 -1 0 17265(_ent (_in))))
				(_port (_int C0 -1 0 17265(_ent (_in))))
				(_port (_int B0 -1 0 17266(_ent (_in))))
				(_port (_int A0 -1 0 17266(_ent (_in))))
				(_port (_int DI1 -1 0 17266(_ent (_in))))
				(_port (_int DI0 -1 0 17267(_ent (_in))))
				(_port (_int CE -1 0 17267(_ent (_in))))
				(_port (_int CLK -1 0 17267(_ent (_in))))
				(_port (_int F0 -1 0 17268(_ent (_out))))
				(_port (_int Q0 -1 0 17268(_ent (_out))))
				(_port (_int F1 -1 0 17268(_ent (_out))))
				(_port (_int Q1 -1 0 17269(_ent (_out))))
			)
		)
		(SLICE_39
			(_object
				(_port (_int B0 -1 0 17272(_ent (_in))))
				(_port (_int M0 -1 0 17272(_ent (_in))))
				(_port (_int CE -1 0 17272(_ent (_in))))
				(_port (_int CLK -1 0 17273(_ent (_in))))
				(_port (_int F0 -1 0 17273(_ent (_out))))
				(_port (_int Q0 -1 0 17273(_ent (_out))))
				(_port (_int F1 -1 0 17274(_ent (_out))))
			)
		)
		(SLICE_40
			(_object
				(_port (_int D1 -1 0 17277(_ent (_in))))
				(_port (_int C1 -1 0 17277(_ent (_in))))
				(_port (_int A1 -1 0 17277(_ent (_in))))
				(_port (_int D0 -1 0 17278(_ent (_in))))
				(_port (_int C0 -1 0 17278(_ent (_in))))
				(_port (_int B0 -1 0 17278(_ent (_in))))
				(_port (_int A0 -1 0 17279(_ent (_in))))
				(_port (_int DI0 -1 0 17279(_ent (_in))))
				(_port (_int M1 -1 0 17279(_ent (_in))))
				(_port (_int CE -1 0 17280(_ent (_in))))
				(_port (_int CLK -1 0 17280(_ent (_in))))
				(_port (_int F0 -1 0 17280(_ent (_out))))
				(_port (_int Q0 -1 0 17281(_ent (_out))))
				(_port (_int F1 -1 0 17281(_ent (_out))))
				(_port (_int Q1 -1 0 17281(_ent (_out))))
			)
		)
		(SLICE_41
			(_object
				(_port (_int D1 -1 0 17284(_ent (_in))))
				(_port (_int C1 -1 0 17284(_ent (_in))))
				(_port (_int B1 -1 0 17284(_ent (_in))))
				(_port (_int A1 -1 0 17285(_ent (_in))))
				(_port (_int D0 -1 0 17285(_ent (_in))))
				(_port (_int C0 -1 0 17285(_ent (_in))))
				(_port (_int B0 -1 0 17286(_ent (_in))))
				(_port (_int A0 -1 0 17286(_ent (_in))))
				(_port (_int DI1 -1 0 17286(_ent (_in))))
				(_port (_int DI0 -1 0 17287(_ent (_in))))
				(_port (_int CE -1 0 17287(_ent (_in))))
				(_port (_int CLK -1 0 17287(_ent (_in))))
				(_port (_int F0 -1 0 17288(_ent (_out))))
				(_port (_int Q0 -1 0 17288(_ent (_out))))
				(_port (_int F1 -1 0 17288(_ent (_out))))
				(_port (_int Q1 -1 0 17289(_ent (_out))))
			)
		)
		(SLICE_42
			(_object
				(_port (_int D1 -1 0 17292(_ent (_in))))
				(_port (_int C1 -1 0 17292(_ent (_in))))
				(_port (_int B1 -1 0 17292(_ent (_in))))
				(_port (_int A1 -1 0 17293(_ent (_in))))
				(_port (_int D0 -1 0 17293(_ent (_in))))
				(_port (_int C0 -1 0 17293(_ent (_in))))
				(_port (_int B0 -1 0 17294(_ent (_in))))
				(_port (_int A0 -1 0 17294(_ent (_in))))
				(_port (_int DI1 -1 0 17294(_ent (_in))))
				(_port (_int DI0 -1 0 17295(_ent (_in))))
				(_port (_int CE -1 0 17295(_ent (_in))))
				(_port (_int CLK -1 0 17295(_ent (_in))))
				(_port (_int F0 -1 0 17296(_ent (_out))))
				(_port (_int Q0 -1 0 17296(_ent (_out))))
				(_port (_int F1 -1 0 17296(_ent (_out))))
				(_port (_int Q1 -1 0 17297(_ent (_out))))
			)
		)
		(SLICE_43
			(_object
				(_port (_int D1 -1 0 17300(_ent (_in))))
				(_port (_int C1 -1 0 17300(_ent (_in))))
				(_port (_int B1 -1 0 17300(_ent (_in))))
				(_port (_int A1 -1 0 17301(_ent (_in))))
				(_port (_int D0 -1 0 17301(_ent (_in))))
				(_port (_int C0 -1 0 17301(_ent (_in))))
				(_port (_int B0 -1 0 17302(_ent (_in))))
				(_port (_int A0 -1 0 17302(_ent (_in))))
				(_port (_int DI1 -1 0 17302(_ent (_in))))
				(_port (_int DI0 -1 0 17303(_ent (_in))))
				(_port (_int CE -1 0 17303(_ent (_in))))
				(_port (_int CLK -1 0 17303(_ent (_in))))
				(_port (_int F0 -1 0 17304(_ent (_out))))
				(_port (_int Q0 -1 0 17304(_ent (_out))))
				(_port (_int F1 -1 0 17304(_ent (_out))))
				(_port (_int Q1 -1 0 17305(_ent (_out))))
			)
		)
		(SLICE_44
			(_object
				(_port (_int D1 -1 0 17308(_ent (_in))))
				(_port (_int C1 -1 0 17308(_ent (_in))))
				(_port (_int B1 -1 0 17308(_ent (_in))))
				(_port (_int A1 -1 0 17309(_ent (_in))))
				(_port (_int D0 -1 0 17309(_ent (_in))))
				(_port (_int C0 -1 0 17309(_ent (_in))))
				(_port (_int B0 -1 0 17310(_ent (_in))))
				(_port (_int A0 -1 0 17310(_ent (_in))))
				(_port (_int DI1 -1 0 17310(_ent (_in))))
				(_port (_int DI0 -1 0 17311(_ent (_in))))
				(_port (_int CE -1 0 17311(_ent (_in))))
				(_port (_int CLK -1 0 17311(_ent (_in))))
				(_port (_int F0 -1 0 17312(_ent (_out))))
				(_port (_int Q0 -1 0 17312(_ent (_out))))
				(_port (_int F1 -1 0 17312(_ent (_out))))
				(_port (_int Q1 -1 0 17313(_ent (_out))))
			)
		)
		(SLICE_45
			(_object
				(_port (_int D1 -1 0 17316(_ent (_in))))
				(_port (_int C1 -1 0 17316(_ent (_in))))
				(_port (_int A1 -1 0 17316(_ent (_in))))
				(_port (_int D0 -1 0 17317(_ent (_in))))
				(_port (_int C0 -1 0 17317(_ent (_in))))
				(_port (_int B0 -1 0 17317(_ent (_in))))
				(_port (_int A0 -1 0 17318(_ent (_in))))
				(_port (_int DI0 -1 0 17318(_ent (_in))))
				(_port (_int CE -1 0 17318(_ent (_in))))
				(_port (_int CLK -1 0 17319(_ent (_in))))
				(_port (_int F0 -1 0 17319(_ent (_out))))
				(_port (_int Q0 -1 0 17319(_ent (_out))))
				(_port (_int F1 -1 0 17320(_ent (_out))))
			)
		)
		(SLICE_46
			(_object
				(_port (_int D1 -1 0 17323(_ent (_in))))
				(_port (_int C1 -1 0 17323(_ent (_in))))
				(_port (_int B1 -1 0 17323(_ent (_in))))
				(_port (_int D0 -1 0 17324(_ent (_in))))
				(_port (_int C0 -1 0 17324(_ent (_in))))
				(_port (_int B0 -1 0 17324(_ent (_in))))
				(_port (_int A0 -1 0 17325(_ent (_in))))
				(_port (_int DI0 -1 0 17325(_ent (_in))))
				(_port (_int CLK -1 0 17325(_ent (_in))))
				(_port (_int F0 -1 0 17326(_ent (_out))))
				(_port (_int Q0 -1 0 17326(_ent (_out))))
				(_port (_int F1 -1 0 17326(_ent (_out))))
			)
		)
		(SLICE_47
			(_object
				(_port (_int B1 -1 0 17329(_ent (_in))))
				(_port (_int A0 -1 0 17329(_ent (_in))))
				(_port (_int M0 -1 0 17329(_ent (_in))))
				(_port (_int CE -1 0 17330(_ent (_in))))
				(_port (_int CLK -1 0 17330(_ent (_in))))
				(_port (_int F0 -1 0 17330(_ent (_out))))
				(_port (_int Q0 -1 0 17331(_ent (_out))))
				(_port (_int F1 -1 0 17331(_ent (_out))))
			)
		)
		(SLICE_48
			(_object
				(_port (_int D1 -1 0 17334(_ent (_in))))
				(_port (_int C1 -1 0 17334(_ent (_in))))
				(_port (_int B1 -1 0 17334(_ent (_in))))
				(_port (_int A1 -1 0 17335(_ent (_in))))
				(_port (_int D0 -1 0 17335(_ent (_in))))
				(_port (_int A0 -1 0 17335(_ent (_in))))
				(_port (_int DI0 -1 0 17336(_ent (_in))))
				(_port (_int CE -1 0 17336(_ent (_in))))
				(_port (_int CLK -1 0 17336(_ent (_in))))
				(_port (_int F0 -1 0 17337(_ent (_out))))
				(_port (_int Q0 -1 0 17337(_ent (_out))))
				(_port (_int F1 -1 0 17337(_ent (_out))))
			)
		)
		(SLICE_49
			(_object
				(_port (_int D1 -1 0 17340(_ent (_in))))
				(_port (_int C1 -1 0 17340(_ent (_in))))
				(_port (_int B1 -1 0 17340(_ent (_in))))
				(_port (_int A1 -1 0 17341(_ent (_in))))
				(_port (_int D0 -1 0 17341(_ent (_in))))
				(_port (_int C0 -1 0 17341(_ent (_in))))
				(_port (_int B0 -1 0 17342(_ent (_in))))
				(_port (_int A0 -1 0 17342(_ent (_in))))
				(_port (_int DI0 -1 0 17342(_ent (_in))))
				(_port (_int M1 -1 0 17343(_ent (_in))))
				(_port (_int LSR -1 0 17343(_ent (_in))))
				(_port (_int CLK -1 0 17343(_ent (_in))))
				(_port (_int F0 -1 0 17344(_ent (_out))))
				(_port (_int Q0 -1 0 17344(_ent (_out))))
				(_port (_int F1 -1 0 17344(_ent (_out))))
				(_port (_int Q1 -1 0 17345(_ent (_out))))
			)
		)
		(SLICE_50
			(_object
				(_port (_int D1 -1 0 17348(_ent (_in))))
				(_port (_int C1 -1 0 17348(_ent (_in))))
				(_port (_int D0 -1 0 17348(_ent (_in))))
				(_port (_int C0 -1 0 17349(_ent (_in))))
				(_port (_int B0 -1 0 17349(_ent (_in))))
				(_port (_int A0 -1 0 17349(_ent (_in))))
				(_port (_int DI0 -1 0 17350(_ent (_in))))
				(_port (_int CLK -1 0 17350(_ent (_in))))
				(_port (_int F0 -1 0 17350(_ent (_out))))
				(_port (_int Q0 -1 0 17351(_ent (_out))))
				(_port (_int F1 -1 0 17351(_ent (_out))))
			)
		)
		(SLICE_51
			(_object
				(_port (_int D1 -1 0 17354(_ent (_in))))
				(_port (_int C1 -1 0 17354(_ent (_in))))
				(_port (_int B1 -1 0 17354(_ent (_in))))
				(_port (_int A1 -1 0 17355(_ent (_in))))
				(_port (_int D0 -1 0 17355(_ent (_in))))
				(_port (_int C0 -1 0 17355(_ent (_in))))
				(_port (_int B0 -1 0 17356(_ent (_in))))
				(_port (_int DI1 -1 0 17356(_ent (_in))))
				(_port (_int DI0 -1 0 17356(_ent (_in))))
				(_port (_int CLK -1 0 17357(_ent (_in))))
				(_port (_int F0 -1 0 17357(_ent (_out))))
				(_port (_int Q0 -1 0 17357(_ent (_out))))
				(_port (_int F1 -1 0 17358(_ent (_out))))
				(_port (_int Q1 -1 0 17358(_ent (_out))))
			)
		)
		(SLICE_52
			(_object
				(_port (_int D1 -1 0 17361(_ent (_in))))
				(_port (_int C1 -1 0 17361(_ent (_in))))
				(_port (_int B1 -1 0 17361(_ent (_in))))
				(_port (_int A1 -1 0 17362(_ent (_in))))
				(_port (_int D0 -1 0 17362(_ent (_in))))
				(_port (_int C0 -1 0 17362(_ent (_in))))
				(_port (_int B0 -1 0 17363(_ent (_in))))
				(_port (_int A0 -1 0 17363(_ent (_in))))
				(_port (_int DI1 -1 0 17363(_ent (_in))))
				(_port (_int DI0 -1 0 17364(_ent (_in))))
				(_port (_int CLK -1 0 17364(_ent (_in))))
				(_port (_int F0 -1 0 17364(_ent (_out))))
				(_port (_int Q0 -1 0 17365(_ent (_out))))
				(_port (_int F1 -1 0 17365(_ent (_out))))
				(_port (_int Q1 -1 0 17365(_ent (_out))))
			)
		)
		(SLICE_53
			(_object
				(_port (_int D1 -1 0 17368(_ent (_in))))
				(_port (_int C1 -1 0 17368(_ent (_in))))
				(_port (_int B1 -1 0 17368(_ent (_in))))
				(_port (_int A1 -1 0 17369(_ent (_in))))
				(_port (_int D0 -1 0 17369(_ent (_in))))
				(_port (_int C0 -1 0 17369(_ent (_in))))
				(_port (_int B0 -1 0 17370(_ent (_in))))
				(_port (_int A0 -1 0 17370(_ent (_in))))
				(_port (_int DI0 -1 0 17370(_ent (_in))))
				(_port (_int CLK -1 0 17371(_ent (_in))))
				(_port (_int F0 -1 0 17371(_ent (_out))))
				(_port (_int Q0 -1 0 17371(_ent (_out))))
				(_port (_int F1 -1 0 17372(_ent (_out))))
			)
		)
		(SLICE_54
			(_object
				(_port (_int D1 -1 0 17375(_ent (_in))))
				(_port (_int C1 -1 0 17375(_ent (_in))))
				(_port (_int B1 -1 0 17375(_ent (_in))))
				(_port (_int A1 -1 0 17376(_ent (_in))))
				(_port (_int D0 -1 0 17376(_ent (_in))))
				(_port (_int C0 -1 0 17376(_ent (_in))))
				(_port (_int B0 -1 0 17377(_ent (_in))))
				(_port (_int A0 -1 0 17377(_ent (_in))))
				(_port (_int DI0 -1 0 17377(_ent (_in))))
				(_port (_int CLK -1 0 17378(_ent (_in))))
				(_port (_int F0 -1 0 17378(_ent (_out))))
				(_port (_int Q0 -1 0 17378(_ent (_out))))
				(_port (_int F1 -1 0 17379(_ent (_out))))
			)
		)
		(i3392_SLICE_55
			(_object
				(_port (_int D1 -1 0 17382(_ent (_in))))
				(_port (_int C1 -1 0 17382(_ent (_in))))
				(_port (_int B1 -1 0 17382(_ent (_in))))
				(_port (_int A1 -1 0 17383(_ent (_in))))
				(_port (_int D0 -1 0 17383(_ent (_in))))
				(_port (_int C0 -1 0 17383(_ent (_in))))
				(_port (_int B0 -1 0 17384(_ent (_in))))
				(_port (_int A0 -1 0 17384(_ent (_in))))
				(_port (_int M0 -1 0 17384(_ent (_in))))
				(_port (_int OFX0 -1 0 17385(_ent (_out))))
			)
		)
		(SLICE_56
			(_object
				(_port (_int D1 -1 0 17388(_ent (_in))))
				(_port (_int C1 -1 0 17388(_ent (_in))))
				(_port (_int B1 -1 0 17388(_ent (_in))))
				(_port (_int A1 -1 0 17389(_ent (_in))))
				(_port (_int D0 -1 0 17389(_ent (_in))))
				(_port (_int C0 -1 0 17389(_ent (_in))))
				(_port (_int A0 -1 0 17390(_ent (_in))))
				(_port (_int M1 -1 0 17390(_ent (_in))))
				(_port (_int M0 -1 0 17390(_ent (_in))))
				(_port (_int CE -1 0 17391(_ent (_in))))
				(_port (_int CLK -1 0 17391(_ent (_in))))
				(_port (_int F0 -1 0 17391(_ent (_out))))
				(_port (_int Q0 -1 0 17392(_ent (_out))))
				(_port (_int F1 -1 0 17392(_ent (_out))))
				(_port (_int Q1 -1 0 17392(_ent (_out))))
			)
		)
		(SLICE_57
			(_object
				(_port (_int D1 -1 0 17395(_ent (_in))))
				(_port (_int C1 -1 0 17395(_ent (_in))))
				(_port (_int B1 -1 0 17395(_ent (_in))))
				(_port (_int A1 -1 0 17396(_ent (_in))))
				(_port (_int D0 -1 0 17396(_ent (_in))))
				(_port (_int C0 -1 0 17396(_ent (_in))))
				(_port (_int A0 -1 0 17397(_ent (_in))))
				(_port (_int F0 -1 0 17397(_ent (_out))))
				(_port (_int F1 -1 0 17397(_ent (_out))))
			)
		)
		(SLICE_58
			(_object
				(_port (_int D1 -1 0 17400(_ent (_in))))
				(_port (_int C1 -1 0 17400(_ent (_in))))
				(_port (_int B1 -1 0 17400(_ent (_in))))
				(_port (_int A1 -1 0 17401(_ent (_in))))
				(_port (_int C0 -1 0 17401(_ent (_in))))
				(_port (_int B0 -1 0 17401(_ent (_in))))
				(_port (_int F0 -1 0 17402(_ent (_out))))
				(_port (_int F1 -1 0 17402(_ent (_out))))
			)
		)
		(inst_lcd_sender_SLICE_59
			(_object
				(_port (_int D1 -1 0 17405(_ent (_in))))
				(_port (_int C1 -1 0 17405(_ent (_in))))
				(_port (_int B1 -1 0 17405(_ent (_in))))
				(_port (_int A1 -1 0 17406(_ent (_in))))
				(_port (_int D0 -1 0 17406(_ent (_in))))
				(_port (_int C0 -1 0 17406(_ent (_in))))
				(_port (_int B0 -1 0 17407(_ent (_in))))
				(_port (_int A0 -1 0 17407(_ent (_in))))
				(_port (_int F0 -1 0 17407(_ent (_out))))
				(_port (_int F1 -1 0 17408(_ent (_out))))
			)
		)
		(SLICE_60
			(_object
				(_port (_int D1 -1 0 17411(_ent (_in))))
				(_port (_int C1 -1 0 17411(_ent (_in))))
				(_port (_int B1 -1 0 17411(_ent (_in))))
				(_port (_int A1 -1 0 17412(_ent (_in))))
				(_port (_int D0 -1 0 17412(_ent (_in))))
				(_port (_int C0 -1 0 17412(_ent (_in))))
				(_port (_int B0 -1 0 17413(_ent (_in))))
				(_port (_int A0 -1 0 17413(_ent (_in))))
				(_port (_int F0 -1 0 17413(_ent (_out))))
				(_port (_int F1 -1 0 17414(_ent (_out))))
			)
		)
		(SLICE_61
			(_object
				(_port (_int D1 -1 0 17417(_ent (_in))))
				(_port (_int C1 -1 0 17417(_ent (_in))))
				(_port (_int B1 -1 0 17417(_ent (_in))))
				(_port (_int A1 -1 0 17418(_ent (_in))))
				(_port (_int D0 -1 0 17418(_ent (_in))))
				(_port (_int C0 -1 0 17418(_ent (_in))))
				(_port (_int B0 -1 0 17419(_ent (_in))))
				(_port (_int A0 -1 0 17419(_ent (_in))))
				(_port (_int M1 -1 0 17419(_ent (_in))))
				(_port (_int M0 -1 0 17420(_ent (_in))))
				(_port (_int CE -1 0 17420(_ent (_in))))
				(_port (_int CLK -1 0 17420(_ent (_in))))
				(_port (_int F0 -1 0 17421(_ent (_out))))
				(_port (_int Q0 -1 0 17421(_ent (_out))))
				(_port (_int F1 -1 0 17421(_ent (_out))))
				(_port (_int Q1 -1 0 17422(_ent (_out))))
			)
		)
		(inst_lcd_sender_SLICE_62
			(_object
				(_port (_int D1 -1 0 17425(_ent (_in))))
				(_port (_int C1 -1 0 17425(_ent (_in))))
				(_port (_int D0 -1 0 17425(_ent (_in))))
				(_port (_int C0 -1 0 17426(_ent (_in))))
				(_port (_int B0 -1 0 17426(_ent (_in))))
				(_port (_int A0 -1 0 17426(_ent (_in))))
				(_port (_int F0 -1 0 17427(_ent (_out))))
				(_port (_int F1 -1 0 17427(_ent (_out))))
			)
		)
		(SLICE_63
			(_object
				(_port (_int C1 -1 0 17430(_ent (_in))))
				(_port (_int C0 -1 0 17430(_ent (_in))))
				(_port (_int A0 -1 0 17430(_ent (_in))))
				(_port (_int F0 -1 0 17431(_ent (_out))))
				(_port (_int F1 -1 0 17431(_ent (_out))))
			)
		)
		(leds_7_B
			(_object
				(_port (_int PADDO -1 0 17434(_ent (_in))))
				(_port (_int leds7 -1 0 17434(_ent (_out))))
			)
		)
		(synch_rstB
			(_object
				(_port (_int PADDI -1 0 17437(_ent (_out))))
				(_port (_int synchrst -1 0 17437(_ent (_in))))
			)
		)
		(lcd_rsB
			(_object
				(_port (_int PADDO -1 0 17440(_ent (_in))))
				(_port (_int lcdrs -1 0 17440(_ent (_out))))
			)
		)
		(lcd_resetB
			(_object
				(_port (_int PADDO -1 0 17443(_ent (_in))))
				(_port (_int lcdreset -1 0 17443(_ent (_out))))
			)
		)
		(lcd_wrB
			(_object
				(_port (_int PADDO -1 0 17446(_ent (_in))))
				(_port (_int lcdwr -1 0 17446(_ent (_out))))
			)
		)
		(lcd_LCDBus_0_B
			(_object
				(_port (_int PADDO -1 0 17449(_ent (_in))))
				(_port (_int lcdLCDBus0 -1 0 17449(_ent (_out))))
			)
		)
		(lcd_LCDBus_1_B
			(_object
				(_port (_int PADDO -1 0 17452(_ent (_in))))
				(_port (_int lcdLCDBus1 -1 0 17452(_ent (_out))))
			)
		)
		(lcd_LCDBus_2_B
			(_object
				(_port (_int PADDO -1 0 17455(_ent (_in))))
				(_port (_int lcdLCDBus2 -1 0 17455(_ent (_out))))
			)
		)
		(lcd_LCDBus_3_B
			(_object
				(_port (_int PADDO -1 0 17458(_ent (_in))))
				(_port (_int lcdLCDBus3 -1 0 17458(_ent (_out))))
			)
		)
		(lcd_LCDBus_4_B
			(_object
				(_port (_int PADDO -1 0 17461(_ent (_in))))
				(_port (_int lcdLCDBus4 -1 0 17461(_ent (_out))))
			)
		)
		(lcd_LCDBus_5_B
			(_object
				(_port (_int PADDO -1 0 17464(_ent (_in))))
				(_port (_int lcdLCDBus5 -1 0 17464(_ent (_out))))
			)
		)
		(lcd_LCDBus_6_B
			(_object
				(_port (_int PADDO -1 0 17467(_ent (_in))))
				(_port (_int lcdLCDBus6 -1 0 17467(_ent (_out))))
			)
		)
		(lcd_LCDBus_7_B
			(_object
				(_port (_int PADDO -1 0 17470(_ent (_in))))
				(_port (_int lcdLCDBus7 -1 0 17470(_ent (_out))))
			)
		)
		(lcd_LCDBus_8_B
			(_object
				(_port (_int PADDO -1 0 17473(_ent (_in))))
				(_port (_int lcdLCDBus8 -1 0 17473(_ent (_out))))
			)
		)
		(lcd_LCDBus_9_B
			(_object
				(_port (_int PADDO -1 0 17476(_ent (_in))))
				(_port (_int lcdLCDBus9 -1 0 17476(_ent (_out))))
			)
		)
		(lcd_LCDBus_10_B
			(_object
				(_port (_int PADDO -1 0 17479(_ent (_in))))
				(_port (_int lcdLCDBus10 -1 0 17479(_ent (_out))))
			)
		)
		(lcd_LCDBus_11_B
			(_object
				(_port (_int PADDO -1 0 17482(_ent (_in))))
				(_port (_int lcdLCDBus11 -1 0 17482(_ent (_out))))
			)
		)
		(lcd_LCDBus_12_B
			(_object
				(_port (_int PADDO -1 0 17485(_ent (_in))))
				(_port (_int lcdLCDBus12 -1 0 17485(_ent (_out))))
			)
		)
		(lcd_LCDBus_13_B
			(_object
				(_port (_int PADDO -1 0 17488(_ent (_in))))
				(_port (_int lcdLCDBus13 -1 0 17488(_ent (_out))))
			)
		)
		(lcd_LCDBus_14_B
			(_object
				(_port (_int PADDO -1 0 17491(_ent (_in))))
				(_port (_int lcdLCDBus14 -1 0 17491(_ent (_out))))
			)
		)
		(lcd_LCDBus_15_B
			(_object
				(_port (_int PADDO -1 0 17494(_ent (_in))))
				(_port (_int lcdLCDBus15 -1 0 17494(_ent (_out))))
			)
		)
		(leds_0_B
			(_object
				(_port (_int PADDO -1 0 17497(_ent (_in))))
				(_port (_int leds0 -1 0 17497(_ent (_out))))
			)
		)
		(leds_1_B
			(_object
				(_port (_int PADDO -1 0 17500(_ent (_in))))
				(_port (_int leds1 -1 0 17500(_ent (_out))))
			)
		)
		(leds_2_B
			(_object
				(_port (_int PADDO -1 0 17503(_ent (_in))))
				(_port (_int leds2 -1 0 17503(_ent (_out))))
			)
		)
		(leds_3_B
			(_object
				(_port (_int PADDO -1 0 17506(_ent (_in))))
				(_port (_int leds3 -1 0 17506(_ent (_out))))
			)
		)
		(leds_4_B
			(_object
				(_port (_int PADDO -1 0 17509(_ent (_in))))
				(_port (_int leds4 -1 0 17509(_ent (_out))))
			)
		)
		(leds_5_B
			(_object
				(_port (_int PADDO -1 0 17512(_ent (_in))))
				(_port (_int leds5 -1 0 17512(_ent (_out))))
			)
		)
		(leds_6_B
			(_object
				(_port (_int PADDO -1 0 17515(_ent (_in))))
				(_port (_int leds6 -1 0 17515(_ent (_out))))
			)
		)
		(inst_clk
			(_object
				(_port (_int OSC -1 0 17518(_ent (_out))))
			)
		)
		(GSR_INSTB
			(_object
				(_port (_int GSRNET -1 0 17521(_ent (_in))))
			)
		)
		(.machxo2.components.pur
			(_object
				(_gen (_int RST_PULSE -2 1 1352(_ent((i 1)))))
				(_port (_int pur -1 1 1354(_ent (_in((i 1))))))
			)
		)
	)
	(_inst SLICE_0I 0 17524(_comp SLICE_0)
		(_port
			((A1)(count_6))
			((A0)(count_5))
			((DI1)(n119))
			((DI0)(n120))
			((LSR)(clk133_enable_20))
			((CLK)(clk133))
			((FCI)(n4141))
			((F0)(n120))
			((Q0)(count_5))
			((F1)(n119))
			((Q1)(count_6))
			((FCO)(n4142))
		)
		(_use (_ent . SLICE_0)
		)
	)
	(_inst SLICE_1I 0 17528(_comp SLICE_1)
		(_port
			((A1)(count_4))
			((A0)(count_3))
			((DI1)(n121))
			((DI0)(n122))
			((LSR)(clk133_enable_20))
			((CLK)(clk133))
			((FCI)(n4140))
			((F0)(n122))
			((Q0)(count_3))
			((F1)(n121))
			((Q1)(count_4))
			((FCO)(n4141))
		)
		(_use (_ent . SLICE_1)
		)
	)
	(_inst SLICE_2I 0 17532(_comp SLICE_2)
		(_port
			((A1)(count_2))
			((A0)(count_1))
			((DI1)(n123))
			((DI0)(n124))
			((LSR)(clk133_enable_20))
			((CLK)(clk133))
			((FCI)(n4139))
			((F0)(n124))
			((Q0)(count_1))
			((F1)(n123))
			((Q1)(count_2))
			((FCO)(n4140))
		)
		(_use (_ent . SLICE_2)
		)
	)
	(_inst SLICE_3I 0 17536(_comp SLICE_3)
		(_port
			((A1)(count_0))
			((DI1)(n125))
			((LSR)(clk133_enable_20))
			((CLK)(clk133))
			((F1)(n125))
			((Q1)(count_0))
			((FCO)(n4139))
		)
		(_use (_ent . SLICE_3)
		)
	)
	(_inst SLICE_4I 0 17539(_comp SLICE_4)
		(_port
			((B0)(count_23))
			((A0)(waitcounter_20))
			((FCI)(n4138))
			((F1)(clk133_enable_20))
		)
		(_use (_ent . SLICE_4)
		)
	)
	(_inst SLICE_5I 0 17542(_comp SLICE_5)
		(_port
			((B1)(count_22))
			((A1)(waitcounter_22))
			((B0)(count_21))
			((A0)(waitcounter_21))
			((FCI)(n4137))
			((FCO)(n4138))
		)
		(_use (_ent . SLICE_5)
		)
	)
	(_inst SLICE_6I 0 17545(_comp SLICE_6)
		(_port
			((B1)(count_20))
			((A1)(waitcounter_20))
			((B0)(count_19))
			((A0)(waitcounter_12))
			((FCI)(n4136))
			((FCO)(n4137))
		)
		(_use (_ent . SLICE_6)
		)
	)
	(_inst SLICE_7I 0 17548(_comp SLICE_7)
		(_port
			((B1)(waitcounter_18))
			((A1)(count_18))
			((B0)(waitcounter_18))
			((A0)(count_17))
			((FCI)(n4135))
			((FCO)(n4136))
		)
		(_use (_ent . SLICE_7)
		)
	)
	(_inst SLICE_8I 0 17551(_comp SLICE_8)
		(_port
			((B1)(waitcounter_10))
			((A1)(count_16))
			((B0)(count_15))
			((A0)(waitcounter_15))
			((FCI)(n4134))
			((FCO)(n4135))
		)
		(_use (_ent . SLICE_8)
		)
	)
	(_inst SLICE_9I 0 17554(_comp SLICE_9)
		(_port
			((A0)(count_23))
			((DI0)(n102))
			((LSR)(clk133_enable_20))
			((CLK)(clk133))
			((FCI)(n4150))
			((F0)(n102))
			((Q0)(count_23))
		)
		(_use (_ent . SLICE_9)
		)
	)
	(_inst SLICE_10I 0 17557(_comp SLICE_10)
		(_port
			((B1)(waitcounter_20))
			((A1)(count_14))
			((B0)(waitcounter_20))
			((A0)(count_13))
			((FCI)(n4133))
			((FCO)(n4134))
		)
		(_use (_ent . SLICE_10)
		)
	)
	(_inst SLICE_11I 0 17560(_comp SLICE_11)
		(_port
			((A1)(count_22))
			((A0)(count_21))
			((DI1)(n103))
			((DI0)(n104))
			((LSR)(clk133_enable_20))
			((CLK)(clk133))
			((FCI)(n4149))
			((F0)(n104))
			((Q0)(count_21))
			((F1)(n103))
			((Q1)(count_22))
			((FCO)(n4150))
		)
		(_use (_ent . SLICE_11)
		)
	)
	(_inst SLICE_12I 0 17564(_comp SLICE_12)
		(_port
			((B1)(count_12))
			((A1)(waitcounter_12))
			((B0)(waitcounter_10))
			((A0)(count_11))
			((FCI)(n4132))
			((FCO)(n4133))
		)
		(_use (_ent . SLICE_12)
		)
	)
	(_inst SLICE_13I 0 17567(_comp SLICE_13)
		(_port
			((B1)(waitcounter_10))
			((A1)(count_10))
			((B0)(count_9))
			((A0)(waitcounter_9))
			((FCI)(n4131))
			((FCO)(n4132))
		)
		(_use (_ent . SLICE_13)
		)
	)
	(_inst SLICE_14I 0 17570(_comp SLICE_14)
		(_port
			((A1)(count_20))
			((A0)(count_19))
			((DI1)(n105))
			((DI0)(n106))
			((LSR)(clk133_enable_20))
			((CLK)(clk133))
			((FCI)(n4148))
			((F0)(n106))
			((Q0)(count_19))
			((F1)(n105))
			((Q1)(count_20))
			((FCO)(n4149))
		)
		(_use (_ent . SLICE_14)
		)
	)
	(_inst SLICE_15I 0 17574(_comp SLICE_15)
		(_port
			((A1)(count_18))
			((A0)(count_17))
			((DI1)(n107))
			((DI0)(n108))
			((LSR)(clk133_enable_20))
			((CLK)(clk133))
			((FCI)(n4147))
			((F0)(n108))
			((Q0)(count_17))
			((F1)(n107))
			((Q1)(count_18))
			((FCO)(n4148))
		)
		(_use (_ent . SLICE_15)
		)
	)
	(_inst SLICE_16I 0 17578(_comp SLICE_16)
		(_port
			((B1)(waitcounter_9))
			((A1)(count_8))
			((B0)(waitcounter_9))
			((A0)(count_7))
			((FCI)(n4130))
			((FCO)(n4131))
		)
		(_use (_ent . SLICE_16)
		)
	)
	(_inst SLICE_17I 0 17581(_comp SLICE_17)
		(_port
			((B1)(waitcounter_20))
			((A1)(count_6))
			((B0)(count_5))
			((A0)(waitcounter_5))
			((FCI)(n4129))
			((FCO)(n4130))
		)
		(_use (_ent . SLICE_17)
		)
	)
	(_inst SLICE_18I 0 17584(_comp SLICE_18)
		(_port
			((A1)(count_16))
			((A0)(count_15))
			((DI1)(n109))
			((DI0)(n110))
			((LSR)(clk133_enable_20))
			((CLK)(clk133))
			((FCI)(n4146))
			((F0)(n110))
			((Q0)(count_15))
			((F1)(n109))
			((Q1)(count_16))
			((FCO)(n4147))
		)
		(_use (_ent . SLICE_18)
		)
	)
	(_inst SLICE_19I 0 17588(_comp SLICE_19)
		(_port
			((A1)(count_14))
			((A0)(count_13))
			((DI1)(n111))
			((DI0)(n112))
			((LSR)(clk133_enable_20))
			((CLK)(clk133))
			((FCI)(n4145))
			((F0)(n112))
			((Q0)(count_13))
			((F1)(n111))
			((Q1)(count_14))
			((FCO)(n4146))
		)
		(_use (_ent . SLICE_19)
		)
	)
	(_inst SLICE_20I 0 17592(_comp SLICE_20)
		(_port
			((B1)(count_4))
			((A1)(waitcounter_15))
			((B0)(count_3))
			((A0)(waitcounter_15))
			((FCI)(n4128))
			((FCO)(n4129))
		)
		(_use (_ent . SLICE_20)
		)
	)
	(_inst SLICE_21I 0 17595(_comp SLICE_21)
		(_port
			((A1)(count_12))
			((A0)(count_11))
			((DI1)(n113))
			((DI0)(n114))
			((LSR)(clk133_enable_20))
			((CLK)(clk133))
			((FCI)(n4144))
			((F0)(n114))
			((Q0)(count_11))
			((F1)(n113))
			((Q1)(count_12))
			((FCO)(n4145))
		)
		(_use (_ent . SLICE_21)
		)
	)
	(_inst SLICE_22I 0 17599(_comp SLICE_22)
		(_port
			((B1)(waitcounter_9))
			((A1)(count_2))
			((B0)(waitcounter_1))
			((A0)(count_1))
			((FCI)(n4127))
			((FCO)(n4128))
		)
		(_use (_ent . SLICE_22)
		)
	)
	(_inst SLICE_23I 0 17602(_comp SLICE_23)
		(_port
			((A1)(count_10))
			((A0)(count_9))
			((DI1)(n115))
			((DI0)(n116))
			((LSR)(clk133_enable_20))
			((CLK)(clk133))
			((FCI)(n4143))
			((F0)(n116))
			((Q0)(count_9))
			((F1)(n115))
			((Q1)(count_10))
			((FCO)(n4144))
		)
		(_use (_ent . SLICE_23)
		)
	)
	(_inst SLICE_24I 0 17606(_comp SLICE_24)
		(_port
			((B1)(waitcounter_0))
			((A1)(count_0))
			((FCO)(n4127))
		)
		(_use (_ent . SLICE_24)
		)
	)
	(_inst SLICE_25I 0 17608(_comp SLICE_25)
		(_port
			((A1)(count_8))
			((A0)(count_7))
			((DI1)(n117))
			((DI0)(n118))
			((LSR)(clk133_enable_20))
			((CLK)(clk133))
			((FCI)(n4142))
			((F0)(n118))
			((Q0)(count_7))
			((F1)(n117))
			((Q1)(count_8))
			((FCO)(n4143))
		)
		(_use (_ent . SLICE_25)
		)
	)
	(_inst SLICE_26I 0 17612(_comp SLICE_26)
		(_port
			((D1)(data1Command0_i_N_84))
			((C1)(n71))
			((B1)(PS_lcd_state_1))
			((A1)(PS_lcd_state_2))
			((D0)(n4256))
			((C0)(n4260))
			((B0)(PS_lcd_state_0))
			((A0)(PS_lcd_state_2))
			((DI0)(n4791))
			((CLK)(data1Command0_i_N_84_derived_7))
			((F0)(n4791))
			((Q0)(NS_lcd_state_0))
			((F1)(n4256))
		)
		(_use (_ent . SLICE_26)
		)
	)
	(_inst SLICE_27I 0 17618(_comp SLICE_27)
		(_port
			((D1)(PS_lcd_state_1))
			((C1)(PS_lcd_state_2))
			((B1)(data1Command0_i_N_84))
			((A1)(PS_lcd_state_0))
			((D0)(PS_lcd_state_1))
			((C0)(PS_lcd_state_2))
			((B0)(data1Command0_i_N_84))
			((A0)(PS_lcd_state_0))
			((DI0)(n3069))
			((CLK)(data1Command0_i_N_84_derived_9))
			((F0)(n3069))
			((Q0)(NS_lcd_state_1))
			((F1)(data1Command0_i_N_84_derived_5))
		)
		(_use (_ent . SLICE_27)
		)
	)
	(_inst SLICE_28I 0 17625(_comp SLICE_28)
		(_port
			((D1)(busy_i))
			((C1)(PS_lcd_state_2))
			((B1)(data1Command0_i_N_84))
			((A1)(NS_lcd_state_2))
			((D0)(PS_lcd_state_1))
			((C0)(PS_lcd_state_2))
			((B0)(n4787))
			((A0)(PS_lcd_state_0))
			((DI0)(n4788))
			((CLK)(data1Command0_i_N_84_derived_2))
			((F0)(n4788))
			((Q0)(NS_lcd_state_2))
			((F1)(n4787))
		)
		(_use (_ent . SLICE_28)
		)
	)
	(_inst SLICE_29I 0 17631(_comp SLICE_29)
		(_port
			((D1)(PS_lcd_state_2))
			((C1)(PS_lcd_state_0))
			((B1)(PS_lcd_state_1))
			((A1)(data1Command0_i_N_84))
			((D0)(PS_lcd_state_2))
			((C0)(PS_lcd_state_1))
			((B0)(PS_lcd_state_0))
			((DI0)(n7))
			((LSR)(data1Command0_i_N_84))
			((CLK)(PS_lcd_state_0_derived_1))
			((F0)(n7))
			((Q0)(NS_lcd_state_3))
			((F1)(data1Command0_i_N_84_derived_4))
		)
		(_use (_ent . SLICE_29)
		)
	)
	(_inst SLICE_32I 0 17637(_comp SLICE_32)
		(_port
			((D1)(PS_vivaz_state_0))
			((B1)(n28))
			((A1)(PS_vivaz_state_1))
			((D0)(PS_vivaz_state_0))
			((C0)(n4804))
			((B0)(PS_vivaz_state_2))
			((A0)(PS_vivaz_state_1))
			((DI1)(inst_lcd_sender_n94))
			((DI0)(PS_vivaz_state_2_N_101_0))
			((CLK)(clk133))
			((F0)(PS_vivaz_state_2_N_101_0))
			((Q0)(PS_vivaz_state_0))
			((F1)(inst_lcd_sender_n94))
			((Q1)(PS_vivaz_state_1))
		)
		(_use (_ent . SLICE_32)
		)
	)
	(_inst SLICE_33I 0 17644(_comp SLICE_33)
		(_port
			((D1)(PS_vivaz_state_0))
			((C1)(PS_vivaz_state_2))
			((B1)(PS_vivaz_state_1))
			((D0)(PS_vivaz_state_0))
			((B0)(PS_vivaz_state_1))
			((A0)(PS_vivaz_state_2))
			((DI0)(n3615))
			((CLK)(clk133))
			((F0)(n3615))
			((Q0)(PS_vivaz_state_2))
			((F1)(inst_lcd_sender_clk133_enable_16))
		)
		(_use (_ent . SLICE_33)
		)
	)
	(_inst SLICE_34I 0 17650(_comp SLICE_34)
		(_port
			((B1)(go_i))
			((D0)(PS_vivaz_state_2))
			((DI0)(inst_lcd_sender_n4802))
			((CE)(inst_lcd_sender_clk133_enable_9))
			((CLK)(clk133))
			((F0)(inst_lcd_sender_n4802))
			((Q0)(busy_i))
			((F1)(leds_c_4))
		)
		(_use (_ent . SLICE_34)
		)
	)
	(_inst SLICE_37I 0 17654(_comp SLICE_37)
		(_port
			((D1)(PS_lcd_state_1))
			((C1)(n4805))
			((B1)(PS_lcd_state_0))
			((A1)(waitcounter_1))
			((D0)(data1Command0_i_N_84))
			((A0)(PS_lcd_state_2))
			((DI0)(n4805))
			((LSR)(synch_rst_c))
			((CLK)(PS_lcd_state_1_derived_1))
			((F0)(n4805))
			((Q0)(go_i))
			((F1)(waitcounter_1))
		)
		(_use (_ent . SLICE_37)
		)
	)
	(_inst SLICE_38I 0 17660(_comp SLICE_38)
		(_port
			((D1)(PS_lcd_state_1))
			((C1)(payload_i_1))
			((B1)(synch_rst_c))
			((A1)(n45))
			((D0)(PS_lcd_state_1))
			((C0)(synch_rst_c))
			((B0)(payload_i_0))
			((A0)(n45))
			((DI1)(payload_i_1))
			((DI0)(payload_i_0))
			((CE)(inst_lcd_sender_clk133_enable_16))
			((CLK)(clk133))
			((F0)(payload_i_0))
			((Q0)(lcd_LCDBus_c_0))
			((F1)(payload_i_1))
			((Q1)(lcd_LCDBus_c_1))
		)
		(_use (_ent . SLICE_38)
		)
	)
	(_inst SLICE_39I 0 17667(_comp SLICE_39)
		(_port
			((B0)(lcd_reset_c))
			((M0)(payload_i_2))
			((CE)(inst_lcd_sender_clk133_enable_16))
			((CLK)(clk133))
			((F0)(n4799))
			((Q0)(lcd_LCDBus_c_2))
			((F1)(VCC_net))
		)
		(_use (_ent . SLICE_39)
		)
	)
	(_inst SLICE_40I 0 17671(_comp SLICE_40)
		(_port
			((D1)(PS_lcd_state_1))
			((C1)(synch_rst_c))
			((A1)(n45))
			((D0)(PS_lcd_state_1))
			((C0)(payload_i_3))
			((B0)(n45))
			((A0)(synch_rst_c))
			((DI0)(payload_i_3))
			((M1)(payload_i_4))
			((CE)(inst_lcd_sender_clk133_enable_16))
			((CLK)(clk133))
			((F0)(payload_i_3))
			((Q0)(lcd_LCDBus_c_3))
			((F1)(synch_rst_c_derived_3))
			((Q1)(lcd_LCDBus_c_5))
		)
		(_use (_ent . SLICE_40)
		)
	)
	(_inst SLICE_41I 0 17678(_comp SLICE_41)
		(_port
			((D1)(PS_lcd_state_1))
			((C1)(n45))
			((B1)(payload_i_8))
			((A1)(synch_rst_c))
			((D0)(PS_lcd_state_1))
			((C0)(payload_i_6))
			((B0)(synch_rst_c))
			((A0)(n45))
			((DI1)(payload_i_8))
			((DI0)(payload_i_6))
			((CE)(inst_lcd_sender_clk133_enable_16))
			((CLK)(clk133))
			((F0)(payload_i_6))
			((Q0)(lcd_LCDBus_c_6))
			((F1)(payload_i_8))
			((Q1)(lcd_LCDBus_c_8))
		)
		(_use (_ent . SLICE_41)
		)
	)
	(_inst SLICE_42I 0 17685(_comp SLICE_42)
		(_port
			((D1)(PS_lcd_state_1))
			((C1)(n45))
			((B1)(payload_i_10))
			((A1)(synch_rst_c))
			((D0)(PS_lcd_state_1))
			((C0)(n45))
			((B0)(synch_rst_c))
			((A0)(payload_i_9))
			((DI1)(payload_i_10))
			((DI0)(payload_i_9))
			((CE)(inst_lcd_sender_clk133_enable_16))
			((CLK)(clk133))
			((F0)(payload_i_9))
			((Q0)(lcd_LCDBus_c_9))
			((F1)(payload_i_10))
			((Q1)(lcd_LCDBus_c_10))
		)
		(_use (_ent . SLICE_42)
		)
	)
	(_inst SLICE_43I 0 17692(_comp SLICE_43)
		(_port
			((D1)(synch_rst_c))
			((C1)(payload_i_12))
			((B1)(n45))
			((A1)(PS_lcd_state_1))
			((D0)(n45))
			((C0)(synch_rst_c))
			((B0)(payload_i_11))
			((A0)(PS_lcd_state_1))
			((DI1)(payload_i_12))
			((DI0)(payload_i_11))
			((CE)(inst_lcd_sender_clk133_enable_16))
			((CLK)(clk133))
			((F0)(payload_i_11))
			((Q0)(lcd_LCDBus_c_11))
			((F1)(payload_i_12))
			((Q1)(lcd_LCDBus_c_12))
		)
		(_use (_ent . SLICE_43)
		)
	)
	(_inst SLICE_44I 0 17699(_comp SLICE_44)
		(_port
			((D1)(n45))
			((C1)(synch_rst_c))
			((B1)(payload_i_14))
			((A1)(PS_lcd_state_1))
			((D0)(n45))
			((C0)(payload_i_13))
			((B0)(synch_rst_c))
			((A0)(PS_lcd_state_1))
			((DI1)(payload_i_14))
			((DI0)(payload_i_13))
			((CE)(inst_lcd_sender_clk133_enable_16))
			((CLK)(clk133))
			((F0)(payload_i_13))
			((Q0)(lcd_LCDBus_c_13))
			((F1)(payload_i_14))
			((Q1)(lcd_LCDBus_c_14))
		)
		(_use (_ent . SLICE_44)
		)
	)
	(_inst SLICE_45I 0 17706(_comp SLICE_45)
		(_port
			((D1)(PS_lcd_state_2))
			((C1)(PS_lcd_state_0))
			((A1)(data1Command0_i_N_84))
			((D0)(n45))
			((C0)(payload_i_15))
			((B0)(PS_lcd_state_1))
			((A0)(synch_rst_c))
			((DI0)(payload_i_15))
			((CE)(inst_lcd_sender_clk133_enable_16))
			((CLK)(clk133))
			((F0)(payload_i_15))
			((Q0)(lcd_LCDBus_c_15))
			((F1)(n45))
		)
		(_use (_ent . SLICE_45)
		)
	)
	(_inst SLICE_46I 0 17712(_comp SLICE_46)
		(_port
			((D1)(data1Command0_i_N_84))
			((C1)(PS_lcd_state_1))
			((B1)(PS_lcd_state_0))
			((D0)(data1Command0_i_N_84))
			((C0)(n9_adj_114))
			((B0)(lcd_reset_c))
			((A0)(PS_lcd_state_2))
			((DI0)(n7_adj_115))
			((CLK)(data1Command0_i_N_84_derived_5))
			((F0)(n7_adj_115))
			((Q0)(lcd_reset_c))
			((F1)(n9_adj_114))
		)
		(_use (_ent . SLICE_46)
		)
	)
	(_inst SLICE_47I 0 17718(_comp SLICE_47)
		(_port
			((B1)(lcd_wr_c))
			((A0)(lcd_rs_c))
			((M0)(data1Command0_i))
			((CE)(inst_lcd_sender_clk133_enable_8))
			((CLK)(clk133))
			((F0)(leds_c_2))
			((Q0)(lcd_rs_c))
			((F1)(leds_c_3))
		)
		(_use (_ent . SLICE_47)
		)
	)
	(_inst SLICE_48I 0 17722(_comp SLICE_48)
		(_port
			((D1)(PS_vivaz_state_2))
			((C1)(synch_rst_c))
			((B1)(go_i))
			((A1)(busy_i))
			((D0)(PS_vivaz_state_2))
			((A0)(PS_vivaz_state_1))
			((DI0)(inst_lcd_sender_lcd_write_N_107))
			((CE)(inst_lcd_sender_clk133_enable_21))
			((CLK)(clk133))
			((F0)(inst_lcd_sender_lcd_write_N_107))
			((Q0)(lcd_wr_c))
			((F1)(n28))
		)
		(_use (_ent . SLICE_48)
		)
	)
	(_inst SLICE_49I 0 17728(_comp SLICE_49)
		(_port
			((D1)(n4801))
			((C1)(PS_lcd_state_1))
			((B1)(PS_lcd_state_2))
			((A1)(n4794))
			((D0)(PS_lcd_state_0))
			((C0)(PS_lcd_state_1))
			((B0)(synch_rst_c))
			((A0)(n4807))
			((DI0)(n4794))
			((M1)(data1Command0_i_N_84))
			((LSR)(synch_rst_c))
			((CLK)(synch_rst_c_derived_3))
			((F0)(n4794))
			((Q0)(payload_i_2))
			((F1)(PS_lcd_state_1_derived_1))
			((Q1)(data1Command0_i))
		)
		(_use (_ent . SLICE_49)
		)
	)
	(_inst SLICE_50I 0 17735(_comp SLICE_50)
		(_port
			((D1)(PS_lcd_state_2))
			((C1)(data1Command0_i_N_84))
			((D0)(n4807))
			((C0)(PS_lcd_state_0))
			((B0)(synch_rst_c))
			((A0)(PS_lcd_state_1))
			((DI0)(n2940))
			((CLK)(synch_rst_c_derived_3))
			((F0)(n2940))
			((Q0)(payload_i_4))
			((F1)(n4807))
		)
		(_use (_ent . SLICE_50)
		)
	)
	(_inst SLICE_51I 0 17740(_comp SLICE_51)
		(_port
			((D1)(data1Command0_i_N_84))
			((C1)(PS_lcd_state_1))
			((B1)(PS_lcd_state_2))
			((A1)(PS_lcd_state_0))
			((D0)(data1Command0_i_N_84))
			((C0)(PS_lcd_state_1))
			((B0)(PS_lcd_state_2))
			((DI1)(n40))
			((DI0)(n4795))
			((CLK)(data1Command0_i_N_84_derived_10))
			((F0)(n4795))
			((Q0)(waitcounter_9))
			((F1)(n40))
			((Q1)(waitcounter_10))
		)
		(_use (_ent . SLICE_51)
		)
	)
	(_inst SLICE_52I 0 17747(_comp SLICE_52)
		(_port
			((D1)(PS_lcd_state_0))
			((C1)(data1Command0_i_N_84))
			((B1)(PS_lcd_state_1))
			((A1)(PS_lcd_state_2))
			((D0)(PS_lcd_state_0))
			((C0)(data1Command0_i_N_84))
			((B0)(PS_lcd_state_1))
			((A0)(PS_lcd_state_2))
			((DI1)(n5))
			((DI0)(n2994))
			((CLK)(data1Command0_i_N_84_derived_10))
			((F0)(n2994))
			((Q0)(waitcounter_12))
			((F1)(n5))
			((Q1)(waitcounter_15))
		)
		(_use (_ent . SLICE_52)
		)
	)
	(_inst SLICE_53I 0 17754(_comp SLICE_53)
		(_port
			((D1)(PS_lcd_state_0))
			((C1)(PS_lcd_state_2))
			((B1)(PS_lcd_state_1))
			((A1)(data1Command0_i_N_84))
			((D0)(PS_lcd_state_0))
			((C0)(PS_lcd_state_2))
			((B0)(PS_lcd_state_1))
			((A0)(data1Command0_i_N_84))
			((DI0)(n4796))
			((CLK)(data1Command0_i_N_84_derived_10))
			((F0)(n4796))
			((Q0)(waitcounter_18))
			((F1)(data1Command0_i_N_84_derived_10))
		)
		(_use (_ent . SLICE_53)
		)
	)
	(_inst SLICE_54I 0 17761(_comp SLICE_54)
		(_port
			((D1)(PS_lcd_state_2))
			((C1)(PS_lcd_state_1))
			((B1)(data1Command0_i_N_84))
			((A1)(PS_lcd_state_0))
			((D0)(PS_lcd_state_2))
			((C0)(PS_lcd_state_1))
			((B0)(data1Command0_i_N_84))
			((A0)(PS_lcd_state_0))
			((DI0)(n2982))
			((CLK)(data1Command0_i_N_84_derived_4))
			((F0)(n2982))
			((Q0)(waitcounter_20))
			((F1)(data1Command0_i_N_84_derived_7))
		)
		(_use (_ent . SLICE_54)
		)
	)
	(_inst i3392_SLICE_55I 0 17768(_comp i3392_SLICE_55)
		(_port
			((D1)(busy_i))
			((C1)(PS_lcd_state_2))
			((B1)(data1Command0_i_N_84))
			((A1)(PS_lcd_state_1))
			((D0)(busy_i))
			((C0)(PS_lcd_state_2))
			((B0)(data1Command0_i_N_84))
			((A0)(PS_lcd_state_1))
			((M0)(PS_lcd_state_0))
			((OFX0)(PS_lcd_state_0_derived_1))
		)
		(_use (_ent . i3392_SLICE_55)
		)
	)
	(_inst SLICE_56I 0 17773(_comp SLICE_56)
		(_port
			((D1)(PS_lcd_state_1))
			((C1)(data1Command0_i_N_84))
			((B1)(n6))
			((A1)(PS_lcd_state_0))
			((D0)(PS_lcd_state_1))
			((C0)(PS_lcd_state_2))
			((A0)(busy_i))
			((M1)(NS_lcd_state_1))
			((M0)(NS_lcd_state_0))
			((CE)(clk133_enable_20))
			((CLK)(clk133))
			((F0)(n6))
			((Q0)(PS_lcd_state_0))
			((F1)(data1Command0_i_N_84_derived_9))
			((Q1)(PS_lcd_state_1))
		)
		(_use (_ent . SLICE_56)
		)
	)
	(_inst SLICE_57I 0 17779(_comp SLICE_57)
		(_port
			((D1)(PS_vivaz_state_0))
			((C1)(n4804))
			((B1)(PS_vivaz_state_2))
			((A1)(PS_vivaz_state_1))
			((D0)(go_i))
			((C0)(synch_rst_c))
			((A0)(busy_i))
			((F0)(n4804))
			((F1)(inst_lcd_sender_clk133_enable_21))
		)
		(_use (_ent . SLICE_57)
		)
	)
	(_inst SLICE_58I 0 17783(_comp SLICE_58)
		(_port
			((D1)(busy_i))
			((C1)(PS_lcd_state_2))
			((B1)(PS_lcd_state_1))
			((A1)(PS_lcd_state_0))
			((C0)(n9))
			((B0)(data1Command0_i_N_84))
			((F0)(data1Command0_i_N_84_derived_2))
			((F1)(n9))
		)
		(_use (_ent . SLICE_58)
		)
	)
	(_inst inst_lcd_sender_SLICE_59I 0 17787(_comp inst_lcd_sender_SLICE_59)
		(_port
			((D1)(PS_vivaz_state_2))
			((C1)(PS_vivaz_state_1))
			((B1)(PS_vivaz_state_0))
			((A1)(n4804))
			((D0)(PS_vivaz_state_2))
			((C0)(PS_vivaz_state_1))
			((B0)(PS_vivaz_state_0))
			((A0)(n4804))
			((F0)(inst_lcd_sender_clk133_enable_8))
			((F1)(inst_lcd_sender_clk133_enable_9))
		)
		(_use (_ent . inst_lcd_sender_SLICE_59)
		)
	)
	(_inst SLICE_60I 0 17793(_comp SLICE_60)
		(_port
			((D1)(PS_lcd_state_0))
			((C1)(n4805))
			((B1)(PS_lcd_state_1))
			((A1)(waitcounter_21))
			((D0)(waitcounter_22))
			((C0)(n4805))
			((B0)(PS_lcd_state_1))
			((A0)(PS_lcd_state_0))
			((F0)(waitcounter_22))
			((F1)(waitcounter_21))
		)
		(_use (_ent . SLICE_60)
		)
	)
	(_inst SLICE_61I 0 17798(_comp SLICE_61)
		(_port
			((D1)(PS_lcd_state_0))
			((C1)(waitcounter_5))
			((B1)(n4805))
			((A1)(PS_lcd_state_1))
			((D0)(PS_lcd_state_1))
			((C0)(PS_lcd_state_0))
			((B0)(n4805))
			((A0)(waitcounter_0))
			((M1)(NS_lcd_state_3))
			((M0)(NS_lcd_state_2))
			((CE)(clk133_enable_20))
			((CLK)(clk133))
			((F0)(waitcounter_0))
			((Q0)(PS_lcd_state_2))
			((F1)(waitcounter_5))
			((Q1)(data1Command0_i_N_84))
		)
		(_use (_ent . SLICE_61)
		)
	)
	(_inst inst_lcd_sender_SLICE_62I 0 17805(_comp inst_lcd_sender_SLICE_62)
		(_port
			((D1)(busy_i))
			((C1)(NS_lcd_state_0))
			((D0)(data1Command0_i_N_84))
			((C0)(NS_lcd_state_0))
			((B0)(PS_lcd_state_1))
			((A0)(busy_i))
			((F0)(n4260))
			((F1)(n71))
		)
		(_use (_ent . inst_lcd_sender_SLICE_62)
		)
	)
	(_inst SLICE_63I 0 17809(_comp SLICE_63)
		(_port
			((C1)(busy_i))
			((C0)(PS_lcd_state_0))
			((A0)(data1Command0_i_N_84))
			((F0)(n4801))
			((F1)(n4800))
		)
		(_use (_ent . SLICE_63)
		)
	)
	(_inst leds_7_I 0 17812(_comp leds_7_B)
		(_port
			((PADDO)(VCC_net))
			((leds7)(leds(7)))
		)
		(_use (_ent . leds_7_B)
		)
	)
	(_inst synch_rstI 0 17814(_comp synch_rstB)
		(_port
			((PADDI)(synch_rst_c))
			((synchrst)(synch_rst))
		)
		(_use (_ent . synch_rstB)
		)
	)
	(_inst lcd_rsI 0 17816(_comp lcd_rsB)
		(_port
			((PADDO)(lcd_rs_c))
			((lcdrs)(lcd_rs))
		)
		(_use (_ent . lcd_rsB)
		)
	)
	(_inst lcd_resetI 0 17818(_comp lcd_resetB)
		(_port
			((PADDO)(lcd_reset_c))
			((lcdreset)(lcd_reset))
		)
		(_use (_ent . lcd_resetB)
		)
	)
	(_inst lcd_wrI 0 17820(_comp lcd_wrB)
		(_port
			((PADDO)(lcd_wr_c))
			((lcdwr)(lcd_wr))
		)
		(_use (_ent . lcd_wrB)
		)
	)
	(_inst lcd_LCDBus_0_I 0 17822(_comp lcd_LCDBus_0_B)
		(_port
			((PADDO)(lcd_LCDBus_c_0))
			((lcdLCDBus0)(lcd_LCDBus(0)))
		)
		(_use (_ent . lcd_LCDBus_0_B)
		)
	)
	(_inst lcd_LCDBus_1_I 0 17824(_comp lcd_LCDBus_1_B)
		(_port
			((PADDO)(lcd_LCDBus_c_1))
			((lcdLCDBus1)(lcd_LCDBus(1)))
		)
		(_use (_ent . lcd_LCDBus_1_B)
		)
	)
	(_inst lcd_LCDBus_2_I 0 17826(_comp lcd_LCDBus_2_B)
		(_port
			((PADDO)(lcd_LCDBus_c_2))
			((lcdLCDBus2)(lcd_LCDBus(2)))
		)
		(_use (_ent . lcd_LCDBus_2_B)
		)
	)
	(_inst lcd_LCDBus_3_I 0 17828(_comp lcd_LCDBus_3_B)
		(_port
			((PADDO)(lcd_LCDBus_c_3))
			((lcdLCDBus3)(lcd_LCDBus(3)))
		)
		(_use (_ent . lcd_LCDBus_3_B)
		)
	)
	(_inst lcd_LCDBus_4_I 0 17830(_comp lcd_LCDBus_4_B)
		(_port
			((PADDO)(lcd_LCDBus_c_5))
			((lcdLCDBus4)(lcd_LCDBus(4)))
		)
		(_use (_ent . lcd_LCDBus_4_B)
		)
	)
	(_inst lcd_LCDBus_5_I 0 17832(_comp lcd_LCDBus_5_B)
		(_port
			((PADDO)(lcd_LCDBus_c_5))
			((lcdLCDBus5)(lcd_LCDBus(5)))
		)
		(_use (_ent . lcd_LCDBus_5_B)
		)
	)
	(_inst lcd_LCDBus_6_I 0 17834(_comp lcd_LCDBus_6_B)
		(_port
			((PADDO)(lcd_LCDBus_c_6))
			((lcdLCDBus6)(lcd_LCDBus(6)))
		)
		(_use (_ent . lcd_LCDBus_6_B)
		)
	)
	(_inst lcd_LCDBus_7_I 0 17836(_comp lcd_LCDBus_7_B)
		(_port
			((PADDO)(lcd_LCDBus_c_5))
			((lcdLCDBus7)(lcd_LCDBus(7)))
		)
		(_use (_ent . lcd_LCDBus_7_B)
		)
	)
	(_inst lcd_LCDBus_8_I 0 17838(_comp lcd_LCDBus_8_B)
		(_port
			((PADDO)(lcd_LCDBus_c_8))
			((lcdLCDBus8)(lcd_LCDBus(8)))
		)
		(_use (_ent . lcd_LCDBus_8_B)
		)
	)
	(_inst lcd_LCDBus_9_I 0 17840(_comp lcd_LCDBus_9_B)
		(_port
			((PADDO)(lcd_LCDBus_c_9))
			((lcdLCDBus9)(lcd_LCDBus(9)))
		)
		(_use (_ent . lcd_LCDBus_9_B)
		)
	)
	(_inst lcd_LCDBus_10_I 0 17842(_comp lcd_LCDBus_10_B)
		(_port
			((PADDO)(lcd_LCDBus_c_10))
			((lcdLCDBus10)(lcd_LCDBus(10)))
		)
		(_use (_ent . lcd_LCDBus_10_B)
		)
	)
	(_inst lcd_LCDBus_11_I 0 17844(_comp lcd_LCDBus_11_B)
		(_port
			((PADDO)(lcd_LCDBus_c_11))
			((lcdLCDBus11)(lcd_LCDBus(11)))
		)
		(_use (_ent . lcd_LCDBus_11_B)
		)
	)
	(_inst lcd_LCDBus_12_I 0 17846(_comp lcd_LCDBus_12_B)
		(_port
			((PADDO)(lcd_LCDBus_c_12))
			((lcdLCDBus12)(lcd_LCDBus(12)))
		)
		(_use (_ent . lcd_LCDBus_12_B)
		)
	)
	(_inst lcd_LCDBus_13_I 0 17848(_comp lcd_LCDBus_13_B)
		(_port
			((PADDO)(lcd_LCDBus_c_13))
			((lcdLCDBus13)(lcd_LCDBus(13)))
		)
		(_use (_ent . lcd_LCDBus_13_B)
		)
	)
	(_inst lcd_LCDBus_14_I 0 17850(_comp lcd_LCDBus_14_B)
		(_port
			((PADDO)(lcd_LCDBus_c_14))
			((lcdLCDBus14)(lcd_LCDBus(14)))
		)
		(_use (_ent . lcd_LCDBus_14_B)
		)
	)
	(_inst lcd_LCDBus_15_I 0 17852(_comp lcd_LCDBus_15_B)
		(_port
			((PADDO)(lcd_LCDBus_c_15))
			((lcdLCDBus15)(lcd_LCDBus(15)))
		)
		(_use (_ent . lcd_LCDBus_15_B)
		)
	)
	(_inst leds_0_I 0 17854(_comp leds_0_B)
		(_port
			((PADDO)(n4800))
			((leds0)(leds(0)))
		)
		(_use (_ent . leds_0_B)
		)
	)
	(_inst leds_1_I 0 17856(_comp leds_1_B)
		(_port
			((PADDO)(n4799))
			((leds1)(leds(1)))
		)
		(_use (_ent . leds_1_B)
		)
	)
	(_inst leds_2_I 0 17858(_comp leds_2_B)
		(_port
			((PADDO)(leds_c_2))
			((leds2)(leds(2)))
		)
		(_use (_ent . leds_2_B)
		)
	)
	(_inst leds_3_I 0 17860(_comp leds_3_B)
		(_port
			((PADDO)(leds_c_3))
			((leds3)(leds(3)))
		)
		(_use (_ent . leds_3_B)
		)
	)
	(_inst leds_4_I 0 17862(_comp leds_4_B)
		(_port
			((PADDO)(leds_c_4))
			((leds4)(leds(4)))
		)
		(_use (_ent . leds_4_B)
		)
	)
	(_inst leds_5_I 0 17864(_comp leds_5_B)
		(_port
			((PADDO)(VCC_net))
			((leds5)(leds(5)))
		)
		(_use (_ent . leds_5_B)
		)
	)
	(_inst leds_6_I 0 17866(_comp leds_6_B)
		(_port
			((PADDO)(VCC_net))
			((leds6)(leds(6)))
		)
		(_use (_ent . leds_6_B)
		)
	)
	(_inst inst_clkI 0 17868(_comp inst_clk)
		(_port
			((OSC)(clk133))
		)
		(_use (_ent . inst_clk)
		)
	)
	(_inst GSR_INST 0 17870(_comp GSR_INSTB)
		(_port
			((GSRNET)(synch_rst_c))
		)
		(_use (_ent . GSR_INSTB)
		)
	)
	(_inst PUR_INST 0 17872(_comp .machxo2.components.pur)
		(_port
			((pur)(VCC_net))
		)
		(_use (_ent machxo2 pur)
			(_port
				((pur)(pur))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16893(_array -1 ((_dto i 7 i 0)))))
		(_port (_int leds 0 0 16893(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 16894(_array -1 ((_dto i 15 i 0)))))
		(_port (_int lcd_LCDBus 1 0 16894(_ent(_out))))
		(_port (_int lcd_wr -1 0 16895(_ent(_out))))
		(_port (_int lcd_reset -1 0 16895(_ent(_out))))
		(_port (_int lcd_rs -1 0 16896(_ent(_out))))
		(_port (_int synch_rst -1 0 16896(_ent(_in))))
		(_sig (_int count_6 -1 0 16903(_arch(_uni))))
		(_sig (_int count_5 -1 0 16904(_arch(_uni))))
		(_sig (_int n119 -1 0 16905(_arch(_uni))))
		(_sig (_int n120 -1 0 16906(_arch(_uni))))
		(_sig (_int clk133_enable_20 -1 0 16907(_arch(_uni))))
		(_sig (_int clk133 -1 0 16908(_arch(_uni))))
		(_sig (_int n4141 -1 0 16909(_arch(_uni))))
		(_sig (_int n4142 -1 0 16910(_arch(_uni))))
		(_sig (_int count_4 -1 0 16911(_arch(_uni))))
		(_sig (_int count_3 -1 0 16912(_arch(_uni))))
		(_sig (_int n121 -1 0 16913(_arch(_uni))))
		(_sig (_int n122 -1 0 16914(_arch(_uni))))
		(_sig (_int n4140 -1 0 16915(_arch(_uni))))
		(_sig (_int count_2 -1 0 16916(_arch(_uni))))
		(_sig (_int count_1 -1 0 16917(_arch(_uni))))
		(_sig (_int n123 -1 0 16918(_arch(_uni))))
		(_sig (_int n124 -1 0 16919(_arch(_uni))))
		(_sig (_int n4139 -1 0 16920(_arch(_uni))))
		(_sig (_int count_0 -1 0 16921(_arch(_uni))))
		(_sig (_int n125 -1 0 16922(_arch(_uni))))
		(_sig (_int count_23 -1 0 16923(_arch(_uni))))
		(_sig (_int waitcounter_20 -1 0 16924(_arch(_uni))))
		(_sig (_int n4138 -1 0 16925(_arch(_uni))))
		(_sig (_int count_22 -1 0 16926(_arch(_uni))))
		(_sig (_int waitcounter_22 -1 0 16927(_arch(_uni))))
		(_sig (_int count_21 -1 0 16928(_arch(_uni))))
		(_sig (_int waitcounter_21 -1 0 16929(_arch(_uni))))
		(_sig (_int n4137 -1 0 16930(_arch(_uni))))
		(_sig (_int count_20 -1 0 16931(_arch(_uni))))
		(_sig (_int count_19 -1 0 16932(_arch(_uni))))
		(_sig (_int waitcounter_12 -1 0 16933(_arch(_uni))))
		(_sig (_int n4136 -1 0 16934(_arch(_uni))))
		(_sig (_int waitcounter_18 -1 0 16935(_arch(_uni))))
		(_sig (_int count_18 -1 0 16936(_arch(_uni))))
		(_sig (_int count_17 -1 0 16937(_arch(_uni))))
		(_sig (_int n4135 -1 0 16938(_arch(_uni))))
		(_sig (_int waitcounter_10 -1 0 16939(_arch(_uni))))
		(_sig (_int count_16 -1 0 16940(_arch(_uni))))
		(_sig (_int count_15 -1 0 16941(_arch(_uni))))
		(_sig (_int waitcounter_15 -1 0 16942(_arch(_uni))))
		(_sig (_int n4134 -1 0 16943(_arch(_uni))))
		(_sig (_int n102 -1 0 16944(_arch(_uni))))
		(_sig (_int n4150 -1 0 16945(_arch(_uni))))
		(_sig (_int count_14 -1 0 16946(_arch(_uni))))
		(_sig (_int count_13 -1 0 16947(_arch(_uni))))
		(_sig (_int n4133 -1 0 16948(_arch(_uni))))
		(_sig (_int n103 -1 0 16949(_arch(_uni))))
		(_sig (_int n104 -1 0 16950(_arch(_uni))))
		(_sig (_int n4149 -1 0 16951(_arch(_uni))))
		(_sig (_int count_12 -1 0 16952(_arch(_uni))))
		(_sig (_int count_11 -1 0 16953(_arch(_uni))))
		(_sig (_int n4132 -1 0 16954(_arch(_uni))))
		(_sig (_int count_10 -1 0 16955(_arch(_uni))))
		(_sig (_int count_9 -1 0 16956(_arch(_uni))))
		(_sig (_int waitcounter_9 -1 0 16957(_arch(_uni))))
		(_sig (_int n4131 -1 0 16958(_arch(_uni))))
		(_sig (_int n105 -1 0 16959(_arch(_uni))))
		(_sig (_int n106 -1 0 16960(_arch(_uni))))
		(_sig (_int n4148 -1 0 16961(_arch(_uni))))
		(_sig (_int n107 -1 0 16962(_arch(_uni))))
		(_sig (_int n108 -1 0 16963(_arch(_uni))))
		(_sig (_int n4147 -1 0 16964(_arch(_uni))))
		(_sig (_int count_8 -1 0 16965(_arch(_uni))))
		(_sig (_int count_7 -1 0 16966(_arch(_uni))))
		(_sig (_int n4130 -1 0 16967(_arch(_uni))))
		(_sig (_int waitcounter_5 -1 0 16968(_arch(_uni))))
		(_sig (_int n4129 -1 0 16969(_arch(_uni))))
		(_sig (_int n109 -1 0 16970(_arch(_uni))))
		(_sig (_int n110 -1 0 16971(_arch(_uni))))
		(_sig (_int n4146 -1 0 16972(_arch(_uni))))
		(_sig (_int n111 -1 0 16973(_arch(_uni))))
		(_sig (_int n112 -1 0 16974(_arch(_uni))))
		(_sig (_int n4145 -1 0 16975(_arch(_uni))))
		(_sig (_int n4128 -1 0 16976(_arch(_uni))))
		(_sig (_int n113 -1 0 16977(_arch(_uni))))
		(_sig (_int n114 -1 0 16978(_arch(_uni))))
		(_sig (_int n4144 -1 0 16979(_arch(_uni))))
		(_sig (_int waitcounter_1 -1 0 16980(_arch(_uni))))
		(_sig (_int n4127 -1 0 16981(_arch(_uni))))
		(_sig (_int n115 -1 0 16982(_arch(_uni))))
		(_sig (_int n116 -1 0 16983(_arch(_uni))))
		(_sig (_int n4143 -1 0 16984(_arch(_uni))))
		(_sig (_int waitcounter_0 -1 0 16985(_arch(_uni))))
		(_sig (_int n117 -1 0 16986(_arch(_uni))))
		(_sig (_int n118 -1 0 16987(_arch(_uni))))
		(_sig (_int data1Command0_i_N_84 -1 0 16988(_arch(_uni))))
		(_sig (_int n71 -1 0 16989(_arch(_uni))))
		(_sig (_int PS_lcd_state_1 -1 0 16990(_arch(_uni))))
		(_sig (_int PS_lcd_state_2 -1 0 16991(_arch(_uni))))
		(_sig (_int n4256 -1 0 16992(_arch(_uni))))
		(_sig (_int n4260 -1 0 16993(_arch(_uni))))
		(_sig (_int PS_lcd_state_0 -1 0 16994(_arch(_uni))))
		(_sig (_int n4791 -1 0 16995(_arch(_uni))))
		(_sig (_int data1Command0_i_N_84_derived_7 -1 0 16996(_arch(_uni))))
		(_sig (_int NS_lcd_state_0 -1 0 16997(_arch(_uni))))
		(_sig (_int n3069 -1 0 16998(_arch(_uni))))
		(_sig (_int data1Command0_i_N_84_derived_9 -1 0 16999(_arch(_uni))))
		(_sig (_int NS_lcd_state_1 -1 0 17000(_arch(_uni))))
		(_sig (_int data1Command0_i_N_84_derived_5 -1 0 17001(_arch(_uni))))
		(_sig (_int busy_i -1 0 17002(_arch(_uni))))
		(_sig (_int NS_lcd_state_2 -1 0 17003(_arch(_uni))))
		(_sig (_int n4787 -1 0 17004(_arch(_uni))))
		(_sig (_int n4788 -1 0 17005(_arch(_uni))))
		(_sig (_int data1Command0_i_N_84_derived_2 -1 0 17006(_arch(_uni))))
		(_sig (_int n7 -1 0 17007(_arch(_uni))))
		(_sig (_int PS_lcd_state_0_derived_1 -1 0 17008(_arch(_uni))))
		(_sig (_int NS_lcd_state_3 -1 0 17009(_arch(_uni))))
		(_sig (_int data1Command0_i_N_84_derived_4 -1 0 17010(_arch(_uni))))
		(_sig (_int PS_vivaz_state_0 -1 0 17011(_arch(_uni))))
		(_sig (_int n28 -1 0 17012(_arch(_uni))))
		(_sig (_int PS_vivaz_state_1 -1 0 17013(_arch(_uni))))
		(_sig (_int n4804 -1 0 17014(_arch(_uni))))
		(_sig (_int PS_vivaz_state_2 -1 0 17015(_arch(_uni))))
		(_sig (_int inst_lcd_sender_n94 -1 0 17016(_arch(_uni))))
		(_sig (_int PS_vivaz_state_2_N_101_0 -1 0 17017(_arch(_uni))))
		(_sig (_int n3615 -1 0 17018(_arch(_uni))))
		(_sig (_int inst_lcd_sender_clk133_enable_16 -1 0 17019(_arch(_uni))))
		(_sig (_int go_i -1 0 17020(_arch(_uni))))
		(_sig (_int inst_lcd_sender_n4802 -1 0 17021(_arch(_uni))))
		(_sig (_int inst_lcd_sender_clk133_enable_9 -1 0 17022(_arch(_uni))))
		(_sig (_int leds_c_4 -1 0 17023(_arch(_uni))))
		(_sig (_int n4805 -1 0 17024(_arch(_uni))))
		(_sig (_int synch_rst_c -1 0 17025(_arch(_uni))))
		(_sig (_int PS_lcd_state_1_derived_1 -1 0 17026(_arch(_uni))))
		(_sig (_int payload_i_1 -1 0 17027(_arch(_uni))))
		(_sig (_int n45 -1 0 17028(_arch(_uni))))
		(_sig (_int payload_i_0 -1 0 17029(_arch(_uni))))
		(_sig (_int lcd_LCDBus_c_0 -1 0 17030(_arch(_uni))))
		(_sig (_int lcd_LCDBus_c_1 -1 0 17031(_arch(_uni))))
		(_sig (_int lcd_reset_c -1 0 17032(_arch(_uni))))
		(_sig (_int payload_i_2 -1 0 17033(_arch(_uni))))
		(_sig (_int n4799 -1 0 17034(_arch(_uni))))
		(_sig (_int lcd_LCDBus_c_2 -1 0 17035(_arch(_uni))))
		(_sig (_int VCC_net -1 0 17036(_arch(_uni))))
		(_sig (_int payload_i_3 -1 0 17037(_arch(_uni))))
		(_sig (_int payload_i_4 -1 0 17038(_arch(_uni))))
		(_sig (_int lcd_LCDBus_c_3 -1 0 17039(_arch(_uni))))
		(_sig (_int synch_rst_c_derived_3 -1 0 17040(_arch(_uni))))
		(_sig (_int lcd_LCDBus_c_5 -1 0 17041(_arch(_uni))))
		(_sig (_int payload_i_8 -1 0 17042(_arch(_uni))))
		(_sig (_int payload_i_6 -1 0 17043(_arch(_uni))))
		(_sig (_int lcd_LCDBus_c_6 -1 0 17044(_arch(_uni))))
		(_sig (_int lcd_LCDBus_c_8 -1 0 17045(_arch(_uni))))
		(_sig (_int payload_i_10 -1 0 17046(_arch(_uni))))
		(_sig (_int payload_i_9 -1 0 17047(_arch(_uni))))
		(_sig (_int lcd_LCDBus_c_9 -1 0 17048(_arch(_uni))))
		(_sig (_int lcd_LCDBus_c_10 -1 0 17049(_arch(_uni))))
		(_sig (_int payload_i_12 -1 0 17050(_arch(_uni))))
		(_sig (_int payload_i_11 -1 0 17051(_arch(_uni))))
		(_sig (_int lcd_LCDBus_c_11 -1 0 17052(_arch(_uni))))
		(_sig (_int lcd_LCDBus_c_12 -1 0 17053(_arch(_uni))))
		(_sig (_int payload_i_14 -1 0 17054(_arch(_uni))))
		(_sig (_int payload_i_13 -1 0 17055(_arch(_uni))))
		(_sig (_int lcd_LCDBus_c_13 -1 0 17056(_arch(_uni))))
		(_sig (_int lcd_LCDBus_c_14 -1 0 17057(_arch(_uni))))
		(_sig (_int payload_i_15 -1 0 17058(_arch(_uni))))
		(_sig (_int lcd_LCDBus_c_15 -1 0 17059(_arch(_uni))))
		(_sig (_int n9_adj_114 -1 0 17060(_arch(_uni))))
		(_sig (_int n7_adj_115 -1 0 17061(_arch(_uni))))
		(_sig (_int lcd_wr_c -1 0 17062(_arch(_uni))))
		(_sig (_int lcd_rs_c -1 0 17063(_arch(_uni))))
		(_sig (_int data1Command0_i -1 0 17064(_arch(_uni))))
		(_sig (_int inst_lcd_sender_clk133_enable_8 -1 0 17065(_arch(_uni))))
		(_sig (_int leds_c_2 -1 0 17066(_arch(_uni))))
		(_sig (_int leds_c_3 -1 0 17067(_arch(_uni))))
		(_sig (_int inst_lcd_sender_lcd_write_N_107 -1 0 17068(_arch(_uni))))
		(_sig (_int inst_lcd_sender_clk133_enable_21 -1 0 17069(_arch(_uni))))
		(_sig (_int n4801 -1 0 17070(_arch(_uni))))
		(_sig (_int n4794 -1 0 17071(_arch(_uni))))
		(_sig (_int n4807 -1 0 17072(_arch(_uni))))
		(_sig (_int n2940 -1 0 17073(_arch(_uni))))
		(_sig (_int n40 -1 0 17074(_arch(_uni))))
		(_sig (_int n4795 -1 0 17075(_arch(_uni))))
		(_sig (_int data1Command0_i_N_84_derived_10 -1 0 17076(_arch(_uni))))
		(_sig (_int n5 -1 0 17077(_arch(_uni))))
		(_sig (_int n2994 -1 0 17078(_arch(_uni))))
		(_sig (_int n4796 -1 0 17079(_arch(_uni))))
		(_sig (_int n2982 -1 0 17080(_arch(_uni))))
		(_sig (_int n6 -1 0 17081(_arch(_uni))))
		(_sig (_int n9 -1 0 17082(_arch(_uni))))
		(_sig (_int n4800 -1 0 17083(_arch(_uni))))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000032 55 373 0 structure_con
(_configuration VHDL (structure_con 0 17879 (main))
	(_version vc6)
	(_time 1463576579981 2016.05.18 15:02:59)
	(_source (\./../../impl1/SonyVivazLCDDriver_impl1_vho.vho\))
	(_parameters dbg tan)
	(_code bfebbeeaede9e9a8babcace4eab8bab8bdb9babae9)
	(_arch Structure
	)
	(_use (std(standard))(ieee(std_logic_1164))(vital2000(VITAL_Timing))(machxo2(components)))
)
V 000049 55 1875          1463576580309 behavior
(_unit VHDL (testbench 0 25(behavior 0 28))
	(_version vc6)
	(_time 1463576580310 2016.05.18 15:03:00)
	(_source (\./../../main_tb.vhd\))
	(_parameters dbg tan)
	(_code 07530701055150100002155d5301520104010f0003)
	(_ent
		(_time 1463576580307)
	)
	(_comp
		(main
			(_object
				(_port (_int synch_rst -1 0 32(_ent (_in))))
				(_port (_int leds 0 0 33(_ent (_inout))))
				(_port (_int lcd_LCDBus 1 0 34(_ent (_inout))))
				(_port (_int lcd_wr -1 0 35(_ent (_inout))))
				(_port (_int lcd_reset -1 0 36(_ent (_inout))))
				(_port (_int lcd_rs -1 0 37(_ent (_inout))))
			)
		)
	)
	(_inst uut 0 51(_comp main)
		(_port
			((synch_rst)(synch_rst))
			((leds)(leds))
			((lcd_LCDBus)(lcd_LCDBus))
			((lcd_wr)(lcd_wr))
			((lcd_reset)(lcd_reset))
			((lcd_rs)(lcd_rs))
		)
		(_use (_ent . main)
			(_port
				((leds)(leds))
				((lcd_LCDBus)(lcd_LCDBus))
				((lcd_wr)(lcd_wr))
				((lcd_reset)(lcd_reset))
				((lcd_rs)(lcd_rs))
				((synch_rst)(synch_rst))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 33(_array -1 ((_dto i 7 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1 ((_dto i 15 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 41(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int leds 2 0 41(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 42(_array -1 ((_dto i 15 i 0)))))
		(_sig (_int lcd_LCDBus 3 0 42(_arch(_uni))))
		(_sig (_int lcd_wr -1 0 43(_arch(_uni))))
		(_sig (_int lcd_reset -1 0 44(_arch(_uni))))
		(_sig (_int lcd_rs -1 0 45(_arch(_uni))))
		(_sig (_int synch_rst -1 0 46(_arch(_uni))))
		(_prcs
			(tb(_arch 0 0 62(_prcs (_wait_for)(_trgt(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 1 -1)
)
