
*** Running vivado
    with args -log pid_vco_bypass_pid_only_wrapper_xlslice_mod_input_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pid_vco_bypass_pid_only_wrapper_xlslice_mod_input_0_0.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source pid_vco_bypass_pid_only_wrapper_xlslice_mod_input_0_0.tcl -notrace
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Starting RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1113.266 ; gain = 182.086 ; free physical = 1017 ; free virtual = 10663
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_xlslice_mod_input_0_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/ip/pid_vco_bypass_pid_only_wrapper_xlslice_mod_input_0_0/synth/pid_vco_bypass_pid_only_wrapper_xlslice_mod_input_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/ipshared/c49f/xlslice.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlslice' (1#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/ipshared/c49f/xlslice.v:14]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_xlslice_mod_input_0_0' (2#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/ip/pid_vco_bypass_pid_only_wrapper_xlslice_mod_input_0_0/synth/pid_vco_bypass_pid_only_wrapper_xlslice_mod_input_0_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1153.734 ; gain = 222.555 ; free physical = 885 ; free virtual = 10532
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1153.734 ; gain = 222.555 ; free physical = 883 ; free virtual = 10530
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1396.891 ; gain = 0.000 ; free physical = 1102 ; free virtual = 10749
Finished Constraint Validation : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 1396.891 ; gain = 465.711 ; free physical = 726 ; free virtual = 10373
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 1396.891 ; gain = 465.711 ; free physical = 726 ; free virtual = 10373
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 1396.891 ; gain = 465.711 ; free physical = 726 ; free virtual = 10373
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 1396.891 ; gain = 465.711 ; free physical = 726 ; free virtual = 10373
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:00 . Memory (MB): peak = 1396.891 ; gain = 465.711 ; free physical = 726 ; free virtual = 10373
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:17 ; elapsed = 00:01:24 . Memory (MB): peak = 1436.891 ; gain = 505.711 ; free physical = 396 ; free virtual = 10047
Finished Timing Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:25 . Memory (MB): peak = 1436.891 ; gain = 505.711 ; free physical = 396 ; free virtual = 10047
Finished Technology Mapping : Time (s): cpu = 00:01:17 ; elapsed = 00:01:25 . Memory (MB): peak = 1445.906 ; gain = 514.727 ; free physical = 388 ; free virtual = 10038
Finished IO Insertion : Time (s): cpu = 00:01:19 ; elapsed = 00:01:26 . Memory (MB): peak = 1445.906 ; gain = 514.727 ; free physical = 374 ; free virtual = 10025
Finished Renaming Generated Instances : Time (s): cpu = 00:01:19 ; elapsed = 00:01:26 . Memory (MB): peak = 1445.906 ; gain = 514.727 ; free physical = 374 ; free virtual = 10025
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:19 ; elapsed = 00:01:26 . Memory (MB): peak = 1445.906 ; gain = 514.727 ; free physical = 374 ; free virtual = 10024
Finished Renaming Generated Ports : Time (s): cpu = 00:01:19 ; elapsed = 00:01:26 . Memory (MB): peak = 1445.906 ; gain = 514.727 ; free physical = 374 ; free virtual = 10024
Finished Handling Custom Attributes : Time (s): cpu = 00:01:19 ; elapsed = 00:01:26 . Memory (MB): peak = 1445.906 ; gain = 514.727 ; free physical = 371 ; free virtual = 10022
Finished Renaming Generated Nets : Time (s): cpu = 00:01:19 ; elapsed = 00:01:26 . Memory (MB): peak = 1445.906 ; gain = 514.727 ; free physical = 371 ; free virtual = 10022

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:19 ; elapsed = 00:01:26 . Memory (MB): peak = 1445.906 ; gain = 514.727 ; free physical = 371 ; free virtual = 10022
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 1450.906 ; gain = 418.223 ; free physical = 316 ; free virtual = 9967
