--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml VmodCAM_Ref.twx VmodCAM_Ref.ncd -o VmodCAM_Ref.twr
VmodCAM_Ref.pcf

Design file:              VmodCAM_Ref.ncd
Physical constraint file: VmodCAM_Ref.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_i_clk = PERIOD TIMEGRP "i_clk" 99.99 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 324 paths analyzed, 128 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.990ns.
--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/DcmProgReg_0 (SLICE_X31Y20.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (OTHER)
  Destination:          Inst_SysCon/DcmProgReg_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.141ns (Levels of Logic = 2)
  Clock Path Skew:      -0.045ns (0.459 - 0.504)
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst to Inst_SysCon/DcmProgReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DCM_X0Y1.PSDONE      Tdmcko_PSDONE         1.500   Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
                                                       Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    SLICE_X30Y21.D4      net (fanout=9)        1.835   Inst_SysCon/DcmProgDone
    SLICE_X30Y21.DMUX    Tilo                  0.261   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_loadRegEn11
    SLICE_X31Y20.B4      net (fanout=4)        0.535   Inst_SysCon/Reset_OR_DriverANDClockEnable
    SLICE_X31Y20.B       Tilo                  0.259   Inst_SysCon/DcmProgReg<0>
                                                       Inst_SysCon/state__n0161_inv11
    SLICE_X31Y20.CE      net (fanout=3)        0.456   Inst_SysCon/_n0161_inv1
    SLICE_X31Y20.CLK     Tceck                 0.295   Inst_SysCon/DcmProgReg<0>
                                                       Inst_SysCon/DcmProgReg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.141ns (2.315ns logic, 2.826ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/prevRes_2 (FF)
  Destination:          Inst_SysCon/DcmProgReg_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      3.363ns (Levels of Logic = 2)
  Clock Path Skew:      -0.043ns (0.459 - 0.502)
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/prevRes_2 to Inst_SysCon/DcmProgReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y26.BMUX    Tshcko                0.461   Inst_SysCon/PllRst
                                                       Inst_SysCon/prevRes_2
    SLICE_X30Y21.D3      net (fanout=8)        1.096   Inst_SysCon/prevRes<2>
    SLICE_X30Y21.DMUX    Tilo                  0.261   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_loadRegEn11
    SLICE_X31Y20.B4      net (fanout=4)        0.535   Inst_SysCon/Reset_OR_DriverANDClockEnable
    SLICE_X31Y20.B       Tilo                  0.259   Inst_SysCon/DcmProgReg<0>
                                                       Inst_SysCon/state__n0161_inv11
    SLICE_X31Y20.CE      net (fanout=3)        0.456   Inst_SysCon/_n0161_inv1
    SLICE_X31Y20.CLK     Tceck                 0.295   Inst_SysCon/DcmProgReg<0>
                                                       Inst_SysCon/DcmProgReg_0
    -------------------------------------------------  ---------------------------
    Total                                      3.363ns (1.276ns logic, 2.087ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd7 (FF)
  Destination:          Inst_SysCon/DcmProgReg_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      2.633ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.150 - 0.156)
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd7 to Inst_SysCon/DcmProgReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y21.DQ      Tcko                  0.447   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd7
    SLICE_X30Y21.D5      net (fanout=7)        0.380   Inst_SysCon/state_FSM_FFd7
    SLICE_X30Y21.DMUX    Tilo                  0.261   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_loadRegEn11
    SLICE_X31Y20.B4      net (fanout=4)        0.535   Inst_SysCon/Reset_OR_DriverANDClockEnable
    SLICE_X31Y20.B       Tilo                  0.259   Inst_SysCon/DcmProgReg<0>
                                                       Inst_SysCon/state__n0161_inv11
    SLICE_X31Y20.CE      net (fanout=3)        0.456   Inst_SysCon/_n0161_inv1
    SLICE_X31Y20.CLK     Tceck                 0.295   Inst_SysCon/DcmProgReg<0>
                                                       Inst_SysCon/DcmProgReg_0
    -------------------------------------------------  ---------------------------
    Total                                      2.633ns (1.262ns logic, 1.371ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/DcmProgReg_1 (SLICE_X30Y20.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (OTHER)
  Destination:          Inst_SysCon/DcmProgReg_1 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.016ns (Levels of Logic = 2)
  Clock Path Skew:      -0.045ns (0.459 - 0.504)
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst to Inst_SysCon/DcmProgReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DCM_X0Y1.PSDONE      Tdmcko_PSDONE         1.500   Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
                                                       Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    SLICE_X30Y21.D4      net (fanout=9)        1.835   Inst_SysCon/DcmProgDone
    SLICE_X30Y21.DMUX    Tilo                  0.261   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_loadRegEn11
    SLICE_X31Y20.B4      net (fanout=4)        0.535   Inst_SysCon/Reset_OR_DriverANDClockEnable
    SLICE_X31Y20.B       Tilo                  0.259   Inst_SysCon/DcmProgReg<0>
                                                       Inst_SysCon/state__n0161_inv11
    SLICE_X30Y20.CE      net (fanout=3)        0.295   Inst_SysCon/_n0161_inv1
    SLICE_X30Y20.CLK     Tceck                 0.331   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/DcmProgReg_1
    -------------------------------------------------  ---------------------------
    Total                                      5.016ns (2.351ns logic, 2.665ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/prevRes_2 (FF)
  Destination:          Inst_SysCon/DcmProgReg_1 (FF)
  Requirement:          10.001ns
  Data Path Delay:      3.238ns (Levels of Logic = 2)
  Clock Path Skew:      -0.043ns (0.459 - 0.502)
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/prevRes_2 to Inst_SysCon/DcmProgReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y26.BMUX    Tshcko                0.461   Inst_SysCon/PllRst
                                                       Inst_SysCon/prevRes_2
    SLICE_X30Y21.D3      net (fanout=8)        1.096   Inst_SysCon/prevRes<2>
    SLICE_X30Y21.DMUX    Tilo                  0.261   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_loadRegEn11
    SLICE_X31Y20.B4      net (fanout=4)        0.535   Inst_SysCon/Reset_OR_DriverANDClockEnable
    SLICE_X31Y20.B       Tilo                  0.259   Inst_SysCon/DcmProgReg<0>
                                                       Inst_SysCon/state__n0161_inv11
    SLICE_X30Y20.CE      net (fanout=3)        0.295   Inst_SysCon/_n0161_inv1
    SLICE_X30Y20.CLK     Tceck                 0.331   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/DcmProgReg_1
    -------------------------------------------------  ---------------------------
    Total                                      3.238ns (1.312ns logic, 1.926ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd7 (FF)
  Destination:          Inst_SysCon/DcmProgReg_1 (FF)
  Requirement:          10.001ns
  Data Path Delay:      2.508ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.150 - 0.156)
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd7 to Inst_SysCon/DcmProgReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y21.DQ      Tcko                  0.447   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd7
    SLICE_X30Y21.D5      net (fanout=7)        0.380   Inst_SysCon/state_FSM_FFd7
    SLICE_X30Y21.DMUX    Tilo                  0.261   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_loadRegEn11
    SLICE_X31Y20.B4      net (fanout=4)        0.535   Inst_SysCon/Reset_OR_DriverANDClockEnable
    SLICE_X31Y20.B       Tilo                  0.259   Inst_SysCon/DcmProgReg<0>
                                                       Inst_SysCon/state__n0161_inv11
    SLICE_X30Y20.CE      net (fanout=3)        0.295   Inst_SysCon/_n0161_inv1
    SLICE_X30Y20.CLK     Tceck                 0.331   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/DcmProgReg_1
    -------------------------------------------------  ---------------------------
    Total                                      2.508ns (1.298ns logic, 1.210ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/bitCount_2 (SLICE_X31Y22.SR), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (OTHER)
  Destination:          Inst_SysCon/bitCount_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.002ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (0.453 - 0.504)
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst to Inst_SysCon/bitCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DCM_X0Y1.PSDONE      Tdmcko_PSDONE         1.500   Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
                                                       Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    SLICE_X30Y21.D4      net (fanout=9)        1.835   Inst_SysCon/DcmProgDone
    SLICE_X30Y21.DMUX    Tilo                  0.261   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_loadRegEn11
    SLICE_X31Y21.B5      net (fanout=4)        0.230   Inst_SysCon/Reset_OR_DriverANDClockEnable
    SLICE_X31Y21.B       Tilo                  0.259   Inst_SysCon/DcmProgReg<6>
                                                       Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT<6>11
    SLICE_X31Y22.SR      net (fanout=1)        0.515   Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT<6>1
    SLICE_X31Y22.CLK     Tsrck                 0.402   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_2
    -------------------------------------------------  ---------------------------
    Total                                      5.002ns (2.422ns logic, 2.580ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/prevRes_2 (FF)
  Destination:          Inst_SysCon/bitCount_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      3.224ns (Levels of Logic = 2)
  Clock Path Skew:      -0.049ns (0.453 - 0.502)
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/prevRes_2 to Inst_SysCon/bitCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y26.BMUX    Tshcko                0.461   Inst_SysCon/PllRst
                                                       Inst_SysCon/prevRes_2
    SLICE_X30Y21.D3      net (fanout=8)        1.096   Inst_SysCon/prevRes<2>
    SLICE_X30Y21.DMUX    Tilo                  0.261   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_loadRegEn11
    SLICE_X31Y21.B5      net (fanout=4)        0.230   Inst_SysCon/Reset_OR_DriverANDClockEnable
    SLICE_X31Y21.B       Tilo                  0.259   Inst_SysCon/DcmProgReg<6>
                                                       Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT<6>11
    SLICE_X31Y22.SR      net (fanout=1)        0.515   Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT<6>1
    SLICE_X31Y22.CLK     Tsrck                 0.402   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_2
    -------------------------------------------------  ---------------------------
    Total                                      3.224ns (1.383ns logic, 1.841ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/bitCount_3 (FF)
  Destination:          Inst_SysCon/bitCount_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      3.052ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/bitCount_3 to Inst_SysCon/bitCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y22.CMUX    Tshcko                0.461   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_3
    SLICE_X31Y21.B1      net (fanout=6)        1.415   Inst_SysCon/bitCount<3>
    SLICE_X31Y21.B       Tilo                  0.259   Inst_SysCon/DcmProgReg<6>
                                                       Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT<6>11
    SLICE_X31Y22.SR      net (fanout=1)        0.515   Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT<6>1
    SLICE_X31Y22.CLK     Tsrck                 0.402   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_2
    -------------------------------------------------  ---------------------------
    Total                                      3.052ns (1.122ns logic, 1.930ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_i_clk = PERIOD TIMEGRP "i_clk" 99.99 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/RstDbncQ_4 (SLICE_X23Y40.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/RstDbncQ_3 (FF)
  Destination:          Inst_SysCon/RstDbncQ_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/RstDbncQ_3 to Inst_SysCon/RstDbncQ_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y40.CQ      Tcko                  0.198   Inst_SysCon/RstDbncQ_4
                                                       Inst_SysCon/RstDbncQ_3
    SLICE_X23Y40.DX      net (fanout=2)        0.136   Inst_SysCon/RstDbncQ_3
    SLICE_X23Y40.CLK     Tckdi       (-Th)    -0.059   Inst_SysCon/RstDbncQ_4
                                                       Inst_SysCon/RstDbncQ_4
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/RstDbncQ_2 (SLICE_X23Y40.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/RstDbncQ_1 (FF)
  Destination:          Inst_SysCon/RstDbncQ_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/RstDbncQ_1 to Inst_SysCon/RstDbncQ_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y40.AQ      Tcko                  0.198   Inst_SysCon/RstDbncQ_4
                                                       Inst_SysCon/RstDbncQ_1
    SLICE_X23Y40.BX      net (fanout=2)        0.142   Inst_SysCon/RstDbncQ_1
    SLICE_X23Y40.CLK     Tckdi       (-Th)    -0.059   Inst_SysCon/RstDbncQ_4
                                                       Inst_SysCon/RstDbncQ_2
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.257ns logic, 0.142ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/RstQ_97 (SLICE_X22Y38.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.448ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/RstQ_96 (FF)
  Destination:          Inst_SysCon/RstQ_97 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.448ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/RstQ_96 to Inst_SysCon/RstQ_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y38.AQ      Tcko                  0.234   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    SLICE_X22Y38.BX      net (fanout=2)        0.173   Inst_SysCon/RstQ<96>
    SLICE_X22Y38.CLK     Tckdi       (-Th)    -0.041   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_97
    -------------------------------------------------  ---------------------------
    Total                                      0.448ns (0.275ns logic, 0.173ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_clk = PERIOD TIMEGRP "i_clk" 99.99 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.011ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_PSCLK)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Location pin: DCM_X0Y1.PSCLK
  Clock network: Inst_SysCon/SysConCLK_BUFG
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.001ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.001ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PCLK = PERIOD TIMEGRP "PCLK" 108 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PCLK = PERIOD TIMEGRP "PCLK" 108 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.135ns (period - min period limit)
  Period: 9.259ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: Inst_FBCtl/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: Inst_FBCtl/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y40.CLKA
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 6.135ns (period - min period limit)
  Period: 9.259ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Inst_FBCtl/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: Inst_FBCtl/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y40.CLKB
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 6.135ns (period - min period limit)
  Period: 9.259ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: Inst_FBCtl/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: Inst_FBCtl/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y44.CLKA
  Clock network: PClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP         
"Inst_SysCon_Inst_dcm_recfg_clkfx" TS_i_clk * 1.08 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_recfg_clkfx" TS_i_clk * 1.08 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 0.926ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: Inst_SysCon/pllout_xs
--------------------------------------------------------------------------------
Slack: 2.131ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 2.499ns (400.160MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Location pin: PLL_ADV_X0Y1.CLKOUT3
  Clock network: Inst_SysCon/pllout_x2
--------------------------------------------------------------------------------
Slack: 5.926ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.260ns
  Low pulse: 4.630ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Inst_SysCon/Pclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_xs = PERIOD TIMEGRP 
"Inst_SysCon_pllout_xs"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 10 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP 
"Inst_SysCon_pllout_x1"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10990 paths analyzed, 2481 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.229ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X3Y40.ADDRA13), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/Maddsub_n0069 (DSP)
  Destination:          Inst_FBCtl/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          9.260ns
  Data Path Delay:      9.061ns (Levels of Logic = 0)
  Clock Path Skew:      -0.076ns (0.550 - 0.626)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/Maddsub_n0069 to Inst_FBCtl/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y12.P13      Tdspcko_P_PREG        1.200   Inst_FBCtl/Maddsub_n0069
                                                       Inst_FBCtl/Maddsub_n0069
    RAMB16_X3Y40.ADDRA13 net (fanout=31)       7.511   Inst_FBCtl/wr_addr<13>
    RAMB16_X3Y40.CLKA    Trcck_ADDRA           0.350   Inst_FBCtl/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       Inst_FBCtl/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      9.061ns (1.550ns logic, 7.511ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y44.ADDRA8), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/Maddsub_n0069 (DSP)
  Destination:          Inst_FBCtl/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          9.260ns
  Data Path Delay:      8.956ns (Levels of Logic = 0)
  Clock Path Skew:      -0.084ns (0.542 - 0.626)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/Maddsub_n0069 to Inst_FBCtl/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y12.P8       Tdspcko_P_PREG        1.200   Inst_FBCtl/Maddsub_n0069
                                                       Inst_FBCtl/Maddsub_n0069
    RAMB16_X2Y44.ADDRA8  net (fanout=33)       7.406   Inst_FBCtl/wr_addr<8>
    RAMB16_X2Y44.CLKA    Trcck_ADDRA           0.350   Inst_FBCtl/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       Inst_FBCtl/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.956ns (1.550ns logic, 7.406ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y44.ADDRA11), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/Maddsub_n0069 (DSP)
  Destination:          Inst_FBCtl/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          9.260ns
  Data Path Delay:      8.938ns (Levels of Logic = 0)
  Clock Path Skew:      -0.084ns (0.542 - 0.626)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/Maddsub_n0069 to Inst_FBCtl/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y12.P11      Tdspcko_P_PREG        1.200   Inst_FBCtl/Maddsub_n0069
                                                       Inst_FBCtl/Maddsub_n0069
    RAMB16_X2Y44.ADDRA11 net (fanout=33)       7.388   Inst_FBCtl/wr_addr<11>
    RAMB16_X2Y44.CLKA    Trcck_ADDRA           0.350   Inst_FBCtl/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       Inst_FBCtl/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.938ns (1.550ns logic, 7.388ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP "Inst_SysCon_pllout_x1"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y22.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.306ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/wr_data_5 (FF)
  Destination:          Inst_FBCtl/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.314ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.077 - 0.069)
  Source Clock:         PClk rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/wr_data_5 to Inst_FBCtl/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y43.BQ      Tcko                  0.200   Inst_FBCtl/wr_data<5>
                                                       Inst_FBCtl/wr_data_5
    RAMB16_X2Y22.DIA0    net (fanout=6)        0.167   Inst_FBCtl/wr_data<5>
    RAMB16_X2Y22.CLKA    Trckd_DIA   (-Th)     0.053   Inst_FBCtl/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       Inst_FBCtl/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.314ns (0.147ns logic, 0.167ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y32.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.394ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/wr_data_2 (FF)
  Destination:          Inst_FBCtl/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.255 - 0.244)
  Source Clock:         PClk rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/wr_data_2 to Inst_FBCtl/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y63.CQ      Tcko                  0.200   Inst_FBCtl/wr_data<3>
                                                       Inst_FBCtl/wr_data_2
    RAMB16_X2Y32.DIA0    net (fanout=6)        0.258   Inst_FBCtl/wr_data<2>
    RAMB16_X2Y32.CLKA    Trckd_DIA   (-Th)     0.053   Inst_FBCtl/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       Inst_FBCtl/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.147ns logic, 0.258ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DataGen/x_max_8 (SLICE_X12Y30.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.426ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DataGen/x_max_8 (FF)
  Destination:          Inst_DataGen/x_max_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.426ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_DataGen/x_max_8 to Inst_DataGen/x_max_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.DQ      Tcko                  0.200   Inst_DataGen/x_max<8>
                                                       Inst_DataGen/x_max_8
    SLICE_X12Y30.D6      net (fanout=3)        0.036   Inst_DataGen/x_max<8>
    SLICE_X12Y30.CLK     Tah         (-Th)    -0.190   Inst_DataGen/x_max<8>
                                                       Inst_DataGen/Mmux_x_max[8]_x_max[8]_mux_36_OUT91
                                                       Inst_DataGen/x_max_8
    -------------------------------------------------  ---------------------------
    Total                                      0.426ns (0.390ns logic, 0.036ns route)
                                                       (91.5% logic, 8.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP "Inst_SysCon_pllout_x1"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.136ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: Inst_FBCtl/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: Inst_FBCtl/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y40.CLKA
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 6.136ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Inst_FBCtl/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: Inst_FBCtl/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y40.CLKB
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 6.136ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: Inst_FBCtl/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: Inst_FBCtl/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y44.CLKA
  Clock network: PClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP 
"Inst_SysCon_pllout_x2"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 83 paths analyzed, 83 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.099ns.
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2 (SLICE_X13Y111.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_d0_serializer_10_1/gear (FF)
  Destination:          Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2 (FF)
  Requirement:          4.630ns
  Data Path Delay:      3.771ns (Levels of Logic = 1)
  Clock Path Skew:      -0.116ns (1.764 - 1.880)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_d0_serializer_10_1/gear to Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y109.AQ     Tcko                  0.447   Inst_DVITransmitter/Inst_d0_serializer_10_1/gear
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/gear
    SLICE_X13Y111.D3     net (fanout=13)       3.002   Inst_DVITransmitter/Inst_d0_serializer_10_1/gear
    SLICE_X13Y111.CLK    Tas                   0.322   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<2>
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT31
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2
    -------------------------------------------------  ---------------------------
    Total                                      3.771ns (0.769ns logic, 3.002ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3 (SLICE_X13Y111.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_d0_serializer_10_1/gear (FF)
  Destination:          Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3 (FF)
  Requirement:          4.630ns
  Data Path Delay:      3.676ns (Levels of Logic = 1)
  Clock Path Skew:      -0.116ns (1.764 - 1.880)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_d0_serializer_10_1/gear to Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y109.AQ     Tcko                  0.447   Inst_DVITransmitter/Inst_d0_serializer_10_1/gear
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/gear
    SLICE_X13Y111.D3     net (fanout=13)       3.002   Inst_DVITransmitter/Inst_d0_serializer_10_1/gear
    SLICE_X13Y111.CLK    Tas                   0.227   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<2>
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT41
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3
    -------------------------------------------------  ---------------------------
    Total                                      3.676ns (0.674ns logic, 3.002ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_s (OLOGIC_X4Y118.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_s (FF)
  Requirement:          4.630ns
  Data Path Delay:      3.890ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.496 - 0.482)
  Source Clock:         PClkX2 rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_1 to Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y102.AMUX   Tshcko                0.461   Inst_DVITransmitter/Inst_d0_serializer_10_1/gear_s
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_1
    OLOGIC_X4Y118.D2     net (fanout=1)        3.465   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<1>
    OLOGIC_X4Y118.CLKDIV Tosdck_D             -0.036   Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_s
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      3.890ns (0.425ns logic, 3.465ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP "Inst_SysCon_pllout_x2"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_0 (SLICE_X23Y105.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_0 (FF)
  Destination:          Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.664ns (Levels of Logic = 1)
  Clock Path Skew:      0.042ns (0.902 - 0.860)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 0.000ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_0 to Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y104.AQ     Tcko                  0.198   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<6>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_0
    SLICE_X23Y105.A3     net (fanout=1)        0.251   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<0>
    SLICE_X23Y105.CLK    Tah         (-Th)    -0.215   Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<1>
                                                       Inst_DVITransmitter/Inst_d2_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT11
                                                       Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_0
    -------------------------------------------------  ---------------------------
    Total                                      0.664ns (0.413ns logic, 0.251ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1 (SLICE_X23Y105.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6 (FF)
  Destination:          Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.673ns (Levels of Logic = 1)
  Clock Path Skew:      0.042ns (0.902 - 0.860)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 0.000ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6 to Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y104.DQ     Tcko                  0.198   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<6>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    SLICE_X23Y105.B3     net (fanout=2)        0.260   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<6>
    SLICE_X23Y105.CLK    Tah         (-Th)    -0.215   Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<1>
                                                       Inst_DVITransmitter/Inst_d2_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT21
                                                       Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1
    -------------------------------------------------  ---------------------------
    Total                                      0.673ns (0.413ns logic, 0.260ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_4 (SLICE_X23Y103.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.430ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9 (FF)
  Destination:          Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.682ns (Levels of Logic = 1)
  Clock Path Skew:      0.040ns (0.900 - 0.860)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 0.000ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9 to Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y104.DMUX   Tshcko                0.244   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<6>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9
    SLICE_X23Y103.D4     net (fanout=1)        0.223   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
    SLICE_X23Y103.CLK    Tah         (-Th)    -0.215   Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<4>
                                                       Inst_DVITransmitter/Inst_d2_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT51
                                                       Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_4
    -------------------------------------------------  ---------------------------
    Total                                      0.682ns (0.459ns logic, 0.223ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP "Inst_SysCon_pllout_x2"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.900ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst2/I0
  Logical resource: Inst_SysCon/BUFG_inst2/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: Inst_SysCon/pllout_x2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_4/CK
  Location pin: SLICE_X13Y103.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<2>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3/CK
  Location pin: SLICE_X13Y111.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_i_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_i_clk                       |     10.001ns|      5.990ns|      9.967ns|            0|            0|          324|        11073|
| TS_Inst_SysCon_Inst_dcm_recfg_|      9.260ns|      3.334ns|      9.229ns|            0|            0|            0|        11073|
| clkfx                         |             |             |             |             |             |             |             |
|  TS_Inst_SysCon_pllout_xs     |      0.926ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_Inst_SysCon_pllout_x1     |      9.260ns|      9.229ns|          N/A|            0|            0|        10990|            0|
|  TS_Inst_SysCon_pllout_x2     |      4.630ns|      4.099ns|          N/A|            0|            0|           83|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clk          |    9.229|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 11397 paths, 0 nets, and 3428 connections

Design statistics:
   Minimum period:   9.229ns{1}   (Maximum frequency: 108.354MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 10 16:02:57 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 279 MB



