{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1520421062611 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1520421062621 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 07 14:11:02 2018 " "Processing started: Wed Mar 07 14:11:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1520421062621 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520421062621 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0nano_embedding -c de0nano_embedding " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0nano_embedding -c de0nano_embedding" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520421062621 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1520421063553 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1520421063553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library.v 7 7 " "Found 7 design units, including 7 entities, in source file library.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_w_rst " "Found entity 1: reg_w_rst" {  } { { "library.v" "" { Text "C:/Users/yetig/Desktop/UndergradAssistants/EE446_20172/lab/laboratory_practice/library.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520421087043 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg_w_rst_en " "Found entity 2: reg_w_rst_en" {  } { { "library.v" "" { Text "C:/Users/yetig/Desktop/UndergradAssistants/EE446_20172/lab/laboratory_practice/library.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520421087043 ""} { "Info" "ISGN_ENTITY_NAME" "3 reg_w_shft " "Found entity 3: reg_w_shft" {  } { { "library.v" "" { Text "C:/Users/yetig/Desktop/UndergradAssistants/EE446_20172/lab/laboratory_practice/library.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520421087043 ""} { "Info" "ISGN_ENTITY_NAME" "4 alu " "Found entity 4: alu" {  } { { "library.v" "" { Text "C:/Users/yetig/Desktop/UndergradAssistants/EE446_20172/lab/laboratory_practice/library.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520421087043 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux_2x1 " "Found entity 5: mux_2x1" {  } { { "library.v" "" { Text "C:/Users/yetig/Desktop/UndergradAssistants/EE446_20172/lab/laboratory_practice/library.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520421087043 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux_4x1 " "Found entity 6: mux_4x1" {  } { { "library.v" "" { Text "C:/Users/yetig/Desktop/UndergradAssistants/EE446_20172/lab/laboratory_practice/library.v" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520421087043 ""} { "Info" "ISGN_ENTITY_NAME" "7 dec_2x4 " "Found entity 7: dec_2x4" {  } { { "library.v" "" { Text "C:/Users/yetig/Desktop/UndergradAssistants/EE446_20172/lab/laboratory_practice/library.v" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1520421087043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1520421087043 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "in library.v(164) " "Verilog HDL error at library.v(164): object \"in\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "library.v" "" { Text "C:/Users/yetig/Desktop/UndergradAssistants/EE446_20172/lab/laboratory_practice/library.v" 164 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1520421087049 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "628 " "Peak virtual memory: 628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1520421087245 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 07 14:11:27 2018 " "Processing ended: Wed Mar 07 14:11:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1520421087245 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1520421087245 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1520421087245 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1520421087245 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1520421088010 ""}
