
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003748                       # Number of seconds simulated
sim_ticks                                  3748491813                       # Number of ticks simulated
final_tick                               533319836067                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 134742                       # Simulator instruction rate (inst/s)
host_op_rate                                   174501                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 127528                       # Simulator tick rate (ticks/s)
host_mem_usage                               16928832                       # Number of bytes of host memory used
host_seconds                                 29393.53                       # Real time elapsed on the host
sim_insts                                  3960546538                       # Number of instructions simulated
sim_ops                                    5129205165                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       309120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       236544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       322944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       122624                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1012608                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       253056                       # Number of bytes written to this memory
system.physmem.bytes_written::total            253056                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2415                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1848                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2523                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          958                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  7911                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1977                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1977                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1502471                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     82465166                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1468324                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     63103779                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1365883                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     86153049                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1365883                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     32712890                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               270137445                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1502471                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1468324                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1365883                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1365883                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5702560                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          67508751                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               67508751                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          67508751                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1502471                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     82465166                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1468324                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     63103779                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1365883                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     86153049                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1365883                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     32712890                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              337646196                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8989190                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3085591                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2532996                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206712                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1293262                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1196046                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          300554                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8880                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3323871                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16797731                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3085591                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1496600                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3596084                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1039190                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        892489                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles          889                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           45                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines          1634629                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91277                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8642733                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.383302                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.303508                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         5046649     58.39%     58.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354075      4.10%     62.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          335905      3.89%     66.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          316443      3.66%     70.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          261548      3.03%     73.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          188505      2.18%     75.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          135847      1.57%     76.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          210856      2.44%     79.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1792905     20.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8642733                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.343256                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.868659                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3479767                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       858617                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3437357                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41500                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        825489                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496746                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3884                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19956675                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10459                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        825489                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3660347                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         485842                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        91336                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3291294                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       288422                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19366152                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           50                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        156144                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        82078                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26850190                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90212235                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90212235                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10055018                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3588                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1880                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           702562                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1896394                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1017778                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        24028                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       427473                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18049211                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3490                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14610334                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23805                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5718171                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17469085                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          237                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8642733                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.690476                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.835810                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3154046     36.49%     36.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1713779     19.83%     56.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1364226     15.78%     72.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       818347      9.47%     81.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       833331      9.64%     91.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       379985      4.40%     95.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       242637      2.81%     98.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67065      0.78%     99.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69317      0.80%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8642733                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63621     58.95%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         19852     18.39%     77.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24452     22.66%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12012597     82.22%     82.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200479      1.37%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1547663     10.59%     94.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       848001      5.80%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14610334                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.625323                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             107925                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007387                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37995130                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23771099                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14238881                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14718259                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45721                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       664032                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          497                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          233                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       235808                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           80                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        825489                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         395703                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14305                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18052702                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        82341                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1896394                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1017778                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1867                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9792                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1455                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          233                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122997                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115214                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238211                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14369976                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1469412                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       240357                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2303833                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2020610                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834421                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.598584                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14249680                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14238881                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9200790                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24884463                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.584000                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369740                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5814358                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3253                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205813                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7817244                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.565666                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.103551                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3222563     41.22%     41.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2052444     26.26%     67.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       851756     10.90%     78.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       432427      5.53%     83.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       449041      5.74%     89.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       227366      2.91%     92.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155457      1.99%     94.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89302      1.14%     95.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       336888      4.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7817244                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014329                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232359                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009334                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       336888                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25533749                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36933151                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4269                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 346457                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.898919                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.898919                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.112447                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.112447                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64960859                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19480777                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18737549                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3246                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus1.numCycles                 8989190                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3088366                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2692746                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       202897                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1537743                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1493703                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          214057                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6240                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3762696                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17134796                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3088366                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1707760                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3634915                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         947762                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        410153                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1849789                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        96128                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8551379                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.315646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.293761                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4916464     57.49%     57.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          647041      7.57%     65.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          328441      3.84%     68.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          234026      2.74%     71.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          192628      2.25%     73.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          169077      1.98%     75.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           58683      0.69%     76.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          212183      2.48%     79.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1792836     20.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8551379                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.343564                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.906156                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3895318                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       384780                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3513220                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        17510                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        740547                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       338107                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3084                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19217091                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4701                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        740547                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4054822                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         183681                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        45549                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3369711                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       157065                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18627242                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         77844                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        67778                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24661657                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84793465                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84793465                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16202304                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8459317                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2327                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1235                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           413440                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2836178                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       652959                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         7910                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       146547                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17519210                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2333                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14946141                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        21866                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5050607                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     13688728                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          104                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8551379                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.747805                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.866903                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3071896     35.92%     35.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1834125     21.45%     57.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       892026     10.43%     67.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1068450     12.49%     80.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       824373      9.64%     89.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       514312      6.01%     95.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       222426      2.60%     98.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        71162      0.83%     99.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        52609      0.62%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8551379                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          63847     72.85%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13595     15.51%     88.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10197     11.64%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11738548     78.54%     78.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       119566      0.80%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1091      0.01%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2542059     17.01%     96.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       544877      3.65%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14946141                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.662679                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              87639                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005864                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38553165                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22572258                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14426137                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15033780                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        24017                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       797243                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           81                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          113                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       173268                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        740547                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         116354                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7743                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17521543                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        67245                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2836178                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       652959                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1223                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4096                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           51                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          113                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       103133                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119973                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       223106                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14621131                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2432233                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       325009                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2962026                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2183406                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            529793                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.626524                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14453736                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14426137                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8676768                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21424109                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.604832                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.405000                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10850414                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12349482                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5172171                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2229                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       200995                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7810832                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.581071                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.294554                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3645420     46.67%     46.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1669445     21.37%     68.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       905865     11.60%     79.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       331335      4.24%     83.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       282718      3.62%     87.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       124786      1.60%     89.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       304713      3.90%     93.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        81178      1.04%     94.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       465372      5.96%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7810832                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10850414                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12349482                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2518623                       # Number of memory references committed
system.switch_cpus1.commit.loads              2038932                       # Number of loads committed
system.switch_cpus1.commit.membars               1108                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1930628                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10787519                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       168677                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       465372                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24867009                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35784844                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3814                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 437811                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10850414                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12349482                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10850414                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.828465                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.828465                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.207051                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.207051                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67654730                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18943373                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19759405                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2226                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8989190                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3095555                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2512670                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       211061                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1283923                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1214731                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          329174                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9067                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3238642                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17059554                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3095555                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1543905                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3599711                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1109996                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        737862                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1593517                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        96526                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8470291                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.482454                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.312791                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4870580     57.50%     57.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          225216      2.66%     60.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          256960      3.03%     63.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          467107      5.51%     68.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          210737      2.49%     71.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          323410      3.82%     75.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          177294      2.09%     77.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          149006      1.76%     78.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1789981     21.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8470291                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.344364                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.897785                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3418207                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       690717                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3434450                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        34894                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        892020                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       525188                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         3155                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20296337                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4788                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        892020                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3605133                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         147311                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       288030                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3277970                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       259820                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19496369                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         4148                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        139771                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        75345                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1088                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     27310064                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     90824967                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     90824967                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16780416                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10529643                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4145                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2511                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           667752                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1817618                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       929421                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        13202                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       276086                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18317134                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         4150                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14743912                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        30015                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6194647                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18546087                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          830                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8470291                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.740662                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.920955                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3073756     36.29%     36.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1767803     20.87%     57.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1189509     14.04%     71.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       831550      9.82%     81.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       701033      8.28%     89.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       374228      4.42%     93.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       372819      4.40%     98.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        86489      1.02%     99.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        73104      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8470291                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         106766     76.55%     76.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             1      0.00%     76.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     76.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     76.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     76.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     76.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     76.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     76.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     76.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     76.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     76.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     76.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     76.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     76.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     76.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     76.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     76.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     76.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     76.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     76.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     76.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     76.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     76.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     76.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     76.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     76.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     76.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     76.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         14785     10.60%     87.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17927     12.85%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12290395     83.36%     83.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       208478      1.41%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1623      0.01%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1469808      9.97%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       773608      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14743912                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.640182                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             139479                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009460                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38127609                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24516081                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14314678                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14883391                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        28815                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       710704                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          200                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          157                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       235749                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        892020                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          58924                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         9055                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18321287                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        63975                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1817618                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       929421                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2493                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          6736                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          157                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       124418                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       121437                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       245855                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14463008                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1370249                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       280904                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2112976                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2047344                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            742727                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.608933                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14325694                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14314678                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9367351                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26291476                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.592432                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356289                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9835521                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12079923                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6241336                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       213808                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7578270                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.594021                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.152161                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3093541     40.82%     40.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2018611     26.64%     67.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       829114     10.94%     78.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       412521      5.44%     83.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       420877      5.55%     89.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       164351      2.17%     91.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       180249      2.38%     93.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        93284      1.23%     95.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       365722      4.83%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7578270                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9835521                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12079923                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1800586                       # Number of memory references committed
system.switch_cpus2.commit.loads              1106914                       # Number of loads committed
system.switch_cpus2.commit.membars               1650                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1736707                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10883039                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       245780                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       365722                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25533638                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           37535414                       # The number of ROB writes
system.switch_cpus2.timesIdled                   4918                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 518899                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9835521                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12079923                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9835521                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.913952                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.913952                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.094150                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.094150                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        65020941                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19789648                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18787178                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3314                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8989190                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3309092                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2700571                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       219406                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1361322                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1292044                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          349619                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9786                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3409933                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              18096167                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3309092                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1641663                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3800110                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1181004                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        543353                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1672818                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        94811                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8711902                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.579525                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.373088                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4911792     56.38%     56.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          262490      3.01%     59.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          285523      3.28%     62.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          434038      4.98%     67.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          200175      2.30%     69.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          291037      3.34%     73.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          194209      2.23%     75.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          145324      1.67%     77.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1987314     22.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8711902                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.368119                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.013103                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3590220                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       499065                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3635071                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        30004                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        957541                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       556772                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          964                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      21660354                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         3725                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        957541                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3773608                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         108194                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       158501                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3480136                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       233914                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20866474                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           54                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        135557                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        68497                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     29164514                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     97180061                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     97180061                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17806245                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        11358227                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3584                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1828                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           618075                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1931559                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      1006746                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        10835                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       367834                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          19513761                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3601                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15548454                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        30717                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6708194                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     20511937                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           32                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8711902                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.784737                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.932595                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3034452     34.83%     34.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1875056     21.52%     56.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1243655     14.28%     70.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       828496      9.51%     80.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       755603      8.67%     88.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       423128      4.86%     93.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       380319      4.37%     98.03% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        88910      1.02%     99.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        82283      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8711902                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         117174     78.04%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         16723     11.14%     89.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        16254     10.83%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12973342     83.44%     83.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       206272      1.33%     84.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1752      0.01%     84.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1550237      9.97%     94.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       816851      5.25%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15548454                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.729684                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             150151                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.009657                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     39989677                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     26225678                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     15095588                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15698605                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        22000                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       766057                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          127                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       268894                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        957541                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          64503                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        13308                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     19517365                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        49145                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1931559                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      1006746                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1823                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         10967                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          127                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       132962                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       123233                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       256195                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     15263798                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1445705                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       284655                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2234114                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2162722                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            788409                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.698017                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              15108253                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             15095588                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9887799                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         28089061                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.679305                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.352016                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10376487                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12776206                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6741176                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3569                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       221475                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7754361                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.647616                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.171009                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2985503     38.50%     38.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2186947     28.20%     66.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       869649     11.21%     77.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       436414      5.63%     83.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       403211      5.20%     88.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       184160      2.37%     91.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       199341      2.57%     93.69% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       102059      1.32%     95.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       387077      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7754361                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10376487                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12776206                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1903351                       # Number of memory references committed
system.switch_cpus3.commit.loads              1165499                       # Number of loads committed
system.switch_cpus3.commit.membars               1778                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1844734                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11509612                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       263443                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       387077                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26884497                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           39993394                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3890                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 277288                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10376487                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12776206                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10376487                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.866304                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.866304                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.154329                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.154329                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        68530928                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20924460                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19906938                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3556                       # number of misc regfile writes
system.l20.replacements                          2459                       # number of replacements
system.l20.tagsinuse                      4094.985866                       # Cycle average of tags in use
system.l20.total_refs                          502593                       # Total number of references to valid blocks.
system.l20.sampled_refs                          6555                       # Sample count of references to valid blocks.
system.l20.avg_refs                         76.673227                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           10.450917                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    38.005944                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1196.740345                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2849.788660                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.002551                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.009279                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.292173                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.695749                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999752                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         7969                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   7970                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1659                       # number of Writeback hits
system.l20.Writeback_hits::total                 1659                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   48                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         8017                       # number of demand (read+write) hits
system.l20.demand_hits::total                    8018                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         8017                       # number of overall hits
system.l20.overall_hits::total                   8018                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2415                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2459                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2415                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2459                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2415                       # number of overall misses
system.l20.overall_misses::total                 2459                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     22313961                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    396772001                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      419085962                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     22313961                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    396772001                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       419085962                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     22313961                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    396772001                       # number of overall miss cycles
system.l20.overall_miss_latency::total      419085962                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        10384                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              10429                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1659                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1659                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               48                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        10432                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               10477                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        10432                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              10477                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.232569                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.235785                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.231499                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.234705                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.231499                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.234705                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 507135.477273                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 164294.824431                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 170429.427410                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 507135.477273                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 164294.824431                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 170429.427410                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 507135.477273                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 164294.824431                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 170429.427410                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 602                       # number of writebacks
system.l20.writebacks::total                      602                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2415                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2459                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2415                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2459                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2415                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2459                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     21814653                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    369301173                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    391115826                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     21814653                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    369301173                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    391115826                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     21814653                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    369301173                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    391115826                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.232569                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.235785                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.231499                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.234705                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.231499                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.234705                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 495787.568182                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 152919.740373                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 159054.829606                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 495787.568182                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 152919.740373                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 159054.829606                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 495787.568182                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 152919.740373                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 159054.829606                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1890                       # number of replacements
system.l21.tagsinuse                      4095.445851                       # Cycle average of tags in use
system.l21.total_refs                          131764                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5986                       # Sample count of references to valid blocks.
system.l21.avg_refs                         22.012028                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           75.217648                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    39.008328                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   972.021757                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3009.198118                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.018364                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.009524                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.237310                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.734668                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999865                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3832                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3836                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1002                       # number of Writeback hits
system.l21.Writeback_hits::total                 1002                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           24                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   24                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3856                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3860                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3856                       # number of overall hits
system.l21.overall_hits::total                   3860                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1848                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1891                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1848                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1891                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1848                       # number of overall misses
system.l21.overall_misses::total                 1891                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     12624402                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    259964065                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      272588467                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     12624402                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    259964065                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       272588467                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     12624402                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    259964065                       # number of overall miss cycles
system.l21.overall_miss_latency::total      272588467                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           47                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5680                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5727                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1002                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1002                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           24                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               24                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           47                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5704                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5751                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           47                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5704                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5751                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.914894                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.325352                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.330190                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.914894                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.323983                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.328812                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.914894                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.323983                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.328812                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 293590.744186                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 140673.195346                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 144150.432047                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 293590.744186                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 140673.195346                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 144150.432047                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 293590.744186                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 140673.195346                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 144150.432047                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 300                       # number of writebacks
system.l21.writebacks::total                      300                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1848                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1891                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1848                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1891                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1848                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1891                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     12121073                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    238012215                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    250133288                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     12121073                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    238012215                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    250133288                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     12121073                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    238012215                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    250133288                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.914894                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.325352                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.330190                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.914894                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.323983                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.328812                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.914894                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.323983                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.328812                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 281885.418605                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 128794.488636                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 132275.667901                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 281885.418605                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 128794.488636                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 132275.667901                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 281885.418605                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 128794.488636                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 132275.667901                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          2564                       # number of replacements
system.l22.tagsinuse                      4094.414445                       # Cycle average of tags in use
system.l22.total_refs                          340047                       # Total number of references to valid blocks.
system.l22.sampled_refs                          6655                       # Sample count of references to valid blocks.
system.l22.avg_refs                         51.096469                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           44.162402                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    34.614172                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   949.329734                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3066.308137                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.010782                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.008451                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.231770                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.748610                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999613                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            4                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         4890                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   4894                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1611                       # number of Writeback hits
system.l22.Writeback_hits::total                 1611                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           61                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   61                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            4                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         4951                       # number of demand (read+write) hits
system.l22.demand_hits::total                    4955                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            4                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         4951                       # number of overall hits
system.l22.overall_hits::total                   4955                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           40                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         2523                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 2563                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           40                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         2523                       # number of demand (read+write) misses
system.l22.demand_misses::total                  2563                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           40                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         2523                       # number of overall misses
system.l22.overall_misses::total                 2563                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     15594450                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    425725346                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      441319796                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     15594450                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    425725346                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       441319796                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     15594450                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    425725346                       # number of overall miss cycles
system.l22.overall_miss_latency::total      441319796                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           44                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         7413                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               7457                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1611                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1611                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           61                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               61                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           44                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         7474                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                7518                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           44                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         7474                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               7518                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.909091                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.340348                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.343704                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.909091                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.337570                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.340915                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.909091                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.337570                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.340915                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 389861.250000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 168737.751090                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 172188.761607                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 389861.250000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 168737.751090                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 172188.761607                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 389861.250000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 168737.751090                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 172188.761607                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 532                       # number of writebacks
system.l22.writebacks::total                      532                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         2523                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            2563                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         2523                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             2563                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         2523                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            2563                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     15139446                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    396990475                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    412129921                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     15139446                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    396990475                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    412129921                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     15139446                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    396990475                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    412129921                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.909091                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.340348                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.343704                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.909091                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.337570                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.340915                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.909091                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.337570                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.340915                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 378486.150000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 157348.583036                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 160799.813110                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 378486.150000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 157348.583036                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 160799.813110                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 378486.150000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 157348.583036                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 160799.813110                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           998                       # number of replacements
system.l23.tagsinuse                      4094.009075                       # Cycle average of tags in use
system.l23.total_refs                          294941                       # Total number of references to valid blocks.
system.l23.sampled_refs                          5094                       # Sample count of references to valid blocks.
system.l23.avg_refs                         57.899686                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           90.671505                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    36.429630                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   486.703952                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3480.203988                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.022137                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.008894                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.118824                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.849659                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999514                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         3662                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3664                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            1125                       # number of Writeback hits
system.l23.Writeback_hits::total                 1125                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           52                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         3714                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3716                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         3714                       # number of overall hits
system.l23.overall_hits::total                   3716                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          959                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  999                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          959                       # number of demand (read+write) misses
system.l23.demand_misses::total                   999                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          959                       # number of overall misses
system.l23.overall_misses::total                  999                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     21671252                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    158177383                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      179848635                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     21671252                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    158177383                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       179848635                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     21671252                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    158177383                       # number of overall miss cycles
system.l23.overall_miss_latency::total      179848635                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           42                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         4621                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               4663                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         1125                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             1125                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           52                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               52                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           42                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         4673                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                4715                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           42                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         4673                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               4715                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.207531                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.214240                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.205221                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.211877                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.952381                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.205221                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.211877                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 541781.300000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 164939.919708                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 180028.663664                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 541781.300000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 164939.919708                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 180028.663664                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 541781.300000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 164939.919708                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 180028.663664                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 543                       # number of writebacks
system.l23.writebacks::total                      543                       # number of writebacks
system.l23.ReadReq_mshr_hits::switch_cpus3.data            1                       # number of ReadReq MSHR hits
system.l23.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l23.demand_mshr_hits::switch_cpus3.data            1                       # number of demand (read+write) MSHR hits
system.l23.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l23.overall_mshr_hits::switch_cpus3.data            1                       # number of overall MSHR hits
system.l23.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          958                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             998                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          958                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              998                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          958                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             998                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     21213138                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    146858941                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    168072079                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     21213138                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    146858941                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    168072079                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     21213138                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    146858941                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    168072079                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.207314                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.214025                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.205007                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.211665                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.952381                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.205007                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.211665                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 530328.450000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 153297.433194                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 168408.896794                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 530328.450000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 153297.433194                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 168408.896794                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 530328.450000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 153297.433194                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 168408.896794                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               578.892306                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001643247                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   586                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1709288.817406                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    40.530357                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   538.361949                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.064952                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.862760                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.927712                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1634553                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1634553                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1634553                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1634553                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1634553                       # number of overall hits
system.cpu0.icache.overall_hits::total        1634553                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           75                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           75                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            75                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           75                       # number of overall misses
system.cpu0.icache.overall_misses::total           75                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     43902058                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     43902058                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     43902058                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     43902058                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     43902058                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     43902058                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1634628                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1634628                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1634628                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1634628                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1634628                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1634628                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000046                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000046                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 585360.773333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 585360.773333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 585360.773333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 585360.773333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 585360.773333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 585360.773333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       485545                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs 161848.333333                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           30                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           30                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           30                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           30                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           30                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           30                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     22426841                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     22426841                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     22426841                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     22426841                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     22426841                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     22426841                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 498374.244444                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 498374.244444                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 498374.244444                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 498374.244444                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 498374.244444                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 498374.244444                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10432                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174377945                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10688                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16315.301740                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.261203                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.738797                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899458                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100542                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1133165                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1133165                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778477                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778477                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1774                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1774                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1623                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1623                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1911642                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1911642                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1911642                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1911642                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        36915                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        36915                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          168                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          168                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37083                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37083                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37083                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37083                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2100314932                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2100314932                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5317481                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5317481                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2105632413                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2105632413                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2105632413                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2105632413                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1170080                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1170080                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1774                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1774                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1948725                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1948725                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1948725                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1948725                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031549                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031549                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000216                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000216                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019029                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019029                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019029                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019029                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 56895.975403                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56895.975403                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 31651.672619                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31651.672619                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 56781.609174                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 56781.609174                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 56781.609174                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 56781.609174                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1659                       # number of writebacks
system.cpu0.dcache.writebacks::total             1659                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26531                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26531                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          120                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          120                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26651                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26651                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26651                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26651                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10384                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10384                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10432                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10432                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10432                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10432                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    468765504                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    468765504                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       898572                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       898572                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    469664076                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    469664076                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    469664076                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    469664076                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008875                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008875                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005353                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005353                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005353                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005353                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 45143.057011                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 45143.057011                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 18720.250000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 18720.250000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 45021.479678                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 45021.479678                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 45021.479678                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 45021.479678                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     3                       # number of replacements
system.cpu1.icache.tagsinuse               557.790984                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913291039                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   565                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1616444.316814                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    42.571455                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   515.219529                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.068223                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.825672                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.893896                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1849730                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1849730                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1849730                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1849730                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1849730                       # number of overall hits
system.cpu1.icache.overall_hits::total        1849730                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           59                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           59                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           59                       # number of overall misses
system.cpu1.icache.overall_misses::total           59                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     14975415                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     14975415                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     14975415                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     14975415                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     14975415                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     14975415                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1849789                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1849789                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1849789                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1849789                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1849789                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1849789                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 253820.593220                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 253820.593220                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 253820.593220                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 253820.593220                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 253820.593220                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 253820.593220                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           47                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           47                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     12865004                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     12865004                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     12865004                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     12865004                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     12865004                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     12865004                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 273723.489362                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 273723.489362                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 273723.489362                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 273723.489362                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 273723.489362                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 273723.489362                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5704                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               206901141                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5960                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34714.956544                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   205.450195                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    50.549805                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.802540                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.197460                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2213037                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2213037                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       477327                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        477327                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1198                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1198                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1113                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1113                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2690364                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2690364                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2690364                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2690364                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        18427                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        18427                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           72                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18499                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18499                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18499                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18499                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1649467875                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1649467875                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2263007                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2263007                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1651730882                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1651730882                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1651730882                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1651730882                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2231464                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2231464                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       477399                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       477399                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1198                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1198                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1113                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1113                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2708863                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2708863                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2708863                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2708863                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008258                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008258                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000151                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000151                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006829                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006829                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006829                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006829                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 89513.641667                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 89513.641667                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 31430.652778                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 31430.652778                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 89287.576734                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 89287.576734                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 89287.576734                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 89287.576734                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1002                       # number of writebacks
system.cpu1.dcache.writebacks::total             1002                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        12747                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12747                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        12795                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        12795                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        12795                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        12795                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5680                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5680                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5704                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5704                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5704                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5704                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    290592954                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    290592954                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       494782                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       494782                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    291087736                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    291087736                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    291087736                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    291087736                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002545                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002545                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002106                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002106                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002106                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002106                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 51160.731338                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 51160.731338                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 20615.916667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 20615.916667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 51032.211781                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 51032.211781                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 51032.211781                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 51032.211781                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               512.690508                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1006637698                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1950848.251938                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    40.690508                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          472                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.065209                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.756410                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.821619                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1593452                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1593452                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1593452                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1593452                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1593452                       # number of overall hits
system.cpu2.icache.overall_hits::total        1593452                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           65                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           65                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            65                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           65                       # number of overall misses
system.cpu2.icache.overall_misses::total           65                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     30522814                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     30522814                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     30522814                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     30522814                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     30522814                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     30522814                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1593517                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1593517                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1593517                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1593517                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1593517                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1593517                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000041                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000041                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 469581.753846                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 469581.753846                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 469581.753846                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 469581.753846                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 469581.753846                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 469581.753846                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           21                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           21                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           21                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           44                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           44                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           44                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     15883976                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     15883976                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     15883976                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     15883976                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     15883976                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     15883976                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 360999.454545                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 360999.454545                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 360999.454545                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 360999.454545                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 360999.454545                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 360999.454545                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7474                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165317502                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  7730                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              21386.481501                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   226.891180                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    29.108820                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.886294                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.113706                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1067833                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1067833                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       690060                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        690060                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2434                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2434                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1657                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1657                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1757893                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1757893                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1757893                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1757893                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        14915                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        14915                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          228                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          228                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        15143                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         15143                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        15143                       # number of overall misses
system.cpu2.dcache.overall_misses::total        15143                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1118878093                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1118878093                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      9211894                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      9211894                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1128089987                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1128089987                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1128089987                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1128089987                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1082748                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1082748                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       690288                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       690288                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2434                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2434                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1657                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1657                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1773036                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1773036                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1773036                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1773036                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.013775                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.013775                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000330                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000330                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008541                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008541                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008541                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008541                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 75016.969024                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 75016.969024                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 40403.043860                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 40403.043860                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 74495.805785                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 74495.805785                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 74495.805785                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 74495.805785                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1611                       # number of writebacks
system.cpu2.dcache.writebacks::total             1611                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         7502                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         7502                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          167                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          167                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         7669                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         7669                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         7669                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         7669                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7413                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7413                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           61                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           61                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7474                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7474                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7474                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7474                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    469633453                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    469633453                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1692496                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1692496                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    471325949                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    471325949                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    471325949                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    471325949                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006846                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006846                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004215                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004215                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004215                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004215                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 63352.684878                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 63352.684878                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 27745.836066                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 27745.836066                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 63062.075060                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 63062.075060                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 63062.075060                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 63062.075060                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               500.291451                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004721319                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   504                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1993494.680556                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    38.291451                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          462                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.061365                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.740385                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.801749                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1672756                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1672756                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1672756                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1672756                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1672756                       # number of overall hits
system.cpu3.icache.overall_hits::total        1672756                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           62                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           62                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            62                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           62                       # number of overall misses
system.cpu3.icache.overall_misses::total           62                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     33232915                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     33232915                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     33232915                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     33232915                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     33232915                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     33232915                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1672818                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1672818                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1672818                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1672818                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1672818                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1672818                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 536014.758065                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 536014.758065                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 536014.758065                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 536014.758065                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 536014.758065                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 536014.758065                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           20                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           20                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           20                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     21846682                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     21846682                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     21846682                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     21846682                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     21846682                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     21846682                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 520159.095238                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 520159.095238                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 520159.095238                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 520159.095238                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 520159.095238                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 520159.095238                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4673                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               153877888                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4929                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              31218.885778                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.951342                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.048658                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.886529                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.113471                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1133821                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1133821                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       734116                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        734116                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1779                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1779                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1778                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1778                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1867937                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1867937                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1867937                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1867937                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        11501                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        11501                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          165                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          165                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        11666                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         11666                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        11666                       # number of overall misses
system.cpu3.dcache.overall_misses::total        11666                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    765843586                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    765843586                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      5375716                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      5375716                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    771219302                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    771219302                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    771219302                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    771219302                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1145322                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1145322                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       734281                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       734281                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1779                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1779                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1778                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1778                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1879603                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1879603                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1879603                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1879603                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010042                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010042                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000225                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000225                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.006207                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.006207                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.006207                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.006207                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 66589.304061                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 66589.304061                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 32580.096970                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 32580.096970                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 66108.289217                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 66108.289217                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 66108.289217                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 66108.289217                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1125                       # number of writebacks
system.cpu3.dcache.writebacks::total             1125                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         6880                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         6880                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          113                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          113                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         6993                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         6993                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         6993                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         6993                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4621                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4621                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           52                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4673                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4673                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4673                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4673                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    188137563                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    188137563                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1163161                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1163161                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    189300724                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    189300724                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    189300724                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    189300724                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004035                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004035                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002486                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002486                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002486                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002486                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 40713.603765                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 40713.603765                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 22368.480769                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 22368.480769                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 40509.463728                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 40509.463728                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 40509.463728                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 40509.463728                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
