INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 00:43:40 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.478ns  (required time - arrival time)
  Source:                 mem_controller3/read_arbiter/data/sel_prev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            addf0/operator/expDiff_c1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        4.693ns  (logic 1.535ns (32.708%)  route 3.158ns (67.292%))
  Logic Levels:           12  (CARRY4=7 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=861, unset)          0.508     0.508    mem_controller3/read_arbiter/data/clk
                         FDRE                                         r  mem_controller3/read_arbiter/data/sel_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  mem_controller3/read_arbiter/data/sel_prev_reg[0]/Q
                         net (fo=97, unplaced)        0.515     1.249    mem_controller3/read_arbiter/data/sel_prev
                         LUT5 (Prop_lut5_I0_O)        0.119     1.368 f  mem_controller3/read_arbiter/data/expX_c1[1]_i_2/O
                         net (fo=6, unplaced)         0.737     2.105    mem_controller3/read_arbiter/data/sel_prev_reg[0]_9
                         LUT6 (Prop_lut6_I1_O)        0.043     2.148 r  mem_controller3/read_arbiter/data/newY_c1[22]_i_7/O
                         net (fo=27, unplaced)        0.311     2.459    mem_controller3/read_arbiter/data/newY_c1[22]_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.502 r  mem_controller3/read_arbiter/data/newY_c1[3]_i_3/O
                         net (fo=4, unplaced)         0.401     2.903    mem_controller2/read_arbiter/data/excExpFracY_c0[1]
                         LUT6 (Prop_lut6_I0_O)        0.043     2.946 r  mem_controller2/read_arbiter/data/ltOp_carry_i_3/O
                         net (fo=1, unplaced)         0.459     3.405    addf0/operator/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     3.650 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, unplaced)         0.007     3.657    addf0/operator/ltOp_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.707 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.707    addf0/operator/ltOp_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.757 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     3.757    addf0/operator/ltOp_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.807 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     3.807    addf0/operator/ltOp_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.135     3.942 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=67, unplaced)        0.262     4.204    load5/data_tehb/control/CO[0]
                         LUT6 (Prop_lut6_I0_O)        0.127     4.331 r  load5/data_tehb/control/i__carry_i_3/O
                         net (fo=1, unplaced)         0.459     4.790    addf0/operator/expDiff_c1_reg[3]_0[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     5.035 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, unplaced)         0.007     5.042    addf0/operator/_inferred__1/i__carry_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     5.201 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, unplaced)         0.000     5.201    addf0/operator/expDiff_c0[5]
                         FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=861, unset)          0.483     3.683    addf0/operator/clk
                         FDRE                                         r  addf0/operator/expDiff_c1_reg[5]/C
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
                         FDRE (Setup_fdre_C_D)        0.076     3.723    addf0/operator/expDiff_c1_reg[5]
  -------------------------------------------------------------------
                         required time                          3.723    
                         arrival time                          -5.201    
  -------------------------------------------------------------------
                         slack                                 -1.478    




