INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HBW/Desktop/CPU-lab/ALU/ALU-32bit/ALU-32bit.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HBW/Desktop/CPU-lab/ALU/ALU-32bit/ALU-32bit.srcs/sim_1/imports/ALU/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/HBW/Desktop/CPU-lab/ALU/ALU-32bit/ALU-32bit.srcs/sim_1/imports/ALU/alu_tb.v:39]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/HBW/Desktop/CPU-lab/ALU/ALU-32bit/ALU-32bit.srcs/sim_1/imports/ALU/alu_tb.v:172]
