<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix Kernel: CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix Kernel
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:af15a39e54d1b2ca7c70d779f214700db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#af15a39e54d1b2ca7c70d779f214700db">Get</a> ()</td></tr>
<tr class="separator:af15a39e54d1b2ca7c70d779f214700db"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a41778abe532cdc5926635d8f02c7a72f"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a8974785bd22ab924eebd9944a429293d"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:acd674ef30d2a3150a217319e0d2d112d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="separator:acd674ef30d2a3150a217319e0d2d112d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8974785bd22ab924eebd9944a429293d"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a8974785bd22ab924eebd9944a429293d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e41a076de508c66274c58ef97f93ce9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a8e41a076de508c66274c58ef97f93ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41778abe532cdc5926635d8f02c7a72f"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a41778abe532cdc5926635d8f02c7a72f">EAX</a></td></tr>
<tr class="separator:a41778abe532cdc5926635d8f02c7a72f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8250bd1530b288ad38f7ecd4e0009859"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac5364e0688e5c3fa86842ccef5caeb74"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a0881102ec653d163cb5fa9873cc5a437"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSGSBase</b>: 1</td></tr>
<tr class="memdesc:a0881102ec653d163cb5fa9873cc5a437"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access to base of fs and gs.  <a href="../../d0/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d225_1_1_0d242.html#a0881102ec653d163cb5fa9873cc5a437">More...</a><br /></td></tr>
<tr class="separator:a0881102ec653d163cb5fa9873cc5a437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a018f57cae87f7de5dde2e7ebced7d54c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IA32TSCAdjust</b>: 1</td></tr>
<tr class="memdesc:a018f57cae87f7de5dde2e7ebced7d54c"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TSC_ADJUST MSR.  <a href="../../d0/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d225_1_1_0d242.html#a018f57cae87f7de5dde2e7ebced7d54c">More...</a><br /></td></tr>
<tr class="separator:a018f57cae87f7de5dde2e7ebced7d54c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a089644f09fa67929ff2b15b931c2d00f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX</b>: 1</td></tr>
<tr class="memdesc:a089644f09fa67929ff2b15b931c2d00f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software Guard Extensions.  <a href="../../d0/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d225_1_1_0d242.html#a089644f09fa67929ff2b15b931c2d00f">More...</a><br /></td></tr>
<tr class="separator:a089644f09fa67929ff2b15b931c2d00f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d45f38c7f9a507cef95e199034ba69e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI1</b>: 1</td></tr>
<tr class="memdesc:a3d45f38c7f9a507cef95e199034ba69e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 1.  <a href="../../d0/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d225_1_1_0d242.html#a3d45f38c7f9a507cef95e199034ba69e">More...</a><br /></td></tr>
<tr class="separator:a3d45f38c7f9a507cef95e199034ba69e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a754d3adfa5e71d2cc2ba2bc5dc853c4e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HLE</b>: 1</td></tr>
<tr class="memdesc:a754d3adfa5e71d2cc2ba2bc5dc853c4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX Hardware Lock Elision.  <a href="../../d0/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d225_1_1_0d242.html#a754d3adfa5e71d2cc2ba2bc5dc853c4e">More...</a><br /></td></tr>
<tr class="separator:a754d3adfa5e71d2cc2ba2bc5dc853c4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7392e04e49ff2290bc16e0fef7217c7a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX2</b>: 1</td></tr>
<tr class="memdesc:a7392e04e49ff2290bc16e0fef7217c7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Advanced Vector Extensions 2.  <a href="../../d0/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d225_1_1_0d242.html#a7392e04e49ff2290bc16e0fef7217c7a">More...</a><br /></td></tr>
<tr class="separator:a7392e04e49ff2290bc16e0fef7217c7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f18c3fa8a42f79f2de40ec8e6786e8b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FDPExcptonOnly</b>: 1</td></tr>
<tr class="memdesc:a0f18c3fa8a42f79f2de40ec8e6786e8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">FDP_EXCPTN_ONLY.  <a href="../../d0/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d225_1_1_0d242.html#a0f18c3fa8a42f79f2de40ec8e6786e8b">More...</a><br /></td></tr>
<tr class="separator:a0f18c3fa8a42f79f2de40ec8e6786e8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d79aa6a22c459c180858cbd0ec0dc17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMEP</b>: 1</td></tr>
<tr class="memdesc:a5d79aa6a22c459c180858cbd0ec0dc17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Execution Protection.  <a href="../../d0/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d225_1_1_0d242.html#a5d79aa6a22c459c180858cbd0ec0dc17">More...</a><br /></td></tr>
<tr class="separator:a5d79aa6a22c459c180858cbd0ec0dc17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4b4072a7a2fa118a01c38a70a56c009"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI2</b>: 1</td></tr>
<tr class="memdesc:aa4b4072a7a2fa118a01c38a70a56c009"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 2.  <a href="../../d0/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d225_1_1_0d242.html#aa4b4072a7a2fa118a01c38a70a56c009">More...</a><br /></td></tr>
<tr class="separator:aa4b4072a7a2fa118a01c38a70a56c009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a343337eefd3ec4ea18ca24098f17768f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ERMS</b>: 1</td></tr>
<tr class="memdesc:a343337eefd3ec4ea18ca24098f17768f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enhanced REP MOVSB/STOSB.  <a href="../../d0/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d225_1_1_0d242.html#a343337eefd3ec4ea18ca24098f17768f">More...</a><br /></td></tr>
<tr class="separator:a343337eefd3ec4ea18ca24098f17768f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1cfe56a3f04130efad4cba198576007"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>INVPCID</b>: 1</td></tr>
<tr class="memdesc:ab1cfe56a3f04130efad4cba198576007"><td class="mdescLeft">&#160;</td><td class="mdescRight">INVPCID.  <a href="../../d0/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d225_1_1_0d242.html#ab1cfe56a3f04130efad4cba198576007">More...</a><br /></td></tr>
<tr class="separator:ab1cfe56a3f04130efad4cba198576007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50c3b12275d28e9faf06be138d011569"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RTM</b>: 1</td></tr>
<tr class="memdesc:a50c3b12275d28e9faf06be138d011569"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTM.  <a href="../../d0/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d225_1_1_0d242.html#a50c3b12275d28e9faf06be138d011569">More...</a><br /></td></tr>
<tr class="separator:a50c3b12275d28e9faf06be138d011569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade4f8ec48e5294cc735a48a5b7b24e6e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_M</b>: 1</td></tr>
<tr class="memdesc:ade4f8ec48e5294cc735a48a5b7b24e6e"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Monitoring.  <a href="../../d0/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d225_1_1_0d242.html#ade4f8ec48e5294cc735a48a5b7b24e6e">More...</a><br /></td></tr>
<tr class="separator:ade4f8ec48e5294cc735a48a5b7b24e6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11f5f01a5766e5f8596f292fb9421006"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DeprecatesFPU</b>: 1</td></tr>
<tr class="memdesc:a11f5f01a5766e5f8596f292fb9421006"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecates FPU CS and DS values.  <a href="../../d0/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d225_1_1_0d242.html#a11f5f01a5766e5f8596f292fb9421006">More...</a><br /></td></tr>
<tr class="separator:a11f5f01a5766e5f8596f292fb9421006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a957010d2d5c38baa6af4b14b4913a878"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MPX</b>: 1</td></tr>
<tr class="memdesc:a957010d2d5c38baa6af4b14b4913a878"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Extensions.  <a href="../../d0/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d225_1_1_0d242.html#a957010d2d5c38baa6af4b14b4913a878">More...</a><br /></td></tr>
<tr class="separator:a957010d2d5c38baa6af4b14b4913a878"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16d163a54297c46c1f9b17b075f106b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_A</b>: 1</td></tr>
<tr class="memdesc:a16d163a54297c46c1f9b17b075f106b8"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Allocation.  <a href="../../d0/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d225_1_1_0d242.html#a16d163a54297c46c1f9b17b075f106b8">More...</a><br /></td></tr>
<tr class="separator:a16d163a54297c46c1f9b17b075f106b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c7715455e6ee61d52c82d930eeabb52"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512F</b>: 1</td></tr>
<tr class="memdesc:a8c7715455e6ee61d52c82d930eeabb52"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Foundation.  <a href="../../d0/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d225_1_1_0d242.html#a8c7715455e6ee61d52c82d930eeabb52">More...</a><br /></td></tr>
<tr class="separator:a8c7715455e6ee61d52c82d930eeabb52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9f7b107b97ef6fad34d2cf0538d0b0a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512DQ</b>: 1</td></tr>
<tr class="memdesc:af9f7b107b97ef6fad34d2cf0538d0b0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Doubleword and Quadword Instructions.  <a href="../../d0/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d225_1_1_0d242.html#af9f7b107b97ef6fad34d2cf0538d0b0a">More...</a><br /></td></tr>
<tr class="separator:af9f7b107b97ef6fad34d2cf0538d0b0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc6451cd38ead72edd787ed36c0292df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDSEED</b>: 1</td></tr>
<tr class="memdesc:acc6451cd38ead72edd787ed36c0292df"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDSEED.  <a href="../../d0/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d225_1_1_0d242.html#acc6451cd38ead72edd787ed36c0292df">More...</a><br /></td></tr>
<tr class="separator:acc6451cd38ead72edd787ed36c0292df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaab21eb437ac58a62567d059c51bf0bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ADX</b>: 1</td></tr>
<tr class="memdesc:aaab21eb437ac58a62567d059c51bf0bb"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Multi-Precision Add-Carry Instruction Extensions.  <a href="../../d0/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d225_1_1_0d242.html#aaab21eb437ac58a62567d059c51bf0bb">More...</a><br /></td></tr>
<tr class="separator:aaab21eb437ac58a62567d059c51bf0bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14bcfbe9832bb26cd977b574a85ecb34"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMAP</b>: 1</td></tr>
<tr class="memdesc:a14bcfbe9832bb26cd977b574a85ecb34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Access Prevention.  <a href="../../d0/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d225_1_1_0d242.html#a14bcfbe9832bb26cd977b574a85ecb34">More...</a><br /></td></tr>
<tr class="separator:a14bcfbe9832bb26cd977b574a85ecb34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbed83b91b80bc8f7c1dc1a52c90b538"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512IFMA</b>: 1</td></tr>
<tr class="memdesc:abbed83b91b80bc8f7c1dc1a52c90b538"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Integer Fused Multiply-Add Instructions.  <a href="../../d0/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d225_1_1_0d242.html#abbed83b91b80bc8f7c1dc1a52c90b538">More...</a><br /></td></tr>
<tr class="separator:abbed83b91b80bc8f7c1dc1a52c90b538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01703f06573f019cb57620dae31613ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 1</td></tr>
<tr class="memdesc:a01703f06573f019cb57620dae31613ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d0/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d225_1_1_0d242.html#a01703f06573f019cb57620dae31613ef">More...</a><br /></td></tr>
<tr class="separator:a01703f06573f019cb57620dae31613ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95763ba120b74b9cee2ae4b1954f94c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLFLUSHOPT</b>: 1</td></tr>
<tr class="memdesc:a95763ba120b74b9cee2ae4b1954f94c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLFLUSHOPT.  <a href="../../d0/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d225_1_1_0d242.html#a95763ba120b74b9cee2ae4b1954f94c5">More...</a><br /></td></tr>
<tr class="separator:a95763ba120b74b9cee2ae4b1954f94c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab976e4b767e066d2b42a26acc554398f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLWB</b>: 1</td></tr>
<tr class="memdesc:ab976e4b767e066d2b42a26acc554398f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLWB.  <a href="../../d0/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d225_1_1_0d242.html#ab976e4b767e066d2b42a26acc554398f">More...</a><br /></td></tr>
<tr class="separator:ab976e4b767e066d2b42a26acc554398f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9098722fb129cdd6b95b9bee183b3d2f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IntelProcessorTrace</b>: 1</td></tr>
<tr class="memdesc:a9098722fb129cdd6b95b9bee183b3d2f"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Processor Trace.  <a href="../../d0/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d225_1_1_0d242.html#a9098722fb129cdd6b95b9bee183b3d2f">More...</a><br /></td></tr>
<tr class="separator:a9098722fb129cdd6b95b9bee183b3d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10e0c5fffdb8984c9c1ba24b75259aa4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512PF</b>: 1</td></tr>
<tr class="memdesc:a10e0c5fffdb8984c9c1ba24b75259aa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Prefetch Instructions.  <a href="../../d0/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d225_1_1_0d242.html#a10e0c5fffdb8984c9c1ba24b75259aa4">More...</a><br /></td></tr>
<tr class="separator:a10e0c5fffdb8984c9c1ba24b75259aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27300adeba6c24d601909849ab8dd7bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512ER</b>: 1</td></tr>
<tr class="memdesc:a27300adeba6c24d601909849ab8dd7bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Exponential and Reciprocal Instructions.  <a href="../../d0/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d225_1_1_0d242.html#a27300adeba6c24d601909849ab8dd7bc">More...</a><br /></td></tr>
<tr class="separator:a27300adeba6c24d601909849ab8dd7bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a078251d4fa65b2d33773427c2a36c33d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512CD</b>: 1</td></tr>
<tr class="memdesc:a078251d4fa65b2d33773427c2a36c33d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Conflict Detection Instructions.  <a href="../../d0/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d225_1_1_0d242.html#a078251d4fa65b2d33773427c2a36c33d">More...</a><br /></td></tr>
<tr class="separator:a078251d4fa65b2d33773427c2a36c33d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af01dc137d9ce4e2ee899afa5c7b0de4e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SHA</b>: 1</td></tr>
<tr class="memdesc:af01dc137d9ce4e2ee899afa5c7b0de4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SHA Extensions.  <a href="../../d0/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d225_1_1_0d242.html#af01dc137d9ce4e2ee899afa5c7b0de4e">More...</a><br /></td></tr>
<tr class="separator:af01dc137d9ce4e2ee899afa5c7b0de4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1537f6f7501dcd075377105877648b66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BW</b>: 1</td></tr>
<tr class="memdesc:a1537f6f7501dcd075377105877648b66"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Byte and Word Instructions.  <a href="../../d0/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d225_1_1_0d242.html#a1537f6f7501dcd075377105877648b66">More...</a><br /></td></tr>
<tr class="separator:a1537f6f7501dcd075377105877648b66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12540466a555be1c3033d7680b8656fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VL</b>: 1</td></tr>
<tr class="memdesc:a12540466a555be1c3033d7680b8656fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Length Extensions.  <a href="../../d0/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d225_1_1_0d242.html#a12540466a555be1c3033d7680b8656fd">More...</a><br /></td></tr>
<tr class="separator:a12540466a555be1c3033d7680b8656fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5364e0688e5c3fa86842ccef5caeb74"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ac5364e0688e5c3fa86842ccef5caeb74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cd70df292d297f4066596d12dd7593a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a8cd70df292d297f4066596d12dd7593a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8250bd1530b288ad38f7ecd4e0009859"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a8250bd1530b288ad38f7ecd4e0009859">EBX</a></td></tr>
<tr class="separator:a8250bd1530b288ad38f7ecd4e0009859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab62d4961b67bb1fb4d9e93435cc227f0"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a3da6a63a5a37cd701947110e26569465"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a5678e3a35dcbfff8bb0cd800e7041eb6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHWT1</b>: 1</td></tr>
<tr class="memdesc:a5678e3a35dcbfff8bb0cd800e7041eb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHWT1.  <a href="../../d5/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d228_1_1_0d268.html#a5678e3a35dcbfff8bb0cd800e7041eb6">More...</a><br /></td></tr>
<tr class="separator:a5678e3a35dcbfff8bb0cd800e7041eb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bfaf5c0db86a63469951fbf6fb06ebc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI</b>: 1</td></tr>
<tr class="memdesc:a0bfaf5c0db86a63469951fbf6fb06ebc"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions.  <a href="../../d5/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d228_1_1_0d268.html#a0bfaf5c0db86a63469951fbf6fb06ebc">More...</a><br /></td></tr>
<tr class="separator:a0bfaf5c0db86a63469951fbf6fb06ebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ccba9015df817f1ad1d291f64dd8744"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UMIP</b>: 1</td></tr>
<tr class="memdesc:a2ccba9015df817f1ad1d291f64dd8744"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Mode Instruction Prevention.  <a href="../../d5/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d228_1_1_0d268.html#a2ccba9015df817f1ad1d291f64dd8744">More...</a><br /></td></tr>
<tr class="separator:a2ccba9015df817f1ad1d291f64dd8744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd4beab93c3fe53be99c933b8198b878"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKU</b>: 1</td></tr>
<tr class="memdesc:acd4beab93c3fe53be99c933b8198b878"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Keys for User-mode pages.  <a href="../../d5/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d228_1_1_0d268.html#acd4beab93c3fe53be99c933b8198b878">More...</a><br /></td></tr>
<tr class="separator:acd4beab93c3fe53be99c933b8198b878"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2c82d4c25b067ebc328b7abb4c84ef6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>OSPKE</b>: 1</td></tr>
<tr class="memdesc:ac2c82d4c25b067ebc328b7abb4c84ef6"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKU enabled by OS.  <a href="../../d5/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d228_1_1_0d268.html#ac2c82d4c25b067ebc328b7abb4c84ef6">More...</a><br /></td></tr>
<tr class="separator:ac2c82d4c25b067ebc328b7abb4c84ef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48957777dd8c1deb0d2e863c95eac883"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WaitPKG</b>: 1</td></tr>
<tr class="memdesc:a48957777dd8c1deb0d2e863c95eac883"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timed pause and user-level monitor/wait.  <a href="../../d5/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d228_1_1_0d268.html#a48957777dd8c1deb0d2e863c95eac883">More...</a><br /></td></tr>
<tr class="separator:a48957777dd8c1deb0d2e863c95eac883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a249bba07b591e3eb4e55f75c618c9d49"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI2</b>: 1</td></tr>
<tr class="memdesc:a249bba07b591e3eb4e55f75c618c9d49"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions 2.  <a href="../../d5/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d228_1_1_0d268.html#a249bba07b591e3eb4e55f75c618c9d49">More...</a><br /></td></tr>
<tr class="separator:a249bba07b591e3eb4e55f75c618c9d49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af61ed31704f2efb9f49cfbe60aeed857"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_SS</b>: 1</td></tr>
<tr class="memdesc:af61ed31704f2efb9f49cfbe60aeed857"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) shadow stack.  <a href="../../d5/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d228_1_1_0d268.html#af61ed31704f2efb9f49cfbe60aeed857">More...</a><br /></td></tr>
<tr class="separator:af61ed31704f2efb9f49cfbe60aeed857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a5894f14ec12b8fa725010fd77f8819"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>GFNI</b>: 1</td></tr>
<tr class="memdesc:a9a5894f14ec12b8fa725010fd77f8819"><td class="mdescLeft">&#160;</td><td class="mdescRight">Galois Field instructions.  <a href="../../d5/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d228_1_1_0d268.html#a9a5894f14ec12b8fa725010fd77f8819">More...</a><br /></td></tr>
<tr class="separator:a9a5894f14ec12b8fa725010fd77f8819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af213a59528defed5a0bab8f428daad7c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VAES</b>: 1</td></tr>
<tr class="memdesc:af213a59528defed5a0bab8f428daad7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector AES instruction set (VEX-256/EVEX)  <a href="../../d5/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d228_1_1_0d268.html#af213a59528defed5a0bab8f428daad7c">More...</a><br /></td></tr>
<tr class="separator:af213a59528defed5a0bab8f428daad7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9efb56198fff6cce591c2a6dfba31e4a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VPCLMULQDQ</b>: 1</td></tr>
<tr class="memdesc:a9efb56198fff6cce591c2a6dfba31e4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLMUL instruction set (VEX-256/EVEX)  <a href="../../d5/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d228_1_1_0d268.html#a9efb56198fff6cce591c2a6dfba31e4a">More...</a><br /></td></tr>
<tr class="separator:a9efb56198fff6cce591c2a6dfba31e4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc03d4c1013ff12963765c0066464d53"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VNNI</b>: 1</td></tr>
<tr class="memdesc:acc03d4c1013ff12963765c0066464d53"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Neural Network Instructions.  <a href="../../d5/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d228_1_1_0d268.html#acc03d4c1013ff12963765c0066464d53">More...</a><br /></td></tr>
<tr class="separator:acc03d4c1013ff12963765c0066464d53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a6394b25cacdc9040fc369b533525b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BITALG</b>: 1</td></tr>
<tr class="memdesc:a6a6394b25cacdc9040fc369b533525b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Bit Algorithms Instructions.  <a href="../../d5/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d228_1_1_0d268.html#a6a6394b25cacdc9040fc369b533525b9">More...</a><br /></td></tr>
<tr class="separator:a6a6394b25cacdc9040fc369b533525b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7466166656446ebcceb96c55356952a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TME</b>: 1</td></tr>
<tr class="memdesc:a7466166656446ebcceb96c55356952a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TME related MSRs <br  />
  <a href="../../d5/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d228_1_1_0d268.html#a7466166656446ebcceb96c55356952a1">More...</a><br /></td></tr>
<tr class="separator:a7466166656446ebcceb96c55356952a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87c92511fe6cf1adb18fbd0325efcd5d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VPOPCNTDQ</b>: 1</td></tr>
<tr class="memdesc:a87c92511fe6cf1adb18fbd0325efcd5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Population Count Double and Quad-word.  <a href="../../d5/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d228_1_1_0d268.html#a87c92511fe6cf1adb18fbd0325efcd5d">More...</a><br /></td></tr>
<tr class="separator:a87c92511fe6cf1adb18fbd0325efcd5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafae5e54b65acd6ff15e36151e90f0c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 1</td></tr>
<tr class="memdesc:aafae5e54b65acd6ff15e36151e90f0c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d5/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d228_1_1_0d268.html#aafae5e54b65acd6ff15e36151e90f0c4">More...</a><br /></td></tr>
<tr class="separator:aafae5e54b65acd6ff15e36151e90f0c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c3b374065779aaea8d1ceeab9183f3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LA57</b>: 1</td></tr>
<tr class="memdesc:a7c3b374065779aaea8d1ceeab9183f3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">5-level paging (57 address bits)  <a href="../../d5/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d228_1_1_0d268.html#a7c3b374065779aaea8d1ceeab9183f3a">More...</a><br /></td></tr>
<tr class="separator:a7c3b374065779aaea8d1ceeab9183f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb69d3f9204e87a0530146f275abc055"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MAWAU</b>: 5</td></tr>
<tr class="memdesc:acb69d3f9204e87a0530146f275abc055"><td class="mdescLeft">&#160;</td><td class="mdescRight">The value of userspace MPX Address-Width Adjust used by the BNDLDX and BNDSTX <a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> MPX instructions in 64-bit mode.  <a href="../../d5/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d228_1_1_0d268.html#acb69d3f9204e87a0530146f275abc055">More...</a><br /></td></tr>
<tr class="separator:acb69d3f9204e87a0530146f275abc055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba883a2adf83d5a13d7104b804e572b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDPID</b>: 1</td></tr>
<tr class="memdesc:aba883a2adf83d5a13d7104b804e572b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Processor ID and IA32_TSC_AUX <br  />
  <a href="../../d5/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d228_1_1_0d268.html#aba883a2adf83d5a13d7104b804e572b4">More...</a><br /></td></tr>
<tr class="separator:aba883a2adf83d5a13d7104b804e572b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4436f481d0130284834b38b98244b632"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>KL</b>: 1</td></tr>
<tr class="memdesc:a4436f481d0130284834b38b98244b632"><td class="mdescLeft">&#160;</td><td class="mdescRight">Key Locker.  <a href="../../d5/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d228_1_1_0d268.html#a4436f481d0130284834b38b98244b632">More...</a><br /></td></tr>
<tr class="separator:a4436f481d0130284834b38b98244b632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae74c140dd708fba28ecc27417ab0b25e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BusLockDetect</b>: 1</td></tr>
<tr class="memdesc:ae74c140dd708fba28ecc27417ab0b25e"><td class="mdescLeft">&#160;</td><td class="mdescRight">BUS_LOCK_DETECT.  <a href="../../d5/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d228_1_1_0d268.html#ae74c140dd708fba28ecc27417ab0b25e">More...</a><br /></td></tr>
<tr class="separator:ae74c140dd708fba28ecc27417ab0b25e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77ae7085fbe747e67a1a143f3ad4cfd4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLDEMOTE</b>: 1</td></tr>
<tr class="memdesc:a77ae7085fbe747e67a1a143f3ad4cfd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache line demote.  <a href="../../d5/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d228_1_1_0d268.html#a77ae7085fbe747e67a1a143f3ad4cfd4">More...</a><br /></td></tr>
<tr class="separator:a77ae7085fbe747e67a1a143f3ad4cfd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a33e2daf9ca04f7072165e868b8fbf8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:a1a33e2daf9ca04f7072165e868b8fbf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d5/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d228_1_1_0d268.html#a1a33e2daf9ca04f7072165e868b8fbf8">More...</a><br /></td></tr>
<tr class="separator:a1a33e2daf9ca04f7072165e868b8fbf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e5430e64de4c2e1ecc2dfe9047a05a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIRI</b>: 1</td></tr>
<tr class="memdesc:a9e5430e64de4c2e1ecc2dfe9047a05a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIRI.  <a href="../../d5/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d228_1_1_0d268.html#a9e5430e64de4c2e1ecc2dfe9047a05a7">More...</a><br /></td></tr>
<tr class="separator:a9e5430e64de4c2e1ecc2dfe9047a05a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc14965f73a8063e59e0bc97af00528c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIR64B</b>: 1</td></tr>
<tr class="memdesc:adc14965f73a8063e59e0bc97af00528c"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIR64B.  <a href="../../d5/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d228_1_1_0d268.html#adc14965f73a8063e59e0bc97af00528c">More...</a><br /></td></tr>
<tr class="separator:adc14965f73a8063e59e0bc97af00528c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec0c566607443ac182a8d477dd15d1a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX_LC</b>: 1</td></tr>
<tr class="memdesc:aec0c566607443ac182a8d477dd15d1a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">SGX Launch Configuration.  <a href="../../d5/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d228_1_1_0d268.html#aec0c566607443ac182a8d477dd15d1a6">More...</a><br /></td></tr>
<tr class="separator:aec0c566607443ac182a8d477dd15d1a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad6a8fb7f65e1cbeb50d37fd9d0624a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKS</b>: 1</td></tr>
<tr class="memdesc:aad6a8fb7f65e1cbeb50d37fd9d0624a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Protection Keys for Supervisor-mode pages.  <a href="../../d5/dd6/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d228_1_1_0d268.html#aad6a8fb7f65e1cbeb50d37fd9d0624a9">More...</a><br /></td></tr>
<tr class="separator:aad6a8fb7f65e1cbeb50d37fd9d0624a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3da6a63a5a37cd701947110e26569465"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a3da6a63a5a37cd701947110e26569465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98b8012d39f72ea58c223a41633abb31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a98b8012d39f72ea58c223a41633abb31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab62d4961b67bb1fb4d9e93435cc227f0"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ab62d4961b67bb1fb4d9e93435cc227f0">ECX</a></td></tr>
<tr class="separator:ab62d4961b67bb1fb4d9e93435cc227f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4eabebeadf0f7fba6db2a38c4583c54"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:afa48723bc8bcd3c0c21552c7fa129fa1"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a9b2f4026e6f84a2f2d79b816b4b1d733"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 2</td></tr>
<tr class="memdesc:a9b2f4026e6f84a2f2d79b816b4b1d733"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d1/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d296.html#a9b2f4026e6f84a2f2d79b816b4b1d733">More...</a><br /></td></tr>
<tr class="separator:a9b2f4026e6f84a2f2d79b816b4b1d733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c6038585ebcd11bf6904dec911b1389"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4VNNIW</b>: 1</td></tr>
<tr class="memdesc:a1c6038585ebcd11bf6904dec911b1389"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Neural Network Instructions.  <a href="../../d1/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d296.html#a1c6038585ebcd11bf6904dec911b1389">More...</a><br /></td></tr>
<tr class="separator:a1c6038585ebcd11bf6904dec911b1389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad531399ec50ea255c8af0e1a0f3f3180"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4FMAPS</b>: 1</td></tr>
<tr class="memdesc:ad531399ec50ea255c8af0e1a0f3f3180"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Multiply Accumulation Single Precision.  <a href="../../d1/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d296.html#ad531399ec50ea255c8af0e1a0f3f3180">More...</a><br /></td></tr>
<tr class="separator:ad531399ec50ea255c8af0e1a0f3f3180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05433f2bf951081008897cb93cdb59d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSRM</b>: 1</td></tr>
<tr class="memdesc:a05433f2bf951081008897cb93cdb59d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Short REP MOVSB/STOSB.  <a href="../../d1/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d296.html#a05433f2bf951081008897cb93cdb59d7">More...</a><br /></td></tr>
<tr class="separator:a05433f2bf951081008897cb93cdb59d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af87878d54c5a2c11330cce939cd29f2f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UINTR</b>: 1</td></tr>
<tr class="memdesc:af87878d54c5a2c11330cce939cd29f2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Inter-Processor <a class="el" href="../../d3/dc3/namespaceInterrupts.html">Interrupts</a>.  <a href="../../d1/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d296.html#af87878d54c5a2c11330cce939cd29f2f">More...</a><br /></td></tr>
<tr class="separator:af87878d54c5a2c11330cce939cd29f2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03e9aec3351c3cf351b24b17ef658f34"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 2</td></tr>
<tr class="memdesc:a03e9aec3351c3cf351b24b17ef658f34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d1/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d296.html#a03e9aec3351c3cf351b24b17ef658f34">More...</a><br /></td></tr>
<tr class="separator:a03e9aec3351c3cf351b24b17ef658f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a72c442496e48a712daaeb8d8020ee6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_VP2INTERSECT</b>: 1</td></tr>
<tr class="memdesc:a4a72c442496e48a712daaeb8d8020ee6"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 VP2INTERSECT Doubleword and Quadword Instructions.  <a href="../../d1/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d296.html#a4a72c442496e48a712daaeb8d8020ee6">More...</a><br /></td></tr>
<tr class="separator:a4a72c442496e48a712daaeb8d8020ee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b57a966f95f8c2d784ab6e3ed465137"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SRBDS_CTRL</b>: 1</td></tr>
<tr class="memdesc:a7b57a966f95f8c2d784ab6e3ed465137"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special Register Buffer Data Sampling Mitigations.  <a href="../../d1/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d296.html#a7b57a966f95f8c2d784ab6e3ed465137">More...</a><br /></td></tr>
<tr class="separator:a7b57a966f95f8c2d784ab6e3ed465137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a2a38e3676c94f29ec9e57e638ae503"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MC_CLEAR</b>: 1</td></tr>
<tr class="memdesc:a8a2a38e3676c94f29ec9e57e638ae503"><td class="mdescLeft">&#160;</td><td class="mdescRight">VERW instruction clears <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> buffers.  <a href="../../d1/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d296.html#a8a2a38e3676c94f29ec9e57e638ae503">More...</a><br /></td></tr>
<tr class="separator:a8a2a38e3676c94f29ec9e57e638ae503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0be04794ac93fd35e70a8ae6015acbe2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSX_FORCE_ABORT</b>: 1</td></tr>
<tr class="memdesc:a0be04794ac93fd35e70a8ae6015acbe2"><td class="mdescLeft">&#160;</td><td class="mdescRight">All TSX transactions are aborted.  <a href="../../d1/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d296.html#a0be04794ac93fd35e70a8ae6015acbe2">More...</a><br /></td></tr>
<tr class="separator:a0be04794ac93fd35e70a8ae6015acbe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7cc2f96966c2da95e83c94e81ccb3db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:aa7cc2f96966c2da95e83c94e81ccb3db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d1/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d296.html#aa7cc2f96966c2da95e83c94e81ccb3db">More...</a><br /></td></tr>
<tr class="separator:aa7cc2f96966c2da95e83c94e81ccb3db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b348257093688604d310a4961e65022"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TsxForceAbortMsr</b>: 1</td></tr>
<tr class="memdesc:a3b348257093688604d310a4961e65022"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX_FORCE_ABORT MSR is available.  <a href="../../d1/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d296.html#a3b348257093688604d310a4961e65022">More...</a><br /></td></tr>
<tr class="separator:a3b348257093688604d310a4961e65022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2769dd5bc234a7f644b7a4ffdab5f4f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SERIALIZE</b>: 1</td></tr>
<tr class="memdesc:a2769dd5bc234a7f644b7a4ffdab5f4f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERIALIZE.  <a href="../../d1/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d296.html#a2769dd5bc234a7f644b7a4ffdab5f4f3">More...</a><br /></td></tr>
<tr class="separator:a2769dd5bc234a7f644b7a4ffdab5f4f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0535d18f5dc980f054325687344cfa09"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HYBRID</b>: 1</td></tr>
<tr class="memdesc:a0535d18f5dc980f054325687344cfa09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mixture of <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> types in processor topology.  <a href="../../d1/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d296.html#a0535d18f5dc980f054325687344cfa09">More...</a><br /></td></tr>
<tr class="separator:a0535d18f5dc980f054325687344cfa09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaff2677d49a38be39e9c6831b2fe7b49"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSXLDTRK</b>: 1</td></tr>
<tr class="memdesc:aaff2677d49a38be39e9c6831b2fe7b49"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSXLDTRK.  <a href="../../d1/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d296.html#aaff2677d49a38be39e9c6831b2fe7b49">More...</a><br /></td></tr>
<tr class="separator:aaff2677d49a38be39e9c6831b2fe7b49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbea59276dff1ce4437daa4128ff8b4d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 1</td></tr>
<tr class="memdesc:adbea59276dff1ce4437daa4128ff8b4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d1/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d296.html#adbea59276dff1ce4437daa4128ff8b4d">More...</a><br /></td></tr>
<tr class="separator:adbea59276dff1ce4437daa4128ff8b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88ac232580b58846f6ab09cc6c9fcf86"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PCONFIG</b>: 1</td></tr>
<tr class="memdesc:a88ac232580b58846f6ab09cc6c9fcf86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform configuration for <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Encryption Technologies Instrctuions.  <a href="../../d1/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d296.html#a88ac232580b58846f6ab09cc6c9fcf86">More...</a><br /></td></tr>
<tr class="separator:a88ac232580b58846f6ab09cc6c9fcf86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97446dd4651286570839349bb8007534"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LBR</b>: 1</td></tr>
<tr class="memdesc:a97446dd4651286570839349bb8007534"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Last Branch Records.  <a href="../../d1/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d296.html#a97446dd4651286570839349bb8007534">More...</a><br /></td></tr>
<tr class="separator:a97446dd4651286570839349bb8007534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf0cdbbd7cce41648843e2dbea5bb9ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_IBT</b>: 1</td></tr>
<tr class="memdesc:acf0cdbbd7cce41648843e2dbea5bb9ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) indirect branch tracking.  <a href="../../d1/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d296.html#acf0cdbbd7cce41648843e2dbea5bb9ca">More...</a><br /></td></tr>
<tr class="separator:acf0cdbbd7cce41648843e2dbea5bb9ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa600045bc864b522d633167f9883ee7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:afa600045bc864b522d633167f9883ee7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d1/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d296.html#afa600045bc864b522d633167f9883ee7">More...</a><br /></td></tr>
<tr class="separator:afa600045bc864b522d633167f9883ee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94f44a75b3f7781a5bd2874beeff787a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_BF16</b>: 1</td></tr>
<tr class="memdesc:a94f44a75b3f7781a5bd2874beeff787a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on bfloat16 numbers.  <a href="../../d1/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d296.html#a94f44a75b3f7781a5bd2874beeff787a">More...</a><br /></td></tr>
<tr class="separator:a94f44a75b3f7781a5bd2874beeff787a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa83267ad702c9a3dfecc046c6132e803"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_FP16</b>: 1</td></tr>
<tr class="memdesc:aa83267ad702c9a3dfecc046c6132e803"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX512-FP16 half-precision floating-point instructions.  <a href="../../d1/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d296.html#aa83267ad702c9a3dfecc046c6132e803">More...</a><br /></td></tr>
<tr class="separator:aa83267ad702c9a3dfecc046c6132e803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebd005df063814a93f02edb19545d32e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_TILE</b>: 1</td></tr>
<tr class="memdesc:aebd005df063814a93f02edb19545d32e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile architecture.  <a href="../../d1/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d296.html#aebd005df063814a93f02edb19545d32e">More...</a><br /></td></tr>
<tr class="separator:aebd005df063814a93f02edb19545d32e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e1feb711e33fd0b19a99b051541ccb9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_INT8</b>: 1</td></tr>
<tr class="memdesc:a4e1feb711e33fd0b19a99b051541ccb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on 8-bit integers.  <a href="../../d1/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d296.html#a4e1feb711e33fd0b19a99b051541ccb9">More...</a><br /></td></tr>
<tr class="separator:a4e1feb711e33fd0b19a99b051541ccb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0142a8cab4764bb74f4668ce1021b0d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SPEC_CTRL</b>: 1</td></tr>
<tr class="memdesc:a0142a8cab4764bb74f4668ce1021b0d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculation Control, part of Indirect Branch Control (IBC): Indirect Branch Restricted Speculation (IBRS) and Indirect Branch Prediction Barrier (IBPB)  <a href="../../d1/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d296.html#a0142a8cab4764bb74f4668ce1021b0d7">More...</a><br /></td></tr>
<tr class="separator:a0142a8cab4764bb74f4668ce1021b0d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ea61727a8f3707a43fd622ad1223ade"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>STIBP</b>: 1</td></tr>
<tr class="memdesc:a1ea61727a8f3707a43fd622ad1223ade"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single Thread Indirect Branch Predictor, part of IBC.  <a href="../../d1/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d296.html#a1ea61727a8f3707a43fd622ad1223ade">More...</a><br /></td></tr>
<tr class="separator:a1ea61727a8f3707a43fd622ad1223ade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3de4a63dc2c6db73f0416ee7697e0cbe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>L1D_FLUSH</b>: 1</td></tr>
<tr class="memdesc:a3de4a63dc2c6db73f0416ee7697e0cbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_FLUSH_CMD MSR.  <a href="../../d1/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d296.html#a3de4a63dc2c6db73f0416ee7697e0cbe">More...</a><br /></td></tr>
<tr class="separator:a3de4a63dc2c6db73f0416ee7697e0cbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bef0fd53b2cd23c592c194863ead9e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ArchCapabilities</b>: 1</td></tr>
<tr class="memdesc:a2bef0fd53b2cd23c592c194863ead9e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_ARCH_CAPABILITIES (lists speculative side channel mitigations.  <a href="../../d1/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d296.html#a2bef0fd53b2cd23c592c194863ead9e5">More...</a><br /></td></tr>
<tr class="separator:a2bef0fd53b2cd23c592c194863ead9e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af758180f57ea25e12a3e8e59f0596c4f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CoreCapabilities</b>: 1</td></tr>
<tr class="memdesc:af758180f57ea25e12a3e8e59f0596c4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_CORE_CAPABILITIES MSR (lists model-specific core capabilities)  <a href="../../d1/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d296.html#af758180f57ea25e12a3e8e59f0596c4f">More...</a><br /></td></tr>
<tr class="separator:af758180f57ea25e12a3e8e59f0596c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93aa8b63e987b303e5a35db408ef5816"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SSBD</b>: 1</td></tr>
<tr class="memdesc:a93aa8b63e987b303e5a35db408ef5816"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculative Store Bypass Disable, as mitigation for Speculative Store Bypass (IA32_SPEC_CTRL)  <a href="../../d1/d95/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d229_1_1_0d296.html#a93aa8b63e987b303e5a35db408ef5816">More...</a><br /></td></tr>
<tr class="separator:a93aa8b63e987b303e5a35db408ef5816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa48723bc8bcd3c0c21552c7fa129fa1"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:afa48723bc8bcd3c0c21552c7fa129fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8c6b8554b66294b231c0d00d83e8843"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:ae8c6b8554b66294b231c0d00d83e8843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4eabebeadf0f7fba6db2a38c4583c54"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ad4eabebeadf0f7fba6db2a38c4583c54">EDX</a></td></tr>
<tr class="separator:ad4eabebeadf0f7fba6db2a38c4583c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00495">495</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="af15a39e54d1b2ca7c70d779f214700db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af15a39e54d1b2ca7c70d779f214700db">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_0::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">497</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;                {</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                    <a class="code" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a41778abe532cdc5926635d8f02c7a72f">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a8250bd1530b288ad38f7ecd4e0009859">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ab62d4961b67bb1fb4d9e93435cc227f0">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ad4eabebeadf0f7fba6db2a38c4583c54">EDX</a>.raw)</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x0)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;                }</div>
<div class="ttc" id="aMultiboot64bitMap_8cpp_html_ab17ab6407b8950c89ba3ff3b4919200b"><div class="ttname"><a href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a></div><div class="ttdeci">asmv(&quot;invlpg (%0)&quot; ::&quot;r&quot;(VirtualAddress) :&quot;memory&quot;)</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a41778abe532cdc5926635d8f02c7a72f"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a41778abe532cdc5926635d8f02c7a72f">CPU::x86::Intel::CPUID0x00000007_0::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@224 EAX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a8250bd1530b288ad38f7ecd4e0009859"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a8250bd1530b288ad38f7ecd4e0009859">CPU::x86::Intel::CPUID0x00000007_0::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@225 EBX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_ab62d4961b67bb1fb4d9e93435cc227f0"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ab62d4961b67bb1fb4d9e93435cc227f0">CPU::x86::Intel::CPUID0x00000007_0::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@228 ECX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_ad4eabebeadf0f7fba6db2a38c4583c54"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ad4eabebeadf0f7fba6db2a38c4583c54">CPU::x86::Intel::CPUID0x00000007_0::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@229 EDX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv()</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a41778abe532cdc5926635d8f02c7a72f">EAX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a8250bd1530b288ad38f7ecd4e0009859">EBX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ab62d4961b67bb1fb4d9e93435cc227f0">ECX</a>, and <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ad4eabebeadf0f7fba6db2a38c4583c54">EDX</a>.</p>

<p class="reference">Referenced by <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="a41778abe532cdc5926635d8f02c7a72f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41778abe532cdc5926635d8f02c7a72f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<a id="a8250bd1530b288ad38f7ecd4e0009859"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8250bd1530b288ad38f7ecd4e0009859">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<a id="ab62d4961b67bb1fb4d9e93435cc227f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab62d4961b67bb1fb4d9e93435cc227f0">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>, and <a class="el" href="../../d7/d8d/CPU_8cpp_source.html#l00202">CPU::InitializeFeatures()</a>.</p>

</div>
</div>
<a id="ad4eabebeadf0f7fba6db2a38c4583c54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4eabebeadf0f7fba6db2a38c4583c54">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00497">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html">CPUID0x00000007_0</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
