
---------- Begin Simulation Statistics ----------
host_inst_rate                                 269175                       # Simulator instruction rate (inst/s)
host_mem_usage                                 397172                       # Number of bytes of host memory used
host_seconds                                    74.30                       # Real time elapsed on the host
host_tick_rate                              262889050                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000006                       # Number of instructions simulated
sim_seconds                                  0.019533                       # Number of seconds simulated
sim_ticks                                 19533040000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            2902078                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 21308.908807                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 11092.227989                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                2756705                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency     3097740000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.050093                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               145373                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits             93160                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency    579158500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.017992                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           52213                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1252170                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 48670.125216                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 44537.866881                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1068567                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency    8935981000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.146628                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              183603                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           105342                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   3485578000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.062500                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          78261                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 40970.484732                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  50.864406                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           35236                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   1443636000                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             4154248                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 36579.327975                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 31153.612980                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 3825272                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     12033721000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.079190                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                328976                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             198502                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   4064736500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.031407                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           130474                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.990364                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1014.133101                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            4154248                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 36579.327975                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 31153.612980                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                3825272                       # number of overall hits
system.cpu.dcache.overall_miss_latency    12033721000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.079190                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               328976                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            198502                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   4064736500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.031407                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          130474                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  77276                       # number of replacements
system.cpu.dcache.sampled_refs                  78300                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1014.133101                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3982683                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500383306000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    77244                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           12539650                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency        62700                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 60866.666667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               12539600                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        3135000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                   50                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      2739000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses              45                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                     272600                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            12539650                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency        62700                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 60866.666667                       # average overall mshr miss latency
system.cpu.icache.demand_hits                12539600                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         3135000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_misses                    50                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      2739000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses               45                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.078822                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             40.356913                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           12539650                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency        62700                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 60866.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               12539600                       # number of overall hits
system.cpu.icache.overall_miss_latency        3135000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_misses                   50                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      2739000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses              45                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                     46                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 40.356913                       # Cycle average of tags in use
system.cpu.icache.total_refs                 12539600                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 34256.039708                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      2681254484                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 78271                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    26088                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency            56100                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency        40000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        26073                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency               841500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.000575                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                         15                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          600000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.000575                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                    15                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      52258                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       59157.534247                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  44055.555556                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          52185                       # number of ReadReq hits
system.l2.ReadReq_miss_latency                4318500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.001397                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                           73                       # number of ReadReq misses
system.l2.ReadReq_mshr_miss_latency           3172000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.001378                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                      72                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   52173                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    60271.701838                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 44544.429111                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          3144555500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     52173                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     2324016500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                52173                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    77244                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        77244                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.013111                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                       78346                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        58636.363636                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   43356.321839                       # average overall mshr miss latency
system.l2.demand_hits                           78258                       # number of demand (read+write) hits
system.l2.demand_miss_latency                 5160000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.001123                       # miss rate for demand accesses
system.l2.demand_misses                            88                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                          0                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency            3772000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.001110                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                       87                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.003251                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.452113                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                     53.268438                       # Average occupied blocks per context
system.l2.occ_blocks::1                   7407.423777                       # Average occupied blocks per context
system.l2.overall_accesses                      78346                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       58636.363636                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  34266.143648                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          78258                       # number of overall hits
system.l2.overall_miss_latency                5160000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.001123                       # miss rate for overall accesses
system.l2.overall_misses                           88                       # number of overall misses
system.l2.overall_mshr_hits                         0                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        2685026484                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.000153                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   78358                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.666326                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         52154                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher         4384                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        82656                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            78272                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit            0                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                          69104                       # number of replacements
system.l2.sampled_refs                          77342                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       7460.692215                       # Cycle average of tags in use
system.l2.total_refs                             1014                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            69052                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2101668                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2101344                       # DTB hits
system.switch_cpus.dtb.data_misses                324                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1481486                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1481268                       # DTB read hits
system.switch_cpus.dtb.read_misses                218                       # DTB read misses
system.switch_cpus.dtb.write_accesses          620182                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              620076                       # DTB write hits
system.switch_cpus.dtb.write_misses               106                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10000330                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10000326                       # ITB hits
system.switch_cpus.itb.fetch_misses                 4                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 28284128                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2170562                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1225402                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      2364134                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       162668                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      2053177                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        2760935                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         240564                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1390146                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       521672                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      9941653                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.025298                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.110756                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      6904013     69.45%     69.45% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       988303      9.94%     79.39% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       711387      7.16%     86.54% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       294660      2.96%     89.51% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       195005      1.96%     91.47% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        93852      0.94%     92.41% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       153885      1.55%     93.96% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        78876      0.79%     94.75% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       521672      5.25%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      9941653                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10193155                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1580244                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          2212346                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       162657                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10193155                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      4298985                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000003                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.078213                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.078213                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      1285903                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           11                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       460761                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     19151490                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      5233232                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      3404627                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       806882                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           46                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        17890                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        2857202                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            2855600                       # DTB hits
system.switch_cpus_1.dtb.data_misses             1602                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2202515                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2201331                       # DTB read hits
system.switch_cpus_1.dtb.read_misses             1184                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        654687                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            654269                       # DTB write hits
system.switch_cpus_1.dtb.write_misses             418                       # DTB write misses
system.switch_cpus_1.fetch.Branches           2760935                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         2539322                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             6059374                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        49041                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             19602662                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        447308                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.256066                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      2539322                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1465966                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.818069                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     10748535                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.823752                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.940911                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        7228491     67.25%     67.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         197914      1.84%     69.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         182200      1.70%     70.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         523642      4.87%     75.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         436901      4.06%     79.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         245840      2.29%     82.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         413722      3.85%     85.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         148314      1.38%     87.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1371511     12.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     10748535                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                 33600                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1792147                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              264502                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.123009                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            2928190                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           654687                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         9242154                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11552403                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.681844                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6301710                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.071439                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11562600                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       182435                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        576115                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2428507                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      1425211                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       750110                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     14498549                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2273503                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       365648                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     12108432                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       137476                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       806882                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       141211                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       532112                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       265928                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation          126                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       848240                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       118004                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents          126                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        41543                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       140892                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.927460                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.927460                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      4887492     39.18%     39.18% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        35126      0.28%     39.46% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     39.46% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      2271172     18.21%     57.67% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp       258754      2.07%     59.74% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       106207      0.85%     60.60% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1499973     12.02%     72.62% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv       353018      2.83%     75.45% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt        35117      0.28%     75.73% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2370512     19.00%     94.74% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       656712      5.26%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     12474083                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       519973                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.041684                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        16026      3.08%      3.08% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      3.08% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      3.08% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         4491      0.86%      3.95% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp           38      0.01%      3.95% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      3.95% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       290149     55.80%     59.75% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv       115587     22.23%     81.98% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     81.98% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        92869     17.86%     99.84% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          813      0.16%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     10748535                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.160538                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.605598                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      5670720     52.76%     52.76% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1716910     15.97%     68.73% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1366580     12.71%     81.45% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       854814      7.95%     89.40% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       609648      5.67%     95.07% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       251123      2.34%     97.41% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       202870      1.89%     99.29% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        58816      0.55%     99.84% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        17054      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     10748535                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.156921                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         14234047                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        12474083                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      4233895                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        70703                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      3792756                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       2539330                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           2539322                       # ITB hits
system.switch_cpus_1.itb.fetch_misses               8                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       562385                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       100665                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2428507                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       750110                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               10782135                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       987556                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8012869                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       131253                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      5401737                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       106868                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          569                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     28010691                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     18594443                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     14958923                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3276410                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       806882                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       275949                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      6945953                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       740434                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 10927                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
