pub const SCR_RSV0 : usize = 0;
pub const SCR_RSV1 : usize = 1;
pub const SCR_RSV2 : usize = 2;
pub const SCR_DOT11_CONSTANTS_CWMIN : usize = 3;
pub const SCR_DOT11_CONSTANTS_CWMAX : usize = 4;
pub const SCR_DOT11_CONSTANTS_CWCUR : usize = 5;
pub const SCR_DOT11_CONSTANTS_SRC_LMT : usize = 6;
pub const SCR_DOT11_CONSTANTS_LRC_LMT : usize = 7;
pub const SCR_DOT11_CONSTANTS_DTIMCOUNT : usize = 8;
pub const SCR_TX_SEQ_NUM : usize = 9;
pub const SCR_TX_SEQ_NUM_FRAG : usize = 10;
pub const SCR_TX_FRM_RETX_CNT : usize = 11;
pub const SCR_TX_PHYTYPE_old_sta_short_retry_cnt : usize = 12;
pub const SCR_TX_PHYVER_old_sta_long_retry_cnt : usize = 13;
pub const SCR_TX_EXPECTED_RESPONSE_FRM : usize = 14;
pub const SCR_TX_BEACON_INDX_old_remaining_backoff : usize = 15;
pub const SCR_TX_S_PRS_INDX_old_cw_window : usize = 16;
pub const SCR_TX_TXE_CTL : usize = 17;
pub const SCR_TX_CTX_TYPE_SUBTYPE : usize = 18;
pub const SCR_RX_TYPE_SUBTYPE_RXFRAME : usize = 19;
pub const SCR_STATE_STORAGE_REG1 : usize = 20;
pub const SCR_TXPWR_SUM : usize = 21;
pub const SCR_TXPWR_ITER : usize = 22;
pub const SCR_RX_FRM_TYPE : usize = 23;
pub const SCR_THIS_AGG_AMSDU : usize = 24;
pub const SCR_KEY_INDX : usize = 25;
pub const SCR_RX_FRM_MPDU_LEN : usize = 26;
pub const SCR_RX_TSF_TIMER_VAL_WD3 : usize = 27;
pub const SCR_RX_TSF_TIMER_VAL_WD2 : usize = 28;
pub const SCR_RX_TSF_TIMER_VAL_WD1 : usize = 29;
pub const SCR_RX_TSF_TIMER_VAL_WD0 : usize = 30;
pub const SCR_RX_START_SEQUENCE_NUM_AMPDU_BA : usize = 31;
pub const SCR_RX_QOS_FLD : usize = 32;
pub const SCR_TMP0 : usize = 33;
pub const SCR_TMP1 : usize = 34;
pub const SCR_TMP2 : usize = 35;
pub const SCR_TMP3 : usize = 36;
pub const SCR_TMP4 : usize = 37;
pub const SCR_TMP5 : usize = 38;
pub const SCR_PROBE_RESPONSE_QUEUE_PENALTY_CTR : usize = 39;
pub const SCR_NOSUCCESS_ATTEMPT_ANT_CNT : usize = 40;
pub const SCR_SYMBOL : usize = 41;
pub const SCR_RX_FRAME_TYPE : usize = 42;
pub const SCR_STATE_STORAGE_REG2 : usize = 43;
pub const SCR_STATE_STORAGE_REG3 : usize = 44;
pub const SCR_STATE_STORAGE_REG4 : usize = 45;
pub const SCR_STATE_STORAGE_REG5 : usize = 46;
pub const SCR_NITRO_TXT : usize = 47;
pub const SCR_NITRO_RXAID : usize = 48;
pub const SCR_ADJPWR_IDX : usize = 49;
pub const SCR_CUR_PTR : usize = 50;
pub const SCR_S_BTCX_BT_DUR_old_revid4 : usize = 51;
pub const SCR_INDX : usize = 52;
pub const SCR_ADDR0 : usize = 53;
pub const SCR_ADDR1 : usize = 54;
pub const SCR_ADDR2 : usize = 55;
pub const SCR_ADDR3 : usize = 56;
pub const SCR_ADDR4 : usize = 57;
pub const SCR_ADDR5 : usize = 58;
pub const SCR_TMP6 : usize = 59;
pub const SCR_KEYINDX_BACKUP : usize = 60;
pub const SCR_MFGTEST_TMP0 : usize = 61;
pub const SCR_RX_END_SEQUENCE_NUM_AMPDU_BA : usize = 62;
pub const SCR_STATE_STORAGE_REG6 : usize = 63;