<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32F4xx_HAL_Driver: Inc/stm32f4xx_ll_tim.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32F4xx_HAL_Driver
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_f93dfce691d792349f1c14ede440e2e6.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32f4xx_ll_tim.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f4xx__ll__tim_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#ifndef __STM32F4xx_LL_TIM_H</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define __STM32F4xx_LL_TIM_H</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;stm32f4xx.h&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#if defined (TIM1) || defined (TIM2) || defined (TIM3) || defined (TIM4) || defined (TIM5) || defined (TIM6) || defined (TIM7) || defined (TIM8) || defined (TIM9) || defined (TIM10) || defined (TIM11) || defined (TIM12) || defined (TIM13) || defined (TIM14)</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">/* Private types -------------------------------------------------------------*/</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">/* Private variables ---------------------------------------------------------*/</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint8_t OFFSET_TAB_CCMRx[] =</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;{</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  0x00U,   <span class="comment">/* 0: TIMx_CH1  */</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  0x00U,   <span class="comment">/* 1: TIMx_CH1N */</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  0x00U,   <span class="comment">/* 2: TIMx_CH2  */</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  0x00U,   <span class="comment">/* 3: TIMx_CH2N */</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  0x04U,   <span class="comment">/* 4: TIMx_CH3  */</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  0x04U,   <span class="comment">/* 5: TIMx_CH3N */</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  0x04U    <span class="comment">/* 6: TIMx_CH4  */</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;};</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint8_t SHIFT_TAB_OCxx[] =</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;{</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  0U,            <span class="comment">/* 0: OC1M, OC1FE, OC1PE */</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  0U,            <span class="comment">/* 1: - NA */</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  8U,            <span class="comment">/* 2: OC2M, OC2FE, OC2PE */</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  0U,            <span class="comment">/* 3: - NA */</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  0U,            <span class="comment">/* 4: OC3M, OC3FE, OC3PE */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  0U,            <span class="comment">/* 5: - NA */</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  8U             <span class="comment">/* 6: OC4M, OC4FE, OC4PE */</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;};</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint8_t SHIFT_TAB_ICxx[] =</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;{</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  0U,            <span class="comment">/* 0: CC1S, IC1PSC, IC1F */</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  0U,            <span class="comment">/* 1: - NA */</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  8U,            <span class="comment">/* 2: CC2S, IC2PSC, IC2F */</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  0U,            <span class="comment">/* 3: - NA */</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  0U,            <span class="comment">/* 4: CC3S, IC3PSC, IC3F */</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  0U,            <span class="comment">/* 5: - NA */</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  8U             <span class="comment">/* 6: CC4S, IC4PSC, IC4F */</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;};</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint8_t SHIFT_TAB_CCxP[] =</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;{</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  0U,            <span class="comment">/* 0: CC1P */</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  2U,            <span class="comment">/* 1: CC1NP */</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  4U,            <span class="comment">/* 2: CC2P */</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  6U,            <span class="comment">/* 3: CC2NP */</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  8U,            <span class="comment">/* 4: CC3P */</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  10U,           <span class="comment">/* 5: CC3NP */</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  12U            <span class="comment">/* 6: CC4P */</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;};</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint8_t SHIFT_TAB_OISx[] =</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;{</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  0U,            <span class="comment">/* 0: OIS1 */</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  1U,            <span class="comment">/* 1: OIS1N */</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  2U,            <span class="comment">/* 2: OIS2 */</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  3U,            <span class="comment">/* 3: OIS2N */</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  4U,            <span class="comment">/* 4: OIS3 */</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  5U,            <span class="comment">/* 5: OIS3N */</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  6U             <span class="comment">/* 6: OIS4 */</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;};</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">/* Private constants ---------------------------------------------------------*/</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">/* Remap mask definitions */</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define TIMx_OR_RMP_SHIFT  16U</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define TIMx_OR_RMP_MASK   0x0000FFFFU</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define TIM2_OR_RMP_MASK   (TIM_OR_ITR1_RMP &lt;&lt; TIMx_OR_RMP_SHIFT)</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define TIM5_OR_RMP_MASK   (TIM_OR_TI4_RMP &lt;&lt; TIMx_OR_RMP_SHIFT)</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define TIM11_OR_RMP_MASK  (TIM_OR_TI1_RMP &lt;&lt; TIMx_OR_RMP_SHIFT)</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">/* Mask used to set the TDG[x:0] of the DTG bits of the TIMx_BDTR register */</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define DT_DELAY_1 ((uint8_t)0x7FU)</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define DT_DELAY_2 ((uint8_t)0x3FU)</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define DT_DELAY_3 ((uint8_t)0x1FU)</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define DT_DELAY_4 ((uint8_t)0x1FU)</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">/* Mask used to set the DTG[7:5] bits of the DTG bits of the TIMx_BDTR register */</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define DT_RANGE_1 ((uint8_t)0x00U)</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define DT_RANGE_2 ((uint8_t)0x80U)</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define DT_RANGE_3 ((uint8_t)0xC0U)</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define DT_RANGE_4 ((uint8_t)0xE0U)</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">/* Private macros ------------------------------------------------------------*/</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define TIM_GET_CHANNEL_INDEX( __CHANNEL__) \</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">(((__CHANNEL__) == LL_TIM_CHANNEL_CH1) ? 0U :\</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">((__CHANNEL__) == LL_TIM_CHANNEL_CH1N) ? 1U :\</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">((__CHANNEL__) == LL_TIM_CHANNEL_CH2) ? 2U :\</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">((__CHANNEL__) == LL_TIM_CHANNEL_CH2N) ? 3U :\</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">((__CHANNEL__) == LL_TIM_CHANNEL_CH3) ? 4U :\</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">((__CHANNEL__) == LL_TIM_CHANNEL_CH3N) ? 5U : 6U)</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define TIM_CALC_DTS(__TIMCLK__, __CKD__)                                                        \</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">    (((__CKD__) == LL_TIM_CLOCKDIVISION_DIV1) ? ((uint64_t)1000000000000U/(__TIMCLK__))         : \</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">     ((__CKD__) == LL_TIM_CLOCKDIVISION_DIV2) ? ((uint64_t)1000000000000U/((__TIMCLK__) &gt;&gt; 1U)) : \</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">     ((uint64_t)1000000000000U/((__TIMCLK__) &gt;&gt; 2U)))</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">/* Exported types ------------------------------------------------------------*/</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="struct_l_l___t_i_m___init_type_def.html">  200</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;{</div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="struct_l_l___t_i_m___init_type_def.html#a059ce0d24ceb542e2ab1115ec22647ac">  202</a></span>&#160;  uint16_t <a class="code" href="struct_l_l___t_i_m___init_type_def.html#a059ce0d24ceb542e2ab1115ec22647ac">Prescaler</a>;         </div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="struct_l_l___t_i_m___init_type_def.html#a549f45be8b2216c5368f5a92c1f25c98">  207</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___t_i_m___init_type_def.html#a549f45be8b2216c5368f5a92c1f25c98">CounterMode</a>;       </div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="struct_l_l___t_i_m___init_type_def.html#aaeeae89c4b091d2419cfb6a34549685b">  212</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___t_i_m___init_type_def.html#aaeeae89c4b091d2419cfb6a34549685b">Autoreload</a>;        </div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="struct_l_l___t_i_m___init_type_def.html#ab76c0843af226508ec5bbe131d77faf6">  219</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___t_i_m___init_type_def.html#ab76c0843af226508ec5bbe131d77faf6">ClockDivision</a>;     </div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="struct_l_l___t_i_m___init_type_def.html#a4a331053c87210f5d41dae86f8946226">  224</a></span>&#160;  uint8_t <a class="code" href="struct_l_l___t_i_m___init_type_def.html#a4a331053c87210f5d41dae86f8946226">RepetitionCounter</a>;  </div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;} <a class="code" href="struct_l_l___t_i_m___init_type_def.html">LL_TIM_InitTypeDef</a>;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="struct_l_l___t_i_m___o_c___init_type_def.html">  238</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;{</div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="struct_l_l___t_i_m___o_c___init_type_def.html#a34da5e6666481c8579cd8c67cfad10c6">  240</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___t_i_m___o_c___init_type_def.html#a34da5e6666481c8579cd8c67cfad10c6">OCMode</a>;        </div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="struct_l_l___t_i_m___o_c___init_type_def.html#a3dd75c4d45c5c7d4a7430704b70c78e5">  245</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___t_i_m___o_c___init_type_def.html#a3dd75c4d45c5c7d4a7430704b70c78e5">OCState</a>;       </div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="struct_l_l___t_i_m___o_c___init_type_def.html#aa9fb5e833a4c53ab6e686301adbc77ba">  250</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___t_i_m___o_c___init_type_def.html#aa9fb5e833a4c53ab6e686301adbc77ba">OCNState</a>;      </div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="struct_l_l___t_i_m___o_c___init_type_def.html#ad72d06bfcc7e13b008df47b777bff706">  255</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___t_i_m___o_c___init_type_def.html#ad72d06bfcc7e13b008df47b777bff706">CompareValue</a>;  </div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="struct_l_l___t_i_m___o_c___init_type_def.html#a34270225b183c578567177a0226254db">  260</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___t_i_m___o_c___init_type_def.html#a34270225b183c578567177a0226254db">OCPolarity</a>;    </div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="struct_l_l___t_i_m___o_c___init_type_def.html#af2c0772baa615746d99fa92a7614be46">  265</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___t_i_m___o_c___init_type_def.html#af2c0772baa615746d99fa92a7614be46">OCNPolarity</a>;   </div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="struct_l_l___t_i_m___o_c___init_type_def.html#ad84d6e02354d44aaebb0dfe8bca97192">  271</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___t_i_m___o_c___init_type_def.html#ad84d6e02354d44aaebb0dfe8bca97192">OCIdleState</a>;   </div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="struct_l_l___t_i_m___o_c___init_type_def.html#a33e38f3afe8727e4a8b06ba7a0b9081a">  276</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___t_i_m___o_c___init_type_def.html#a33e38f3afe8727e4a8b06ba7a0b9081a">OCNIdleState</a>;  </div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;} <a class="code" href="struct_l_l___t_i_m___o_c___init_type_def.html">LL_TIM_OC_InitTypeDef</a>;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="struct_l_l___t_i_m___i_c___init_type_def.html">  286</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;{</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="struct_l_l___t_i_m___i_c___init_type_def.html#a55e595b05750ea3ebc0904c48ebd565c">  289</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___t_i_m___i_c___init_type_def.html#a55e595b05750ea3ebc0904c48ebd565c">ICPolarity</a>;    </div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="struct_l_l___t_i_m___i_c___init_type_def.html#aacac1f8ce9b1665bb34fd1b8b2413718">  294</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___t_i_m___i_c___init_type_def.html#aacac1f8ce9b1665bb34fd1b8b2413718">ICActiveInput</a>; </div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="struct_l_l___t_i_m___i_c___init_type_def.html#af5534080ecbf9d785ef2bcad2d709797">  299</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___t_i_m___i_c___init_type_def.html#af5534080ecbf9d785ef2bcad2d709797">ICPrescaler</a>;   </div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="struct_l_l___t_i_m___i_c___init_type_def.html#a84afa9723241db9677667b1ffcdfba40">  304</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___t_i_m___i_c___init_type_def.html#a84afa9723241db9677667b1ffcdfba40">ICFilter</a>;      </div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;} <a class="code" href="struct_l_l___t_i_m___i_c___init_type_def.html">LL_TIM_IC_InitTypeDef</a>;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="struct_l_l___t_i_m___e_n_c_o_d_e_r___init_type_def.html">  314</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;{</div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="struct_l_l___t_i_m___e_n_c_o_d_e_r___init_type_def.html#aa99c0671526c22c3f2f7c4b0608934e6">  316</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___t_i_m___e_n_c_o_d_e_r___init_type_def.html#aa99c0671526c22c3f2f7c4b0608934e6">EncoderMode</a>;     </div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="struct_l_l___t_i_m___e_n_c_o_d_e_r___init_type_def.html#a5e5f6c946c5c37017a337a6d7ce25db3">  321</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___t_i_m___e_n_c_o_d_e_r___init_type_def.html#a5e5f6c946c5c37017a337a6d7ce25db3">IC1Polarity</a>;     </div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="struct_l_l___t_i_m___e_n_c_o_d_e_r___init_type_def.html#a5cc11b9d41a2e6576233e9bf2ee32252">  326</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___t_i_m___e_n_c_o_d_e_r___init_type_def.html#a5cc11b9d41a2e6576233e9bf2ee32252">IC1ActiveInput</a>;  </div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="struct_l_l___t_i_m___e_n_c_o_d_e_r___init_type_def.html#abbed7319c7c744cde08b2469b47f6de0">  331</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___t_i_m___e_n_c_o_d_e_r___init_type_def.html#abbed7319c7c744cde08b2469b47f6de0">IC1Prescaler</a>;    </div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="struct_l_l___t_i_m___e_n_c_o_d_e_r___init_type_def.html#a90c3ee9ec1714af3cd5bd75cfc6c3043">  336</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___t_i_m___e_n_c_o_d_e_r___init_type_def.html#a90c3ee9ec1714af3cd5bd75cfc6c3043">IC1Filter</a>;       </div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="struct_l_l___t_i_m___e_n_c_o_d_e_r___init_type_def.html#a16875311bce5a7519964316d54071562">  341</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___t_i_m___e_n_c_o_d_e_r___init_type_def.html#a16875311bce5a7519964316d54071562">IC2Polarity</a>;      </div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="struct_l_l___t_i_m___e_n_c_o_d_e_r___init_type_def.html#ac03f24cdb36b7594e0c214ed519e3fdb">  346</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___t_i_m___e_n_c_o_d_e_r___init_type_def.html#ac03f24cdb36b7594e0c214ed519e3fdb">IC2ActiveInput</a>;  </div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="struct_l_l___t_i_m___e_n_c_o_d_e_r___init_type_def.html#aa72db7d1d806c1ad37b7e93e97ec571b">  351</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___t_i_m___e_n_c_o_d_e_r___init_type_def.html#aa72db7d1d806c1ad37b7e93e97ec571b">IC2Prescaler</a>;    </div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="struct_l_l___t_i_m___e_n_c_o_d_e_r___init_type_def.html#a7067d198dc12781d04b8f28b57ecc878">  356</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___t_i_m___e_n_c_o_d_e_r___init_type_def.html#a7067d198dc12781d04b8f28b57ecc878">IC2Filter</a>;       </div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;} <a class="code" href="struct_l_l___t_i_m___e_n_c_o_d_e_r___init_type_def.html">LL_TIM_ENCODER_InitTypeDef</a>;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="struct_l_l___t_i_m___h_a_l_l_s_e_n_s_o_r___init_type_def.html">  366</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;{</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;</div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="struct_l_l___t_i_m___h_a_l_l_s_e_n_s_o_r___init_type_def.html#af73de43e3434a674f177dc387140d72c">  369</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___t_i_m___h_a_l_l_s_e_n_s_o_r___init_type_def.html#af73de43e3434a674f177dc387140d72c">IC1Polarity</a>;        </div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="struct_l_l___t_i_m___h_a_l_l_s_e_n_s_o_r___init_type_def.html#a519a5924800e16e1dc797a9f4e013106">  374</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___t_i_m___h_a_l_l_s_e_n_s_o_r___init_type_def.html#a519a5924800e16e1dc797a9f4e013106">IC1Prescaler</a>;       </div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="struct_l_l___t_i_m___h_a_l_l_s_e_n_s_o_r___init_type_def.html#a582c990e5ad754aff387d95beea0cb6c">  381</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___t_i_m___h_a_l_l_s_e_n_s_o_r___init_type_def.html#a582c990e5ad754aff387d95beea0cb6c">IC1Filter</a>;          </div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="struct_l_l___t_i_m___h_a_l_l_s_e_n_s_o_r___init_type_def.html#a68e61db428cf7246c28e81dbbbfdbd64">  386</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___t_i_m___h_a_l_l_s_e_n_s_o_r___init_type_def.html#a68e61db428cf7246c28e81dbbbfdbd64">CommutationDelay</a>;   </div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;} <a class="code" href="struct_l_l___t_i_m___h_a_l_l_s_e_n_s_o_r___init_type_def.html">LL_TIM_HALLSENSOR_InitTypeDef</a>;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;</div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="struct_l_l___t_i_m___b_d_t_r___init_type_def.html">  397</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;{</div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="struct_l_l___t_i_m___b_d_t_r___init_type_def.html#a6d27406d1ac28a09c33287c9d3119f20">  399</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___t_i_m___b_d_t_r___init_type_def.html#a6d27406d1ac28a09c33287c9d3119f20">OSSRState</a>;            </div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="struct_l_l___t_i_m___b_d_t_r___init_type_def.html#a6bc1a562aaea56a76afba9000ae8d183">  406</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___t_i_m___b_d_t_r___init_type_def.html#a6bc1a562aaea56a76afba9000ae8d183">OSSIState</a>;            </div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="struct_l_l___t_i_m___b_d_t_r___init_type_def.html#a29c3f4d2317d989e9544242c22169169">  413</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___t_i_m___b_d_t_r___init_type_def.html#a29c3f4d2317d989e9544242c22169169">LockLevel</a>;            </div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="struct_l_l___t_i_m___b_d_t_r___init_type_def.html#ac25ec7a6fb4b112636f7bad6cbeeae00">  419</a></span>&#160;  uint8_t <a class="code" href="struct_l_l___t_i_m___b_d_t_r___init_type_def.html#ac25ec7a6fb4b112636f7bad6cbeeae00">DeadTime</a>;              </div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="struct_l_l___t_i_m___b_d_t_r___init_type_def.html#a0a73d3b306d12cb690218c3c1b28a8e6">  427</a></span>&#160;  uint16_t <a class="code" href="struct_l_l___t_i_m___b_d_t_r___init_type_def.html#a0a73d3b306d12cb690218c3c1b28a8e6">BreakState</a>;           </div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="struct_l_l___t_i_m___b_d_t_r___init_type_def.html#a0e1e1fa7efa8496ceac710b5ea6f3a45">  434</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___t_i_m___b_d_t_r___init_type_def.html#a0e1e1fa7efa8496ceac710b5ea6f3a45">BreakPolarity</a>;        </div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="struct_l_l___t_i_m___b_d_t_r___init_type_def.html#add7c44dfed7382f4a36f0b205a95a79d">  441</a></span>&#160;  uint32_t <a class="code" href="struct_l_l___t_i_m___b_d_t_r___init_type_def.html#add7c44dfed7382f4a36f0b205a95a79d">AutomaticOutput</a>;      </div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;} <a class="code" href="struct_l_l___t_i_m___b_d_t_r___init_type_def.html">LL_TIM_BDTR_InitTypeDef</a>;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#define LL_TIM_SR_UIF                          TIM_SR_UIF           </span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define LL_TIM_SR_CC1IF                        TIM_SR_CC1IF         </span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define LL_TIM_SR_CC2IF                        TIM_SR_CC2IF         </span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define LL_TIM_SR_CC3IF                        TIM_SR_CC3IF         </span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define LL_TIM_SR_CC4IF                        TIM_SR_CC4IF         </span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define LL_TIM_SR_COMIF                        TIM_SR_COMIF         </span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#define LL_TIM_SR_TIF                          TIM_SR_TIF           </span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#define LL_TIM_SR_BIF                          TIM_SR_BIF           </span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#define LL_TIM_SR_CC1OF                        TIM_SR_CC1OF         </span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define LL_TIM_SR_CC2OF                        TIM_SR_CC2OF         </span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#define LL_TIM_SR_CC3OF                        TIM_SR_CC3OF         </span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#define LL_TIM_SR_CC4OF                        TIM_SR_CC4OF         </span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_DISABLE            0x00000000U             </span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_ENABLE             TIM_BDTR_BKE            </span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#define LL_TIM_AUTOMATICOUTPUT_DISABLE         0x00000000U             </span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#define LL_TIM_AUTOMATICOUTPUT_ENABLE          TIM_BDTR_AOE            </span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#define LL_TIM_DIER_UIE                        TIM_DIER_UIE         </span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">#define LL_TIM_DIER_CC1IE                      TIM_DIER_CC1IE       </span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#define LL_TIM_DIER_CC2IE                      TIM_DIER_CC2IE       </span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">#define LL_TIM_DIER_CC3IE                      TIM_DIER_CC3IE       </span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor">#define LL_TIM_DIER_CC4IE                      TIM_DIER_CC4IE       </span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define LL_TIM_DIER_COMIE                      TIM_DIER_COMIE       </span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">#define LL_TIM_DIER_TIE                        TIM_DIER_TIE         </span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#define LL_TIM_DIER_BIE                        TIM_DIER_BIE         </span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define LL_TIM_UPDATESOURCE_REGULAR            0x00000000U          </span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#define LL_TIM_UPDATESOURCE_COUNTER            TIM_CR1_URS          </span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#define LL_TIM_ONEPULSEMODE_SINGLE             TIM_CR1_OPM          </span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">#define LL_TIM_ONEPULSEMODE_REPETITIVE         0x00000000U          </span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#define LL_TIM_COUNTERMODE_UP                  0x00000000U          </span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#define LL_TIM_COUNTERMODE_DOWN                TIM_CR1_DIR          </span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define LL_TIM_COUNTERMODE_CENTER_UP           TIM_CR1_CMS_0        </span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">#define LL_TIM_COUNTERMODE_CENTER_DOWN         TIM_CR1_CMS_1        </span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor">#define LL_TIM_COUNTERMODE_CENTER_UP_DOWN      TIM_CR1_CMS          </span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor">#define LL_TIM_CLOCKDIVISION_DIV1              0x00000000U          </span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">#define LL_TIM_CLOCKDIVISION_DIV2              TIM_CR1_CKD_0        </span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#define LL_TIM_CLOCKDIVISION_DIV4              TIM_CR1_CKD_1        </span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">#define LL_TIM_COUNTERDIRECTION_UP             0x00000000U          </span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">#define LL_TIM_COUNTERDIRECTION_DOWN           TIM_CR1_DIR          </span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor">#define LL_TIM_CCUPDATESOURCE_COMG_ONLY        0x00000000U          </span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define LL_TIM_CCUPDATESOURCE_COMG_AND_TRGI    TIM_CR2_CCUS         </span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">#define LL_TIM_CCDMAREQUEST_CC                 0x00000000U          </span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor">#define LL_TIM_CCDMAREQUEST_UPDATE             TIM_CR2_CCDS         </span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">#define LL_TIM_LOCKLEVEL_OFF                   0x00000000U          </span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">#define LL_TIM_LOCKLEVEL_1                     TIM_BDTR_LOCK_0      </span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">#define LL_TIM_LOCKLEVEL_2                     TIM_BDTR_LOCK_1      </span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#define LL_TIM_LOCKLEVEL_3                     TIM_BDTR_LOCK        </span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#define LL_TIM_CHANNEL_CH1                     TIM_CCER_CC1E     </span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#define LL_TIM_CHANNEL_CH1N                    TIM_CCER_CC1NE    </span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">#define LL_TIM_CHANNEL_CH2                     TIM_CCER_CC2E     </span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#define LL_TIM_CHANNEL_CH2N                    TIM_CCER_CC2NE    </span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">#define LL_TIM_CHANNEL_CH3                     TIM_CCER_CC3E     </span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor">#define LL_TIM_CHANNEL_CH3N                    TIM_CCER_CC3NE    </span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#define LL_TIM_CHANNEL_CH4                     TIM_CCER_CC4E     </span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor">#define LL_TIM_OCSTATE_DISABLE                 0x00000000U             </span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor">#define LL_TIM_OCSTATE_ENABLE                  TIM_CCER_CC1E           </span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_FROZEN                   0x00000000U                                              </span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_ACTIVE                   TIM_CCMR1_OC1M_0                                         </span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_INACTIVE                 TIM_CCMR1_OC1M_1                                         </span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_TOGGLE                   (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0)                    </span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_FORCED_INACTIVE          TIM_CCMR1_OC1M_2                                       </span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_FORCED_ACTIVE            (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_0)                    </span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_PWM1                     (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1)                    </span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_PWM2                     (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0) </span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">#define LL_TIM_OCPOLARITY_HIGH                 0x00000000U                 </span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor">#define LL_TIM_OCPOLARITY_LOW                  TIM_CCER_CC1P               </span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor">#define LL_TIM_OCIDLESTATE_LOW                 0x00000000U             </span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor">#define LL_TIM_OCIDLESTATE_HIGH                TIM_CR2_OIS1            </span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">#define LL_TIM_ACTIVEINPUT_DIRECTTI            (TIM_CCMR1_CC1S_0 &lt;&lt; 16U) </span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor">#define LL_TIM_ACTIVEINPUT_INDIRECTTI          (TIM_CCMR1_CC1S_1 &lt;&lt; 16U) </span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">#define LL_TIM_ACTIVEINPUT_TRC                 (TIM_CCMR1_CC1S &lt;&lt; 16U)   </span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">#define LL_TIM_ICPSC_DIV1                      0x00000000U                              </span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">#define LL_TIM_ICPSC_DIV2                      (TIM_CCMR1_IC1PSC_0 &lt;&lt; 16U)    </span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">#define LL_TIM_ICPSC_DIV4                      (TIM_CCMR1_IC1PSC_1 &lt;&lt; 16U)    </span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#define LL_TIM_ICPSC_DIV8                      (TIM_CCMR1_IC1PSC &lt;&lt; 16U)      </span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV1                 0x00000000U                                                        </span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV1_N2              (TIM_CCMR1_IC1F_0 &lt;&lt; 16U)                                          </span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV1_N4              (TIM_CCMR1_IC1F_1 &lt;&lt; 16U)                                          </span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV1_N8              ((TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)                     </span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV2_N6              (TIM_CCMR1_IC1F_2 &lt;&lt; 16U)                                          </span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV2_N8              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)                     </span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV4_N6              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1) &lt;&lt; 16U)                     </span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV4_N8              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)  </span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV8_N6              (TIM_CCMR1_IC1F_3 &lt;&lt; 16U)                                          </span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV8_N8              ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)                     </span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV16_N5             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_1) &lt;&lt; 16U)                     </span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV16_N6             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)  </span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV16_N8             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2) &lt;&lt; 16U)                     </span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV32_N5             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)  </span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV32_N6             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1) &lt;&lt; 16U)  </span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV32_N8             (TIM_CCMR1_IC1F &lt;&lt; 16U)                                            </span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">#define LL_TIM_IC_POLARITY_RISING              0x00000000U                      </span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">#define LL_TIM_IC_POLARITY_FALLING             TIM_CCER_CC1P                    </span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">#define LL_TIM_IC_POLARITY_BOTHEDGE            (TIM_CCER_CC1P | TIM_CCER_CC1NP) </span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor">#define LL_TIM_CLOCKSOURCE_INTERNAL            0x00000000U                                          </span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">#define LL_TIM_CLOCKSOURCE_EXT_MODE1           (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)   </span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor">#define LL_TIM_CLOCKSOURCE_EXT_MODE2           TIM_SMCR_ECE                                         </span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor">#define LL_TIM_ENCODERMODE_X2_TI1              TIM_SMCR_SMS_0                    </span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor">#define LL_TIM_ENCODERMODE_X2_TI2              TIM_SMCR_SMS_1                    </span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor">#define LL_TIM_ENCODERMODE_X4_TI12             (TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0) </span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO_RESET                      0x00000000U                                     </span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO_ENABLE                     TIM_CR2_MMS_0                                   </span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO_UPDATE                     TIM_CR2_MMS_1                                   </span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO_CC1IF                      (TIM_CR2_MMS_1 | TIM_CR2_MMS_0)                 </span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO_OC1REF                     TIM_CR2_MMS_2                                   </span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO_OC2REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_0)                 </span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO_OC3REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_1)                 </span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO_OC4REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_1 | TIM_CR2_MMS_0) </span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor">#define LL_TIM_SLAVEMODE_DISABLED              0x00000000U                         </span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor">#define LL_TIM_SLAVEMODE_RESET                 TIM_SMCR_SMS_2                      </span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor">#define LL_TIM_SLAVEMODE_GATED                 (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_0)   </span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">#define LL_TIM_SLAVEMODE_TRIGGER               (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1)   </span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor">#define LL_TIM_TS_ITR0                         0x00000000U                                      </span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">#define LL_TIM_TS_ITR1                         TIM_SMCR_TS_0                                    </span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">#define LL_TIM_TS_ITR2                         TIM_SMCR_TS_1                                    </span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">#define LL_TIM_TS_ITR3                         (TIM_SMCR_TS_0 | TIM_SMCR_TS_1)                  </span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">#define LL_TIM_TS_TI1F_ED                      TIM_SMCR_TS_2                                    </span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">#define LL_TIM_TS_TI1FP1                       (TIM_SMCR_TS_2 | TIM_SMCR_TS_0)                  </span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">#define LL_TIM_TS_TI2FP2                       (TIM_SMCR_TS_2 | TIM_SMCR_TS_1)                  </span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor">#define LL_TIM_TS_ETRF                         (TIM_SMCR_TS_2 | TIM_SMCR_TS_1 | TIM_SMCR_TS_0)  </span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_POLARITY_NONINVERTED        0x00000000U             </span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_POLARITY_INVERTED           TIM_SMCR_ETP            </span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_PRESCALER_DIV1              0x00000000U             </span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_PRESCALER_DIV2              TIM_SMCR_ETPS_0         </span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_PRESCALER_DIV4              TIM_SMCR_ETPS_1         </span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_PRESCALER_DIV8              TIM_SMCR_ETPS           </span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV1                0x00000000U                                          </span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV1_N2             TIM_SMCR_ETF_0                                       </span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV1_N4             TIM_SMCR_ETF_1                                       </span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV1_N8             (TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)                    </span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV2_N6             TIM_SMCR_ETF_2                                       </span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV2_N8             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_0)                    </span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV4_N6             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1)                    </span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV4_N8             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)   </span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV8_N6             TIM_SMCR_ETF_3                                       </span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV8_N8             (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_0)                    </span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV16_N5            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_1)                    </span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV16_N6            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)   </span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV16_N8            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2)                    </span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV32_N5            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2 | TIM_SMCR_ETF_0)   </span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV32_N6            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1)   </span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV32_N8            TIM_SMCR_ETF                                         </span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_POLARITY_LOW              0x00000000U               </span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_POLARITY_HIGH             TIM_BDTR_BKP              </span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor">#define LL_TIM_OSSI_DISABLE                    0x00000000U             </span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor">#define LL_TIM_OSSI_ENABLE                     TIM_BDTR_OSSI           </span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">#define LL_TIM_OSSR_DISABLE                    0x00000000U             </span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor">#define LL_TIM_OSSR_ENABLE                     TIM_BDTR_OSSR           </span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CR1           0x00000000U                                                      </span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CR2           TIM_DCR_DBA_0                                                    </span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_SMCR          TIM_DCR_DBA_1                                                    </span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_DIER          (TIM_DCR_DBA_1 |  TIM_DCR_DBA_0)                                 </span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_SR            TIM_DCR_DBA_2                                                    </span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_EGR           (TIM_DCR_DBA_2 | TIM_DCR_DBA_0)                                  </span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCMR1         (TIM_DCR_DBA_2 | TIM_DCR_DBA_1)                                  </span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCMR2         (TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)                  </span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCER          TIM_DCR_DBA_3                                                    </span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CNT           (TIM_DCR_DBA_3 | TIM_DCR_DBA_0)                                  </span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_PSC           (TIM_DCR_DBA_3 | TIM_DCR_DBA_1)                                  </span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_ARR           (TIM_DCR_DBA_3 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)                  </span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_RCR           (TIM_DCR_DBA_3 | TIM_DCR_DBA_2)                                  </span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR1          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_0)                  </span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR2          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1)                  </span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR3          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)  </span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR4          TIM_DCR_DBA_4                                                    </span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_BDTR          (TIM_DCR_DBA_4 | TIM_DCR_DBA_0)                                  </span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_OR            (TIM_DCR_DBA_4 | TIM_DCR_DBA_2 | TIM_DCR_DBA_0)</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_1TRANSFER       0x00000000U                                                     </span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_2TRANSFERS      TIM_DCR_DBL_0                                                   </span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_3TRANSFERS      TIM_DCR_DBL_1                                                   </span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_4TRANSFERS      (TIM_DCR_DBL_1 |  TIM_DCR_DBL_0)                                </span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_5TRANSFERS      TIM_DCR_DBL_2                                                   </span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_6TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_0)                                 </span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_7TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_1)                                 </span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_8TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)                 </span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_9TRANSFERS      TIM_DCR_DBL_3                                                   </span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_10TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_0)                                 </span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_11TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_1)                                 </span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_12TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)                 </span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_13TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2)                                 </span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_14TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_0)                 </span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_15TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1)                 </span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_16TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0) </span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_17TRANSFERS     TIM_DCR_DBL_4                                                   </span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_18TRANSFERS     (TIM_DCR_DBL_4 |  TIM_DCR_DBL_0)                                </span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">#define LL_TIM_TIM2_ITR1_RMP_TIM8_TRGO    TIM2_OR_RMP_MASK                        </span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor">#define LL_TIM_TIM2_ITR1_RMP_OTG_FS_SOF   (TIM_OR_ITR1_RMP_1 | TIM2_OR_RMP_MASK)  </span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">#define LL_TIM_TIM2_ITR1_RMP_OTG_HS_SOF   (TIM_OR_ITR1_RMP | TIM2_OR_RMP_MASK)    </span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor">#define LL_TIM_TIM5_TI4_RMP_GPIO        TIM5_OR_RMP_MASK                         </span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor">#define LL_TIM_TIM5_TI4_RMP_LSI         (TIM_OR_TI4_RMP_0 | TIM5_OR_RMP_MASK)    </span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor">#define LL_TIM_TIM5_TI4_RMP_LSE         (TIM_OR_TI4_RMP_1 | TIM5_OR_RMP_MASK)    </span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">#define LL_TIM_TIM5_TI4_RMP_RTC         (TIM_OR_TI4_RMP | TIM5_OR_RMP_MASK)      </span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor">#define LL_TIM_TIM11_TI1_RMP_GPIO        TIM11_OR_RMP_MASK                          </span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor">#define LL_TIM_TIM11_TI1_RMP_GPIO1       (TIM_OR_TI1_RMP_0 | TIM11_OR_RMP_MASK)     </span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor">#define LL_TIM_TIM11_TI1_RMP_GPIO2       (TIM_OR_TI1_RMP   | TIM11_OR_RMP_MASK)     </span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor">#define LL_TIM_TIM11_TI1_RMP_HSE_RTC     (TIM_OR_TI1_RMP_1 | TIM11_OR_RMP_MASK)     </span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor"></span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">#define LL_TIM_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__-&gt;__REG__, (__VALUE__))</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor">#define LL_TIM_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__-&gt;__REG__)</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor">#define __LL_TIM_CALC_DEADTIME(__TIMCLK__, __CKD__, __DT__)  \</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor">    ( (((uint64_t)((__DT__)*1000U)) &lt; ((DT_DELAY_1+1U) * TIM_CALC_DTS((__TIMCLK__), (__CKD__))))           ? (uint8_t)(((uint64_t)((__DT__)*1000U) / TIM_CALC_DTS((__TIMCLK__), (__CKD__)))  &amp; DT_DELAY_1) :                                               \</span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor">      (((uint64_t)((__DT__)*1000U)) &lt; (64U + (DT_DELAY_2+1U)) * 2U * TIM_CALC_DTS((__TIMCLK__), (__CKD__)))  ? (uint8_t)(DT_RANGE_2 | ((uint8_t)((uint8_t)((((uint64_t)((__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__), (__CKD__))) &gt;&gt; 1U) - (uint8_t) 64U) &amp; DT_DELAY_2)) :\</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor">      (((uint64_t)((__DT__)*1000U)) &lt; (32U + (DT_DELAY_3+1U)) * 8U * TIM_CALC_DTS((__TIMCLK__), (__CKD__)))  ? (uint8_t)(DT_RANGE_3 | ((uint8_t)((uint8_t)(((((uint64_t)(__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__), (__CKD__))) &gt;&gt; 3U) - (uint8_t) 32U) &amp; DT_DELAY_3)) :\</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor">      (((uint64_t)((__DT__)*1000U)) &lt; (32U + (DT_DELAY_4+1U)) * 16U * TIM_CALC_DTS((__TIMCLK__), (__CKD__))) ? (uint8_t)(DT_RANGE_4 | ((uint8_t)((uint8_t)(((((uint64_t)(__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__), (__CKD__))) &gt;&gt; 4U) - (uint8_t) 32U) &amp; DT_DELAY_4)) :\</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">       0U)</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor">#define __LL_TIM_CALC_PSC(__TIMCLK__, __CNTCLK__)   \</span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor">   ((__TIMCLK__) &gt;= (__CNTCLK__)) ? (uint32_t)((__TIMCLK__)/(__CNTCLK__) - 1U) : 0U</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor">#define __LL_TIM_CALC_ARR(__TIMCLK__, __PSC__, __FREQ__) \</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor">     (((__TIMCLK__)/((__PSC__) + 1U)) &gt;= (__FREQ__)) ? ((__TIMCLK__)/((__FREQ__) * ((__PSC__) + 1U)) - 1U) : 0U</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor">#define __LL_TIM_CALC_DELAY(__TIMCLK__, __PSC__, __DELAY__)  \</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor">((uint32_t)(((uint64_t)(__TIMCLK__) * (uint64_t)(__DELAY__)) \</span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor">          / ((uint64_t)1000000U * (uint64_t)((__PSC__) + 1U))))</span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor">#define __LL_TIM_CALC_PULSE(__TIMCLK__, __PSC__, __DELAY__, __PULSE__)  \</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor"> ((uint32_t)(__LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__PULSE__)) \</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor">           + __LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__DELAY__))))</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor">#define __LL_TIM_GET_ICPSC_RATIO(__ICPSC__)  \</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor">   ((uint32_t)(0x01U &lt;&lt; (((__ICPSC__) &gt;&gt; 16U) &gt;&gt; TIM_CCMR1_IC1PSC_Pos)))</span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="comment">/* Exported functions --------------------------------------------------------*/</span></div><div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___time___base.html#ga318e31d88952bb51211d9d4d38fa99d9"> 1065</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___time___base.html#ga318e31d88952bb51211d9d4d38fa99d9">LL_TIM_EnableCounter</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;{</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;  SET_BIT(TIMx-&gt;CR1, TIM_CR1_CEN);</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;}</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;</div><div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___time___base.html#gaec8baf9f116fd17592ec2e9c9d502668"> 1076</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___time___base.html#gaec8baf9f116fd17592ec2e9c9d502668">LL_TIM_DisableCounter</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;{</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;  CLEAR_BIT(TIMx-&gt;CR1, TIM_CR1_CEN);</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;}</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;</div><div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___time___base.html#ga0e7d2abc91ea01ec980b3629d75dfb55"> 1087</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___time___base.html#ga0e7d2abc91ea01ec980b3629d75dfb55">LL_TIM_IsEnabledCounter</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;{</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;CR1, TIM_CR1_CEN) == (TIM_CR1_CEN));</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;}</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;</div><div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___time___base.html#ga6c71e98613a68b50876e42ea6ea135f2"> 1098</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___time___base.html#ga6c71e98613a68b50876e42ea6ea135f2">LL_TIM_EnableUpdateEvent</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;{</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;  CLEAR_BIT(TIMx-&gt;CR1, TIM_CR1_UDIS);</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;}</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;</div><div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___time___base.html#ga11f54a5d8694d9d42ce4dcdfe5af2ad5"> 1109</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___time___base.html#ga11f54a5d8694d9d42ce4dcdfe5af2ad5">LL_TIM_DisableUpdateEvent</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;{</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;  SET_BIT(TIMx-&gt;CR1, TIM_CR1_UDIS);</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;}</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;</div><div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___time___base.html#gab613e684fb8804f466482bf5988737bd"> 1120</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___time___base.html#gab613e684fb8804f466482bf5988737bd">LL_TIM_IsEnabledUpdateEvent</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;{</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;CR1, TIM_CR1_UDIS) == RESET);</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;}</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;</div><div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___time___base.html#ga766975b6fa1ec81340fc4dafd8b62fbd"> 1141</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___time___base.html#ga766975b6fa1ec81340fc4dafd8b62fbd">LL_TIM_SetUpdateSource</a>(TIM_TypeDef *TIMx, uint32_t UpdateSource)</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;{</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;  MODIFY_REG(TIMx-&gt;CR1, TIM_CR1_URS, UpdateSource);</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;}</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;</div><div class="line"><a name="l01154"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___time___base.html#gaed49a41fe48c5d77775a62065c9cae24"> 1154</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___time___base.html#gaed49a41fe48c5d77775a62065c9cae24">LL_TIM_GetUpdateSource</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;{</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;CR1, TIM_CR1_URS));</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;}</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;</div><div class="line"><a name="l01168"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___time___base.html#ga9c1cb0ec71af8eef765a97b6fbc5386e"> 1168</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___time___base.html#ga9c1cb0ec71af8eef765a97b6fbc5386e">LL_TIM_SetOnePulseMode</a>(TIM_TypeDef *TIMx, uint32_t OnePulseMode)</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;{</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;  MODIFY_REG(TIMx-&gt;CR1, TIM_CR1_OPM, OnePulseMode);</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;}</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;</div><div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___time___base.html#ga128c02be198e46b02bab3766fe62e11e"> 1181</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___time___base.html#ga128c02be198e46b02bab3766fe62e11e">LL_TIM_GetOnePulseMode</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;{</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;CR1, TIM_CR1_OPM));</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;}</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;</div><div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___time___base.html#ga3fbd129da8929563fe7de9a9b6e82105"> 1202</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___time___base.html#ga3fbd129da8929563fe7de9a9b6e82105">LL_TIM_SetCounterMode</a>(TIM_TypeDef *TIMx, uint32_t CounterMode)</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;{</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;  MODIFY_REG(TIMx-&gt;CR1, TIM_CR1_DIR | TIM_CR1_CMS, CounterMode);</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;}</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;</div><div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___time___base.html#gab2dc8faeb02ea4b0c454d08de47e6d7d"> 1222</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___time___base.html#gab2dc8faeb02ea4b0c454d08de47e6d7d">LL_TIM_GetCounterMode</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;{</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;CR1, TIM_CR1_DIR | TIM_CR1_CMS));</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;}</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;</div><div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___time___base.html#gacafbc988f132718a179ce4b3723d2895"> 1233</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___time___base.html#gacafbc988f132718a179ce4b3723d2895">LL_TIM_EnableARRPreload</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;{</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;  SET_BIT(TIMx-&gt;CR1, TIM_CR1_ARPE);</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;}</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;</div><div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___time___base.html#ga6abd4a32611fe317bbaaa0caba3de87c"> 1244</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___time___base.html#ga6abd4a32611fe317bbaaa0caba3de87c">LL_TIM_DisableARRPreload</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;{</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;  CLEAR_BIT(TIMx-&gt;CR1, TIM_CR1_ARPE);</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;}</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;</div><div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___time___base.html#ga8b9aafd172f8739708ddf925406a7d89"> 1255</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___time___base.html#ga8b9aafd172f8739708ddf925406a7d89">LL_TIM_IsEnabledARRPreload</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;{</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;CR1, TIM_CR1_ARPE) == (TIM_CR1_ARPE));</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;}</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;</div><div class="line"><a name="l01273"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___time___base.html#gab193c4bdaaae6a8240da69a2bfb88dc8"> 1273</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___time___base.html#gab193c4bdaaae6a8240da69a2bfb88dc8">LL_TIM_SetClockDivision</a>(TIM_TypeDef *TIMx, uint32_t ClockDivision)</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;{</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;  MODIFY_REG(TIMx-&gt;CR1, TIM_CR1_CKD, ClockDivision);</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;}</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;</div><div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___time___base.html#gae8481a1bb753c169a3bfcbcce729f57d"> 1290</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___time___base.html#gae8481a1bb753c169a3bfcbcce729f57d">LL_TIM_GetClockDivision</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;{</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;CR1, TIM_CR1_CKD));</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;}</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;</div><div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___time___base.html#ga1a543b5d66cfdb9c5a80edbe3d50ebe2"> 1304</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___time___base.html#ga1a543b5d66cfdb9c5a80edbe3d50ebe2">LL_TIM_SetCounter</a>(TIM_TypeDef *TIMx, uint32_t Counter)</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;{</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;  WRITE_REG(TIMx-&gt;CNT, Counter);</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;}</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;</div><div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___time___base.html#ga479b30e126e7ce0b8fda8ee1b12da14c"> 1317</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___time___base.html#ga479b30e126e7ce0b8fda8ee1b12da14c">LL_TIM_GetCounter</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;{</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;CNT));</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;}</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;</div><div class="line"><a name="l01330"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___time___base.html#gab598fef377dda255fa33ab0d2b5eb3b0"> 1330</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___time___base.html#gab598fef377dda255fa33ab0d2b5eb3b0">LL_TIM_GetDirection</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;{</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;CR1, TIM_CR1_DIR));</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;}</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;</div><div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___time___base.html#gae35cee843046e8f684efab3dd14b2583"> 1346</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___time___base.html#gae35cee843046e8f684efab3dd14b2583">LL_TIM_SetPrescaler</a>(TIM_TypeDef *TIMx, uint32_t Prescaler)</div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;{</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;  WRITE_REG(TIMx-&gt;PSC, Prescaler);</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;}</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;</div><div class="line"><a name="l01357"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___time___base.html#ga0e350faadd6d2471bb3a476587535b02"> 1357</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___time___base.html#ga0e350faadd6d2471bb3a476587535b02">LL_TIM_GetPrescaler</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;{</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;PSC));</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;}</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;</div><div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___time___base.html#ga8a604a4e89720f96044786c7336b9320"> 1373</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___time___base.html#ga8a604a4e89720f96044786c7336b9320">LL_TIM_SetAutoReload</a>(TIM_TypeDef *TIMx, uint32_t AutoReload)</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;{</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;  WRITE_REG(TIMx-&gt;ARR, AutoReload);</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;}</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;</div><div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___time___base.html#ga20cfdce8dac87b07bdf96c28fa719ed4"> 1386</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___time___base.html#ga20cfdce8dac87b07bdf96c28fa719ed4">LL_TIM_GetAutoReload</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;{</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;ARR));</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;}</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;</div><div class="line"><a name="l01400"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___time___base.html#gae0b0a7b2f767dc5560cac3431565c0f8"> 1400</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___time___base.html#gae0b0a7b2f767dc5560cac3431565c0f8">LL_TIM_SetRepetitionCounter</a>(TIM_TypeDef *TIMx, uint32_t RepetitionCounter)</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;{</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;  WRITE_REG(TIMx-&gt;RCR, RepetitionCounter);</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;}</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;</div><div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___time___base.html#ga399207d4afe0eab8c4cfd87ee152c6fd"> 1413</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___time___base.html#ga399207d4afe0eab8c4cfd87ee152c6fd">LL_TIM_GetRepetitionCounter</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;{</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;RCR));</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;}</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;</div><div class="line"><a name="l01436"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___capture___compare.html#ga108aae76761471edd74ba61c76fc4edd"> 1436</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___capture___compare.html#ga108aae76761471edd74ba61c76fc4edd">LL_TIM_CC_EnablePreload</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;{</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;  SET_BIT(TIMx-&gt;CR2, TIM_CR2_CCPC);</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;}</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;</div><div class="line"><a name="l01449"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___capture___compare.html#gaab2ad3429ca856e2735cabdccd1ffb30"> 1449</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___capture___compare.html#gaab2ad3429ca856e2735cabdccd1ffb30">LL_TIM_CC_DisablePreload</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;{</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;  CLEAR_BIT(TIMx-&gt;CR2, TIM_CR2_CCPC);</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;}</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;</div><div class="line"><a name="l01465"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___capture___compare.html#ga5b4a0b562755ed0b96cec9de19b0376c"> 1465</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___capture___compare.html#ga5b4a0b562755ed0b96cec9de19b0376c">LL_TIM_CC_SetUpdate</a>(TIM_TypeDef *TIMx, uint32_t CCUpdateSource)</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;{</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;  MODIFY_REG(TIMx-&gt;CR2, TIM_CR2_CCUS, CCUpdateSource);</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;}</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;</div><div class="line"><a name="l01479"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___capture___compare.html#gaa26a920ae28bff910ddde8a10d3f431f"> 1479</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___capture___compare.html#gaa26a920ae28bff910ddde8a10d3f431f">LL_TIM_CC_SetDMAReqTrigger</a>(TIM_TypeDef *TIMx, uint32_t DMAReqTrigger)</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;{</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;  MODIFY_REG(TIMx-&gt;CR2, TIM_CR2_CCDS, DMAReqTrigger);</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;}</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;</div><div class="line"><a name="l01492"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___capture___compare.html#gac96ac4dab22f7ef4289c59c6e8e01953"> 1492</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___capture___compare.html#gac96ac4dab22f7ef4289c59c6e8e01953">LL_TIM_CC_GetDMAReqTrigger</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;{</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;CR2, TIM_CR2_CCDS));</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;}</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;</div><div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___capture___compare.html#gac014c43ca9b85f3e11624528f513c4bc"> 1511</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___capture___compare.html#gac014c43ca9b85f3e11624528f513c4bc">LL_TIM_CC_SetLockLevel</a>(TIM_TypeDef *TIMx, uint32_t LockLevel)</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;{</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;  MODIFY_REG(TIMx-&gt;BDTR, TIM_BDTR_LOCK, LockLevel);</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;}</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;</div><div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___capture___compare.html#gaf02677bd1c96fa4586fd3ade315fec06"> 1536</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___capture___compare.html#gaf02677bd1c96fa4586fd3ade315fec06">LL_TIM_CC_EnableChannel</a>(TIM_TypeDef *TIMx, uint32_t Channels)</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;{</div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;  SET_BIT(TIMx-&gt;CCER, Channels);</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;}</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;</div><div class="line"><a name="l01561"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___capture___compare.html#ga48863beb14ff308c0c6a389d35a51d28"> 1561</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___capture___compare.html#ga48863beb14ff308c0c6a389d35a51d28">LL_TIM_CC_DisableChannel</a>(TIM_TypeDef *TIMx, uint32_t Channels)</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;{</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;  CLEAR_BIT(TIMx-&gt;CCER, Channels);</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;}</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;</div><div class="line"><a name="l01586"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___capture___compare.html#gab86fdbcda859d181fc177c3af26a529c"> 1586</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___capture___compare.html#gab86fdbcda859d181fc177c3af26a529c">LL_TIM_CC_IsEnabledChannel</a>(TIM_TypeDef *TIMx, uint32_t Channels)</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;{</div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;CCER, Channels) == (Channels));</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;}</div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;</div><div class="line"><a name="l01623"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___output___channel.html#ga09bbc48d24d198bdd8794c78b805f898"> 1623</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___output___channel.html#ga09bbc48d24d198bdd8794c78b805f898">LL_TIM_OC_ConfigOutput</a>(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configuration)</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;{</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + OFFSET_TAB_CCMRx[iChannel]));</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;  CLEAR_BIT(*pReg, (TIM_CCMR1_CC1S &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;  MODIFY_REG(TIMx-&gt;CCER, (TIM_CCER_CC1P &lt;&lt; SHIFT_TAB_CCxP[iChannel]),</div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;             (Configuration &amp; TIM_CCER_CC1P) &lt;&lt; SHIFT_TAB_CCxP[iChannel]);</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;  MODIFY_REG(TIMx-&gt;CR2, (TIM_CR2_OIS1 &lt;&lt; SHIFT_TAB_OISx[iChannel]),</div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;             (Configuration &amp; TIM_CR2_OIS1) &lt;&lt; SHIFT_TAB_OISx[iChannel]);</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;}</div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;</div><div class="line"><a name="l01658"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___output___channel.html#gac8e509003056c6e203e62e7044cbec9b"> 1658</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___output___channel.html#gac8e509003056c6e203e62e7044cbec9b">LL_TIM_OC_SetMode</a>(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Mode)</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;{</div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + OFFSET_TAB_CCMRx[iChannel]));</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) &lt;&lt; SHIFT_TAB_OCxx[iChannel]),  Mode &lt;&lt; SHIFT_TAB_OCxx[iChannel]);</div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;}</div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;</div><div class="line"><a name="l01687"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___output___channel.html#ga1ec65171d31584f23491a20993c5f0df"> 1687</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___output___channel.html#ga1ec65171d31584f23491a20993c5f0df">LL_TIM_OC_GetMode</a>(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;{</div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + OFFSET_TAB_CCMRx[iChannel]));</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) &lt;&lt; SHIFT_TAB_OCxx[iChannel])) &gt;&gt; SHIFT_TAB_OCxx[iChannel]);</div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;}</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;</div><div class="line"><a name="l01717"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___output___channel.html#ga251fb869e2f7ee4471327d652e197ee0"> 1717</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___output___channel.html#ga251fb869e2f7ee4471327d652e197ee0">LL_TIM_OC_SetPolarity</a>(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Polarity)</div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;{</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;  MODIFY_REG(TIMx-&gt;CCER, (TIM_CCER_CC1P &lt;&lt; SHIFT_TAB_CCxP[iChannel]),  Polarity &lt;&lt; SHIFT_TAB_CCxP[iChannel]);</div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;}</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;</div><div class="line"><a name="l01745"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___output___channel.html#ga9732c88a4a86951dd0c9ff1abb2c9099"> 1745</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___output___channel.html#ga9732c88a4a86951dd0c9ff1abb2c9099">LL_TIM_OC_GetPolarity</a>(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;{</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;CCER, (TIM_CCER_CC1P &lt;&lt; SHIFT_TAB_CCxP[iChannel])) &gt;&gt; SHIFT_TAB_CCxP[iChannel]);</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;}</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;</div><div class="line"><a name="l01778"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___output___channel.html#gaf895bc94c33e3d78503903ef4a1cdc66"> 1778</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___output___channel.html#gaf895bc94c33e3d78503903ef4a1cdc66">LL_TIM_OC_SetIdleState</a>(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t IdleState)</div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;{</div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;  MODIFY_REG(TIMx-&gt;CR2, (TIM_CR2_OIS1 &lt;&lt; SHIFT_TAB_OISx[iChannel]),  IdleState &lt;&lt; SHIFT_TAB_OISx[iChannel]);</div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;}</div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;</div><div class="line"><a name="l01806"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___output___channel.html#gabdc3f36ed265eb5266f8fe7d0a3f4719"> 1806</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___output___channel.html#gabdc3f36ed265eb5266f8fe7d0a3f4719">LL_TIM_OC_GetIdleState</a>(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;{</div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;CR2, (TIM_CR2_OIS1 &lt;&lt; SHIFT_TAB_OISx[iChannel])) &gt;&gt; SHIFT_TAB_OISx[iChannel]);</div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;}</div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;</div><div class="line"><a name="l01827"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___output___channel.html#ga5a9fb40dd264528737f8fca503411d42"> 1827</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___output___channel.html#ga5a9fb40dd264528737f8fca503411d42">LL_TIM_OC_EnableFast</a>(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;{</div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + OFFSET_TAB_CCMRx[iChannel]));</div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;  SET_BIT(*pReg, (TIM_CCMR1_OC1FE &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;</div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;}</div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;</div><div class="line"><a name="l01849"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___output___channel.html#ga6f6e0e27313224afbb74e9c341a61e10"> 1849</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___output___channel.html#ga6f6e0e27313224afbb74e9c341a61e10">LL_TIM_OC_DisableFast</a>(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;{</div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + OFFSET_TAB_CCMRx[iChannel]));</div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;</div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;}</div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;</div><div class="line"><a name="l01871"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___output___channel.html#ga093aa7d1ee69f26927ea6a7af8f069c0"> 1871</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___output___channel.html#ga093aa7d1ee69f26927ea6a7af8f069c0">LL_TIM_OC_IsEnabledFast</a>(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;{</div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + OFFSET_TAB_CCMRx[iChannel]));</div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;  <span class="keyword">register</span> uint32_t bitfield = TIM_CCMR1_OC1FE &lt;&lt; SHIFT_TAB_OCxx[iChannel];</div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(*pReg, bitfield) == bitfield);</div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;}</div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;</div><div class="line"><a name="l01893"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___output___channel.html#gad069a0e5a314461188af6e95387533d3"> 1893</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___output___channel.html#gad069a0e5a314461188af6e95387533d3">LL_TIM_OC_EnablePreload</a>(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;{</div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + OFFSET_TAB_CCMRx[iChannel]));</div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;  SET_BIT(*pReg, (TIM_CCMR1_OC1PE &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;}</div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;</div><div class="line"><a name="l01914"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___output___channel.html#ga917f983b80498e9917bc5a23a74bc487"> 1914</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___output___channel.html#ga917f983b80498e9917bc5a23a74bc487">LL_TIM_OC_DisablePreload</a>(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;{</div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + OFFSET_TAB_CCMRx[iChannel]));</div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;}</div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;</div><div class="line"><a name="l01935"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___output___channel.html#ga89f5c6274acd6a875f7641e8c3aee589"> 1935</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___output___channel.html#ga89f5c6274acd6a875f7641e8c3aee589">LL_TIM_OC_IsEnabledPreload</a>(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;{</div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + OFFSET_TAB_CCMRx[iChannel]));</div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;  <span class="keyword">register</span> uint32_t bitfield = TIM_CCMR1_OC1PE &lt;&lt; SHIFT_TAB_OCxx[iChannel];</div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(*pReg, bitfield) == bitfield);</div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;}</div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;</div><div class="line"><a name="l01960"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___output___channel.html#ga55897c5f4540e7d2d24e4ce776201ff3"> 1960</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___output___channel.html#ga55897c5f4540e7d2d24e4ce776201ff3">LL_TIM_OC_EnableClear</a>(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;{</div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + OFFSET_TAB_CCMRx[iChannel]));</div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;  SET_BIT(*pReg, (TIM_CCMR1_OC1CE &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;}</div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;</div><div class="line"><a name="l01983"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___output___channel.html#ga642af0399766a3fc8771f5796f5bbf63"> 1983</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___output___channel.html#ga642af0399766a3fc8771f5796f5bbf63">LL_TIM_OC_DisableClear</a>(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;{</div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + OFFSET_TAB_CCMRx[iChannel]));</div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1CE &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;}</div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;</div><div class="line"><a name="l02008"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___output___channel.html#ga15920a160e122f174e49c26a407848f9"> 2008</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___output___channel.html#ga15920a160e122f174e49c26a407848f9">LL_TIM_OC_IsEnabledClear</a>(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;{</div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + OFFSET_TAB_CCMRx[iChannel]));</div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;  <span class="keyword">register</span> uint32_t bitfield = TIM_CCMR1_OC1CE &lt;&lt; SHIFT_TAB_OCxx[iChannel];</div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(*pReg, bitfield) == bitfield);</div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;}</div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;</div><div class="line"><a name="l02026"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___output___channel.html#ga6c52cfd03520da1258e66916e9ae64d3"> 2026</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___output___channel.html#ga6c52cfd03520da1258e66916e9ae64d3">LL_TIM_OC_SetDeadTime</a>(TIM_TypeDef *TIMx, uint32_t DeadTime)</div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;{</div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;  MODIFY_REG(TIMx-&gt;BDTR, TIM_BDTR_DTG, DeadTime);</div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;}</div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;</div><div class="line"><a name="l02043"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___output___channel.html#ga38ac40271e5e39c95fcf7084e909f259"> 2043</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___output___channel.html#ga38ac40271e5e39c95fcf7084e909f259">LL_TIM_OC_SetCompareCH1</a>(TIM_TypeDef *TIMx, uint32_t CompareValue)</div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;{</div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;  WRITE_REG(TIMx-&gt;CCR1, CompareValue);</div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;}</div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;</div><div class="line"><a name="l02060"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___output___channel.html#ga9657891fe9a9de9bc8466dfb9fd7c9aa"> 2060</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___output___channel.html#ga9657891fe9a9de9bc8466dfb9fd7c9aa">LL_TIM_OC_SetCompareCH2</a>(TIM_TypeDef *TIMx, uint32_t CompareValue)</div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;{</div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;  WRITE_REG(TIMx-&gt;CCR2, CompareValue);</div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;}</div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;</div><div class="line"><a name="l02077"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___output___channel.html#ga234c6b2ed7029808d23813acffcada4e"> 2077</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___output___channel.html#ga234c6b2ed7029808d23813acffcada4e">LL_TIM_OC_SetCompareCH3</a>(TIM_TypeDef *TIMx, uint32_t CompareValue)</div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;{</div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;  WRITE_REG(TIMx-&gt;CCR3, CompareValue);</div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;}</div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;</div><div class="line"><a name="l02094"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___output___channel.html#ga1f00aefc876b37b52367e55fb61669f5"> 2094</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___output___channel.html#ga1f00aefc876b37b52367e55fb61669f5">LL_TIM_OC_SetCompareCH4</a>(TIM_TypeDef *TIMx, uint32_t CompareValue)</div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;{</div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;  WRITE_REG(TIMx-&gt;CCR4, CompareValue);</div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;}</div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;</div><div class="line"><a name="l02110"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___output___channel.html#ga108efdbd049a0b420ce21b31cbb97b2c"> 2110</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___output___channel.html#ga108efdbd049a0b420ce21b31cbb97b2c">LL_TIM_OC_GetCompareCH1</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;{</div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;CCR1));</div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;}</div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;</div><div class="line"><a name="l02126"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___output___channel.html#ga1843ab1e344bdfdfdb0c7b82700c3f1f"> 2126</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___output___channel.html#ga1843ab1e344bdfdfdb0c7b82700c3f1f">LL_TIM_OC_GetCompareCH2</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;{</div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;CCR2));</div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;}</div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;</div><div class="line"><a name="l02142"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___output___channel.html#ga39680e13cd1a37df9417f7ab722b262f"> 2142</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___output___channel.html#ga39680e13cd1a37df9417f7ab722b262f">LL_TIM_OC_GetCompareCH3</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;{</div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;CCR3));</div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;}</div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;</div><div class="line"><a name="l02158"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___output___channel.html#gaf37a447d19ec7d72a7511d9f22d4c572"> 2158</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___output___channel.html#gaf37a447d19ec7d72a7511d9f22d4c572">LL_TIM_OC_GetCompareCH4</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;{</div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;CCR4));</div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;}</div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;</div><div class="line"><a name="l02205"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___input___channel.html#ga0002c4b126fdd8a6063f1a53155c129b"> 2205</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___input___channel.html#ga0002c4b126fdd8a6063f1a53155c129b">LL_TIM_IC_Config</a>(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configuration)</div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;{</div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + OFFSET_TAB_CCMRx[iChannel]));</div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC | TIM_CCMR1_CC1S) &lt;&lt; SHIFT_TAB_ICxx[iChannel]),</div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;             ((Configuration &gt;&gt; 16U) &amp; (TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC | TIM_CCMR1_CC1S))  &lt;&lt; SHIFT_TAB_ICxx[iChannel]);</div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;  MODIFY_REG(TIMx-&gt;CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) &lt;&lt; SHIFT_TAB_CCxP[iChannel]),</div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;             (Configuration &amp; (TIM_CCER_CC1NP | TIM_CCER_CC1P)) &lt;&lt; SHIFT_TAB_CCxP[iChannel]);</div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;}</div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;</div><div class="line"><a name="l02233"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___input___channel.html#ga8534da665afa00f64e29f1cbdb0e28a5"> 2233</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___input___channel.html#ga8534da665afa00f64e29f1cbdb0e28a5">LL_TIM_IC_SetActiveInput</a>(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICActiveInput)</div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;{</div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + OFFSET_TAB_CCMRx[iChannel]));</div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;  MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) &lt;&lt; SHIFT_TAB_ICxx[iChannel]), (ICActiveInput &gt;&gt; 16U) &lt;&lt; SHIFT_TAB_ICxx[iChannel]);</div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;}</div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;</div><div class="line"><a name="l02257"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___input___channel.html#gae28c684abaa9062ac0401e50f062e15e"> 2257</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___input___channel.html#gae28c684abaa9062ac0401e50f062e15e">LL_TIM_IC_GetActiveInput</a>(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;{</div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + OFFSET_TAB_CCMRx[iChannel]));</div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(*pReg, ((TIM_CCMR1_CC1S) &lt;&lt; SHIFT_TAB_ICxx[iChannel])) &gt;&gt; SHIFT_TAB_ICxx[iChannel]) &lt;&lt; 16U);</div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;}</div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;</div><div class="line"><a name="l02283"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___input___channel.html#gac9aeb4f769623cabf8f38c119efd59a7"> 2283</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___input___channel.html#gac9aeb4f769623cabf8f38c119efd59a7">LL_TIM_IC_SetPrescaler</a>(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPrescaler)</div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;{</div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + OFFSET_TAB_CCMRx[iChannel]));</div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1PSC) &lt;&lt; SHIFT_TAB_ICxx[iChannel]), (ICPrescaler &gt;&gt; 16U) &lt;&lt; SHIFT_TAB_ICxx[iChannel]);</div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;}</div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;</div><div class="line"><a name="l02308"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___input___channel.html#gaa18b3156ce854649a1e5d83b0c64e349"> 2308</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___input___channel.html#gaa18b3156ce854649a1e5d83b0c64e349">LL_TIM_IC_GetPrescaler</a>(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;{</div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + OFFSET_TAB_CCMRx[iChannel]));</div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(*pReg, ((TIM_CCMR1_IC1PSC) &lt;&lt; SHIFT_TAB_ICxx[iChannel])) &gt;&gt; SHIFT_TAB_ICxx[iChannel]) &lt;&lt; 16U);</div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;}</div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;</div><div class="line"><a name="l02346"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___input___channel.html#ga1621f837bbf32c9bd8d84f7989220d1f"> 2346</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___input___channel.html#ga1621f837bbf32c9bd8d84f7989220d1f">LL_TIM_IC_SetFilter</a>(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICFilter)</div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;{</div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + OFFSET_TAB_CCMRx[iChannel]));</div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) &lt;&lt; SHIFT_TAB_ICxx[iChannel]), (ICFilter &gt;&gt; 16U) &lt;&lt; SHIFT_TAB_ICxx[iChannel]);</div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;}</div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;</div><div class="line"><a name="l02383"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___input___channel.html#ga983f5e8e6c96485af41143bb6f8074c8"> 2383</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___input___channel.html#ga983f5e8e6c96485af41143bb6f8074c8">LL_TIM_IC_GetFilter</a>(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;{</div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;  <span class="keyword">register</span> uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;CCMR1) + OFFSET_TAB_CCMRx[iChannel]));</div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(*pReg, ((TIM_CCMR1_IC1F) &lt;&lt; SHIFT_TAB_ICxx[iChannel])) &gt;&gt; SHIFT_TAB_ICxx[iChannel]) &lt;&lt; 16U);</div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;}</div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;</div><div class="line"><a name="l02412"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___input___channel.html#gabd12b3d6ac379be1223b0a3da98de507"> 2412</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___input___channel.html#gabd12b3d6ac379be1223b0a3da98de507">LL_TIM_IC_SetPolarity</a>(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPolarity)</div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;{</div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;  MODIFY_REG(TIMx-&gt;CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) &lt;&lt; SHIFT_TAB_CCxP[iChannel]),</div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;             ICPolarity &lt;&lt; SHIFT_TAB_CCxP[iChannel]);</div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;}</div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;</div><div class="line"><a name="l02440"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___input___channel.html#ga03b4334307b22cd4a4a3474136ffa4f9"> 2440</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___input___channel.html#ga03b4334307b22cd4a4a3474136ffa4f9">LL_TIM_IC_GetPolarity</a>(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;{</div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;  <span class="keyword">register</span> uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) &lt;&lt; SHIFT_TAB_CCxP[iChannel])) &gt;&gt;</div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;          SHIFT_TAB_CCxP[iChannel]);</div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;}</div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;</div><div class="line"><a name="l02455"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___input___channel.html#gadb89167d0cb4d7b66e610fa5babe8f76"> 2455</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___input___channel.html#gadb89167d0cb4d7b66e610fa5babe8f76">LL_TIM_IC_EnableXORCombination</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;{</div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;  SET_BIT(TIMx-&gt;CR2, TIM_CR2_TI1S);</div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;}</div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;</div><div class="line"><a name="l02468"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___input___channel.html#gac47cb23ca4b9d87bda152ded33a81a69"> 2468</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___input___channel.html#gac47cb23ca4b9d87bda152ded33a81a69">LL_TIM_IC_DisableXORCombination</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;{</div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;  CLEAR_BIT(TIMx-&gt;CR2, TIM_CR2_TI1S);</div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;}</div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;</div><div class="line"><a name="l02481"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___input___channel.html#ga33292fe4ac7f8b8026ffed2116a460e2"> 2481</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___input___channel.html#ga33292fe4ac7f8b8026ffed2116a460e2">LL_TIM_IC_IsEnabledXORCombination</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;{</div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;CR2, TIM_CR2_TI1S) == (TIM_CR2_TI1S));</div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;}</div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;</div><div class="line"><a name="l02497"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___input___channel.html#ga54875cb4a4f8818609ef2c2e2649363b"> 2497</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___input___channel.html#ga54875cb4a4f8818609ef2c2e2649363b">LL_TIM_IC_GetCaptureCH1</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;{</div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;CCR1));</div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;}</div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;</div><div class="line"><a name="l02513"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___input___channel.html#ga06f98c0dfc67c7497d0d6b25511dd633"> 2513</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___input___channel.html#ga06f98c0dfc67c7497d0d6b25511dd633">LL_TIM_IC_GetCaptureCH2</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;{</div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;CCR2));</div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;}</div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;</div><div class="line"><a name="l02529"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___input___channel.html#gad83969548044531e6e31e1eb6a25c61c"> 2529</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___input___channel.html#gad83969548044531e6e31e1eb6a25c61c">LL_TIM_IC_GetCaptureCH3</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;{</div><div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;CCR3));</div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;}</div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;</div><div class="line"><a name="l02545"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___input___channel.html#ga826a636ef1b1b1666e5d08271fbb0b83"> 2545</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___input___channel.html#ga826a636ef1b1b1666e5d08271fbb0b83">LL_TIM_IC_GetCaptureCH4</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;{</div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;CCR4));</div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;}</div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;</div><div class="line"><a name="l02566"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___clock___selection.html#gabb45b9b91f38df3b9161ce1ca882bcea"> 2566</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___clock___selection.html#gabb45b9b91f38df3b9161ce1ca882bcea">LL_TIM_EnableExternalClock</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;{</div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;  SET_BIT(TIMx-&gt;SMCR, TIM_SMCR_ECE);</div><div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;}</div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;</div><div class="line"><a name="l02579"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___clock___selection.html#gaea510994f63bf53ffe280b266f70fffa"> 2579</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___clock___selection.html#gaea510994f63bf53ffe280b266f70fffa">LL_TIM_DisableExternalClock</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;{</div><div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;  CLEAR_BIT(TIMx-&gt;SMCR, TIM_SMCR_ECE);</div><div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;}</div><div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;</div><div class="line"><a name="l02592"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___clock___selection.html#gabed99bf02aacd60bbf3ef224da59d7ad"> 2592</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___clock___selection.html#gabed99bf02aacd60bbf3ef224da59d7ad">LL_TIM_IsEnabledExternalClock</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;{</div><div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;SMCR, TIM_SMCR_ECE) == (TIM_SMCR_ECE));</div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;}</div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;</div><div class="line"><a name="l02616"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___clock___selection.html#ga1bf8624f69647c54afbbe8ff1d62abce"> 2616</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___clock___selection.html#ga1bf8624f69647c54afbbe8ff1d62abce">LL_TIM_SetClockSource</a>(TIM_TypeDef *TIMx, uint32_t ClockSource)</div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;{</div><div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;  MODIFY_REG(TIMx-&gt;SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);</div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;}</div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;</div><div class="line"><a name="l02633"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___clock___selection.html#gaf7e0a7e36fc7442ac653d827709f2792"> 2633</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___clock___selection.html#gaf7e0a7e36fc7442ac653d827709f2792">LL_TIM_SetEncoderMode</a>(TIM_TypeDef *TIMx, uint32_t EncoderMode)</div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;{</div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;  MODIFY_REG(TIMx-&gt;SMCR, TIM_SMCR_SMS, EncoderMode);</div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;}</div><div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;</div><div class="line"><a name="l02662"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___timer___synchronization.html#ga921e4442342005c702a896c68723b403"> 2662</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___timer___synchronization.html#ga921e4442342005c702a896c68723b403">LL_TIM_SetTriggerOutput</a>(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)</div><div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;{</div><div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;  MODIFY_REG(TIMx-&gt;CR2, TIM_CR2_MMS, TimerSynchronization);</div><div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;}</div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;</div><div class="line"><a name="l02680"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___timer___synchronization.html#ga0ded39e7c38384f3ffea961990691b78"> 2680</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___timer___synchronization.html#ga0ded39e7c38384f3ffea961990691b78">LL_TIM_SetSlaveMode</a>(TIM_TypeDef *TIMx, uint32_t SlaveMode)</div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;{</div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;  MODIFY_REG(TIMx-&gt;SMCR, TIM_SMCR_SMS, SlaveMode);</div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;}</div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;</div><div class="line"><a name="l02702"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___timer___synchronization.html#ga9c76610a0b99f9cd161304bbad4ed265"> 2702</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___timer___synchronization.html#ga9c76610a0b99f9cd161304bbad4ed265">LL_TIM_SetTriggerInput</a>(TIM_TypeDef *TIMx, uint32_t TriggerInput)</div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;{</div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;  MODIFY_REG(TIMx-&gt;SMCR, TIM_SMCR_TS, TriggerInput);</div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;}</div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;</div><div class="line"><a name="l02715"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___timer___synchronization.html#gaa53411d505c32d8c7b747ed985e07921"> 2715</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___timer___synchronization.html#gaa53411d505c32d8c7b747ed985e07921">LL_TIM_EnableMasterSlaveMode</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;{</div><div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;  SET_BIT(TIMx-&gt;SMCR, TIM_SMCR_MSM);</div><div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;}</div><div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;</div><div class="line"><a name="l02728"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___timer___synchronization.html#gaa2ef88b89e92205e06f300f93b500950"> 2728</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___timer___synchronization.html#gaa2ef88b89e92205e06f300f93b500950">LL_TIM_DisableMasterSlaveMode</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;{</div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;  CLEAR_BIT(TIMx-&gt;SMCR, TIM_SMCR_MSM);</div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;}</div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;</div><div class="line"><a name="l02741"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___timer___synchronization.html#gac68449735f5336d5b3c36d7981088662"> 2741</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___timer___synchronization.html#gac68449735f5336d5b3c36d7981088662">LL_TIM_IsEnabledMasterSlaveMode</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;{</div><div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;SMCR, TIM_SMCR_MSM) == (TIM_SMCR_MSM));</div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;}</div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;</div><div class="line"><a name="l02781"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___timer___synchronization.html#ga2a11b43a1c587bcde17bc9a43c81492b"> 2781</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___timer___synchronization.html#ga2a11b43a1c587bcde17bc9a43c81492b">LL_TIM_ConfigETR</a>(TIM_TypeDef *TIMx, uint32_t ETRPolarity, uint32_t ETRPrescaler,</div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;                                      uint32_t ETRFilter)</div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;{</div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;  MODIFY_REG(TIMx-&gt;SMCR, TIM_SMCR_ETP | TIM_SMCR_ETPS | TIM_SMCR_ETF, ETRPolarity | ETRPrescaler | ETRFilter);</div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;}</div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;</div><div class="line"><a name="l02802"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___break___function.html#gafc14ecd018f11f33326c7d6377918349"> 2802</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___break___function.html#gafc14ecd018f11f33326c7d6377918349">LL_TIM_EnableBRK</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;{</div><div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;  SET_BIT(TIMx-&gt;BDTR, TIM_BDTR_BKE);</div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;}</div><div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;</div><div class="line"><a name="l02815"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___break___function.html#ga96ace60a36187cbb09f043fb614061c0"> 2815</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___break___function.html#ga96ace60a36187cbb09f043fb614061c0">LL_TIM_DisableBRK</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;{</div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;  CLEAR_BIT(TIMx-&gt;BDTR, TIM_BDTR_BKE);</div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;}</div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;</div><div class="line"><a name="l02831"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___break___function.html#gaff4621b56a98d0cb5de582db2d5eebe6"> 2831</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___break___function.html#gaff4621b56a98d0cb5de582db2d5eebe6">LL_TIM_ConfigBRK</a>(TIM_TypeDef *TIMx, uint32_t BreakPolarity)</div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;{</div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;  MODIFY_REG(TIMx-&gt;BDTR, TIM_BDTR_BKP, BreakPolarity);</div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;}</div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;</div><div class="line"><a name="l02851"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___break___function.html#ga3f9be955727b0bb60e4c9ae111264f98"> 2851</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___break___function.html#ga3f9be955727b0bb60e4c9ae111264f98">LL_TIM_SetOffStates</a>(TIM_TypeDef *TIMx, uint32_t OffStateIdle, uint32_t OffStateRun)</div><div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;{</div><div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;  MODIFY_REG(TIMx-&gt;BDTR, TIM_BDTR_OSSI | TIM_BDTR_OSSR, OffStateIdle | OffStateRun);</div><div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;}</div><div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;</div><div class="line"><a name="l02864"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___break___function.html#gacc376efa3e9e87337740c934e7c0d625"> 2864</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___break___function.html#gacc376efa3e9e87337740c934e7c0d625">LL_TIM_EnableAutomaticOutput</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;{</div><div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;  SET_BIT(TIMx-&gt;BDTR, TIM_BDTR_AOE);</div><div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;}</div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;</div><div class="line"><a name="l02877"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___break___function.html#gae5ef92969d1a4602d218b50ba0b4c050"> 2877</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___break___function.html#gae5ef92969d1a4602d218b50ba0b4c050">LL_TIM_DisableAutomaticOutput</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;{</div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;  CLEAR_BIT(TIMx-&gt;BDTR, TIM_BDTR_AOE);</div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;}</div><div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;</div><div class="line"><a name="l02890"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___break___function.html#ga62cb9135916f8ddba19a291c9d1d8ac1"> 2890</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___break___function.html#ga62cb9135916f8ddba19a291c9d1d8ac1">LL_TIM_IsEnabledAutomaticOutput</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;{</div><div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;BDTR, TIM_BDTR_AOE) == (TIM_BDTR_AOE));</div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;}</div><div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;</div><div class="line"><a name="l02905"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___break___function.html#ga627a9caf995134e588f420f252cdc9af"> 2905</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___break___function.html#ga627a9caf995134e588f420f252cdc9af">LL_TIM_EnableAllOutputs</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;{</div><div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;  SET_BIT(TIMx-&gt;BDTR, TIM_BDTR_MOE);</div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;}</div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;</div><div class="line"><a name="l02920"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___break___function.html#gae4a7fb930e5b32fc86c87ed113545858"> 2920</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___break___function.html#gae4a7fb930e5b32fc86c87ed113545858">LL_TIM_DisableAllOutputs</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;{</div><div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;  CLEAR_BIT(TIMx-&gt;BDTR, TIM_BDTR_MOE);</div><div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;}</div><div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;</div><div class="line"><a name="l02933"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___break___function.html#ga340f224793c82029b130b728d032bde4"> 2933</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___break___function.html#ga340f224793c82029b130b728d032bde4">LL_TIM_IsEnabledAllOutputs</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;{</div><div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;BDTR, TIM_BDTR_MOE) == (TIM_BDTR_MOE));</div><div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;}</div><div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;</div><div class="line"><a name="l02993"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___d_m_a___burst___mode.html#ga5fc6b04cc18efd0eb9f68ab7994f87c4"> 2993</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___d_m_a___burst___mode.html#ga5fc6b04cc18efd0eb9f68ab7994f87c4">LL_TIM_ConfigDMABurst</a>(TIM_TypeDef *TIMx, uint32_t DMABurstBaseAddress, uint32_t DMABurstLength)</div><div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;{</div><div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;  MODIFY_REG(TIMx-&gt;DCR, TIM_DCR_DBL | TIM_DCR_DBA, DMABurstBaseAddress | DMABurstLength);</div><div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;}</div><div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;</div><div class="line"><a name="l03042"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___timer___inputs___remapping.html#gaaad146eaa2994d6d84ba74c00291550a"> 3042</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___timer___inputs___remapping.html#gaaad146eaa2994d6d84ba74c00291550a">LL_TIM_SetRemap</a>(TIM_TypeDef *TIMx, uint32_t Remap)</div><div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;{</div><div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;  MODIFY_REG(TIMx-&gt;OR, (Remap &gt;&gt; TIMx_OR_RMP_SHIFT), (Remap &amp; TIMx_OR_RMP_MASK));</div><div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;}</div><div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;</div><div class="line"><a name="l03061"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga0f78d59be8d5ddf2b148b7931828ce9b"> 3061</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga0f78d59be8d5ddf2b148b7931828ce9b">LL_TIM_ClearFlag_UPDATE</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;{</div><div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;  WRITE_REG(TIMx-&gt;SR, ~(TIM_SR_UIF));</div><div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;}</div><div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;</div><div class="line"><a name="l03072"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gae5cebb045c8b25c9a8e337d458351d2b"> 3072</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gae5cebb045c8b25c9a8e337d458351d2b">LL_TIM_IsActiveFlag_UPDATE</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;{</div><div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;SR, TIM_SR_UIF) == (TIM_SR_UIF));</div><div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;}</div><div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;</div><div class="line"><a name="l03083"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gafbea7cc79b148ccf528fc8245c5a6e80"> 3083</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gafbea7cc79b148ccf528fc8245c5a6e80">LL_TIM_ClearFlag_CC1</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;{</div><div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;  WRITE_REG(TIMx-&gt;SR, ~(TIM_SR_CC1IF));</div><div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;}</div><div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;</div><div class="line"><a name="l03094"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga0d9fec86fdfe791e57217b2784bea143"> 3094</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga0d9fec86fdfe791e57217b2784bea143">LL_TIM_IsActiveFlag_CC1</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;{</div><div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF));</div><div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;}</div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;</div><div class="line"><a name="l03105"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gaae83f15c342da7c13dce5a4b863aa8cf"> 3105</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gaae83f15c342da7c13dce5a4b863aa8cf">LL_TIM_ClearFlag_CC2</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;{</div><div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;  WRITE_REG(TIMx-&gt;SR, ~(TIM_SR_CC2IF));</div><div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;}</div><div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;</div><div class="line"><a name="l03116"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga90001d914adaaa04c7f4d854f213bcc3"> 3116</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga90001d914adaaa04c7f4d854f213bcc3">LL_TIM_IsActiveFlag_CC2</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;{</div><div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;SR, TIM_SR_CC2IF) == (TIM_SR_CC2IF));</div><div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;}</div><div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;</div><div class="line"><a name="l03127"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga3c1e296bf2bed7a6d3148eacd5a020e8"> 3127</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga3c1e296bf2bed7a6d3148eacd5a020e8">LL_TIM_ClearFlag_CC3</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;{</div><div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;  WRITE_REG(TIMx-&gt;SR, ~(TIM_SR_CC3IF));</div><div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;}</div><div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;</div><div class="line"><a name="l03138"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga52435cbe512012469db0657fb583229b"> 3138</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga52435cbe512012469db0657fb583229b">LL_TIM_IsActiveFlag_CC3</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;{</div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;SR, TIM_SR_CC3IF) == (TIM_SR_CC3IF));</div><div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;}</div><div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;</div><div class="line"><a name="l03149"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gaa32d5ed279e42195a9e3744c0be28183"> 3149</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gaa32d5ed279e42195a9e3744c0be28183">LL_TIM_ClearFlag_CC4</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;{</div><div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;  WRITE_REG(TIMx-&gt;SR, ~(TIM_SR_CC4IF));</div><div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;}</div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;</div><div class="line"><a name="l03160"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga3de62dc5832418a9213bbe48ea84f6cc"> 3160</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga3de62dc5832418a9213bbe48ea84f6cc">LL_TIM_IsActiveFlag_CC4</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;{</div><div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;SR, TIM_SR_CC4IF) == (TIM_SR_CC4IF));</div><div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;}</div><div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;</div><div class="line"><a name="l03171"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga3bc860e5a40a1ed16ec22e62be5c7a34"> 3171</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga3bc860e5a40a1ed16ec22e62be5c7a34">LL_TIM_ClearFlag_COM</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;{</div><div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;  WRITE_REG(TIMx-&gt;SR, ~(TIM_SR_COMIF));</div><div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;}</div><div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;</div><div class="line"><a name="l03182"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga93f6d029eedb1e4a20b6a02aa209021a"> 3182</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga93f6d029eedb1e4a20b6a02aa209021a">LL_TIM_IsActiveFlag_COM</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;{</div><div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;SR, TIM_SR_COMIF) == (TIM_SR_COMIF));</div><div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;}</div><div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;</div><div class="line"><a name="l03193"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gaa24358fa9e4928908dc1beaade027b20"> 3193</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gaa24358fa9e4928908dc1beaade027b20">LL_TIM_ClearFlag_TRIG</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;{</div><div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;  WRITE_REG(TIMx-&gt;SR, ~(TIM_SR_TIF));</div><div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;}</div><div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;</div><div class="line"><a name="l03204"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga6d05d441a2000acbb5a83172f9edd7c7"> 3204</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga6d05d441a2000acbb5a83172f9edd7c7">LL_TIM_IsActiveFlag_TRIG</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;{</div><div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;SR, TIM_SR_TIF) == (TIM_SR_TIF));</div><div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;}</div><div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;</div><div class="line"><a name="l03215"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga2fe99302b2a1fa57beeda98723720eb1"> 3215</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga2fe99302b2a1fa57beeda98723720eb1">LL_TIM_ClearFlag_BRK</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;{</div><div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;  WRITE_REG(TIMx-&gt;SR, ~(TIM_SR_BIF));</div><div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;}</div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;</div><div class="line"><a name="l03226"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga2c7767832db13186071e1a4ccedcde38"> 3226</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga2c7767832db13186071e1a4ccedcde38">LL_TIM_IsActiveFlag_BRK</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;{</div><div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;SR, TIM_SR_BIF) == (TIM_SR_BIF));</div><div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;}</div><div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;</div><div class="line"><a name="l03237"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga4ebc1354d4191a6851089da044c6d22e"> 3237</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga4ebc1354d4191a6851089da044c6d22e">LL_TIM_ClearFlag_CC1OVR</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;{</div><div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;  WRITE_REG(TIMx-&gt;SR, ~(TIM_SR_CC1OF));</div><div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;}</div><div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;</div><div class="line"><a name="l03248"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gad3df531f853a021146458232f6622bff"> 3248</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gad3df531f853a021146458232f6622bff">LL_TIM_IsActiveFlag_CC1OVR</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;{</div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;SR, TIM_SR_CC1OF) == (TIM_SR_CC1OF));</div><div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;}</div><div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;</div><div class="line"><a name="l03259"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gab3f60bfdd0a666aa19922d0037281eb3"> 3259</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gab3f60bfdd0a666aa19922d0037281eb3">LL_TIM_ClearFlag_CC2OVR</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;{</div><div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;  WRITE_REG(TIMx-&gt;SR, ~(TIM_SR_CC2OF));</div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;}</div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;</div><div class="line"><a name="l03270"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga5c66753c81da26165a2dc254070bc295"> 3270</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga5c66753c81da26165a2dc254070bc295">LL_TIM_IsActiveFlag_CC2OVR</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;{</div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;SR, TIM_SR_CC2OF) == (TIM_SR_CC2OF));</div><div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;}</div><div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;</div><div class="line"><a name="l03281"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gaa5a0ba30113cad24eba5dd6cb1c03094"> 3281</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gaa5a0ba30113cad24eba5dd6cb1c03094">LL_TIM_ClearFlag_CC3OVR</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;{</div><div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;  WRITE_REG(TIMx-&gt;SR, ~(TIM_SR_CC3OF));</div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;}</div><div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;</div><div class="line"><a name="l03292"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga8d6cb6e38dc6b9e94f80e6c856856e2e"> 3292</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga8d6cb6e38dc6b9e94f80e6c856856e2e">LL_TIM_IsActiveFlag_CC3OVR</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;{</div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;SR, TIM_SR_CC3OF) == (TIM_SR_CC3OF));</div><div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;}</div><div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;</div><div class="line"><a name="l03303"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gacbb1935ef4ff9da35d121043b0897dce"> 3303</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gacbb1935ef4ff9da35d121043b0897dce">LL_TIM_ClearFlag_CC4OVR</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;{</div><div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;  WRITE_REG(TIMx-&gt;SR, ~(TIM_SR_CC4OF));</div><div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;}</div><div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;</div><div class="line"><a name="l03314"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga3ed63f1131b7110db42bd2b9e72b5047"> 3314</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga3ed63f1131b7110db42bd2b9e72b5047">LL_TIM_IsActiveFlag_CC4OVR</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;{</div><div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;SR, TIM_SR_CC4OF) == (TIM_SR_CC4OF));</div><div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;}</div><div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;</div><div class="line"><a name="l03332"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___i_t___management.html#ga55323e2354650785acd9593a0f84121d"> 3332</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___i_t___management.html#ga55323e2354650785acd9593a0f84121d">LL_TIM_EnableIT_UPDATE</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;{</div><div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;  SET_BIT(TIMx-&gt;DIER, TIM_DIER_UIE);</div><div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;}</div><div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;</div><div class="line"><a name="l03343"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___i_t___management.html#gacc5c0c96c7fbabec1106f21206740391"> 3343</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___i_t___management.html#gacc5c0c96c7fbabec1106f21206740391">LL_TIM_DisableIT_UPDATE</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;{</div><div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;  CLEAR_BIT(TIMx-&gt;DIER, TIM_DIER_UIE);</div><div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;}</div><div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;</div><div class="line"><a name="l03354"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___i_t___management.html#ga56d75ea087d5ab5e187480f5368f4597"> 3354</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___i_t___management.html#ga56d75ea087d5ab5e187480f5368f4597">LL_TIM_IsEnabledIT_UPDATE</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;{</div><div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;DIER, TIM_DIER_UIE) == (TIM_DIER_UIE));</div><div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;}</div><div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;</div><div class="line"><a name="l03365"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___i_t___management.html#ga3efef31d179bf56344501907b908672c"> 3365</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___i_t___management.html#ga3efef31d179bf56344501907b908672c">LL_TIM_EnableIT_CC1</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;{</div><div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160;  SET_BIT(TIMx-&gt;DIER, TIM_DIER_CC1IE);</div><div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;}</div><div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;</div><div class="line"><a name="l03376"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___i_t___management.html#gab5118661984f2b79fc8d3cc2e7f8fc99"> 3376</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___i_t___management.html#gab5118661984f2b79fc8d3cc2e7f8fc99">LL_TIM_DisableIT_CC1</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;{</div><div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;  CLEAR_BIT(TIMx-&gt;DIER, TIM_DIER_CC1IE);</div><div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;}</div><div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;</div><div class="line"><a name="l03387"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___i_t___management.html#gaa63dc6329227f6cbec3563b7dba9d43a"> 3387</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___i_t___management.html#gaa63dc6329227f6cbec3563b7dba9d43a">LL_TIM_IsEnabledIT_CC1</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;{</div><div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;DIER, TIM_DIER_CC1IE) == (TIM_DIER_CC1IE));</div><div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;}</div><div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;</div><div class="line"><a name="l03398"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___i_t___management.html#ga654396ea8e783254fe9101c7eda6cea1"> 3398</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___i_t___management.html#ga654396ea8e783254fe9101c7eda6cea1">LL_TIM_EnableIT_CC2</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;{</div><div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;  SET_BIT(TIMx-&gt;DIER, TIM_DIER_CC2IE);</div><div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;}</div><div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;</div><div class="line"><a name="l03409"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___i_t___management.html#gac332c72a1f42e67832554cff7778116c"> 3409</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___i_t___management.html#gac332c72a1f42e67832554cff7778116c">LL_TIM_DisableIT_CC2</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;{</div><div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;  CLEAR_BIT(TIMx-&gt;DIER, TIM_DIER_CC2IE);</div><div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;}</div><div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;</div><div class="line"><a name="l03420"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___i_t___management.html#ga5203425b9edbab60c11d2660cc0b4f66"> 3420</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___i_t___management.html#ga5203425b9edbab60c11d2660cc0b4f66">LL_TIM_IsEnabledIT_CC2</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;{</div><div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;DIER, TIM_DIER_CC2IE) == (TIM_DIER_CC2IE));</div><div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;}</div><div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;</div><div class="line"><a name="l03431"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___i_t___management.html#gade778ddb3ab157e0f3a3f9f2dc3128fa"> 3431</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___i_t___management.html#gade778ddb3ab157e0f3a3f9f2dc3128fa">LL_TIM_EnableIT_CC3</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;{</div><div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;  SET_BIT(TIMx-&gt;DIER, TIM_DIER_CC3IE);</div><div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;}</div><div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;</div><div class="line"><a name="l03442"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___i_t___management.html#ga3ee6ae399be6cdb5c51659dbdb16f21a"> 3442</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___i_t___management.html#ga3ee6ae399be6cdb5c51659dbdb16f21a">LL_TIM_DisableIT_CC3</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;{</div><div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;  CLEAR_BIT(TIMx-&gt;DIER, TIM_DIER_CC3IE);</div><div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;}</div><div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;</div><div class="line"><a name="l03453"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___i_t___management.html#gac451efd6d8aaafd0fb595b2170089aa3"> 3453</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___i_t___management.html#gac451efd6d8aaafd0fb595b2170089aa3">LL_TIM_IsEnabledIT_CC3</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;{</div><div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;DIER, TIM_DIER_CC3IE) == (TIM_DIER_CC3IE));</div><div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;}</div><div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;</div><div class="line"><a name="l03464"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___i_t___management.html#gad14442323be48d03c0a5efd39fffb40a"> 3464</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___i_t___management.html#gad14442323be48d03c0a5efd39fffb40a">LL_TIM_EnableIT_CC4</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;{</div><div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;  SET_BIT(TIMx-&gt;DIER, TIM_DIER_CC4IE);</div><div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;}</div><div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;</div><div class="line"><a name="l03475"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___i_t___management.html#ga0a7672084681c984d1fcb233ffae47c6"> 3475</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___i_t___management.html#ga0a7672084681c984d1fcb233ffae47c6">LL_TIM_DisableIT_CC4</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;{</div><div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160;  CLEAR_BIT(TIMx-&gt;DIER, TIM_DIER_CC4IE);</div><div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;}</div><div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;</div><div class="line"><a name="l03486"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___i_t___management.html#gaa4d79b71bc2ac31983c540fe8457ac67"> 3486</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___i_t___management.html#gaa4d79b71bc2ac31983c540fe8457ac67">LL_TIM_IsEnabledIT_CC4</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;{</div><div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;DIER, TIM_DIER_CC4IE) == (TIM_DIER_CC4IE));</div><div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;}</div><div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;</div><div class="line"><a name="l03497"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___i_t___management.html#ga5aec16efafc832b0ba1fb360ecad39d6"> 3497</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___i_t___management.html#ga5aec16efafc832b0ba1fb360ecad39d6">LL_TIM_EnableIT_COM</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;{</div><div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;  SET_BIT(TIMx-&gt;DIER, TIM_DIER_COMIE);</div><div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;}</div><div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;</div><div class="line"><a name="l03508"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___i_t___management.html#gabd9efe832de6e2936036d9433b8a662a"> 3508</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___i_t___management.html#gabd9efe832de6e2936036d9433b8a662a">LL_TIM_DisableIT_COM</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;{</div><div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;  CLEAR_BIT(TIMx-&gt;DIER, TIM_DIER_COMIE);</div><div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;}</div><div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;</div><div class="line"><a name="l03519"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___i_t___management.html#ga2aed9e380dc71797d6f71689670d43eb"> 3519</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___i_t___management.html#ga2aed9e380dc71797d6f71689670d43eb">LL_TIM_IsEnabledIT_COM</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;{</div><div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;DIER, TIM_DIER_COMIE) == (TIM_DIER_COMIE));</div><div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;}</div><div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;</div><div class="line"><a name="l03530"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___i_t___management.html#ga823c032ca798f121458d03e7cea8c294"> 3530</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___i_t___management.html#ga823c032ca798f121458d03e7cea8c294">LL_TIM_EnableIT_TRIG</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;{</div><div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;  SET_BIT(TIMx-&gt;DIER, TIM_DIER_TIE);</div><div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;}</div><div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;</div><div class="line"><a name="l03541"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___i_t___management.html#gac6be8d0e9c064205969dcace918265d8"> 3541</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___i_t___management.html#gac6be8d0e9c064205969dcace918265d8">LL_TIM_DisableIT_TRIG</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;{</div><div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;  CLEAR_BIT(TIMx-&gt;DIER, TIM_DIER_TIE);</div><div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;}</div><div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;</div><div class="line"><a name="l03552"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___i_t___management.html#ga466100b1f9021a78a0201c070fdd9329"> 3552</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___i_t___management.html#ga466100b1f9021a78a0201c070fdd9329">LL_TIM_IsEnabledIT_TRIG</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;{</div><div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;DIER, TIM_DIER_TIE) == (TIM_DIER_TIE));</div><div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;}</div><div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;</div><div class="line"><a name="l03563"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___i_t___management.html#ga3ed2f825b2e0e712fe0854215c1cd092"> 3563</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___i_t___management.html#ga3ed2f825b2e0e712fe0854215c1cd092">LL_TIM_EnableIT_BRK</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;{</div><div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;  SET_BIT(TIMx-&gt;DIER, TIM_DIER_BIE);</div><div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;}</div><div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;</div><div class="line"><a name="l03574"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___i_t___management.html#ga065590c86499b3f24e995095233bb45e"> 3574</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___i_t___management.html#ga065590c86499b3f24e995095233bb45e">LL_TIM_DisableIT_BRK</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;{</div><div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;  CLEAR_BIT(TIMx-&gt;DIER, TIM_DIER_BIE);</div><div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;}</div><div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;</div><div class="line"><a name="l03585"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___i_t___management.html#ga615a013853f1948bbb89fe041fd96555"> 3585</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___i_t___management.html#ga615a013853f1948bbb89fe041fd96555">LL_TIM_IsEnabledIT_BRK</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;{</div><div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;DIER, TIM_DIER_BIE) == (TIM_DIER_BIE));</div><div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;}</div><div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;</div><div class="line"><a name="l03603"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga8036bb7fd5b66cd0fe9d7e55c46223ad"> 3603</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga8036bb7fd5b66cd0fe9d7e55c46223ad">LL_TIM_EnableDMAReq_UPDATE</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;{</div><div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;  SET_BIT(TIMx-&gt;DIER, TIM_DIER_UDE);</div><div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;}</div><div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;</div><div class="line"><a name="l03614"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga4f14d0e7a300eeca6945072834571d1c"> 3614</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga4f14d0e7a300eeca6945072834571d1c">LL_TIM_DisableDMAReq_UPDATE</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160;{</div><div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;  CLEAR_BIT(TIMx-&gt;DIER, TIM_DIER_UDE);</div><div class="line"><a name="l03617"></a><span class="lineno"> 3617</span>&#160;}</div><div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;</div><div class="line"><a name="l03625"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___d_m_a___management.html#gace0070f04eddddecf09d2cd83ce61dfd"> 3625</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___d_m_a___management.html#gace0070f04eddddecf09d2cd83ce61dfd">LL_TIM_IsEnabledDMAReq_UPDATE</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;{</div><div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;DIER, TIM_DIER_UDE) == (TIM_DIER_UDE));</div><div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;}</div><div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;</div><div class="line"><a name="l03636"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga6f0bb4314c77155fdece28e96fa48d08"> 3636</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga6f0bb4314c77155fdece28e96fa48d08">LL_TIM_EnableDMAReq_CC1</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03637"></a><span class="lineno"> 3637</span>&#160;{</div><div class="line"><a name="l03638"></a><span class="lineno"> 3638</span>&#160;  SET_BIT(TIMx-&gt;DIER, TIM_DIER_CC1DE);</div><div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;}</div><div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;</div><div class="line"><a name="l03647"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga7ea602217d4f7e9f8678e751d9b9a879"> 3647</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga7ea602217d4f7e9f8678e751d9b9a879">LL_TIM_DisableDMAReq_CC1</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;{</div><div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;  CLEAR_BIT(TIMx-&gt;DIER, TIM_DIER_CC1DE);</div><div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;}</div><div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;</div><div class="line"><a name="l03658"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga20945406729c874cccd64564d78c31f4"> 3658</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga20945406729c874cccd64564d78c31f4">LL_TIM_IsEnabledDMAReq_CC1</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;{</div><div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;DIER, TIM_DIER_CC1DE) == (TIM_DIER_CC1DE));</div><div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;}</div><div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;</div><div class="line"><a name="l03669"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___d_m_a___management.html#gad1fef8f9ca4336bc89f83271ce57476d"> 3669</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___d_m_a___management.html#gad1fef8f9ca4336bc89f83271ce57476d">LL_TIM_EnableDMAReq_CC2</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;{</div><div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;  SET_BIT(TIMx-&gt;DIER, TIM_DIER_CC2DE);</div><div class="line"><a name="l03672"></a><span class="lineno"> 3672</span>&#160;}</div><div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;</div><div class="line"><a name="l03680"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga5e2458ea6e472c6cf99dab9d5ef55190"> 3680</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga5e2458ea6e472c6cf99dab9d5ef55190">LL_TIM_DisableDMAReq_CC2</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160;{</div><div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;  CLEAR_BIT(TIMx-&gt;DIER, TIM_DIER_CC2DE);</div><div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;}</div><div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;</div><div class="line"><a name="l03691"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga337cf77581130e42bcff3dcae4d092f6"> 3691</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga337cf77581130e42bcff3dcae4d092f6">LL_TIM_IsEnabledDMAReq_CC2</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03692"></a><span class="lineno"> 3692</span>&#160;{</div><div class="line"><a name="l03693"></a><span class="lineno"> 3693</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;DIER, TIM_DIER_CC2DE) == (TIM_DIER_CC2DE));</div><div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;}</div><div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;</div><div class="line"><a name="l03702"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___d_m_a___management.html#gaf31980df1500604e3e2f1633b6023eb2"> 3702</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___d_m_a___management.html#gaf31980df1500604e3e2f1633b6023eb2">LL_TIM_EnableDMAReq_CC3</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;{</div><div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;  SET_BIT(TIMx-&gt;DIER, TIM_DIER_CC3DE);</div><div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;}</div><div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160;</div><div class="line"><a name="l03713"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga8e82ccc0aba82f74be63dd1e3bd53516"> 3713</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga8e82ccc0aba82f74be63dd1e3bd53516">LL_TIM_DisableDMAReq_CC3</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;{</div><div class="line"><a name="l03715"></a><span class="lineno"> 3715</span>&#160;  CLEAR_BIT(TIMx-&gt;DIER, TIM_DIER_CC3DE);</div><div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160;}</div><div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;</div><div class="line"><a name="l03724"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga58b4fce5377a0dbf875b932c115170e3"> 3724</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga58b4fce5377a0dbf875b932c115170e3">LL_TIM_IsEnabledDMAReq_CC3</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;{</div><div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;DIER, TIM_DIER_CC3DE) == (TIM_DIER_CC3DE));</div><div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;}</div><div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;</div><div class="line"><a name="l03735"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga47df3f03efd3ec10aad998ebf524503c"> 3735</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga47df3f03efd3ec10aad998ebf524503c">LL_TIM_EnableDMAReq_CC4</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03736"></a><span class="lineno"> 3736</span>&#160;{</div><div class="line"><a name="l03737"></a><span class="lineno"> 3737</span>&#160;  SET_BIT(TIMx-&gt;DIER, TIM_DIER_CC4DE);</div><div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;}</div><div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;</div><div class="line"><a name="l03746"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga764d0946aead12c5e166f005549e62d4"> 3746</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga764d0946aead12c5e166f005549e62d4">LL_TIM_DisableDMAReq_CC4</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03747"></a><span class="lineno"> 3747</span>&#160;{</div><div class="line"><a name="l03748"></a><span class="lineno"> 3748</span>&#160;  CLEAR_BIT(TIMx-&gt;DIER, TIM_DIER_CC4DE);</div><div class="line"><a name="l03749"></a><span class="lineno"> 3749</span>&#160;}</div><div class="line"><a name="l03750"></a><span class="lineno"> 3750</span>&#160;</div><div class="line"><a name="l03757"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___d_m_a___management.html#gacbf2f753c0035b2e1ce6d2239ce22636"> 3757</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___d_m_a___management.html#gacbf2f753c0035b2e1ce6d2239ce22636">LL_TIM_IsEnabledDMAReq_CC4</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03758"></a><span class="lineno"> 3758</span>&#160;{</div><div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;DIER, TIM_DIER_CC4DE) == (TIM_DIER_CC4DE));</div><div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160;}</div><div class="line"><a name="l03761"></a><span class="lineno"> 3761</span>&#160;</div><div class="line"><a name="l03768"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___d_m_a___management.html#gaa0c70e1a7f2f8b60fa3cbf8b5f8c9bf3"> 3768</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___d_m_a___management.html#gaa0c70e1a7f2f8b60fa3cbf8b5f8c9bf3">LL_TIM_EnableDMAReq_COM</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03769"></a><span class="lineno"> 3769</span>&#160;{</div><div class="line"><a name="l03770"></a><span class="lineno"> 3770</span>&#160;  SET_BIT(TIMx-&gt;DIER, TIM_DIER_COMDE);</div><div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;}</div><div class="line"><a name="l03772"></a><span class="lineno"> 3772</span>&#160;</div><div class="line"><a name="l03779"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga6bc0fac00ffedef7d3148e873a33cc17"> 3779</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga6bc0fac00ffedef7d3148e873a33cc17">LL_TIM_DisableDMAReq_COM</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03780"></a><span class="lineno"> 3780</span>&#160;{</div><div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;  CLEAR_BIT(TIMx-&gt;DIER, TIM_DIER_COMDE);</div><div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;}</div><div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;</div><div class="line"><a name="l03790"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___d_m_a___management.html#gac41406b7c2feb3e4c589019ac3bc575f"> 3790</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___d_m_a___management.html#gac41406b7c2feb3e4c589019ac3bc575f">LL_TIM_IsEnabledDMAReq_COM</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03791"></a><span class="lineno"> 3791</span>&#160;{</div><div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;DIER, TIM_DIER_COMDE) == (TIM_DIER_COMDE));</div><div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;}</div><div class="line"><a name="l03794"></a><span class="lineno"> 3794</span>&#160;</div><div class="line"><a name="l03801"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga35966ad10eafb2fd6c5431ee966f83b5"> 3801</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga35966ad10eafb2fd6c5431ee966f83b5">LL_TIM_EnableDMAReq_TRIG</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;{</div><div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;  SET_BIT(TIMx-&gt;DIER, TIM_DIER_TDE);</div><div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;}</div><div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;</div><div class="line"><a name="l03812"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga337aa8135f7a24f251a012989b8b9e9f"> 3812</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga337aa8135f7a24f251a012989b8b9e9f">LL_TIM_DisableDMAReq_TRIG</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03813"></a><span class="lineno"> 3813</span>&#160;{</div><div class="line"><a name="l03814"></a><span class="lineno"> 3814</span>&#160;  CLEAR_BIT(TIMx-&gt;DIER, TIM_DIER_TDE);</div><div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;}</div><div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;</div><div class="line"><a name="l03823"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga1ce120b95cfac625e8cb9523b538b940"> 3823</a></span>&#160;__STATIC_INLINE uint32_t <a class="code" href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga1ce120b95cfac625e8cb9523b538b940">LL_TIM_IsEnabledDMAReq_TRIG</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03824"></a><span class="lineno"> 3824</span>&#160;{</div><div class="line"><a name="l03825"></a><span class="lineno"> 3825</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;DIER, TIM_DIER_TDE) == (TIM_DIER_TDE));</div><div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;}</div><div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160;</div><div class="line"><a name="l03841"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#gad1320f002aed49137d7006d4aeba537c"> 3841</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#gad1320f002aed49137d7006d4aeba537c">LL_TIM_GenerateEvent_UPDATE</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;{</div><div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;  SET_BIT(TIMx-&gt;EGR, TIM_EGR_UG);</div><div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;}</div><div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;</div><div class="line"><a name="l03852"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#gaef37f9a1e063118f19f556ee2fdfb883"> 3852</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#gaef37f9a1e063118f19f556ee2fdfb883">LL_TIM_GenerateEvent_CC1</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;{</div><div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;  SET_BIT(TIMx-&gt;EGR, TIM_EGR_CC1G);</div><div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160;}</div><div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;</div><div class="line"><a name="l03863"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#ga4101ea584b83ad17e6ba7d28c258c0b9"> 3863</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#ga4101ea584b83ad17e6ba7d28c258c0b9">LL_TIM_GenerateEvent_CC2</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;{</div><div class="line"><a name="l03865"></a><span class="lineno"> 3865</span>&#160;  SET_BIT(TIMx-&gt;EGR, TIM_EGR_CC2G);</div><div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;}</div><div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;</div><div class="line"><a name="l03874"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#ga845dbd1a8e4cdc40f6a4df5c3703b02f"> 3874</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#ga845dbd1a8e4cdc40f6a4df5c3703b02f">LL_TIM_GenerateEvent_CC3</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;{</div><div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;  SET_BIT(TIMx-&gt;EGR, TIM_EGR_CC3G);</div><div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160;}</div><div class="line"><a name="l03878"></a><span class="lineno"> 3878</span>&#160;</div><div class="line"><a name="l03885"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#ga4ee06a9f491e0f0983e760ef32d2f863"> 3885</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#ga4ee06a9f491e0f0983e760ef32d2f863">LL_TIM_GenerateEvent_CC4</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;{</div><div class="line"><a name="l03887"></a><span class="lineno"> 3887</span>&#160;  SET_BIT(TIMx-&gt;EGR, TIM_EGR_CC4G);</div><div class="line"><a name="l03888"></a><span class="lineno"> 3888</span>&#160;}</div><div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160;</div><div class="line"><a name="l03896"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#ga224036b66a3a7f9bb20c73498cc0cebf"> 3896</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#ga224036b66a3a7f9bb20c73498cc0cebf">LL_TIM_GenerateEvent_COM</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;{</div><div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;  SET_BIT(TIMx-&gt;EGR, TIM_EGR_COMG);</div><div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;}</div><div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;</div><div class="line"><a name="l03907"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#gad8eaad4b9d0244f5ea99002fa303dbb2"> 3907</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#gad8eaad4b9d0244f5ea99002fa303dbb2">LL_TIM_GenerateEvent_TRIG</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;{</div><div class="line"><a name="l03909"></a><span class="lineno"> 3909</span>&#160;  SET_BIT(TIMx-&gt;EGR, TIM_EGR_TG);</div><div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;}</div><div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;</div><div class="line"><a name="l03918"></a><span class="lineno"><a class="line" href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#ga19b7282badf344389f585f31d3d1d8d7"> 3918</a></span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#ga19b7282badf344389f585f31d3d1d8d7">LL_TIM_GenerateEvent_BRK</a>(TIM_TypeDef *TIMx)</div><div class="line"><a name="l03919"></a><span class="lineno"> 3919</span>&#160;{</div><div class="line"><a name="l03920"></a><span class="lineno"> 3920</span>&#160;  SET_BIT(TIMx-&gt;EGR, TIM_EGR_BG);</div><div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;}</div><div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;</div><div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div><div class="line"><a name="l03928"></a><span class="lineno"> 3928</span>&#160;</div><div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;ErrorStatus <a class="code" href="group___t_i_m___l_l___e_f___init.html#ga30baf8583d8b9bf9b33c798af312605a">LL_TIM_DeInit</a>(TIM_TypeDef *TIMx);</div><div class="line"><a name="l03933"></a><span class="lineno"> 3933</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___init.html#gac5a14068aec0742395d3876a3e91af20">LL_TIM_StructInit</a>(<a class="code" href="struct_l_l___t_i_m___init_type_def.html">LL_TIM_InitTypeDef</a> *TIM_InitStruct);</div><div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;ErrorStatus <a class="code" href="group___t_i_m___l_l___e_f___init.html#ga739d7d69f6b56ae38ecf88e5eddd67b2">LL_TIM_Init</a>(TIM_TypeDef *TIMx, <a class="code" href="struct_l_l___t_i_m___init_type_def.html">LL_TIM_InitTypeDef</a> *TIM_InitStruct);</div><div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___init.html#gab10252c07544c774b31249fb96d3344e">LL_TIM_OC_StructInit</a>(<a class="code" href="struct_l_l___t_i_m___o_c___init_type_def.html">LL_TIM_OC_InitTypeDef</a> *TIM_OC_InitStruct);</div><div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;ErrorStatus <a class="code" href="group___t_i_m___l_l___e_f___init.html#ga3334de80c50af38696a15fd3cbdef3c0">LL_TIM_OC_Init</a>(TIM_TypeDef *TIMx, uint32_t Channel, <a class="code" href="struct_l_l___t_i_m___o_c___init_type_def.html">LL_TIM_OC_InitTypeDef</a> *TIM_OC_InitStruct);</div><div class="line"><a name="l03937"></a><span class="lineno"> 3937</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___init.html#ga1eb5e7964ab9bce9c1fd9a05478dd869">LL_TIM_IC_StructInit</a>(<a class="code" href="struct_l_l___t_i_m___i_c___init_type_def.html">LL_TIM_IC_InitTypeDef</a> *TIM_ICInitStruct);</div><div class="line"><a name="l03938"></a><span class="lineno"> 3938</span>&#160;ErrorStatus <a class="code" href="group___t_i_m___l_l___e_f___init.html#ga4a85881d959274c056474ce4123da816">LL_TIM_IC_Init</a>(TIM_TypeDef *TIMx, uint32_t Channel, <a class="code" href="struct_l_l___t_i_m___i_c___init_type_def.html">LL_TIM_IC_InitTypeDef</a> *TIM_IC_InitStruct);</div><div class="line"><a name="l03939"></a><span class="lineno"> 3939</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___init.html#ga7d1b6043a0625d8ae4f0e2a95f8473e2">LL_TIM_ENCODER_StructInit</a>(<a class="code" href="struct_l_l___t_i_m___e_n_c_o_d_e_r___init_type_def.html">LL_TIM_ENCODER_InitTypeDef</a> *TIM_EncoderInitStruct);</div><div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160;ErrorStatus <a class="code" href="group___t_i_m___l_l___e_f___init.html#ga3228da48b7222539063a7f585e759bfb">LL_TIM_ENCODER_Init</a>(TIM_TypeDef *TIMx, <a class="code" href="struct_l_l___t_i_m___e_n_c_o_d_e_r___init_type_def.html">LL_TIM_ENCODER_InitTypeDef</a> *TIM_EncoderInitStruct);</div><div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___init.html#ga4df132dbd6fb4e36a4078d57d0148b39">LL_TIM_HALLSENSOR_StructInit</a>(<a class="code" href="struct_l_l___t_i_m___h_a_l_l_s_e_n_s_o_r___init_type_def.html">LL_TIM_HALLSENSOR_InitTypeDef</a> *TIM_HallSensorInitStruct);</div><div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;ErrorStatus <a class="code" href="group___t_i_m___l_l___e_f___init.html#gade46ac027e3234ebf16cc4f33d81436c">LL_TIM_HALLSENSOR_Init</a>(TIM_TypeDef *TIMx, <a class="code" href="struct_l_l___t_i_m___h_a_l_l_s_e_n_s_o_r___init_type_def.html">LL_TIM_HALLSENSOR_InitTypeDef</a> *TIM_HallSensorInitStruct);</div><div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___l_l___e_f___init.html#ga78f9f73b6fbeeced33d7dba5d24316d0">LL_TIM_BDTR_StructInit</a>(<a class="code" href="struct_l_l___t_i_m___b_d_t_r___init_type_def.html">LL_TIM_BDTR_InitTypeDef</a> *TIM_BDTRInitStruct);</div><div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;ErrorStatus <a class="code" href="group___t_i_m___l_l___e_f___init.html#ga347dbb2c16b82ef70dd9c48497e2b298">LL_TIM_BDTR_Init</a>(TIM_TypeDef *TIMx, <a class="code" href="struct_l_l___t_i_m___b_d_t_r___init_type_def.html">LL_TIM_BDTR_InitTypeDef</a> *TIM_BDTRInitStruct);</div><div class="line"><a name="l03948"></a><span class="lineno"> 3948</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div><div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;</div><div class="line"><a name="l03958"></a><span class="lineno"> 3958</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* TIM1 || TIM2 || TIM3 || TIM4 || TIM5 || TIM6 || TIM7 || TIM8 || TIM9 || TIM10 || TIM11 || TIM12 || TIM13 || TIM14 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;</div><div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160;}</div><div class="line"><a name="l03966"></a><span class="lineno"> 3966</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l03967"></a><span class="lineno"> 3967</span>&#160;</div><div class="line"><a name="l03968"></a><span class="lineno"> 3968</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F4xx_LL_TIM_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="group___t_i_m___l_l___e_f___i_t___management_html_gaa4d79b71bc2ac31983c540fe8457ac67"><div class="ttname"><a href="group___t_i_m___l_l___e_f___i_t___management.html#gaa4d79b71bc2ac31983c540fe8457ac67">LL_TIM_IsEnabledIT_CC4</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC4(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the capture/compare 4 interrupt (CC4IE) is enabled. @rmtoll DIER CC4IE LL_TIM_IsEna...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3486</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___d_m_a___management_html_ga337aa8135f7a24f251a012989b8b9e9f"><div class="ttname"><a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga337aa8135f7a24f251a012989b8b9e9f">LL_TIM_DisableDMAReq_TRIG</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableDMAReq_TRIG(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable trigger interrupt (TDE). @rmtoll DIER TDE LL_TIM_DisableDMAReq_TRIG.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3812</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___d_m_a___management_html_ga35966ad10eafb2fd6c5431ee966f83b5"><div class="ttname"><a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga35966ad10eafb2fd6c5431ee966f83b5">LL_TIM_EnableDMAReq_TRIG</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableDMAReq_TRIG(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable trigger interrupt (TDE). @rmtoll DIER TDE LL_TIM_EnableDMAReq_TRIG.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3801</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___time___base_html_ga128c02be198e46b02bab3766fe62e11e"><div class="ttname"><a href="group___t_i_m___l_l___e_f___time___base.html#ga128c02be198e46b02bab3766fe62e11e">LL_TIM_GetOnePulseMode</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_GetOnePulseMode(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get actual one pulse mode. @rmtoll CR1 OPM LL_TIM_GetOnePulseMode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1181</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___break___function_html_ga96ace60a36187cbb09f043fb614061c0"><div class="ttname"><a href="group___t_i_m___l_l___e_f___break___function.html#ga96ace60a36187cbb09f043fb614061c0">LL_TIM_DisableBRK</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableBRK(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable the break function. @rmtoll BDTR BKE LL_TIM_DisableBRK.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2815</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___break___function_html_gaff4621b56a98d0cb5de582db2d5eebe6"><div class="ttname"><a href="group___t_i_m___l_l___e_f___break___function.html#gaff4621b56a98d0cb5de582db2d5eebe6">LL_TIM_ConfigBRK</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_ConfigBRK(TIM_TypeDef *TIMx, uint32_t BreakPolarity)</div><div class="ttdoc">Configure the break input.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2831</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___break___function_html_ga340f224793c82029b130b728d032bde4"><div class="ttname"><a href="group___t_i_m___l_l___e_f___break___function.html#ga340f224793c82029b130b728d032bde4">LL_TIM_IsEnabledAllOutputs</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledAllOutputs(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether outputs are enabled.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2933</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___break___function_html_gae5ef92969d1a4602d218b50ba0b4c050"><div class="ttname"><a href="group___t_i_m___l_l___e_f___break___function.html#gae5ef92969d1a4602d218b50ba0b4c050">LL_TIM_DisableAutomaticOutput</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableAutomaticOutput(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable automatic output (MOE can be set only by software).</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2877</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___d_m_a___management_html_ga337cf77581130e42bcff3dcae4d092f6"><div class="ttname"><a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga337cf77581130e42bcff3dcae4d092f6">LL_TIM_IsEnabledDMAReq_CC2</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC2(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the capture/compare 2 DMA request (CC2DE) is enabled. @rmtoll DIER CC2DE LL_TIM_IsE...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3691</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___clock___selection_html_gabed99bf02aacd60bbf3ef224da59d7ad"><div class="ttname"><a href="group___t_i_m___l_l___e_f___clock___selection.html#gabed99bf02aacd60bbf3ef224da59d7ad">LL_TIM_IsEnabledExternalClock</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledExternalClock(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicate whether external clock mode 2 is enabled.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2592</div></div>
<div class="ttc" id="struct_l_l___t_i_m___init_type_def_html_a059ce0d24ceb542e2ab1115ec22647ac"><div class="ttname"><a href="struct_l_l___t_i_m___init_type_def.html#a059ce0d24ceb542e2ab1115ec22647ac">LL_TIM_InitTypeDef::Prescaler</a></div><div class="ttdeci">uint16_t Prescaler</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:202</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___d_m_a___management_html_gace0070f04eddddecf09d2cd83ce61dfd"><div class="ttname"><a href="group___t_i_m___l_l___e_f___d_m_a___management.html#gace0070f04eddddecf09d2cd83ce61dfd">LL_TIM_IsEnabledDMAReq_UPDATE</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_UPDATE(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the update DMA request (UDE) is enabled. @rmtoll DIER UDE LL_TIM_IsEnabledDMAReq_UP...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3625</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___f_l_a_g___management_html_ga6d05d441a2000acbb5a83172f9edd7c7"><div class="ttname"><a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga6d05d441a2000acbb5a83172f9edd7c7">LL_TIM_IsActiveFlag_TRIG</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_TRIG(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicate whether trigger interrupt flag (TIF) is set (trigger interrupt is pending)....</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3204</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___input___channel_html_gae28c684abaa9062ac0401e50f062e15e"><div class="ttname"><a href="group___t_i_m___l_l___e_f___input___channel.html#gae28c684abaa9062ac0401e50f062e15e">LL_TIM_IC_GetActiveInput</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IC_GetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="ttdoc">Get the current active input. @rmtoll CCMR1 CC1S LL_TIM_IC_GetActiveInput  CCMR1 CC2S LL_TIM_IC_GetAc...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2257</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___output___channel_html_ga39680e13cd1a37df9417f7ab722b262f"><div class="ttname"><a href="group___t_i_m___l_l___e_f___output___channel.html#ga39680e13cd1a37df9417f7ab722b262f">LL_TIM_OC_GetCompareCH3</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH3(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get compare value (TIMx_CCR3) set for output channel 3.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2142</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___f_l_a_g___management_html_gaae83f15c342da7c13dce5a4b863aa8cf"><div class="ttname"><a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gaae83f15c342da7c13dce5a4b863aa8cf">LL_TIM_ClearFlag_CC2</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_ClearFlag_CC2(TIM_TypeDef *TIMx)</div><div class="ttdoc">Clear the Capture/Compare 2 interrupt flag (CC2F). @rmtoll SR CC2IF LL_TIM_ClearFlag_CC2.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3105</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___init_html_ga4a85881d959274c056474ce4123da816"><div class="ttname"><a href="group___t_i_m___l_l___e_f___init.html#ga4a85881d959274c056474ce4123da816">LL_TIM_IC_Init</a></div><div class="ttdeci">ErrorStatus LL_TIM_IC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_IC_InitTypeDef *TIM_IC_InitStruct)</div><div class="ttdoc">Configure the TIMx input channel.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.c:450</div></div>
<div class="ttc" id="struct_l_l___t_i_m___h_a_l_l_s_e_n_s_o_r___init_type_def_html_a68e61db428cf7246c28e81dbbbfdbd64"><div class="ttname"><a href="struct_l_l___t_i_m___h_a_l_l_s_e_n_s_o_r___init_type_def.html#a68e61db428cf7246c28e81dbbbfdbd64">LL_TIM_HALLSENSOR_InitTypeDef::CommutationDelay</a></div><div class="ttdeci">uint32_t CommutationDelay</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:386</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___f_l_a_g___management_html_gacbb1935ef4ff9da35d121043b0897dce"><div class="ttname"><a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gacbb1935ef4ff9da35d121043b0897dce">LL_TIM_ClearFlag_CC4OVR</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_ClearFlag_CC4OVR(TIM_TypeDef *TIMx)</div><div class="ttdoc">Clear the Capture/Compare 4 over-capture interrupt flag (CC4OF). @rmtoll SR CC4OF LL_TIM_ClearFlag_CC...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3303</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___clock___selection_html_gaf7e0a7e36fc7442ac653d827709f2792"><div class="ttname"><a href="group___t_i_m___l_l___e_f___clock___selection.html#gaf7e0a7e36fc7442ac653d827709f2792">LL_TIM_SetEncoderMode</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_SetEncoderMode(TIM_TypeDef *TIMx, uint32_t EncoderMode)</div><div class="ttdoc">Set the encoder interface mode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2633</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___clock___selection_html_gaea510994f63bf53ffe280b266f70fffa"><div class="ttname"><a href="group___t_i_m___l_l___e_f___clock___selection.html#gaea510994f63bf53ffe280b266f70fffa">LL_TIM_DisableExternalClock</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableExternalClock(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable external clock mode 2.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2579</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___i_t___management_html_ga3ed2f825b2e0e712fe0854215c1cd092"><div class="ttname"><a href="group___t_i_m___l_l___e_f___i_t___management.html#ga3ed2f825b2e0e712fe0854215c1cd092">LL_TIM_EnableIT_BRK</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableIT_BRK(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable break interrupt (BIE). @rmtoll DIER BIE LL_TIM_EnableIT_BRK.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3563</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___input___channel_html_gac9aeb4f769623cabf8f38c119efd59a7"><div class="ttname"><a href="group___t_i_m___l_l___e_f___input___channel.html#gac9aeb4f769623cabf8f38c119efd59a7">LL_TIM_IC_SetPrescaler</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_IC_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPrescaler)</div><div class="ttdoc">Set the prescaler of input channel. @rmtoll CCMR1 IC1PSC LL_TIM_IC_SetPrescaler  CCMR1 IC2PSC LL_TIM_...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2283</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___timer___synchronization_html_gaa53411d505c32d8c7b747ed985e07921"><div class="ttname"><a href="group___t_i_m___l_l___e_f___timer___synchronization.html#gaa53411d505c32d8c7b747ed985e07921">LL_TIM_EnableMasterSlaveMode</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableMasterSlaveMode(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable the Master/Slave mode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2715</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___time___base_html_ga8b9aafd172f8739708ddf925406a7d89"><div class="ttname"><a href="group___t_i_m___l_l___e_f___time___base.html#ga8b9aafd172f8739708ddf925406a7d89">LL_TIM_IsEnabledARRPreload</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledARRPreload(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether auto-reload (ARR) preload is enabled. @rmtoll CR1 ARPE LL_TIM_IsEnabledARRPreload.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1255</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___output___channel_html_ga89f5c6274acd6a875f7641e8c3aee589"><div class="ttname"><a href="group___t_i_m___l_l___e_f___output___channel.html#ga89f5c6274acd6a875f7641e8c3aee589">LL_TIM_OC_IsEnabledPreload</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledPreload(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="ttdoc">Indicates whether compare register (TIMx_CCRx) preload is enabled for the output channel....</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1935</div></div>
<div class="ttc" id="struct_l_l___t_i_m___init_type_def_html_aaeeae89c4b091d2419cfb6a34549685b"><div class="ttname"><a href="struct_l_l___t_i_m___init_type_def.html#aaeeae89c4b091d2419cfb6a34549685b">LL_TIM_InitTypeDef::Autoreload</a></div><div class="ttdeci">uint32_t Autoreload</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:212</div></div>
<div class="ttc" id="struct_l_l___t_i_m___b_d_t_r___init_type_def_html_a29c3f4d2317d989e9544242c22169169"><div class="ttname"><a href="struct_l_l___t_i_m___b_d_t_r___init_type_def.html#a29c3f4d2317d989e9544242c22169169">LL_TIM_BDTR_InitTypeDef::LockLevel</a></div><div class="ttdeci">uint32_t LockLevel</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:413</div></div>
<div class="ttc" id="struct_l_l___t_i_m___init_type_def_html"><div class="ttname"><a href="struct_l_l___t_i_m___init_type_def.html">LL_TIM_InitTypeDef</a></div><div class="ttdoc">TIM Time Base configuration structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:200</div></div>
<div class="ttc" id="struct_l_l___t_i_m___o_c___init_type_def_html_af2c0772baa615746d99fa92a7614be46"><div class="ttname"><a href="struct_l_l___t_i_m___o_c___init_type_def.html#af2c0772baa615746d99fa92a7614be46">LL_TIM_OC_InitTypeDef::OCNPolarity</a></div><div class="ttdeci">uint32_t OCNPolarity</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:265</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___input___channel_html_ga33292fe4ac7f8b8026ffed2116a460e2"><div class="ttname"><a href="group___t_i_m___l_l___e_f___input___channel.html#ga33292fe4ac7f8b8026ffed2116a460e2">LL_TIM_IC_IsEnabledXORCombination</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IC_IsEnabledXORCombination(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the TIMx_CH1, CH2 and CH3 pins are connectected to the TI1 input.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2481</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___capture___compare_html_gac96ac4dab22f7ef4289c59c6e8e01953"><div class="ttname"><a href="group___t_i_m___l_l___e_f___capture___compare.html#gac96ac4dab22f7ef4289c59c6e8e01953">LL_TIM_CC_GetDMAReqTrigger</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_CC_GetDMAReqTrigger(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get actual trigger of the capture/compare DMA request. @rmtoll CR2 CCDS LL_TIM_CC_GetDMAReqTrigger.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1492</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___time___base_html_ga6c71e98613a68b50876e42ea6ea135f2"><div class="ttname"><a href="group___t_i_m___l_l___e_f___time___base.html#ga6c71e98613a68b50876e42ea6ea135f2">LL_TIM_EnableUpdateEvent</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableUpdateEvent(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable update event generation. @rmtoll CR1 UDIS LL_TIM_EnableUpdateEvent.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1098</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___input___channel_html_ga8534da665afa00f64e29f1cbdb0e28a5"><div class="ttname"><a href="group___t_i_m___l_l___e_f___input___channel.html#ga8534da665afa00f64e29f1cbdb0e28a5">LL_TIM_IC_SetActiveInput</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_IC_SetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICActiveInput)</div><div class="ttdoc">Set the active input. @rmtoll CCMR1 CC1S LL_TIM_IC_SetActiveInput  CCMR1 CC2S LL_TIM_IC_SetActiveInpu...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2233</div></div>
<div class="ttc" id="struct_l_l___t_i_m___i_c___init_type_def_html_a55e595b05750ea3ebc0904c48ebd565c"><div class="ttname"><a href="struct_l_l___t_i_m___i_c___init_type_def.html#a55e595b05750ea3ebc0904c48ebd565c">LL_TIM_IC_InitTypeDef::ICPolarity</a></div><div class="ttdeci">uint32_t ICPolarity</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:289</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___f_l_a_g___management_html_ga4ebc1354d4191a6851089da044c6d22e"><div class="ttname"><a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga4ebc1354d4191a6851089da044c6d22e">LL_TIM_ClearFlag_CC1OVR</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_ClearFlag_CC1OVR(TIM_TypeDef *TIMx)</div><div class="ttdoc">Clear the Capture/Compare 1 over-capture interrupt flag (CC1OF). @rmtoll SR CC1OF LL_TIM_ClearFlag_CC...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3237</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___i_t___management_html_ga0a7672084681c984d1fcb233ffae47c6"><div class="ttname"><a href="group___t_i_m___l_l___e_f___i_t___management.html#ga0a7672084681c984d1fcb233ffae47c6">LL_TIM_DisableIT_CC4</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableIT_CC4(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable capture/compare 4 interrupt (CC4IE). @rmtoll DIER CC4IE LL_TIM_DisableIT_CC4.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3475</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___capture___compare_html_ga5b4a0b562755ed0b96cec9de19b0376c"><div class="ttname"><a href="group___t_i_m___l_l___e_f___capture___compare.html#ga5b4a0b562755ed0b96cec9de19b0376c">LL_TIM_CC_SetUpdate</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_CC_SetUpdate(TIM_TypeDef *TIMx, uint32_t CCUpdateSource)</div><div class="ttdoc">Set the updated source of the capture/compare control bits (CCxE, CCxNE and OCxM).</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1465</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___break___function_html_ga627a9caf995134e588f420f252cdc9af"><div class="ttname"><a href="group___t_i_m___l_l___e_f___break___function.html#ga627a9caf995134e588f420f252cdc9af">LL_TIM_EnableAllOutputs</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableAllOutputs(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable the outputs (set the MOE bit in TIMx_BDTR register).</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2905</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___clock___selection_html_gabb45b9b91f38df3b9161ce1ca882bcea"><div class="ttname"><a href="group___t_i_m___l_l___e_f___clock___selection.html#gabb45b9b91f38df3b9161ce1ca882bcea">LL_TIM_EnableExternalClock</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableExternalClock(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable external clock mode 2.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2566</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___time___base_html_ga20cfdce8dac87b07bdf96c28fa719ed4"><div class="ttname"><a href="group___t_i_m___l_l___e_f___time___base.html#ga20cfdce8dac87b07bdf96c28fa719ed4">LL_TIM_GetAutoReload</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_GetAutoReload(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get the auto-reload value. @rmtoll ARR ARR LL_TIM_GetAutoReload.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1386</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___i_t___management_html_ga2aed9e380dc71797d6f71689670d43eb"><div class="ttname"><a href="group___t_i_m___l_l___e_f___i_t___management.html#ga2aed9e380dc71797d6f71689670d43eb">LL_TIM_IsEnabledIT_COM</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_COM(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the commutation interrupt (COMIE) is enabled. @rmtoll DIER COMIE LL_TIM_IsEnabledIT...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3519</div></div>
<div class="ttc" id="struct_l_l___t_i_m___e_n_c_o_d_e_r___init_type_def_html_aa72db7d1d806c1ad37b7e93e97ec571b"><div class="ttname"><a href="struct_l_l___t_i_m___e_n_c_o_d_e_r___init_type_def.html#aa72db7d1d806c1ad37b7e93e97ec571b">LL_TIM_ENCODER_InitTypeDef::IC2Prescaler</a></div><div class="ttdeci">uint32_t IC2Prescaler</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:351</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___f_l_a_g___management_html_gab3f60bfdd0a666aa19922d0037281eb3"><div class="ttname"><a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gab3f60bfdd0a666aa19922d0037281eb3">LL_TIM_ClearFlag_CC2OVR</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_ClearFlag_CC2OVR(TIM_TypeDef *TIMx)</div><div class="ttdoc">Clear the Capture/Compare 2 over-capture interrupt flag (CC2OF). @rmtoll SR CC2OF LL_TIM_ClearFlag_CC...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3259</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___time___base_html_gaec8baf9f116fd17592ec2e9c9d502668"><div class="ttname"><a href="group___t_i_m___l_l___e_f___time___base.html#gaec8baf9f116fd17592ec2e9c9d502668">LL_TIM_DisableCounter</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableCounter(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable timer counter. @rmtoll CR1 CEN LL_TIM_DisableCounter.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1076</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___output___channel_html_ga09bbc48d24d198bdd8794c78b805f898"><div class="ttname"><a href="group___t_i_m___l_l___e_f___output___channel.html#ga09bbc48d24d198bdd8794c78b805f898">LL_TIM_OC_ConfigOutput</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_OC_ConfigOutput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configuration)</div><div class="ttdoc">Configure an output channel. @rmtoll CCMR1 CC1S LL_TIM_OC_ConfigOutput  CCMR1 CC2S LL_TIM_OC_ConfigOu...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1623</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___time___base_html_gab613e684fb8804f466482bf5988737bd"><div class="ttname"><a href="group___t_i_m___l_l___e_f___time___base.html#gab613e684fb8804f466482bf5988737bd">LL_TIM_IsEnabledUpdateEvent</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledUpdateEvent(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether update event generation is enabled. @rmtoll CR1 UDIS LL_TIM_IsEnabledUpdateEvent.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1120</div></div>
<div class="ttc" id="struct_l_l___t_i_m___i_c___init_type_def_html_af5534080ecbf9d785ef2bcad2d709797"><div class="ttname"><a href="struct_l_l___t_i_m___i_c___init_type_def.html#af5534080ecbf9d785ef2bcad2d709797">LL_TIM_IC_InitTypeDef::ICPrescaler</a></div><div class="ttdeci">uint32_t ICPrescaler</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:299</div></div>
<div class="ttc" id="struct_l_l___t_i_m___h_a_l_l_s_e_n_s_o_r___init_type_def_html_af73de43e3434a674f177dc387140d72c"><div class="ttname"><a href="struct_l_l___t_i_m___h_a_l_l_s_e_n_s_o_r___init_type_def.html#af73de43e3434a674f177dc387140d72c">LL_TIM_HALLSENSOR_InitTypeDef::IC1Polarity</a></div><div class="ttdeci">uint32_t IC1Polarity</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:369</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___capture___compare_html_gaa26a920ae28bff910ddde8a10d3f431f"><div class="ttname"><a href="group___t_i_m___l_l___e_f___capture___compare.html#gaa26a920ae28bff910ddde8a10d3f431f">LL_TIM_CC_SetDMAReqTrigger</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_CC_SetDMAReqTrigger(TIM_TypeDef *TIMx, uint32_t DMAReqTrigger)</div><div class="ttdoc">Set the trigger of the capture/compare DMA request. @rmtoll CR2 CCDS LL_TIM_CC_SetDMAReqTrigger.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1479</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___init_html_ga1eb5e7964ab9bce9c1fd9a05478dd869"><div class="ttname"><a href="group___t_i_m___l_l___e_f___init.html#ga1eb5e7964ab9bce9c1fd9a05478dd869">LL_TIM_IC_StructInit</a></div><div class="ttdeci">void LL_TIM_IC_StructInit(LL_TIM_IC_InitTypeDef *TIM_ICInitStruct)</div><div class="ttdoc">Set the fields of the TIMx input channel configuration data structure to their default values.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.c:428</div></div>
<div class="ttc" id="struct_l_l___t_i_m___e_n_c_o_d_e_r___init_type_def_html_a90c3ee9ec1714af3cd5bd75cfc6c3043"><div class="ttname"><a href="struct_l_l___t_i_m___e_n_c_o_d_e_r___init_type_def.html#a90c3ee9ec1714af3cd5bd75cfc6c3043">LL_TIM_ENCODER_InitTypeDef::IC1Filter</a></div><div class="ttdeci">uint32_t IC1Filter</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:336</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___time___base_html_gab193c4bdaaae6a8240da69a2bfb88dc8"><div class="ttname"><a href="group___t_i_m___l_l___e_f___time___base.html#gab193c4bdaaae6a8240da69a2bfb88dc8">LL_TIM_SetClockDivision</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_SetClockDivision(TIM_TypeDef *TIMx, uint32_t ClockDivision)</div><div class="ttdoc">Set the division ratio between the timer clock and the sampling clock used by the dead-time generator...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1273</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___f_l_a_g___management_html_ga2c7767832db13186071e1a4ccedcde38"><div class="ttname"><a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga2c7767832db13186071e1a4ccedcde38">LL_TIM_IsActiveFlag_BRK</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicate whether break interrupt flag (BIF) is set (break interrupt is pending). @rmtoll SR BIF LL_TI...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3226</div></div>
<div class="ttc" id="struct_l_l___t_i_m___o_c___init_type_def_html"><div class="ttname"><a href="struct_l_l___t_i_m___o_c___init_type_def.html">LL_TIM_OC_InitTypeDef</a></div><div class="ttdoc">TIM Output Compare configuration structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:238</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___init_html_ga78f9f73b6fbeeced33d7dba5d24316d0"><div class="ttname"><a href="group___t_i_m___l_l___e_f___init.html#ga78f9f73b6fbeeced33d7dba5d24316d0">LL_TIM_BDTR_StructInit</a></div><div class="ttdeci">void LL_TIM_BDTR_StructInit(LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct)</div><div class="ttdoc">Set the fields of the Break and Dead Time configuration data structure to their default values.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.c:671</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___e_v_e_n_t___management_html_ga224036b66a3a7f9bb20c73498cc0cebf"><div class="ttname"><a href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#ga224036b66a3a7f9bb20c73498cc0cebf">LL_TIM_GenerateEvent_COM</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_GenerateEvent_COM(TIM_TypeDef *TIMx)</div><div class="ttdoc">Generate commutation event. @rmtoll EGR COMG LL_TIM_GenerateEvent_COM.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3896</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___break___function_html_gacc376efa3e9e87337740c934e7c0d625"><div class="ttname"><a href="group___t_i_m___l_l___e_f___break___function.html#gacc376efa3e9e87337740c934e7c0d625">LL_TIM_EnableAutomaticOutput</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableAutomaticOutput(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable automatic output (MOE can be set by software or automatically when a break input is active).</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2864</div></div>
<div class="ttc" id="struct_l_l___t_i_m___b_d_t_r___init_type_def_html_a0a73d3b306d12cb690218c3c1b28a8e6"><div class="ttname"><a href="struct_l_l___t_i_m___b_d_t_r___init_type_def.html#a0a73d3b306d12cb690218c3c1b28a8e6">LL_TIM_BDTR_InitTypeDef::BreakState</a></div><div class="ttdeci">uint16_t BreakState</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:427</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___init_html_ga4df132dbd6fb4e36a4078d57d0148b39"><div class="ttname"><a href="group___t_i_m___l_l___e_f___init.html#ga4df132dbd6fb4e36a4078d57d0148b39">LL_TIM_HALLSENSOR_StructInit</a></div><div class="ttdeci">void LL_TIM_HALLSENSOR_StructInit(LL_TIM_HALLSENSOR_InitTypeDef *TIM_HallSensorInitStruct)</div><div class="ttdoc">Set the fields of the TIMx Hall sensor interface configuration data structure to their default values...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.c:564</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___time___base_html_ga9c1cb0ec71af8eef765a97b6fbc5386e"><div class="ttname"><a href="group___t_i_m___l_l___e_f___time___base.html#ga9c1cb0ec71af8eef765a97b6fbc5386e">LL_TIM_SetOnePulseMode</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_SetOnePulseMode(TIM_TypeDef *TIMx, uint32_t OnePulseMode)</div><div class="ttdoc">Set one pulse mode (one shot v.s. repetitive). @rmtoll CR1 OPM LL_TIM_SetOnePulseMode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1168</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___capture___compare_html_gaf02677bd1c96fa4586fd3ade315fec06"><div class="ttname"><a href="group___t_i_m___l_l___e_f___capture___compare.html#gaf02677bd1c96fa4586fd3ade315fec06">LL_TIM_CC_EnableChannel</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)</div><div class="ttdoc">Enable capture/compare channels. @rmtoll CCER CC1E LL_TIM_CC_EnableChannel  CCER CC1NE LL_TIM_CC_Enab...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1536</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___time___base_html_ga6abd4a32611fe317bbaaa0caba3de87c"><div class="ttname"><a href="group___t_i_m___l_l___e_f___time___base.html#ga6abd4a32611fe317bbaaa0caba3de87c">LL_TIM_DisableARRPreload</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable auto-reload (ARR) preload. @rmtoll CR1 ARPE LL_TIM_DisableARRPreload.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1244</div></div>
<div class="ttc" id="struct_l_l___t_i_m___o_c___init_type_def_html_a34da5e6666481c8579cd8c67cfad10c6"><div class="ttname"><a href="struct_l_l___t_i_m___o_c___init_type_def.html#a34da5e6666481c8579cd8c67cfad10c6">LL_TIM_OC_InitTypeDef::OCMode</a></div><div class="ttdeci">uint32_t OCMode</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:240</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___d_m_a___burst___mode_html_ga5fc6b04cc18efd0eb9f68ab7994f87c4"><div class="ttname"><a href="group___t_i_m___l_l___e_f___d_m_a___burst___mode.html#ga5fc6b04cc18efd0eb9f68ab7994f87c4">LL_TIM_ConfigDMABurst</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_ConfigDMABurst(TIM_TypeDef *TIMx, uint32_t DMABurstBaseAddress, uint32_t DMABurstLength)</div><div class="ttdoc">Configures the timer DMA burst feature.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2993</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___d_m_a___management_html_ga4f14d0e7a300eeca6945072834571d1c"><div class="ttname"><a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga4f14d0e7a300eeca6945072834571d1c">LL_TIM_DisableDMAReq_UPDATE</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableDMAReq_UPDATE(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable update DMA request (UDE). @rmtoll DIER UDE LL_TIM_DisableDMAReq_UPDATE.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3614</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___output___channel_html_gad069a0e5a314461188af6e95387533d3"><div class="ttname"><a href="group___t_i_m___l_l___e_f___output___channel.html#gad069a0e5a314461188af6e95387533d3">LL_TIM_OC_EnablePreload</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="ttdoc">Enable compare register (TIMx_CCRx) preload for the output channel. @rmtoll CCMR1 OC1PE LL_TIM_OC_Ena...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1893</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___f_l_a_g___management_html_gaa5a0ba30113cad24eba5dd6cb1c03094"><div class="ttname"><a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gaa5a0ba30113cad24eba5dd6cb1c03094">LL_TIM_ClearFlag_CC3OVR</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_ClearFlag_CC3OVR(TIM_TypeDef *TIMx)</div><div class="ttdoc">Clear the Capture/Compare 3 over-capture interrupt flag (CC3OF). @rmtoll SR CC3OF LL_TIM_ClearFlag_CC...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3281</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___i_t___management_html_ga55323e2354650785acd9593a0f84121d"><div class="ttname"><a href="group___t_i_m___l_l___e_f___i_t___management.html#ga55323e2354650785acd9593a0f84121d">LL_TIM_EnableIT_UPDATE</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable update interrupt (UIE). @rmtoll DIER UIE LL_TIM_EnableIT_UPDATE.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3332</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___break___function_html_ga3f9be955727b0bb60e4c9ae111264f98"><div class="ttname"><a href="group___t_i_m___l_l___e_f___break___function.html#ga3f9be955727b0bb60e4c9ae111264f98">LL_TIM_SetOffStates</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_SetOffStates(TIM_TypeDef *TIMx, uint32_t OffStateIdle, uint32_t OffStateRun)</div><div class="ttdoc">Select the outputs off state (enabled v.s. disabled) in Idle and Run modes.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2851</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___f_l_a_g___management_html_gaa32d5ed279e42195a9e3744c0be28183"><div class="ttname"><a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gaa32d5ed279e42195a9e3744c0be28183">LL_TIM_ClearFlag_CC4</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_ClearFlag_CC4(TIM_TypeDef *TIMx)</div><div class="ttdoc">Clear the Capture/Compare 4 interrupt flag (CC4F). @rmtoll SR CC4IF LL_TIM_ClearFlag_CC4.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3149</div></div>
<div class="ttc" id="struct_l_l___t_i_m___e_n_c_o_d_e_r___init_type_def_html_a5e5f6c946c5c37017a337a6d7ce25db3"><div class="ttname"><a href="struct_l_l___t_i_m___e_n_c_o_d_e_r___init_type_def.html#a5e5f6c946c5c37017a337a6d7ce25db3">LL_TIM_ENCODER_InitTypeDef::IC1Polarity</a></div><div class="ttdeci">uint32_t IC1Polarity</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:321</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___output___channel_html_ga9657891fe9a9de9bc8466dfb9fd7c9aa"><div class="ttname"><a href="group___t_i_m___l_l___e_f___output___channel.html#ga9657891fe9a9de9bc8466dfb9fd7c9aa">LL_TIM_OC_SetCompareCH2</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)</div><div class="ttdoc">Set compare value for output channel 2 (TIMx_CCR2).</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2060</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___time___base_html_gae8481a1bb753c169a3bfcbcce729f57d"><div class="ttname"><a href="group___t_i_m___l_l___e_f___time___base.html#gae8481a1bb753c169a3bfcbcce729f57d">LL_TIM_GetClockDivision</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_GetClockDivision(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get the actual division ratio between the timer clock and the sampling clock used by the dead-time ge...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1290</div></div>
<div class="ttc" id="struct_l_l___t_i_m___b_d_t_r___init_type_def_html_a0e1e1fa7efa8496ceac710b5ea6f3a45"><div class="ttname"><a href="struct_l_l___t_i_m___b_d_t_r___init_type_def.html#a0e1e1fa7efa8496ceac710b5ea6f3a45">LL_TIM_BDTR_InitTypeDef::BreakPolarity</a></div><div class="ttdeci">uint32_t BreakPolarity</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:434</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___e_v_e_n_t___management_html_gad1320f002aed49137d7006d4aeba537c"><div class="ttname"><a href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#gad1320f002aed49137d7006d4aeba537c">LL_TIM_GenerateEvent_UPDATE</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)</div><div class="ttdoc">Generate an update event. @rmtoll EGR UG LL_TIM_GenerateEvent_UPDATE.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3841</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___i_t___management_html_ga466100b1f9021a78a0201c070fdd9329"><div class="ttname"><a href="group___t_i_m___l_l___e_f___i_t___management.html#ga466100b1f9021a78a0201c070fdd9329">LL_TIM_IsEnabledIT_TRIG</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_TRIG(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the trigger interrupt (TIE) is enabled. @rmtoll DIER TIE LL_TIM_IsEnabledIT_TRIG.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3552</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___e_v_e_n_t___management_html_gaef37f9a1e063118f19f556ee2fdfb883"><div class="ttname"><a href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#gaef37f9a1e063118f19f556ee2fdfb883">LL_TIM_GenerateEvent_CC1</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_GenerateEvent_CC1(TIM_TypeDef *TIMx)</div><div class="ttdoc">Generate Capture/Compare 1 event. @rmtoll EGR CC1G LL_TIM_GenerateEvent_CC1.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3852</div></div>
<div class="ttc" id="struct_l_l___t_i_m___b_d_t_r___init_type_def_html_ac25ec7a6fb4b112636f7bad6cbeeae00"><div class="ttname"><a href="struct_l_l___t_i_m___b_d_t_r___init_type_def.html#ac25ec7a6fb4b112636f7bad6cbeeae00">LL_TIM_BDTR_InitTypeDef::DeadTime</a></div><div class="ttdeci">uint8_t DeadTime</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:419</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___input___channel_html_ga826a636ef1b1b1666e5d08271fbb0b83"><div class="ttname"><a href="group___t_i_m___l_l___e_f___input___channel.html#ga826a636ef1b1b1666e5d08271fbb0b83">LL_TIM_IC_GetCaptureCH4</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH4(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get captured value for input channel 4.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2545</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___input___channel_html_gad83969548044531e6e31e1eb6a25c61c"><div class="ttname"><a href="group___t_i_m___l_l___e_f___input___channel.html#gad83969548044531e6e31e1eb6a25c61c">LL_TIM_IC_GetCaptureCH3</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH3(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get captured value for input channel 3.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2529</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___timer___synchronization_html_gac68449735f5336d5b3c36d7981088662"><div class="ttname"><a href="group___t_i_m___l_l___e_f___timer___synchronization.html#gac68449735f5336d5b3c36d7981088662">LL_TIM_IsEnabledMasterSlaveMode</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledMasterSlaveMode(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the Master/Slave mode is enabled.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2741</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___time___base_html_ga0e350faadd6d2471bb3a476587535b02"><div class="ttname"><a href="group___t_i_m___l_l___e_f___time___base.html#ga0e350faadd6d2471bb3a476587535b02">LL_TIM_GetPrescaler</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_GetPrescaler(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get the prescaler value. @rmtoll PSC PSC LL_TIM_GetPrescaler.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1357</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___output___channel_html_ga642af0399766a3fc8771f5796f5bbf63"><div class="ttname"><a href="group___t_i_m___l_l___e_f___output___channel.html#ga642af0399766a3fc8771f5796f5bbf63">LL_TIM_OC_DisableClear</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_OC_DisableClear(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="ttdoc">Disable clearing the output channel on an external event.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1983</div></div>
<div class="ttc" id="struct_l_l___t_i_m___init_type_def_html_a549f45be8b2216c5368f5a92c1f25c98"><div class="ttname"><a href="struct_l_l___t_i_m___init_type_def.html#a549f45be8b2216c5368f5a92c1f25c98">LL_TIM_InitTypeDef::CounterMode</a></div><div class="ttdeci">uint32_t CounterMode</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:207</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___timer___inputs___remapping_html_gaaad146eaa2994d6d84ba74c00291550a"><div class="ttname"><a href="group___t_i_m___l_l___e_f___timer___inputs___remapping.html#gaaad146eaa2994d6d84ba74c00291550a">LL_TIM_SetRemap</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_SetRemap(TIM_TypeDef *TIMx, uint32_t Remap)</div><div class="ttdoc">Remap TIM inputs (input channel, internal/external triggers).</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3042</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___f_l_a_g___management_html_ga3c1e296bf2bed7a6d3148eacd5a020e8"><div class="ttname"><a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga3c1e296bf2bed7a6d3148eacd5a020e8">LL_TIM_ClearFlag_CC3</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_ClearFlag_CC3(TIM_TypeDef *TIMx)</div><div class="ttdoc">Clear the Capture/Compare 3 interrupt flag (CC3F). @rmtoll SR CC3IF LL_TIM_ClearFlag_CC3.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3127</div></div>
<div class="ttc" id="struct_l_l___t_i_m___i_c___init_type_def_html_a84afa9723241db9677667b1ffcdfba40"><div class="ttname"><a href="struct_l_l___t_i_m___i_c___init_type_def.html#a84afa9723241db9677667b1ffcdfba40">LL_TIM_IC_InitTypeDef::ICFilter</a></div><div class="ttdeci">uint32_t ICFilter</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:304</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___input___channel_html_ga0002c4b126fdd8a6063f1a53155c129b"><div class="ttname"><a href="group___t_i_m___l_l___e_f___input___channel.html#ga0002c4b126fdd8a6063f1a53155c129b">LL_TIM_IC_Config</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_IC_Config(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configuration)</div><div class="ttdoc">Configure input channel. @rmtoll CCMR1 CC1S LL_TIM_IC_Config  CCMR1 IC1PSC LL_TIM_IC_Config  CCMR1 IC...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2205</div></div>
<div class="ttc" id="struct_l_l___t_i_m___o_c___init_type_def_html_ad84d6e02354d44aaebb0dfe8bca97192"><div class="ttname"><a href="struct_l_l___t_i_m___o_c___init_type_def.html#ad84d6e02354d44aaebb0dfe8bca97192">LL_TIM_OC_InitTypeDef::OCIdleState</a></div><div class="ttdeci">uint32_t OCIdleState</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:271</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___f_l_a_g___management_html_ga5c66753c81da26165a2dc254070bc295"><div class="ttname"><a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga5c66753c81da26165a2dc254070bc295">LL_TIM_IsActiveFlag_CC2OVR</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2OVR(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicate whether Capture/Compare 2 over-capture interrupt flag (CC2OF) is set (Capture/Compare 2 over...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3270</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___input___channel_html_ga1621f837bbf32c9bd8d84f7989220d1f"><div class="ttname"><a href="group___t_i_m___l_l___e_f___input___channel.html#ga1621f837bbf32c9bd8d84f7989220d1f">LL_TIM_IC_SetFilter</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_IC_SetFilter(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICFilter)</div><div class="ttdoc">Set the input filter duration. @rmtoll CCMR1 IC1F LL_TIM_IC_SetFilter  CCMR1 IC2F LL_TIM_IC_SetFilter...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2346</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___e_v_e_n_t___management_html_ga845dbd1a8e4cdc40f6a4df5c3703b02f"><div class="ttname"><a href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#ga845dbd1a8e4cdc40f6a4df5c3703b02f">LL_TIM_GenerateEvent_CC3</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_GenerateEvent_CC3(TIM_TypeDef *TIMx)</div><div class="ttdoc">Generate Capture/Compare 3 event. @rmtoll EGR CC3G LL_TIM_GenerateEvent_CC3.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3874</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___d_m_a___management_html_gaf31980df1500604e3e2f1633b6023eb2"><div class="ttname"><a href="group___t_i_m___l_l___e_f___d_m_a___management.html#gaf31980df1500604e3e2f1633b6023eb2">LL_TIM_EnableDMAReq_CC3</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableDMAReq_CC3(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable capture/compare 3 DMA request (CC3DE). @rmtoll DIER CC3DE LL_TIM_EnableDMAReq_CC3.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3702</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___output___channel_html_ga251fb869e2f7ee4471327d652e197ee0"><div class="ttname"><a href="group___t_i_m___l_l___e_f___output___channel.html#ga251fb869e2f7ee4471327d652e197ee0">LL_TIM_OC_SetPolarity</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_OC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Polarity)</div><div class="ttdoc">Set the polarity of an output channel. @rmtoll CCER CC1P LL_TIM_OC_SetPolarity  CCER CC1NP LL_TIM_OC_...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1717</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___output___channel_html_ga093aa7d1ee69f26927ea6a7af8f069c0"><div class="ttname"><a href="group___t_i_m___l_l___e_f___output___channel.html#ga093aa7d1ee69f26927ea6a7af8f069c0">LL_TIM_OC_IsEnabledFast</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledFast(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="ttdoc">Indicates whether fast mode is enabled for the output channel. @rmtoll CCMR1 OC1FE LL_TIM_OC_IsEnable...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1871</div></div>
<div class="ttc" id="struct_l_l___t_i_m___o_c___init_type_def_html_ad72d06bfcc7e13b008df47b777bff706"><div class="ttname"><a href="struct_l_l___t_i_m___o_c___init_type_def.html#ad72d06bfcc7e13b008df47b777bff706">LL_TIM_OC_InitTypeDef::CompareValue</a></div><div class="ttdeci">uint32_t CompareValue</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:255</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___d_m_a___management_html_ga1ce120b95cfac625e8cb9523b538b940"><div class="ttname"><a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga1ce120b95cfac625e8cb9523b538b940">LL_TIM_IsEnabledDMAReq_TRIG</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_TRIG(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the trigger interrupt (TDE) is enabled. @rmtoll DIER TDE LL_TIM_IsEnabledDMAReq_TRI...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3823</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___time___base_html_ga3fbd129da8929563fe7de9a9b6e82105"><div class="ttname"><a href="group___t_i_m___l_l___e_f___time___base.html#ga3fbd129da8929563fe7de9a9b6e82105">LL_TIM_SetCounterMode</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_SetCounterMode(TIM_TypeDef *TIMx, uint32_t CounterMode)</div><div class="ttdoc">Set the timer counter counting mode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1202</div></div>
<div class="ttc" id="struct_l_l___t_i_m___e_n_c_o_d_e_r___init_type_def_html_a7067d198dc12781d04b8f28b57ecc878"><div class="ttname"><a href="struct_l_l___t_i_m___e_n_c_o_d_e_r___init_type_def.html#a7067d198dc12781d04b8f28b57ecc878">LL_TIM_ENCODER_InitTypeDef::IC2Filter</a></div><div class="ttdeci">uint32_t IC2Filter</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:356</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___time___base_html_gaed49a41fe48c5d77775a62065c9cae24"><div class="ttname"><a href="group___t_i_m___l_l___e_f___time___base.html#gaed49a41fe48c5d77775a62065c9cae24">LL_TIM_GetUpdateSource</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_GetUpdateSource(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get actual event update source @rmtoll CR1 URS LL_TIM_GetUpdateSource.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1154</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___init_html_ga3228da48b7222539063a7f585e759bfb"><div class="ttname"><a href="group___t_i_m___l_l___e_f___init.html#ga3228da48b7222539063a7f585e759bfb">LL_TIM_ENCODER_Init</a></div><div class="ttdeci">ErrorStatus LL_TIM_ENCODER_Init(TIM_TypeDef *TIMx, LL_TIM_ENCODER_InitTypeDef *TIM_EncoderInitStruct)</div><div class="ttdoc">Configure the encoder interface of the timer instance.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.c:502</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___capture___compare_html_gac014c43ca9b85f3e11624528f513c4bc"><div class="ttname"><a href="group___t_i_m___l_l___e_f___capture___compare.html#gac014c43ca9b85f3e11624528f513c4bc">LL_TIM_CC_SetLockLevel</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_CC_SetLockLevel(TIM_TypeDef *TIMx, uint32_t LockLevel)</div><div class="ttdoc">Set the lock level to freeze the configuration of several capture/compare parameters.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1511</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___time___base_html_ga399207d4afe0eab8c4cfd87ee152c6fd"><div class="ttname"><a href="group___t_i_m___l_l___e_f___time___base.html#ga399207d4afe0eab8c4cfd87ee152c6fd">LL_TIM_GetRepetitionCounter</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_GetRepetitionCounter(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get the repetition counter value.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1413</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___d_m_a___management_html_ga5e2458ea6e472c6cf99dab9d5ef55190"><div class="ttname"><a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga5e2458ea6e472c6cf99dab9d5ef55190">LL_TIM_DisableDMAReq_CC2</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableDMAReq_CC2(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable capture/compare 2 DMA request (CC2DE). @rmtoll DIER CC2DE LL_TIM_DisableDMAReq_CC2.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3680</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___timer___synchronization_html_ga0ded39e7c38384f3ffea961990691b78"><div class="ttname"><a href="group___t_i_m___l_l___e_f___timer___synchronization.html#ga0ded39e7c38384f3ffea961990691b78">LL_TIM_SetSlaveMode</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_SetSlaveMode(TIM_TypeDef *TIMx, uint32_t SlaveMode)</div><div class="ttdoc">Set the synchronization mode of a slave timer.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2680</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___output___channel_html_ga1843ab1e344bdfdfdb0c7b82700c3f1f"><div class="ttname"><a href="group___t_i_m___l_l___e_f___output___channel.html#ga1843ab1e344bdfdfdb0c7b82700c3f1f">LL_TIM_OC_GetCompareCH2</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH2(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get compare value (TIMx_CCR2) set for output channel 2.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2126</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___input___channel_html_gac47cb23ca4b9d87bda152ded33a81a69"><div class="ttname"><a href="group___t_i_m___l_l___e_f___input___channel.html#gac47cb23ca4b9d87bda152ded33a81a69">LL_TIM_IC_DisableXORCombination</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_IC_DisableXORCombination(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disconnect the TIMx_CH1, CH2 and CH3 pins from the TI1 input.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2468</div></div>
<div class="ttc" id="struct_l_l___t_i_m___e_n_c_o_d_e_r___init_type_def_html_a5cc11b9d41a2e6576233e9bf2ee32252"><div class="ttname"><a href="struct_l_l___t_i_m___e_n_c_o_d_e_r___init_type_def.html#a5cc11b9d41a2e6576233e9bf2ee32252">LL_TIM_ENCODER_InitTypeDef::IC1ActiveInput</a></div><div class="ttdeci">uint32_t IC1ActiveInput</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:326</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___capture___compare_html_ga108aae76761471edd74ba61c76fc4edd"><div class="ttname"><a href="group___t_i_m___l_l___e_f___capture___compare.html#ga108aae76761471edd74ba61c76fc4edd">LL_TIM_CC_EnablePreload</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_CC_EnablePreload(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable the capture/compare control bits (CCxE, CCxNE and OCxM) preload.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1436</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___d_m_a___management_html_gaa0c70e1a7f2f8b60fa3cbf8b5f8c9bf3"><div class="ttname"><a href="group___t_i_m___l_l___e_f___d_m_a___management.html#gaa0c70e1a7f2f8b60fa3cbf8b5f8c9bf3">LL_TIM_EnableDMAReq_COM</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableDMAReq_COM(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable commutation DMA request (COMDE). @rmtoll DIER COMDE LL_TIM_EnableDMAReq_COM.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3768</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___f_l_a_g___management_html_gae5cebb045c8b25c9a8e337d458351d2b"><div class="ttname"><a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gae5cebb045c8b25c9a8e337d458351d2b">LL_TIM_IsActiveFlag_UPDATE</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicate whether update interrupt flag (UIF) is set (update interrupt is pending)....</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3072</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___output___channel_html_ga38ac40271e5e39c95fcf7084e909f259"><div class="ttname"><a href="group___t_i_m___l_l___e_f___output___channel.html#ga38ac40271e5e39c95fcf7084e909f259">LL_TIM_OC_SetCompareCH1</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)</div><div class="ttdoc">Set compare value for output channel 1 (TIMx_CCR1).</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2043</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___init_html_ga30baf8583d8b9bf9b33c798af312605a"><div class="ttname"><a href="group___t_i_m___l_l___e_f___init.html#ga30baf8583d8b9bf9b33c798af312605a">LL_TIM_DeInit</a></div><div class="ttdeci">ErrorStatus LL_TIM_DeInit(TIM_TypeDef *TIMx)</div><div class="ttdoc">Set TIMx registers to their reset values.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.c:185</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___output___channel_html_gaf37a447d19ec7d72a7511d9f22d4c572"><div class="ttname"><a href="group___t_i_m___l_l___e_f___output___channel.html#gaf37a447d19ec7d72a7511d9f22d4c572">LL_TIM_OC_GetCompareCH4</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH4(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get compare value (TIMx_CCR4) set for output channel 4.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2158</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___f_l_a_g___management_html_ga3ed63f1131b7110db42bd2b9e72b5047"><div class="ttname"><a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga3ed63f1131b7110db42bd2b9e72b5047">LL_TIM_IsActiveFlag_CC4OVR</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4OVR(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicate whether Capture/Compare 4 over-capture interrupt flag (CC4OF) is set (Capture/Compare 4 over...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3314</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___init_html_ga739d7d69f6b56ae38ecf88e5eddd67b2"><div class="ttname"><a href="group___t_i_m___l_l___e_f___init.html#ga739d7d69f6b56ae38ecf88e5eddd67b2">LL_TIM_Init</a></div><div class="ttdeci">ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)</div><div class="ttdoc">Configure the TIMx time base unit.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.c:320</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___time___base_html_gae35cee843046e8f684efab3dd14b2583"><div class="ttname"><a href="group___t_i_m___l_l___e_f___time___base.html#gae35cee843046e8f684efab3dd14b2583">LL_TIM_SetPrescaler</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)</div><div class="ttdoc">Set the prescaler value.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1346</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___f_l_a_g___management_html_ga3de62dc5832418a9213bbe48ea84f6cc"><div class="ttname"><a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga3de62dc5832418a9213bbe48ea84f6cc">LL_TIM_IsActiveFlag_CC4</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicate whether Capture/Compare 4 interrupt flag (CC4F) is set (Capture/Compare 4 interrupt is pendi...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3160</div></div>
<div class="ttc" id="struct_l_l___t_i_m___b_d_t_r___init_type_def_html_a6bc1a562aaea56a76afba9000ae8d183"><div class="ttname"><a href="struct_l_l___t_i_m___b_d_t_r___init_type_def.html#a6bc1a562aaea56a76afba9000ae8d183">LL_TIM_BDTR_InitTypeDef::OSSIState</a></div><div class="ttdeci">uint32_t OSSIState</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:406</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___i_t___management_html_gac332c72a1f42e67832554cff7778116c"><div class="ttname"><a href="group___t_i_m___l_l___e_f___i_t___management.html#gac332c72a1f42e67832554cff7778116c">LL_TIM_DisableIT_CC2</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableIT_CC2(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable capture/compare 2 interrupt (CC2IE). @rmtoll DIER CC2IE LL_TIM_DisableIT_CC2.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3409</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___f_l_a_g___management_html_ga3bc860e5a40a1ed16ec22e62be5c7a34"><div class="ttname"><a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga3bc860e5a40a1ed16ec22e62be5c7a34">LL_TIM_ClearFlag_COM</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_ClearFlag_COM(TIM_TypeDef *TIMx)</div><div class="ttdoc">Clear the commutation interrupt flag (COMIF). @rmtoll SR COMIF LL_TIM_ClearFlag_COM.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3171</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___output___channel_html_ga234c6b2ed7029808d23813acffcada4e"><div class="ttname"><a href="group___t_i_m___l_l___e_f___output___channel.html#ga234c6b2ed7029808d23813acffcada4e">LL_TIM_OC_SetCompareCH3</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)</div><div class="ttdoc">Set compare value for output channel 3 (TIMx_CCR3).</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2077</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___f_l_a_g___management_html_ga0d9fec86fdfe791e57217b2784bea143"><div class="ttname"><a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga0d9fec86fdfe791e57217b2784bea143">LL_TIM_IsActiveFlag_CC1</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicate whether Capture/Compare 1 interrupt flag (CC1F) is set (Capture/Compare 1 interrupt is pendi...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3094</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___output___channel_html_ga1ec65171d31584f23491a20993c5f0df"><div class="ttname"><a href="group___t_i_m___l_l___e_f___output___channel.html#ga1ec65171d31584f23491a20993c5f0df">LL_TIM_OC_GetMode</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_OC_GetMode(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="ttdoc">Get the output compare mode of an output channel. @rmtoll CCMR1 OC1M LL_TIM_OC_GetMode  CCMR1 OC2M LL...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1687</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___input___channel_html_gabd12b3d6ac379be1223b0a3da98de507"><div class="ttname"><a href="group___t_i_m___l_l___e_f___input___channel.html#gabd12b3d6ac379be1223b0a3da98de507">LL_TIM_IC_SetPolarity</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_IC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPolarity)</div><div class="ttdoc">Set the input channel polarity. @rmtoll CCER CC1P LL_TIM_IC_SetPolarity  CCER CC1NP LL_TIM_IC_SetPola...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2412</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___capture___compare_html_ga48863beb14ff308c0c6a389d35a51d28"><div class="ttname"><a href="group___t_i_m___l_l___e_f___capture___compare.html#ga48863beb14ff308c0c6a389d35a51d28">LL_TIM_CC_DisableChannel</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_CC_DisableChannel(TIM_TypeDef *TIMx, uint32_t Channels)</div><div class="ttdoc">Disable capture/compare channels. @rmtoll CCER CC1E LL_TIM_CC_DisableChannel  CCER CC1NE LL_TIM_CC_Di...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1561</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___init_html_gade46ac027e3234ebf16cc4f33d81436c"><div class="ttname"><a href="group___t_i_m___l_l___e_f___init.html#gade46ac027e3234ebf16cc4f33d81436c">LL_TIM_HALLSENSOR_Init</a></div><div class="ttdeci">ErrorStatus LL_TIM_HALLSENSOR_Init(TIM_TypeDef *TIMx, LL_TIM_HALLSENSOR_InitTypeDef *TIM_HallSensorInitStruct)</div><div class="ttdoc">Configure the Hall sensor interface of the timer instance.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.c:593</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___input___channel_html_ga06f98c0dfc67c7497d0d6b25511dd633"><div class="ttname"><a href="group___t_i_m___l_l___e_f___input___channel.html#ga06f98c0dfc67c7497d0d6b25511dd633">LL_TIM_IC_GetCaptureCH2</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH2(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get captured value for input channel 2.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2513</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___f_l_a_g___management_html_ga93f6d029eedb1e4a20b6a02aa209021a"><div class="ttname"><a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga93f6d029eedb1e4a20b6a02aa209021a">LL_TIM_IsActiveFlag_COM</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_COM(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicate whether commutation interrupt flag (COMIF) is set (commutation interrupt is pending)....</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3182</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___f_l_a_g___management_html_ga2fe99302b2a1fa57beeda98723720eb1"><div class="ttname"><a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga2fe99302b2a1fa57beeda98723720eb1">LL_TIM_ClearFlag_BRK</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_ClearFlag_BRK(TIM_TypeDef *TIMx)</div><div class="ttdoc">Clear the break interrupt flag (BIF). @rmtoll SR BIF LL_TIM_ClearFlag_BRK.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3215</div></div>
<div class="ttc" id="struct_l_l___t_i_m___h_a_l_l_s_e_n_s_o_r___init_type_def_html_a582c990e5ad754aff387d95beea0cb6c"><div class="ttname"><a href="struct_l_l___t_i_m___h_a_l_l_s_e_n_s_o_r___init_type_def.html#a582c990e5ad754aff387d95beea0cb6c">LL_TIM_HALLSENSOR_InitTypeDef::IC1Filter</a></div><div class="ttdeci">uint32_t IC1Filter</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:381</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___time___base_html_gae0b0a7b2f767dc5560cac3431565c0f8"><div class="ttname"><a href="group___t_i_m___l_l___e_f___time___base.html#gae0b0a7b2f767dc5560cac3431565c0f8">LL_TIM_SetRepetitionCounter</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_SetRepetitionCounter(TIM_TypeDef *TIMx, uint32_t RepetitionCounter)</div><div class="ttdoc">Set the repetition counter value.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1400</div></div>
<div class="ttc" id="struct_l_l___t_i_m___h_a_l_l_s_e_n_s_o_r___init_type_def_html_a519a5924800e16e1dc797a9f4e013106"><div class="ttname"><a href="struct_l_l___t_i_m___h_a_l_l_s_e_n_s_o_r___init_type_def.html#a519a5924800e16e1dc797a9f4e013106">LL_TIM_HALLSENSOR_InitTypeDef::IC1Prescaler</a></div><div class="ttdeci">uint32_t IC1Prescaler</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:374</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___init_html_ga347dbb2c16b82ef70dd9c48497e2b298"><div class="ttname"><a href="group___t_i_m___l_l___e_f___init.html#ga347dbb2c16b82ef70dd9c48497e2b298">LL_TIM_BDTR_Init</a></div><div class="ttdeci">ErrorStatus LL_TIM_BDTR_Init(TIM_TypeDef *TIMx, LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct)</div><div class="ttdoc">Configure the Break and Dead Time feature of the timer instance.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.c:696</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___d_m_a___management_html_ga764d0946aead12c5e166f005549e62d4"><div class="ttname"><a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga764d0946aead12c5e166f005549e62d4">LL_TIM_DisableDMAReq_CC4</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableDMAReq_CC4(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable capture/compare 4 DMA request (CC4DE). @rmtoll DIER CC4DE LL_TIM_DisableDMAReq_CC4.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3746</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___input___channel_html_ga983f5e8e6c96485af41143bb6f8074c8"><div class="ttname"><a href="group___t_i_m___l_l___e_f___input___channel.html#ga983f5e8e6c96485af41143bb6f8074c8">LL_TIM_IC_GetFilter</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IC_GetFilter(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="ttdoc">Get the input filter duration. @rmtoll CCMR1 IC1F LL_TIM_IC_GetFilter  CCMR1 IC2F LL_TIM_IC_GetFilter...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2383</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___i_t___management_html_gabd9efe832de6e2936036d9433b8a662a"><div class="ttname"><a href="group___t_i_m___l_l___e_f___i_t___management.html#gabd9efe832de6e2936036d9433b8a662a">LL_TIM_DisableIT_COM</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableIT_COM(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable commutation interrupt (COMIE). @rmtoll DIER COMIE LL_TIM_DisableIT_COM.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3508</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___input___channel_html_ga03b4334307b22cd4a4a3474136ffa4f9"><div class="ttname"><a href="group___t_i_m___l_l___e_f___input___channel.html#ga03b4334307b22cd4a4a3474136ffa4f9">LL_TIM_IC_GetPolarity</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IC_GetPolarity(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="ttdoc">Get the current input channel polarity. @rmtoll CCER CC1P LL_TIM_IC_GetPolarity  CCER CC1NP LL_TIM_IC...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2440</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___d_m_a___management_html_ga47df3f03efd3ec10aad998ebf524503c"><div class="ttname"><a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga47df3f03efd3ec10aad998ebf524503c">LL_TIM_EnableDMAReq_CC4</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableDMAReq_CC4(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable capture/compare 4 DMA request (CC4DE). @rmtoll DIER CC4DE LL_TIM_EnableDMAReq_CC4.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3735</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___i_t___management_html_ga065590c86499b3f24e995095233bb45e"><div class="ttname"><a href="group___t_i_m___l_l___e_f___i_t___management.html#ga065590c86499b3f24e995095233bb45e">LL_TIM_DisableIT_BRK</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableIT_BRK(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable break interrupt (BIE). @rmtoll DIER BIE LL_TIM_DisableIT_BRK.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3574</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___i_t___management_html_ga56d75ea087d5ab5e187480f5368f4597"><div class="ttname"><a href="group___t_i_m___l_l___e_f___i_t___management.html#ga56d75ea087d5ab5e187480f5368f4597">LL_TIM_IsEnabledIT_UPDATE</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_UPDATE(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the update interrupt (UIE) is enabled. @rmtoll DIER UIE LL_TIM_IsEnabledIT_UPDATE.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3354</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___init_html_ga3334de80c50af38696a15fd3cbdef3c0"><div class="ttname"><a href="group___t_i_m___l_l___e_f___init.html#ga3334de80c50af38696a15fd3cbdef3c0">LL_TIM_OC_Init</a></div><div class="ttdeci">ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)</div><div class="ttdoc">Configure the TIMx output channel.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.c:397</div></div>
<div class="ttc" id="struct_l_l___t_i_m___e_n_c_o_d_e_r___init_type_def_html_a16875311bce5a7519964316d54071562"><div class="ttname"><a href="struct_l_l___t_i_m___e_n_c_o_d_e_r___init_type_def.html#a16875311bce5a7519964316d54071562">LL_TIM_ENCODER_InitTypeDef::IC2Polarity</a></div><div class="ttdeci">uint32_t IC2Polarity</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:341</div></div>
<div class="ttc" id="struct_l_l___t_i_m___o_c___init_type_def_html_a3dd75c4d45c5c7d4a7430704b70c78e5"><div class="ttname"><a href="struct_l_l___t_i_m___o_c___init_type_def.html#a3dd75c4d45c5c7d4a7430704b70c78e5">LL_TIM_OC_InitTypeDef::OCState</a></div><div class="ttdeci">uint32_t OCState</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:245</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___time___base_html_ga1a543b5d66cfdb9c5a80edbe3d50ebe2"><div class="ttname"><a href="group___t_i_m___l_l___e_f___time___base.html#ga1a543b5d66cfdb9c5a80edbe3d50ebe2">LL_TIM_SetCounter</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_SetCounter(TIM_TypeDef *TIMx, uint32_t Counter)</div><div class="ttdoc">Set the counter value.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1304</div></div>
<div class="ttc" id="struct_l_l___t_i_m___o_c___init_type_def_html_aa9fb5e833a4c53ab6e686301adbc77ba"><div class="ttname"><a href="struct_l_l___t_i_m___o_c___init_type_def.html#aa9fb5e833a4c53ab6e686301adbc77ba">LL_TIM_OC_InitTypeDef::OCNState</a></div><div class="ttdeci">uint32_t OCNState</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:250</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___f_l_a_g___management_html_ga52435cbe512012469db0657fb583229b"><div class="ttname"><a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga52435cbe512012469db0657fb583229b">LL_TIM_IsActiveFlag_CC3</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicate whether Capture/Compare 3 interrupt flag (CC3F) is set (Capture/Compare 3 interrupt is pendi...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3138</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___output___channel_html_gabdc3f36ed265eb5266f8fe7d0a3f4719"><div class="ttname"><a href="group___t_i_m___l_l___e_f___output___channel.html#gabdc3f36ed265eb5266f8fe7d0a3f4719">LL_TIM_OC_GetIdleState</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_OC_GetIdleState(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="ttdoc">Get the IDLE state of an output channel @rmtoll CR2 OIS1 LL_TIM_OC_GetIdleState  CR2 OIS1N LL_TIM_OC_...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1806</div></div>
<div class="ttc" id="struct_l_l___t_i_m___o_c___init_type_def_html_a33e38f3afe8727e4a8b06ba7a0b9081a"><div class="ttname"><a href="struct_l_l___t_i_m___o_c___init_type_def.html#a33e38f3afe8727e4a8b06ba7a0b9081a">LL_TIM_OC_InitTypeDef::OCNIdleState</a></div><div class="ttdeci">uint32_t OCNIdleState</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:276</div></div>
<div class="ttc" id="struct_l_l___t_i_m___e_n_c_o_d_e_r___init_type_def_html_ac03f24cdb36b7594e0c214ed519e3fdb"><div class="ttname"><a href="struct_l_l___t_i_m___e_n_c_o_d_e_r___init_type_def.html#ac03f24cdb36b7594e0c214ed519e3fdb">LL_TIM_ENCODER_InitTypeDef::IC2ActiveInput</a></div><div class="ttdeci">uint32_t IC2ActiveInput</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:346</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___time___base_html_ga479b30e126e7ce0b8fda8ee1b12da14c"><div class="ttname"><a href="group___t_i_m___l_l___e_f___time___base.html#ga479b30e126e7ce0b8fda8ee1b12da14c">LL_TIM_GetCounter</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_GetCounter(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get the counter value.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1317</div></div>
<div class="ttc" id="struct_l_l___t_i_m___e_n_c_o_d_e_r___init_type_def_html"><div class="ttname"><a href="struct_l_l___t_i_m___e_n_c_o_d_e_r___init_type_def.html">LL_TIM_ENCODER_InitTypeDef</a></div><div class="ttdoc">TIM Encoder interface configuration structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:314</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___timer___synchronization_html_gaa2ef88b89e92205e06f300f93b500950"><div class="ttname"><a href="group___t_i_m___l_l___e_f___timer___synchronization.html#gaa2ef88b89e92205e06f300f93b500950">LL_TIM_DisableMasterSlaveMode</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable the Master/Slave mode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2728</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___d_m_a___management_html_ga6bc0fac00ffedef7d3148e873a33cc17"><div class="ttname"><a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga6bc0fac00ffedef7d3148e873a33cc17">LL_TIM_DisableDMAReq_COM</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableDMAReq_COM(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable commutation DMA request (COMDE). @rmtoll DIER COMDE LL_TIM_DisableDMAReq_COM.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3779</div></div>
<div class="ttc" id="struct_l_l___t_i_m___i_c___init_type_def_html"><div class="ttname"><a href="struct_l_l___t_i_m___i_c___init_type_def.html">LL_TIM_IC_InitTypeDef</a></div><div class="ttdoc">TIM Input Capture configuration structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:286</div></div>
<div class="ttc" id="struct_l_l___t_i_m___h_a_l_l_s_e_n_s_o_r___init_type_def_html"><div class="ttname"><a href="struct_l_l___t_i_m___h_a_l_l_s_e_n_s_o_r___init_type_def.html">LL_TIM_HALLSENSOR_InitTypeDef</a></div><div class="ttdoc">TIM Hall sensor interface configuration structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:366</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___f_l_a_g___management_html_ga0f78d59be8d5ddf2b148b7931828ce9b"><div class="ttname"><a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga0f78d59be8d5ddf2b148b7931828ce9b">LL_TIM_ClearFlag_UPDATE</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)</div><div class="ttdoc">Clear the update interrupt flag (UIF). @rmtoll SR UIF LL_TIM_ClearFlag_UPDATE.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3061</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___d_m_a___management_html_ga58b4fce5377a0dbf875b932c115170e3"><div class="ttname"><a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga58b4fce5377a0dbf875b932c115170e3">LL_TIM_IsEnabledDMAReq_CC3</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC3(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the capture/compare 3 DMA request (CC3DE) is enabled. @rmtoll DIER CC3DE LL_TIM_IsE...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3724</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___i_t___management_html_ga654396ea8e783254fe9101c7eda6cea1"><div class="ttname"><a href="group___t_i_m___l_l___e_f___i_t___management.html#ga654396ea8e783254fe9101c7eda6cea1">LL_TIM_EnableIT_CC2</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableIT_CC2(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable capture/compare 2 interrupt (CC2IE). @rmtoll DIER CC2IE LL_TIM_EnableIT_CC2.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3398</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___init_html_gac5a14068aec0742395d3876a3e91af20"><div class="ttname"><a href="group___t_i_m___l_l___e_f___init.html#gac5a14068aec0742395d3876a3e91af20">LL_TIM_StructInit</a></div><div class="ttdeci">void LL_TIM_StructInit(LL_TIM_InitTypeDef *TIM_InitStruct)</div><div class="ttdoc">Set the fields of the time base unit configuration data structure to their default values.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.c:302</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___f_l_a_g___management_html_gad3df531f853a021146458232f6622bff"><div class="ttname"><a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gad3df531f853a021146458232f6622bff">LL_TIM_IsActiveFlag_CC1OVR</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1OVR(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicate whether Capture/Compare 1 over-capture interrupt flag (CC1OF) is set (Capture/Compare 1 inte...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3248</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___time___base_html_ga0e7d2abc91ea01ec980b3629d75dfb55"><div class="ttname"><a href="group___t_i_m___l_l___e_f___time___base.html#ga0e7d2abc91ea01ec980b3629d75dfb55">LL_TIM_IsEnabledCounter</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledCounter(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the timer counter is enabled. @rmtoll CR1 CEN LL_TIM_IsEnabledCounter.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1087</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___capture___compare_html_gaab2ad3429ca856e2735cabdccd1ffb30"><div class="ttname"><a href="group___t_i_m___l_l___e_f___capture___compare.html#gaab2ad3429ca856e2735cabdccd1ffb30">LL_TIM_CC_DisablePreload</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_CC_DisablePreload(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable the capture/compare control bits (CCxE, CCxNE and OCxM) preload.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1449</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___e_v_e_n_t___management_html_gad8eaad4b9d0244f5ea99002fa303dbb2"><div class="ttname"><a href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#gad8eaad4b9d0244f5ea99002fa303dbb2">LL_TIM_GenerateEvent_TRIG</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_GenerateEvent_TRIG(TIM_TypeDef *TIMx)</div><div class="ttdoc">Generate trigger event. @rmtoll EGR TG LL_TIM_GenerateEvent_TRIG.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3907</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___i_t___management_html_gacc5c0c96c7fbabec1106f21206740391"><div class="ttname"><a href="group___t_i_m___l_l___e_f___i_t___management.html#gacc5c0c96c7fbabec1106f21206740391">LL_TIM_DisableIT_UPDATE</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableIT_UPDATE(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable update interrupt (UIE). @rmtoll DIER UIE LL_TIM_DisableIT_UPDATE.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3343</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___output___channel_html_ga55897c5f4540e7d2d24e4ce776201ff3"><div class="ttname"><a href="group___t_i_m___l_l___e_f___output___channel.html#ga55897c5f4540e7d2d24e4ce776201ff3">LL_TIM_OC_EnableClear</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_OC_EnableClear(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="ttdoc">Enable clearing the output channel on an external event.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1960</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___output___channel_html_ga5a9fb40dd264528737f8fca503411d42"><div class="ttname"><a href="group___t_i_m___l_l___e_f___output___channel.html#ga5a9fb40dd264528737f8fca503411d42">LL_TIM_OC_EnableFast</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_OC_EnableFast(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="ttdoc">Enable fast mode for the output channel.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1827</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___init_html_ga7d1b6043a0625d8ae4f0e2a95f8473e2"><div class="ttname"><a href="group___t_i_m___l_l___e_f___init.html#ga7d1b6043a0625d8ae4f0e2a95f8473e2">LL_TIM_ENCODER_StructInit</a></div><div class="ttdeci">void LL_TIM_ENCODER_StructInit(LL_TIM_ENCODER_InitTypeDef *TIM_EncoderInitStruct)</div><div class="ttdoc">Fills each TIM_EncoderInitStruct field with its default value.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.c:480</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___time___base_html_gab598fef377dda255fa33ab0d2b5eb3b0"><div class="ttname"><a href="group___t_i_m___l_l___e_f___time___base.html#gab598fef377dda255fa33ab0d2b5eb3b0">LL_TIM_GetDirection</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_GetDirection(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get the current direction of the counter @rmtoll CR1 DIR LL_TIM_GetDirection.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1330</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___output___channel_html_ga108efdbd049a0b420ce21b31cbb97b2c"><div class="ttname"><a href="group___t_i_m___l_l___e_f___output___channel.html#ga108efdbd049a0b420ce21b31cbb97b2c">LL_TIM_OC_GetCompareCH1</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH1(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get compare value (TIMx_CCR1) set for output channel 1.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2110</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___d_m_a___management_html_ga8036bb7fd5b66cd0fe9d7e55c46223ad"><div class="ttname"><a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga8036bb7fd5b66cd0fe9d7e55c46223ad">LL_TIM_EnableDMAReq_UPDATE</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableDMAReq_UPDATE(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable update DMA request (UDE). @rmtoll DIER UDE LL_TIM_EnableDMAReq_UPDATE.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3603</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___timer___synchronization_html_ga921e4442342005c702a896c68723b403"><div class="ttname"><a href="group___t_i_m___l_l___e_f___timer___synchronization.html#ga921e4442342005c702a896c68723b403">LL_TIM_SetTriggerOutput</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)</div><div class="ttdoc">Set the trigger output (TRGO) used for timer synchronization .</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2662</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___output___channel_html_ga15920a160e122f174e49c26a407848f9"><div class="ttname"><a href="group___t_i_m___l_l___e_f___output___channel.html#ga15920a160e122f174e49c26a407848f9">LL_TIM_OC_IsEnabledClear</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledClear(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="ttdoc">Indicates clearing the output channel on an external event is enabled for the output channel.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2008</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___clock___selection_html_ga1bf8624f69647c54afbbe8ff1d62abce"><div class="ttname"><a href="group___t_i_m___l_l___e_f___clock___selection.html#ga1bf8624f69647c54afbbe8ff1d62abce">LL_TIM_SetClockSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)</div><div class="ttdoc">Set the clock source of the counter clock.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2616</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___i_t___management_html_gade778ddb3ab157e0f3a3f9f2dc3128fa"><div class="ttname"><a href="group___t_i_m___l_l___e_f___i_t___management.html#gade778ddb3ab157e0f3a3f9f2dc3128fa">LL_TIM_EnableIT_CC3</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableIT_CC3(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable capture/compare 3 interrupt (CC3IE). @rmtoll DIER CC3IE LL_TIM_EnableIT_CC3.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3431</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___e_v_e_n_t___management_html_ga4101ea584b83ad17e6ba7d28c258c0b9"><div class="ttname"><a href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#ga4101ea584b83ad17e6ba7d28c258c0b9">LL_TIM_GenerateEvent_CC2</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_GenerateEvent_CC2(TIM_TypeDef *TIMx)</div><div class="ttdoc">Generate Capture/Compare 2 event. @rmtoll EGR CC2G LL_TIM_GenerateEvent_CC2.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3863</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___i_t___management_html_ga823c032ca798f121458d03e7cea8c294"><div class="ttname"><a href="group___t_i_m___l_l___e_f___i_t___management.html#ga823c032ca798f121458d03e7cea8c294">LL_TIM_EnableIT_TRIG</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableIT_TRIG(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable trigger interrupt (TIE). @rmtoll DIER TIE LL_TIM_EnableIT_TRIG.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3530</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___f_l_a_g___management_html_ga8d6cb6e38dc6b9e94f80e6c856856e2e"><div class="ttname"><a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga8d6cb6e38dc6b9e94f80e6c856856e2e">LL_TIM_IsActiveFlag_CC3OVR</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3OVR(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicate whether Capture/Compare 3 over-capture interrupt flag (CC3OF) is set (Capture/Compare 3 over...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3292</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___i_t___management_html_ga3ee6ae399be6cdb5c51659dbdb16f21a"><div class="ttname"><a href="group___t_i_m___l_l___e_f___i_t___management.html#ga3ee6ae399be6cdb5c51659dbdb16f21a">LL_TIM_DisableIT_CC3</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableIT_CC3(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable capture/compare 3 interrupt (CC3IE). @rmtoll DIER CC3IE LL_TIM_DisableIT_CC3.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3442</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___d_m_a___management_html_ga8e82ccc0aba82f74be63dd1e3bd53516"><div class="ttname"><a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga8e82ccc0aba82f74be63dd1e3bd53516">LL_TIM_DisableDMAReq_CC3</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableDMAReq_CC3(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable capture/compare 3 DMA request (CC3DE). @rmtoll DIER CC3DE LL_TIM_DisableDMAReq_CC3.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3713</div></div>
<div class="ttc" id="struct_l_l___t_i_m___b_d_t_r___init_type_def_html_a6d27406d1ac28a09c33287c9d3119f20"><div class="ttname"><a href="struct_l_l___t_i_m___b_d_t_r___init_type_def.html#a6d27406d1ac28a09c33287c9d3119f20">LL_TIM_BDTR_InitTypeDef::OSSRState</a></div><div class="ttdeci">uint32_t OSSRState</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:399</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___e_v_e_n_t___management_html_ga4ee06a9f491e0f0983e760ef32d2f863"><div class="ttname"><a href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#ga4ee06a9f491e0f0983e760ef32d2f863">LL_TIM_GenerateEvent_CC4</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_GenerateEvent_CC4(TIM_TypeDef *TIMx)</div><div class="ttdoc">Generate Capture/Compare 4 event. @rmtoll EGR CC4G LL_TIM_GenerateEvent_CC4.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3885</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___d_m_a___management_html_gac41406b7c2feb3e4c589019ac3bc575f"><div class="ttname"><a href="group___t_i_m___l_l___e_f___d_m_a___management.html#gac41406b7c2feb3e4c589019ac3bc575f">LL_TIM_IsEnabledDMAReq_COM</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_COM(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the commutation DMA request (COMDE) is enabled. @rmtoll DIER COMDE LL_TIM_IsEnabled...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3790</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___break___function_html_gafc14ecd018f11f33326c7d6377918349"><div class="ttname"><a href="group___t_i_m___l_l___e_f___break___function.html#gafc14ecd018f11f33326c7d6377918349">LL_TIM_EnableBRK</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableBRK(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable the break function.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2802</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___time___base_html_ga11f54a5d8694d9d42ce4dcdfe5af2ad5"><div class="ttname"><a href="group___t_i_m___l_l___e_f___time___base.html#ga11f54a5d8694d9d42ce4dcdfe5af2ad5">LL_TIM_DisableUpdateEvent</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableUpdateEvent(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable update event generation. @rmtoll CR1 UDIS LL_TIM_DisableUpdateEvent.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1109</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___output___channel_html_gac8e509003056c6e203e62e7044cbec9b"><div class="ttname"><a href="group___t_i_m___l_l___e_f___output___channel.html#gac8e509003056c6e203e62e7044cbec9b">LL_TIM_OC_SetMode</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_OC_SetMode(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Mode)</div><div class="ttdoc">Define the behavior of the output reference signal OCxREF from which OCx and OCxN (when relevant) are...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1658</div></div>
<div class="ttc" id="struct_l_l___t_i_m___o_c___init_type_def_html_a34270225b183c578567177a0226254db"><div class="ttname"><a href="struct_l_l___t_i_m___o_c___init_type_def.html#a34270225b183c578567177a0226254db">LL_TIM_OC_InitTypeDef::OCPolarity</a></div><div class="ttdeci">uint32_t OCPolarity</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:260</div></div>
<div class="ttc" id="struct_l_l___t_i_m___b_d_t_r___init_type_def_html"><div class="ttname"><a href="struct_l_l___t_i_m___b_d_t_r___init_type_def.html">LL_TIM_BDTR_InitTypeDef</a></div><div class="ttdoc">BDTR (Break and Dead Time) structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:397</div></div>
<div class="ttc" id="struct_l_l___t_i_m___e_n_c_o_d_e_r___init_type_def_html_aa99c0671526c22c3f2f7c4b0608934e6"><div class="ttname"><a href="struct_l_l___t_i_m___e_n_c_o_d_e_r___init_type_def.html#aa99c0671526c22c3f2f7c4b0608934e6">LL_TIM_ENCODER_InitTypeDef::EncoderMode</a></div><div class="ttdeci">uint32_t EncoderMode</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:316</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___d_m_a___management_html_ga6f0bb4314c77155fdece28e96fa48d08"><div class="ttname"><a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga6f0bb4314c77155fdece28e96fa48d08">LL_TIM_EnableDMAReq_CC1</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableDMAReq_CC1(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable capture/compare 1 DMA request (CC1DE). @rmtoll DIER CC1DE LL_TIM_EnableDMAReq_CC1.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3636</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___output___channel_html_ga6f6e0e27313224afbb74e9c341a61e10"><div class="ttname"><a href="group___t_i_m___l_l___e_f___output___channel.html#ga6f6e0e27313224afbb74e9c341a61e10">LL_TIM_OC_DisableFast</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="ttdoc">Disable fast mode for the output channel. @rmtoll CCMR1 OC1FE LL_TIM_OC_DisableFast  CCMR1 OC2FE LL_T...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1849</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___d_m_a___management_html_ga20945406729c874cccd64564d78c31f4"><div class="ttname"><a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga20945406729c874cccd64564d78c31f4">LL_TIM_IsEnabledDMAReq_CC1</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC1(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the capture/compare 1 DMA request (CC1DE) is enabled. @rmtoll DIER CC1DE LL_TIM_IsE...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3658</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___e_v_e_n_t___management_html_ga19b7282badf344389f585f31d3d1d8d7"><div class="ttname"><a href="group___t_i_m___l_l___e_f___e_v_e_n_t___management.html#ga19b7282badf344389f585f31d3d1d8d7">LL_TIM_GenerateEvent_BRK</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_GenerateEvent_BRK(TIM_TypeDef *TIMx)</div><div class="ttdoc">Generate break event. @rmtoll EGR BG LL_TIM_GenerateEvent_BRK.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3918</div></div>
<div class="ttc" id="struct_l_l___t_i_m___init_type_def_html_ab76c0843af226508ec5bbe131d77faf6"><div class="ttname"><a href="struct_l_l___t_i_m___init_type_def.html#ab76c0843af226508ec5bbe131d77faf6">LL_TIM_InitTypeDef::ClockDivision</a></div><div class="ttdeci">uint32_t ClockDivision</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:219</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___f_l_a_g___management_html_gafbea7cc79b148ccf528fc8245c5a6e80"><div class="ttname"><a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gafbea7cc79b148ccf528fc8245c5a6e80">LL_TIM_ClearFlag_CC1</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_ClearFlag_CC1(TIM_TypeDef *TIMx)</div><div class="ttdoc">Clear the Capture/Compare 1 interrupt flag (CC1F). @rmtoll SR CC1IF LL_TIM_ClearFlag_CC1.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3083</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___i_t___management_html_ga5203425b9edbab60c11d2660cc0b4f66"><div class="ttname"><a href="group___t_i_m___l_l___e_f___i_t___management.html#ga5203425b9edbab60c11d2660cc0b4f66">LL_TIM_IsEnabledIT_CC2</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC2(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the capture/compare 2 interrupt (CC2IE) is enabled. @rmtoll DIER CC2IE LL_TIM_IsEna...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3420</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___time___base_html_gab2dc8faeb02ea4b0c454d08de47e6d7d"><div class="ttname"><a href="group___t_i_m___l_l___e_f___time___base.html#gab2dc8faeb02ea4b0c454d08de47e6d7d">LL_TIM_GetCounterMode</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_GetCounterMode(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get actual counter mode.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1222</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___output___channel_html_ga6c52cfd03520da1258e66916e9ae64d3"><div class="ttname"><a href="group___t_i_m___l_l___e_f___output___channel.html#ga6c52cfd03520da1258e66916e9ae64d3">LL_TIM_OC_SetDeadTime</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_OC_SetDeadTime(TIM_TypeDef *TIMx, uint32_t DeadTime)</div><div class="ttdoc">Set the dead-time delay (delay inserted between the rising edge of the OCxREF signal and the rising e...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2026</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___i_t___management_html_ga3efef31d179bf56344501907b908672c"><div class="ttname"><a href="group___t_i_m___l_l___e_f___i_t___management.html#ga3efef31d179bf56344501907b908672c">LL_TIM_EnableIT_CC1</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableIT_CC1(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable capture/compare 1 interrupt (CC1IE). @rmtoll DIER CC1IE LL_TIM_EnableIT_CC1.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3365</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___init_html_gab10252c07544c774b31249fb96d3344e"><div class="ttname"><a href="group___t_i_m___l_l___e_f___init.html#gab10252c07544c774b31249fb96d3344e">LL_TIM_OC_StructInit</a></div><div class="ttdeci">void LL_TIM_OC_StructInit(LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)</div><div class="ttdoc">Set the fields of the TIMx output channel configuration data structure to their default values.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.c:371</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___time___base_html_gacafbc988f132718a179ce4b3723d2895"><div class="ttname"><a href="group___t_i_m___l_l___e_f___time___base.html#gacafbc988f132718a179ce4b3723d2895">LL_TIM_EnableARRPreload</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableARRPreload(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable auto-reload (ARR) preload. @rmtoll CR1 ARPE LL_TIM_EnableARRPreload.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1233</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___timer___synchronization_html_ga2a11b43a1c587bcde17bc9a43c81492b"><div class="ttname"><a href="group___t_i_m___l_l___e_f___timer___synchronization.html#ga2a11b43a1c587bcde17bc9a43c81492b">LL_TIM_ConfigETR</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_ConfigETR(TIM_TypeDef *TIMx, uint32_t ETRPolarity, uint32_t ETRPrescaler, uint32_t ETRFilter)</div><div class="ttdoc">Configure the external trigger (ETR) input.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2781</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___i_t___management_html_gac451efd6d8aaafd0fb595b2170089aa3"><div class="ttname"><a href="group___t_i_m___l_l___e_f___i_t___management.html#gac451efd6d8aaafd0fb595b2170089aa3">LL_TIM_IsEnabledIT_CC3</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC3(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the capture/compare 3 interrupt (CC3IE) is enabled. @rmtoll DIER CC3IE LL_TIM_IsEna...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3453</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___break___function_html_gae4a7fb930e5b32fc86c87ed113545858"><div class="ttname"><a href="group___t_i_m___l_l___e_f___break___function.html#gae4a7fb930e5b32fc86c87ed113545858">LL_TIM_DisableAllOutputs</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableAllOutputs(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable the outputs (reset the MOE bit in TIMx_BDTR register).</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2920</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___input___channel_html_ga54875cb4a4f8818609ef2c2e2649363b"><div class="ttname"><a href="group___t_i_m___l_l___e_f___input___channel.html#ga54875cb4a4f8818609ef2c2e2649363b">LL_TIM_IC_GetCaptureCH1</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH1(TIM_TypeDef *TIMx)</div><div class="ttdoc">Get captured value for input channel 1.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2497</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___output___channel_html_ga9732c88a4a86951dd0c9ff1abb2c9099"><div class="ttname"><a href="group___t_i_m___l_l___e_f___output___channel.html#ga9732c88a4a86951dd0c9ff1abb2c9099">LL_TIM_OC_GetPolarity</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_OC_GetPolarity(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="ttdoc">Get the polarity of an output channel. @rmtoll CCER CC1P LL_TIM_OC_GetPolarity  CCER CC1NP LL_TIM_OC_...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1745</div></div>
<div class="ttc" id="struct_l_l___t_i_m___i_c___init_type_def_html_aacac1f8ce9b1665bb34fd1b8b2413718"><div class="ttname"><a href="struct_l_l___t_i_m___i_c___init_type_def.html#aacac1f8ce9b1665bb34fd1b8b2413718">LL_TIM_IC_InitTypeDef::ICActiveInput</a></div><div class="ttdeci">uint32_t ICActiveInput</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:294</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___input___channel_html_gadb89167d0cb4d7b66e610fa5babe8f76"><div class="ttname"><a href="group___t_i_m___l_l___e_f___input___channel.html#gadb89167d0cb4d7b66e610fa5babe8f76">LL_TIM_IC_EnableXORCombination</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_IC_EnableXORCombination(TIM_TypeDef *TIMx)</div><div class="ttdoc">Connect the TIMx_CH1, CH2 and CH3 pins to the TI1 input (XOR combination).</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2455</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___i_t___management_html_ga615a013853f1948bbb89fe041fd96555"><div class="ttname"><a href="group___t_i_m___l_l___e_f___i_t___management.html#ga615a013853f1948bbb89fe041fd96555">LL_TIM_IsEnabledIT_BRK</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_BRK(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the break interrupt (BIE) is enabled. @rmtoll DIER BIE LL_TIM_IsEnabledIT_BRK.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3585</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___d_m_a___management_html_gad1fef8f9ca4336bc89f83271ce57476d"><div class="ttname"><a href="group___t_i_m___l_l___e_f___d_m_a___management.html#gad1fef8f9ca4336bc89f83271ce57476d">LL_TIM_EnableDMAReq_CC2</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableDMAReq_CC2(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable capture/compare 2 DMA request (CC2DE). @rmtoll DIER CC2DE LL_TIM_EnableDMAReq_CC2.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3669</div></div>
<div class="ttc" id="struct_l_l___t_i_m___init_type_def_html_a4a331053c87210f5d41dae86f8946226"><div class="ttname"><a href="struct_l_l___t_i_m___init_type_def.html#a4a331053c87210f5d41dae86f8946226">LL_TIM_InitTypeDef::RepetitionCounter</a></div><div class="ttdeci">uint8_t RepetitionCounter</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:224</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___time___base_html_ga766975b6fa1ec81340fc4dafd8b62fbd"><div class="ttname"><a href="group___t_i_m___l_l___e_f___time___base.html#ga766975b6fa1ec81340fc4dafd8b62fbd">LL_TIM_SetUpdateSource</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_SetUpdateSource(TIM_TypeDef *TIMx, uint32_t UpdateSource)</div><div class="ttdoc">Set update event source.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1141</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___i_t___management_html_gad14442323be48d03c0a5efd39fffb40a"><div class="ttname"><a href="group___t_i_m___l_l___e_f___i_t___management.html#gad14442323be48d03c0a5efd39fffb40a">LL_TIM_EnableIT_CC4</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableIT_CC4(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable capture/compare 4 interrupt (CC4IE). @rmtoll DIER CC4IE LL_TIM_EnableIT_CC4.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3464</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___output___channel_html_ga917f983b80498e9917bc5a23a74bc487"><div class="ttname"><a href="group___t_i_m___l_l___e_f___output___channel.html#ga917f983b80498e9917bc5a23a74bc487">LL_TIM_OC_DisablePreload</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_OC_DisablePreload(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="ttdoc">Disable compare register (TIMx_CCRx) preload for the output channel. @rmtoll CCMR1 OC1PE LL_TIM_OC_Di...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1914</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___i_t___management_html_gab5118661984f2b79fc8d3cc2e7f8fc99"><div class="ttname"><a href="group___t_i_m___l_l___e_f___i_t___management.html#gab5118661984f2b79fc8d3cc2e7f8fc99">LL_TIM_DisableIT_CC1</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableIT_CC1(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable capture/compare 1 interrupt (CC1IE). @rmtoll DIER CC1IE LL_TIM_DisableIT_CC1.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3376</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___time___base_html_ga8a604a4e89720f96044786c7336b9320"><div class="ttname"><a href="group___t_i_m___l_l___e_f___time___base.html#ga8a604a4e89720f96044786c7336b9320">LL_TIM_SetAutoReload</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)</div><div class="ttdoc">Set the auto-reload value.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1373</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___d_m_a___management_html_gacbf2f753c0035b2e1ce6d2239ce22636"><div class="ttname"><a href="group___t_i_m___l_l___e_f___d_m_a___management.html#gacbf2f753c0035b2e1ce6d2239ce22636">LL_TIM_IsEnabledDMAReq_CC4</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC4(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the capture/compare 4 DMA request (CC4DE) is enabled. @rmtoll DIER CC4DE LL_TIM_IsE...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3757</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___time___base_html_ga318e31d88952bb51211d9d4d38fa99d9"><div class="ttname"><a href="group___t_i_m___l_l___e_f___time___base.html#ga318e31d88952bb51211d9d4d38fa99d9">LL_TIM_EnableCounter</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable timer counter. @rmtoll CR1 CEN LL_TIM_EnableCounter.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1065</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___f_l_a_g___management_html_gaa24358fa9e4928908dc1beaade027b20"><div class="ttname"><a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#gaa24358fa9e4928908dc1beaade027b20">LL_TIM_ClearFlag_TRIG</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_ClearFlag_TRIG(TIM_TypeDef *TIMx)</div><div class="ttdoc">Clear the trigger interrupt flag (TIF). @rmtoll SR TIF LL_TIM_ClearFlag_TRIG.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3193</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___i_t___management_html_ga5aec16efafc832b0ba1fb360ecad39d6"><div class="ttname"><a href="group___t_i_m___l_l___e_f___i_t___management.html#ga5aec16efafc832b0ba1fb360ecad39d6">LL_TIM_EnableIT_COM</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_EnableIT_COM(TIM_TypeDef *TIMx)</div><div class="ttdoc">Enable commutation interrupt (COMIE). @rmtoll DIER COMIE LL_TIM_EnableIT_COM.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3497</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___f_l_a_g___management_html_ga90001d914adaaa04c7f4d854f213bcc3"><div class="ttname"><a href="group___t_i_m___l_l___e_f___f_l_a_g___management.html#ga90001d914adaaa04c7f4d854f213bcc3">LL_TIM_IsActiveFlag_CC2</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicate whether Capture/Compare 2 interrupt flag (CC2F) is set (Capture/Compare 2 interrupt is pendi...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3116</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___capture___compare_html_gab86fdbcda859d181fc177c3af26a529c"><div class="ttname"><a href="group___t_i_m___l_l___e_f___capture___compare.html#gab86fdbcda859d181fc177c3af26a529c">LL_TIM_CC_IsEnabledChannel</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_CC_IsEnabledChannel(TIM_TypeDef *TIMx, uint32_t Channels)</div><div class="ttdoc">Indicate whether channel(s) is(are) enabled. @rmtoll CCER CC1E LL_TIM_CC_IsEnabledChannel  CCER CC1NE...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1586</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___d_m_a___management_html_ga7ea602217d4f7e9f8678e751d9b9a879"><div class="ttname"><a href="group___t_i_m___l_l___e_f___d_m_a___management.html#ga7ea602217d4f7e9f8678e751d9b9a879">LL_TIM_DisableDMAReq_CC1</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableDMAReq_CC1(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable capture/compare 1 DMA request (CC1DE). @rmtoll DIER CC1DE LL_TIM_DisableDMAReq_CC1.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3647</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___output___channel_html_gaf895bc94c33e3d78503903ef4a1cdc66"><div class="ttname"><a href="group___t_i_m___l_l___e_f___output___channel.html#gaf895bc94c33e3d78503903ef4a1cdc66">LL_TIM_OC_SetIdleState</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_OC_SetIdleState(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t IdleState)</div><div class="ttdoc">Set the IDLE state of an output channel.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:1778</div></div>
<div class="ttc" id="struct_l_l___t_i_m___b_d_t_r___init_type_def_html_add7c44dfed7382f4a36f0b205a95a79d"><div class="ttname"><a href="struct_l_l___t_i_m___b_d_t_r___init_type_def.html#add7c44dfed7382f4a36f0b205a95a79d">LL_TIM_BDTR_InitTypeDef::AutomaticOutput</a></div><div class="ttdeci">uint32_t AutomaticOutput</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:441</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___input___channel_html_gaa18b3156ce854649a1e5d83b0c64e349"><div class="ttname"><a href="group___t_i_m___l_l___e_f___input___channel.html#gaa18b3156ce854649a1e5d83b0c64e349">LL_TIM_IC_GetPrescaler</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IC_GetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel)</div><div class="ttdoc">Get the current prescaler value acting on an input channel. @rmtoll CCMR1 IC1PSC LL_TIM_IC_GetPrescal...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2308</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___break___function_html_ga62cb9135916f8ddba19a291c9d1d8ac1"><div class="ttname"><a href="group___t_i_m___l_l___e_f___break___function.html#ga62cb9135916f8ddba19a291c9d1d8ac1">LL_TIM_IsEnabledAutomaticOutput</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledAutomaticOutput(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicate whether automatic output is enabled.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2890</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___i_t___management_html_gaa63dc6329227f6cbec3563b7dba9d43a"><div class="ttname"><a href="group___t_i_m___l_l___e_f___i_t___management.html#gaa63dc6329227f6cbec3563b7dba9d43a">LL_TIM_IsEnabledIT_CC1</a></div><div class="ttdeci">__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC1(TIM_TypeDef *TIMx)</div><div class="ttdoc">Indicates whether the capture/compare 1 interrupt (CC1IE) is enabled. @rmtoll DIER CC1IE LL_TIM_IsEna...</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3387</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___i_t___management_html_gac6be8d0e9c064205969dcace918265d8"><div class="ttname"><a href="group___t_i_m___l_l___e_f___i_t___management.html#gac6be8d0e9c064205969dcace918265d8">LL_TIM_DisableIT_TRIG</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_DisableIT_TRIG(TIM_TypeDef *TIMx)</div><div class="ttdoc">Disable trigger interrupt (TIE). @rmtoll DIER TIE LL_TIM_DisableIT_TRIG.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:3541</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___timer___synchronization_html_ga9c76610a0b99f9cd161304bbad4ed265"><div class="ttname"><a href="group___t_i_m___l_l___e_f___timer___synchronization.html#ga9c76610a0b99f9cd161304bbad4ed265">LL_TIM_SetTriggerInput</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_SetTriggerInput(TIM_TypeDef *TIMx, uint32_t TriggerInput)</div><div class="ttdoc">Set the selects the trigger input to be used to synchronize the counter.</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2702</div></div>
<div class="ttc" id="group___t_i_m___l_l___e_f___output___channel_html_ga1f00aefc876b37b52367e55fb61669f5"><div class="ttname"><a href="group___t_i_m___l_l___e_f___output___channel.html#ga1f00aefc876b37b52367e55fb61669f5">LL_TIM_OC_SetCompareCH4</a></div><div class="ttdeci">__STATIC_INLINE void LL_TIM_OC_SetCompareCH4(TIM_TypeDef *TIMx, uint32_t CompareValue)</div><div class="ttdoc">Set compare value for output channel 4 (TIMx_CCR4).</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:2094</div></div>
<div class="ttc" id="struct_l_l___t_i_m___e_n_c_o_d_e_r___init_type_def_html_abbed7319c7c744cde08b2469b47f6de0"><div class="ttname"><a href="struct_l_l___t_i_m___e_n_c_o_d_e_r___init_type_def.html#abbed7319c7c744cde08b2469b47f6de0">LL_TIM_ENCODER_InitTypeDef::IC1Prescaler</a></div><div class="ttdeci">uint32_t IC1Prescaler</div><div class="ttdef"><b>Definition:</b> stm32f4xx_ll_tim.h:331</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
