Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed Mar 16 01:42:40 2022
| Host         : DESKTOP-R7M5HS2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    36          
SYNTH-11   Warning           DSP output not registered      2           
TIMING-16  Warning           Large setup violation          16          
TIMING-18  Warning           Missing input or output delay  66          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (36)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (74)
5. checking no_input_delay (29)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (36)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: init/autoTest/test_add/slowclock/M_ctr_q_reg[26]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: init/autoTest/test_bool/slowclock/M_ctr_q_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: init/autoTest/test_com/slowclock/M_ctr_q_reg[26]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: init/autoTest/test_m/slowclock/M_ctr_q_reg[26]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: init/autoTest/test_mod/slowclock/M_ctr_q_reg[26]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: init/autoTest/test_shift/slowclock/M_ctr_q_reg[26]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (74)
-------------------------------------------------
 There are 74 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (29)
-------------------------------
 There are 29 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -28.226     -448.544                     16                  938        0.152        0.000                      0                  938        4.500        0.000                       0                   368  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0             -28.226     -448.544                     16                  938        0.152        0.000                      0                  938        4.500        0.000                       0                   368  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           16  Failing Endpoints,  Worst Slack      -28.226ns,  Total Violation     -448.544ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -28.226ns  (required time - arrival time)
  Source:                 init/aluunitM/M_regB_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init/aluunitM/M_result_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        38.105ns  (logic 26.000ns (68.232%)  route 12.105ns (31.768%))
  Logic Levels:           93  (CARRY4=79 DSP48E1=1 LUT2=1 LUT3=11 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.551     5.135    init/aluunitM/clk_IBUF_BUFG
    SLICE_X52Y25         FDRE                                         r  init/aluunitM/M_regB_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y25         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  init/aluunitM/M_regB_q_reg[0]/Q
                         net (fo=58, routed)          0.470     6.123    init/aluunitM/aluunit/modulomod/out0_1[0]
    SLICE_X53Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.247 r  init/aluunitM/aluunit/modulomod/out0_i_320/O
                         net (fo=1, routed)           0.000     6.247    init/aluunitM/aluunit/modulomod/out0_i_320_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.779 r  init/aluunitM/aluunit/modulomod/out0_i_230__0/CO[3]
                         net (fo=1, routed)           0.000     6.779    init/aluunitM/aluunit/modulomod/out0_i_230__0_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  init/aluunitM/aluunit/modulomod/out0_i_146/CO[3]
                         net (fo=1, routed)           0.000     6.893    init/aluunitM/aluunit/modulomod/out0_i_146_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  init/aluunitM/aluunit/modulomod/out0_i_62__0/CO[3]
                         net (fo=1, routed)           0.000     7.007    init/aluunitM/aluunit/modulomod/out0_i_62__0_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  init/aluunitM/aluunit/modulomod/out0_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     7.121    init/aluunitM/aluunit/modulomod/out0_i_17__0_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.392 r  init/aluunitM/aluunit/modulomod/out0_i_1__1/CO[0]
                         net (fo=20, routed)          0.781     8.173    init/aluunitM/aluunit/modulomod/B[15]
    SLICE_X52Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     9.017 r  init/aluunitM/aluunit/modulomod/out0_i_239__0/CO[3]
                         net (fo=1, routed)           0.000     9.017    init/aluunitM/aluunit/modulomod/out0_i_239__0_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.134 r  init/aluunitM/aluunit/modulomod/out0_i_155__0/CO[3]
                         net (fo=1, routed)           0.000     9.134    init/aluunitM/aluunit/modulomod/out0_i_155__0_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.251 r  init/aluunitM/aluunit/modulomod/out0_i_71__0/CO[3]
                         net (fo=1, routed)           0.000     9.251    init/aluunitM/aluunit/modulomod/out0_i_71__0_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.368 r  init/aluunitM/aluunit/modulomod/out0_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     9.368    init/aluunitM/aluunit/modulomod/out0_i_18__0_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.525 r  init/aluunitM/aluunit/modulomod/out0_i_2__1/CO[1]
                         net (fo=20, routed)          0.726    10.251    init/aluunitM/aluunit/modulomod/B[14]
    SLICE_X51Y27         LUT3 (Prop_lut3_I0_O)        0.332    10.583 r  init/aluunitM/aluunit/modulomod/out0_i_326/O
                         net (fo=1, routed)           0.000    10.583    init/aluunitM/aluunit/modulomod/out0_i_326_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.133 r  init/aluunitM/aluunit/modulomod/out0_i_244/CO[3]
                         net (fo=1, routed)           0.000    11.133    init/aluunitM/aluunit/modulomod/out0_i_244_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.247 r  init/aluunitM/aluunit/modulomod/out0_i_160/CO[3]
                         net (fo=1, routed)           0.000    11.247    init/aluunitM/aluunit/modulomod/out0_i_160_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.361 r  init/aluunitM/aluunit/modulomod/out0_i_76__0/CO[3]
                         net (fo=1, routed)           0.000    11.361    init/aluunitM/aluunit/modulomod/out0_i_76__0_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.475 r  init/aluunitM/aluunit/modulomod/out0_i_21__0/CO[3]
                         net (fo=1, routed)           0.000    11.475    init/aluunitM/aluunit/modulomod/out0_i_21__0_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.632 r  init/aluunitM/aluunit/modulomod/out0_i_3__1/CO[1]
                         net (fo=20, routed)          0.715    12.347    init/aluunitM/aluunit/modulomod/B[13]
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.329    12.676 r  init/aluunitM/aluunit/modulomod/out0_i_329/O
                         net (fo=1, routed)           0.000    12.676    init/aluunitM/aluunit/modulomod/out0_i_329_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.209 r  init/aluunitM/aluunit/modulomod/out0_i_249/CO[3]
                         net (fo=1, routed)           0.000    13.209    init/aluunitM/aluunit/modulomod/out0_i_249_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.326 r  init/aluunitM/aluunit/modulomod/out0_i_165__0/CO[3]
                         net (fo=1, routed)           0.000    13.326    init/aluunitM/aluunit/modulomod/out0_i_165__0_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.443 r  init/aluunitM/aluunit/modulomod/out0_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.443    init/aluunitM/aluunit/modulomod/out0_i_81_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.560 r  init/aluunitM/aluunit/modulomod/out0_i_24__0/CO[3]
                         net (fo=1, routed)           0.000    13.560    init/aluunitM/aluunit/modulomod/out0_i_24__0_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.717 r  init/aluunitM/aluunit/modulomod/out0_i_4__1/CO[1]
                         net (fo=20, routed)          0.589    14.306    init/aluunitM/aluunit/modulomod/B[12]
    SLICE_X51Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    15.094 r  init/aluunitM/aluunit/modulomod/out0_i_254/CO[3]
                         net (fo=1, routed)           0.000    15.094    init/aluunitM/aluunit/modulomod/out0_i_254_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.208 r  init/aluunitM/aluunit/modulomod/out0_i_170__0/CO[3]
                         net (fo=1, routed)           0.000    15.208    init/aluunitM/aluunit/modulomod/out0_i_170__0_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.322 r  init/aluunitM/aluunit/modulomod/out0_i_86/CO[3]
                         net (fo=1, routed)           0.000    15.322    init/aluunitM/aluunit/modulomod/out0_i_86_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.436 r  init/aluunitM/aluunit/modulomod/out0_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.436    init/aluunitM/aluunit/modulomod/out0_i_27_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.593 r  init/aluunitM/aluunit/modulomod/out0_i_5__1/CO[1]
                         net (fo=20, routed)          0.812    16.405    init/aluunitM/aluunit/modulomod/B[11]
    SLICE_X53Y32         LUT3 (Prop_lut3_I0_O)        0.329    16.734 r  init/aluunitM/aluunit/modulomod/out0_i_263/O
                         net (fo=1, routed)           0.000    16.734    init/aluunitM/aluunit/modulomod/out0_i_263_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.266 r  init/aluunitM/aluunit/modulomod/out0_i_175__0/CO[3]
                         net (fo=1, routed)           0.000    17.266    init/aluunitM/aluunit/modulomod/out0_i_175__0_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.380 r  init/aluunitM/aluunit/modulomod/out0_i_91/CO[3]
                         net (fo=1, routed)           0.000    17.380    init/aluunitM/aluunit/modulomod/out0_i_91_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.494 r  init/aluunitM/aluunit/modulomod/out0_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.494    init/aluunitM/aluunit/modulomod/out0_i_30_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.651 r  init/aluunitM/aluunit/modulomod/out0_i_6__1/CO[1]
                         net (fo=20, routed)          0.587    18.238    init/aluunitM/aluunit/modulomod/B[10]
    SLICE_X55Y35         LUT3 (Prop_lut3_I0_O)        0.329    18.567 r  init/aluunitM/aluunit/modulomod/out0_i_338/O
                         net (fo=1, routed)           0.000    18.567    init/aluunitM/aluunit/modulomod/out0_i_338_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.117 r  init/aluunitM/aluunit/modulomod/out0_i_264/CO[3]
                         net (fo=1, routed)           0.000    19.117    init/aluunitM/aluunit/modulomod/out0_i_264_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.231 r  init/aluunitM/aluunit/modulomod/out0_i_180__0/CO[3]
                         net (fo=1, routed)           0.000    19.231    init/aluunitM/aluunit/modulomod/out0_i_180__0_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.345 r  init/aluunitM/aluunit/modulomod/out0_i_96/CO[3]
                         net (fo=1, routed)           0.000    19.345    init/aluunitM/aluunit/modulomod/out0_i_96_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.459 r  init/aluunitM/aluunit/modulomod/out0_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.459    init/aluunitM/aluunit/modulomod/out0_i_33_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.616 r  init/aluunitM/aluunit/modulomod/out0_i_7__1/CO[1]
                         net (fo=20, routed)          0.563    20.179    init/aluunitM/aluunit/modulomod/B[9]
    SLICE_X56Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    20.979 r  init/aluunitM/aluunit/modulomod/out0_i_269/CO[3]
                         net (fo=1, routed)           0.000    20.979    init/aluunitM/aluunit/modulomod/out0_i_269_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.096 r  init/aluunitM/aluunit/modulomod/out0_i_185__0/CO[3]
                         net (fo=1, routed)           0.000    21.096    init/aluunitM/aluunit/modulomod/out0_i_185__0_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.213 r  init/aluunitM/aluunit/modulomod/out0_i_101/CO[3]
                         net (fo=1, routed)           0.000    21.213    init/aluunitM/aluunit/modulomod/out0_i_101_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.330 r  init/aluunitM/aluunit/modulomod/out0_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.330    init/aluunitM/aluunit/modulomod/out0_i_36_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.487 r  init/aluunitM/aluunit/modulomod/out0_i_8__1/CO[1]
                         net (fo=20, routed)          0.529    22.016    init/aluunitM/aluunit/modulomod/B[8]
    SLICE_X57Y43         LUT3 (Prop_lut3_I0_O)        0.332    22.348 r  init/aluunitM/aluunit/modulomod/out0_i_344/O
                         net (fo=1, routed)           0.000    22.348    init/aluunitM/aluunit/modulomod/out0_i_344_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.898 r  init/aluunitM/aluunit/modulomod/out0_i_274/CO[3]
                         net (fo=1, routed)           0.000    22.898    init/aluunitM/aluunit/modulomod/out0_i_274_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.012 r  init/aluunitM/aluunit/modulomod/out0_i_190__0/CO[3]
                         net (fo=1, routed)           0.000    23.012    init/aluunitM/aluunit/modulomod/out0_i_190__0_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.126 r  init/aluunitM/aluunit/modulomod/out0_i_106/CO[3]
                         net (fo=1, routed)           0.000    23.126    init/aluunitM/aluunit/modulomod/out0_i_106_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.240 r  init/aluunitM/aluunit/modulomod/out0_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.240    init/aluunitM/aluunit/modulomod/out0_i_39_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.397 r  init/aluunitM/aluunit/modulomod/out0_i_9__1/CO[1]
                         net (fo=20, routed)          0.693    24.090    init/aluunitM/aluunit/modulomod/B[7]
    SLICE_X55Y45         LUT3 (Prop_lut3_I0_O)        0.329    24.419 r  init/aluunitM/aluunit/modulomod/out0_i_347/O
                         net (fo=1, routed)           0.000    24.419    init/aluunitM/aluunit/modulomod/out0_i_347_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.969 r  init/aluunitM/aluunit/modulomod/out0_i_279/CO[3]
                         net (fo=1, routed)           0.000    24.969    init/aluunitM/aluunit/modulomod/out0_i_279_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.083 r  init/aluunitM/aluunit/modulomod/out0_i_195__0/CO[3]
                         net (fo=1, routed)           0.000    25.083    init/aluunitM/aluunit/modulomod/out0_i_195__0_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.197 r  init/aluunitM/aluunit/modulomod/out0_i_111/CO[3]
                         net (fo=1, routed)           0.000    25.197    init/aluunitM/aluunit/modulomod/out0_i_111_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.311 r  init/aluunitM/aluunit/modulomod/out0_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.311    init/aluunitM/aluunit/modulomod/out0_i_42_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.468 r  init/aluunitM/aluunit/modulomod/out0_i_10__1/CO[1]
                         net (fo=20, routed)          0.851    26.318    init/aluunitM/aluunit/modulomod/B[6]
    SLICE_X53Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    27.103 r  init/aluunitM/aluunit/modulomod/out0_i_284/CO[3]
                         net (fo=1, routed)           0.000    27.103    init/aluunitM/aluunit/modulomod/out0_i_284_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.217 r  init/aluunitM/aluunit/modulomod/out0_i_200__0/CO[3]
                         net (fo=1, routed)           0.000    27.217    init/aluunitM/aluunit/modulomod/out0_i_200__0_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.331 r  init/aluunitM/aluunit/modulomod/out0_i_116/CO[3]
                         net (fo=1, routed)           0.000    27.331    init/aluunitM/aluunit/modulomod/out0_i_116_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.445 r  init/aluunitM/aluunit/modulomod/out0_i_45/CO[3]
                         net (fo=1, routed)           0.001    27.446    init/aluunitM/aluunit/modulomod/out0_i_45_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.603 r  init/aluunitM/aluunit/modulomod/out0_i_11__0/CO[1]
                         net (fo=20, routed)          0.641    28.244    init/aluunitM/aluunit/modulomod/B[5]
    SLICE_X52Y50         LUT3 (Prop_lut3_I0_O)        0.329    28.573 r  init/aluunitM/aluunit/modulomod/out0_i_351/O
                         net (fo=1, routed)           0.000    28.573    init/aluunitM/aluunit/modulomod/out0_i_351_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.949 r  init/aluunitM/aluunit/modulomod/out0_i_289/CO[3]
                         net (fo=1, routed)           0.000    28.949    init/aluunitM/aluunit/modulomod/out0_i_289_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.066 r  init/aluunitM/aluunit/modulomod/out0_i_205__0/CO[3]
                         net (fo=1, routed)           0.000    29.066    init/aluunitM/aluunit/modulomod/out0_i_205__0_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.183 r  init/aluunitM/aluunit/modulomod/out0_i_121/CO[3]
                         net (fo=1, routed)           0.000    29.183    init/aluunitM/aluunit/modulomod/out0_i_121_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.300 r  init/aluunitM/aluunit/modulomod/out0_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.300    init/aluunitM/aluunit/modulomod/out0_i_48_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.457 r  init/aluunitM/aluunit/modulomod/out0_i_12__0/CO[1]
                         net (fo=20, routed)          0.635    30.092    init/aluunitM/aluunit/modulomod/B[4]
    SLICE_X53Y53         LUT3 (Prop_lut3_I0_O)        0.332    30.424 r  init/aluunitM/aluunit/modulomod/out0_i_356/O
                         net (fo=1, routed)           0.000    30.424    init/aluunitM/aluunit/modulomod/out0_i_356_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.974 r  init/aluunitM/aluunit/modulomod/out0_i_294/CO[3]
                         net (fo=1, routed)           0.000    30.974    init/aluunitM/aluunit/modulomod/out0_i_294_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.088 r  init/aluunitM/aluunit/modulomod/out0_i_210__0/CO[3]
                         net (fo=1, routed)           0.000    31.088    init/aluunitM/aluunit/modulomod/out0_i_210__0_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.202 r  init/aluunitM/aluunit/modulomod/out0_i_126/CO[3]
                         net (fo=1, routed)           0.000    31.202    init/aluunitM/aluunit/modulomod/out0_i_126_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.316 r  init/aluunitM/aluunit/modulomod/out0_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.316    init/aluunitM/aluunit/modulomod/out0_i_51_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.473 r  init/aluunitM/aluunit/modulomod/out0_i_13__0/CO[1]
                         net (fo=20, routed)          0.557    32.030    init/aluunitM/aluunit/modulomod/B[3]
    SLICE_X51Y56         LUT3 (Prop_lut3_I0_O)        0.329    32.359 r  init/aluunitM/aluunit/modulomod/out0_i_359/O
                         net (fo=1, routed)           0.000    32.359    init/aluunitM/aluunit/modulomod/out0_i_359_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.909 r  init/aluunitM/aluunit/modulomod/out0_i_299/CO[3]
                         net (fo=1, routed)           0.000    32.909    init/aluunitM/aluunit/modulomod/out0_i_299_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.023 r  init/aluunitM/aluunit/modulomod/out0_i_215__0/CO[3]
                         net (fo=1, routed)           0.000    33.023    init/aluunitM/aluunit/modulomod/out0_i_215__0_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.137 r  init/aluunitM/aluunit/modulomod/out0_i_131/CO[3]
                         net (fo=1, routed)           0.000    33.137    init/aluunitM/aluunit/modulomod/out0_i_131_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.251 r  init/aluunitM/aluunit/modulomod/out0_i_54/CO[3]
                         net (fo=1, routed)           0.000    33.251    init/aluunitM/aluunit/modulomod/out0_i_54_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.408 r  init/aluunitM/aluunit/modulomod/out0_i_14__0/CO[1]
                         net (fo=20, routed)          0.669    34.076    init/aluunitM/aluunit/modulomod/B[2]
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.329    34.405 r  init/aluunitM/aluunit/modulomod/out0_i_362/O
                         net (fo=1, routed)           0.000    34.405    init/aluunitM/aluunit/modulomod/out0_i_362_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.938 r  init/aluunitM/aluunit/modulomod/out0_i_304/CO[3]
                         net (fo=1, routed)           0.000    34.938    init/aluunitM/aluunit/modulomod/out0_i_304_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.055 r  init/aluunitM/aluunit/modulomod/out0_i_220__0/CO[3]
                         net (fo=1, routed)           0.000    35.055    init/aluunitM/aluunit/modulomod/out0_i_220__0_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.172 r  init/aluunitM/aluunit/modulomod/out0_i_136/CO[3]
                         net (fo=1, routed)           0.000    35.172    init/aluunitM/aluunit/modulomod/out0_i_136_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.289 r  init/aluunitM/aluunit/modulomod/out0_i_57/CO[3]
                         net (fo=1, routed)           0.000    35.289    init/aluunitM/aluunit/modulomod/out0_i_57_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.446 r  init/aluunitM/aluunit/modulomod/out0_i_15__0/CO[1]
                         net (fo=20, routed)          0.826    36.273    init/aluunitM/aluunit/modulomod/B[1]
    SLICE_X53Y59         LUT3 (Prop_lut3_I0_O)        0.332    36.605 r  init/aluunitM/aluunit/modulomod/out0_i_366/O
                         net (fo=1, routed)           0.000    36.605    init/aluunitM/aluunit/modulomod/out0_i_366_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.137 r  init/aluunitM/aluunit/modulomod/out0_i_309/CO[3]
                         net (fo=1, routed)           0.000    37.137    init/aluunitM/aluunit/modulomod/out0_i_309_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.251 r  init/aluunitM/aluunit/modulomod/out0_i_225__0/CO[3]
                         net (fo=1, routed)           0.000    37.251    init/aluunitM/aluunit/modulomod/out0_i_225__0_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.365 r  init/aluunitM/aluunit/modulomod/out0_i_141/CO[3]
                         net (fo=1, routed)           0.000    37.365    init/aluunitM/aluunit/modulomod/out0_i_141_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.479 r  init/aluunitM/aluunit/modulomod/out0_i_60/CO[3]
                         net (fo=1, routed)           0.000    37.479    init/aluunitM/aluunit/modulomod/out0_i_60_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.750 r  init/aluunitM/aluunit/modulomod/out0_i_16__0/CO[0]
                         net (fo=1, routed)           0.683    38.433    init/aluunitM/aluunit/modulomod/B[0]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_B[0]_P[14])
                                                      3.905    42.338 r  init/aluunitM/aluunit/modulomod/out0/P[14]
                         net (fo=1, routed)           0.779    43.117    init/aluunitM/aluunit/multipliermod/P[14]
    SLICE_X55Y64         LUT5 (Prop_lut5_I3_O)        0.124    43.241 r  init/aluunitM/aluunit/multipliermod/M_result_q[14]_i_1_comp/O
                         net (fo=1, routed)           0.000    43.241    init/aluunitM/aluunit_n_21
    SLICE_X55Y64         FDRE                                         r  init/aluunitM/M_result_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.437    14.841    init/aluunitM/clk_IBUF_BUFG
    SLICE_X55Y64         FDRE                                         r  init/aluunitM/M_result_q_reg[14]/C
                         clock pessimism              0.179    15.021    
                         clock uncertainty           -0.035    14.985    
    SLICE_X55Y64         FDRE (Setup_fdre_C_D)        0.029    15.014    init/aluunitM/M_result_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                         -43.241    
  -------------------------------------------------------------------
                         slack                                -28.226    

Slack (VIOLATED) :        -28.222ns  (required time - arrival time)
  Source:                 init/aluunitM/M_regB_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init/aluunitM/M_result_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        38.100ns  (logic 26.000ns (68.241%)  route 12.100ns (31.758%))
  Logic Levels:           93  (CARRY4=79 DSP48E1=1 LUT2=1 LUT3=11 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.551     5.135    init/aluunitM/clk_IBUF_BUFG
    SLICE_X52Y25         FDRE                                         r  init/aluunitM/M_regB_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y25         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  init/aluunitM/M_regB_q_reg[0]/Q
                         net (fo=58, routed)          0.470     6.123    init/aluunitM/aluunit/modulomod/out0_1[0]
    SLICE_X53Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.247 r  init/aluunitM/aluunit/modulomod/out0_i_320/O
                         net (fo=1, routed)           0.000     6.247    init/aluunitM/aluunit/modulomod/out0_i_320_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.779 r  init/aluunitM/aluunit/modulomod/out0_i_230__0/CO[3]
                         net (fo=1, routed)           0.000     6.779    init/aluunitM/aluunit/modulomod/out0_i_230__0_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  init/aluunitM/aluunit/modulomod/out0_i_146/CO[3]
                         net (fo=1, routed)           0.000     6.893    init/aluunitM/aluunit/modulomod/out0_i_146_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  init/aluunitM/aluunit/modulomod/out0_i_62__0/CO[3]
                         net (fo=1, routed)           0.000     7.007    init/aluunitM/aluunit/modulomod/out0_i_62__0_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  init/aluunitM/aluunit/modulomod/out0_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     7.121    init/aluunitM/aluunit/modulomod/out0_i_17__0_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.392 r  init/aluunitM/aluunit/modulomod/out0_i_1__1/CO[0]
                         net (fo=20, routed)          0.781     8.173    init/aluunitM/aluunit/modulomod/B[15]
    SLICE_X52Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     9.017 r  init/aluunitM/aluunit/modulomod/out0_i_239__0/CO[3]
                         net (fo=1, routed)           0.000     9.017    init/aluunitM/aluunit/modulomod/out0_i_239__0_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.134 r  init/aluunitM/aluunit/modulomod/out0_i_155__0/CO[3]
                         net (fo=1, routed)           0.000     9.134    init/aluunitM/aluunit/modulomod/out0_i_155__0_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.251 r  init/aluunitM/aluunit/modulomod/out0_i_71__0/CO[3]
                         net (fo=1, routed)           0.000     9.251    init/aluunitM/aluunit/modulomod/out0_i_71__0_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.368 r  init/aluunitM/aluunit/modulomod/out0_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     9.368    init/aluunitM/aluunit/modulomod/out0_i_18__0_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.525 r  init/aluunitM/aluunit/modulomod/out0_i_2__1/CO[1]
                         net (fo=20, routed)          0.726    10.251    init/aluunitM/aluunit/modulomod/B[14]
    SLICE_X51Y27         LUT3 (Prop_lut3_I0_O)        0.332    10.583 r  init/aluunitM/aluunit/modulomod/out0_i_326/O
                         net (fo=1, routed)           0.000    10.583    init/aluunitM/aluunit/modulomod/out0_i_326_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.133 r  init/aluunitM/aluunit/modulomod/out0_i_244/CO[3]
                         net (fo=1, routed)           0.000    11.133    init/aluunitM/aluunit/modulomod/out0_i_244_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.247 r  init/aluunitM/aluunit/modulomod/out0_i_160/CO[3]
                         net (fo=1, routed)           0.000    11.247    init/aluunitM/aluunit/modulomod/out0_i_160_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.361 r  init/aluunitM/aluunit/modulomod/out0_i_76__0/CO[3]
                         net (fo=1, routed)           0.000    11.361    init/aluunitM/aluunit/modulomod/out0_i_76__0_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.475 r  init/aluunitM/aluunit/modulomod/out0_i_21__0/CO[3]
                         net (fo=1, routed)           0.000    11.475    init/aluunitM/aluunit/modulomod/out0_i_21__0_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.632 r  init/aluunitM/aluunit/modulomod/out0_i_3__1/CO[1]
                         net (fo=20, routed)          0.715    12.347    init/aluunitM/aluunit/modulomod/B[13]
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.329    12.676 r  init/aluunitM/aluunit/modulomod/out0_i_329/O
                         net (fo=1, routed)           0.000    12.676    init/aluunitM/aluunit/modulomod/out0_i_329_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.209 r  init/aluunitM/aluunit/modulomod/out0_i_249/CO[3]
                         net (fo=1, routed)           0.000    13.209    init/aluunitM/aluunit/modulomod/out0_i_249_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.326 r  init/aluunitM/aluunit/modulomod/out0_i_165__0/CO[3]
                         net (fo=1, routed)           0.000    13.326    init/aluunitM/aluunit/modulomod/out0_i_165__0_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.443 r  init/aluunitM/aluunit/modulomod/out0_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.443    init/aluunitM/aluunit/modulomod/out0_i_81_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.560 r  init/aluunitM/aluunit/modulomod/out0_i_24__0/CO[3]
                         net (fo=1, routed)           0.000    13.560    init/aluunitM/aluunit/modulomod/out0_i_24__0_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.717 r  init/aluunitM/aluunit/modulomod/out0_i_4__1/CO[1]
                         net (fo=20, routed)          0.589    14.306    init/aluunitM/aluunit/modulomod/B[12]
    SLICE_X51Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    15.094 r  init/aluunitM/aluunit/modulomod/out0_i_254/CO[3]
                         net (fo=1, routed)           0.000    15.094    init/aluunitM/aluunit/modulomod/out0_i_254_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.208 r  init/aluunitM/aluunit/modulomod/out0_i_170__0/CO[3]
                         net (fo=1, routed)           0.000    15.208    init/aluunitM/aluunit/modulomod/out0_i_170__0_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.322 r  init/aluunitM/aluunit/modulomod/out0_i_86/CO[3]
                         net (fo=1, routed)           0.000    15.322    init/aluunitM/aluunit/modulomod/out0_i_86_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.436 r  init/aluunitM/aluunit/modulomod/out0_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.436    init/aluunitM/aluunit/modulomod/out0_i_27_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.593 r  init/aluunitM/aluunit/modulomod/out0_i_5__1/CO[1]
                         net (fo=20, routed)          0.812    16.405    init/aluunitM/aluunit/modulomod/B[11]
    SLICE_X53Y32         LUT3 (Prop_lut3_I0_O)        0.329    16.734 r  init/aluunitM/aluunit/modulomod/out0_i_263/O
                         net (fo=1, routed)           0.000    16.734    init/aluunitM/aluunit/modulomod/out0_i_263_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.266 r  init/aluunitM/aluunit/modulomod/out0_i_175__0/CO[3]
                         net (fo=1, routed)           0.000    17.266    init/aluunitM/aluunit/modulomod/out0_i_175__0_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.380 r  init/aluunitM/aluunit/modulomod/out0_i_91/CO[3]
                         net (fo=1, routed)           0.000    17.380    init/aluunitM/aluunit/modulomod/out0_i_91_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.494 r  init/aluunitM/aluunit/modulomod/out0_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.494    init/aluunitM/aluunit/modulomod/out0_i_30_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.651 r  init/aluunitM/aluunit/modulomod/out0_i_6__1/CO[1]
                         net (fo=20, routed)          0.587    18.238    init/aluunitM/aluunit/modulomod/B[10]
    SLICE_X55Y35         LUT3 (Prop_lut3_I0_O)        0.329    18.567 r  init/aluunitM/aluunit/modulomod/out0_i_338/O
                         net (fo=1, routed)           0.000    18.567    init/aluunitM/aluunit/modulomod/out0_i_338_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.117 r  init/aluunitM/aluunit/modulomod/out0_i_264/CO[3]
                         net (fo=1, routed)           0.000    19.117    init/aluunitM/aluunit/modulomod/out0_i_264_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.231 r  init/aluunitM/aluunit/modulomod/out0_i_180__0/CO[3]
                         net (fo=1, routed)           0.000    19.231    init/aluunitM/aluunit/modulomod/out0_i_180__0_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.345 r  init/aluunitM/aluunit/modulomod/out0_i_96/CO[3]
                         net (fo=1, routed)           0.000    19.345    init/aluunitM/aluunit/modulomod/out0_i_96_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.459 r  init/aluunitM/aluunit/modulomod/out0_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.459    init/aluunitM/aluunit/modulomod/out0_i_33_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.616 r  init/aluunitM/aluunit/modulomod/out0_i_7__1/CO[1]
                         net (fo=20, routed)          0.563    20.179    init/aluunitM/aluunit/modulomod/B[9]
    SLICE_X56Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    20.979 r  init/aluunitM/aluunit/modulomod/out0_i_269/CO[3]
                         net (fo=1, routed)           0.000    20.979    init/aluunitM/aluunit/modulomod/out0_i_269_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.096 r  init/aluunitM/aluunit/modulomod/out0_i_185__0/CO[3]
                         net (fo=1, routed)           0.000    21.096    init/aluunitM/aluunit/modulomod/out0_i_185__0_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.213 r  init/aluunitM/aluunit/modulomod/out0_i_101/CO[3]
                         net (fo=1, routed)           0.000    21.213    init/aluunitM/aluunit/modulomod/out0_i_101_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.330 r  init/aluunitM/aluunit/modulomod/out0_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.330    init/aluunitM/aluunit/modulomod/out0_i_36_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.487 r  init/aluunitM/aluunit/modulomod/out0_i_8__1/CO[1]
                         net (fo=20, routed)          0.529    22.016    init/aluunitM/aluunit/modulomod/B[8]
    SLICE_X57Y43         LUT3 (Prop_lut3_I0_O)        0.332    22.348 r  init/aluunitM/aluunit/modulomod/out0_i_344/O
                         net (fo=1, routed)           0.000    22.348    init/aluunitM/aluunit/modulomod/out0_i_344_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.898 r  init/aluunitM/aluunit/modulomod/out0_i_274/CO[3]
                         net (fo=1, routed)           0.000    22.898    init/aluunitM/aluunit/modulomod/out0_i_274_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.012 r  init/aluunitM/aluunit/modulomod/out0_i_190__0/CO[3]
                         net (fo=1, routed)           0.000    23.012    init/aluunitM/aluunit/modulomod/out0_i_190__0_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.126 r  init/aluunitM/aluunit/modulomod/out0_i_106/CO[3]
                         net (fo=1, routed)           0.000    23.126    init/aluunitM/aluunit/modulomod/out0_i_106_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.240 r  init/aluunitM/aluunit/modulomod/out0_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.240    init/aluunitM/aluunit/modulomod/out0_i_39_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.397 r  init/aluunitM/aluunit/modulomod/out0_i_9__1/CO[1]
                         net (fo=20, routed)          0.693    24.090    init/aluunitM/aluunit/modulomod/B[7]
    SLICE_X55Y45         LUT3 (Prop_lut3_I0_O)        0.329    24.419 r  init/aluunitM/aluunit/modulomod/out0_i_347/O
                         net (fo=1, routed)           0.000    24.419    init/aluunitM/aluunit/modulomod/out0_i_347_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.969 r  init/aluunitM/aluunit/modulomod/out0_i_279/CO[3]
                         net (fo=1, routed)           0.000    24.969    init/aluunitM/aluunit/modulomod/out0_i_279_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.083 r  init/aluunitM/aluunit/modulomod/out0_i_195__0/CO[3]
                         net (fo=1, routed)           0.000    25.083    init/aluunitM/aluunit/modulomod/out0_i_195__0_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.197 r  init/aluunitM/aluunit/modulomod/out0_i_111/CO[3]
                         net (fo=1, routed)           0.000    25.197    init/aluunitM/aluunit/modulomod/out0_i_111_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.311 r  init/aluunitM/aluunit/modulomod/out0_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.311    init/aluunitM/aluunit/modulomod/out0_i_42_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.468 r  init/aluunitM/aluunit/modulomod/out0_i_10__1/CO[1]
                         net (fo=20, routed)          0.851    26.318    init/aluunitM/aluunit/modulomod/B[6]
    SLICE_X53Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    27.103 r  init/aluunitM/aluunit/modulomod/out0_i_284/CO[3]
                         net (fo=1, routed)           0.000    27.103    init/aluunitM/aluunit/modulomod/out0_i_284_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.217 r  init/aluunitM/aluunit/modulomod/out0_i_200__0/CO[3]
                         net (fo=1, routed)           0.000    27.217    init/aluunitM/aluunit/modulomod/out0_i_200__0_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.331 r  init/aluunitM/aluunit/modulomod/out0_i_116/CO[3]
                         net (fo=1, routed)           0.000    27.331    init/aluunitM/aluunit/modulomod/out0_i_116_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.445 r  init/aluunitM/aluunit/modulomod/out0_i_45/CO[3]
                         net (fo=1, routed)           0.001    27.446    init/aluunitM/aluunit/modulomod/out0_i_45_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.603 r  init/aluunitM/aluunit/modulomod/out0_i_11__0/CO[1]
                         net (fo=20, routed)          0.641    28.244    init/aluunitM/aluunit/modulomod/B[5]
    SLICE_X52Y50         LUT3 (Prop_lut3_I0_O)        0.329    28.573 r  init/aluunitM/aluunit/modulomod/out0_i_351/O
                         net (fo=1, routed)           0.000    28.573    init/aluunitM/aluunit/modulomod/out0_i_351_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.949 r  init/aluunitM/aluunit/modulomod/out0_i_289/CO[3]
                         net (fo=1, routed)           0.000    28.949    init/aluunitM/aluunit/modulomod/out0_i_289_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.066 r  init/aluunitM/aluunit/modulomod/out0_i_205__0/CO[3]
                         net (fo=1, routed)           0.000    29.066    init/aluunitM/aluunit/modulomod/out0_i_205__0_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.183 r  init/aluunitM/aluunit/modulomod/out0_i_121/CO[3]
                         net (fo=1, routed)           0.000    29.183    init/aluunitM/aluunit/modulomod/out0_i_121_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.300 r  init/aluunitM/aluunit/modulomod/out0_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.300    init/aluunitM/aluunit/modulomod/out0_i_48_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.457 r  init/aluunitM/aluunit/modulomod/out0_i_12__0/CO[1]
                         net (fo=20, routed)          0.635    30.092    init/aluunitM/aluunit/modulomod/B[4]
    SLICE_X53Y53         LUT3 (Prop_lut3_I0_O)        0.332    30.424 r  init/aluunitM/aluunit/modulomod/out0_i_356/O
                         net (fo=1, routed)           0.000    30.424    init/aluunitM/aluunit/modulomod/out0_i_356_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.974 r  init/aluunitM/aluunit/modulomod/out0_i_294/CO[3]
                         net (fo=1, routed)           0.000    30.974    init/aluunitM/aluunit/modulomod/out0_i_294_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.088 r  init/aluunitM/aluunit/modulomod/out0_i_210__0/CO[3]
                         net (fo=1, routed)           0.000    31.088    init/aluunitM/aluunit/modulomod/out0_i_210__0_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.202 r  init/aluunitM/aluunit/modulomod/out0_i_126/CO[3]
                         net (fo=1, routed)           0.000    31.202    init/aluunitM/aluunit/modulomod/out0_i_126_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.316 r  init/aluunitM/aluunit/modulomod/out0_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.316    init/aluunitM/aluunit/modulomod/out0_i_51_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.473 r  init/aluunitM/aluunit/modulomod/out0_i_13__0/CO[1]
                         net (fo=20, routed)          0.557    32.030    init/aluunitM/aluunit/modulomod/B[3]
    SLICE_X51Y56         LUT3 (Prop_lut3_I0_O)        0.329    32.359 r  init/aluunitM/aluunit/modulomod/out0_i_359/O
                         net (fo=1, routed)           0.000    32.359    init/aluunitM/aluunit/modulomod/out0_i_359_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.909 r  init/aluunitM/aluunit/modulomod/out0_i_299/CO[3]
                         net (fo=1, routed)           0.000    32.909    init/aluunitM/aluunit/modulomod/out0_i_299_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.023 r  init/aluunitM/aluunit/modulomod/out0_i_215__0/CO[3]
                         net (fo=1, routed)           0.000    33.023    init/aluunitM/aluunit/modulomod/out0_i_215__0_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.137 r  init/aluunitM/aluunit/modulomod/out0_i_131/CO[3]
                         net (fo=1, routed)           0.000    33.137    init/aluunitM/aluunit/modulomod/out0_i_131_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.251 r  init/aluunitM/aluunit/modulomod/out0_i_54/CO[3]
                         net (fo=1, routed)           0.000    33.251    init/aluunitM/aluunit/modulomod/out0_i_54_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.408 r  init/aluunitM/aluunit/modulomod/out0_i_14__0/CO[1]
                         net (fo=20, routed)          0.669    34.076    init/aluunitM/aluunit/modulomod/B[2]
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.329    34.405 r  init/aluunitM/aluunit/modulomod/out0_i_362/O
                         net (fo=1, routed)           0.000    34.405    init/aluunitM/aluunit/modulomod/out0_i_362_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.938 r  init/aluunitM/aluunit/modulomod/out0_i_304/CO[3]
                         net (fo=1, routed)           0.000    34.938    init/aluunitM/aluunit/modulomod/out0_i_304_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.055 r  init/aluunitM/aluunit/modulomod/out0_i_220__0/CO[3]
                         net (fo=1, routed)           0.000    35.055    init/aluunitM/aluunit/modulomod/out0_i_220__0_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.172 r  init/aluunitM/aluunit/modulomod/out0_i_136/CO[3]
                         net (fo=1, routed)           0.000    35.172    init/aluunitM/aluunit/modulomod/out0_i_136_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.289 r  init/aluunitM/aluunit/modulomod/out0_i_57/CO[3]
                         net (fo=1, routed)           0.000    35.289    init/aluunitM/aluunit/modulomod/out0_i_57_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.446 r  init/aluunitM/aluunit/modulomod/out0_i_15__0/CO[1]
                         net (fo=20, routed)          0.826    36.273    init/aluunitM/aluunit/modulomod/B[1]
    SLICE_X53Y59         LUT3 (Prop_lut3_I0_O)        0.332    36.605 r  init/aluunitM/aluunit/modulomod/out0_i_366/O
                         net (fo=1, routed)           0.000    36.605    init/aluunitM/aluunit/modulomod/out0_i_366_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.137 r  init/aluunitM/aluunit/modulomod/out0_i_309/CO[3]
                         net (fo=1, routed)           0.000    37.137    init/aluunitM/aluunit/modulomod/out0_i_309_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.251 r  init/aluunitM/aluunit/modulomod/out0_i_225__0/CO[3]
                         net (fo=1, routed)           0.000    37.251    init/aluunitM/aluunit/modulomod/out0_i_225__0_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.365 r  init/aluunitM/aluunit/modulomod/out0_i_141/CO[3]
                         net (fo=1, routed)           0.000    37.365    init/aluunitM/aluunit/modulomod/out0_i_141_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.479 r  init/aluunitM/aluunit/modulomod/out0_i_60/CO[3]
                         net (fo=1, routed)           0.000    37.479    init/aluunitM/aluunit/modulomod/out0_i_60_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.750 r  init/aluunitM/aluunit/modulomod/out0_i_16__0/CO[0]
                         net (fo=1, routed)           0.683    38.433    init/aluunitM/aluunit/modulomod/B[0]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_B[0]_P[6])
                                                      3.905    42.338 r  init/aluunitM/aluunit/modulomod/out0/P[6]
                         net (fo=1, routed)           0.773    43.111    init/aluunitM/aluunit/multipliermod/P[6]
    SLICE_X57Y68         LUT5 (Prop_lut5_I3_O)        0.124    43.235 r  init/aluunitM/aluunit/multipliermod/M_result_q[6]_i_1_comp/O
                         net (fo=1, routed)           0.000    43.235    init/aluunitM/aluunit_n_29
    SLICE_X57Y68         FDRE                                         r  init/aluunitM/M_result_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.433    14.837    init/aluunitM/clk_IBUF_BUFG
    SLICE_X57Y68         FDRE                                         r  init/aluunitM/M_result_q_reg[6]/C
                         clock pessimism              0.179    15.017    
                         clock uncertainty           -0.035    14.981    
    SLICE_X57Y68         FDRE (Setup_fdre_C_D)        0.032    15.013    init/aluunitM/M_result_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -43.236    
  -------------------------------------------------------------------
                         slack                                -28.222    

Slack (VIOLATED) :        -28.093ns  (required time - arrival time)
  Source:                 init/aluunitM/M_regB_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init/aluunitM/M_result_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        37.972ns  (logic 26.000ns (68.472%)  route 11.972ns (31.528%))
  Logic Levels:           93  (CARRY4=79 DSP48E1=1 LUT2=1 LUT3=11 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.551     5.135    init/aluunitM/clk_IBUF_BUFG
    SLICE_X52Y25         FDRE                                         r  init/aluunitM/M_regB_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y25         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  init/aluunitM/M_regB_q_reg[0]/Q
                         net (fo=58, routed)          0.470     6.123    init/aluunitM/aluunit/modulomod/out0_1[0]
    SLICE_X53Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.247 r  init/aluunitM/aluunit/modulomod/out0_i_320/O
                         net (fo=1, routed)           0.000     6.247    init/aluunitM/aluunit/modulomod/out0_i_320_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.779 r  init/aluunitM/aluunit/modulomod/out0_i_230__0/CO[3]
                         net (fo=1, routed)           0.000     6.779    init/aluunitM/aluunit/modulomod/out0_i_230__0_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  init/aluunitM/aluunit/modulomod/out0_i_146/CO[3]
                         net (fo=1, routed)           0.000     6.893    init/aluunitM/aluunit/modulomod/out0_i_146_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  init/aluunitM/aluunit/modulomod/out0_i_62__0/CO[3]
                         net (fo=1, routed)           0.000     7.007    init/aluunitM/aluunit/modulomod/out0_i_62__0_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  init/aluunitM/aluunit/modulomod/out0_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     7.121    init/aluunitM/aluunit/modulomod/out0_i_17__0_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.392 r  init/aluunitM/aluunit/modulomod/out0_i_1__1/CO[0]
                         net (fo=20, routed)          0.781     8.173    init/aluunitM/aluunit/modulomod/B[15]
    SLICE_X52Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     9.017 r  init/aluunitM/aluunit/modulomod/out0_i_239__0/CO[3]
                         net (fo=1, routed)           0.000     9.017    init/aluunitM/aluunit/modulomod/out0_i_239__0_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.134 r  init/aluunitM/aluunit/modulomod/out0_i_155__0/CO[3]
                         net (fo=1, routed)           0.000     9.134    init/aluunitM/aluunit/modulomod/out0_i_155__0_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.251 r  init/aluunitM/aluunit/modulomod/out0_i_71__0/CO[3]
                         net (fo=1, routed)           0.000     9.251    init/aluunitM/aluunit/modulomod/out0_i_71__0_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.368 r  init/aluunitM/aluunit/modulomod/out0_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     9.368    init/aluunitM/aluunit/modulomod/out0_i_18__0_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.525 r  init/aluunitM/aluunit/modulomod/out0_i_2__1/CO[1]
                         net (fo=20, routed)          0.726    10.251    init/aluunitM/aluunit/modulomod/B[14]
    SLICE_X51Y27         LUT3 (Prop_lut3_I0_O)        0.332    10.583 r  init/aluunitM/aluunit/modulomod/out0_i_326/O
                         net (fo=1, routed)           0.000    10.583    init/aluunitM/aluunit/modulomod/out0_i_326_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.133 r  init/aluunitM/aluunit/modulomod/out0_i_244/CO[3]
                         net (fo=1, routed)           0.000    11.133    init/aluunitM/aluunit/modulomod/out0_i_244_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.247 r  init/aluunitM/aluunit/modulomod/out0_i_160/CO[3]
                         net (fo=1, routed)           0.000    11.247    init/aluunitM/aluunit/modulomod/out0_i_160_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.361 r  init/aluunitM/aluunit/modulomod/out0_i_76__0/CO[3]
                         net (fo=1, routed)           0.000    11.361    init/aluunitM/aluunit/modulomod/out0_i_76__0_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.475 r  init/aluunitM/aluunit/modulomod/out0_i_21__0/CO[3]
                         net (fo=1, routed)           0.000    11.475    init/aluunitM/aluunit/modulomod/out0_i_21__0_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.632 r  init/aluunitM/aluunit/modulomod/out0_i_3__1/CO[1]
                         net (fo=20, routed)          0.715    12.347    init/aluunitM/aluunit/modulomod/B[13]
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.329    12.676 r  init/aluunitM/aluunit/modulomod/out0_i_329/O
                         net (fo=1, routed)           0.000    12.676    init/aluunitM/aluunit/modulomod/out0_i_329_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.209 r  init/aluunitM/aluunit/modulomod/out0_i_249/CO[3]
                         net (fo=1, routed)           0.000    13.209    init/aluunitM/aluunit/modulomod/out0_i_249_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.326 r  init/aluunitM/aluunit/modulomod/out0_i_165__0/CO[3]
                         net (fo=1, routed)           0.000    13.326    init/aluunitM/aluunit/modulomod/out0_i_165__0_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.443 r  init/aluunitM/aluunit/modulomod/out0_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.443    init/aluunitM/aluunit/modulomod/out0_i_81_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.560 r  init/aluunitM/aluunit/modulomod/out0_i_24__0/CO[3]
                         net (fo=1, routed)           0.000    13.560    init/aluunitM/aluunit/modulomod/out0_i_24__0_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.717 r  init/aluunitM/aluunit/modulomod/out0_i_4__1/CO[1]
                         net (fo=20, routed)          0.589    14.306    init/aluunitM/aluunit/modulomod/B[12]
    SLICE_X51Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    15.094 r  init/aluunitM/aluunit/modulomod/out0_i_254/CO[3]
                         net (fo=1, routed)           0.000    15.094    init/aluunitM/aluunit/modulomod/out0_i_254_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.208 r  init/aluunitM/aluunit/modulomod/out0_i_170__0/CO[3]
                         net (fo=1, routed)           0.000    15.208    init/aluunitM/aluunit/modulomod/out0_i_170__0_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.322 r  init/aluunitM/aluunit/modulomod/out0_i_86/CO[3]
                         net (fo=1, routed)           0.000    15.322    init/aluunitM/aluunit/modulomod/out0_i_86_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.436 r  init/aluunitM/aluunit/modulomod/out0_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.436    init/aluunitM/aluunit/modulomod/out0_i_27_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.593 r  init/aluunitM/aluunit/modulomod/out0_i_5__1/CO[1]
                         net (fo=20, routed)          0.812    16.405    init/aluunitM/aluunit/modulomod/B[11]
    SLICE_X53Y32         LUT3 (Prop_lut3_I0_O)        0.329    16.734 r  init/aluunitM/aluunit/modulomod/out0_i_263/O
                         net (fo=1, routed)           0.000    16.734    init/aluunitM/aluunit/modulomod/out0_i_263_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.266 r  init/aluunitM/aluunit/modulomod/out0_i_175__0/CO[3]
                         net (fo=1, routed)           0.000    17.266    init/aluunitM/aluunit/modulomod/out0_i_175__0_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.380 r  init/aluunitM/aluunit/modulomod/out0_i_91/CO[3]
                         net (fo=1, routed)           0.000    17.380    init/aluunitM/aluunit/modulomod/out0_i_91_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.494 r  init/aluunitM/aluunit/modulomod/out0_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.494    init/aluunitM/aluunit/modulomod/out0_i_30_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.651 r  init/aluunitM/aluunit/modulomod/out0_i_6__1/CO[1]
                         net (fo=20, routed)          0.587    18.238    init/aluunitM/aluunit/modulomod/B[10]
    SLICE_X55Y35         LUT3 (Prop_lut3_I0_O)        0.329    18.567 r  init/aluunitM/aluunit/modulomod/out0_i_338/O
                         net (fo=1, routed)           0.000    18.567    init/aluunitM/aluunit/modulomod/out0_i_338_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.117 r  init/aluunitM/aluunit/modulomod/out0_i_264/CO[3]
                         net (fo=1, routed)           0.000    19.117    init/aluunitM/aluunit/modulomod/out0_i_264_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.231 r  init/aluunitM/aluunit/modulomod/out0_i_180__0/CO[3]
                         net (fo=1, routed)           0.000    19.231    init/aluunitM/aluunit/modulomod/out0_i_180__0_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.345 r  init/aluunitM/aluunit/modulomod/out0_i_96/CO[3]
                         net (fo=1, routed)           0.000    19.345    init/aluunitM/aluunit/modulomod/out0_i_96_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.459 r  init/aluunitM/aluunit/modulomod/out0_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.459    init/aluunitM/aluunit/modulomod/out0_i_33_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.616 r  init/aluunitM/aluunit/modulomod/out0_i_7__1/CO[1]
                         net (fo=20, routed)          0.563    20.179    init/aluunitM/aluunit/modulomod/B[9]
    SLICE_X56Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    20.979 r  init/aluunitM/aluunit/modulomod/out0_i_269/CO[3]
                         net (fo=1, routed)           0.000    20.979    init/aluunitM/aluunit/modulomod/out0_i_269_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.096 r  init/aluunitM/aluunit/modulomod/out0_i_185__0/CO[3]
                         net (fo=1, routed)           0.000    21.096    init/aluunitM/aluunit/modulomod/out0_i_185__0_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.213 r  init/aluunitM/aluunit/modulomod/out0_i_101/CO[3]
                         net (fo=1, routed)           0.000    21.213    init/aluunitM/aluunit/modulomod/out0_i_101_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.330 r  init/aluunitM/aluunit/modulomod/out0_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.330    init/aluunitM/aluunit/modulomod/out0_i_36_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.487 r  init/aluunitM/aluunit/modulomod/out0_i_8__1/CO[1]
                         net (fo=20, routed)          0.529    22.016    init/aluunitM/aluunit/modulomod/B[8]
    SLICE_X57Y43         LUT3 (Prop_lut3_I0_O)        0.332    22.348 r  init/aluunitM/aluunit/modulomod/out0_i_344/O
                         net (fo=1, routed)           0.000    22.348    init/aluunitM/aluunit/modulomod/out0_i_344_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.898 r  init/aluunitM/aluunit/modulomod/out0_i_274/CO[3]
                         net (fo=1, routed)           0.000    22.898    init/aluunitM/aluunit/modulomod/out0_i_274_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.012 r  init/aluunitM/aluunit/modulomod/out0_i_190__0/CO[3]
                         net (fo=1, routed)           0.000    23.012    init/aluunitM/aluunit/modulomod/out0_i_190__0_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.126 r  init/aluunitM/aluunit/modulomod/out0_i_106/CO[3]
                         net (fo=1, routed)           0.000    23.126    init/aluunitM/aluunit/modulomod/out0_i_106_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.240 r  init/aluunitM/aluunit/modulomod/out0_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.240    init/aluunitM/aluunit/modulomod/out0_i_39_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.397 r  init/aluunitM/aluunit/modulomod/out0_i_9__1/CO[1]
                         net (fo=20, routed)          0.693    24.090    init/aluunitM/aluunit/modulomod/B[7]
    SLICE_X55Y45         LUT3 (Prop_lut3_I0_O)        0.329    24.419 r  init/aluunitM/aluunit/modulomod/out0_i_347/O
                         net (fo=1, routed)           0.000    24.419    init/aluunitM/aluunit/modulomod/out0_i_347_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.969 r  init/aluunitM/aluunit/modulomod/out0_i_279/CO[3]
                         net (fo=1, routed)           0.000    24.969    init/aluunitM/aluunit/modulomod/out0_i_279_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.083 r  init/aluunitM/aluunit/modulomod/out0_i_195__0/CO[3]
                         net (fo=1, routed)           0.000    25.083    init/aluunitM/aluunit/modulomod/out0_i_195__0_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.197 r  init/aluunitM/aluunit/modulomod/out0_i_111/CO[3]
                         net (fo=1, routed)           0.000    25.197    init/aluunitM/aluunit/modulomod/out0_i_111_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.311 r  init/aluunitM/aluunit/modulomod/out0_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.311    init/aluunitM/aluunit/modulomod/out0_i_42_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.468 r  init/aluunitM/aluunit/modulomod/out0_i_10__1/CO[1]
                         net (fo=20, routed)          0.851    26.318    init/aluunitM/aluunit/modulomod/B[6]
    SLICE_X53Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    27.103 r  init/aluunitM/aluunit/modulomod/out0_i_284/CO[3]
                         net (fo=1, routed)           0.000    27.103    init/aluunitM/aluunit/modulomod/out0_i_284_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.217 r  init/aluunitM/aluunit/modulomod/out0_i_200__0/CO[3]
                         net (fo=1, routed)           0.000    27.217    init/aluunitM/aluunit/modulomod/out0_i_200__0_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.331 r  init/aluunitM/aluunit/modulomod/out0_i_116/CO[3]
                         net (fo=1, routed)           0.000    27.331    init/aluunitM/aluunit/modulomod/out0_i_116_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.445 r  init/aluunitM/aluunit/modulomod/out0_i_45/CO[3]
                         net (fo=1, routed)           0.001    27.446    init/aluunitM/aluunit/modulomod/out0_i_45_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.603 r  init/aluunitM/aluunit/modulomod/out0_i_11__0/CO[1]
                         net (fo=20, routed)          0.641    28.244    init/aluunitM/aluunit/modulomod/B[5]
    SLICE_X52Y50         LUT3 (Prop_lut3_I0_O)        0.329    28.573 r  init/aluunitM/aluunit/modulomod/out0_i_351/O
                         net (fo=1, routed)           0.000    28.573    init/aluunitM/aluunit/modulomod/out0_i_351_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.949 r  init/aluunitM/aluunit/modulomod/out0_i_289/CO[3]
                         net (fo=1, routed)           0.000    28.949    init/aluunitM/aluunit/modulomod/out0_i_289_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.066 r  init/aluunitM/aluunit/modulomod/out0_i_205__0/CO[3]
                         net (fo=1, routed)           0.000    29.066    init/aluunitM/aluunit/modulomod/out0_i_205__0_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.183 r  init/aluunitM/aluunit/modulomod/out0_i_121/CO[3]
                         net (fo=1, routed)           0.000    29.183    init/aluunitM/aluunit/modulomod/out0_i_121_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.300 r  init/aluunitM/aluunit/modulomod/out0_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.300    init/aluunitM/aluunit/modulomod/out0_i_48_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.457 r  init/aluunitM/aluunit/modulomod/out0_i_12__0/CO[1]
                         net (fo=20, routed)          0.635    30.092    init/aluunitM/aluunit/modulomod/B[4]
    SLICE_X53Y53         LUT3 (Prop_lut3_I0_O)        0.332    30.424 r  init/aluunitM/aluunit/modulomod/out0_i_356/O
                         net (fo=1, routed)           0.000    30.424    init/aluunitM/aluunit/modulomod/out0_i_356_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.974 r  init/aluunitM/aluunit/modulomod/out0_i_294/CO[3]
                         net (fo=1, routed)           0.000    30.974    init/aluunitM/aluunit/modulomod/out0_i_294_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.088 r  init/aluunitM/aluunit/modulomod/out0_i_210__0/CO[3]
                         net (fo=1, routed)           0.000    31.088    init/aluunitM/aluunit/modulomod/out0_i_210__0_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.202 r  init/aluunitM/aluunit/modulomod/out0_i_126/CO[3]
                         net (fo=1, routed)           0.000    31.202    init/aluunitM/aluunit/modulomod/out0_i_126_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.316 r  init/aluunitM/aluunit/modulomod/out0_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.316    init/aluunitM/aluunit/modulomod/out0_i_51_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.473 r  init/aluunitM/aluunit/modulomod/out0_i_13__0/CO[1]
                         net (fo=20, routed)          0.557    32.030    init/aluunitM/aluunit/modulomod/B[3]
    SLICE_X51Y56         LUT3 (Prop_lut3_I0_O)        0.329    32.359 r  init/aluunitM/aluunit/modulomod/out0_i_359/O
                         net (fo=1, routed)           0.000    32.359    init/aluunitM/aluunit/modulomod/out0_i_359_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.909 r  init/aluunitM/aluunit/modulomod/out0_i_299/CO[3]
                         net (fo=1, routed)           0.000    32.909    init/aluunitM/aluunit/modulomod/out0_i_299_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.023 r  init/aluunitM/aluunit/modulomod/out0_i_215__0/CO[3]
                         net (fo=1, routed)           0.000    33.023    init/aluunitM/aluunit/modulomod/out0_i_215__0_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.137 r  init/aluunitM/aluunit/modulomod/out0_i_131/CO[3]
                         net (fo=1, routed)           0.000    33.137    init/aluunitM/aluunit/modulomod/out0_i_131_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.251 r  init/aluunitM/aluunit/modulomod/out0_i_54/CO[3]
                         net (fo=1, routed)           0.000    33.251    init/aluunitM/aluunit/modulomod/out0_i_54_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.408 r  init/aluunitM/aluunit/modulomod/out0_i_14__0/CO[1]
                         net (fo=20, routed)          0.669    34.076    init/aluunitM/aluunit/modulomod/B[2]
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.329    34.405 r  init/aluunitM/aluunit/modulomod/out0_i_362/O
                         net (fo=1, routed)           0.000    34.405    init/aluunitM/aluunit/modulomod/out0_i_362_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.938 r  init/aluunitM/aluunit/modulomod/out0_i_304/CO[3]
                         net (fo=1, routed)           0.000    34.938    init/aluunitM/aluunit/modulomod/out0_i_304_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.055 r  init/aluunitM/aluunit/modulomod/out0_i_220__0/CO[3]
                         net (fo=1, routed)           0.000    35.055    init/aluunitM/aluunit/modulomod/out0_i_220__0_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.172 r  init/aluunitM/aluunit/modulomod/out0_i_136/CO[3]
                         net (fo=1, routed)           0.000    35.172    init/aluunitM/aluunit/modulomod/out0_i_136_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.289 r  init/aluunitM/aluunit/modulomod/out0_i_57/CO[3]
                         net (fo=1, routed)           0.000    35.289    init/aluunitM/aluunit/modulomod/out0_i_57_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.446 r  init/aluunitM/aluunit/modulomod/out0_i_15__0/CO[1]
                         net (fo=20, routed)          0.826    36.273    init/aluunitM/aluunit/modulomod/B[1]
    SLICE_X53Y59         LUT3 (Prop_lut3_I0_O)        0.332    36.605 r  init/aluunitM/aluunit/modulomod/out0_i_366/O
                         net (fo=1, routed)           0.000    36.605    init/aluunitM/aluunit/modulomod/out0_i_366_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.137 r  init/aluunitM/aluunit/modulomod/out0_i_309/CO[3]
                         net (fo=1, routed)           0.000    37.137    init/aluunitM/aluunit/modulomod/out0_i_309_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.251 r  init/aluunitM/aluunit/modulomod/out0_i_225__0/CO[3]
                         net (fo=1, routed)           0.000    37.251    init/aluunitM/aluunit/modulomod/out0_i_225__0_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.365 r  init/aluunitM/aluunit/modulomod/out0_i_141/CO[3]
                         net (fo=1, routed)           0.000    37.365    init/aluunitM/aluunit/modulomod/out0_i_141_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.479 r  init/aluunitM/aluunit/modulomod/out0_i_60/CO[3]
                         net (fo=1, routed)           0.000    37.479    init/aluunitM/aluunit/modulomod/out0_i_60_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.750 r  init/aluunitM/aluunit/modulomod/out0_i_16__0/CO[0]
                         net (fo=1, routed)           0.683    38.433    init/aluunitM/aluunit/modulomod/B[0]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_B[0]_P[12])
                                                      3.905    42.338 r  init/aluunitM/aluunit/modulomod/out0/P[12]
                         net (fo=1, routed)           0.645    42.983    init/aluunitM/aluunit/multipliermod/P[12]
    SLICE_X53Y66         LUT5 (Prop_lut5_I3_O)        0.124    43.107 r  init/aluunitM/aluunit/multipliermod/M_result_q[12]_i_1_comp/O
                         net (fo=1, routed)           0.000    43.107    init/aluunitM/aluunit_n_23
    SLICE_X53Y66         FDRE                                         r  init/aluunitM/M_result_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.435    14.839    init/aluunitM/clk_IBUF_BUFG
    SLICE_X53Y66         FDRE                                         r  init/aluunitM/M_result_q_reg[12]/C
                         clock pessimism              0.179    15.019    
                         clock uncertainty           -0.035    14.983    
    SLICE_X53Y66         FDRE (Setup_fdre_C_D)        0.031    15.014    init/aluunitM/M_result_q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                         -43.107    
  -------------------------------------------------------------------
                         slack                                -28.093    

Slack (VIOLATED) :        -28.091ns  (required time - arrival time)
  Source:                 init/aluunitM/M_regB_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init/aluunitM/M_result_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        37.970ns  (logic 26.000ns (68.476%)  route 11.970ns (31.524%))
  Logic Levels:           93  (CARRY4=79 DSP48E1=1 LUT2=1 LUT3=11 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.551     5.135    init/aluunitM/clk_IBUF_BUFG
    SLICE_X52Y25         FDRE                                         r  init/aluunitM/M_regB_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y25         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  init/aluunitM/M_regB_q_reg[0]/Q
                         net (fo=58, routed)          0.470     6.123    init/aluunitM/aluunit/modulomod/out0_1[0]
    SLICE_X53Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.247 r  init/aluunitM/aluunit/modulomod/out0_i_320/O
                         net (fo=1, routed)           0.000     6.247    init/aluunitM/aluunit/modulomod/out0_i_320_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.779 r  init/aluunitM/aluunit/modulomod/out0_i_230__0/CO[3]
                         net (fo=1, routed)           0.000     6.779    init/aluunitM/aluunit/modulomod/out0_i_230__0_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  init/aluunitM/aluunit/modulomod/out0_i_146/CO[3]
                         net (fo=1, routed)           0.000     6.893    init/aluunitM/aluunit/modulomod/out0_i_146_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  init/aluunitM/aluunit/modulomod/out0_i_62__0/CO[3]
                         net (fo=1, routed)           0.000     7.007    init/aluunitM/aluunit/modulomod/out0_i_62__0_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  init/aluunitM/aluunit/modulomod/out0_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     7.121    init/aluunitM/aluunit/modulomod/out0_i_17__0_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.392 r  init/aluunitM/aluunit/modulomod/out0_i_1__1/CO[0]
                         net (fo=20, routed)          0.781     8.173    init/aluunitM/aluunit/modulomod/B[15]
    SLICE_X52Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     9.017 r  init/aluunitM/aluunit/modulomod/out0_i_239__0/CO[3]
                         net (fo=1, routed)           0.000     9.017    init/aluunitM/aluunit/modulomod/out0_i_239__0_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.134 r  init/aluunitM/aluunit/modulomod/out0_i_155__0/CO[3]
                         net (fo=1, routed)           0.000     9.134    init/aluunitM/aluunit/modulomod/out0_i_155__0_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.251 r  init/aluunitM/aluunit/modulomod/out0_i_71__0/CO[3]
                         net (fo=1, routed)           0.000     9.251    init/aluunitM/aluunit/modulomod/out0_i_71__0_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.368 r  init/aluunitM/aluunit/modulomod/out0_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     9.368    init/aluunitM/aluunit/modulomod/out0_i_18__0_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.525 r  init/aluunitM/aluunit/modulomod/out0_i_2__1/CO[1]
                         net (fo=20, routed)          0.726    10.251    init/aluunitM/aluunit/modulomod/B[14]
    SLICE_X51Y27         LUT3 (Prop_lut3_I0_O)        0.332    10.583 r  init/aluunitM/aluunit/modulomod/out0_i_326/O
                         net (fo=1, routed)           0.000    10.583    init/aluunitM/aluunit/modulomod/out0_i_326_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.133 r  init/aluunitM/aluunit/modulomod/out0_i_244/CO[3]
                         net (fo=1, routed)           0.000    11.133    init/aluunitM/aluunit/modulomod/out0_i_244_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.247 r  init/aluunitM/aluunit/modulomod/out0_i_160/CO[3]
                         net (fo=1, routed)           0.000    11.247    init/aluunitM/aluunit/modulomod/out0_i_160_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.361 r  init/aluunitM/aluunit/modulomod/out0_i_76__0/CO[3]
                         net (fo=1, routed)           0.000    11.361    init/aluunitM/aluunit/modulomod/out0_i_76__0_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.475 r  init/aluunitM/aluunit/modulomod/out0_i_21__0/CO[3]
                         net (fo=1, routed)           0.000    11.475    init/aluunitM/aluunit/modulomod/out0_i_21__0_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.632 r  init/aluunitM/aluunit/modulomod/out0_i_3__1/CO[1]
                         net (fo=20, routed)          0.715    12.347    init/aluunitM/aluunit/modulomod/B[13]
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.329    12.676 r  init/aluunitM/aluunit/modulomod/out0_i_329/O
                         net (fo=1, routed)           0.000    12.676    init/aluunitM/aluunit/modulomod/out0_i_329_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.209 r  init/aluunitM/aluunit/modulomod/out0_i_249/CO[3]
                         net (fo=1, routed)           0.000    13.209    init/aluunitM/aluunit/modulomod/out0_i_249_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.326 r  init/aluunitM/aluunit/modulomod/out0_i_165__0/CO[3]
                         net (fo=1, routed)           0.000    13.326    init/aluunitM/aluunit/modulomod/out0_i_165__0_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.443 r  init/aluunitM/aluunit/modulomod/out0_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.443    init/aluunitM/aluunit/modulomod/out0_i_81_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.560 r  init/aluunitM/aluunit/modulomod/out0_i_24__0/CO[3]
                         net (fo=1, routed)           0.000    13.560    init/aluunitM/aluunit/modulomod/out0_i_24__0_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.717 r  init/aluunitM/aluunit/modulomod/out0_i_4__1/CO[1]
                         net (fo=20, routed)          0.589    14.306    init/aluunitM/aluunit/modulomod/B[12]
    SLICE_X51Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    15.094 r  init/aluunitM/aluunit/modulomod/out0_i_254/CO[3]
                         net (fo=1, routed)           0.000    15.094    init/aluunitM/aluunit/modulomod/out0_i_254_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.208 r  init/aluunitM/aluunit/modulomod/out0_i_170__0/CO[3]
                         net (fo=1, routed)           0.000    15.208    init/aluunitM/aluunit/modulomod/out0_i_170__0_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.322 r  init/aluunitM/aluunit/modulomod/out0_i_86/CO[3]
                         net (fo=1, routed)           0.000    15.322    init/aluunitM/aluunit/modulomod/out0_i_86_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.436 r  init/aluunitM/aluunit/modulomod/out0_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.436    init/aluunitM/aluunit/modulomod/out0_i_27_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.593 r  init/aluunitM/aluunit/modulomod/out0_i_5__1/CO[1]
                         net (fo=20, routed)          0.812    16.405    init/aluunitM/aluunit/modulomod/B[11]
    SLICE_X53Y32         LUT3 (Prop_lut3_I0_O)        0.329    16.734 r  init/aluunitM/aluunit/modulomod/out0_i_263/O
                         net (fo=1, routed)           0.000    16.734    init/aluunitM/aluunit/modulomod/out0_i_263_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.266 r  init/aluunitM/aluunit/modulomod/out0_i_175__0/CO[3]
                         net (fo=1, routed)           0.000    17.266    init/aluunitM/aluunit/modulomod/out0_i_175__0_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.380 r  init/aluunitM/aluunit/modulomod/out0_i_91/CO[3]
                         net (fo=1, routed)           0.000    17.380    init/aluunitM/aluunit/modulomod/out0_i_91_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.494 r  init/aluunitM/aluunit/modulomod/out0_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.494    init/aluunitM/aluunit/modulomod/out0_i_30_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.651 r  init/aluunitM/aluunit/modulomod/out0_i_6__1/CO[1]
                         net (fo=20, routed)          0.587    18.238    init/aluunitM/aluunit/modulomod/B[10]
    SLICE_X55Y35         LUT3 (Prop_lut3_I0_O)        0.329    18.567 r  init/aluunitM/aluunit/modulomod/out0_i_338/O
                         net (fo=1, routed)           0.000    18.567    init/aluunitM/aluunit/modulomod/out0_i_338_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.117 r  init/aluunitM/aluunit/modulomod/out0_i_264/CO[3]
                         net (fo=1, routed)           0.000    19.117    init/aluunitM/aluunit/modulomod/out0_i_264_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.231 r  init/aluunitM/aluunit/modulomod/out0_i_180__0/CO[3]
                         net (fo=1, routed)           0.000    19.231    init/aluunitM/aluunit/modulomod/out0_i_180__0_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.345 r  init/aluunitM/aluunit/modulomod/out0_i_96/CO[3]
                         net (fo=1, routed)           0.000    19.345    init/aluunitM/aluunit/modulomod/out0_i_96_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.459 r  init/aluunitM/aluunit/modulomod/out0_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.459    init/aluunitM/aluunit/modulomod/out0_i_33_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.616 r  init/aluunitM/aluunit/modulomod/out0_i_7__1/CO[1]
                         net (fo=20, routed)          0.563    20.179    init/aluunitM/aluunit/modulomod/B[9]
    SLICE_X56Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    20.979 r  init/aluunitM/aluunit/modulomod/out0_i_269/CO[3]
                         net (fo=1, routed)           0.000    20.979    init/aluunitM/aluunit/modulomod/out0_i_269_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.096 r  init/aluunitM/aluunit/modulomod/out0_i_185__0/CO[3]
                         net (fo=1, routed)           0.000    21.096    init/aluunitM/aluunit/modulomod/out0_i_185__0_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.213 r  init/aluunitM/aluunit/modulomod/out0_i_101/CO[3]
                         net (fo=1, routed)           0.000    21.213    init/aluunitM/aluunit/modulomod/out0_i_101_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.330 r  init/aluunitM/aluunit/modulomod/out0_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.330    init/aluunitM/aluunit/modulomod/out0_i_36_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.487 r  init/aluunitM/aluunit/modulomod/out0_i_8__1/CO[1]
                         net (fo=20, routed)          0.529    22.016    init/aluunitM/aluunit/modulomod/B[8]
    SLICE_X57Y43         LUT3 (Prop_lut3_I0_O)        0.332    22.348 r  init/aluunitM/aluunit/modulomod/out0_i_344/O
                         net (fo=1, routed)           0.000    22.348    init/aluunitM/aluunit/modulomod/out0_i_344_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.898 r  init/aluunitM/aluunit/modulomod/out0_i_274/CO[3]
                         net (fo=1, routed)           0.000    22.898    init/aluunitM/aluunit/modulomod/out0_i_274_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.012 r  init/aluunitM/aluunit/modulomod/out0_i_190__0/CO[3]
                         net (fo=1, routed)           0.000    23.012    init/aluunitM/aluunit/modulomod/out0_i_190__0_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.126 r  init/aluunitM/aluunit/modulomod/out0_i_106/CO[3]
                         net (fo=1, routed)           0.000    23.126    init/aluunitM/aluunit/modulomod/out0_i_106_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.240 r  init/aluunitM/aluunit/modulomod/out0_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.240    init/aluunitM/aluunit/modulomod/out0_i_39_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.397 r  init/aluunitM/aluunit/modulomod/out0_i_9__1/CO[1]
                         net (fo=20, routed)          0.693    24.090    init/aluunitM/aluunit/modulomod/B[7]
    SLICE_X55Y45         LUT3 (Prop_lut3_I0_O)        0.329    24.419 r  init/aluunitM/aluunit/modulomod/out0_i_347/O
                         net (fo=1, routed)           0.000    24.419    init/aluunitM/aluunit/modulomod/out0_i_347_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.969 r  init/aluunitM/aluunit/modulomod/out0_i_279/CO[3]
                         net (fo=1, routed)           0.000    24.969    init/aluunitM/aluunit/modulomod/out0_i_279_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.083 r  init/aluunitM/aluunit/modulomod/out0_i_195__0/CO[3]
                         net (fo=1, routed)           0.000    25.083    init/aluunitM/aluunit/modulomod/out0_i_195__0_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.197 r  init/aluunitM/aluunit/modulomod/out0_i_111/CO[3]
                         net (fo=1, routed)           0.000    25.197    init/aluunitM/aluunit/modulomod/out0_i_111_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.311 r  init/aluunitM/aluunit/modulomod/out0_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.311    init/aluunitM/aluunit/modulomod/out0_i_42_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.468 r  init/aluunitM/aluunit/modulomod/out0_i_10__1/CO[1]
                         net (fo=20, routed)          0.851    26.318    init/aluunitM/aluunit/modulomod/B[6]
    SLICE_X53Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    27.103 r  init/aluunitM/aluunit/modulomod/out0_i_284/CO[3]
                         net (fo=1, routed)           0.000    27.103    init/aluunitM/aluunit/modulomod/out0_i_284_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.217 r  init/aluunitM/aluunit/modulomod/out0_i_200__0/CO[3]
                         net (fo=1, routed)           0.000    27.217    init/aluunitM/aluunit/modulomod/out0_i_200__0_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.331 r  init/aluunitM/aluunit/modulomod/out0_i_116/CO[3]
                         net (fo=1, routed)           0.000    27.331    init/aluunitM/aluunit/modulomod/out0_i_116_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.445 r  init/aluunitM/aluunit/modulomod/out0_i_45/CO[3]
                         net (fo=1, routed)           0.001    27.446    init/aluunitM/aluunit/modulomod/out0_i_45_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.603 r  init/aluunitM/aluunit/modulomod/out0_i_11__0/CO[1]
                         net (fo=20, routed)          0.641    28.244    init/aluunitM/aluunit/modulomod/B[5]
    SLICE_X52Y50         LUT3 (Prop_lut3_I0_O)        0.329    28.573 r  init/aluunitM/aluunit/modulomod/out0_i_351/O
                         net (fo=1, routed)           0.000    28.573    init/aluunitM/aluunit/modulomod/out0_i_351_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.949 r  init/aluunitM/aluunit/modulomod/out0_i_289/CO[3]
                         net (fo=1, routed)           0.000    28.949    init/aluunitM/aluunit/modulomod/out0_i_289_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.066 r  init/aluunitM/aluunit/modulomod/out0_i_205__0/CO[3]
                         net (fo=1, routed)           0.000    29.066    init/aluunitM/aluunit/modulomod/out0_i_205__0_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.183 r  init/aluunitM/aluunit/modulomod/out0_i_121/CO[3]
                         net (fo=1, routed)           0.000    29.183    init/aluunitM/aluunit/modulomod/out0_i_121_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.300 r  init/aluunitM/aluunit/modulomod/out0_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.300    init/aluunitM/aluunit/modulomod/out0_i_48_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.457 r  init/aluunitM/aluunit/modulomod/out0_i_12__0/CO[1]
                         net (fo=20, routed)          0.635    30.092    init/aluunitM/aluunit/modulomod/B[4]
    SLICE_X53Y53         LUT3 (Prop_lut3_I0_O)        0.332    30.424 r  init/aluunitM/aluunit/modulomod/out0_i_356/O
                         net (fo=1, routed)           0.000    30.424    init/aluunitM/aluunit/modulomod/out0_i_356_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.974 r  init/aluunitM/aluunit/modulomod/out0_i_294/CO[3]
                         net (fo=1, routed)           0.000    30.974    init/aluunitM/aluunit/modulomod/out0_i_294_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.088 r  init/aluunitM/aluunit/modulomod/out0_i_210__0/CO[3]
                         net (fo=1, routed)           0.000    31.088    init/aluunitM/aluunit/modulomod/out0_i_210__0_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.202 r  init/aluunitM/aluunit/modulomod/out0_i_126/CO[3]
                         net (fo=1, routed)           0.000    31.202    init/aluunitM/aluunit/modulomod/out0_i_126_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.316 r  init/aluunitM/aluunit/modulomod/out0_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.316    init/aluunitM/aluunit/modulomod/out0_i_51_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.473 r  init/aluunitM/aluunit/modulomod/out0_i_13__0/CO[1]
                         net (fo=20, routed)          0.557    32.030    init/aluunitM/aluunit/modulomod/B[3]
    SLICE_X51Y56         LUT3 (Prop_lut3_I0_O)        0.329    32.359 r  init/aluunitM/aluunit/modulomod/out0_i_359/O
                         net (fo=1, routed)           0.000    32.359    init/aluunitM/aluunit/modulomod/out0_i_359_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.909 r  init/aluunitM/aluunit/modulomod/out0_i_299/CO[3]
                         net (fo=1, routed)           0.000    32.909    init/aluunitM/aluunit/modulomod/out0_i_299_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.023 r  init/aluunitM/aluunit/modulomod/out0_i_215__0/CO[3]
                         net (fo=1, routed)           0.000    33.023    init/aluunitM/aluunit/modulomod/out0_i_215__0_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.137 r  init/aluunitM/aluunit/modulomod/out0_i_131/CO[3]
                         net (fo=1, routed)           0.000    33.137    init/aluunitM/aluunit/modulomod/out0_i_131_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.251 r  init/aluunitM/aluunit/modulomod/out0_i_54/CO[3]
                         net (fo=1, routed)           0.000    33.251    init/aluunitM/aluunit/modulomod/out0_i_54_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.408 r  init/aluunitM/aluunit/modulomod/out0_i_14__0/CO[1]
                         net (fo=20, routed)          0.669    34.076    init/aluunitM/aluunit/modulomod/B[2]
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.329    34.405 r  init/aluunitM/aluunit/modulomod/out0_i_362/O
                         net (fo=1, routed)           0.000    34.405    init/aluunitM/aluunit/modulomod/out0_i_362_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.938 r  init/aluunitM/aluunit/modulomod/out0_i_304/CO[3]
                         net (fo=1, routed)           0.000    34.938    init/aluunitM/aluunit/modulomod/out0_i_304_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.055 r  init/aluunitM/aluunit/modulomod/out0_i_220__0/CO[3]
                         net (fo=1, routed)           0.000    35.055    init/aluunitM/aluunit/modulomod/out0_i_220__0_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.172 r  init/aluunitM/aluunit/modulomod/out0_i_136/CO[3]
                         net (fo=1, routed)           0.000    35.172    init/aluunitM/aluunit/modulomod/out0_i_136_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.289 r  init/aluunitM/aluunit/modulomod/out0_i_57/CO[3]
                         net (fo=1, routed)           0.000    35.289    init/aluunitM/aluunit/modulomod/out0_i_57_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.446 r  init/aluunitM/aluunit/modulomod/out0_i_15__0/CO[1]
                         net (fo=20, routed)          0.826    36.273    init/aluunitM/aluunit/modulomod/B[1]
    SLICE_X53Y59         LUT3 (Prop_lut3_I0_O)        0.332    36.605 r  init/aluunitM/aluunit/modulomod/out0_i_366/O
                         net (fo=1, routed)           0.000    36.605    init/aluunitM/aluunit/modulomod/out0_i_366_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.137 r  init/aluunitM/aluunit/modulomod/out0_i_309/CO[3]
                         net (fo=1, routed)           0.000    37.137    init/aluunitM/aluunit/modulomod/out0_i_309_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.251 r  init/aluunitM/aluunit/modulomod/out0_i_225__0/CO[3]
                         net (fo=1, routed)           0.000    37.251    init/aluunitM/aluunit/modulomod/out0_i_225__0_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.365 r  init/aluunitM/aluunit/modulomod/out0_i_141/CO[3]
                         net (fo=1, routed)           0.000    37.365    init/aluunitM/aluunit/modulomod/out0_i_141_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.479 r  init/aluunitM/aluunit/modulomod/out0_i_60/CO[3]
                         net (fo=1, routed)           0.000    37.479    init/aluunitM/aluunit/modulomod/out0_i_60_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.750 r  init/aluunitM/aluunit/modulomod/out0_i_16__0/CO[0]
                         net (fo=1, routed)           0.683    38.433    init/aluunitM/aluunit/modulomod/B[0]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_B[0]_P[9])
                                                      3.905    42.338 r  init/aluunitM/aluunit/modulomod/out0/P[9]
                         net (fo=1, routed)           0.643    42.981    init/aluunitM/aluunit/multipliermod/P[9]
    SLICE_X51Y66         LUT5 (Prop_lut5_I3_O)        0.124    43.105 r  init/aluunitM/aluunit/multipliermod/M_result_q[9]_i_1_comp/O
                         net (fo=1, routed)           0.000    43.105    init/aluunitM/aluunit_n_26
    SLICE_X51Y66         FDRE                                         r  init/aluunitM/M_result_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.435    14.839    init/aluunitM/clk_IBUF_BUFG
    SLICE_X51Y66         FDRE                                         r  init/aluunitM/M_result_q_reg[9]/C
                         clock pessimism              0.179    15.019    
                         clock uncertainty           -0.035    14.983    
    SLICE_X51Y66         FDRE (Setup_fdre_C_D)        0.031    15.014    init/aluunitM/M_result_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                         -43.105    
  -------------------------------------------------------------------
                         slack                                -28.091    

Slack (VIOLATED) :        -28.078ns  (required time - arrival time)
  Source:                 init/aluunitM/M_regB_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init/aluunitM/M_result_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        37.957ns  (logic 26.000ns (68.498%)  route 11.957ns (31.501%))
  Logic Levels:           93  (CARRY4=79 DSP48E1=1 LUT2=1 LUT3=11 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.551     5.135    init/aluunitM/clk_IBUF_BUFG
    SLICE_X52Y25         FDRE                                         r  init/aluunitM/M_regB_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y25         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  init/aluunitM/M_regB_q_reg[0]/Q
                         net (fo=58, routed)          0.470     6.123    init/aluunitM/aluunit/modulomod/out0_1[0]
    SLICE_X53Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.247 r  init/aluunitM/aluunit/modulomod/out0_i_320/O
                         net (fo=1, routed)           0.000     6.247    init/aluunitM/aluunit/modulomod/out0_i_320_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.779 r  init/aluunitM/aluunit/modulomod/out0_i_230__0/CO[3]
                         net (fo=1, routed)           0.000     6.779    init/aluunitM/aluunit/modulomod/out0_i_230__0_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  init/aluunitM/aluunit/modulomod/out0_i_146/CO[3]
                         net (fo=1, routed)           0.000     6.893    init/aluunitM/aluunit/modulomod/out0_i_146_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  init/aluunitM/aluunit/modulomod/out0_i_62__0/CO[3]
                         net (fo=1, routed)           0.000     7.007    init/aluunitM/aluunit/modulomod/out0_i_62__0_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  init/aluunitM/aluunit/modulomod/out0_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     7.121    init/aluunitM/aluunit/modulomod/out0_i_17__0_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.392 r  init/aluunitM/aluunit/modulomod/out0_i_1__1/CO[0]
                         net (fo=20, routed)          0.781     8.173    init/aluunitM/aluunit/modulomod/B[15]
    SLICE_X52Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     9.017 r  init/aluunitM/aluunit/modulomod/out0_i_239__0/CO[3]
                         net (fo=1, routed)           0.000     9.017    init/aluunitM/aluunit/modulomod/out0_i_239__0_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.134 r  init/aluunitM/aluunit/modulomod/out0_i_155__0/CO[3]
                         net (fo=1, routed)           0.000     9.134    init/aluunitM/aluunit/modulomod/out0_i_155__0_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.251 r  init/aluunitM/aluunit/modulomod/out0_i_71__0/CO[3]
                         net (fo=1, routed)           0.000     9.251    init/aluunitM/aluunit/modulomod/out0_i_71__0_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.368 r  init/aluunitM/aluunit/modulomod/out0_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     9.368    init/aluunitM/aluunit/modulomod/out0_i_18__0_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.525 r  init/aluunitM/aluunit/modulomod/out0_i_2__1/CO[1]
                         net (fo=20, routed)          0.726    10.251    init/aluunitM/aluunit/modulomod/B[14]
    SLICE_X51Y27         LUT3 (Prop_lut3_I0_O)        0.332    10.583 r  init/aluunitM/aluunit/modulomod/out0_i_326/O
                         net (fo=1, routed)           0.000    10.583    init/aluunitM/aluunit/modulomod/out0_i_326_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.133 r  init/aluunitM/aluunit/modulomod/out0_i_244/CO[3]
                         net (fo=1, routed)           0.000    11.133    init/aluunitM/aluunit/modulomod/out0_i_244_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.247 r  init/aluunitM/aluunit/modulomod/out0_i_160/CO[3]
                         net (fo=1, routed)           0.000    11.247    init/aluunitM/aluunit/modulomod/out0_i_160_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.361 r  init/aluunitM/aluunit/modulomod/out0_i_76__0/CO[3]
                         net (fo=1, routed)           0.000    11.361    init/aluunitM/aluunit/modulomod/out0_i_76__0_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.475 r  init/aluunitM/aluunit/modulomod/out0_i_21__0/CO[3]
                         net (fo=1, routed)           0.000    11.475    init/aluunitM/aluunit/modulomod/out0_i_21__0_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.632 r  init/aluunitM/aluunit/modulomod/out0_i_3__1/CO[1]
                         net (fo=20, routed)          0.715    12.347    init/aluunitM/aluunit/modulomod/B[13]
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.329    12.676 r  init/aluunitM/aluunit/modulomod/out0_i_329/O
                         net (fo=1, routed)           0.000    12.676    init/aluunitM/aluunit/modulomod/out0_i_329_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.209 r  init/aluunitM/aluunit/modulomod/out0_i_249/CO[3]
                         net (fo=1, routed)           0.000    13.209    init/aluunitM/aluunit/modulomod/out0_i_249_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.326 r  init/aluunitM/aluunit/modulomod/out0_i_165__0/CO[3]
                         net (fo=1, routed)           0.000    13.326    init/aluunitM/aluunit/modulomod/out0_i_165__0_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.443 r  init/aluunitM/aluunit/modulomod/out0_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.443    init/aluunitM/aluunit/modulomod/out0_i_81_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.560 r  init/aluunitM/aluunit/modulomod/out0_i_24__0/CO[3]
                         net (fo=1, routed)           0.000    13.560    init/aluunitM/aluunit/modulomod/out0_i_24__0_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.717 r  init/aluunitM/aluunit/modulomod/out0_i_4__1/CO[1]
                         net (fo=20, routed)          0.589    14.306    init/aluunitM/aluunit/modulomod/B[12]
    SLICE_X51Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    15.094 r  init/aluunitM/aluunit/modulomod/out0_i_254/CO[3]
                         net (fo=1, routed)           0.000    15.094    init/aluunitM/aluunit/modulomod/out0_i_254_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.208 r  init/aluunitM/aluunit/modulomod/out0_i_170__0/CO[3]
                         net (fo=1, routed)           0.000    15.208    init/aluunitM/aluunit/modulomod/out0_i_170__0_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.322 r  init/aluunitM/aluunit/modulomod/out0_i_86/CO[3]
                         net (fo=1, routed)           0.000    15.322    init/aluunitM/aluunit/modulomod/out0_i_86_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.436 r  init/aluunitM/aluunit/modulomod/out0_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.436    init/aluunitM/aluunit/modulomod/out0_i_27_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.593 r  init/aluunitM/aluunit/modulomod/out0_i_5__1/CO[1]
                         net (fo=20, routed)          0.812    16.405    init/aluunitM/aluunit/modulomod/B[11]
    SLICE_X53Y32         LUT3 (Prop_lut3_I0_O)        0.329    16.734 r  init/aluunitM/aluunit/modulomod/out0_i_263/O
                         net (fo=1, routed)           0.000    16.734    init/aluunitM/aluunit/modulomod/out0_i_263_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.266 r  init/aluunitM/aluunit/modulomod/out0_i_175__0/CO[3]
                         net (fo=1, routed)           0.000    17.266    init/aluunitM/aluunit/modulomod/out0_i_175__0_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.380 r  init/aluunitM/aluunit/modulomod/out0_i_91/CO[3]
                         net (fo=1, routed)           0.000    17.380    init/aluunitM/aluunit/modulomod/out0_i_91_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.494 r  init/aluunitM/aluunit/modulomod/out0_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.494    init/aluunitM/aluunit/modulomod/out0_i_30_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.651 r  init/aluunitM/aluunit/modulomod/out0_i_6__1/CO[1]
                         net (fo=20, routed)          0.587    18.238    init/aluunitM/aluunit/modulomod/B[10]
    SLICE_X55Y35         LUT3 (Prop_lut3_I0_O)        0.329    18.567 r  init/aluunitM/aluunit/modulomod/out0_i_338/O
                         net (fo=1, routed)           0.000    18.567    init/aluunitM/aluunit/modulomod/out0_i_338_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.117 r  init/aluunitM/aluunit/modulomod/out0_i_264/CO[3]
                         net (fo=1, routed)           0.000    19.117    init/aluunitM/aluunit/modulomod/out0_i_264_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.231 r  init/aluunitM/aluunit/modulomod/out0_i_180__0/CO[3]
                         net (fo=1, routed)           0.000    19.231    init/aluunitM/aluunit/modulomod/out0_i_180__0_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.345 r  init/aluunitM/aluunit/modulomod/out0_i_96/CO[3]
                         net (fo=1, routed)           0.000    19.345    init/aluunitM/aluunit/modulomod/out0_i_96_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.459 r  init/aluunitM/aluunit/modulomod/out0_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.459    init/aluunitM/aluunit/modulomod/out0_i_33_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.616 r  init/aluunitM/aluunit/modulomod/out0_i_7__1/CO[1]
                         net (fo=20, routed)          0.563    20.179    init/aluunitM/aluunit/modulomod/B[9]
    SLICE_X56Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    20.979 r  init/aluunitM/aluunit/modulomod/out0_i_269/CO[3]
                         net (fo=1, routed)           0.000    20.979    init/aluunitM/aluunit/modulomod/out0_i_269_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.096 r  init/aluunitM/aluunit/modulomod/out0_i_185__0/CO[3]
                         net (fo=1, routed)           0.000    21.096    init/aluunitM/aluunit/modulomod/out0_i_185__0_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.213 r  init/aluunitM/aluunit/modulomod/out0_i_101/CO[3]
                         net (fo=1, routed)           0.000    21.213    init/aluunitM/aluunit/modulomod/out0_i_101_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.330 r  init/aluunitM/aluunit/modulomod/out0_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.330    init/aluunitM/aluunit/modulomod/out0_i_36_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.487 r  init/aluunitM/aluunit/modulomod/out0_i_8__1/CO[1]
                         net (fo=20, routed)          0.529    22.016    init/aluunitM/aluunit/modulomod/B[8]
    SLICE_X57Y43         LUT3 (Prop_lut3_I0_O)        0.332    22.348 r  init/aluunitM/aluunit/modulomod/out0_i_344/O
                         net (fo=1, routed)           0.000    22.348    init/aluunitM/aluunit/modulomod/out0_i_344_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.898 r  init/aluunitM/aluunit/modulomod/out0_i_274/CO[3]
                         net (fo=1, routed)           0.000    22.898    init/aluunitM/aluunit/modulomod/out0_i_274_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.012 r  init/aluunitM/aluunit/modulomod/out0_i_190__0/CO[3]
                         net (fo=1, routed)           0.000    23.012    init/aluunitM/aluunit/modulomod/out0_i_190__0_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.126 r  init/aluunitM/aluunit/modulomod/out0_i_106/CO[3]
                         net (fo=1, routed)           0.000    23.126    init/aluunitM/aluunit/modulomod/out0_i_106_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.240 r  init/aluunitM/aluunit/modulomod/out0_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.240    init/aluunitM/aluunit/modulomod/out0_i_39_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.397 r  init/aluunitM/aluunit/modulomod/out0_i_9__1/CO[1]
                         net (fo=20, routed)          0.693    24.090    init/aluunitM/aluunit/modulomod/B[7]
    SLICE_X55Y45         LUT3 (Prop_lut3_I0_O)        0.329    24.419 r  init/aluunitM/aluunit/modulomod/out0_i_347/O
                         net (fo=1, routed)           0.000    24.419    init/aluunitM/aluunit/modulomod/out0_i_347_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.969 r  init/aluunitM/aluunit/modulomod/out0_i_279/CO[3]
                         net (fo=1, routed)           0.000    24.969    init/aluunitM/aluunit/modulomod/out0_i_279_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.083 r  init/aluunitM/aluunit/modulomod/out0_i_195__0/CO[3]
                         net (fo=1, routed)           0.000    25.083    init/aluunitM/aluunit/modulomod/out0_i_195__0_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.197 r  init/aluunitM/aluunit/modulomod/out0_i_111/CO[3]
                         net (fo=1, routed)           0.000    25.197    init/aluunitM/aluunit/modulomod/out0_i_111_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.311 r  init/aluunitM/aluunit/modulomod/out0_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.311    init/aluunitM/aluunit/modulomod/out0_i_42_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.468 r  init/aluunitM/aluunit/modulomod/out0_i_10__1/CO[1]
                         net (fo=20, routed)          0.851    26.318    init/aluunitM/aluunit/modulomod/B[6]
    SLICE_X53Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    27.103 r  init/aluunitM/aluunit/modulomod/out0_i_284/CO[3]
                         net (fo=1, routed)           0.000    27.103    init/aluunitM/aluunit/modulomod/out0_i_284_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.217 r  init/aluunitM/aluunit/modulomod/out0_i_200__0/CO[3]
                         net (fo=1, routed)           0.000    27.217    init/aluunitM/aluunit/modulomod/out0_i_200__0_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.331 r  init/aluunitM/aluunit/modulomod/out0_i_116/CO[3]
                         net (fo=1, routed)           0.000    27.331    init/aluunitM/aluunit/modulomod/out0_i_116_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.445 r  init/aluunitM/aluunit/modulomod/out0_i_45/CO[3]
                         net (fo=1, routed)           0.001    27.446    init/aluunitM/aluunit/modulomod/out0_i_45_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.603 r  init/aluunitM/aluunit/modulomod/out0_i_11__0/CO[1]
                         net (fo=20, routed)          0.641    28.244    init/aluunitM/aluunit/modulomod/B[5]
    SLICE_X52Y50         LUT3 (Prop_lut3_I0_O)        0.329    28.573 r  init/aluunitM/aluunit/modulomod/out0_i_351/O
                         net (fo=1, routed)           0.000    28.573    init/aluunitM/aluunit/modulomod/out0_i_351_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.949 r  init/aluunitM/aluunit/modulomod/out0_i_289/CO[3]
                         net (fo=1, routed)           0.000    28.949    init/aluunitM/aluunit/modulomod/out0_i_289_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.066 r  init/aluunitM/aluunit/modulomod/out0_i_205__0/CO[3]
                         net (fo=1, routed)           0.000    29.066    init/aluunitM/aluunit/modulomod/out0_i_205__0_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.183 r  init/aluunitM/aluunit/modulomod/out0_i_121/CO[3]
                         net (fo=1, routed)           0.000    29.183    init/aluunitM/aluunit/modulomod/out0_i_121_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.300 r  init/aluunitM/aluunit/modulomod/out0_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.300    init/aluunitM/aluunit/modulomod/out0_i_48_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.457 r  init/aluunitM/aluunit/modulomod/out0_i_12__0/CO[1]
                         net (fo=20, routed)          0.635    30.092    init/aluunitM/aluunit/modulomod/B[4]
    SLICE_X53Y53         LUT3 (Prop_lut3_I0_O)        0.332    30.424 r  init/aluunitM/aluunit/modulomod/out0_i_356/O
                         net (fo=1, routed)           0.000    30.424    init/aluunitM/aluunit/modulomod/out0_i_356_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.974 r  init/aluunitM/aluunit/modulomod/out0_i_294/CO[3]
                         net (fo=1, routed)           0.000    30.974    init/aluunitM/aluunit/modulomod/out0_i_294_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.088 r  init/aluunitM/aluunit/modulomod/out0_i_210__0/CO[3]
                         net (fo=1, routed)           0.000    31.088    init/aluunitM/aluunit/modulomod/out0_i_210__0_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.202 r  init/aluunitM/aluunit/modulomod/out0_i_126/CO[3]
                         net (fo=1, routed)           0.000    31.202    init/aluunitM/aluunit/modulomod/out0_i_126_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.316 r  init/aluunitM/aluunit/modulomod/out0_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.316    init/aluunitM/aluunit/modulomod/out0_i_51_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.473 r  init/aluunitM/aluunit/modulomod/out0_i_13__0/CO[1]
                         net (fo=20, routed)          0.557    32.030    init/aluunitM/aluunit/modulomod/B[3]
    SLICE_X51Y56         LUT3 (Prop_lut3_I0_O)        0.329    32.359 r  init/aluunitM/aluunit/modulomod/out0_i_359/O
                         net (fo=1, routed)           0.000    32.359    init/aluunitM/aluunit/modulomod/out0_i_359_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.909 r  init/aluunitM/aluunit/modulomod/out0_i_299/CO[3]
                         net (fo=1, routed)           0.000    32.909    init/aluunitM/aluunit/modulomod/out0_i_299_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.023 r  init/aluunitM/aluunit/modulomod/out0_i_215__0/CO[3]
                         net (fo=1, routed)           0.000    33.023    init/aluunitM/aluunit/modulomod/out0_i_215__0_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.137 r  init/aluunitM/aluunit/modulomod/out0_i_131/CO[3]
                         net (fo=1, routed)           0.000    33.137    init/aluunitM/aluunit/modulomod/out0_i_131_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.251 r  init/aluunitM/aluunit/modulomod/out0_i_54/CO[3]
                         net (fo=1, routed)           0.000    33.251    init/aluunitM/aluunit/modulomod/out0_i_54_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.408 r  init/aluunitM/aluunit/modulomod/out0_i_14__0/CO[1]
                         net (fo=20, routed)          0.669    34.076    init/aluunitM/aluunit/modulomod/B[2]
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.329    34.405 r  init/aluunitM/aluunit/modulomod/out0_i_362/O
                         net (fo=1, routed)           0.000    34.405    init/aluunitM/aluunit/modulomod/out0_i_362_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.938 r  init/aluunitM/aluunit/modulomod/out0_i_304/CO[3]
                         net (fo=1, routed)           0.000    34.938    init/aluunitM/aluunit/modulomod/out0_i_304_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.055 r  init/aluunitM/aluunit/modulomod/out0_i_220__0/CO[3]
                         net (fo=1, routed)           0.000    35.055    init/aluunitM/aluunit/modulomod/out0_i_220__0_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.172 r  init/aluunitM/aluunit/modulomod/out0_i_136/CO[3]
                         net (fo=1, routed)           0.000    35.172    init/aluunitM/aluunit/modulomod/out0_i_136_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.289 r  init/aluunitM/aluunit/modulomod/out0_i_57/CO[3]
                         net (fo=1, routed)           0.000    35.289    init/aluunitM/aluunit/modulomod/out0_i_57_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.446 r  init/aluunitM/aluunit/modulomod/out0_i_15__0/CO[1]
                         net (fo=20, routed)          0.826    36.273    init/aluunitM/aluunit/modulomod/B[1]
    SLICE_X53Y59         LUT3 (Prop_lut3_I0_O)        0.332    36.605 r  init/aluunitM/aluunit/modulomod/out0_i_366/O
                         net (fo=1, routed)           0.000    36.605    init/aluunitM/aluunit/modulomod/out0_i_366_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.137 r  init/aluunitM/aluunit/modulomod/out0_i_309/CO[3]
                         net (fo=1, routed)           0.000    37.137    init/aluunitM/aluunit/modulomod/out0_i_309_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.251 r  init/aluunitM/aluunit/modulomod/out0_i_225__0/CO[3]
                         net (fo=1, routed)           0.000    37.251    init/aluunitM/aluunit/modulomod/out0_i_225__0_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.365 r  init/aluunitM/aluunit/modulomod/out0_i_141/CO[3]
                         net (fo=1, routed)           0.000    37.365    init/aluunitM/aluunit/modulomod/out0_i_141_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.479 r  init/aluunitM/aluunit/modulomod/out0_i_60/CO[3]
                         net (fo=1, routed)           0.000    37.479    init/aluunitM/aluunit/modulomod/out0_i_60_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.750 r  init/aluunitM/aluunit/modulomod/out0_i_16__0/CO[0]
                         net (fo=1, routed)           0.683    38.433    init/aluunitM/aluunit/modulomod/B[0]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_B[0]_P[3])
                                                      3.905    42.338 r  init/aluunitM/aluunit/modulomod/out0/P[3]
                         net (fo=1, routed)           0.630    42.969    init/aluunitM/aluunit/multipliermod/P[3]
    SLICE_X55Y66         LUT5 (Prop_lut5_I3_O)        0.124    43.093 r  init/aluunitM/aluunit/multipliermod/M_result_q[3]_i_1_comp/O
                         net (fo=1, routed)           0.000    43.093    init/aluunitM/aluunit_n_32
    SLICE_X55Y66         FDRE                                         r  init/aluunitM/M_result_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.435    14.839    init/aluunitM/clk_IBUF_BUFG
    SLICE_X55Y66         FDRE                                         r  init/aluunitM/M_result_q_reg[3]/C
                         clock pessimism              0.179    15.019    
                         clock uncertainty           -0.035    14.983    
    SLICE_X55Y66         FDRE (Setup_fdre_C_D)        0.031    15.014    init/aluunitM/M_result_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                         -43.093    
  -------------------------------------------------------------------
                         slack                                -28.078    

Slack (VIOLATED) :        -28.077ns  (required time - arrival time)
  Source:                 init/aluunitM/M_regB_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init/aluunitM/M_result_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        37.958ns  (logic 26.000ns (68.497%)  route 11.958ns (31.503%))
  Logic Levels:           93  (CARRY4=79 DSP48E1=1 LUT2=1 LUT3=11 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.551     5.135    init/aluunitM/clk_IBUF_BUFG
    SLICE_X52Y25         FDRE                                         r  init/aluunitM/M_regB_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y25         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  init/aluunitM/M_regB_q_reg[0]/Q
                         net (fo=58, routed)          0.470     6.123    init/aluunitM/aluunit/modulomod/out0_1[0]
    SLICE_X53Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.247 r  init/aluunitM/aluunit/modulomod/out0_i_320/O
                         net (fo=1, routed)           0.000     6.247    init/aluunitM/aluunit/modulomod/out0_i_320_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.779 r  init/aluunitM/aluunit/modulomod/out0_i_230__0/CO[3]
                         net (fo=1, routed)           0.000     6.779    init/aluunitM/aluunit/modulomod/out0_i_230__0_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  init/aluunitM/aluunit/modulomod/out0_i_146/CO[3]
                         net (fo=1, routed)           0.000     6.893    init/aluunitM/aluunit/modulomod/out0_i_146_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  init/aluunitM/aluunit/modulomod/out0_i_62__0/CO[3]
                         net (fo=1, routed)           0.000     7.007    init/aluunitM/aluunit/modulomod/out0_i_62__0_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  init/aluunitM/aluunit/modulomod/out0_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     7.121    init/aluunitM/aluunit/modulomod/out0_i_17__0_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.392 r  init/aluunitM/aluunit/modulomod/out0_i_1__1/CO[0]
                         net (fo=20, routed)          0.781     8.173    init/aluunitM/aluunit/modulomod/B[15]
    SLICE_X52Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     9.017 r  init/aluunitM/aluunit/modulomod/out0_i_239__0/CO[3]
                         net (fo=1, routed)           0.000     9.017    init/aluunitM/aluunit/modulomod/out0_i_239__0_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.134 r  init/aluunitM/aluunit/modulomod/out0_i_155__0/CO[3]
                         net (fo=1, routed)           0.000     9.134    init/aluunitM/aluunit/modulomod/out0_i_155__0_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.251 r  init/aluunitM/aluunit/modulomod/out0_i_71__0/CO[3]
                         net (fo=1, routed)           0.000     9.251    init/aluunitM/aluunit/modulomod/out0_i_71__0_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.368 r  init/aluunitM/aluunit/modulomod/out0_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     9.368    init/aluunitM/aluunit/modulomod/out0_i_18__0_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.525 r  init/aluunitM/aluunit/modulomod/out0_i_2__1/CO[1]
                         net (fo=20, routed)          0.726    10.251    init/aluunitM/aluunit/modulomod/B[14]
    SLICE_X51Y27         LUT3 (Prop_lut3_I0_O)        0.332    10.583 r  init/aluunitM/aluunit/modulomod/out0_i_326/O
                         net (fo=1, routed)           0.000    10.583    init/aluunitM/aluunit/modulomod/out0_i_326_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.133 r  init/aluunitM/aluunit/modulomod/out0_i_244/CO[3]
                         net (fo=1, routed)           0.000    11.133    init/aluunitM/aluunit/modulomod/out0_i_244_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.247 r  init/aluunitM/aluunit/modulomod/out0_i_160/CO[3]
                         net (fo=1, routed)           0.000    11.247    init/aluunitM/aluunit/modulomod/out0_i_160_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.361 r  init/aluunitM/aluunit/modulomod/out0_i_76__0/CO[3]
                         net (fo=1, routed)           0.000    11.361    init/aluunitM/aluunit/modulomod/out0_i_76__0_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.475 r  init/aluunitM/aluunit/modulomod/out0_i_21__0/CO[3]
                         net (fo=1, routed)           0.000    11.475    init/aluunitM/aluunit/modulomod/out0_i_21__0_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.632 r  init/aluunitM/aluunit/modulomod/out0_i_3__1/CO[1]
                         net (fo=20, routed)          0.715    12.347    init/aluunitM/aluunit/modulomod/B[13]
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.329    12.676 r  init/aluunitM/aluunit/modulomod/out0_i_329/O
                         net (fo=1, routed)           0.000    12.676    init/aluunitM/aluunit/modulomod/out0_i_329_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.209 r  init/aluunitM/aluunit/modulomod/out0_i_249/CO[3]
                         net (fo=1, routed)           0.000    13.209    init/aluunitM/aluunit/modulomod/out0_i_249_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.326 r  init/aluunitM/aluunit/modulomod/out0_i_165__0/CO[3]
                         net (fo=1, routed)           0.000    13.326    init/aluunitM/aluunit/modulomod/out0_i_165__0_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.443 r  init/aluunitM/aluunit/modulomod/out0_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.443    init/aluunitM/aluunit/modulomod/out0_i_81_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.560 r  init/aluunitM/aluunit/modulomod/out0_i_24__0/CO[3]
                         net (fo=1, routed)           0.000    13.560    init/aluunitM/aluunit/modulomod/out0_i_24__0_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.717 r  init/aluunitM/aluunit/modulomod/out0_i_4__1/CO[1]
                         net (fo=20, routed)          0.589    14.306    init/aluunitM/aluunit/modulomod/B[12]
    SLICE_X51Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    15.094 r  init/aluunitM/aluunit/modulomod/out0_i_254/CO[3]
                         net (fo=1, routed)           0.000    15.094    init/aluunitM/aluunit/modulomod/out0_i_254_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.208 r  init/aluunitM/aluunit/modulomod/out0_i_170__0/CO[3]
                         net (fo=1, routed)           0.000    15.208    init/aluunitM/aluunit/modulomod/out0_i_170__0_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.322 r  init/aluunitM/aluunit/modulomod/out0_i_86/CO[3]
                         net (fo=1, routed)           0.000    15.322    init/aluunitM/aluunit/modulomod/out0_i_86_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.436 r  init/aluunitM/aluunit/modulomod/out0_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.436    init/aluunitM/aluunit/modulomod/out0_i_27_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.593 r  init/aluunitM/aluunit/modulomod/out0_i_5__1/CO[1]
                         net (fo=20, routed)          0.812    16.405    init/aluunitM/aluunit/modulomod/B[11]
    SLICE_X53Y32         LUT3 (Prop_lut3_I0_O)        0.329    16.734 r  init/aluunitM/aluunit/modulomod/out0_i_263/O
                         net (fo=1, routed)           0.000    16.734    init/aluunitM/aluunit/modulomod/out0_i_263_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.266 r  init/aluunitM/aluunit/modulomod/out0_i_175__0/CO[3]
                         net (fo=1, routed)           0.000    17.266    init/aluunitM/aluunit/modulomod/out0_i_175__0_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.380 r  init/aluunitM/aluunit/modulomod/out0_i_91/CO[3]
                         net (fo=1, routed)           0.000    17.380    init/aluunitM/aluunit/modulomod/out0_i_91_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.494 r  init/aluunitM/aluunit/modulomod/out0_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.494    init/aluunitM/aluunit/modulomod/out0_i_30_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.651 r  init/aluunitM/aluunit/modulomod/out0_i_6__1/CO[1]
                         net (fo=20, routed)          0.587    18.238    init/aluunitM/aluunit/modulomod/B[10]
    SLICE_X55Y35         LUT3 (Prop_lut3_I0_O)        0.329    18.567 r  init/aluunitM/aluunit/modulomod/out0_i_338/O
                         net (fo=1, routed)           0.000    18.567    init/aluunitM/aluunit/modulomod/out0_i_338_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.117 r  init/aluunitM/aluunit/modulomod/out0_i_264/CO[3]
                         net (fo=1, routed)           0.000    19.117    init/aluunitM/aluunit/modulomod/out0_i_264_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.231 r  init/aluunitM/aluunit/modulomod/out0_i_180__0/CO[3]
                         net (fo=1, routed)           0.000    19.231    init/aluunitM/aluunit/modulomod/out0_i_180__0_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.345 r  init/aluunitM/aluunit/modulomod/out0_i_96/CO[3]
                         net (fo=1, routed)           0.000    19.345    init/aluunitM/aluunit/modulomod/out0_i_96_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.459 r  init/aluunitM/aluunit/modulomod/out0_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.459    init/aluunitM/aluunit/modulomod/out0_i_33_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.616 r  init/aluunitM/aluunit/modulomod/out0_i_7__1/CO[1]
                         net (fo=20, routed)          0.563    20.179    init/aluunitM/aluunit/modulomod/B[9]
    SLICE_X56Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    20.979 r  init/aluunitM/aluunit/modulomod/out0_i_269/CO[3]
                         net (fo=1, routed)           0.000    20.979    init/aluunitM/aluunit/modulomod/out0_i_269_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.096 r  init/aluunitM/aluunit/modulomod/out0_i_185__0/CO[3]
                         net (fo=1, routed)           0.000    21.096    init/aluunitM/aluunit/modulomod/out0_i_185__0_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.213 r  init/aluunitM/aluunit/modulomod/out0_i_101/CO[3]
                         net (fo=1, routed)           0.000    21.213    init/aluunitM/aluunit/modulomod/out0_i_101_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.330 r  init/aluunitM/aluunit/modulomod/out0_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.330    init/aluunitM/aluunit/modulomod/out0_i_36_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.487 r  init/aluunitM/aluunit/modulomod/out0_i_8__1/CO[1]
                         net (fo=20, routed)          0.529    22.016    init/aluunitM/aluunit/modulomod/B[8]
    SLICE_X57Y43         LUT3 (Prop_lut3_I0_O)        0.332    22.348 r  init/aluunitM/aluunit/modulomod/out0_i_344/O
                         net (fo=1, routed)           0.000    22.348    init/aluunitM/aluunit/modulomod/out0_i_344_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.898 r  init/aluunitM/aluunit/modulomod/out0_i_274/CO[3]
                         net (fo=1, routed)           0.000    22.898    init/aluunitM/aluunit/modulomod/out0_i_274_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.012 r  init/aluunitM/aluunit/modulomod/out0_i_190__0/CO[3]
                         net (fo=1, routed)           0.000    23.012    init/aluunitM/aluunit/modulomod/out0_i_190__0_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.126 r  init/aluunitM/aluunit/modulomod/out0_i_106/CO[3]
                         net (fo=1, routed)           0.000    23.126    init/aluunitM/aluunit/modulomod/out0_i_106_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.240 r  init/aluunitM/aluunit/modulomod/out0_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.240    init/aluunitM/aluunit/modulomod/out0_i_39_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.397 r  init/aluunitM/aluunit/modulomod/out0_i_9__1/CO[1]
                         net (fo=20, routed)          0.693    24.090    init/aluunitM/aluunit/modulomod/B[7]
    SLICE_X55Y45         LUT3 (Prop_lut3_I0_O)        0.329    24.419 r  init/aluunitM/aluunit/modulomod/out0_i_347/O
                         net (fo=1, routed)           0.000    24.419    init/aluunitM/aluunit/modulomod/out0_i_347_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.969 r  init/aluunitM/aluunit/modulomod/out0_i_279/CO[3]
                         net (fo=1, routed)           0.000    24.969    init/aluunitM/aluunit/modulomod/out0_i_279_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.083 r  init/aluunitM/aluunit/modulomod/out0_i_195__0/CO[3]
                         net (fo=1, routed)           0.000    25.083    init/aluunitM/aluunit/modulomod/out0_i_195__0_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.197 r  init/aluunitM/aluunit/modulomod/out0_i_111/CO[3]
                         net (fo=1, routed)           0.000    25.197    init/aluunitM/aluunit/modulomod/out0_i_111_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.311 r  init/aluunitM/aluunit/modulomod/out0_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.311    init/aluunitM/aluunit/modulomod/out0_i_42_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.468 r  init/aluunitM/aluunit/modulomod/out0_i_10__1/CO[1]
                         net (fo=20, routed)          0.851    26.318    init/aluunitM/aluunit/modulomod/B[6]
    SLICE_X53Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    27.103 r  init/aluunitM/aluunit/modulomod/out0_i_284/CO[3]
                         net (fo=1, routed)           0.000    27.103    init/aluunitM/aluunit/modulomod/out0_i_284_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.217 r  init/aluunitM/aluunit/modulomod/out0_i_200__0/CO[3]
                         net (fo=1, routed)           0.000    27.217    init/aluunitM/aluunit/modulomod/out0_i_200__0_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.331 r  init/aluunitM/aluunit/modulomod/out0_i_116/CO[3]
                         net (fo=1, routed)           0.000    27.331    init/aluunitM/aluunit/modulomod/out0_i_116_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.445 r  init/aluunitM/aluunit/modulomod/out0_i_45/CO[3]
                         net (fo=1, routed)           0.001    27.446    init/aluunitM/aluunit/modulomod/out0_i_45_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.603 r  init/aluunitM/aluunit/modulomod/out0_i_11__0/CO[1]
                         net (fo=20, routed)          0.641    28.244    init/aluunitM/aluunit/modulomod/B[5]
    SLICE_X52Y50         LUT3 (Prop_lut3_I0_O)        0.329    28.573 r  init/aluunitM/aluunit/modulomod/out0_i_351/O
                         net (fo=1, routed)           0.000    28.573    init/aluunitM/aluunit/modulomod/out0_i_351_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.949 r  init/aluunitM/aluunit/modulomod/out0_i_289/CO[3]
                         net (fo=1, routed)           0.000    28.949    init/aluunitM/aluunit/modulomod/out0_i_289_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.066 r  init/aluunitM/aluunit/modulomod/out0_i_205__0/CO[3]
                         net (fo=1, routed)           0.000    29.066    init/aluunitM/aluunit/modulomod/out0_i_205__0_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.183 r  init/aluunitM/aluunit/modulomod/out0_i_121/CO[3]
                         net (fo=1, routed)           0.000    29.183    init/aluunitM/aluunit/modulomod/out0_i_121_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.300 r  init/aluunitM/aluunit/modulomod/out0_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.300    init/aluunitM/aluunit/modulomod/out0_i_48_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.457 r  init/aluunitM/aluunit/modulomod/out0_i_12__0/CO[1]
                         net (fo=20, routed)          0.635    30.092    init/aluunitM/aluunit/modulomod/B[4]
    SLICE_X53Y53         LUT3 (Prop_lut3_I0_O)        0.332    30.424 r  init/aluunitM/aluunit/modulomod/out0_i_356/O
                         net (fo=1, routed)           0.000    30.424    init/aluunitM/aluunit/modulomod/out0_i_356_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.974 r  init/aluunitM/aluunit/modulomod/out0_i_294/CO[3]
                         net (fo=1, routed)           0.000    30.974    init/aluunitM/aluunit/modulomod/out0_i_294_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.088 r  init/aluunitM/aluunit/modulomod/out0_i_210__0/CO[3]
                         net (fo=1, routed)           0.000    31.088    init/aluunitM/aluunit/modulomod/out0_i_210__0_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.202 r  init/aluunitM/aluunit/modulomod/out0_i_126/CO[3]
                         net (fo=1, routed)           0.000    31.202    init/aluunitM/aluunit/modulomod/out0_i_126_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.316 r  init/aluunitM/aluunit/modulomod/out0_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.316    init/aluunitM/aluunit/modulomod/out0_i_51_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.473 r  init/aluunitM/aluunit/modulomod/out0_i_13__0/CO[1]
                         net (fo=20, routed)          0.557    32.030    init/aluunitM/aluunit/modulomod/B[3]
    SLICE_X51Y56         LUT3 (Prop_lut3_I0_O)        0.329    32.359 r  init/aluunitM/aluunit/modulomod/out0_i_359/O
                         net (fo=1, routed)           0.000    32.359    init/aluunitM/aluunit/modulomod/out0_i_359_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.909 r  init/aluunitM/aluunit/modulomod/out0_i_299/CO[3]
                         net (fo=1, routed)           0.000    32.909    init/aluunitM/aluunit/modulomod/out0_i_299_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.023 r  init/aluunitM/aluunit/modulomod/out0_i_215__0/CO[3]
                         net (fo=1, routed)           0.000    33.023    init/aluunitM/aluunit/modulomod/out0_i_215__0_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.137 r  init/aluunitM/aluunit/modulomod/out0_i_131/CO[3]
                         net (fo=1, routed)           0.000    33.137    init/aluunitM/aluunit/modulomod/out0_i_131_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.251 r  init/aluunitM/aluunit/modulomod/out0_i_54/CO[3]
                         net (fo=1, routed)           0.000    33.251    init/aluunitM/aluunit/modulomod/out0_i_54_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.408 r  init/aluunitM/aluunit/modulomod/out0_i_14__0/CO[1]
                         net (fo=20, routed)          0.669    34.076    init/aluunitM/aluunit/modulomod/B[2]
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.329    34.405 r  init/aluunitM/aluunit/modulomod/out0_i_362/O
                         net (fo=1, routed)           0.000    34.405    init/aluunitM/aluunit/modulomod/out0_i_362_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.938 r  init/aluunitM/aluunit/modulomod/out0_i_304/CO[3]
                         net (fo=1, routed)           0.000    34.938    init/aluunitM/aluunit/modulomod/out0_i_304_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.055 r  init/aluunitM/aluunit/modulomod/out0_i_220__0/CO[3]
                         net (fo=1, routed)           0.000    35.055    init/aluunitM/aluunit/modulomod/out0_i_220__0_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.172 r  init/aluunitM/aluunit/modulomod/out0_i_136/CO[3]
                         net (fo=1, routed)           0.000    35.172    init/aluunitM/aluunit/modulomod/out0_i_136_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.289 r  init/aluunitM/aluunit/modulomod/out0_i_57/CO[3]
                         net (fo=1, routed)           0.000    35.289    init/aluunitM/aluunit/modulomod/out0_i_57_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.446 r  init/aluunitM/aluunit/modulomod/out0_i_15__0/CO[1]
                         net (fo=20, routed)          0.826    36.273    init/aluunitM/aluunit/modulomod/B[1]
    SLICE_X53Y59         LUT3 (Prop_lut3_I0_O)        0.332    36.605 r  init/aluunitM/aluunit/modulomod/out0_i_366/O
                         net (fo=1, routed)           0.000    36.605    init/aluunitM/aluunit/modulomod/out0_i_366_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.137 r  init/aluunitM/aluunit/modulomod/out0_i_309/CO[3]
                         net (fo=1, routed)           0.000    37.137    init/aluunitM/aluunit/modulomod/out0_i_309_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.251 r  init/aluunitM/aluunit/modulomod/out0_i_225__0/CO[3]
                         net (fo=1, routed)           0.000    37.251    init/aluunitM/aluunit/modulomod/out0_i_225__0_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.365 r  init/aluunitM/aluunit/modulomod/out0_i_141/CO[3]
                         net (fo=1, routed)           0.000    37.365    init/aluunitM/aluunit/modulomod/out0_i_141_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.479 r  init/aluunitM/aluunit/modulomod/out0_i_60/CO[3]
                         net (fo=1, routed)           0.000    37.479    init/aluunitM/aluunit/modulomod/out0_i_60_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.750 r  init/aluunitM/aluunit/modulomod/out0_i_16__0/CO[0]
                         net (fo=1, routed)           0.683    38.433    init/aluunitM/aluunit/modulomod/B[0]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_B[0]_P[0])
                                                      3.905    42.338 r  init/aluunitM/aluunit/modulomod/out0/P[0]
                         net (fo=1, routed)           0.631    42.969    init/aluunitM/aluunit/multipliermod/P[0]
    SLICE_X57Y66         LUT6 (Prop_lut6_I5_O)        0.124    43.093 r  init/aluunitM/aluunit/multipliermod/M_result_q[0]_i_1__0_comp_1/O
                         net (fo=1, routed)           0.000    43.093    init/aluunitM/aluunit_n_35
    SLICE_X57Y66         FDRE                                         r  init/aluunitM/M_result_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.436    14.840    init/aluunitM/clk_IBUF_BUFG
    SLICE_X57Y66         FDRE                                         r  init/aluunitM/M_result_q_reg[0]/C
                         clock pessimism              0.179    15.020    
                         clock uncertainty           -0.035    14.984    
    SLICE_X57Y66         FDRE (Setup_fdre_C_D)        0.032    15.016    init/aluunitM/M_result_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -43.093    
  -------------------------------------------------------------------
                         slack                                -28.077    

Slack (VIOLATED) :        -28.071ns  (required time - arrival time)
  Source:                 init/aluunitM/M_regB_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init/aluunitM/M_result_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        37.950ns  (logic 26.000ns (68.511%)  route 11.950ns (31.488%))
  Logic Levels:           93  (CARRY4=79 DSP48E1=1 LUT2=1 LUT3=11 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.551     5.135    init/aluunitM/clk_IBUF_BUFG
    SLICE_X52Y25         FDRE                                         r  init/aluunitM/M_regB_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y25         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  init/aluunitM/M_regB_q_reg[0]/Q
                         net (fo=58, routed)          0.470     6.123    init/aluunitM/aluunit/modulomod/out0_1[0]
    SLICE_X53Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.247 r  init/aluunitM/aluunit/modulomod/out0_i_320/O
                         net (fo=1, routed)           0.000     6.247    init/aluunitM/aluunit/modulomod/out0_i_320_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.779 r  init/aluunitM/aluunit/modulomod/out0_i_230__0/CO[3]
                         net (fo=1, routed)           0.000     6.779    init/aluunitM/aluunit/modulomod/out0_i_230__0_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  init/aluunitM/aluunit/modulomod/out0_i_146/CO[3]
                         net (fo=1, routed)           0.000     6.893    init/aluunitM/aluunit/modulomod/out0_i_146_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  init/aluunitM/aluunit/modulomod/out0_i_62__0/CO[3]
                         net (fo=1, routed)           0.000     7.007    init/aluunitM/aluunit/modulomod/out0_i_62__0_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  init/aluunitM/aluunit/modulomod/out0_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     7.121    init/aluunitM/aluunit/modulomod/out0_i_17__0_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.392 r  init/aluunitM/aluunit/modulomod/out0_i_1__1/CO[0]
                         net (fo=20, routed)          0.781     8.173    init/aluunitM/aluunit/modulomod/B[15]
    SLICE_X52Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     9.017 r  init/aluunitM/aluunit/modulomod/out0_i_239__0/CO[3]
                         net (fo=1, routed)           0.000     9.017    init/aluunitM/aluunit/modulomod/out0_i_239__0_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.134 r  init/aluunitM/aluunit/modulomod/out0_i_155__0/CO[3]
                         net (fo=1, routed)           0.000     9.134    init/aluunitM/aluunit/modulomod/out0_i_155__0_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.251 r  init/aluunitM/aluunit/modulomod/out0_i_71__0/CO[3]
                         net (fo=1, routed)           0.000     9.251    init/aluunitM/aluunit/modulomod/out0_i_71__0_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.368 r  init/aluunitM/aluunit/modulomod/out0_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     9.368    init/aluunitM/aluunit/modulomod/out0_i_18__0_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.525 r  init/aluunitM/aluunit/modulomod/out0_i_2__1/CO[1]
                         net (fo=20, routed)          0.726    10.251    init/aluunitM/aluunit/modulomod/B[14]
    SLICE_X51Y27         LUT3 (Prop_lut3_I0_O)        0.332    10.583 r  init/aluunitM/aluunit/modulomod/out0_i_326/O
                         net (fo=1, routed)           0.000    10.583    init/aluunitM/aluunit/modulomod/out0_i_326_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.133 r  init/aluunitM/aluunit/modulomod/out0_i_244/CO[3]
                         net (fo=1, routed)           0.000    11.133    init/aluunitM/aluunit/modulomod/out0_i_244_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.247 r  init/aluunitM/aluunit/modulomod/out0_i_160/CO[3]
                         net (fo=1, routed)           0.000    11.247    init/aluunitM/aluunit/modulomod/out0_i_160_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.361 r  init/aluunitM/aluunit/modulomod/out0_i_76__0/CO[3]
                         net (fo=1, routed)           0.000    11.361    init/aluunitM/aluunit/modulomod/out0_i_76__0_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.475 r  init/aluunitM/aluunit/modulomod/out0_i_21__0/CO[3]
                         net (fo=1, routed)           0.000    11.475    init/aluunitM/aluunit/modulomod/out0_i_21__0_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.632 r  init/aluunitM/aluunit/modulomod/out0_i_3__1/CO[1]
                         net (fo=20, routed)          0.715    12.347    init/aluunitM/aluunit/modulomod/B[13]
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.329    12.676 r  init/aluunitM/aluunit/modulomod/out0_i_329/O
                         net (fo=1, routed)           0.000    12.676    init/aluunitM/aluunit/modulomod/out0_i_329_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.209 r  init/aluunitM/aluunit/modulomod/out0_i_249/CO[3]
                         net (fo=1, routed)           0.000    13.209    init/aluunitM/aluunit/modulomod/out0_i_249_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.326 r  init/aluunitM/aluunit/modulomod/out0_i_165__0/CO[3]
                         net (fo=1, routed)           0.000    13.326    init/aluunitM/aluunit/modulomod/out0_i_165__0_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.443 r  init/aluunitM/aluunit/modulomod/out0_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.443    init/aluunitM/aluunit/modulomod/out0_i_81_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.560 r  init/aluunitM/aluunit/modulomod/out0_i_24__0/CO[3]
                         net (fo=1, routed)           0.000    13.560    init/aluunitM/aluunit/modulomod/out0_i_24__0_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.717 r  init/aluunitM/aluunit/modulomod/out0_i_4__1/CO[1]
                         net (fo=20, routed)          0.589    14.306    init/aluunitM/aluunit/modulomod/B[12]
    SLICE_X51Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    15.094 r  init/aluunitM/aluunit/modulomod/out0_i_254/CO[3]
                         net (fo=1, routed)           0.000    15.094    init/aluunitM/aluunit/modulomod/out0_i_254_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.208 r  init/aluunitM/aluunit/modulomod/out0_i_170__0/CO[3]
                         net (fo=1, routed)           0.000    15.208    init/aluunitM/aluunit/modulomod/out0_i_170__0_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.322 r  init/aluunitM/aluunit/modulomod/out0_i_86/CO[3]
                         net (fo=1, routed)           0.000    15.322    init/aluunitM/aluunit/modulomod/out0_i_86_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.436 r  init/aluunitM/aluunit/modulomod/out0_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.436    init/aluunitM/aluunit/modulomod/out0_i_27_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.593 r  init/aluunitM/aluunit/modulomod/out0_i_5__1/CO[1]
                         net (fo=20, routed)          0.812    16.405    init/aluunitM/aluunit/modulomod/B[11]
    SLICE_X53Y32         LUT3 (Prop_lut3_I0_O)        0.329    16.734 r  init/aluunitM/aluunit/modulomod/out0_i_263/O
                         net (fo=1, routed)           0.000    16.734    init/aluunitM/aluunit/modulomod/out0_i_263_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.266 r  init/aluunitM/aluunit/modulomod/out0_i_175__0/CO[3]
                         net (fo=1, routed)           0.000    17.266    init/aluunitM/aluunit/modulomod/out0_i_175__0_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.380 r  init/aluunitM/aluunit/modulomod/out0_i_91/CO[3]
                         net (fo=1, routed)           0.000    17.380    init/aluunitM/aluunit/modulomod/out0_i_91_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.494 r  init/aluunitM/aluunit/modulomod/out0_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.494    init/aluunitM/aluunit/modulomod/out0_i_30_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.651 r  init/aluunitM/aluunit/modulomod/out0_i_6__1/CO[1]
                         net (fo=20, routed)          0.587    18.238    init/aluunitM/aluunit/modulomod/B[10]
    SLICE_X55Y35         LUT3 (Prop_lut3_I0_O)        0.329    18.567 r  init/aluunitM/aluunit/modulomod/out0_i_338/O
                         net (fo=1, routed)           0.000    18.567    init/aluunitM/aluunit/modulomod/out0_i_338_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.117 r  init/aluunitM/aluunit/modulomod/out0_i_264/CO[3]
                         net (fo=1, routed)           0.000    19.117    init/aluunitM/aluunit/modulomod/out0_i_264_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.231 r  init/aluunitM/aluunit/modulomod/out0_i_180__0/CO[3]
                         net (fo=1, routed)           0.000    19.231    init/aluunitM/aluunit/modulomod/out0_i_180__0_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.345 r  init/aluunitM/aluunit/modulomod/out0_i_96/CO[3]
                         net (fo=1, routed)           0.000    19.345    init/aluunitM/aluunit/modulomod/out0_i_96_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.459 r  init/aluunitM/aluunit/modulomod/out0_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.459    init/aluunitM/aluunit/modulomod/out0_i_33_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.616 r  init/aluunitM/aluunit/modulomod/out0_i_7__1/CO[1]
                         net (fo=20, routed)          0.563    20.179    init/aluunitM/aluunit/modulomod/B[9]
    SLICE_X56Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    20.979 r  init/aluunitM/aluunit/modulomod/out0_i_269/CO[3]
                         net (fo=1, routed)           0.000    20.979    init/aluunitM/aluunit/modulomod/out0_i_269_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.096 r  init/aluunitM/aluunit/modulomod/out0_i_185__0/CO[3]
                         net (fo=1, routed)           0.000    21.096    init/aluunitM/aluunit/modulomod/out0_i_185__0_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.213 r  init/aluunitM/aluunit/modulomod/out0_i_101/CO[3]
                         net (fo=1, routed)           0.000    21.213    init/aluunitM/aluunit/modulomod/out0_i_101_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.330 r  init/aluunitM/aluunit/modulomod/out0_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.330    init/aluunitM/aluunit/modulomod/out0_i_36_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.487 r  init/aluunitM/aluunit/modulomod/out0_i_8__1/CO[1]
                         net (fo=20, routed)          0.529    22.016    init/aluunitM/aluunit/modulomod/B[8]
    SLICE_X57Y43         LUT3 (Prop_lut3_I0_O)        0.332    22.348 r  init/aluunitM/aluunit/modulomod/out0_i_344/O
                         net (fo=1, routed)           0.000    22.348    init/aluunitM/aluunit/modulomod/out0_i_344_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.898 r  init/aluunitM/aluunit/modulomod/out0_i_274/CO[3]
                         net (fo=1, routed)           0.000    22.898    init/aluunitM/aluunit/modulomod/out0_i_274_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.012 r  init/aluunitM/aluunit/modulomod/out0_i_190__0/CO[3]
                         net (fo=1, routed)           0.000    23.012    init/aluunitM/aluunit/modulomod/out0_i_190__0_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.126 r  init/aluunitM/aluunit/modulomod/out0_i_106/CO[3]
                         net (fo=1, routed)           0.000    23.126    init/aluunitM/aluunit/modulomod/out0_i_106_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.240 r  init/aluunitM/aluunit/modulomod/out0_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.240    init/aluunitM/aluunit/modulomod/out0_i_39_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.397 r  init/aluunitM/aluunit/modulomod/out0_i_9__1/CO[1]
                         net (fo=20, routed)          0.693    24.090    init/aluunitM/aluunit/modulomod/B[7]
    SLICE_X55Y45         LUT3 (Prop_lut3_I0_O)        0.329    24.419 r  init/aluunitM/aluunit/modulomod/out0_i_347/O
                         net (fo=1, routed)           0.000    24.419    init/aluunitM/aluunit/modulomod/out0_i_347_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.969 r  init/aluunitM/aluunit/modulomod/out0_i_279/CO[3]
                         net (fo=1, routed)           0.000    24.969    init/aluunitM/aluunit/modulomod/out0_i_279_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.083 r  init/aluunitM/aluunit/modulomod/out0_i_195__0/CO[3]
                         net (fo=1, routed)           0.000    25.083    init/aluunitM/aluunit/modulomod/out0_i_195__0_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.197 r  init/aluunitM/aluunit/modulomod/out0_i_111/CO[3]
                         net (fo=1, routed)           0.000    25.197    init/aluunitM/aluunit/modulomod/out0_i_111_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.311 r  init/aluunitM/aluunit/modulomod/out0_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.311    init/aluunitM/aluunit/modulomod/out0_i_42_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.468 r  init/aluunitM/aluunit/modulomod/out0_i_10__1/CO[1]
                         net (fo=20, routed)          0.851    26.318    init/aluunitM/aluunit/modulomod/B[6]
    SLICE_X53Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    27.103 r  init/aluunitM/aluunit/modulomod/out0_i_284/CO[3]
                         net (fo=1, routed)           0.000    27.103    init/aluunitM/aluunit/modulomod/out0_i_284_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.217 r  init/aluunitM/aluunit/modulomod/out0_i_200__0/CO[3]
                         net (fo=1, routed)           0.000    27.217    init/aluunitM/aluunit/modulomod/out0_i_200__0_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.331 r  init/aluunitM/aluunit/modulomod/out0_i_116/CO[3]
                         net (fo=1, routed)           0.000    27.331    init/aluunitM/aluunit/modulomod/out0_i_116_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.445 r  init/aluunitM/aluunit/modulomod/out0_i_45/CO[3]
                         net (fo=1, routed)           0.001    27.446    init/aluunitM/aluunit/modulomod/out0_i_45_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.603 r  init/aluunitM/aluunit/modulomod/out0_i_11__0/CO[1]
                         net (fo=20, routed)          0.641    28.244    init/aluunitM/aluunit/modulomod/B[5]
    SLICE_X52Y50         LUT3 (Prop_lut3_I0_O)        0.329    28.573 r  init/aluunitM/aluunit/modulomod/out0_i_351/O
                         net (fo=1, routed)           0.000    28.573    init/aluunitM/aluunit/modulomod/out0_i_351_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.949 r  init/aluunitM/aluunit/modulomod/out0_i_289/CO[3]
                         net (fo=1, routed)           0.000    28.949    init/aluunitM/aluunit/modulomod/out0_i_289_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.066 r  init/aluunitM/aluunit/modulomod/out0_i_205__0/CO[3]
                         net (fo=1, routed)           0.000    29.066    init/aluunitM/aluunit/modulomod/out0_i_205__0_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.183 r  init/aluunitM/aluunit/modulomod/out0_i_121/CO[3]
                         net (fo=1, routed)           0.000    29.183    init/aluunitM/aluunit/modulomod/out0_i_121_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.300 r  init/aluunitM/aluunit/modulomod/out0_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.300    init/aluunitM/aluunit/modulomod/out0_i_48_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.457 r  init/aluunitM/aluunit/modulomod/out0_i_12__0/CO[1]
                         net (fo=20, routed)          0.635    30.092    init/aluunitM/aluunit/modulomod/B[4]
    SLICE_X53Y53         LUT3 (Prop_lut3_I0_O)        0.332    30.424 r  init/aluunitM/aluunit/modulomod/out0_i_356/O
                         net (fo=1, routed)           0.000    30.424    init/aluunitM/aluunit/modulomod/out0_i_356_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.974 r  init/aluunitM/aluunit/modulomod/out0_i_294/CO[3]
                         net (fo=1, routed)           0.000    30.974    init/aluunitM/aluunit/modulomod/out0_i_294_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.088 r  init/aluunitM/aluunit/modulomod/out0_i_210__0/CO[3]
                         net (fo=1, routed)           0.000    31.088    init/aluunitM/aluunit/modulomod/out0_i_210__0_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.202 r  init/aluunitM/aluunit/modulomod/out0_i_126/CO[3]
                         net (fo=1, routed)           0.000    31.202    init/aluunitM/aluunit/modulomod/out0_i_126_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.316 r  init/aluunitM/aluunit/modulomod/out0_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.316    init/aluunitM/aluunit/modulomod/out0_i_51_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.473 r  init/aluunitM/aluunit/modulomod/out0_i_13__0/CO[1]
                         net (fo=20, routed)          0.557    32.030    init/aluunitM/aluunit/modulomod/B[3]
    SLICE_X51Y56         LUT3 (Prop_lut3_I0_O)        0.329    32.359 r  init/aluunitM/aluunit/modulomod/out0_i_359/O
                         net (fo=1, routed)           0.000    32.359    init/aluunitM/aluunit/modulomod/out0_i_359_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.909 r  init/aluunitM/aluunit/modulomod/out0_i_299/CO[3]
                         net (fo=1, routed)           0.000    32.909    init/aluunitM/aluunit/modulomod/out0_i_299_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.023 r  init/aluunitM/aluunit/modulomod/out0_i_215__0/CO[3]
                         net (fo=1, routed)           0.000    33.023    init/aluunitM/aluunit/modulomod/out0_i_215__0_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.137 r  init/aluunitM/aluunit/modulomod/out0_i_131/CO[3]
                         net (fo=1, routed)           0.000    33.137    init/aluunitM/aluunit/modulomod/out0_i_131_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.251 r  init/aluunitM/aluunit/modulomod/out0_i_54/CO[3]
                         net (fo=1, routed)           0.000    33.251    init/aluunitM/aluunit/modulomod/out0_i_54_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.408 r  init/aluunitM/aluunit/modulomod/out0_i_14__0/CO[1]
                         net (fo=20, routed)          0.669    34.076    init/aluunitM/aluunit/modulomod/B[2]
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.329    34.405 r  init/aluunitM/aluunit/modulomod/out0_i_362/O
                         net (fo=1, routed)           0.000    34.405    init/aluunitM/aluunit/modulomod/out0_i_362_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.938 r  init/aluunitM/aluunit/modulomod/out0_i_304/CO[3]
                         net (fo=1, routed)           0.000    34.938    init/aluunitM/aluunit/modulomod/out0_i_304_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.055 r  init/aluunitM/aluunit/modulomod/out0_i_220__0/CO[3]
                         net (fo=1, routed)           0.000    35.055    init/aluunitM/aluunit/modulomod/out0_i_220__0_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.172 r  init/aluunitM/aluunit/modulomod/out0_i_136/CO[3]
                         net (fo=1, routed)           0.000    35.172    init/aluunitM/aluunit/modulomod/out0_i_136_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.289 r  init/aluunitM/aluunit/modulomod/out0_i_57/CO[3]
                         net (fo=1, routed)           0.000    35.289    init/aluunitM/aluunit/modulomod/out0_i_57_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.446 r  init/aluunitM/aluunit/modulomod/out0_i_15__0/CO[1]
                         net (fo=20, routed)          0.826    36.273    init/aluunitM/aluunit/modulomod/B[1]
    SLICE_X53Y59         LUT3 (Prop_lut3_I0_O)        0.332    36.605 r  init/aluunitM/aluunit/modulomod/out0_i_366/O
                         net (fo=1, routed)           0.000    36.605    init/aluunitM/aluunit/modulomod/out0_i_366_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.137 r  init/aluunitM/aluunit/modulomod/out0_i_309/CO[3]
                         net (fo=1, routed)           0.000    37.137    init/aluunitM/aluunit/modulomod/out0_i_309_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.251 r  init/aluunitM/aluunit/modulomod/out0_i_225__0/CO[3]
                         net (fo=1, routed)           0.000    37.251    init/aluunitM/aluunit/modulomod/out0_i_225__0_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.365 r  init/aluunitM/aluunit/modulomod/out0_i_141/CO[3]
                         net (fo=1, routed)           0.000    37.365    init/aluunitM/aluunit/modulomod/out0_i_141_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.479 r  init/aluunitM/aluunit/modulomod/out0_i_60/CO[3]
                         net (fo=1, routed)           0.000    37.479    init/aluunitM/aluunit/modulomod/out0_i_60_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.750 r  init/aluunitM/aluunit/modulomod/out0_i_16__0/CO[0]
                         net (fo=1, routed)           0.683    38.433    init/aluunitM/aluunit/modulomod/B[0]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_B[0]_P[15])
                                                      3.905    42.338 r  init/aluunitM/aluunit/modulomod/out0/P[15]
                         net (fo=1, routed)           0.623    42.961    init/aluunitM/aluunit/multipliermod/P[15]
    SLICE_X57Y67         LUT5 (Prop_lut5_I3_O)        0.124    43.085 r  init/aluunitM/aluunit/multipliermod/M_result_q[15]_i_2_comp/O
                         net (fo=1, routed)           0.000    43.085    init/aluunitM/aluunit_n_20
    SLICE_X57Y67         FDRE                                         r  init/aluunitM/M_result_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.435    14.839    init/aluunitM/clk_IBUF_BUFG
    SLICE_X57Y67         FDRE                                         r  init/aluunitM/M_result_q_reg[15]/C
                         clock pessimism              0.179    15.019    
                         clock uncertainty           -0.035    14.983    
    SLICE_X57Y67         FDRE (Setup_fdre_C_D)        0.031    15.014    init/aluunitM/M_result_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                         -43.085    
  -------------------------------------------------------------------
                         slack                                -28.071    

Slack (VIOLATED) :        -28.070ns  (required time - arrival time)
  Source:                 init/aluunitM/M_regB_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init/aluunitM/M_result_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        37.950ns  (logic 26.000ns (68.511%)  route 11.950ns (31.488%))
  Logic Levels:           93  (CARRY4=79 DSP48E1=1 LUT2=1 LUT3=11 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.551     5.135    init/aluunitM/clk_IBUF_BUFG
    SLICE_X52Y25         FDRE                                         r  init/aluunitM/M_regB_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y25         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  init/aluunitM/M_regB_q_reg[0]/Q
                         net (fo=58, routed)          0.470     6.123    init/aluunitM/aluunit/modulomod/out0_1[0]
    SLICE_X53Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.247 r  init/aluunitM/aluunit/modulomod/out0_i_320/O
                         net (fo=1, routed)           0.000     6.247    init/aluunitM/aluunit/modulomod/out0_i_320_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.779 r  init/aluunitM/aluunit/modulomod/out0_i_230__0/CO[3]
                         net (fo=1, routed)           0.000     6.779    init/aluunitM/aluunit/modulomod/out0_i_230__0_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  init/aluunitM/aluunit/modulomod/out0_i_146/CO[3]
                         net (fo=1, routed)           0.000     6.893    init/aluunitM/aluunit/modulomod/out0_i_146_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  init/aluunitM/aluunit/modulomod/out0_i_62__0/CO[3]
                         net (fo=1, routed)           0.000     7.007    init/aluunitM/aluunit/modulomod/out0_i_62__0_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  init/aluunitM/aluunit/modulomod/out0_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     7.121    init/aluunitM/aluunit/modulomod/out0_i_17__0_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.392 r  init/aluunitM/aluunit/modulomod/out0_i_1__1/CO[0]
                         net (fo=20, routed)          0.781     8.173    init/aluunitM/aluunit/modulomod/B[15]
    SLICE_X52Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     9.017 r  init/aluunitM/aluunit/modulomod/out0_i_239__0/CO[3]
                         net (fo=1, routed)           0.000     9.017    init/aluunitM/aluunit/modulomod/out0_i_239__0_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.134 r  init/aluunitM/aluunit/modulomod/out0_i_155__0/CO[3]
                         net (fo=1, routed)           0.000     9.134    init/aluunitM/aluunit/modulomod/out0_i_155__0_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.251 r  init/aluunitM/aluunit/modulomod/out0_i_71__0/CO[3]
                         net (fo=1, routed)           0.000     9.251    init/aluunitM/aluunit/modulomod/out0_i_71__0_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.368 r  init/aluunitM/aluunit/modulomod/out0_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     9.368    init/aluunitM/aluunit/modulomod/out0_i_18__0_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.525 r  init/aluunitM/aluunit/modulomod/out0_i_2__1/CO[1]
                         net (fo=20, routed)          0.726    10.251    init/aluunitM/aluunit/modulomod/B[14]
    SLICE_X51Y27         LUT3 (Prop_lut3_I0_O)        0.332    10.583 r  init/aluunitM/aluunit/modulomod/out0_i_326/O
                         net (fo=1, routed)           0.000    10.583    init/aluunitM/aluunit/modulomod/out0_i_326_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.133 r  init/aluunitM/aluunit/modulomod/out0_i_244/CO[3]
                         net (fo=1, routed)           0.000    11.133    init/aluunitM/aluunit/modulomod/out0_i_244_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.247 r  init/aluunitM/aluunit/modulomod/out0_i_160/CO[3]
                         net (fo=1, routed)           0.000    11.247    init/aluunitM/aluunit/modulomod/out0_i_160_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.361 r  init/aluunitM/aluunit/modulomod/out0_i_76__0/CO[3]
                         net (fo=1, routed)           0.000    11.361    init/aluunitM/aluunit/modulomod/out0_i_76__0_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.475 r  init/aluunitM/aluunit/modulomod/out0_i_21__0/CO[3]
                         net (fo=1, routed)           0.000    11.475    init/aluunitM/aluunit/modulomod/out0_i_21__0_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.632 r  init/aluunitM/aluunit/modulomod/out0_i_3__1/CO[1]
                         net (fo=20, routed)          0.715    12.347    init/aluunitM/aluunit/modulomod/B[13]
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.329    12.676 r  init/aluunitM/aluunit/modulomod/out0_i_329/O
                         net (fo=1, routed)           0.000    12.676    init/aluunitM/aluunit/modulomod/out0_i_329_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.209 r  init/aluunitM/aluunit/modulomod/out0_i_249/CO[3]
                         net (fo=1, routed)           0.000    13.209    init/aluunitM/aluunit/modulomod/out0_i_249_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.326 r  init/aluunitM/aluunit/modulomod/out0_i_165__0/CO[3]
                         net (fo=1, routed)           0.000    13.326    init/aluunitM/aluunit/modulomod/out0_i_165__0_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.443 r  init/aluunitM/aluunit/modulomod/out0_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.443    init/aluunitM/aluunit/modulomod/out0_i_81_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.560 r  init/aluunitM/aluunit/modulomod/out0_i_24__0/CO[3]
                         net (fo=1, routed)           0.000    13.560    init/aluunitM/aluunit/modulomod/out0_i_24__0_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.717 r  init/aluunitM/aluunit/modulomod/out0_i_4__1/CO[1]
                         net (fo=20, routed)          0.589    14.306    init/aluunitM/aluunit/modulomod/B[12]
    SLICE_X51Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    15.094 r  init/aluunitM/aluunit/modulomod/out0_i_254/CO[3]
                         net (fo=1, routed)           0.000    15.094    init/aluunitM/aluunit/modulomod/out0_i_254_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.208 r  init/aluunitM/aluunit/modulomod/out0_i_170__0/CO[3]
                         net (fo=1, routed)           0.000    15.208    init/aluunitM/aluunit/modulomod/out0_i_170__0_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.322 r  init/aluunitM/aluunit/modulomod/out0_i_86/CO[3]
                         net (fo=1, routed)           0.000    15.322    init/aluunitM/aluunit/modulomod/out0_i_86_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.436 r  init/aluunitM/aluunit/modulomod/out0_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.436    init/aluunitM/aluunit/modulomod/out0_i_27_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.593 r  init/aluunitM/aluunit/modulomod/out0_i_5__1/CO[1]
                         net (fo=20, routed)          0.812    16.405    init/aluunitM/aluunit/modulomod/B[11]
    SLICE_X53Y32         LUT3 (Prop_lut3_I0_O)        0.329    16.734 r  init/aluunitM/aluunit/modulomod/out0_i_263/O
                         net (fo=1, routed)           0.000    16.734    init/aluunitM/aluunit/modulomod/out0_i_263_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.266 r  init/aluunitM/aluunit/modulomod/out0_i_175__0/CO[3]
                         net (fo=1, routed)           0.000    17.266    init/aluunitM/aluunit/modulomod/out0_i_175__0_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.380 r  init/aluunitM/aluunit/modulomod/out0_i_91/CO[3]
                         net (fo=1, routed)           0.000    17.380    init/aluunitM/aluunit/modulomod/out0_i_91_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.494 r  init/aluunitM/aluunit/modulomod/out0_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.494    init/aluunitM/aluunit/modulomod/out0_i_30_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.651 r  init/aluunitM/aluunit/modulomod/out0_i_6__1/CO[1]
                         net (fo=20, routed)          0.587    18.238    init/aluunitM/aluunit/modulomod/B[10]
    SLICE_X55Y35         LUT3 (Prop_lut3_I0_O)        0.329    18.567 r  init/aluunitM/aluunit/modulomod/out0_i_338/O
                         net (fo=1, routed)           0.000    18.567    init/aluunitM/aluunit/modulomod/out0_i_338_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.117 r  init/aluunitM/aluunit/modulomod/out0_i_264/CO[3]
                         net (fo=1, routed)           0.000    19.117    init/aluunitM/aluunit/modulomod/out0_i_264_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.231 r  init/aluunitM/aluunit/modulomod/out0_i_180__0/CO[3]
                         net (fo=1, routed)           0.000    19.231    init/aluunitM/aluunit/modulomod/out0_i_180__0_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.345 r  init/aluunitM/aluunit/modulomod/out0_i_96/CO[3]
                         net (fo=1, routed)           0.000    19.345    init/aluunitM/aluunit/modulomod/out0_i_96_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.459 r  init/aluunitM/aluunit/modulomod/out0_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.459    init/aluunitM/aluunit/modulomod/out0_i_33_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.616 r  init/aluunitM/aluunit/modulomod/out0_i_7__1/CO[1]
                         net (fo=20, routed)          0.563    20.179    init/aluunitM/aluunit/modulomod/B[9]
    SLICE_X56Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    20.979 r  init/aluunitM/aluunit/modulomod/out0_i_269/CO[3]
                         net (fo=1, routed)           0.000    20.979    init/aluunitM/aluunit/modulomod/out0_i_269_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.096 r  init/aluunitM/aluunit/modulomod/out0_i_185__0/CO[3]
                         net (fo=1, routed)           0.000    21.096    init/aluunitM/aluunit/modulomod/out0_i_185__0_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.213 r  init/aluunitM/aluunit/modulomod/out0_i_101/CO[3]
                         net (fo=1, routed)           0.000    21.213    init/aluunitM/aluunit/modulomod/out0_i_101_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.330 r  init/aluunitM/aluunit/modulomod/out0_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.330    init/aluunitM/aluunit/modulomod/out0_i_36_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.487 r  init/aluunitM/aluunit/modulomod/out0_i_8__1/CO[1]
                         net (fo=20, routed)          0.529    22.016    init/aluunitM/aluunit/modulomod/B[8]
    SLICE_X57Y43         LUT3 (Prop_lut3_I0_O)        0.332    22.348 r  init/aluunitM/aluunit/modulomod/out0_i_344/O
                         net (fo=1, routed)           0.000    22.348    init/aluunitM/aluunit/modulomod/out0_i_344_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.898 r  init/aluunitM/aluunit/modulomod/out0_i_274/CO[3]
                         net (fo=1, routed)           0.000    22.898    init/aluunitM/aluunit/modulomod/out0_i_274_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.012 r  init/aluunitM/aluunit/modulomod/out0_i_190__0/CO[3]
                         net (fo=1, routed)           0.000    23.012    init/aluunitM/aluunit/modulomod/out0_i_190__0_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.126 r  init/aluunitM/aluunit/modulomod/out0_i_106/CO[3]
                         net (fo=1, routed)           0.000    23.126    init/aluunitM/aluunit/modulomod/out0_i_106_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.240 r  init/aluunitM/aluunit/modulomod/out0_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.240    init/aluunitM/aluunit/modulomod/out0_i_39_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.397 r  init/aluunitM/aluunit/modulomod/out0_i_9__1/CO[1]
                         net (fo=20, routed)          0.693    24.090    init/aluunitM/aluunit/modulomod/B[7]
    SLICE_X55Y45         LUT3 (Prop_lut3_I0_O)        0.329    24.419 r  init/aluunitM/aluunit/modulomod/out0_i_347/O
                         net (fo=1, routed)           0.000    24.419    init/aluunitM/aluunit/modulomod/out0_i_347_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.969 r  init/aluunitM/aluunit/modulomod/out0_i_279/CO[3]
                         net (fo=1, routed)           0.000    24.969    init/aluunitM/aluunit/modulomod/out0_i_279_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.083 r  init/aluunitM/aluunit/modulomod/out0_i_195__0/CO[3]
                         net (fo=1, routed)           0.000    25.083    init/aluunitM/aluunit/modulomod/out0_i_195__0_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.197 r  init/aluunitM/aluunit/modulomod/out0_i_111/CO[3]
                         net (fo=1, routed)           0.000    25.197    init/aluunitM/aluunit/modulomod/out0_i_111_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.311 r  init/aluunitM/aluunit/modulomod/out0_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.311    init/aluunitM/aluunit/modulomod/out0_i_42_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.468 r  init/aluunitM/aluunit/modulomod/out0_i_10__1/CO[1]
                         net (fo=20, routed)          0.851    26.318    init/aluunitM/aluunit/modulomod/B[6]
    SLICE_X53Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    27.103 r  init/aluunitM/aluunit/modulomod/out0_i_284/CO[3]
                         net (fo=1, routed)           0.000    27.103    init/aluunitM/aluunit/modulomod/out0_i_284_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.217 r  init/aluunitM/aluunit/modulomod/out0_i_200__0/CO[3]
                         net (fo=1, routed)           0.000    27.217    init/aluunitM/aluunit/modulomod/out0_i_200__0_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.331 r  init/aluunitM/aluunit/modulomod/out0_i_116/CO[3]
                         net (fo=1, routed)           0.000    27.331    init/aluunitM/aluunit/modulomod/out0_i_116_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.445 r  init/aluunitM/aluunit/modulomod/out0_i_45/CO[3]
                         net (fo=1, routed)           0.001    27.446    init/aluunitM/aluunit/modulomod/out0_i_45_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.603 r  init/aluunitM/aluunit/modulomod/out0_i_11__0/CO[1]
                         net (fo=20, routed)          0.641    28.244    init/aluunitM/aluunit/modulomod/B[5]
    SLICE_X52Y50         LUT3 (Prop_lut3_I0_O)        0.329    28.573 r  init/aluunitM/aluunit/modulomod/out0_i_351/O
                         net (fo=1, routed)           0.000    28.573    init/aluunitM/aluunit/modulomod/out0_i_351_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.949 r  init/aluunitM/aluunit/modulomod/out0_i_289/CO[3]
                         net (fo=1, routed)           0.000    28.949    init/aluunitM/aluunit/modulomod/out0_i_289_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.066 r  init/aluunitM/aluunit/modulomod/out0_i_205__0/CO[3]
                         net (fo=1, routed)           0.000    29.066    init/aluunitM/aluunit/modulomod/out0_i_205__0_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.183 r  init/aluunitM/aluunit/modulomod/out0_i_121/CO[3]
                         net (fo=1, routed)           0.000    29.183    init/aluunitM/aluunit/modulomod/out0_i_121_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.300 r  init/aluunitM/aluunit/modulomod/out0_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.300    init/aluunitM/aluunit/modulomod/out0_i_48_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.457 r  init/aluunitM/aluunit/modulomod/out0_i_12__0/CO[1]
                         net (fo=20, routed)          0.635    30.092    init/aluunitM/aluunit/modulomod/B[4]
    SLICE_X53Y53         LUT3 (Prop_lut3_I0_O)        0.332    30.424 r  init/aluunitM/aluunit/modulomod/out0_i_356/O
                         net (fo=1, routed)           0.000    30.424    init/aluunitM/aluunit/modulomod/out0_i_356_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.974 r  init/aluunitM/aluunit/modulomod/out0_i_294/CO[3]
                         net (fo=1, routed)           0.000    30.974    init/aluunitM/aluunit/modulomod/out0_i_294_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.088 r  init/aluunitM/aluunit/modulomod/out0_i_210__0/CO[3]
                         net (fo=1, routed)           0.000    31.088    init/aluunitM/aluunit/modulomod/out0_i_210__0_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.202 r  init/aluunitM/aluunit/modulomod/out0_i_126/CO[3]
                         net (fo=1, routed)           0.000    31.202    init/aluunitM/aluunit/modulomod/out0_i_126_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.316 r  init/aluunitM/aluunit/modulomod/out0_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.316    init/aluunitM/aluunit/modulomod/out0_i_51_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.473 r  init/aluunitM/aluunit/modulomod/out0_i_13__0/CO[1]
                         net (fo=20, routed)          0.557    32.030    init/aluunitM/aluunit/modulomod/B[3]
    SLICE_X51Y56         LUT3 (Prop_lut3_I0_O)        0.329    32.359 r  init/aluunitM/aluunit/modulomod/out0_i_359/O
                         net (fo=1, routed)           0.000    32.359    init/aluunitM/aluunit/modulomod/out0_i_359_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.909 r  init/aluunitM/aluunit/modulomod/out0_i_299/CO[3]
                         net (fo=1, routed)           0.000    32.909    init/aluunitM/aluunit/modulomod/out0_i_299_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.023 r  init/aluunitM/aluunit/modulomod/out0_i_215__0/CO[3]
                         net (fo=1, routed)           0.000    33.023    init/aluunitM/aluunit/modulomod/out0_i_215__0_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.137 r  init/aluunitM/aluunit/modulomod/out0_i_131/CO[3]
                         net (fo=1, routed)           0.000    33.137    init/aluunitM/aluunit/modulomod/out0_i_131_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.251 r  init/aluunitM/aluunit/modulomod/out0_i_54/CO[3]
                         net (fo=1, routed)           0.000    33.251    init/aluunitM/aluunit/modulomod/out0_i_54_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.408 r  init/aluunitM/aluunit/modulomod/out0_i_14__0/CO[1]
                         net (fo=20, routed)          0.669    34.076    init/aluunitM/aluunit/modulomod/B[2]
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.329    34.405 r  init/aluunitM/aluunit/modulomod/out0_i_362/O
                         net (fo=1, routed)           0.000    34.405    init/aluunitM/aluunit/modulomod/out0_i_362_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.938 r  init/aluunitM/aluunit/modulomod/out0_i_304/CO[3]
                         net (fo=1, routed)           0.000    34.938    init/aluunitM/aluunit/modulomod/out0_i_304_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.055 r  init/aluunitM/aluunit/modulomod/out0_i_220__0/CO[3]
                         net (fo=1, routed)           0.000    35.055    init/aluunitM/aluunit/modulomod/out0_i_220__0_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.172 r  init/aluunitM/aluunit/modulomod/out0_i_136/CO[3]
                         net (fo=1, routed)           0.000    35.172    init/aluunitM/aluunit/modulomod/out0_i_136_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.289 r  init/aluunitM/aluunit/modulomod/out0_i_57/CO[3]
                         net (fo=1, routed)           0.000    35.289    init/aluunitM/aluunit/modulomod/out0_i_57_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.446 r  init/aluunitM/aluunit/modulomod/out0_i_15__0/CO[1]
                         net (fo=20, routed)          0.826    36.273    init/aluunitM/aluunit/modulomod/B[1]
    SLICE_X53Y59         LUT3 (Prop_lut3_I0_O)        0.332    36.605 r  init/aluunitM/aluunit/modulomod/out0_i_366/O
                         net (fo=1, routed)           0.000    36.605    init/aluunitM/aluunit/modulomod/out0_i_366_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.137 r  init/aluunitM/aluunit/modulomod/out0_i_309/CO[3]
                         net (fo=1, routed)           0.000    37.137    init/aluunitM/aluunit/modulomod/out0_i_309_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.251 r  init/aluunitM/aluunit/modulomod/out0_i_225__0/CO[3]
                         net (fo=1, routed)           0.000    37.251    init/aluunitM/aluunit/modulomod/out0_i_225__0_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.365 r  init/aluunitM/aluunit/modulomod/out0_i_141/CO[3]
                         net (fo=1, routed)           0.000    37.365    init/aluunitM/aluunit/modulomod/out0_i_141_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.479 r  init/aluunitM/aluunit/modulomod/out0_i_60/CO[3]
                         net (fo=1, routed)           0.000    37.479    init/aluunitM/aluunit/modulomod/out0_i_60_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.750 r  init/aluunitM/aluunit/modulomod/out0_i_16__0/CO[0]
                         net (fo=1, routed)           0.683    38.433    init/aluunitM/aluunit/modulomod/B[0]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_B[0]_P[11])
                                                      3.905    42.338 r  init/aluunitM/aluunit/modulomod/out0/P[11]
                         net (fo=1, routed)           0.623    42.961    init/aluunitM/aluunit/multipliermod/P[11]
    SLICE_X57Y66         LUT5 (Prop_lut5_I3_O)        0.124    43.085 r  init/aluunitM/aluunit/multipliermod/M_result_q[11]_i_1_comp/O
                         net (fo=1, routed)           0.000    43.085    init/aluunitM/aluunit_n_24
    SLICE_X57Y66         FDRE                                         r  init/aluunitM/M_result_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.436    14.840    init/aluunitM/clk_IBUF_BUFG
    SLICE_X57Y66         FDRE                                         r  init/aluunitM/M_result_q_reg[11]/C
                         clock pessimism              0.179    15.020    
                         clock uncertainty           -0.035    14.984    
    SLICE_X57Y66         FDRE (Setup_fdre_C_D)        0.031    15.015    init/aluunitM/M_result_q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -43.085    
  -------------------------------------------------------------------
                         slack                                -28.070    

Slack (VIOLATED) :        -28.040ns  (required time - arrival time)
  Source:                 init/aluunitM/M_regB_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init/aluunitM/M_result_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        37.916ns  (logic 26.000ns (68.572%)  route 11.916ns (31.427%))
  Logic Levels:           93  (CARRY4=79 DSP48E1=1 LUT2=1 LUT3=11 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.551     5.135    init/aluunitM/clk_IBUF_BUFG
    SLICE_X52Y25         FDRE                                         r  init/aluunitM/M_regB_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y25         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  init/aluunitM/M_regB_q_reg[0]/Q
                         net (fo=58, routed)          0.470     6.123    init/aluunitM/aluunit/modulomod/out0_1[0]
    SLICE_X53Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.247 r  init/aluunitM/aluunit/modulomod/out0_i_320/O
                         net (fo=1, routed)           0.000     6.247    init/aluunitM/aluunit/modulomod/out0_i_320_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.779 r  init/aluunitM/aluunit/modulomod/out0_i_230__0/CO[3]
                         net (fo=1, routed)           0.000     6.779    init/aluunitM/aluunit/modulomod/out0_i_230__0_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  init/aluunitM/aluunit/modulomod/out0_i_146/CO[3]
                         net (fo=1, routed)           0.000     6.893    init/aluunitM/aluunit/modulomod/out0_i_146_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  init/aluunitM/aluunit/modulomod/out0_i_62__0/CO[3]
                         net (fo=1, routed)           0.000     7.007    init/aluunitM/aluunit/modulomod/out0_i_62__0_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  init/aluunitM/aluunit/modulomod/out0_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     7.121    init/aluunitM/aluunit/modulomod/out0_i_17__0_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.392 r  init/aluunitM/aluunit/modulomod/out0_i_1__1/CO[0]
                         net (fo=20, routed)          0.781     8.173    init/aluunitM/aluunit/modulomod/B[15]
    SLICE_X52Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     9.017 r  init/aluunitM/aluunit/modulomod/out0_i_239__0/CO[3]
                         net (fo=1, routed)           0.000     9.017    init/aluunitM/aluunit/modulomod/out0_i_239__0_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.134 r  init/aluunitM/aluunit/modulomod/out0_i_155__0/CO[3]
                         net (fo=1, routed)           0.000     9.134    init/aluunitM/aluunit/modulomod/out0_i_155__0_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.251 r  init/aluunitM/aluunit/modulomod/out0_i_71__0/CO[3]
                         net (fo=1, routed)           0.000     9.251    init/aluunitM/aluunit/modulomod/out0_i_71__0_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.368 r  init/aluunitM/aluunit/modulomod/out0_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     9.368    init/aluunitM/aluunit/modulomod/out0_i_18__0_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.525 r  init/aluunitM/aluunit/modulomod/out0_i_2__1/CO[1]
                         net (fo=20, routed)          0.726    10.251    init/aluunitM/aluunit/modulomod/B[14]
    SLICE_X51Y27         LUT3 (Prop_lut3_I0_O)        0.332    10.583 r  init/aluunitM/aluunit/modulomod/out0_i_326/O
                         net (fo=1, routed)           0.000    10.583    init/aluunitM/aluunit/modulomod/out0_i_326_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.133 r  init/aluunitM/aluunit/modulomod/out0_i_244/CO[3]
                         net (fo=1, routed)           0.000    11.133    init/aluunitM/aluunit/modulomod/out0_i_244_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.247 r  init/aluunitM/aluunit/modulomod/out0_i_160/CO[3]
                         net (fo=1, routed)           0.000    11.247    init/aluunitM/aluunit/modulomod/out0_i_160_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.361 r  init/aluunitM/aluunit/modulomod/out0_i_76__0/CO[3]
                         net (fo=1, routed)           0.000    11.361    init/aluunitM/aluunit/modulomod/out0_i_76__0_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.475 r  init/aluunitM/aluunit/modulomod/out0_i_21__0/CO[3]
                         net (fo=1, routed)           0.000    11.475    init/aluunitM/aluunit/modulomod/out0_i_21__0_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.632 r  init/aluunitM/aluunit/modulomod/out0_i_3__1/CO[1]
                         net (fo=20, routed)          0.715    12.347    init/aluunitM/aluunit/modulomod/B[13]
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.329    12.676 r  init/aluunitM/aluunit/modulomod/out0_i_329/O
                         net (fo=1, routed)           0.000    12.676    init/aluunitM/aluunit/modulomod/out0_i_329_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.209 r  init/aluunitM/aluunit/modulomod/out0_i_249/CO[3]
                         net (fo=1, routed)           0.000    13.209    init/aluunitM/aluunit/modulomod/out0_i_249_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.326 r  init/aluunitM/aluunit/modulomod/out0_i_165__0/CO[3]
                         net (fo=1, routed)           0.000    13.326    init/aluunitM/aluunit/modulomod/out0_i_165__0_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.443 r  init/aluunitM/aluunit/modulomod/out0_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.443    init/aluunitM/aluunit/modulomod/out0_i_81_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.560 r  init/aluunitM/aluunit/modulomod/out0_i_24__0/CO[3]
                         net (fo=1, routed)           0.000    13.560    init/aluunitM/aluunit/modulomod/out0_i_24__0_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.717 r  init/aluunitM/aluunit/modulomod/out0_i_4__1/CO[1]
                         net (fo=20, routed)          0.589    14.306    init/aluunitM/aluunit/modulomod/B[12]
    SLICE_X51Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    15.094 r  init/aluunitM/aluunit/modulomod/out0_i_254/CO[3]
                         net (fo=1, routed)           0.000    15.094    init/aluunitM/aluunit/modulomod/out0_i_254_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.208 r  init/aluunitM/aluunit/modulomod/out0_i_170__0/CO[3]
                         net (fo=1, routed)           0.000    15.208    init/aluunitM/aluunit/modulomod/out0_i_170__0_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.322 r  init/aluunitM/aluunit/modulomod/out0_i_86/CO[3]
                         net (fo=1, routed)           0.000    15.322    init/aluunitM/aluunit/modulomod/out0_i_86_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.436 r  init/aluunitM/aluunit/modulomod/out0_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.436    init/aluunitM/aluunit/modulomod/out0_i_27_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.593 r  init/aluunitM/aluunit/modulomod/out0_i_5__1/CO[1]
                         net (fo=20, routed)          0.812    16.405    init/aluunitM/aluunit/modulomod/B[11]
    SLICE_X53Y32         LUT3 (Prop_lut3_I0_O)        0.329    16.734 r  init/aluunitM/aluunit/modulomod/out0_i_263/O
                         net (fo=1, routed)           0.000    16.734    init/aluunitM/aluunit/modulomod/out0_i_263_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.266 r  init/aluunitM/aluunit/modulomod/out0_i_175__0/CO[3]
                         net (fo=1, routed)           0.000    17.266    init/aluunitM/aluunit/modulomod/out0_i_175__0_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.380 r  init/aluunitM/aluunit/modulomod/out0_i_91/CO[3]
                         net (fo=1, routed)           0.000    17.380    init/aluunitM/aluunit/modulomod/out0_i_91_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.494 r  init/aluunitM/aluunit/modulomod/out0_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.494    init/aluunitM/aluunit/modulomod/out0_i_30_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.651 r  init/aluunitM/aluunit/modulomod/out0_i_6__1/CO[1]
                         net (fo=20, routed)          0.587    18.238    init/aluunitM/aluunit/modulomod/B[10]
    SLICE_X55Y35         LUT3 (Prop_lut3_I0_O)        0.329    18.567 r  init/aluunitM/aluunit/modulomod/out0_i_338/O
                         net (fo=1, routed)           0.000    18.567    init/aluunitM/aluunit/modulomod/out0_i_338_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.117 r  init/aluunitM/aluunit/modulomod/out0_i_264/CO[3]
                         net (fo=1, routed)           0.000    19.117    init/aluunitM/aluunit/modulomod/out0_i_264_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.231 r  init/aluunitM/aluunit/modulomod/out0_i_180__0/CO[3]
                         net (fo=1, routed)           0.000    19.231    init/aluunitM/aluunit/modulomod/out0_i_180__0_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.345 r  init/aluunitM/aluunit/modulomod/out0_i_96/CO[3]
                         net (fo=1, routed)           0.000    19.345    init/aluunitM/aluunit/modulomod/out0_i_96_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.459 r  init/aluunitM/aluunit/modulomod/out0_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.459    init/aluunitM/aluunit/modulomod/out0_i_33_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.616 r  init/aluunitM/aluunit/modulomod/out0_i_7__1/CO[1]
                         net (fo=20, routed)          0.563    20.179    init/aluunitM/aluunit/modulomod/B[9]
    SLICE_X56Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    20.979 r  init/aluunitM/aluunit/modulomod/out0_i_269/CO[3]
                         net (fo=1, routed)           0.000    20.979    init/aluunitM/aluunit/modulomod/out0_i_269_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.096 r  init/aluunitM/aluunit/modulomod/out0_i_185__0/CO[3]
                         net (fo=1, routed)           0.000    21.096    init/aluunitM/aluunit/modulomod/out0_i_185__0_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.213 r  init/aluunitM/aluunit/modulomod/out0_i_101/CO[3]
                         net (fo=1, routed)           0.000    21.213    init/aluunitM/aluunit/modulomod/out0_i_101_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.330 r  init/aluunitM/aluunit/modulomod/out0_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.330    init/aluunitM/aluunit/modulomod/out0_i_36_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.487 r  init/aluunitM/aluunit/modulomod/out0_i_8__1/CO[1]
                         net (fo=20, routed)          0.529    22.016    init/aluunitM/aluunit/modulomod/B[8]
    SLICE_X57Y43         LUT3 (Prop_lut3_I0_O)        0.332    22.348 r  init/aluunitM/aluunit/modulomod/out0_i_344/O
                         net (fo=1, routed)           0.000    22.348    init/aluunitM/aluunit/modulomod/out0_i_344_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.898 r  init/aluunitM/aluunit/modulomod/out0_i_274/CO[3]
                         net (fo=1, routed)           0.000    22.898    init/aluunitM/aluunit/modulomod/out0_i_274_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.012 r  init/aluunitM/aluunit/modulomod/out0_i_190__0/CO[3]
                         net (fo=1, routed)           0.000    23.012    init/aluunitM/aluunit/modulomod/out0_i_190__0_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.126 r  init/aluunitM/aluunit/modulomod/out0_i_106/CO[3]
                         net (fo=1, routed)           0.000    23.126    init/aluunitM/aluunit/modulomod/out0_i_106_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.240 r  init/aluunitM/aluunit/modulomod/out0_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.240    init/aluunitM/aluunit/modulomod/out0_i_39_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.397 r  init/aluunitM/aluunit/modulomod/out0_i_9__1/CO[1]
                         net (fo=20, routed)          0.693    24.090    init/aluunitM/aluunit/modulomod/B[7]
    SLICE_X55Y45         LUT3 (Prop_lut3_I0_O)        0.329    24.419 r  init/aluunitM/aluunit/modulomod/out0_i_347/O
                         net (fo=1, routed)           0.000    24.419    init/aluunitM/aluunit/modulomod/out0_i_347_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.969 r  init/aluunitM/aluunit/modulomod/out0_i_279/CO[3]
                         net (fo=1, routed)           0.000    24.969    init/aluunitM/aluunit/modulomod/out0_i_279_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.083 r  init/aluunitM/aluunit/modulomod/out0_i_195__0/CO[3]
                         net (fo=1, routed)           0.000    25.083    init/aluunitM/aluunit/modulomod/out0_i_195__0_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.197 r  init/aluunitM/aluunit/modulomod/out0_i_111/CO[3]
                         net (fo=1, routed)           0.000    25.197    init/aluunitM/aluunit/modulomod/out0_i_111_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.311 r  init/aluunitM/aluunit/modulomod/out0_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.311    init/aluunitM/aluunit/modulomod/out0_i_42_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.468 r  init/aluunitM/aluunit/modulomod/out0_i_10__1/CO[1]
                         net (fo=20, routed)          0.851    26.318    init/aluunitM/aluunit/modulomod/B[6]
    SLICE_X53Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    27.103 r  init/aluunitM/aluunit/modulomod/out0_i_284/CO[3]
                         net (fo=1, routed)           0.000    27.103    init/aluunitM/aluunit/modulomod/out0_i_284_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.217 r  init/aluunitM/aluunit/modulomod/out0_i_200__0/CO[3]
                         net (fo=1, routed)           0.000    27.217    init/aluunitM/aluunit/modulomod/out0_i_200__0_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.331 r  init/aluunitM/aluunit/modulomod/out0_i_116/CO[3]
                         net (fo=1, routed)           0.000    27.331    init/aluunitM/aluunit/modulomod/out0_i_116_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.445 r  init/aluunitM/aluunit/modulomod/out0_i_45/CO[3]
                         net (fo=1, routed)           0.001    27.446    init/aluunitM/aluunit/modulomod/out0_i_45_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.603 r  init/aluunitM/aluunit/modulomod/out0_i_11__0/CO[1]
                         net (fo=20, routed)          0.641    28.244    init/aluunitM/aluunit/modulomod/B[5]
    SLICE_X52Y50         LUT3 (Prop_lut3_I0_O)        0.329    28.573 r  init/aluunitM/aluunit/modulomod/out0_i_351/O
                         net (fo=1, routed)           0.000    28.573    init/aluunitM/aluunit/modulomod/out0_i_351_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.949 r  init/aluunitM/aluunit/modulomod/out0_i_289/CO[3]
                         net (fo=1, routed)           0.000    28.949    init/aluunitM/aluunit/modulomod/out0_i_289_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.066 r  init/aluunitM/aluunit/modulomod/out0_i_205__0/CO[3]
                         net (fo=1, routed)           0.000    29.066    init/aluunitM/aluunit/modulomod/out0_i_205__0_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.183 r  init/aluunitM/aluunit/modulomod/out0_i_121/CO[3]
                         net (fo=1, routed)           0.000    29.183    init/aluunitM/aluunit/modulomod/out0_i_121_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.300 r  init/aluunitM/aluunit/modulomod/out0_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.300    init/aluunitM/aluunit/modulomod/out0_i_48_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.457 r  init/aluunitM/aluunit/modulomod/out0_i_12__0/CO[1]
                         net (fo=20, routed)          0.635    30.092    init/aluunitM/aluunit/modulomod/B[4]
    SLICE_X53Y53         LUT3 (Prop_lut3_I0_O)        0.332    30.424 r  init/aluunitM/aluunit/modulomod/out0_i_356/O
                         net (fo=1, routed)           0.000    30.424    init/aluunitM/aluunit/modulomod/out0_i_356_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.974 r  init/aluunitM/aluunit/modulomod/out0_i_294/CO[3]
                         net (fo=1, routed)           0.000    30.974    init/aluunitM/aluunit/modulomod/out0_i_294_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.088 r  init/aluunitM/aluunit/modulomod/out0_i_210__0/CO[3]
                         net (fo=1, routed)           0.000    31.088    init/aluunitM/aluunit/modulomod/out0_i_210__0_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.202 r  init/aluunitM/aluunit/modulomod/out0_i_126/CO[3]
                         net (fo=1, routed)           0.000    31.202    init/aluunitM/aluunit/modulomod/out0_i_126_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.316 r  init/aluunitM/aluunit/modulomod/out0_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.316    init/aluunitM/aluunit/modulomod/out0_i_51_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.473 r  init/aluunitM/aluunit/modulomod/out0_i_13__0/CO[1]
                         net (fo=20, routed)          0.557    32.030    init/aluunitM/aluunit/modulomod/B[3]
    SLICE_X51Y56         LUT3 (Prop_lut3_I0_O)        0.329    32.359 r  init/aluunitM/aluunit/modulomod/out0_i_359/O
                         net (fo=1, routed)           0.000    32.359    init/aluunitM/aluunit/modulomod/out0_i_359_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.909 r  init/aluunitM/aluunit/modulomod/out0_i_299/CO[3]
                         net (fo=1, routed)           0.000    32.909    init/aluunitM/aluunit/modulomod/out0_i_299_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.023 r  init/aluunitM/aluunit/modulomod/out0_i_215__0/CO[3]
                         net (fo=1, routed)           0.000    33.023    init/aluunitM/aluunit/modulomod/out0_i_215__0_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.137 r  init/aluunitM/aluunit/modulomod/out0_i_131/CO[3]
                         net (fo=1, routed)           0.000    33.137    init/aluunitM/aluunit/modulomod/out0_i_131_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.251 r  init/aluunitM/aluunit/modulomod/out0_i_54/CO[3]
                         net (fo=1, routed)           0.000    33.251    init/aluunitM/aluunit/modulomod/out0_i_54_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.408 r  init/aluunitM/aluunit/modulomod/out0_i_14__0/CO[1]
                         net (fo=20, routed)          0.669    34.076    init/aluunitM/aluunit/modulomod/B[2]
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.329    34.405 r  init/aluunitM/aluunit/modulomod/out0_i_362/O
                         net (fo=1, routed)           0.000    34.405    init/aluunitM/aluunit/modulomod/out0_i_362_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.938 r  init/aluunitM/aluunit/modulomod/out0_i_304/CO[3]
                         net (fo=1, routed)           0.000    34.938    init/aluunitM/aluunit/modulomod/out0_i_304_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.055 r  init/aluunitM/aluunit/modulomod/out0_i_220__0/CO[3]
                         net (fo=1, routed)           0.000    35.055    init/aluunitM/aluunit/modulomod/out0_i_220__0_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.172 r  init/aluunitM/aluunit/modulomod/out0_i_136/CO[3]
                         net (fo=1, routed)           0.000    35.172    init/aluunitM/aluunit/modulomod/out0_i_136_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.289 r  init/aluunitM/aluunit/modulomod/out0_i_57/CO[3]
                         net (fo=1, routed)           0.000    35.289    init/aluunitM/aluunit/modulomod/out0_i_57_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.446 r  init/aluunitM/aluunit/modulomod/out0_i_15__0/CO[1]
                         net (fo=20, routed)          0.826    36.273    init/aluunitM/aluunit/modulomod/B[1]
    SLICE_X53Y59         LUT3 (Prop_lut3_I0_O)        0.332    36.605 r  init/aluunitM/aluunit/modulomod/out0_i_366/O
                         net (fo=1, routed)           0.000    36.605    init/aluunitM/aluunit/modulomod/out0_i_366_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.137 r  init/aluunitM/aluunit/modulomod/out0_i_309/CO[3]
                         net (fo=1, routed)           0.000    37.137    init/aluunitM/aluunit/modulomod/out0_i_309_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.251 r  init/aluunitM/aluunit/modulomod/out0_i_225__0/CO[3]
                         net (fo=1, routed)           0.000    37.251    init/aluunitM/aluunit/modulomod/out0_i_225__0_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.365 r  init/aluunitM/aluunit/modulomod/out0_i_141/CO[3]
                         net (fo=1, routed)           0.000    37.365    init/aluunitM/aluunit/modulomod/out0_i_141_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.479 r  init/aluunitM/aluunit/modulomod/out0_i_60/CO[3]
                         net (fo=1, routed)           0.000    37.479    init/aluunitM/aluunit/modulomod/out0_i_60_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.750 r  init/aluunitM/aluunit/modulomod/out0_i_16__0/CO[0]
                         net (fo=1, routed)           0.683    38.433    init/aluunitM/aluunit/modulomod/B[0]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_B[0]_P[4])
                                                      3.905    42.338 r  init/aluunitM/aluunit/modulomod/out0/P[4]
                         net (fo=1, routed)           0.589    42.927    init/aluunitM/aluunit/multipliermod/P[4]
    SLICE_X55Y67         LUT5 (Prop_lut5_I3_O)        0.124    43.051 r  init/aluunitM/aluunit/multipliermod/M_result_q[4]_i_1_comp/O
                         net (fo=1, routed)           0.000    43.051    init/aluunitM/aluunit_n_31
    SLICE_X55Y67         FDRE                                         r  init/aluunitM/M_result_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.434    14.838    init/aluunitM/clk_IBUF_BUFG
    SLICE_X55Y67         FDRE                                         r  init/aluunitM/M_result_q_reg[4]/C
                         clock pessimism              0.179    15.018    
                         clock uncertainty           -0.035    14.982    
    SLICE_X55Y67         FDRE (Setup_fdre_C_D)        0.029    15.011    init/aluunitM/M_result_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.011    
                         arrival time                         -43.052    
  -------------------------------------------------------------------
                         slack                                -28.040    

Slack (VIOLATED) :        -28.032ns  (required time - arrival time)
  Source:                 init/aluunitM/M_regB_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init/aluunitM/M_result_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        37.959ns  (logic 26.000ns (68.495%)  route 11.959ns (31.505%))
  Logic Levels:           93  (CARRY4=79 DSP48E1=1 LUT2=1 LUT3=11 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.551     5.135    init/aluunitM/clk_IBUF_BUFG
    SLICE_X52Y25         FDRE                                         r  init/aluunitM/M_regB_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y25         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  init/aluunitM/M_regB_q_reg[0]/Q
                         net (fo=58, routed)          0.470     6.123    init/aluunitM/aluunit/modulomod/out0_1[0]
    SLICE_X53Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.247 r  init/aluunitM/aluunit/modulomod/out0_i_320/O
                         net (fo=1, routed)           0.000     6.247    init/aluunitM/aluunit/modulomod/out0_i_320_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.779 r  init/aluunitM/aluunit/modulomod/out0_i_230__0/CO[3]
                         net (fo=1, routed)           0.000     6.779    init/aluunitM/aluunit/modulomod/out0_i_230__0_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  init/aluunitM/aluunit/modulomod/out0_i_146/CO[3]
                         net (fo=1, routed)           0.000     6.893    init/aluunitM/aluunit/modulomod/out0_i_146_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  init/aluunitM/aluunit/modulomod/out0_i_62__0/CO[3]
                         net (fo=1, routed)           0.000     7.007    init/aluunitM/aluunit/modulomod/out0_i_62__0_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  init/aluunitM/aluunit/modulomod/out0_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     7.121    init/aluunitM/aluunit/modulomod/out0_i_17__0_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.392 r  init/aluunitM/aluunit/modulomod/out0_i_1__1/CO[0]
                         net (fo=20, routed)          0.781     8.173    init/aluunitM/aluunit/modulomod/B[15]
    SLICE_X52Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844     9.017 r  init/aluunitM/aluunit/modulomod/out0_i_239__0/CO[3]
                         net (fo=1, routed)           0.000     9.017    init/aluunitM/aluunit/modulomod/out0_i_239__0_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.134 r  init/aluunitM/aluunit/modulomod/out0_i_155__0/CO[3]
                         net (fo=1, routed)           0.000     9.134    init/aluunitM/aluunit/modulomod/out0_i_155__0_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.251 r  init/aluunitM/aluunit/modulomod/out0_i_71__0/CO[3]
                         net (fo=1, routed)           0.000     9.251    init/aluunitM/aluunit/modulomod/out0_i_71__0_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.368 r  init/aluunitM/aluunit/modulomod/out0_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     9.368    init/aluunitM/aluunit/modulomod/out0_i_18__0_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.525 r  init/aluunitM/aluunit/modulomod/out0_i_2__1/CO[1]
                         net (fo=20, routed)          0.726    10.251    init/aluunitM/aluunit/modulomod/B[14]
    SLICE_X51Y27         LUT3 (Prop_lut3_I0_O)        0.332    10.583 r  init/aluunitM/aluunit/modulomod/out0_i_326/O
                         net (fo=1, routed)           0.000    10.583    init/aluunitM/aluunit/modulomod/out0_i_326_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.133 r  init/aluunitM/aluunit/modulomod/out0_i_244/CO[3]
                         net (fo=1, routed)           0.000    11.133    init/aluunitM/aluunit/modulomod/out0_i_244_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.247 r  init/aluunitM/aluunit/modulomod/out0_i_160/CO[3]
                         net (fo=1, routed)           0.000    11.247    init/aluunitM/aluunit/modulomod/out0_i_160_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.361 r  init/aluunitM/aluunit/modulomod/out0_i_76__0/CO[3]
                         net (fo=1, routed)           0.000    11.361    init/aluunitM/aluunit/modulomod/out0_i_76__0_n_0
    SLICE_X51Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.475 r  init/aluunitM/aluunit/modulomod/out0_i_21__0/CO[3]
                         net (fo=1, routed)           0.000    11.475    init/aluunitM/aluunit/modulomod/out0_i_21__0_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.632 r  init/aluunitM/aluunit/modulomod/out0_i_3__1/CO[1]
                         net (fo=20, routed)          0.715    12.347    init/aluunitM/aluunit/modulomod/B[13]
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.329    12.676 r  init/aluunitM/aluunit/modulomod/out0_i_329/O
                         net (fo=1, routed)           0.000    12.676    init/aluunitM/aluunit/modulomod/out0_i_329_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.209 r  init/aluunitM/aluunit/modulomod/out0_i_249/CO[3]
                         net (fo=1, routed)           0.000    13.209    init/aluunitM/aluunit/modulomod/out0_i_249_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.326 r  init/aluunitM/aluunit/modulomod/out0_i_165__0/CO[3]
                         net (fo=1, routed)           0.000    13.326    init/aluunitM/aluunit/modulomod/out0_i_165__0_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.443 r  init/aluunitM/aluunit/modulomod/out0_i_81/CO[3]
                         net (fo=1, routed)           0.000    13.443    init/aluunitM/aluunit/modulomod/out0_i_81_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.560 r  init/aluunitM/aluunit/modulomod/out0_i_24__0/CO[3]
                         net (fo=1, routed)           0.000    13.560    init/aluunitM/aluunit/modulomod/out0_i_24__0_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.717 r  init/aluunitM/aluunit/modulomod/out0_i_4__1/CO[1]
                         net (fo=20, routed)          0.589    14.306    init/aluunitM/aluunit/modulomod/B[12]
    SLICE_X51Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    15.094 r  init/aluunitM/aluunit/modulomod/out0_i_254/CO[3]
                         net (fo=1, routed)           0.000    15.094    init/aluunitM/aluunit/modulomod/out0_i_254_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.208 r  init/aluunitM/aluunit/modulomod/out0_i_170__0/CO[3]
                         net (fo=1, routed)           0.000    15.208    init/aluunitM/aluunit/modulomod/out0_i_170__0_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.322 r  init/aluunitM/aluunit/modulomod/out0_i_86/CO[3]
                         net (fo=1, routed)           0.000    15.322    init/aluunitM/aluunit/modulomod/out0_i_86_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.436 r  init/aluunitM/aluunit/modulomod/out0_i_27/CO[3]
                         net (fo=1, routed)           0.000    15.436    init/aluunitM/aluunit/modulomod/out0_i_27_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.593 r  init/aluunitM/aluunit/modulomod/out0_i_5__1/CO[1]
                         net (fo=20, routed)          0.812    16.405    init/aluunitM/aluunit/modulomod/B[11]
    SLICE_X53Y32         LUT3 (Prop_lut3_I0_O)        0.329    16.734 r  init/aluunitM/aluunit/modulomod/out0_i_263/O
                         net (fo=1, routed)           0.000    16.734    init/aluunitM/aluunit/modulomod/out0_i_263_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.266 r  init/aluunitM/aluunit/modulomod/out0_i_175__0/CO[3]
                         net (fo=1, routed)           0.000    17.266    init/aluunitM/aluunit/modulomod/out0_i_175__0_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.380 r  init/aluunitM/aluunit/modulomod/out0_i_91/CO[3]
                         net (fo=1, routed)           0.000    17.380    init/aluunitM/aluunit/modulomod/out0_i_91_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.494 r  init/aluunitM/aluunit/modulomod/out0_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.494    init/aluunitM/aluunit/modulomod/out0_i_30_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.651 r  init/aluunitM/aluunit/modulomod/out0_i_6__1/CO[1]
                         net (fo=20, routed)          0.587    18.238    init/aluunitM/aluunit/modulomod/B[10]
    SLICE_X55Y35         LUT3 (Prop_lut3_I0_O)        0.329    18.567 r  init/aluunitM/aluunit/modulomod/out0_i_338/O
                         net (fo=1, routed)           0.000    18.567    init/aluunitM/aluunit/modulomod/out0_i_338_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.117 r  init/aluunitM/aluunit/modulomod/out0_i_264/CO[3]
                         net (fo=1, routed)           0.000    19.117    init/aluunitM/aluunit/modulomod/out0_i_264_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.231 r  init/aluunitM/aluunit/modulomod/out0_i_180__0/CO[3]
                         net (fo=1, routed)           0.000    19.231    init/aluunitM/aluunit/modulomod/out0_i_180__0_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.345 r  init/aluunitM/aluunit/modulomod/out0_i_96/CO[3]
                         net (fo=1, routed)           0.000    19.345    init/aluunitM/aluunit/modulomod/out0_i_96_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.459 r  init/aluunitM/aluunit/modulomod/out0_i_33/CO[3]
                         net (fo=1, routed)           0.000    19.459    init/aluunitM/aluunit/modulomod/out0_i_33_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.616 r  init/aluunitM/aluunit/modulomod/out0_i_7__1/CO[1]
                         net (fo=20, routed)          0.563    20.179    init/aluunitM/aluunit/modulomod/B[9]
    SLICE_X56Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    20.979 r  init/aluunitM/aluunit/modulomod/out0_i_269/CO[3]
                         net (fo=1, routed)           0.000    20.979    init/aluunitM/aluunit/modulomod/out0_i_269_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.096 r  init/aluunitM/aluunit/modulomod/out0_i_185__0/CO[3]
                         net (fo=1, routed)           0.000    21.096    init/aluunitM/aluunit/modulomod/out0_i_185__0_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.213 r  init/aluunitM/aluunit/modulomod/out0_i_101/CO[3]
                         net (fo=1, routed)           0.000    21.213    init/aluunitM/aluunit/modulomod/out0_i_101_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.330 r  init/aluunitM/aluunit/modulomod/out0_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.330    init/aluunitM/aluunit/modulomod/out0_i_36_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.487 r  init/aluunitM/aluunit/modulomod/out0_i_8__1/CO[1]
                         net (fo=20, routed)          0.529    22.016    init/aluunitM/aluunit/modulomod/B[8]
    SLICE_X57Y43         LUT3 (Prop_lut3_I0_O)        0.332    22.348 r  init/aluunitM/aluunit/modulomod/out0_i_344/O
                         net (fo=1, routed)           0.000    22.348    init/aluunitM/aluunit/modulomod/out0_i_344_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.898 r  init/aluunitM/aluunit/modulomod/out0_i_274/CO[3]
                         net (fo=1, routed)           0.000    22.898    init/aluunitM/aluunit/modulomod/out0_i_274_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.012 r  init/aluunitM/aluunit/modulomod/out0_i_190__0/CO[3]
                         net (fo=1, routed)           0.000    23.012    init/aluunitM/aluunit/modulomod/out0_i_190__0_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.126 r  init/aluunitM/aluunit/modulomod/out0_i_106/CO[3]
                         net (fo=1, routed)           0.000    23.126    init/aluunitM/aluunit/modulomod/out0_i_106_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.240 r  init/aluunitM/aluunit/modulomod/out0_i_39/CO[3]
                         net (fo=1, routed)           0.000    23.240    init/aluunitM/aluunit/modulomod/out0_i_39_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.397 r  init/aluunitM/aluunit/modulomod/out0_i_9__1/CO[1]
                         net (fo=20, routed)          0.693    24.090    init/aluunitM/aluunit/modulomod/B[7]
    SLICE_X55Y45         LUT3 (Prop_lut3_I0_O)        0.329    24.419 r  init/aluunitM/aluunit/modulomod/out0_i_347/O
                         net (fo=1, routed)           0.000    24.419    init/aluunitM/aluunit/modulomod/out0_i_347_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.969 r  init/aluunitM/aluunit/modulomod/out0_i_279/CO[3]
                         net (fo=1, routed)           0.000    24.969    init/aluunitM/aluunit/modulomod/out0_i_279_n_0
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.083 r  init/aluunitM/aluunit/modulomod/out0_i_195__0/CO[3]
                         net (fo=1, routed)           0.000    25.083    init/aluunitM/aluunit/modulomod/out0_i_195__0_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.197 r  init/aluunitM/aluunit/modulomod/out0_i_111/CO[3]
                         net (fo=1, routed)           0.000    25.197    init/aluunitM/aluunit/modulomod/out0_i_111_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.311 r  init/aluunitM/aluunit/modulomod/out0_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.311    init/aluunitM/aluunit/modulomod/out0_i_42_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.468 r  init/aluunitM/aluunit/modulomod/out0_i_10__1/CO[1]
                         net (fo=20, routed)          0.851    26.318    init/aluunitM/aluunit/modulomod/B[6]
    SLICE_X53Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    27.103 r  init/aluunitM/aluunit/modulomod/out0_i_284/CO[3]
                         net (fo=1, routed)           0.000    27.103    init/aluunitM/aluunit/modulomod/out0_i_284_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.217 r  init/aluunitM/aluunit/modulomod/out0_i_200__0/CO[3]
                         net (fo=1, routed)           0.000    27.217    init/aluunitM/aluunit/modulomod/out0_i_200__0_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.331 r  init/aluunitM/aluunit/modulomod/out0_i_116/CO[3]
                         net (fo=1, routed)           0.000    27.331    init/aluunitM/aluunit/modulomod/out0_i_116_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.445 r  init/aluunitM/aluunit/modulomod/out0_i_45/CO[3]
                         net (fo=1, routed)           0.001    27.446    init/aluunitM/aluunit/modulomod/out0_i_45_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.603 r  init/aluunitM/aluunit/modulomod/out0_i_11__0/CO[1]
                         net (fo=20, routed)          0.641    28.244    init/aluunitM/aluunit/modulomod/B[5]
    SLICE_X52Y50         LUT3 (Prop_lut3_I0_O)        0.329    28.573 r  init/aluunitM/aluunit/modulomod/out0_i_351/O
                         net (fo=1, routed)           0.000    28.573    init/aluunitM/aluunit/modulomod/out0_i_351_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.949 r  init/aluunitM/aluunit/modulomod/out0_i_289/CO[3]
                         net (fo=1, routed)           0.000    28.949    init/aluunitM/aluunit/modulomod/out0_i_289_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.066 r  init/aluunitM/aluunit/modulomod/out0_i_205__0/CO[3]
                         net (fo=1, routed)           0.000    29.066    init/aluunitM/aluunit/modulomod/out0_i_205__0_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.183 r  init/aluunitM/aluunit/modulomod/out0_i_121/CO[3]
                         net (fo=1, routed)           0.000    29.183    init/aluunitM/aluunit/modulomod/out0_i_121_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.300 r  init/aluunitM/aluunit/modulomod/out0_i_48/CO[3]
                         net (fo=1, routed)           0.000    29.300    init/aluunitM/aluunit/modulomod/out0_i_48_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.457 r  init/aluunitM/aluunit/modulomod/out0_i_12__0/CO[1]
                         net (fo=20, routed)          0.635    30.092    init/aluunitM/aluunit/modulomod/B[4]
    SLICE_X53Y53         LUT3 (Prop_lut3_I0_O)        0.332    30.424 r  init/aluunitM/aluunit/modulomod/out0_i_356/O
                         net (fo=1, routed)           0.000    30.424    init/aluunitM/aluunit/modulomod/out0_i_356_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.974 r  init/aluunitM/aluunit/modulomod/out0_i_294/CO[3]
                         net (fo=1, routed)           0.000    30.974    init/aluunitM/aluunit/modulomod/out0_i_294_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.088 r  init/aluunitM/aluunit/modulomod/out0_i_210__0/CO[3]
                         net (fo=1, routed)           0.000    31.088    init/aluunitM/aluunit/modulomod/out0_i_210__0_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.202 r  init/aluunitM/aluunit/modulomod/out0_i_126/CO[3]
                         net (fo=1, routed)           0.000    31.202    init/aluunitM/aluunit/modulomod/out0_i_126_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.316 r  init/aluunitM/aluunit/modulomod/out0_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.316    init/aluunitM/aluunit/modulomod/out0_i_51_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.473 r  init/aluunitM/aluunit/modulomod/out0_i_13__0/CO[1]
                         net (fo=20, routed)          0.557    32.030    init/aluunitM/aluunit/modulomod/B[3]
    SLICE_X51Y56         LUT3 (Prop_lut3_I0_O)        0.329    32.359 r  init/aluunitM/aluunit/modulomod/out0_i_359/O
                         net (fo=1, routed)           0.000    32.359    init/aluunitM/aluunit/modulomod/out0_i_359_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.909 r  init/aluunitM/aluunit/modulomod/out0_i_299/CO[3]
                         net (fo=1, routed)           0.000    32.909    init/aluunitM/aluunit/modulomod/out0_i_299_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.023 r  init/aluunitM/aluunit/modulomod/out0_i_215__0/CO[3]
                         net (fo=1, routed)           0.000    33.023    init/aluunitM/aluunit/modulomod/out0_i_215__0_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.137 r  init/aluunitM/aluunit/modulomod/out0_i_131/CO[3]
                         net (fo=1, routed)           0.000    33.137    init/aluunitM/aluunit/modulomod/out0_i_131_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.251 r  init/aluunitM/aluunit/modulomod/out0_i_54/CO[3]
                         net (fo=1, routed)           0.000    33.251    init/aluunitM/aluunit/modulomod/out0_i_54_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.408 r  init/aluunitM/aluunit/modulomod/out0_i_14__0/CO[1]
                         net (fo=20, routed)          0.669    34.076    init/aluunitM/aluunit/modulomod/B[2]
    SLICE_X52Y59         LUT3 (Prop_lut3_I0_O)        0.329    34.405 r  init/aluunitM/aluunit/modulomod/out0_i_362/O
                         net (fo=1, routed)           0.000    34.405    init/aluunitM/aluunit/modulomod/out0_i_362_n_0
    SLICE_X52Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.938 r  init/aluunitM/aluunit/modulomod/out0_i_304/CO[3]
                         net (fo=1, routed)           0.000    34.938    init/aluunitM/aluunit/modulomod/out0_i_304_n_0
    SLICE_X52Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.055 r  init/aluunitM/aluunit/modulomod/out0_i_220__0/CO[3]
                         net (fo=1, routed)           0.000    35.055    init/aluunitM/aluunit/modulomod/out0_i_220__0_n_0
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.172 r  init/aluunitM/aluunit/modulomod/out0_i_136/CO[3]
                         net (fo=1, routed)           0.000    35.172    init/aluunitM/aluunit/modulomod/out0_i_136_n_0
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.289 r  init/aluunitM/aluunit/modulomod/out0_i_57/CO[3]
                         net (fo=1, routed)           0.000    35.289    init/aluunitM/aluunit/modulomod/out0_i_57_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.446 r  init/aluunitM/aluunit/modulomod/out0_i_15__0/CO[1]
                         net (fo=20, routed)          0.826    36.273    init/aluunitM/aluunit/modulomod/B[1]
    SLICE_X53Y59         LUT3 (Prop_lut3_I0_O)        0.332    36.605 r  init/aluunitM/aluunit/modulomod/out0_i_366/O
                         net (fo=1, routed)           0.000    36.605    init/aluunitM/aluunit/modulomod/out0_i_366_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    37.137 r  init/aluunitM/aluunit/modulomod/out0_i_309/CO[3]
                         net (fo=1, routed)           0.000    37.137    init/aluunitM/aluunit/modulomod/out0_i_309_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.251 r  init/aluunitM/aluunit/modulomod/out0_i_225__0/CO[3]
                         net (fo=1, routed)           0.000    37.251    init/aluunitM/aluunit/modulomod/out0_i_225__0_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.365 r  init/aluunitM/aluunit/modulomod/out0_i_141/CO[3]
                         net (fo=1, routed)           0.000    37.365    init/aluunitM/aluunit/modulomod/out0_i_141_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.479 r  init/aluunitM/aluunit/modulomod/out0_i_60/CO[3]
                         net (fo=1, routed)           0.000    37.479    init/aluunitM/aluunit/modulomod/out0_i_60_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.750 r  init/aluunitM/aluunit/modulomod/out0_i_16__0/CO[0]
                         net (fo=1, routed)           0.683    38.433    init/aluunitM/aluunit/modulomod/B[0]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_B[0]_P[1])
                                                      3.905    42.338 r  init/aluunitM/aluunit/modulomod/out0/P[1]
                         net (fo=1, routed)           0.632    42.970    init/aluunitM/aluunit/multipliermod/P[1]
    SLICE_X54Y64         LUT5 (Prop_lut5_I3_O)        0.124    43.094 r  init/aluunitM/aluunit/multipliermod/M_result_q[1]_i_1__0_comp/O
                         net (fo=1, routed)           0.000    43.094    init/aluunitM/aluunit_n_34
    SLICE_X54Y64         FDRE                                         r  init/aluunitM/M_result_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.437    14.841    init/aluunitM/clk_IBUF_BUFG
    SLICE_X54Y64         FDRE                                         r  init/aluunitM/M_result_q_reg[1]/C
                         clock pessimism              0.179    15.021    
                         clock uncertainty           -0.035    14.985    
    SLICE_X54Y64         FDRE (Setup_fdre_C_D)        0.077    15.062    init/aluunitM/M_result_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -43.094    
  -------------------------------------------------------------------
                         slack                                -28.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 init/autoTest/FSM_onehot_M_testState_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init/autoTest/FSM_onehot_M_testState_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.593     1.537    init/autoTest/clk_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  init/autoTest/FSM_onehot_M_testState_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  init/autoTest/FSM_onehot_M_testState_q_reg[2]/Q
                         net (fo=15, routed)          0.099     1.777    init/autoTest/M_test_com_start
    SLICE_X60Y51         LUT4 (Prop_lut4_I3_O)        0.045     1.822 r  init/autoTest/FSM_onehot_M_testState_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.822    init/autoTest/FSM_onehot_M_testState_q[1]_i_1_n_0
    SLICE_X60Y51         FDRE                                         r  init/autoTest/FSM_onehot_M_testState_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.863     2.052    init/autoTest/clk_IBUF_BUFG
    SLICE_X60Y51         FDRE                                         r  init/autoTest/FSM_onehot_M_testState_q_reg[1]/C
                         clock pessimism             -0.503     1.550    
    SLICE_X60Y51         FDRE (Hold_fdre_C_D)         0.120     1.670    init/autoTest/FSM_onehot_M_testState_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 init/autoTest/FSM_onehot_M_testState_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init/autoTest/FSM_onehot_M_testState_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.475%)  route 0.105ns (33.525%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.593     1.537    init/autoTest/clk_IBUF_BUFG
    SLICE_X60Y51         FDRE                                         r  init/autoTest/FSM_onehot_M_testState_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  init/autoTest/FSM_onehot_M_testState_q_reg[1]/Q
                         net (fo=10, routed)          0.105     1.806    init/autoTest/M_test_add_start
    SLICE_X61Y51         LUT4 (Prop_lut4_I2_O)        0.045     1.851 r  init/autoTest/FSM_onehot_M_testState_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.851    init/autoTest/FSM_onehot_M_testState_q[2]_i_1_n_0
    SLICE_X61Y51         FDRE                                         r  init/autoTest/FSM_onehot_M_testState_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.863     2.052    init/autoTest/clk_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  init/autoTest/FSM_onehot_M_testState_q_reg[2]/C
                         clock pessimism             -0.503     1.550    
    SLICE_X61Y51         FDRE (Hold_fdre_C_D)         0.091     1.641    init/autoTest/FSM_onehot_M_testState_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 init/buttondetector_gen_0[1].buttondetector/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init/aluunitM/M_inputSelector_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.148%)  route 0.086ns (25.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.563     1.507    init/buttondetector_gen_0[1].buttondetector/clk_IBUF_BUFG
    SLICE_X50Y59         FDRE                                         r  init/buttondetector_gen_0[1].buttondetector/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.148     1.655 r  init/buttondetector_gen_0[1].buttondetector/M_last_q_reg/Q
                         net (fo=3, routed)           0.086     1.741    init/aluunitM/M_last_q
    SLICE_X50Y59         LUT6 (Prop_lut6_I1_O)        0.098     1.839 r  init/aluunitM/M_inputSelector_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.839    init/aluunitM/M_inputSelector_q[0]_i_1_n_0
    SLICE_X50Y59         FDRE                                         r  init/aluunitM/M_inputSelector_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.833     2.023    init/aluunitM/clk_IBUF_BUFG
    SLICE_X50Y59         FDRE                                         r  init/aluunitM/M_inputSelector_q_reg[0]/C
                         clock pessimism             -0.517     1.507    
    SLICE_X50Y59         FDRE (Hold_fdre_C_D)         0.121     1.628    init/aluunitM/M_inputSelector_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 init/buttondetector_gen_0[1].buttondetector/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init/aluunitM/M_inputSelector_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.704%)  route 0.088ns (26.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.563     1.507    init/buttondetector_gen_0[1].buttondetector/clk_IBUF_BUFG
    SLICE_X50Y59         FDRE                                         r  init/buttondetector_gen_0[1].buttondetector/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.148     1.655 r  init/buttondetector_gen_0[1].buttondetector/M_last_q_reg/Q
                         net (fo=3, routed)           0.088     1.743    init/aluunitM/M_last_q
    SLICE_X50Y59         LUT6 (Prop_lut6_I1_O)        0.098     1.841 r  init/aluunitM/M_inputSelector_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.841    init/aluunitM/M_inputSelector_q[1]_i_1_n_0
    SLICE_X50Y59         FDRE                                         r  init/aluunitM/M_inputSelector_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.833     2.023    init/aluunitM/clk_IBUF_BUFG
    SLICE_X50Y59         FDRE                                         r  init/aluunitM/M_inputSelector_q_reg[1]/C
                         clock pessimism             -0.517     1.507    
    SLICE_X50Y59         FDRE (Hold_fdre_C_D)         0.120     1.627    init/aluunitM/M_inputSelector_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 init/aluunitM/M_zout_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init/aluunitM/M_zout_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.289%)  route 0.123ns (39.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.561     1.505    init/aluunitM/clk_IBUF_BUFG
    SLICE_X55Y62         FDRE                                         r  init/aluunitM/M_zout_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  init/aluunitM/M_zout_q_reg/Q
                         net (fo=2, routed)           0.123     1.768    init/aluunitM/aluunit/M_zout_q
    SLICE_X55Y62         LUT5 (Prop_lut5_I4_O)        0.045     1.813 r  init/aluunitM/aluunit/M_zout_q_i_1/O
                         net (fo=1, routed)           0.000     1.813    init/aluunitM/aluunit_n_19
    SLICE_X55Y62         FDRE                                         r  init/aluunitM/M_zout_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.830     2.020    init/aluunitM/clk_IBUF_BUFG
    SLICE_X55Y62         FDRE                                         r  init/aluunitM/M_zout_q_reg/C
                         clock pessimism             -0.516     1.505    
    SLICE_X55Y62         FDRE (Hold_fdre_C_D)         0.092     1.597    init/aluunitM/M_zout_q_reg
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 init/autoTest/FSM_onehot_M_testState_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init/autoTest/FSM_onehot_M_testState_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.246ns (67.521%)  route 0.118ns (32.479%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.593     1.537    init/autoTest/clk_IBUF_BUFG
    SLICE_X60Y51         FDRE                                         r  init/autoTest/FSM_onehot_M_testState_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         FDRE (Prop_fdre_C_Q)         0.148     1.685 r  init/autoTest/FSM_onehot_M_testState_q_reg[6]/Q
                         net (fo=10, routed)          0.118     1.803    init/autoTest/M_test_mod_start
    SLICE_X60Y51         LUT4 (Prop_lut4_I3_O)        0.098     1.901 r  init/autoTest/FSM_onehot_M_testState_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.901    init/autoTest/FSM_onehot_M_testState_q[0]_i_1_n_0
    SLICE_X60Y51         FDSE                                         r  init/autoTest/FSM_onehot_M_testState_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.863     2.052    init/autoTest/clk_IBUF_BUFG
    SLICE_X60Y51         FDSE                                         r  init/autoTest/FSM_onehot_M_testState_q_reg[0]/C
                         clock pessimism             -0.516     1.537    
    SLICE_X60Y51         FDSE (Hold_fdse_C_D)         0.121     1.658    init/autoTest/FSM_onehot_M_testState_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 init/buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init/buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.588     1.532    init/buttoncond_gen_0[0].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X58Y65         FDRE                                         r  init/buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  init/buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.174     1.847    init/buttoncond_gen_0[0].buttoncond/sync/M_pipe_d[1]
    SLICE_X58Y65         FDRE                                         r  init/buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.855     2.045    init/buttoncond_gen_0[0].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X58Y65         FDRE                                         r  init/buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.532    
    SLICE_X58Y65         FDRE (Hold_fdre_C_D)         0.066     1.598    init/buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.995%)  route 0.230ns (62.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.566     1.510    reset_cond/clk_IBUF_BUFG
    SLICE_X48Y46         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDSE (Prop_fdse_C_Q)         0.141     1.651 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.230     1.881    reset_cond/M_stage_d[3]
    SLICE_X52Y45         FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.837     2.027    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y45         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.547    
    SLICE_X52Y45         FDSE (Hold_fdse_C_D)         0.084     1.631    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 init/autoTest/test_add/slowclock/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init/autoTest/test_add/slowclock/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.564     1.508    init/autoTest/test_add/slowclock/clk_IBUF_BUFG
    SLICE_X57Y36         FDRE                                         r  init/autoTest/test_add/slowclock/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  init/autoTest/test_add/slowclock/M_ctr_q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.757    init/autoTest/test_add/slowclock/M_ctr_q_reg_n_0_[11]
    SLICE_X57Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.865 r  init/autoTest/test_add/slowclock/M_ctr_q_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.865    init/autoTest/test_add/slowclock/M_ctr_q_reg[8]_i_1__2_n_4
    SLICE_X57Y36         FDRE                                         r  init/autoTest/test_add/slowclock/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.832     2.022    init/autoTest/test_add/slowclock/clk_IBUF_BUFG
    SLICE_X57Y36         FDRE                                         r  init/autoTest/test_add/slowclock/M_ctr_q_reg[11]/C
                         clock pessimism             -0.514     1.508    
    SLICE_X57Y36         FDRE (Hold_fdre_C_D)         0.105     1.613    init/autoTest/test_add/slowclock/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 init/autoTest/test_add/slowclock/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init/autoTest/test_add/slowclock/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.566     1.510    init/autoTest/test_add/slowclock/clk_IBUF_BUFG
    SLICE_X57Y38         FDRE                                         r  init/autoTest/test_add/slowclock/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  init/autoTest/test_add/slowclock/M_ctr_q_reg[19]/Q
                         net (fo=1, routed)           0.108     1.759    init/autoTest/test_add/slowclock/M_ctr_q_reg_n_0_[19]
    SLICE_X57Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.867 r  init/autoTest/test_add/slowclock/M_ctr_q_reg[16]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.867    init/autoTest/test_add/slowclock/M_ctr_q_reg[16]_i_1__2_n_4
    SLICE_X57Y38         FDRE                                         r  init/autoTest/test_add/slowclock/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.835     2.025    init/autoTest/test_add/slowclock/clk_IBUF_BUFG
    SLICE_X57Y38         FDRE                                         r  init/autoTest/test_add/slowclock/M_ctr_q_reg[19]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X57Y38         FDRE (Hold_fdre_C_D)         0.105     1.615    init/autoTest/test_add/slowclock/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y62   init/M_modeSelector_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y58   init/aluunitM/M_display_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y58   init/aluunitM/M_display_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y53   init/aluunitM/M_display_q_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y58   init/aluunitM/M_display_q_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y59   init/aluunitM/M_inputSelector_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y59   init/aluunitM/M_inputSelector_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y61   init/aluunitM/M_nout_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y59   init/aluunitM/M_regA_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y62   init/M_modeSelector_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y62   init/M_modeSelector_q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y58   init/aluunitM/M_display_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y58   init/aluunitM/M_display_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y58   init/aluunitM/M_display_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y58   init/aluunitM/M_display_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y53   init/aluunitM/M_display_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y53   init/aluunitM/M_display_q_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y58   init/aluunitM/M_display_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y58   init/aluunitM/M_display_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y62   init/M_modeSelector_q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y62   init/M_modeSelector_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y58   init/aluunitM/M_display_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y58   init/aluunitM/M_display_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y58   init/aluunitM/M_display_q_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y58   init/aluunitM/M_display_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y53   init/aluunitM/M_display_q_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y53   init/aluunitM/M_display_q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y58   init/aluunitM/M_display_q_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y58   init/aluunitM/M_display_q_reg[7]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 init/autoTest/test_com/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            init/autoTest/test_com/FSM_sequential_M_state_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        58.392ns  (logic 26.199ns (44.867%)  route 32.193ns (55.133%))
  Logic Levels:           96  (CARRY4=72 DSP48E1=1 FDRE=1 LUT1=1 LUT2=2 LUT3=14 LUT4=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE                         0.000     0.000 r  init/autoTest/test_com/FSM_sequential_M_state_q_reg[1]/C
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  init/autoTest/test_com/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=10, routed)          0.889     1.345    init/autoTest/test_com/alu/multipliermod/M_state_q_0[1]
    SLICE_X46Y45         LUT2 (Prop_lut2_I0_O)        0.152     1.497 r  init/autoTest/test_com/alu/multipliermod/out0_i_70/O
                         net (fo=48, routed)          1.671     3.168    init/autoTest/test_com/alu/modulomod/out0_1
    SLICE_X48Y43         LUT6 (Prop_lut6_I2_O)        0.348     3.516 f  init/autoTest/test_com/alu/modulomod/out0_i_17/O
                         net (fo=39, routed)          1.325     4.841    init/autoTest/test_com/alu/modulomod/A[2]
    SLICE_X51Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.965 r  init/autoTest/test_com/alu/modulomod/out0_i_78/O
                         net (fo=1, routed)           0.000     4.965    init/autoTest/test_com/alu/modulomod/out0_i_78_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.497 r  init/autoTest/test_com/alu/modulomod/out0_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.497    init/autoTest/test_com/alu/modulomod/out0_i_25_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.768 r  init/autoTest/test_com/alu/modulomod/out0_i_1/CO[0]
                         net (fo=21, routed)          1.628     7.396    init/autoTest/test_com/alu/modulomod/CO[0]
    SLICE_X52Y40         LUT3 (Prop_lut3_I0_O)        0.373     7.769 r  init/autoTest/test_com/alu/modulomod/out0_i_324/O
                         net (fo=1, routed)           0.000     7.769    init/autoTest/test_com/alu/modulomod/out0_i_324_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.302 r  init/autoTest/test_com/alu/modulomod/out0_i_240/CO[3]
                         net (fo=1, routed)           0.000     8.302    init/autoTest/test_com/alu/modulomod/out0_i_240_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.419 r  init/autoTest/test_com/alu/modulomod/out0_i_159/CO[3]
                         net (fo=1, routed)           0.000     8.419    init/autoTest/test_com/alu/modulomod/out0_i_159_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.536 r  init/autoTest/test_com/alu/modulomod/out0_i_79/CO[3]
                         net (fo=1, routed)           0.000     8.536    init/autoTest/test_com/alu/modulomod/out0_i_79_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.653 r  init/autoTest/test_com/alu/modulomod/out0_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.653    init/autoTest/test_com/alu/modulomod/out0_i_26_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.810 r  init/autoTest/test_com/alu/modulomod/out0_i_2/CO[1]
                         net (fo=21, routed)          1.666    10.476    init/autoTest/test_com/alu/modulomod/out0_i_28_0[0]
    SLICE_X54Y39         LUT3 (Prop_lut3_I0_O)        0.332    10.808 r  init/autoTest/test_com/alu/modulomod/out0_i_328/O
                         net (fo=1, routed)           0.000    10.808    init/autoTest/test_com/alu/modulomod/out0_i_328_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.341 r  init/autoTest/test_com/alu/modulomod/out0_i_245/CO[3]
                         net (fo=1, routed)           0.000    11.341    init/autoTest/test_com/alu/modulomod/out0_i_245_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.458 r  init/autoTest/test_com/alu/modulomod/out0_i_165/CO[3]
                         net (fo=1, routed)           0.000    11.458    init/autoTest/test_com/alu/modulomod/out0_i_165_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.575 r  init/autoTest/test_com/alu/modulomod/out0_i_84/CO[3]
                         net (fo=1, routed)           0.000    11.575    init/autoTest/test_com/alu/modulomod/out0_i_84_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.692 r  init/autoTest/test_com/alu/modulomod/out0_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.692    init/autoTest/test_com/alu/modulomod/out0_i_29_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.849 r  init/autoTest/test_com/alu/modulomod/out0_i_3/CO[1]
                         net (fo=21, routed)          1.803    13.652    init/autoTest/test_com/alu/modulomod/out0_i_31_0[0]
    SLICE_X46Y39         LUT3 (Prop_lut3_I0_O)        0.332    13.984 r  init/autoTest/test_com/alu/modulomod/out0_i_332/O
                         net (fo=1, routed)           0.000    13.984    init/autoTest/test_com/alu/modulomod/out0_i_332_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.517 r  init/autoTest/test_com/alu/modulomod/out0_i_250/CO[3]
                         net (fo=1, routed)           0.000    14.517    init/autoTest/test_com/alu/modulomod/out0_i_250_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.634 r  init/autoTest/test_com/alu/modulomod/out0_i_170/CO[3]
                         net (fo=1, routed)           0.000    14.634    init/autoTest/test_com/alu/modulomod/out0_i_170_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.751 r  init/autoTest/test_com/alu/modulomod/out0_i_89/CO[3]
                         net (fo=1, routed)           0.000    14.751    init/autoTest/test_com/alu/modulomod/out0_i_89_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.868 r  init/autoTest/test_com/alu/modulomod/out0_i_32/CO[3]
                         net (fo=1, routed)           0.000    14.868    init/autoTest/test_com/alu/modulomod/out0_i_32_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.025 r  init/autoTest/test_com/alu/modulomod/out0_i_4/CO[1]
                         net (fo=20, routed)          1.005    16.030    init/autoTest/test_com/alu/modulomod/out0_i_34_0[0]
    SLICE_X47Y40         LUT3 (Prop_lut3_I0_O)        0.332    16.362 r  init/autoTest/test_com/alu/modulomod/out0_i_335/O
                         net (fo=1, routed)           0.000    16.362    init/autoTest/test_com/alu/modulomod/out0_i_335_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.912 r  init/autoTest/test_com/alu/modulomod/out0_i_255/CO[3]
                         net (fo=1, routed)           0.000    16.912    init/autoTest/test_com/alu/modulomod/out0_i_255_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.026 r  init/autoTest/test_com/alu/modulomod/out0_i_175/CO[3]
                         net (fo=1, routed)           0.000    17.026    init/autoTest/test_com/alu/modulomod/out0_i_175_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.140 r  init/autoTest/test_com/alu/modulomod/out0_i_94/CO[3]
                         net (fo=1, routed)           0.000    17.140    init/autoTest/test_com/alu/modulomod/out0_i_94_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.254 r  init/autoTest/test_com/alu/modulomod/out0_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.254    init/autoTest/test_com/alu/modulomod/out0_i_35_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.411 r  init/autoTest/test_com/alu/modulomod/out0_i_5/CO[1]
                         net (fo=20, routed)          1.737    19.148    init/autoTest/test_com/alu/modulomod/out0_i_37_0[0]
    SLICE_X45Y36         LUT3 (Prop_lut3_I0_O)        0.329    19.477 r  init/autoTest/test_com/alu/modulomod/out0_i_336/O
                         net (fo=1, routed)           0.000    19.477    init/autoTest/test_com/alu/modulomod/out0_i_336_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.878 r  init/autoTest/test_com/alu/modulomod/out0_i_260/CO[3]
                         net (fo=1, routed)           0.000    19.878    init/autoTest/test_com/alu/modulomod/out0_i_260_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.992 r  init/autoTest/test_com/alu/modulomod/out0_i_180/CO[3]
                         net (fo=1, routed)           0.000    19.992    init/autoTest/test_com/alu/modulomod/out0_i_180_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.106 r  init/autoTest/test_com/alu/modulomod/out0_i_99/CO[3]
                         net (fo=1, routed)           0.000    20.106    init/autoTest/test_com/alu/modulomod/out0_i_99_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.220 r  init/autoTest/test_com/alu/modulomod/out0_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.220    init/autoTest/test_com/alu/modulomod/out0_i_38_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.377 r  init/autoTest/test_com/alu/modulomod/out0_i_6/CO[1]
                         net (fo=20, routed)          1.821    22.198    init/autoTest/test_com/alu/modulomod/out0_i_40_0[0]
    SLICE_X52Y35         LUT3 (Prop_lut3_I0_O)        0.329    22.527 r  init/autoTest/test_com/alu/modulomod/out0_i_341/O
                         net (fo=1, routed)           0.000    22.527    init/autoTest/test_com/alu/modulomod/out0_i_341_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.060 r  init/autoTest/test_com/alu/modulomod/out0_i_265/CO[3]
                         net (fo=1, routed)           0.000    23.060    init/autoTest/test_com/alu/modulomod/out0_i_265_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.177 r  init/autoTest/test_com/alu/modulomod/out0_i_185/CO[3]
                         net (fo=1, routed)           0.000    23.177    init/autoTest/test_com/alu/modulomod/out0_i_185_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.294 r  init/autoTest/test_com/alu/modulomod/out0_i_104/CO[3]
                         net (fo=1, routed)           0.000    23.294    init/autoTest/test_com/alu/modulomod/out0_i_104_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.411 r  init/autoTest/test_com/alu/modulomod/out0_i_41/CO[3]
                         net (fo=1, routed)           0.000    23.411    init/autoTest/test_com/alu/modulomod/out0_i_41_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.568 r  init/autoTest/test_com/alu/modulomod/out0_i_7/CO[1]
                         net (fo=20, routed)          1.823    25.391    init/autoTest/test_com/alu/modulomod/out0_i_43_0[0]
    SLICE_X46Y34         LUT3 (Prop_lut3_I0_O)        0.332    25.723 r  init/autoTest/test_com/alu/modulomod/out0_i_342/O
                         net (fo=1, routed)           0.000    25.723    init/autoTest/test_com/alu/modulomod/out0_i_342_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.099 r  init/autoTest/test_com/alu/modulomod/out0_i_270/CO[3]
                         net (fo=1, routed)           0.000    26.099    init/autoTest/test_com/alu/modulomod/out0_i_270_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.216 r  init/autoTest/test_com/alu/modulomod/out0_i_190/CO[3]
                         net (fo=1, routed)           0.000    26.216    init/autoTest/test_com/alu/modulomod/out0_i_190_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.539 r  init/autoTest/test_com/alu/modulomod/out0_i_109/O[1]
                         net (fo=2, routed)           1.472    28.011    init/autoTest/test_com/alu/modulomod/out0_i_109_n_6
    SLICE_X48Y39         LUT3 (Prop_lut3_I2_O)        0.306    28.317 r  init/autoTest/test_com/alu/modulomod/out0_i_197/O
                         net (fo=1, routed)           0.000    28.317    init/autoTest/test_com/alu/modulomod/out0_i_197_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.715 r  init/autoTest/test_com/alu/modulomod/out0_i_114/CO[3]
                         net (fo=1, routed)           0.000    28.715    init/autoTest/test_com/alu/modulomod/out0_i_114_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.829 r  init/autoTest/test_com/alu/modulomod/out0_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.829    init/autoTest/test_com/alu/modulomod/out0_i_47_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.986 r  init/autoTest/test_com/alu/modulomod/out0_i_9/CO[1]
                         net (fo=20, routed)          1.208    30.194    init/autoTest/test_com/alu/modulomod/out0_i_49_0[0]
    SLICE_X49Y38         LUT3 (Prop_lut3_I0_O)        0.329    30.523 r  init/autoTest/test_com/alu/modulomod/out0_i_283/O
                         net (fo=1, routed)           0.000    30.523    init/autoTest/test_com/alu/modulomod/out0_i_283_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.073 r  init/autoTest/test_com/alu/modulomod/out0_i_200/CO[3]
                         net (fo=1, routed)           0.000    31.073    init/autoTest/test_com/alu/modulomod/out0_i_200_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.187 r  init/autoTest/test_com/alu/modulomod/out0_i_119/CO[3]
                         net (fo=1, routed)           0.000    31.187    init/autoTest/test_com/alu/modulomod/out0_i_119_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.301 r  init/autoTest/test_com/alu/modulomod/out0_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.301    init/autoTest/test_com/alu/modulomod/out0_i_50_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.458 r  init/autoTest/test_com/alu/modulomod/out0_i_10/CO[1]
                         net (fo=20, routed)          1.544    33.002    init/autoTest/test_com/alu/modulomod/out0_i_52_0[0]
    SLICE_X50Y37         LUT3 (Prop_lut3_I0_O)        0.329    33.331 r  init/autoTest/test_com/alu/modulomod/out0_i_352/O
                         net (fo=1, routed)           0.000    33.331    init/autoTest/test_com/alu/modulomod/out0_i_352_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    33.711 r  init/autoTest/test_com/alu/modulomod/out0_i_285/CO[3]
                         net (fo=1, routed)           0.000    33.711    init/autoTest/test_com/alu/modulomod/out0_i_285_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.828 r  init/autoTest/test_com/alu/modulomod/out0_i_205/CO[3]
                         net (fo=1, routed)           0.000    33.828    init/autoTest/test_com/alu/modulomod/out0_i_205_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.945 r  init/autoTest/test_com/alu/modulomod/out0_i_124/CO[3]
                         net (fo=1, routed)           0.000    33.945    init/autoTest/test_com/alu/modulomod/out0_i_124_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.062 r  init/autoTest/test_com/alu/modulomod/out0_i_53/CO[3]
                         net (fo=1, routed)           0.000    34.062    init/autoTest/test_com/alu/modulomod/out0_i_53_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.219 r  init/autoTest/test_com/alu/modulomod/out0_i_11/CO[1]
                         net (fo=20, routed)          1.230    35.449    init/autoTest/test_com/alu/modulomod/out0_i_55_0[0]
    SLICE_X51Y38         LUT3 (Prop_lut3_I0_O)        0.332    35.781 r  init/autoTest/test_com/alu/modulomod/out0_i_356/O
                         net (fo=1, routed)           0.000    35.781    init/autoTest/test_com/alu/modulomod/out0_i_356_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.331 r  init/autoTest/test_com/alu/modulomod/out0_i_290/CO[3]
                         net (fo=1, routed)           0.000    36.331    init/autoTest/test_com/alu/modulomod/out0_i_290_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.445 r  init/autoTest/test_com/alu/modulomod/out0_i_210/CO[3]
                         net (fo=1, routed)           0.000    36.445    init/autoTest/test_com/alu/modulomod/out0_i_210_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.559 r  init/autoTest/test_com/alu/modulomod/out0_i_129/CO[3]
                         net (fo=1, routed)           0.000    36.559    init/autoTest/test_com/alu/modulomod/out0_i_129_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.673 r  init/autoTest/test_com/alu/modulomod/out0_i_56/CO[3]
                         net (fo=1, routed)           0.000    36.673    init/autoTest/test_com/alu/modulomod/out0_i_56_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.830 r  init/autoTest/test_com/alu/modulomod/out0_i_12/CO[1]
                         net (fo=20, routed)          0.869    37.699    init/autoTest/test_com/alu/modulomod/out0_i_58_0[0]
    SLICE_X50Y42         LUT3 (Prop_lut3_I0_O)        0.329    38.028 r  init/autoTest/test_com/alu/modulomod/out0_i_359/O
                         net (fo=1, routed)           0.000    38.028    init/autoTest/test_com/alu/modulomod/out0_i_359_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.561 r  init/autoTest/test_com/alu/modulomod/out0_i_295/CO[3]
                         net (fo=1, routed)           0.000    38.561    init/autoTest/test_com/alu/modulomod/out0_i_295_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.678 r  init/autoTest/test_com/alu/modulomod/out0_i_215/CO[3]
                         net (fo=1, routed)           0.000    38.678    init/autoTest/test_com/alu/modulomod/out0_i_215_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.795 r  init/autoTest/test_com/alu/modulomod/out0_i_134/CO[3]
                         net (fo=1, routed)           0.000    38.795    init/autoTest/test_com/alu/modulomod/out0_i_134_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.912 r  init/autoTest/test_com/alu/modulomod/out0_i_59/CO[3]
                         net (fo=1, routed)           0.000    38.912    init/autoTest/test_com/alu/modulomod/out0_i_59_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.069 r  init/autoTest/test_com/alu/modulomod/out0_i_13/CO[1]
                         net (fo=21, routed)          1.695    40.763    init/autoTest/test_com/alu/modulomod/out0_i_61_0[0]
    SLICE_X49Y42         LUT3 (Prop_lut3_I0_O)        0.332    41.095 r  init/autoTest/test_com/alu/modulomod/out0_i_363/O
                         net (fo=1, routed)           0.000    41.095    init/autoTest/test_com/alu/modulomod/out0_i_363_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.645 r  init/autoTest/test_com/alu/modulomod/out0_i_300/CO[3]
                         net (fo=1, routed)           0.000    41.645    init/autoTest/test_com/alu/modulomod/out0_i_300_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.759 r  init/autoTest/test_com/alu/modulomod/out0_i_220/CO[3]
                         net (fo=1, routed)           0.000    41.759    init/autoTest/test_com/alu/modulomod/out0_i_220_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.873 r  init/autoTest/test_com/alu/modulomod/out0_i_139/CO[3]
                         net (fo=1, routed)           0.000    41.873    init/autoTest/test_com/alu/modulomod/out0_i_139_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.987 r  init/autoTest/test_com/alu/modulomod/out0_i_62/CO[3]
                         net (fo=1, routed)           0.000    41.987    init/autoTest/test_com/alu/modulomod/out0_i_62_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.144 r  init/autoTest/test_com/alu/modulomod/out0_i_14/CO[1]
                         net (fo=21, routed)          1.303    43.447    init/autoTest/test_com/alu/modulomod/out0_i_64_0[0]
    SLICE_X55Y41         LUT2 (Prop_lut2_I1_O)        0.329    43.776 r  init/autoTest/test_com/alu/modulomod/out0_i_364/O
                         net (fo=1, routed)           0.480    44.256    init/autoTest/test_com/alu/modulomod/out0_i_364_n_0
    SLICE_X53Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    44.763 r  init/autoTest/test_com/alu/modulomod/out0_i_305/CO[3]
                         net (fo=1, routed)           0.000    44.763    init/autoTest/test_com/alu/modulomod/out0_i_305_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.877 r  init/autoTest/test_com/alu/modulomod/out0_i_225/CO[3]
                         net (fo=1, routed)           0.000    44.877    init/autoTest/test_com/alu/modulomod/out0_i_225_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.991 r  init/autoTest/test_com/alu/modulomod/out0_i_144/CO[3]
                         net (fo=1, routed)           0.000    44.991    init/autoTest/test_com/alu/modulomod/out0_i_144_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.105 r  init/autoTest/test_com/alu/modulomod/out0_i_65/CO[3]
                         net (fo=1, routed)           0.000    45.105    init/autoTest/test_com/alu/modulomod/out0_i_65_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.262 r  init/autoTest/test_com/alu/modulomod/out0_i_15/CO[1]
                         net (fo=21, routed)          1.866    47.128    init/autoTest/test_com/alu/modulomod/B[1]
    SLICE_X58Y41         LUT3 (Prop_lut3_I0_O)        0.329    47.457 r  init/autoTest/test_com/alu/modulomod/out0_i_372/O
                         net (fo=1, routed)           0.000    47.457    init/autoTest/test_com/alu/modulomod/out0_i_372_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    47.989 r  init/autoTest/test_com/alu/modulomod/out0_i_310/CO[3]
                         net (fo=1, routed)           0.000    47.989    init/autoTest/test_com/alu/modulomod/out0_i_310_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.103 r  init/autoTest/test_com/alu/modulomod/out0_i_230/CO[3]
                         net (fo=1, routed)           0.000    48.103    init/autoTest/test_com/alu/modulomod/out0_i_230_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.217 r  init/autoTest/test_com/alu/modulomod/out0_i_149/CO[3]
                         net (fo=1, routed)           0.000    48.217    init/autoTest/test_com/alu/modulomod/out0_i_149_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.331 r  init/autoTest/test_com/alu/modulomod/out0_i_68/CO[3]
                         net (fo=1, routed)           0.000    48.331    init/autoTest/test_com/alu/modulomod/out0_i_68_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.602 r  init/autoTest/test_com/alu/modulomod/out0_i_16/CO[0]
                         net (fo=1, routed)           0.837    49.439    init/autoTest/test_com/alu/modulomod/B[0]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_B[0]_P[0])
                                                      3.905    53.344 r  init/autoTest/test_com/alu/modulomod/out0/P[0]
                         net (fo=1, routed)           1.252    54.596    init/autoTest/test_com/alu/multipliermod/P[0]
    SLICE_X47Y39         LUT6 (Prop_lut6_I4_O)        0.124    54.720 r  init/autoTest/test_com/alu/multipliermod/FSM_sequential_M_state_q[1]_i_22/O
                         net (fo=3, routed)           1.285    56.006    init/autoTest/test_com/alu/multipliermod/FSM_sequential_M_state_q[1]_i_22_n_0
    SLICE_X48Y42         LUT4 (Prop_lut4_I1_O)        0.152    56.158 r  init/autoTest/test_com/alu/multipliermod/FSM_sequential_M_state_q[1]_i_15/O
                         net (fo=4, routed)           1.067    57.225    init/autoTest/test_com/alu/multipliermod/FSM_sequential_M_state_q[1]_i_15_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.326    57.551 r  init/autoTest/test_com/alu/multipliermod/FSM_sequential_M_state_q[1]_i_3/O
                         net (fo=2, routed)           0.717    58.268    init/autoTest/test_com/alu/multipliermod/FSM_sequential_M_state_q[1]_i_3_n_0
    SLICE_X47Y45         LUT6 (Prop_lut6_I2_O)        0.124    58.392 r  init/autoTest/test_com/alu/multipliermod/FSM_sequential_M_state_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000    58.392    init/autoTest/test_com/alu_n_33
    SLICE_X47Y45         FDRE                                         r  init/autoTest/test_com/FSM_sequential_M_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 init/autoTest/test_com/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            init/autoTest/test_com/FSM_sequential_M_state_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        58.331ns  (logic 26.199ns (44.914%)  route 32.132ns (55.086%))
  Logic Levels:           96  (CARRY4=72 DSP48E1=1 FDRE=1 LUT1=1 LUT2=2 LUT3=14 LUT4=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE                         0.000     0.000 r  init/autoTest/test_com/FSM_sequential_M_state_q_reg[1]/C
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  init/autoTest/test_com/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=10, routed)          0.889     1.345    init/autoTest/test_com/alu/multipliermod/M_state_q_0[1]
    SLICE_X46Y45         LUT2 (Prop_lut2_I0_O)        0.152     1.497 r  init/autoTest/test_com/alu/multipliermod/out0_i_70/O
                         net (fo=48, routed)          1.671     3.168    init/autoTest/test_com/alu/modulomod/out0_1
    SLICE_X48Y43         LUT6 (Prop_lut6_I2_O)        0.348     3.516 f  init/autoTest/test_com/alu/modulomod/out0_i_17/O
                         net (fo=39, routed)          1.325     4.841    init/autoTest/test_com/alu/modulomod/A[2]
    SLICE_X51Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.965 r  init/autoTest/test_com/alu/modulomod/out0_i_78/O
                         net (fo=1, routed)           0.000     4.965    init/autoTest/test_com/alu/modulomod/out0_i_78_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.497 r  init/autoTest/test_com/alu/modulomod/out0_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.497    init/autoTest/test_com/alu/modulomod/out0_i_25_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.768 r  init/autoTest/test_com/alu/modulomod/out0_i_1/CO[0]
                         net (fo=21, routed)          1.628     7.396    init/autoTest/test_com/alu/modulomod/CO[0]
    SLICE_X52Y40         LUT3 (Prop_lut3_I0_O)        0.373     7.769 r  init/autoTest/test_com/alu/modulomod/out0_i_324/O
                         net (fo=1, routed)           0.000     7.769    init/autoTest/test_com/alu/modulomod/out0_i_324_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.302 r  init/autoTest/test_com/alu/modulomod/out0_i_240/CO[3]
                         net (fo=1, routed)           0.000     8.302    init/autoTest/test_com/alu/modulomod/out0_i_240_n_0
    SLICE_X52Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.419 r  init/autoTest/test_com/alu/modulomod/out0_i_159/CO[3]
                         net (fo=1, routed)           0.000     8.419    init/autoTest/test_com/alu/modulomod/out0_i_159_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.536 r  init/autoTest/test_com/alu/modulomod/out0_i_79/CO[3]
                         net (fo=1, routed)           0.000     8.536    init/autoTest/test_com/alu/modulomod/out0_i_79_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.653 r  init/autoTest/test_com/alu/modulomod/out0_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.653    init/autoTest/test_com/alu/modulomod/out0_i_26_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.810 r  init/autoTest/test_com/alu/modulomod/out0_i_2/CO[1]
                         net (fo=21, routed)          1.666    10.476    init/autoTest/test_com/alu/modulomod/out0_i_28_0[0]
    SLICE_X54Y39         LUT3 (Prop_lut3_I0_O)        0.332    10.808 r  init/autoTest/test_com/alu/modulomod/out0_i_328/O
                         net (fo=1, routed)           0.000    10.808    init/autoTest/test_com/alu/modulomod/out0_i_328_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.341 r  init/autoTest/test_com/alu/modulomod/out0_i_245/CO[3]
                         net (fo=1, routed)           0.000    11.341    init/autoTest/test_com/alu/modulomod/out0_i_245_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.458 r  init/autoTest/test_com/alu/modulomod/out0_i_165/CO[3]
                         net (fo=1, routed)           0.000    11.458    init/autoTest/test_com/alu/modulomod/out0_i_165_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.575 r  init/autoTest/test_com/alu/modulomod/out0_i_84/CO[3]
                         net (fo=1, routed)           0.000    11.575    init/autoTest/test_com/alu/modulomod/out0_i_84_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.692 r  init/autoTest/test_com/alu/modulomod/out0_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.692    init/autoTest/test_com/alu/modulomod/out0_i_29_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.849 r  init/autoTest/test_com/alu/modulomod/out0_i_3/CO[1]
                         net (fo=21, routed)          1.803    13.652    init/autoTest/test_com/alu/modulomod/out0_i_31_0[0]
    SLICE_X46Y39         LUT3 (Prop_lut3_I0_O)        0.332    13.984 r  init/autoTest/test_com/alu/modulomod/out0_i_332/O
                         net (fo=1, routed)           0.000    13.984    init/autoTest/test_com/alu/modulomod/out0_i_332_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.517 r  init/autoTest/test_com/alu/modulomod/out0_i_250/CO[3]
                         net (fo=1, routed)           0.000    14.517    init/autoTest/test_com/alu/modulomod/out0_i_250_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.634 r  init/autoTest/test_com/alu/modulomod/out0_i_170/CO[3]
                         net (fo=1, routed)           0.000    14.634    init/autoTest/test_com/alu/modulomod/out0_i_170_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.751 r  init/autoTest/test_com/alu/modulomod/out0_i_89/CO[3]
                         net (fo=1, routed)           0.000    14.751    init/autoTest/test_com/alu/modulomod/out0_i_89_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.868 r  init/autoTest/test_com/alu/modulomod/out0_i_32/CO[3]
                         net (fo=1, routed)           0.000    14.868    init/autoTest/test_com/alu/modulomod/out0_i_32_n_0
    SLICE_X46Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.025 r  init/autoTest/test_com/alu/modulomod/out0_i_4/CO[1]
                         net (fo=20, routed)          1.005    16.030    init/autoTest/test_com/alu/modulomod/out0_i_34_0[0]
    SLICE_X47Y40         LUT3 (Prop_lut3_I0_O)        0.332    16.362 r  init/autoTest/test_com/alu/modulomod/out0_i_335/O
                         net (fo=1, routed)           0.000    16.362    init/autoTest/test_com/alu/modulomod/out0_i_335_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.912 r  init/autoTest/test_com/alu/modulomod/out0_i_255/CO[3]
                         net (fo=1, routed)           0.000    16.912    init/autoTest/test_com/alu/modulomod/out0_i_255_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.026 r  init/autoTest/test_com/alu/modulomod/out0_i_175/CO[3]
                         net (fo=1, routed)           0.000    17.026    init/autoTest/test_com/alu/modulomod/out0_i_175_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.140 r  init/autoTest/test_com/alu/modulomod/out0_i_94/CO[3]
                         net (fo=1, routed)           0.000    17.140    init/autoTest/test_com/alu/modulomod/out0_i_94_n_0
    SLICE_X47Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.254 r  init/autoTest/test_com/alu/modulomod/out0_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.254    init/autoTest/test_com/alu/modulomod/out0_i_35_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.411 r  init/autoTest/test_com/alu/modulomod/out0_i_5/CO[1]
                         net (fo=20, routed)          1.737    19.148    init/autoTest/test_com/alu/modulomod/out0_i_37_0[0]
    SLICE_X45Y36         LUT3 (Prop_lut3_I0_O)        0.329    19.477 r  init/autoTest/test_com/alu/modulomod/out0_i_336/O
                         net (fo=1, routed)           0.000    19.477    init/autoTest/test_com/alu/modulomod/out0_i_336_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.878 r  init/autoTest/test_com/alu/modulomod/out0_i_260/CO[3]
                         net (fo=1, routed)           0.000    19.878    init/autoTest/test_com/alu/modulomod/out0_i_260_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.992 r  init/autoTest/test_com/alu/modulomod/out0_i_180/CO[3]
                         net (fo=1, routed)           0.000    19.992    init/autoTest/test_com/alu/modulomod/out0_i_180_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.106 r  init/autoTest/test_com/alu/modulomod/out0_i_99/CO[3]
                         net (fo=1, routed)           0.000    20.106    init/autoTest/test_com/alu/modulomod/out0_i_99_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.220 r  init/autoTest/test_com/alu/modulomod/out0_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.220    init/autoTest/test_com/alu/modulomod/out0_i_38_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.377 r  init/autoTest/test_com/alu/modulomod/out0_i_6/CO[1]
                         net (fo=20, routed)          1.821    22.198    init/autoTest/test_com/alu/modulomod/out0_i_40_0[0]
    SLICE_X52Y35         LUT3 (Prop_lut3_I0_O)        0.329    22.527 r  init/autoTest/test_com/alu/modulomod/out0_i_341/O
                         net (fo=1, routed)           0.000    22.527    init/autoTest/test_com/alu/modulomod/out0_i_341_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.060 r  init/autoTest/test_com/alu/modulomod/out0_i_265/CO[3]
                         net (fo=1, routed)           0.000    23.060    init/autoTest/test_com/alu/modulomod/out0_i_265_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.177 r  init/autoTest/test_com/alu/modulomod/out0_i_185/CO[3]
                         net (fo=1, routed)           0.000    23.177    init/autoTest/test_com/alu/modulomod/out0_i_185_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.294 r  init/autoTest/test_com/alu/modulomod/out0_i_104/CO[3]
                         net (fo=1, routed)           0.000    23.294    init/autoTest/test_com/alu/modulomod/out0_i_104_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.411 r  init/autoTest/test_com/alu/modulomod/out0_i_41/CO[3]
                         net (fo=1, routed)           0.000    23.411    init/autoTest/test_com/alu/modulomod/out0_i_41_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.568 r  init/autoTest/test_com/alu/modulomod/out0_i_7/CO[1]
                         net (fo=20, routed)          1.823    25.391    init/autoTest/test_com/alu/modulomod/out0_i_43_0[0]
    SLICE_X46Y34         LUT3 (Prop_lut3_I0_O)        0.332    25.723 r  init/autoTest/test_com/alu/modulomod/out0_i_342/O
                         net (fo=1, routed)           0.000    25.723    init/autoTest/test_com/alu/modulomod/out0_i_342_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    26.099 r  init/autoTest/test_com/alu/modulomod/out0_i_270/CO[3]
                         net (fo=1, routed)           0.000    26.099    init/autoTest/test_com/alu/modulomod/out0_i_270_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.216 r  init/autoTest/test_com/alu/modulomod/out0_i_190/CO[3]
                         net (fo=1, routed)           0.000    26.216    init/autoTest/test_com/alu/modulomod/out0_i_190_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.539 r  init/autoTest/test_com/alu/modulomod/out0_i_109/O[1]
                         net (fo=2, routed)           1.472    28.011    init/autoTest/test_com/alu/modulomod/out0_i_109_n_6
    SLICE_X48Y39         LUT3 (Prop_lut3_I2_O)        0.306    28.317 r  init/autoTest/test_com/alu/modulomod/out0_i_197/O
                         net (fo=1, routed)           0.000    28.317    init/autoTest/test_com/alu/modulomod/out0_i_197_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.715 r  init/autoTest/test_com/alu/modulomod/out0_i_114/CO[3]
                         net (fo=1, routed)           0.000    28.715    init/autoTest/test_com/alu/modulomod/out0_i_114_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.829 r  init/autoTest/test_com/alu/modulomod/out0_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.829    init/autoTest/test_com/alu/modulomod/out0_i_47_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.986 r  init/autoTest/test_com/alu/modulomod/out0_i_9/CO[1]
                         net (fo=20, routed)          1.208    30.194    init/autoTest/test_com/alu/modulomod/out0_i_49_0[0]
    SLICE_X49Y38         LUT3 (Prop_lut3_I0_O)        0.329    30.523 r  init/autoTest/test_com/alu/modulomod/out0_i_283/O
                         net (fo=1, routed)           0.000    30.523    init/autoTest/test_com/alu/modulomod/out0_i_283_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.073 r  init/autoTest/test_com/alu/modulomod/out0_i_200/CO[3]
                         net (fo=1, routed)           0.000    31.073    init/autoTest/test_com/alu/modulomod/out0_i_200_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.187 r  init/autoTest/test_com/alu/modulomod/out0_i_119/CO[3]
                         net (fo=1, routed)           0.000    31.187    init/autoTest/test_com/alu/modulomod/out0_i_119_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.301 r  init/autoTest/test_com/alu/modulomod/out0_i_50/CO[3]
                         net (fo=1, routed)           0.000    31.301    init/autoTest/test_com/alu/modulomod/out0_i_50_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.458 r  init/autoTest/test_com/alu/modulomod/out0_i_10/CO[1]
                         net (fo=20, routed)          1.544    33.002    init/autoTest/test_com/alu/modulomod/out0_i_52_0[0]
    SLICE_X50Y37         LUT3 (Prop_lut3_I0_O)        0.329    33.331 r  init/autoTest/test_com/alu/modulomod/out0_i_352/O
                         net (fo=1, routed)           0.000    33.331    init/autoTest/test_com/alu/modulomod/out0_i_352_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    33.711 r  init/autoTest/test_com/alu/modulomod/out0_i_285/CO[3]
                         net (fo=1, routed)           0.000    33.711    init/autoTest/test_com/alu/modulomod/out0_i_285_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.828 r  init/autoTest/test_com/alu/modulomod/out0_i_205/CO[3]
                         net (fo=1, routed)           0.000    33.828    init/autoTest/test_com/alu/modulomod/out0_i_205_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.945 r  init/autoTest/test_com/alu/modulomod/out0_i_124/CO[3]
                         net (fo=1, routed)           0.000    33.945    init/autoTest/test_com/alu/modulomod/out0_i_124_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.062 r  init/autoTest/test_com/alu/modulomod/out0_i_53/CO[3]
                         net (fo=1, routed)           0.000    34.062    init/autoTest/test_com/alu/modulomod/out0_i_53_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.219 r  init/autoTest/test_com/alu/modulomod/out0_i_11/CO[1]
                         net (fo=20, routed)          1.230    35.449    init/autoTest/test_com/alu/modulomod/out0_i_55_0[0]
    SLICE_X51Y38         LUT3 (Prop_lut3_I0_O)        0.332    35.781 r  init/autoTest/test_com/alu/modulomod/out0_i_356/O
                         net (fo=1, routed)           0.000    35.781    init/autoTest/test_com/alu/modulomod/out0_i_356_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.331 r  init/autoTest/test_com/alu/modulomod/out0_i_290/CO[3]
                         net (fo=1, routed)           0.000    36.331    init/autoTest/test_com/alu/modulomod/out0_i_290_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.445 r  init/autoTest/test_com/alu/modulomod/out0_i_210/CO[3]
                         net (fo=1, routed)           0.000    36.445    init/autoTest/test_com/alu/modulomod/out0_i_210_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.559 r  init/autoTest/test_com/alu/modulomod/out0_i_129/CO[3]
                         net (fo=1, routed)           0.000    36.559    init/autoTest/test_com/alu/modulomod/out0_i_129_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.673 r  init/autoTest/test_com/alu/modulomod/out0_i_56/CO[3]
                         net (fo=1, routed)           0.000    36.673    init/autoTest/test_com/alu/modulomod/out0_i_56_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.830 r  init/autoTest/test_com/alu/modulomod/out0_i_12/CO[1]
                         net (fo=20, routed)          0.869    37.699    init/autoTest/test_com/alu/modulomod/out0_i_58_0[0]
    SLICE_X50Y42         LUT3 (Prop_lut3_I0_O)        0.329    38.028 r  init/autoTest/test_com/alu/modulomod/out0_i_359/O
                         net (fo=1, routed)           0.000    38.028    init/autoTest/test_com/alu/modulomod/out0_i_359_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.561 r  init/autoTest/test_com/alu/modulomod/out0_i_295/CO[3]
                         net (fo=1, routed)           0.000    38.561    init/autoTest/test_com/alu/modulomod/out0_i_295_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.678 r  init/autoTest/test_com/alu/modulomod/out0_i_215/CO[3]
                         net (fo=1, routed)           0.000    38.678    init/autoTest/test_com/alu/modulomod/out0_i_215_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.795 r  init/autoTest/test_com/alu/modulomod/out0_i_134/CO[3]
                         net (fo=1, routed)           0.000    38.795    init/autoTest/test_com/alu/modulomod/out0_i_134_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.912 r  init/autoTest/test_com/alu/modulomod/out0_i_59/CO[3]
                         net (fo=1, routed)           0.000    38.912    init/autoTest/test_com/alu/modulomod/out0_i_59_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.069 r  init/autoTest/test_com/alu/modulomod/out0_i_13/CO[1]
                         net (fo=21, routed)          1.695    40.763    init/autoTest/test_com/alu/modulomod/out0_i_61_0[0]
    SLICE_X49Y42         LUT3 (Prop_lut3_I0_O)        0.332    41.095 r  init/autoTest/test_com/alu/modulomod/out0_i_363/O
                         net (fo=1, routed)           0.000    41.095    init/autoTest/test_com/alu/modulomod/out0_i_363_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.645 r  init/autoTest/test_com/alu/modulomod/out0_i_300/CO[3]
                         net (fo=1, routed)           0.000    41.645    init/autoTest/test_com/alu/modulomod/out0_i_300_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.759 r  init/autoTest/test_com/alu/modulomod/out0_i_220/CO[3]
                         net (fo=1, routed)           0.000    41.759    init/autoTest/test_com/alu/modulomod/out0_i_220_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.873 r  init/autoTest/test_com/alu/modulomod/out0_i_139/CO[3]
                         net (fo=1, routed)           0.000    41.873    init/autoTest/test_com/alu/modulomod/out0_i_139_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.987 r  init/autoTest/test_com/alu/modulomod/out0_i_62/CO[3]
                         net (fo=1, routed)           0.000    41.987    init/autoTest/test_com/alu/modulomod/out0_i_62_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.144 r  init/autoTest/test_com/alu/modulomod/out0_i_14/CO[1]
                         net (fo=21, routed)          1.303    43.447    init/autoTest/test_com/alu/modulomod/out0_i_64_0[0]
    SLICE_X55Y41         LUT2 (Prop_lut2_I1_O)        0.329    43.776 r  init/autoTest/test_com/alu/modulomod/out0_i_364/O
                         net (fo=1, routed)           0.480    44.256    init/autoTest/test_com/alu/modulomod/out0_i_364_n_0
    SLICE_X53Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    44.763 r  init/autoTest/test_com/alu/modulomod/out0_i_305/CO[3]
                         net (fo=1, routed)           0.000    44.763    init/autoTest/test_com/alu/modulomod/out0_i_305_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.877 r  init/autoTest/test_com/alu/modulomod/out0_i_225/CO[3]
                         net (fo=1, routed)           0.000    44.877    init/autoTest/test_com/alu/modulomod/out0_i_225_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.991 r  init/autoTest/test_com/alu/modulomod/out0_i_144/CO[3]
                         net (fo=1, routed)           0.000    44.991    init/autoTest/test_com/alu/modulomod/out0_i_144_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.105 r  init/autoTest/test_com/alu/modulomod/out0_i_65/CO[3]
                         net (fo=1, routed)           0.000    45.105    init/autoTest/test_com/alu/modulomod/out0_i_65_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.262 r  init/autoTest/test_com/alu/modulomod/out0_i_15/CO[1]
                         net (fo=21, routed)          1.866    47.128    init/autoTest/test_com/alu/modulomod/B[1]
    SLICE_X58Y41         LUT3 (Prop_lut3_I0_O)        0.329    47.457 r  init/autoTest/test_com/alu/modulomod/out0_i_372/O
                         net (fo=1, routed)           0.000    47.457    init/autoTest/test_com/alu/modulomod/out0_i_372_n_0
    SLICE_X58Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    47.989 r  init/autoTest/test_com/alu/modulomod/out0_i_310/CO[3]
                         net (fo=1, routed)           0.000    47.989    init/autoTest/test_com/alu/modulomod/out0_i_310_n_0
    SLICE_X58Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.103 r  init/autoTest/test_com/alu/modulomod/out0_i_230/CO[3]
                         net (fo=1, routed)           0.000    48.103    init/autoTest/test_com/alu/modulomod/out0_i_230_n_0
    SLICE_X58Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.217 r  init/autoTest/test_com/alu/modulomod/out0_i_149/CO[3]
                         net (fo=1, routed)           0.000    48.217    init/autoTest/test_com/alu/modulomod/out0_i_149_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.331 r  init/autoTest/test_com/alu/modulomod/out0_i_68/CO[3]
                         net (fo=1, routed)           0.000    48.331    init/autoTest/test_com/alu/modulomod/out0_i_68_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    48.602 r  init/autoTest/test_com/alu/modulomod/out0_i_16/CO[0]
                         net (fo=1, routed)           0.837    49.439    init/autoTest/test_com/alu/modulomod/B[0]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_B[0]_P[0])
                                                      3.905    53.344 r  init/autoTest/test_com/alu/modulomod/out0/P[0]
                         net (fo=1, routed)           1.252    54.596    init/autoTest/test_com/alu/multipliermod/P[0]
    SLICE_X47Y39         LUT6 (Prop_lut6_I4_O)        0.124    54.720 r  init/autoTest/test_com/alu/multipliermod/FSM_sequential_M_state_q[1]_i_22/O
                         net (fo=3, routed)           1.285    56.006    init/autoTest/test_com/alu/multipliermod/FSM_sequential_M_state_q[1]_i_22_n_0
    SLICE_X48Y42         LUT4 (Prop_lut4_I1_O)        0.152    56.158 r  init/autoTest/test_com/alu/multipliermod/FSM_sequential_M_state_q[1]_i_15/O
                         net (fo=4, routed)           1.067    57.225    init/autoTest/test_com/alu/multipliermod/FSM_sequential_M_state_q[1]_i_15_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.326    57.551 r  init/autoTest/test_com/alu/multipliermod/FSM_sequential_M_state_q[1]_i_3/O
                         net (fo=2, routed)           0.656    58.207    init/autoTest/test_com/alu/multipliermod/FSM_sequential_M_state_q[1]_i_3_n_0
    SLICE_X47Y45         LUT6 (Prop_lut6_I2_O)        0.124    58.331 r  init/autoTest/test_com/alu/multipliermod/FSM_sequential_M_state_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    58.331    init/autoTest/test_com/alu_n_32
    SLICE_X47Y45         FDRE                                         r  init/autoTest/test_com/FSM_sequential_M_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 init/autoTest/test_mod/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            init/autoTest/test_mod/FSM_sequential_M_state_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        56.300ns  (logic 22.118ns (39.286%)  route 34.182ns (60.714%))
  Logic Levels:           87  (CARRY4=63 FDRE=1 LUT1=1 LUT4=4 LUT5=2 LUT6=16)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE                         0.000     0.000 r  init/autoTest/test_mod/FSM_sequential_M_state_q_reg[0]/C
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  init/autoTest/test_mod/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=62, routed)          2.085     2.603    init/autoTest/test_mod/alu/modulomod/FSM_sequential_M_state_q_reg[1]
    SLICE_X57Y48         LUT4 (Prop_lut4_I3_O)        0.124     2.727 r  init/autoTest/test_mod/alu/modulomod/out2__1_carry_i_1/O
                         net (fo=19, routed)          0.782     3.509    init/autoTest/test_mod/alu/modulomod/B[15]
    SLICE_X60Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.104 r  init/autoTest/test_mod/alu/modulomod/out2__1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.104    init/autoTest/test_mod/alu/modulomod/out2__1_carry_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.261 r  init/autoTest/test_mod/alu/modulomod/out2__1_carry__0/CO[1]
                         net (fo=13, routed)          0.326     4.587    init/autoTest/test_mod/alu/modulomod/B[14]
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.332     4.919 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__2_i_22/O
                         net (fo=1, routed)           0.803     5.721    init/autoTest/test_mod/alu/modulomod/out1__0_carry__2_i_22_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.228 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__2_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.228    init/autoTest/test_mod/alu/modulomod/out1__0_carry__2_i_17_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.342 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__2_i_8/CO[3]
                         net (fo=16, routed)          1.547     7.890    init/autoTest/test_mod/alu/modulomod/B[13]
    SLICE_X63Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.014 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_68/O
                         net (fo=1, routed)           0.569     8.582    init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_68_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.089 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_47/CO[3]
                         net (fo=1, routed)           0.000     9.089    init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_47_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.203 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__2_i_21/CO[3]
                         net (fo=1, routed)           0.001     9.204    init/autoTest/test_mod/alu/modulomod/out1__0_carry__2_i_21_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.475 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__2_i_10/CO[0]
                         net (fo=20, routed)          0.964    10.439    init/autoTest/test_mod/alu/modulomod/B[12]
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.373    10.812 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_56/O
                         net (fo=1, routed)           0.471    11.283    init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_56_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.790 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000    11.790    init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_32_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.904 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.001    11.905    init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_29_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.062 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_16/CO[1]
                         net (fo=25, routed)          1.063    13.125    init/autoTest/test_mod/alu/modulomod/B[11]
    SLICE_X58Y47         LUT6 (Prop_lut6_I5_O)        0.329    13.454 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_55/O
                         net (fo=1, routed)           0.000    13.454    init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_55_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.004 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    14.004    init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_31_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.118 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_21/CO[3]
                         net (fo=1, routed)           0.000    14.118    init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_21_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.346 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_9/CO[2]
                         net (fo=28, routed)          1.395    15.741    init/autoTest/test_mod/alu/modulomod/B[10]
    SLICE_X57Y48         LUT6 (Prop_lut6_I5_O)        0.313    16.054 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_64/O
                         net (fo=1, routed)           0.482    16.536    init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_64_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.056 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_42/CO[3]
                         net (fo=1, routed)           0.000    17.056    init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_42_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.173 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.173    init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_25_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.290 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_12/CO[3]
                         net (fo=31, routed)          1.411    18.701    init/autoTest/test_mod/alu/modulomod/B[9]
    SLICE_X57Y48         LUT6 (Prop_lut6_I5_O)        0.124    18.825 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_83/O
                         net (fo=1, routed)           0.332    19.156    init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_83_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.663 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_66/CO[3]
                         net (fo=1, routed)           0.001    19.664    init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_66_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.778 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.778    init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_37_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.892 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.892    init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_24_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.163 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_10/CO[0]
                         net (fo=33, routed)          1.303    21.466    init/autoTest/test_mod/alu/modulomod/B[8]
    SLICE_X55Y50         LUT6 (Prop_lut6_I5_O)        0.373    21.839 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_82/O
                         net (fo=1, routed)           0.000    21.839    init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_82_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.389 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_57/CO[3]
                         net (fo=1, routed)           0.000    22.389    init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_57_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.503 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.503    init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_46_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.617 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.617    init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_29_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.774 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_16/CO[1]
                         net (fo=35, routed)          1.662    24.436    init/autoTest/test_mod/alu/modulomod/B[7]
    SLICE_X51Y48         LUT6 (Prop_lut6_I5_O)        0.329    24.765 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_75/O
                         net (fo=1, routed)           0.471    25.236    init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_75_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.743 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_56/CO[3]
                         net (fo=1, routed)           0.001    25.744    init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_56_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.858 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.858    init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_36_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.972 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.972    init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_22_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.200 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_10/CO[2]
                         net (fo=37, routed)          1.162    27.362    init/autoTest/test_mod/alu/modulomod/B[6]
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.313    27.675 r  init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_49/O
                         net (fo=1, routed)           0.470    28.145    init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_49_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    28.652 r  init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.652    init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_44_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.766 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    28.766    init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_41_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.880 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.880    init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_25_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.994 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_12/CO[3]
                         net (fo=39, routed)          2.264    31.258    init/autoTest/test_mod/alu/modulomod/B[5]
    SLICE_X48Y46         LUT6 (Prop_lut6_I5_O)        0.124    31.382 r  init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_48/O
                         net (fo=1, routed)           0.000    31.382    init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_48_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.932 r  init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    31.932    init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_35_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.046 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.046    init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_51_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.160 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.160    init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_31_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.274 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.001    32.275    init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_21_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.546 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_9/CO[0]
                         net (fo=42, routed)          0.850    33.396    init/autoTest/test_mod/alu/modulomod/B[4]
    SLICE_X51Y48         LUT6 (Prop_lut6_I5_O)        0.373    33.769 r  init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_36/O
                         net (fo=1, routed)           0.649    34.418    init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_36_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    34.925 r  init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.925    init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_25_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.039 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    35.039    init/autoTest/test_mod/alu/modulomod/out1__0_carry_i_16_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.153 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry_i_11/CO[3]
                         net (fo=1, routed)           0.001    35.154    init/autoTest/test_mod/alu/modulomod/out1__0_carry_i_11_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.268 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    35.268    init/autoTest/test_mod/alu/modulomod/out1__0_carry_i_9_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.425 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry_i_8/CO[1]
                         net (fo=45, routed)          1.194    36.619    init/autoTest/test_mod/alu/modulomod/B[3]
    SLICE_X51Y48         LUT6 (Prop_lut6_I5_O)        0.329    36.948 r  init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_26/O
                         net (fo=1, routed)           0.331    37.278    init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_26_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    37.798 r  init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    37.798    init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_12_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.915 r  init/autoTest/test_mod/alu/modulomod/out2__495_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.915    init/autoTest/test_mod/alu/modulomod/out2__495_carry__0_i_10_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.032 r  init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_30/CO[3]
                         net (fo=1, routed)           0.001    38.033    init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_30_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.150 r  init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.150    init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_22_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.307 r  init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_9/CO[1]
                         net (fo=42, routed)          1.847    40.154    init/autoTest/test_mod/alu/modulomod/B[2]
    SLICE_X48Y45         LUT6 (Prop_lut6_I5_O)        0.332    40.486 r  init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_13/O
                         net (fo=1, routed)           0.471    40.957    init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_13_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    41.477 r  init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.477    init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_2_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.594 r  init/autoTest/test_mod/alu/modulomod/out2__495_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.594    init/autoTest/test_mod/alu/modulomod/out2__495_carry__0_i_5_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.711 r  init/autoTest/test_mod/alu/modulomod/out2__495_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.711    init/autoTest/test_mod/alu/modulomod/out2__495_carry__1_i_5_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.828 r  init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    41.828    init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_8_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.985 r  init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_1/CO[1]
                         net (fo=45, routed)          1.319    43.304    init/autoTest/test_mod/alu/modulomod/B[1]
    SLICE_X56Y45         LUT6 (Prop_lut6_I5_O)        0.332    43.636 r  init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_3/O
                         net (fo=1, routed)           1.038    44.674    init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_3_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    45.295 r  init/autoTest/test_mod/alu/modulomod/out2__495_carry/CO[3]
                         net (fo=1, routed)           0.000    45.295    init/autoTest/test_mod/alu/modulomod/out2__495_carry_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.412 r  init/autoTest/test_mod/alu/modulomod/out2__495_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.412    init/autoTest/test_mod/alu/modulomod/out2__495_carry__0_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.529 r  init/autoTest/test_mod/alu/modulomod/out2__495_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.529    init/autoTest/test_mod/alu/modulomod/out2__495_carry__1_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.646 r  init/autoTest/test_mod/alu/modulomod/out2__495_carry__2/CO[3]
                         net (fo=1, routed)           0.000    45.646    init/autoTest/test_mod/alu/modulomod/out2__495_carry__2_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    45.900 r  init/autoTest/test_mod/alu/modulomod/out2__495_carry__3/CO[0]
                         net (fo=10, routed)          1.226    47.126    init/autoTest/test_mod/alu/modulomod/B[0]
    SLICE_X54Y50         LUT6 (Prop_lut6_I0_O)        0.367    47.493 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry_i_7/O
                         net (fo=1, routed)           0.000    47.493    init/autoTest/test_mod/alu/modulomod/out1__0_carry_i_7_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    47.745 f  init/autoTest/test_mod/alu/modulomod/out1__0_carry/O[0]
                         net (fo=2, routed)           1.057    48.802    init/autoTest/test_mod/alu/modulomod/out1[0]
    SLICE_X59Y50         LUT1 (Prop_lut1_I0_O)        0.295    49.097 r  init/autoTest/test_mod/alu/modulomod/FSM_sequential_M_state_q[1]_i_20__3/O
                         net (fo=1, routed)           0.567    49.664    init/autoTest/test_mod/alu/modulomod/FSM_sequential_M_state_q[1]_i_20__3_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.602    50.266 r  init/autoTest/test_mod/alu/modulomod/FSM_sequential_M_state_q_reg[1]_i_13/O[2]
                         net (fo=2, routed)           1.038    51.305    init/autoTest/test_mod/alu_n_2
    SLICE_X58Y50         LUT5 (Prop_lut5_I4_O)        0.301    51.606 r  init/autoTest/test_mod/FSM_sequential_M_state_q[1]_i_14__3/O
                         net (fo=1, routed)           0.000    51.606    init/autoTest/test_mod/alu/modulomod/S[1]
    SLICE_X58Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    52.007 r  init/autoTest/test_mod/alu/modulomod/FSM_sequential_M_state_q_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    52.007    init/autoTest/test_mod/alu/modulomod/FSM_sequential_M_state_q_reg[1]_i_6_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.121 r  init/autoTest/test_mod/alu/modulomod/FSM_sequential_M_state_q_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.121    init/autoTest/test_mod/alu/modulomod/FSM_sequential_M_state_q_reg[1]_i_9_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.235 r  init/autoTest/test_mod/alu/modulomod/FSM_sequential_M_state_q_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.235    init/autoTest/test_mod/alu/modulomod/FSM_sequential_M_state_q_reg[1]_i_10_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    52.474 r  init/autoTest/test_mod/alu/modulomod/FSM_sequential_M_state_q_reg[1]_i_18__0/O[2]
                         net (fo=1, routed)           0.802    53.275    init/autoTest/test_mod/alu/modulomod/out00_out[14]
    SLICE_X59Y52         LUT4 (Prop_lut4_I1_O)        0.302    53.577 r  init/autoTest/test_mod/alu/modulomod/FSM_sequential_M_state_q[1]_i_19__3/O
                         net (fo=1, routed)           0.473    54.050    init/autoTest/test_mod/alu/modulomod/FSM_sequential_M_state_q[1]_i_19__3_n_0
    SLICE_X59Y52         LUT5 (Prop_lut5_I4_O)        0.124    54.174 r  init/autoTest/test_mod/alu/modulomod/FSM_sequential_M_state_q[1]_i_12__3/O
                         net (fo=1, routed)           0.290    54.464    init/autoTest/test_mod/alu/modulomod/FSM_sequential_M_state_q[1]_i_12__3_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I5_O)        0.124    54.588 r  init/autoTest/test_mod/alu/modulomod/FSM_sequential_M_state_q[1]_i_5__3/O
                         net (fo=2, routed)           0.659    55.248    init/autoTest/test_mod/alu/modulomod/FSM_sequential_M_state_q[1]_i_5__3_n_0
    SLICE_X59Y50         LUT4 (Prop_lut4_I0_O)        0.124    55.372 r  init/autoTest/test_mod/alu/modulomod/FSM_sequential_M_state_q[1]_i_2__3/O
                         net (fo=2, routed)           0.804    56.176    init/autoTest/test_mod/alu/modulomod/FSM_sequential_M_state_q[1]_i_2__3_n_0
    SLICE_X60Y50         LUT4 (Prop_lut4_I1_O)        0.124    56.300 r  init/autoTest/test_mod/alu/modulomod/FSM_sequential_M_state_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000    56.300    init/autoTest/test_mod/alu_n_1
    SLICE_X60Y50         FDRE                                         r  init/autoTest/test_mod/FSM_sequential_M_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 init/autoTest/test_mod/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            init/autoTest/test_mod/FSM_sequential_M_state_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        56.292ns  (logic 22.118ns (39.291%)  route 34.174ns (60.709%))
  Logic Levels:           87  (CARRY4=63 FDRE=1 LUT1=1 LUT4=3 LUT5=2 LUT6=17)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE                         0.000     0.000 r  init/autoTest/test_mod/FSM_sequential_M_state_q_reg[0]/C
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  init/autoTest/test_mod/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=62, routed)          2.085     2.603    init/autoTest/test_mod/alu/modulomod/FSM_sequential_M_state_q_reg[1]
    SLICE_X57Y48         LUT4 (Prop_lut4_I3_O)        0.124     2.727 r  init/autoTest/test_mod/alu/modulomod/out2__1_carry_i_1/O
                         net (fo=19, routed)          0.782     3.509    init/autoTest/test_mod/alu/modulomod/B[15]
    SLICE_X60Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.104 r  init/autoTest/test_mod/alu/modulomod/out2__1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.104    init/autoTest/test_mod/alu/modulomod/out2__1_carry_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.261 r  init/autoTest/test_mod/alu/modulomod/out2__1_carry__0/CO[1]
                         net (fo=13, routed)          0.326     4.587    init/autoTest/test_mod/alu/modulomod/B[14]
    SLICE_X59Y50         LUT6 (Prop_lut6_I5_O)        0.332     4.919 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__2_i_22/O
                         net (fo=1, routed)           0.803     5.721    init/autoTest/test_mod/alu/modulomod/out1__0_carry__2_i_22_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.228 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__2_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.228    init/autoTest/test_mod/alu/modulomod/out1__0_carry__2_i_17_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.342 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__2_i_8/CO[3]
                         net (fo=16, routed)          1.547     7.890    init/autoTest/test_mod/alu/modulomod/B[13]
    SLICE_X63Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.014 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_68/O
                         net (fo=1, routed)           0.569     8.582    init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_68_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.089 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_47/CO[3]
                         net (fo=1, routed)           0.000     9.089    init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_47_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.203 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__2_i_21/CO[3]
                         net (fo=1, routed)           0.001     9.204    init/autoTest/test_mod/alu/modulomod/out1__0_carry__2_i_21_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.475 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__2_i_10/CO[0]
                         net (fo=20, routed)          0.964    10.439    init/autoTest/test_mod/alu/modulomod/B[12]
    SLICE_X61Y47         LUT6 (Prop_lut6_I5_O)        0.373    10.812 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_56/O
                         net (fo=1, routed)           0.471    11.283    init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_56_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.790 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_32/CO[3]
                         net (fo=1, routed)           0.000    11.790    init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_32_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.904 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_29/CO[3]
                         net (fo=1, routed)           0.001    11.905    init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_29_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.062 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_16/CO[1]
                         net (fo=25, routed)          1.063    13.125    init/autoTest/test_mod/alu/modulomod/B[11]
    SLICE_X58Y47         LUT6 (Prop_lut6_I5_O)        0.329    13.454 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_55/O
                         net (fo=1, routed)           0.000    13.454    init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_55_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.004 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_31/CO[3]
                         net (fo=1, routed)           0.000    14.004    init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_31_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.118 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_21/CO[3]
                         net (fo=1, routed)           0.000    14.118    init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_21_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.346 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_9/CO[2]
                         net (fo=28, routed)          1.395    15.741    init/autoTest/test_mod/alu/modulomod/B[10]
    SLICE_X57Y48         LUT6 (Prop_lut6_I5_O)        0.313    16.054 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_64/O
                         net (fo=1, routed)           0.482    16.536    init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_64_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.056 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_42/CO[3]
                         net (fo=1, routed)           0.000    17.056    init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_42_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.173 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.173    init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_25_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.290 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_12/CO[3]
                         net (fo=31, routed)          1.411    18.701    init/autoTest/test_mod/alu/modulomod/B[9]
    SLICE_X57Y48         LUT6 (Prop_lut6_I5_O)        0.124    18.825 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_83/O
                         net (fo=1, routed)           0.332    19.156    init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_83_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.663 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_66/CO[3]
                         net (fo=1, routed)           0.001    19.664    init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_66_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.778 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.778    init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_37_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.892 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.892    init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_24_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.163 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__1_i_10/CO[0]
                         net (fo=33, routed)          1.303    21.466    init/autoTest/test_mod/alu/modulomod/B[8]
    SLICE_X55Y50         LUT6 (Prop_lut6_I5_O)        0.373    21.839 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_82/O
                         net (fo=1, routed)           0.000    21.839    init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_82_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.389 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_57/CO[3]
                         net (fo=1, routed)           0.000    22.389    init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_57_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.503 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_46/CO[3]
                         net (fo=1, routed)           0.000    22.503    init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_46_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.617 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.617    init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_29_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.774 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_16/CO[1]
                         net (fo=35, routed)          1.662    24.436    init/autoTest/test_mod/alu/modulomod/B[7]
    SLICE_X51Y48         LUT6 (Prop_lut6_I5_O)        0.329    24.765 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_75/O
                         net (fo=1, routed)           0.471    25.236    init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_75_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    25.743 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_56/CO[3]
                         net (fo=1, routed)           0.001    25.744    init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_56_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.858 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_36/CO[3]
                         net (fo=1, routed)           0.000    25.858    init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_36_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.972 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.972    init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_22_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.200 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_10/CO[2]
                         net (fo=37, routed)          1.162    27.362    init/autoTest/test_mod/alu/modulomod/B[6]
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.313    27.675 r  init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_49/O
                         net (fo=1, routed)           0.470    28.145    init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_49_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    28.652 r  init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.652    init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_44_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.766 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    28.766    init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_41_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.880 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.880    init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_25_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.994 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_12/CO[3]
                         net (fo=39, routed)          2.264    31.258    init/autoTest/test_mod/alu/modulomod/B[5]
    SLICE_X48Y46         LUT6 (Prop_lut6_I5_O)        0.124    31.382 r  init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_48/O
                         net (fo=1, routed)           0.000    31.382    init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_48_n_0
    SLICE_X48Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.932 r  init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_35/CO[3]
                         net (fo=1, routed)           0.000    31.932    init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_35_n_0
    SLICE_X48Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.046 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.046    init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_51_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.160 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.160    init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_31_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.274 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.001    32.275    init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_21_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.546 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry__0_i_9/CO[0]
                         net (fo=42, routed)          0.850    33.396    init/autoTest/test_mod/alu/modulomod/B[4]
    SLICE_X51Y48         LUT6 (Prop_lut6_I5_O)        0.373    33.769 r  init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_36/O
                         net (fo=1, routed)           0.649    34.418    init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_36_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    34.925 r  init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.925    init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_25_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.039 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    35.039    init/autoTest/test_mod/alu/modulomod/out1__0_carry_i_16_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.153 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry_i_11/CO[3]
                         net (fo=1, routed)           0.001    35.154    init/autoTest/test_mod/alu/modulomod/out1__0_carry_i_11_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.268 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    35.268    init/autoTest/test_mod/alu/modulomod/out1__0_carry_i_9_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.425 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry_i_8/CO[1]
                         net (fo=45, routed)          1.194    36.619    init/autoTest/test_mod/alu/modulomod/B[3]
    SLICE_X51Y48         LUT6 (Prop_lut6_I5_O)        0.329    36.948 r  init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_26/O
                         net (fo=1, routed)           0.331    37.278    init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_26_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    37.798 r  init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    37.798    init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_12_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.915 r  init/autoTest/test_mod/alu/modulomod/out2__495_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.915    init/autoTest/test_mod/alu/modulomod/out2__495_carry__0_i_10_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.032 r  init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_30/CO[3]
                         net (fo=1, routed)           0.001    38.033    init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_30_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.150 r  init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    38.150    init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_22_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.307 r  init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_9/CO[1]
                         net (fo=42, routed)          1.847    40.154    init/autoTest/test_mod/alu/modulomod/B[2]
    SLICE_X48Y45         LUT6 (Prop_lut6_I5_O)        0.332    40.486 r  init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_13/O
                         net (fo=1, routed)           0.471    40.957    init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_13_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    41.477 r  init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.477    init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_2_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.594 r  init/autoTest/test_mod/alu/modulomod/out2__495_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.594    init/autoTest/test_mod/alu/modulomod/out2__495_carry__0_i_5_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.711 r  init/autoTest/test_mod/alu/modulomod/out2__495_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.711    init/autoTest/test_mod/alu/modulomod/out2__495_carry__1_i_5_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.828 r  init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    41.828    init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_8_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.985 r  init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_1/CO[1]
                         net (fo=45, routed)          1.319    43.304    init/autoTest/test_mod/alu/modulomod/B[1]
    SLICE_X56Y45         LUT6 (Prop_lut6_I5_O)        0.332    43.636 r  init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_3/O
                         net (fo=1, routed)           1.038    44.674    init/autoTest/test_mod/alu/modulomod/out2__495_carry_i_3_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    45.295 r  init/autoTest/test_mod/alu/modulomod/out2__495_carry/CO[3]
                         net (fo=1, routed)           0.000    45.295    init/autoTest/test_mod/alu/modulomod/out2__495_carry_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.412 r  init/autoTest/test_mod/alu/modulomod/out2__495_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.412    init/autoTest/test_mod/alu/modulomod/out2__495_carry__0_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.529 r  init/autoTest/test_mod/alu/modulomod/out2__495_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.529    init/autoTest/test_mod/alu/modulomod/out2__495_carry__1_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.646 r  init/autoTest/test_mod/alu/modulomod/out2__495_carry__2/CO[3]
                         net (fo=1, routed)           0.000    45.646    init/autoTest/test_mod/alu/modulomod/out2__495_carry__2_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    45.900 r  init/autoTest/test_mod/alu/modulomod/out2__495_carry__3/CO[0]
                         net (fo=10, routed)          1.226    47.126    init/autoTest/test_mod/alu/modulomod/B[0]
    SLICE_X54Y50         LUT6 (Prop_lut6_I0_O)        0.367    47.493 r  init/autoTest/test_mod/alu/modulomod/out1__0_carry_i_7/O
                         net (fo=1, routed)           0.000    47.493    init/autoTest/test_mod/alu/modulomod/out1__0_carry_i_7_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    47.745 f  init/autoTest/test_mod/alu/modulomod/out1__0_carry/O[0]
                         net (fo=2, routed)           1.057    48.802    init/autoTest/test_mod/alu/modulomod/out1[0]
    SLICE_X59Y50         LUT1 (Prop_lut1_I0_O)        0.295    49.097 r  init/autoTest/test_mod/alu/modulomod/FSM_sequential_M_state_q[1]_i_20__3/O
                         net (fo=1, routed)           0.567    49.664    init/autoTest/test_mod/alu/modulomod/FSM_sequential_M_state_q[1]_i_20__3_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.602    50.266 r  init/autoTest/test_mod/alu/modulomod/FSM_sequential_M_state_q_reg[1]_i_13/O[2]
                         net (fo=2, routed)           1.038    51.305    init/autoTest/test_mod/alu_n_2
    SLICE_X58Y50         LUT5 (Prop_lut5_I4_O)        0.301    51.606 r  init/autoTest/test_mod/FSM_sequential_M_state_q[1]_i_14__3/O
                         net (fo=1, routed)           0.000    51.606    init/autoTest/test_mod/alu/modulomod/S[1]
    SLICE_X58Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    52.007 r  init/autoTest/test_mod/alu/modulomod/FSM_sequential_M_state_q_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    52.007    init/autoTest/test_mod/alu/modulomod/FSM_sequential_M_state_q_reg[1]_i_6_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.121 r  init/autoTest/test_mod/alu/modulomod/FSM_sequential_M_state_q_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    52.121    init/autoTest/test_mod/alu/modulomod/FSM_sequential_M_state_q_reg[1]_i_9_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.235 r  init/autoTest/test_mod/alu/modulomod/FSM_sequential_M_state_q_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.235    init/autoTest/test_mod/alu/modulomod/FSM_sequential_M_state_q_reg[1]_i_10_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    52.474 r  init/autoTest/test_mod/alu/modulomod/FSM_sequential_M_state_q_reg[1]_i_18__0/O[2]
                         net (fo=1, routed)           0.802    53.275    init/autoTest/test_mod/alu/modulomod/out00_out[14]
    SLICE_X59Y52         LUT4 (Prop_lut4_I1_O)        0.302    53.577 r  init/autoTest/test_mod/alu/modulomod/FSM_sequential_M_state_q[1]_i_19__3/O
                         net (fo=1, routed)           0.473    54.050    init/autoTest/test_mod/alu/modulomod/FSM_sequential_M_state_q[1]_i_19__3_n_0
    SLICE_X59Y52         LUT5 (Prop_lut5_I4_O)        0.124    54.174 r  init/autoTest/test_mod/alu/modulomod/FSM_sequential_M_state_q[1]_i_12__3/O
                         net (fo=1, routed)           0.290    54.464    init/autoTest/test_mod/alu/modulomod/FSM_sequential_M_state_q[1]_i_12__3_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I5_O)        0.124    54.588 r  init/autoTest/test_mod/alu/modulomod/FSM_sequential_M_state_q[1]_i_5__3/O
                         net (fo=2, routed)           0.659    55.248    init/autoTest/test_mod/alu/modulomod/FSM_sequential_M_state_q[1]_i_5__3_n_0
    SLICE_X59Y50         LUT4 (Prop_lut4_I0_O)        0.124    55.372 r  init/autoTest/test_mod/alu/modulomod/FSM_sequential_M_state_q[1]_i_2__3/O
                         net (fo=2, routed)           0.796    56.168    init/autoTest/test_mod/alu/modulomod/FSM_sequential_M_state_q[1]_i_2__3_n_0
    SLICE_X60Y50         LUT6 (Prop_lut6_I2_O)        0.124    56.292 r  init/autoTest/test_mod/alu/modulomod/FSM_sequential_M_state_q[1]_i_1__4/O
                         net (fo=1, routed)           0.000    56.292    init/autoTest/test_mod/alu_n_0
    SLICE_X60Y50         FDRE                                         r  init/autoTest/test_mod/FSM_sequential_M_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 init/autoTest/test_m/M_testNum_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            init/autoTest/test_m/FSM_sequential_M_state_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.533ns  (logic 5.179ns (41.324%)  route 7.354ns (58.676%))
  Logic Levels:           8  (DSP48E1=1 FDRE=1 LUT4=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE                         0.000     0.000 r  init/autoTest/test_m/M_testNum_q_reg[3]/C
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  init/autoTest/test_m/M_testNum_q_reg[3]/Q
                         net (fo=17, routed)          1.574     1.993    init/autoTest/test_m/alu/multipliermod/out0_0[3]
    SLICE_X54Y32         LUT6 (Prop_lut6_I2_O)        0.299     2.292 r  init/autoTest/test_m/alu/multipliermod/out0_i_8__0/O
                         net (fo=14, routed)          0.869     3.161    init/autoTest/test_m/alu/multipliermod/M_alu_a[15]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[3]_P[9])
                                                      3.841     7.002 r  init/autoTest/test_m/alu/multipliermod/out0/P[9]
                         net (fo=3, routed)           1.038     8.039    init/autoTest/test_m/alu/multipliermod/out0_n_96
    SLICE_X54Y32         LUT4 (Prop_lut4_I3_O)        0.124     8.163 r  init/autoTest/test_m/alu/multipliermod/FSM_sequential_M_state_q[1]_i_20__2/O
                         net (fo=5, routed)           1.247     9.411    init/autoTest/test_m/alu/multipliermod/FSM_sequential_M_state_q[1]_i_20__2_n_0
    SLICE_X57Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.535 r  init/autoTest/test_m/alu/multipliermod/FSM_sequential_M_state_q[1]_i_16__2/O
                         net (fo=2, routed)           0.817    10.352    init/autoTest/test_m/alu/multipliermod/FSM_sequential_M_state_q[1]_i_16__2_n_0
    SLICE_X57Y32         LUT6 (Prop_lut6_I2_O)        0.124    10.476 r  init/autoTest/test_m/alu/multipliermod/FSM_sequential_M_state_q[1]_i_12__2/O
                         net (fo=1, routed)           1.193    11.669    init/autoTest/test_m/alu/multipliermod/FSM_sequential_M_state_q[1]_i_12__2_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.124    11.793 r  init/autoTest/test_m/alu/multipliermod/FSM_sequential_M_state_q[1]_i_4__2/O
                         net (fo=2, routed)           0.616    12.409    init/autoTest/test_m/alu/multipliermod/FSM_sequential_M_state_q[1]_i_4__2_n_0
    SLICE_X58Y32         LUT6 (Prop_lut6_I4_O)        0.124    12.533 r  init/autoTest/test_m/alu/multipliermod/FSM_sequential_M_state_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000    12.533    init/autoTest/test_m/alu_n_1
    SLICE_X58Y32         FDRE                                         r  init/autoTest/test_m/FSM_sequential_M_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 init/autoTest/test_m/M_testNum_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            init/autoTest/test_m/FSM_sequential_M_state_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.226ns  (logic 5.179ns (42.361%)  route 7.047ns (57.639%))
  Logic Levels:           8  (DSP48E1=1 FDRE=1 LUT4=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE                         0.000     0.000 r  init/autoTest/test_m/M_testNum_q_reg[3]/C
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  init/autoTest/test_m/M_testNum_q_reg[3]/Q
                         net (fo=17, routed)          1.574     1.993    init/autoTest/test_m/alu/multipliermod/out0_0[3]
    SLICE_X54Y32         LUT6 (Prop_lut6_I2_O)        0.299     2.292 r  init/autoTest/test_m/alu/multipliermod/out0_i_8__0/O
                         net (fo=14, routed)          0.869     3.161    init/autoTest/test_m/alu/multipliermod/M_alu_a[15]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[3]_P[9])
                                                      3.841     7.002 r  init/autoTest/test_m/alu/multipliermod/out0/P[9]
                         net (fo=3, routed)           1.038     8.039    init/autoTest/test_m/alu/multipliermod/out0_n_96
    SLICE_X54Y32         LUT4 (Prop_lut4_I3_O)        0.124     8.163 r  init/autoTest/test_m/alu/multipliermod/FSM_sequential_M_state_q[1]_i_20__2/O
                         net (fo=5, routed)           1.247     9.411    init/autoTest/test_m/alu/multipliermod/FSM_sequential_M_state_q[1]_i_20__2_n_0
    SLICE_X57Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.535 r  init/autoTest/test_m/alu/multipliermod/FSM_sequential_M_state_q[1]_i_16__2/O
                         net (fo=2, routed)           0.817    10.352    init/autoTest/test_m/alu/multipliermod/FSM_sequential_M_state_q[1]_i_16__2_n_0
    SLICE_X57Y32         LUT6 (Prop_lut6_I2_O)        0.124    10.476 r  init/autoTest/test_m/alu/multipliermod/FSM_sequential_M_state_q[1]_i_12__2/O
                         net (fo=1, routed)           1.193    11.669    init/autoTest/test_m/alu/multipliermod/FSM_sequential_M_state_q[1]_i_12__2_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.124    11.793 r  init/autoTest/test_m/alu/multipliermod/FSM_sequential_M_state_q[1]_i_4__2/O
                         net (fo=2, routed)           0.309    12.102    init/autoTest/test_m/alu/multipliermod/FSM_sequential_M_state_q[1]_i_4__2_n_0
    SLICE_X58Y32         LUT6 (Prop_lut6_I4_O)        0.124    12.226 r  init/autoTest/test_m/alu/multipliermod/FSM_sequential_M_state_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    12.226    init/autoTest/test_m/alu_n_0
    SLICE_X58Y32         FDRE                                         r  init/autoTest/test_m/FSM_sequential_M_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 init/autoTest/test_shift/M_counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            init/autoTest/test_shift/FSM_sequential_M_state_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.964ns  (logic 4.512ns (37.714%)  route 7.452ns (62.286%))
  Logic Levels:           13  (CARRY4=5 FDRE=1 LUT2=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE                         0.000     0.000 r  init/autoTest/test_shift/M_counter_q_reg[0]/C
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  init/autoTest/test_shift/M_counter_q_reg[0]/Q
                         net (fo=50, routed)          1.245     1.763    init/autoTest/test_shift/M_counter_q_reg[0]
    SLICE_X64Y58         LUT2 (Prop_lut2_I0_O)        0.152     1.915 r  init/autoTest/test_shift/FSM_sequential_M_state_q[1]_i_97/O
                         net (fo=1, routed)           0.633     2.548    init/autoTest/test_shift/FSM_sequential_M_state_q[1]_i_97_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I0_O)        0.348     2.896 r  init/autoTest/test_shift/FSM_sequential_M_state_q[1]_i_64/O
                         net (fo=1, routed)           0.585     3.481    init/autoTest/test_shift/FSM_sequential_M_state_q[1]_i_64_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     4.114 r  init/autoTest/test_shift/FSM_sequential_M_state_q_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.114    init/autoTest/test_shift/FSM_sequential_M_state_q_reg[1]_i_22_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.342 r  init/autoTest/test_shift/FSM_sequential_M_state_q_reg[1]_i_31__0/CO[2]
                         net (fo=9, routed)           0.382     4.724    init/autoTest/test_shift/FSM_sequential_M_state_q_reg[1]_i_31__0_n_1
    SLICE_X60Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     5.508 r  init/autoTest/test_shift/FSM_sequential_M_state_q_reg[1]_i_51/CO[3]
                         net (fo=7, routed)           0.862     6.370    init/autoTest/test_shift/FSM_sequential_M_state_q_reg[1]_i_51_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.950 r  init/autoTest/test_shift/FSM_sequential_M_state_q_reg[1]_i_85/CO[3]
                         net (fo=1, routed)           0.000     6.950    init/autoTest/test_shift/FSM_sequential_M_state_q_reg[1]_i_85_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.172 r  init/autoTest/test_shift/FSM_sequential_M_state_q_reg[1]_i_45/O[0]
                         net (fo=3, routed)           1.004     8.175    init/autoTest/test_shift/FSM_sequential_M_state_q_reg[1]_i_45_n_7
    SLICE_X60Y60         LUT5 (Prop_lut5_I1_O)        0.327     8.502 r  init/autoTest/test_shift/FSM_sequential_M_state_q[1]_i_74/O
                         net (fo=2, routed)           0.685     9.187    init/autoTest/test_shift/FSM_sequential_M_state_q[1]_i_74_n_0
    SLICE_X64Y60         LUT6 (Prop_lut6_I5_O)        0.348     9.535 r  init/autoTest/test_shift/FSM_sequential_M_state_q[1]_i_44__0/O
                         net (fo=1, routed)           0.733    10.268    init/autoTest/test_shift/FSM_sequential_M_state_q[1]_i_44__0_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.124    10.392 r  init/autoTest/test_shift/FSM_sequential_M_state_q[1]_i_12__0/O
                         net (fo=1, routed)           0.645    11.038    init/autoTest/test_shift/FSM_sequential_M_state_q[1]_i_12__0_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I1_O)        0.124    11.162 r  init/autoTest/test_shift/FSM_sequential_M_state_q[1]_i_3__0/O
                         net (fo=2, routed)           0.678    11.840    init/autoTest/test_shift/FSM_sequential_M_state_q[1]_i_3__0_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I2_O)        0.124    11.964 r  init/autoTest/test_shift/FSM_sequential_M_state_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000    11.964    init/autoTest/test_shift/FSM_sequential_M_state_q[0]_i_1__1_n_0
    SLICE_X63Y59         FDRE                                         r  init/autoTest/test_shift/FSM_sequential_M_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 init/autoTest/test_shift/M_counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            init/autoTest/test_shift/FSM_sequential_M_state_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.962ns  (logic 4.512ns (37.721%)  route 7.450ns (62.279%))
  Logic Levels:           13  (CARRY4=5 FDRE=1 LUT2=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE                         0.000     0.000 r  init/autoTest/test_shift/M_counter_q_reg[0]/C
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  init/autoTest/test_shift/M_counter_q_reg[0]/Q
                         net (fo=50, routed)          1.245     1.763    init/autoTest/test_shift/M_counter_q_reg[0]
    SLICE_X64Y58         LUT2 (Prop_lut2_I0_O)        0.152     1.915 r  init/autoTest/test_shift/FSM_sequential_M_state_q[1]_i_97/O
                         net (fo=1, routed)           0.633     2.548    init/autoTest/test_shift/FSM_sequential_M_state_q[1]_i_97_n_0
    SLICE_X63Y58         LUT6 (Prop_lut6_I0_O)        0.348     2.896 r  init/autoTest/test_shift/FSM_sequential_M_state_q[1]_i_64/O
                         net (fo=1, routed)           0.585     3.481    init/autoTest/test_shift/FSM_sequential_M_state_q[1]_i_64_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     4.114 r  init/autoTest/test_shift/FSM_sequential_M_state_q_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.114    init/autoTest/test_shift/FSM_sequential_M_state_q_reg[1]_i_22_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.342 r  init/autoTest/test_shift/FSM_sequential_M_state_q_reg[1]_i_31__0/CO[2]
                         net (fo=9, routed)           0.382     4.724    init/autoTest/test_shift/FSM_sequential_M_state_q_reg[1]_i_31__0_n_1
    SLICE_X60Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     5.508 r  init/autoTest/test_shift/FSM_sequential_M_state_q_reg[1]_i_51/CO[3]
                         net (fo=7, routed)           0.862     6.370    init/autoTest/test_shift/FSM_sequential_M_state_q_reg[1]_i_51_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.950 r  init/autoTest/test_shift/FSM_sequential_M_state_q_reg[1]_i_85/CO[3]
                         net (fo=1, routed)           0.000     6.950    init/autoTest/test_shift/FSM_sequential_M_state_q_reg[1]_i_85_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.172 r  init/autoTest/test_shift/FSM_sequential_M_state_q_reg[1]_i_45/O[0]
                         net (fo=3, routed)           1.004     8.175    init/autoTest/test_shift/FSM_sequential_M_state_q_reg[1]_i_45_n_7
    SLICE_X60Y60         LUT5 (Prop_lut5_I1_O)        0.327     8.502 r  init/autoTest/test_shift/FSM_sequential_M_state_q[1]_i_74/O
                         net (fo=2, routed)           0.685     9.187    init/autoTest/test_shift/FSM_sequential_M_state_q[1]_i_74_n_0
    SLICE_X64Y60         LUT6 (Prop_lut6_I5_O)        0.348     9.535 r  init/autoTest/test_shift/FSM_sequential_M_state_q[1]_i_44__0/O
                         net (fo=1, routed)           0.733    10.268    init/autoTest/test_shift/FSM_sequential_M_state_q[1]_i_44__0_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.124    10.392 r  init/autoTest/test_shift/FSM_sequential_M_state_q[1]_i_12__0/O
                         net (fo=1, routed)           0.645    11.038    init/autoTest/test_shift/FSM_sequential_M_state_q[1]_i_12__0_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I1_O)        0.124    11.162 r  init/autoTest/test_shift/FSM_sequential_M_state_q[1]_i_3__0/O
                         net (fo=2, routed)           0.676    11.838    init/autoTest/test_shift/FSM_sequential_M_state_q[1]_i_3__0_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I2_O)        0.124    11.962 r  init/autoTest/test_shift/FSM_sequential_M_state_q[1]_i_1__1/O
                         net (fo=1, routed)           0.000    11.962    init/autoTest/test_shift/FSM_sequential_M_state_q[1]_i_1__1_n_0
    SLICE_X63Y59         FDRE                                         r  init/autoTest/test_shift/FSM_sequential_M_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 init/autoTest/test_add/M_register_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            init/autoTest/test_add/FSM_sequential_M_state_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.592ns  (logic 2.922ns (34.009%)  route 5.670ns (65.991%))
  Logic Levels:           11  (CARRY4=4 FDRE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDRE                         0.000     0.000 r  init/autoTest/test_add/M_register_q_reg[3]/C
    SLICE_X61Y36         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  init/autoTest/test_add/M_register_q_reg[3]/Q
                         net (fo=41, routed)          1.458     1.877    init/autoTest/test_add/M_register_q_reg[3]
    SLICE_X62Y35         LUT6 (Prop_lut6_I2_O)        0.296     2.173 r  init/autoTest/test_add/FSM_sequential_M_state_q[1]_i_38__1/O
                         net (fo=1, routed)           0.669     2.843    init/autoTest/test_add/M_alu_alufn
    SLICE_X60Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.619     3.462 r  init/autoTest/test_add/FSM_sequential_M_state_q_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     3.462    init/autoTest/test_add/FSM_sequential_M_state_q_reg[1]_i_18_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.579 r  init/autoTest/test_add/FSM_sequential_M_state_q_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.579    init/autoTest/test_add/FSM_sequential_M_state_q_reg[1]_i_7_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.696 r  init/autoTest/test_add/FSM_sequential_M_state_q_reg[1]_i_45__0/CO[3]
                         net (fo=1, routed)           0.000     3.696    init/autoTest/test_add/FSM_sequential_M_state_q_reg[1]_i_45__0_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.011 r  init/autoTest/test_add/FSM_sequential_M_state_q_reg[1]_i_31__1/O[3]
                         net (fo=2, routed)           0.804     4.815    init/autoTest/test_add/M_alu_n
    SLICE_X61Y36         LUT4 (Prop_lut4_I1_O)        0.307     5.122 r  init/autoTest/test_add/FSM_sequential_M_state_q[0]_i_16/O
                         net (fo=1, routed)           0.544     5.666    init/autoTest/test_add/FSM_sequential_M_state_q[0]_i_16_n_0
    SLICE_X61Y37         LUT5 (Prop_lut5_I4_O)        0.124     5.790 r  init/autoTest/test_add/FSM_sequential_M_state_q[0]_i_8/O
                         net (fo=2, routed)           0.815     6.604    init/autoTest/test_add/FSM_sequential_M_state_q[0]_i_8_n_0
    SLICE_X59Y36         LUT3 (Prop_lut3_I2_O)        0.152     6.756 r  init/autoTest/test_add/FSM_sequential_M_state_q[1]_i_17__1/O
                         net (fo=2, routed)           0.557     7.314    init/autoTest/test_add/FSM_sequential_M_state_q[1]_i_17__1_n_0
    SLICE_X59Y35         LUT6 (Prop_lut6_I3_O)        0.332     7.646 r  init/autoTest/test_add/FSM_sequential_M_state_q[1]_i_6__0/O
                         net (fo=2, routed)           0.822     8.468    init/autoTest/test_add/FSM_sequential_M_state_q[1]_i_6__0_n_0
    SLICE_X59Y37         LUT5 (Prop_lut5_I3_O)        0.124     8.592 r  init/autoTest/test_add/FSM_sequential_M_state_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     8.592    init/autoTest/test_add/FSM_sequential_M_state_q[0]_i_1__2_n_0
    SLICE_X59Y37         FDRE                                         r  init/autoTest/test_add/FSM_sequential_M_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 init/autoTest/test_add/M_register_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            init/autoTest/test_add/FSM_sequential_M_state_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.579ns  (logic 2.922ns (34.060%)  route 5.657ns (65.940%))
  Logic Levels:           11  (CARRY4=4 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDRE                         0.000     0.000 r  init/autoTest/test_add/M_register_q_reg[3]/C
    SLICE_X61Y36         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  init/autoTest/test_add/M_register_q_reg[3]/Q
                         net (fo=41, routed)          1.458     1.877    init/autoTest/test_add/M_register_q_reg[3]
    SLICE_X62Y35         LUT6 (Prop_lut6_I2_O)        0.296     2.173 r  init/autoTest/test_add/FSM_sequential_M_state_q[1]_i_38__1/O
                         net (fo=1, routed)           0.669     2.843    init/autoTest/test_add/M_alu_alufn
    SLICE_X60Y35         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.619     3.462 r  init/autoTest/test_add/FSM_sequential_M_state_q_reg[1]_i_18/CO[3]
                         net (fo=1, routed)           0.000     3.462    init/autoTest/test_add/FSM_sequential_M_state_q_reg[1]_i_18_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.579 r  init/autoTest/test_add/FSM_sequential_M_state_q_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.579    init/autoTest/test_add/FSM_sequential_M_state_q_reg[1]_i_7_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.696 r  init/autoTest/test_add/FSM_sequential_M_state_q_reg[1]_i_45__0/CO[3]
                         net (fo=1, routed)           0.000     3.696    init/autoTest/test_add/FSM_sequential_M_state_q_reg[1]_i_45__0_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.011 r  init/autoTest/test_add/FSM_sequential_M_state_q_reg[1]_i_31__1/O[3]
                         net (fo=2, routed)           0.804     4.815    init/autoTest/test_add/M_alu_n
    SLICE_X61Y36         LUT4 (Prop_lut4_I1_O)        0.307     5.122 r  init/autoTest/test_add/FSM_sequential_M_state_q[0]_i_16/O
                         net (fo=1, routed)           0.544     5.666    init/autoTest/test_add/FSM_sequential_M_state_q[0]_i_16_n_0
    SLICE_X61Y37         LUT5 (Prop_lut5_I4_O)        0.124     5.790 r  init/autoTest/test_add/FSM_sequential_M_state_q[0]_i_8/O
                         net (fo=2, routed)           0.815     6.604    init/autoTest/test_add/FSM_sequential_M_state_q[0]_i_8_n_0
    SLICE_X59Y36         LUT3 (Prop_lut3_I2_O)        0.152     6.756 r  init/autoTest/test_add/FSM_sequential_M_state_q[1]_i_17__1/O
                         net (fo=2, routed)           0.795     7.552    init/autoTest/test_add/FSM_sequential_M_state_q[1]_i_17__1_n_0
    SLICE_X59Y35         LUT6 (Prop_lut6_I5_O)        0.332     7.884 r  init/autoTest/test_add/FSM_sequential_M_state_q[1]_i_4__1/O
                         net (fo=1, routed)           0.571     8.455    init/autoTest/test_add/FSM_sequential_M_state_q[1]_i_4__1_n_0
    SLICE_X59Y36         LUT6 (Prop_lut6_I2_O)        0.124     8.579 r  init/autoTest/test_add/FSM_sequential_M_state_q[1]_i_1__2/O
                         net (fo=1, routed)           0.000     8.579    init/autoTest/test_add/FSM_sequential_M_state_q[1]_i_1__2_n_0
    SLICE_X59Y36         FDRE                                         r  init/autoTest/test_add/FSM_sequential_M_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 init/autoTest/test_com/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            init/autoTest/test_com/FSM_sequential_M_state_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.453%)  route 0.156ns (45.547%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE                         0.000     0.000 r  init/autoTest/test_com/FSM_sequential_M_state_q_reg[1]/C
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  init/autoTest/test_com/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=10, routed)          0.156     0.297    init/autoTest/test_com/alu/multipliermod/M_state_q_0[1]
    SLICE_X47Y45         LUT6 (Prop_lut6_I5_O)        0.045     0.342 r  init/autoTest/test_com/alu/multipliermod/FSM_sequential_M_state_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.342    init/autoTest/test_com/alu_n_32
    SLICE_X47Y45         FDRE                                         r  init/autoTest/test_com/FSM_sequential_M_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 init/autoTest/test_bool/M_counter_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            init/autoTest/test_bool/M_counter_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.212ns (58.231%)  route 0.152ns (41.770%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE                         0.000     0.000 r  init/autoTest/test_bool/M_counter_q_reg[2]/C
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  init/autoTest/test_bool/M_counter_q_reg[2]/Q
                         net (fo=5, routed)           0.152     0.316    init/autoTest/test_bool/M_counter_q_reg[2]
    SLICE_X64Y51         LUT4 (Prop_lut4_I0_O)        0.048     0.364 r  init/autoTest/test_bool/M_counter_q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.364    init/autoTest/test_bool/M_counter_d[3]
    SLICE_X64Y51         FDRE                                         r  init/autoTest/test_bool/M_counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 init/autoTest/test_com/M_testCaseNum_q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            init/autoTest/test_com/M_testCaseNum_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE                         0.000     0.000 r  init/autoTest/test_com/M_testCaseNum_q_reg[4]/C
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  init/autoTest/test_com/M_testCaseNum_q_reg[4]/Q
                         net (fo=59, routed)          0.185     0.326    init/autoTest/test_com/M_testCaseNum_q_reg[4]
    SLICE_X48Y45         LUT5 (Prop_lut5_I2_O)        0.042     0.368 r  init/autoTest/test_com/M_testCaseNum_q[4]_i_1/O
                         net (fo=1, routed)           0.000     0.368    init/autoTest/test_com/M_testCaseNum_d[4]
    SLICE_X48Y45         FDRE                                         r  init/autoTest/test_com/M_testCaseNum_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 init/autoTest/test_m/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            init/autoTest/test_m/FSM_sequential_M_state_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.186ns (49.709%)  route 0.188ns (50.291%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE                         0.000     0.000 r  init/autoTest/test_m/FSM_sequential_M_state_q_reg[0]/C
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  init/autoTest/test_m/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=15, routed)          0.188     0.329    init/autoTest/test_m/alu/multipliermod/M_state_q_0[0]
    SLICE_X58Y32         LUT6 (Prop_lut6_I3_O)        0.045     0.374 r  init/autoTest/test_m/alu/multipliermod/FSM_sequential_M_state_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000     0.374    init/autoTest/test_m/alu_n_0
    SLICE_X58Y32         FDRE                                         r  init/autoTest/test_m/FSM_sequential_M_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 init/autoTest/test_shift/M_counter_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            init/autoTest/test_shift/M_counter_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.183ns (48.895%)  route 0.191ns (51.105%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE                         0.000     0.000 r  init/autoTest/test_shift/M_counter_q_reg[3]/C
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  init/autoTest/test_shift/M_counter_q_reg[3]/Q
                         net (fo=45, routed)          0.191     0.332    init/autoTest/test_shift/M_counter_q_reg[3]
    SLICE_X61Y59         LUT4 (Prop_lut4_I3_O)        0.042     0.374 r  init/autoTest/test_shift/M_counter_q[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.374    init/autoTest/test_shift/p_0_in[3]
    SLICE_X61Y59         FDRE                                         r  init/autoTest/test_shift/M_counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 init/autoTest/test_com/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            init/autoTest/test_com/FSM_sequential_M_state_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.186ns (49.615%)  route 0.189ns (50.385%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE                         0.000     0.000 r  init/autoTest/test_com/FSM_sequential_M_state_q_reg[0]/C
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  init/autoTest/test_com/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=10, routed)          0.189     0.330    init/autoTest/test_com/alu/multipliermod/M_state_q_0[0]
    SLICE_X47Y45         LUT6 (Prop_lut6_I5_O)        0.045     0.375 r  init/autoTest/test_com/alu/multipliermod/FSM_sequential_M_state_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.375    init/autoTest/test_com/alu_n_33
    SLICE_X47Y45         FDRE                                         r  init/autoTest/test_com/FSM_sequential_M_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 init/autoTest/test_mod/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            init/autoTest/test_mod/FSM_sequential_M_state_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.209ns (54.627%)  route 0.174ns (45.373%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE                         0.000     0.000 r  init/autoTest/test_mod/FSM_sequential_M_state_q_reg[1]/C
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  init/autoTest/test_mod/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=61, routed)          0.174     0.338    init/autoTest/test_mod/alu/modulomod/FSM_sequential_M_state_q_reg[1]_0
    SLICE_X60Y50         LUT6 (Prop_lut6_I5_O)        0.045     0.383 r  init/autoTest/test_mod/alu/modulomod/FSM_sequential_M_state_q[1]_i_1__4/O
                         net (fo=1, routed)           0.000     0.383    init/autoTest/test_mod/alu_n_0
    SLICE_X60Y50         FDRE                                         r  init/autoTest/test_mod/FSM_sequential_M_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 init/autoTest/test_bool/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            init/autoTest/test_bool/FSM_sequential_M_state_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE                         0.000     0.000 r  init/autoTest/test_bool/FSM_sequential_M_state_q_reg[1]/C
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  init/autoTest/test_bool/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=5, routed)           0.175     0.339    init/autoTest/test_bool/M_state_q[1]
    SLICE_X64Y50         LUT4 (Prop_lut4_I2_O)        0.045     0.384 r  init/autoTest/test_bool/FSM_sequential_M_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.384    init/autoTest/test_bool/FSM_sequential_M_state_q[1]_i_1_n_0
    SLICE_X64Y50         FDRE                                         r  init/autoTest/test_bool/FSM_sequential_M_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 init/autoTest/test_m/M_testNum_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            init/autoTest/test_m/M_testNum_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.183ns (47.201%)  route 0.205ns (52.799%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y32         FDRE                         0.000     0.000 r  init/autoTest/test_m/M_testNum_q_reg[0]/C
    SLICE_X57Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  init/autoTest/test_m/M_testNum_q_reg[0]/Q
                         net (fo=22, routed)          0.205     0.346    init/autoTest/test_m/M_testNum_q_reg[0]
    SLICE_X57Y32         LUT1 (Prop_lut1_I0_O)        0.042     0.388 r  init/autoTest/test_m/M_testNum_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.388    init/autoTest/test_m/M_testNum_q[0]_i_1_n_0
    SLICE_X57Y32         FDRE                                         r  init/autoTest/test_m/M_testNum_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 init/autoTest/test_shift/M_counter_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            init/autoTest/test_shift/M_counter_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.183ns (47.201%)  route 0.205ns (52.799%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE                         0.000     0.000 r  init/autoTest/test_shift/M_counter_q_reg[1]/C
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  init/autoTest/test_shift/M_counter_q_reg[1]/Q
                         net (fo=49, routed)          0.205     0.346    init/autoTest/test_shift/M_counter_q_reg[1]
    SLICE_X63Y58         LUT2 (Prop_lut2_I1_O)        0.042     0.388 r  init/autoTest/test_shift/M_counter_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.388    init/autoTest/test_shift/M_counter_q[1]_i_1__0_n_0
    SLICE_X63Y58         FDRE                                         r  init/autoTest/test_shift/M_counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            81 Endpoints
Min Delay            81 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 init/autoTest/FSM_onehot_M_testState_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.063ns  (logic 4.899ns (34.835%)  route 9.164ns (65.165%))
  Logic Levels:           5  (LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.626     5.210    init/autoTest/clk_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  init/autoTest/FSM_onehot_M_testState_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.419     5.629 r  init/autoTest/FSM_onehot_M_testState_q_reg[4]/Q
                         net (fo=28, routed)          1.287     6.916    init/autoTest/FSM_onehot_M_testState_q_reg[4]_0[0]
    SLICE_X63Y48         LUT6 (Prop_lut6_I4_O)        0.299     7.215 r  init/autoTest/io_seg_OBUF[6]_inst_i_6/O
                         net (fo=2, routed)           0.959     8.174    init/autoTest/io_seg_OBUF[6]_inst_i_6_n_0
    SLICE_X59Y47         LUT3 (Prop_lut3_I0_O)        0.152     8.326 r  init/autoTest/io_seg_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           0.449     8.775    init/autoTest/io_seg_OBUF[6]_inst_i_8_n_0
    SLICE_X59Y47         LUT6 (Prop_lut6_I5_O)        0.326     9.101 r  init/autoTest/io_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.562    10.663    init/autoTest/io_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.787 r  init/autoTest/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.907    15.694    io_seg_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.579    19.273 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.273    io_seg[3]
    R6                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 init/autoTest/FSM_onehot_M_testState_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.058ns  (logic 5.129ns (36.483%)  route 8.929ns (63.517%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.626     5.210    init/autoTest/clk_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  init/autoTest/FSM_onehot_M_testState_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.419     5.629 r  init/autoTest/FSM_onehot_M_testState_q_reg[4]/Q
                         net (fo=28, routed)          1.287     6.916    init/autoTest/FSM_onehot_M_testState_q_reg[4]_0[0]
    SLICE_X63Y48         LUT6 (Prop_lut6_I4_O)        0.299     7.215 r  init/autoTest/io_seg_OBUF[6]_inst_i_6/O
                         net (fo=2, routed)           0.959     8.174    init/autoTest/io_seg_OBUF[6]_inst_i_6_n_0
    SLICE_X59Y47         LUT3 (Prop_lut3_I0_O)        0.152     8.326 r  init/autoTest/io_seg_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           0.822     9.148    init/autoTest/io_seg_OBUF[6]_inst_i_8_n_0
    SLICE_X60Y47         LUT6 (Prop_lut6_I5_O)        0.326     9.474 r  init/autoTest/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.468    10.942    init/autoTest/io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X55Y44         LUT5 (Prop_lut5_I1_O)        0.152    11.094 r  init/autoTest/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.393    15.487    io_seg_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.781    19.268 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    19.268    io_seg[4]
    R7                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 init/autoTest/FSM_onehot_M_testState_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.978ns  (logic 4.889ns (34.974%)  route 9.089ns (65.026%))
  Logic Levels:           5  (LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.626     5.210    init/autoTest/clk_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  init/autoTest/FSM_onehot_M_testState_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.419     5.629 r  init/autoTest/FSM_onehot_M_testState_q_reg[4]/Q
                         net (fo=28, routed)          1.287     6.916    init/autoTest/FSM_onehot_M_testState_q_reg[4]_0[0]
    SLICE_X63Y48         LUT6 (Prop_lut6_I4_O)        0.299     7.215 r  init/autoTest/io_seg_OBUF[6]_inst_i_6/O
                         net (fo=2, routed)           0.959     8.174    init/autoTest/io_seg_OBUF[6]_inst_i_6_n_0
    SLICE_X59Y47         LUT3 (Prop_lut3_I0_O)        0.152     8.326 r  init/autoTest/io_seg_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           0.822     9.148    init/autoTest/io_seg_OBUF[6]_inst_i_8_n_0
    SLICE_X60Y47         LUT6 (Prop_lut6_I5_O)        0.326     9.474 r  init/autoTest/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.358    10.832    init/autoTest/io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.956 r  init/autoTest/io_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.663    15.619    io_seg_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.569    19.188 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    19.188    io_seg[6]
    T8                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 init/autoTest/FSM_onehot_M_testState_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.923ns  (logic 4.888ns (35.106%)  route 9.035ns (64.894%))
  Logic Levels:           5  (LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.626     5.210    init/autoTest/clk_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  init/autoTest/FSM_onehot_M_testState_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.419     5.629 r  init/autoTest/FSM_onehot_M_testState_q_reg[4]/Q
                         net (fo=28, routed)          1.287     6.916    init/autoTest/FSM_onehot_M_testState_q_reg[4]_0[0]
    SLICE_X63Y48         LUT6 (Prop_lut6_I4_O)        0.299     7.215 r  init/autoTest/io_seg_OBUF[6]_inst_i_6/O
                         net (fo=2, routed)           0.959     8.174    init/autoTest/io_seg_OBUF[6]_inst_i_6_n_0
    SLICE_X59Y47         LUT3 (Prop_lut3_I0_O)        0.152     8.326 r  init/autoTest/io_seg_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           0.814     9.140    init/autoTest/io_seg_OBUF[6]_inst_i_8_n_0
    SLICE_X60Y47         LUT6 (Prop_lut6_I5_O)        0.326     9.466 r  init/autoTest/io_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.150    10.616    init/autoTest/io_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X59Y53         LUT6 (Prop_lut6_I2_O)        0.124    10.740 r  init/autoTest/io_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.825    15.565    io_seg_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    19.133 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.133    io_seg[0]
    T5                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 init/autoTest/FSM_onehot_M_testState_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.853ns  (logic 4.884ns (35.256%)  route 8.969ns (64.744%))
  Logic Levels:           5  (LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.626     5.210    init/autoTest/clk_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  init/autoTest/FSM_onehot_M_testState_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.419     5.629 r  init/autoTest/FSM_onehot_M_testState_q_reg[4]/Q
                         net (fo=28, routed)          1.287     6.916    init/autoTest/FSM_onehot_M_testState_q_reg[4]_0[0]
    SLICE_X63Y48         LUT6 (Prop_lut6_I4_O)        0.299     7.215 r  init/autoTest/io_seg_OBUF[6]_inst_i_6/O
                         net (fo=2, routed)           0.959     8.174    init/autoTest/io_seg_OBUF[6]_inst_i_6_n_0
    SLICE_X59Y47         LUT3 (Prop_lut3_I0_O)        0.152     8.326 r  init/autoTest/io_seg_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           0.814     9.140    init/autoTest/io_seg_OBUF[6]_inst_i_8_n_0
    SLICE_X60Y47         LUT6 (Prop_lut6_I5_O)        0.326     9.466 r  init/autoTest/io_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.130    10.597    init/autoTest/io_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X59Y53         LUT6 (Prop_lut6_I1_O)        0.124    10.721 r  init/autoTest/io_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.778    15.499    io_seg_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.564    19.063 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.063    io_seg[1]
    R5                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 init/autoTest/FSM_onehot_M_testState_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.757ns  (logic 4.888ns (35.532%)  route 8.869ns (64.468%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.626     5.210    init/autoTest/clk_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  init/autoTest/FSM_onehot_M_testState_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.419     5.629 f  init/autoTest/FSM_onehot_M_testState_q_reg[4]/Q
                         net (fo=28, routed)          1.287     6.916    init/autoTest/FSM_onehot_M_testState_q_reg[4]_0[0]
    SLICE_X63Y48         LUT6 (Prop_lut6_I4_O)        0.299     7.215 f  init/autoTest/io_seg_OBUF[6]_inst_i_6/O
                         net (fo=2, routed)           0.959     8.174    init/autoTest/io_seg_OBUF[6]_inst_i_6_n_0
    SLICE_X59Y47         LUT3 (Prop_lut3_I0_O)        0.152     8.326 f  init/autoTest/io_seg_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           0.822     9.148    init/autoTest/io_seg_OBUF[6]_inst_i_8_n_0
    SLICE_X60Y47         LUT6 (Prop_lut6_I5_O)        0.326     9.474 f  init/autoTest/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.468    10.942    init/autoTest/io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X55Y44         LUT5 (Prop_lut5_I1_O)        0.124    11.066 r  init/autoTest/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.332    15.399    io_seg_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    18.967 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.967    io_seg[2]
    T9                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 init/autoTest/FSM_onehot_M_testState_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.175ns  (logic 4.891ns (37.124%)  route 8.284ns (62.876%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.626     5.210    init/autoTest/clk_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  init/autoTest/FSM_onehot_M_testState_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.419     5.629 r  init/autoTest/FSM_onehot_M_testState_q_reg[4]/Q
                         net (fo=28, routed)          1.287     6.916    init/autoTest/FSM_onehot_M_testState_q_reg[4]_0[0]
    SLICE_X63Y48         LUT6 (Prop_lut6_I4_O)        0.299     7.215 r  init/autoTest/io_seg_OBUF[6]_inst_i_6/O
                         net (fo=2, routed)           0.959     8.174    init/autoTest/io_seg_OBUF[6]_inst_i_6_n_0
    SLICE_X59Y47         LUT3 (Prop_lut3_I0_O)        0.152     8.326 r  init/autoTest/io_seg_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           0.814     9.140    init/autoTest/io_seg_OBUF[6]_inst_i_8_n_0
    SLICE_X60Y47         LUT6 (Prop_lut6_I5_O)        0.326     9.466 r  init/autoTest/io_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.878    10.344    init/autoTest/io_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X55Y44         LUT5 (Prop_lut5_I2_O)        0.124    10.468 r  init/autoTest/io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.345    14.814    io_seg_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.571    18.385 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.385    io_seg[5]
    T7                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 init/autoTest/FSM_onehot_M_testState_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init/autoTest/test_shift/FSM_sequential_M_state_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.928ns  (logic 4.821ns (37.292%)  route 8.107ns (62.708%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.626     5.210    init/autoTest/clk_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  init/autoTest/FSM_onehot_M_testState_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.419     5.629 r  init/autoTest/FSM_onehot_M_testState_q_reg[4]/Q
                         net (fo=28, routed)          1.753     7.382    init/autoTest/test_shift/Q[1]
    SLICE_X63Y61         LUT3 (Prop_lut3_I0_O)        0.327     7.709 f  init/autoTest/test_shift/FSM_sequential_M_state_q[1]_i_96/O
                         net (fo=25, routed)          0.856     8.565    init/autoTest/test_shift/FSM_sequential_M_state_q[1]_i_96_n_0
    SLICE_X63Y59         LUT5 (Prop_lut5_I3_O)        0.355     8.920 r  init/autoTest/test_shift/FSM_sequential_M_state_q[1]_i_68/O
                         net (fo=1, routed)           0.509     9.429    init/autoTest/test_shift/FSM_sequential_M_state_q[1]_i_68_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.859    10.288 r  init/autoTest/test_shift/FSM_sequential_M_state_q_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.288    init/autoTest/test_shift/FSM_sequential_M_state_q_reg[1]_i_22_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.516 r  init/autoTest/test_shift/FSM_sequential_M_state_q_reg[1]_i_31__0/CO[2]
                         net (fo=9, routed)           0.382    10.898    init/autoTest/test_shift/FSM_sequential_M_state_q_reg[1]_i_31__0_n_1
    SLICE_X60Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    11.682 r  init/autoTest/test_shift/FSM_sequential_M_state_q_reg[1]_i_51/CO[3]
                         net (fo=7, routed)           0.862    12.544    init/autoTest/test_shift/FSM_sequential_M_state_q_reg[1]_i_51_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.124 r  init/autoTest/test_shift/FSM_sequential_M_state_q_reg[1]_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.124    init/autoTest/test_shift/FSM_sequential_M_state_q_reg[1]_i_85_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.346 r  init/autoTest/test_shift/FSM_sequential_M_state_q_reg[1]_i_45/O[0]
                         net (fo=3, routed)           1.004    14.349    init/autoTest/test_shift/FSM_sequential_M_state_q_reg[1]_i_45_n_7
    SLICE_X60Y60         LUT5 (Prop_lut5_I1_O)        0.327    14.676 r  init/autoTest/test_shift/FSM_sequential_M_state_q[1]_i_74/O
                         net (fo=2, routed)           0.685    15.361    init/autoTest/test_shift/FSM_sequential_M_state_q[1]_i_74_n_0
    SLICE_X64Y60         LUT6 (Prop_lut6_I5_O)        0.348    15.709 r  init/autoTest/test_shift/FSM_sequential_M_state_q[1]_i_44__0/O
                         net (fo=1, routed)           0.733    16.442    init/autoTest/test_shift/FSM_sequential_M_state_q[1]_i_44__0_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.124    16.566 r  init/autoTest/test_shift/FSM_sequential_M_state_q[1]_i_12__0/O
                         net (fo=1, routed)           0.645    17.212    init/autoTest/test_shift/FSM_sequential_M_state_q[1]_i_12__0_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I1_O)        0.124    17.336 r  init/autoTest/test_shift/FSM_sequential_M_state_q[1]_i_3__0/O
                         net (fo=2, routed)           0.678    18.014    init/autoTest/test_shift/FSM_sequential_M_state_q[1]_i_3__0_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I2_O)        0.124    18.138 r  init/autoTest/test_shift/FSM_sequential_M_state_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000    18.138    init/autoTest/test_shift/FSM_sequential_M_state_q[0]_i_1__1_n_0
    SLICE_X63Y59         FDRE                                         r  init/autoTest/test_shift/FSM_sequential_M_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 init/autoTest/FSM_onehot_M_testState_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init/autoTest/test_shift/FSM_sequential_M_state_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.926ns  (logic 4.821ns (37.298%)  route 8.105ns (62.702%))
  Logic Levels:           12  (CARRY4=5 LUT3=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.626     5.210    init/autoTest/clk_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  init/autoTest/FSM_onehot_M_testState_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.419     5.629 r  init/autoTest/FSM_onehot_M_testState_q_reg[4]/Q
                         net (fo=28, routed)          1.753     7.382    init/autoTest/test_shift/Q[1]
    SLICE_X63Y61         LUT3 (Prop_lut3_I0_O)        0.327     7.709 f  init/autoTest/test_shift/FSM_sequential_M_state_q[1]_i_96/O
                         net (fo=25, routed)          0.856     8.565    init/autoTest/test_shift/FSM_sequential_M_state_q[1]_i_96_n_0
    SLICE_X63Y59         LUT5 (Prop_lut5_I3_O)        0.355     8.920 r  init/autoTest/test_shift/FSM_sequential_M_state_q[1]_i_68/O
                         net (fo=1, routed)           0.509     9.429    init/autoTest/test_shift/FSM_sequential_M_state_q[1]_i_68_n_0
    SLICE_X62Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.859    10.288 r  init/autoTest/test_shift/FSM_sequential_M_state_q_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.288    init/autoTest/test_shift/FSM_sequential_M_state_q_reg[1]_i_22_n_0
    SLICE_X62Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.516 r  init/autoTest/test_shift/FSM_sequential_M_state_q_reg[1]_i_31__0/CO[2]
                         net (fo=9, routed)           0.382    10.898    init/autoTest/test_shift/FSM_sequential_M_state_q_reg[1]_i_31__0_n_1
    SLICE_X60Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    11.682 r  init/autoTest/test_shift/FSM_sequential_M_state_q_reg[1]_i_51/CO[3]
                         net (fo=7, routed)           0.862    12.544    init/autoTest/test_shift/FSM_sequential_M_state_q_reg[1]_i_51_n_0
    SLICE_X59Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.124 r  init/autoTest/test_shift/FSM_sequential_M_state_q_reg[1]_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.124    init/autoTest/test_shift/FSM_sequential_M_state_q_reg[1]_i_85_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.346 r  init/autoTest/test_shift/FSM_sequential_M_state_q_reg[1]_i_45/O[0]
                         net (fo=3, routed)           1.004    14.349    init/autoTest/test_shift/FSM_sequential_M_state_q_reg[1]_i_45_n_7
    SLICE_X60Y60         LUT5 (Prop_lut5_I1_O)        0.327    14.676 r  init/autoTest/test_shift/FSM_sequential_M_state_q[1]_i_74/O
                         net (fo=2, routed)           0.685    15.361    init/autoTest/test_shift/FSM_sequential_M_state_q[1]_i_74_n_0
    SLICE_X64Y60         LUT6 (Prop_lut6_I5_O)        0.348    15.709 r  init/autoTest/test_shift/FSM_sequential_M_state_q[1]_i_44__0/O
                         net (fo=1, routed)           0.733    16.442    init/autoTest/test_shift/FSM_sequential_M_state_q[1]_i_44__0_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.124    16.566 r  init/autoTest/test_shift/FSM_sequential_M_state_q[1]_i_12__0/O
                         net (fo=1, routed)           0.645    17.212    init/autoTest/test_shift/FSM_sequential_M_state_q[1]_i_12__0_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I1_O)        0.124    17.336 r  init/autoTest/test_shift/FSM_sequential_M_state_q[1]_i_3__0/O
                         net (fo=2, routed)           0.676    18.012    init/autoTest/test_shift/FSM_sequential_M_state_q[1]_i_3__0_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I2_O)        0.124    18.136 r  init/autoTest/test_shift/FSM_sequential_M_state_q[1]_i_1__1/O
                         net (fo=1, routed)           0.000    18.136    init/autoTest/test_shift/FSM_sequential_M_state_q[1]_i_1__1_n_0
    SLICE_X63Y59         FDRE                                         r  init/autoTest/test_shift/FSM_sequential_M_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 init/M_modeSelector_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.876ns  (logic 4.398ns (40.436%)  route 6.478ns (59.564%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.555     5.139    init/clk_IBUF_BUFG
    SLICE_X55Y62         FDRE                                         r  init/M_modeSelector_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  init/M_modeSelector_q_reg/Q
                         net (fo=38, routed)          2.499     8.094    init/seg/ctr/M_modeSelector_q
    SLICE_X54Y44         LUT3 (Prop_lut3_I0_O)        0.152     8.246 r  init/seg/ctr/io_sel_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.979    12.225    io_sel_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         3.790    16.015 r  io_sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.015    io_sel[2]
    N9                                                                r  io_sel[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init/autoTest/test_mod/M_register_q_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.164ns (38.697%)  route 0.260ns (61.303%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.566     1.510    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y45         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y45         FDSE (Prop_fdse_C_Q)         0.164     1.674 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=228, routed)         0.260     1.933    init/autoTest/test_mod/M_ctr_q_reg[0][0]
    SLICE_X56Y46         FDRE                                         r  init/autoTest/test_mod/M_register_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init/autoTest/test_mod/M_register_q_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.164ns (38.697%)  route 0.260ns (61.303%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.566     1.510    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y45         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y45         FDSE (Prop_fdse_C_Q)         0.164     1.674 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=228, routed)         0.260     1.933    init/autoTest/test_mod/M_ctr_q_reg[0][0]
    SLICE_X56Y46         FDRE                                         r  init/autoTest/test_mod/M_register_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init/autoTest/test_com/M_testCaseNum_q_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.164ns (38.665%)  route 0.260ns (61.335%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.566     1.510    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y45         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y45         FDSE (Prop_fdse_C_Q)         0.164     1.674 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=228, routed)         0.260     1.934    init/autoTest/test_com/Q[0]
    SLICE_X48Y45         FDRE                                         r  init/autoTest/test_com/M_testCaseNum_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 init/autoTest/FSM_onehot_M_testState_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init/autoTest/test_shift/M_counter_q_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.128ns (27.174%)  route 0.343ns (72.826%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.593     1.537    init/autoTest/clk_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  init/autoTest/FSM_onehot_M_testState_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.128     1.665 r  init/autoTest/FSM_onehot_M_testState_q_reg[4]/Q
                         net (fo=28, routed)          0.343     2.008    init/autoTest/test_shift/Q[1]
    SLICE_X61Y59         FDRE                                         r  init/autoTest/test_shift/M_counter_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 init/autoTest/FSM_onehot_M_testState_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init/autoTest/test_shift/M_counter_q_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.496ns  (logic 0.128ns (25.788%)  route 0.368ns (74.212%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.593     1.537    init/autoTest/clk_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  init/autoTest/FSM_onehot_M_testState_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.128     1.665 r  init/autoTest/FSM_onehot_M_testState_q_reg[4]/Q
                         net (fo=28, routed)          0.368     2.033    init/autoTest/test_shift/Q[1]
    SLICE_X63Y58         FDRE                                         r  init/autoTest/test_shift/M_counter_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init/autoTest/test_com/M_testCaseNum_q_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.547ns  (logic 0.164ns (29.991%)  route 0.383ns (70.009%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.566     1.510    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y45         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y45         FDSE (Prop_fdse_C_Q)         0.164     1.674 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=228, routed)         0.383     2.057    init/autoTest/test_com/Q[0]
    SLICE_X46Y46         FDRE                                         r  init/autoTest/test_com/M_testCaseNum_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init/autoTest/test_com/M_testCaseNum_q_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.547ns  (logic 0.164ns (29.991%)  route 0.383ns (70.009%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.566     1.510    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y45         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y45         FDSE (Prop_fdse_C_Q)         0.164     1.674 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=228, routed)         0.383     2.057    init/autoTest/test_com/Q[0]
    SLICE_X46Y46         FDRE                                         r  init/autoTest/test_com/M_testCaseNum_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init/autoTest/test_com/M_testCaseNum_q_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.547ns  (logic 0.164ns (29.991%)  route 0.383ns (70.009%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.566     1.510    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y45         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y45         FDSE (Prop_fdse_C_Q)         0.164     1.674 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=228, routed)         0.383     2.057    init/autoTest/test_com/Q[0]
    SLICE_X46Y46         FDRE                                         r  init/autoTest/test_com/M_testCaseNum_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init/autoTest/test_com/M_testCaseNum_q_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.547ns  (logic 0.164ns (29.991%)  route 0.383ns (70.009%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.566     1.510    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y45         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y45         FDSE (Prop_fdse_C_Q)         0.164     1.674 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=228, routed)         0.383     2.057    init/autoTest/test_com/Q[0]
    SLICE_X46Y46         FDRE                                         r  init/autoTest/test_com/M_testCaseNum_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 init/autoTest/FSM_onehot_M_testState_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init/autoTest/test_shift/M_counter_q_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.550ns  (logic 0.128ns (23.256%)  route 0.422ns (76.744%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.593     1.537    init/autoTest/clk_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  init/autoTest/FSM_onehot_M_testState_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.128     1.665 r  init/autoTest/FSM_onehot_M_testState_q_reg[4]/Q
                         net (fo=28, routed)          0.422     2.087    init/autoTest/test_shift/Q[1]
    SLICE_X63Y60         FDRE                                         r  init/autoTest/test_shift/M_counter_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay           127 Endpoints
Min Delay           127 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            init/aluunitM/M_result_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.282ns  (logic 3.462ns (33.674%)  route 6.820ns (66.326%))
  Logic Levels:           12  (CARRY4=4 IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[16]_inst/O
                         net (fo=65, routed)          2.653     4.140    init/aluunitM/aluunit/io_dip_IBUF[16]
    SLICE_X54Y59         LUT3 (Prop_lut3_I1_O)        0.124     4.264 r  init/aluunitM/aluunit/k0_carry_i_1/O
                         net (fo=1, routed)           0.000     4.264    init/aluunitM/aluunit/k0_carry_i_1_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.640 r  init/aluunitM/aluunit/k0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.640    init/aluunitM/aluunit/k0_carry_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.757 r  init/aluunitM/aluunit/k0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.757    init/aluunitM/aluunit/k0_carry__0_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.874 r  init/aluunitM/aluunit/k0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.874    init/aluunitM/aluunit/k0_carry__1_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.189 r  init/aluunitM/aluunit/k0_carry__2/O[3]
                         net (fo=5, routed)           0.809     5.997    init/aluunitM/aluunit/M_aluunit_n
    SLICE_X55Y63         LUT4 (Prop_lut4_I2_O)        0.307     6.304 r  init/aluunitM/aluunit/M_zout_q_i_5/O
                         net (fo=1, routed)           0.263     6.567    init/aluunitM/aluunit/M_zout_q_i_5_n_0
    SLICE_X55Y63         LUT5 (Prop_lut5_I4_O)        0.124     6.691 r  init/aluunitM/aluunit/M_zout_q_i_4/O
                         net (fo=1, routed)           0.852     7.543    init/aluunitM/aluunit/M_zout_q_i_4_n_0
    SLICE_X54Y65         LUT6 (Prop_lut6_I5_O)        0.124     7.667 r  init/aluunitM/aluunit/M_zout_q_i_2/O
                         net (fo=2, routed)           0.678     8.345    init/aluunitM/aluunit/z1
    SLICE_X54Y63         LUT6 (Prop_lut6_I3_O)        0.124     8.469 f  init/aluunitM/aluunit/M_result_q[0]_i_3__0/O
                         net (fo=1, routed)           0.923     9.392    init/aluunitM/aluunit/multipliermod/M_result_q_reg[0]
    SLICE_X54Y66         LUT6 (Prop_lut6_I5_O)        0.124     9.516 r  init/aluunitM/aluunit/multipliermod/M_result_q[0]_i_2__0_comp/O
                         net (fo=1, routed)           0.642    10.158    init/aluunitM/aluunit/multipliermod/M_result_q[0]_i_2__0_n_0
    SLICE_X57Y66         LUT6 (Prop_lut6_I3_O)        0.124    10.282 r  init/aluunitM/aluunit/multipliermod/M_result_q[0]_i_1__0_comp_1/O
                         net (fo=1, routed)           0.000    10.282    init/aluunitM/aluunit_n_35
    SLICE_X57Y66         FDRE                                         r  init/aluunitM/M_result_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.436     4.840    init/aluunitM/clk_IBUF_BUFG
    SLICE_X57Y66         FDRE                                         r  init/aluunitM/M_result_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            init/aluunitM/M_result_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.142ns  (logic 2.215ns (24.231%)  route 6.927ns (75.769%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[16]_inst/O
                         net (fo=65, routed)          3.727     5.213    init/aluunitM/io_dip_IBUF[16]
    SLICE_X49Y55         LUT2 (Prop_lut2_I0_O)        0.154     5.367 f  init/aluunitM/M_result_q[13]_i_8/O
                         net (fo=12, routed)          1.403     6.770    init/aluunitM/M_result_q[13]_i_8_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I4_O)        0.327     7.097 f  init/aluunitM/M_result_q[7]_i_2/O
                         net (fo=1, routed)           1.208     8.304    init/aluunitM/aluunit/multipliermod/M_shiftmod_out[7]
    SLICE_X55Y67         LUT6 (Prop_lut6_I5_O)        0.124     8.428 r  init/aluunitM/aluunit/multipliermod/M_result_q[7]_i_3_comp_1/O
                         net (fo=1, routed)           0.590     9.018    init/aluunitM/aluunit/multipliermod/k[7]_repN
    SLICE_X54Y66         LUT5 (Prop_lut5_I4_O)        0.124     9.142 r  init/aluunitM/aluunit/multipliermod/M_result_q[7]_i_1_comp/O
                         net (fo=1, routed)           0.000     9.142    init/aluunitM/aluunit_n_28
    SLICE_X54Y66         FDRE                                         r  init/aluunitM/M_result_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.435     4.839    init/aluunitM/clk_IBUF_BUFG
    SLICE_X54Y66         FDRE                                         r  init/aluunitM/M_result_q_reg[7]/C

Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            init/aluunitM/M_result_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.072ns  (logic 1.982ns (21.851%)  route 7.090ns (78.149%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=2)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 f  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 f  io_dip_IBUF[16]_inst/O
                         net (fo=65, routed)          4.490     5.976    init/aluunitM/io_dip_IBUF[16]
    SLICE_X47Y58         LUT5 (Prop_lut5_I4_O)        0.124     6.100 f  init/aluunitM/M_result_q[2]_i_5/O
                         net (fo=1, routed)           0.892     6.992    init/aluunitM/M_result_q[2]_i_5_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I0_O)        0.124     7.116 f  init/aluunitM/M_result_q[2]_i_2/O
                         net (fo=1, routed)           0.715     7.831    init/aluunitM/aluunit/multipliermod/M_shiftmod_out[2]
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.955 r  init/aluunitM/aluunit/multipliermod/M_result_q[2]_i_3_comp_1/O
                         net (fo=1, routed)           0.993     8.948    init/aluunitM/aluunit/multipliermod/k[2]_repN
    SLICE_X55Y64         LUT5 (Prop_lut5_I4_O)        0.124     9.072 r  init/aluunitM/aluunit/multipliermod/M_result_q[2]_i_1_comp/O
                         net (fo=1, routed)           0.000     9.072    init/aluunitM/aluunit_n_33
    SLICE_X55Y64         FDRE                                         r  init/aluunitM/M_result_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.437     4.841    init/aluunitM/clk_IBUF_BUFG
    SLICE_X55Y64         FDRE                                         r  init/aluunitM/M_result_q_reg[2]/C

Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            init/aluunitM/M_result_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.063ns  (logic 1.982ns (21.872%)  route 7.081ns (78.128%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=2)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 f  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 f  io_dip_IBUF[16]_inst/O
                         net (fo=65, routed)          4.421     5.907    init/aluunitM/io_dip_IBUF[16]
    SLICE_X47Y57         LUT5 (Prop_lut5_I4_O)        0.124     6.031 f  init/aluunitM/M_result_q[3]_i_5/O
                         net (fo=1, routed)           0.525     6.556    init/aluunitM/M_result_q[3]_i_5_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I0_O)        0.124     6.680 f  init/aluunitM/M_result_q[3]_i_2/O
                         net (fo=1, routed)           0.967     7.647    init/aluunitM/aluunit/multipliermod/M_shiftmod_out[3]
    SLICE_X50Y62         LUT6 (Prop_lut6_I5_O)        0.124     7.771 r  init/aluunitM/aluunit/multipliermod/M_result_q[3]_i_3_comp_1/O
                         net (fo=1, routed)           1.168     8.939    init/aluunitM/aluunit/multipliermod/k[3]_repN
    SLICE_X55Y66         LUT5 (Prop_lut5_I4_O)        0.124     9.063 r  init/aluunitM/aluunit/multipliermod/M_result_q[3]_i_1_comp/O
                         net (fo=1, routed)           0.000     9.063    init/aluunitM/aluunit_n_32
    SLICE_X55Y66         FDRE                                         r  init/aluunitM/M_result_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.435     4.839    init/aluunitM/clk_IBUF_BUFG
    SLICE_X55Y66         FDRE                                         r  init/aluunitM/M_result_q_reg[3]/C

Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            init/aluunitM/M_result_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.944ns  (logic 2.215ns (24.770%)  route 6.728ns (75.230%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[16]_inst/O
                         net (fo=65, routed)          3.727     5.213    init/aluunitM/io_dip_IBUF[16]
    SLICE_X49Y55         LUT2 (Prop_lut2_I0_O)        0.154     5.367 f  init/aluunitM/M_result_q[13]_i_8/O
                         net (fo=12, routed)          1.297     6.664    init/aluunitM/M_result_q[13]_i_8_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I4_O)        0.327     6.991 f  init/aluunitM/M_result_q[5]_i_2/O
                         net (fo=1, routed)           1.210     8.201    init/aluunitM/aluunit/multipliermod/M_shiftmod_out[5]
    SLICE_X54Y65         LUT6 (Prop_lut6_I5_O)        0.124     8.325 r  init/aluunitM/aluunit/multipliermod/M_result_q[5]_i_3_comp_1/O
                         net (fo=1, routed)           0.495     8.820    init/aluunitM/aluunit/multipliermod/k[5]_repN
    SLICE_X55Y65         LUT5 (Prop_lut5_I4_O)        0.124     8.944 r  init/aluunitM/aluunit/multipliermod/M_result_q[5]_i_1_comp/O
                         net (fo=1, routed)           0.000     8.944    init/aluunitM/aluunit_n_30
    SLICE_X55Y65         FDRE                                         r  init/aluunitM/M_result_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.436     4.840    init/aluunitM/clk_IBUF_BUFG
    SLICE_X55Y65         FDRE                                         r  init/aluunitM/M_result_q_reg[5]/C

Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            init/aluunitM/M_result_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.922ns  (logic 1.982ns (22.217%)  route 6.940ns (77.783%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[16]_inst/O
                         net (fo=65, routed)          3.706     5.193    init/aluunitM/io_dip_IBUF[16]
    SLICE_X49Y56         LUT6 (Prop_lut6_I4_O)        0.124     5.317 f  init/aluunitM/M_result_q[6]_i_7/O
                         net (fo=1, routed)           0.984     6.301    init/aluunitM/M_result_q[6]_i_7_n_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124     6.425 f  init/aluunitM/M_result_q[6]_i_2/O
                         net (fo=1, routed)           1.033     7.458    init/aluunitM/aluunit/multipliermod/M_shiftmod_out[6]
    SLICE_X50Y58         LUT6 (Prop_lut6_I5_O)        0.124     7.582 r  init/aluunitM/aluunit/multipliermod/M_result_q[6]_i_3_comp_1/O
                         net (fo=1, routed)           1.217     8.798    init/aluunitM/aluunit/multipliermod/k[6]_repN
    SLICE_X57Y68         LUT5 (Prop_lut5_I4_O)        0.124     8.922 r  init/aluunitM/aluunit/multipliermod/M_result_q[6]_i_1_comp/O
                         net (fo=1, routed)           0.000     8.922    init/aluunitM/aluunit_n_29
    SLICE_X57Y68         FDRE                                         r  init/aluunitM/M_result_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.433     4.837    init/aluunitM/clk_IBUF_BUFG
    SLICE_X57Y68         FDRE                                         r  init/aluunitM/M_result_q_reg[6]/C

Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            init/aluunitM/M_result_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.862ns  (logic 2.215ns (24.999%)  route 6.646ns (75.001%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[16]_inst/O
                         net (fo=65, routed)          3.727     5.213    init/aluunitM/io_dip_IBUF[16]
    SLICE_X49Y55         LUT2 (Prop_lut2_I0_O)        0.154     5.367 f  init/aluunitM/M_result_q[13]_i_8/O
                         net (fo=12, routed)          1.317     6.684    init/aluunitM/M_result_q[13]_i_8_n_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I4_O)        0.327     7.011 f  init/aluunitM/M_result_q[12]_i_2/O
                         net (fo=1, routed)           0.814     7.825    init/aluunitM/aluunit/multipliermod/M_shiftmod_out[12]
    SLICE_X51Y66         LUT6 (Prop_lut6_I5_O)        0.124     7.949 r  init/aluunitM/aluunit/multipliermod/M_result_q[12]_i_3_comp_1/O
                         net (fo=1, routed)           0.788     8.738    init/aluunitM/aluunit/multipliermod/k[12]_repN
    SLICE_X53Y66         LUT5 (Prop_lut5_I4_O)        0.124     8.862 r  init/aluunitM/aluunit/multipliermod/M_result_q[12]_i_1_comp/O
                         net (fo=1, routed)           0.000     8.862    init/aluunitM/aluunit_n_23
    SLICE_X53Y66         FDRE                                         r  init/aluunitM/M_result_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.435     4.839    init/aluunitM/clk_IBUF_BUFG
    SLICE_X53Y66         FDRE                                         r  init/aluunitM/M_result_q_reg[12]/C

Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            init/aluunitM/M_result_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.808ns  (logic 2.215ns (25.151%)  route 6.593ns (74.849%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[16]_inst/O
                         net (fo=65, routed)          3.727     5.213    init/aluunitM/io_dip_IBUF[16]
    SLICE_X49Y55         LUT2 (Prop_lut2_I0_O)        0.154     5.367 f  init/aluunitM/M_result_q[13]_i_8/O
                         net (fo=12, routed)          0.879     6.246    init/aluunitM/M_result_q[13]_i_8_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I4_O)        0.327     6.573 f  init/aluunitM/M_result_q[8]_i_2/O
                         net (fo=1, routed)           1.028     7.601    init/aluunitM/aluunit/multipliermod/M_shiftmod_out[8]
    SLICE_X53Y68         LUT6 (Prop_lut6_I5_O)        0.124     7.725 r  init/aluunitM/aluunit/multipliermod/M_result_q[8]_i_3_comp_1/O
                         net (fo=1, routed)           0.959     8.684    init/aluunitM/aluunit/multipliermod/k[8]_repN
    SLICE_X54Y67         LUT5 (Prop_lut5_I4_O)        0.124     8.808 r  init/aluunitM/aluunit/multipliermod/M_result_q[8]_i_1_comp/O
                         net (fo=1, routed)           0.000     8.808    init/aluunitM/aluunit_n_27
    SLICE_X54Y67         FDRE                                         r  init/aluunitM/M_result_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.434     4.838    init/aluunitM/clk_IBUF_BUFG
    SLICE_X54Y67         FDRE                                         r  init/aluunitM/M_result_q_reg[8]/C

Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            init/aluunitM/M_result_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.622ns  (logic 2.215ns (25.694%)  route 6.407ns (74.306%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[16]_inst/O
                         net (fo=65, routed)          3.727     5.213    init/aluunitM/io_dip_IBUF[16]
    SLICE_X49Y55         LUT2 (Prop_lut2_I0_O)        0.154     5.367 f  init/aluunitM/M_result_q[13]_i_8/O
                         net (fo=12, routed)          1.220     6.587    init/aluunitM/M_result_q[13]_i_8_n_0
    SLICE_X48Y55         LUT6 (Prop_lut6_I4_O)        0.327     6.914 f  init/aluunitM/M_result_q[4]_i_2/O
                         net (fo=1, routed)           0.803     7.717    init/aluunitM/aluunit/multipliermod/M_shiftmod_out[4]
    SLICE_X53Y67         LUT6 (Prop_lut6_I5_O)        0.124     7.841 r  init/aluunitM/aluunit/multipliermod/M_result_q[4]_i_3_comp_1/O
                         net (fo=1, routed)           0.657     8.498    init/aluunitM/aluunit/multipliermod/k[4]_repN
    SLICE_X55Y67         LUT5 (Prop_lut5_I4_O)        0.124     8.622 r  init/aluunitM/aluunit/multipliermod/M_result_q[4]_i_1_comp/O
                         net (fo=1, routed)           0.000     8.622    init/aluunitM/aluunit_n_31
    SLICE_X55Y67         FDRE                                         r  init/aluunitM/M_result_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.434     4.838    init/aluunitM/clk_IBUF_BUFG
    SLICE_X55Y67         FDRE                                         r  init/aluunitM/M_result_q_reg[4]/C

Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            init/aluunitM/M_result_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.532ns  (logic 2.215ns (25.964%)  route 6.317ns (74.036%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[16]_inst/O
                         net (fo=65, routed)          3.727     5.213    init/aluunitM/io_dip_IBUF[16]
    SLICE_X49Y55         LUT2 (Prop_lut2_I0_O)        0.154     5.367 f  init/aluunitM/M_result_q[13]_i_8/O
                         net (fo=12, routed)          0.972     6.339    init/aluunitM/M_result_q[13]_i_8_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I4_O)        0.327     6.666 f  init/aluunitM/M_result_q[10]_i_2/O
                         net (fo=1, routed)           0.653     7.318    init/aluunitM/aluunit/multipliermod/M_shiftmod_out[10]
    SLICE_X57Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.442 r  init/aluunitM/aluunit/multipliermod/M_result_q[10]_i_3_comp_1/O
                         net (fo=1, routed)           0.966     8.408    init/aluunitM/aluunit/multipliermod/k[10]_repN
    SLICE_X57Y67         LUT5 (Prop_lut5_I4_O)        0.124     8.532 r  init/aluunitM/aluunit/multipliermod/M_result_q[10]_i_1_comp/O
                         net (fo=1, routed)           0.000     8.532    init/aluunitM/aluunit_n_25
    SLICE_X57Y67         FDRE                                         r  init/aluunitM/M_result_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         1.435     4.839    init/aluunitM/clk_IBUF_BUFG
    SLICE_X57Y67         FDRE                                         r  init/aluunitM/M_result_q_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 init/autoTest/test_m/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            init/autoTest/M_result_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.231ns (34.436%)  route 0.440ns (65.564%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE                         0.000     0.000 r  init/autoTest/test_m/FSM_sequential_M_state_q_reg[1]/C
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  init/autoTest/test_m/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=16, routed)          0.381     0.522    init/autoTest/test_m/M_state_q_0[1]
    SLICE_X58Y46         LUT6 (Prop_lut6_I0_O)        0.045     0.567 r  init/autoTest/test_m/M_result_q[0]_i_2/O
                         net (fo=1, routed)           0.059     0.626    init/autoTest/test_m/M_result_q[0]_i_2_n_0
    SLICE_X58Y46         LUT3 (Prop_lut3_I0_O)        0.045     0.671 r  init/autoTest/test_m/M_result_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.671    init/autoTest/M_result_d[0]
    SLICE_X58Y46         FDRE                                         r  init/autoTest/M_result_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.864     2.054    init/autoTest/clk_IBUF_BUFG
    SLICE_X58Y46         FDRE                                         r  init/autoTest/M_result_q_reg[0]/C

Slack:                    inf
  Source:                 init/autoTest/test_m/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            init/autoTest/M_result_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.833ns  (logic 0.231ns (27.724%)  route 0.602ns (72.276%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE                         0.000     0.000 r  init/autoTest/test_m/FSM_sequential_M_state_q_reg[1]/C
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  init/autoTest/test_m/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=16, routed)          0.382     0.523    init/autoTest/test_m/M_state_q_0[1]
    SLICE_X58Y46         LUT6 (Prop_lut6_I0_O)        0.045     0.568 r  init/autoTest/test_m/M_result_q[1]_i_2/O
                         net (fo=1, routed)           0.220     0.788    init/autoTest/test_m/M_result_q[1]_i_2_n_0
    SLICE_X58Y46         LUT3 (Prop_lut3_I0_O)        0.045     0.833 r  init/autoTest/test_m/M_result_q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.833    init/autoTest/M_result_d[1]
    SLICE_X58Y46         FDRE                                         r  init/autoTest/M_result_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.864     2.054    init/autoTest/clk_IBUF_BUFG
    SLICE_X58Y46         FDRE                                         r  init/autoTest/M_result_q_reg[1]/C

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            init/buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.978ns  (logic 0.270ns (27.558%)  route 0.709ns (72.442%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    B7                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  io_button_IBUF[3]_inst/O
                         net (fo=1, routed)           0.709     0.978    init/buttoncond_gen_0[3].buttoncond/sync/io_button_IBUF[0]
    SLICE_X62Y65         FDRE                                         r  init/buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.857     2.047    init/buttoncond_gen_0[3].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X62Y65         FDRE                                         r  init/buttoncond_gen_0[3].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            init/buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.995ns  (logic 0.260ns (26.122%)  route 0.735ns (73.878%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.735     0.995    init/buttoncond_gen_0[0].buttoncond/sync/io_button_IBUF[0]
    SLICE_X58Y65         FDRE                                         r  init/buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.855     2.045    init/buttoncond_gen_0[0].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X58Y65         FDRE                                         r  init/buttoncond_gen_0[0].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            init/buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.116ns  (logic 0.257ns (23.001%)  route 0.859ns (76.999%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.859     1.116    init/buttoncond_gen_0[1].buttoncond/sync/io_button_IBUF[0]
    SLICE_X54Y68         FDRE                                         r  init/buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.825     2.015    init/buttoncond_gen_0[1].buttoncond/sync/clk_IBUF_BUFG
    SLICE_X54Y68         FDRE                                         r  init/buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[20]
                            (input port)
  Destination:            init/aluunitM/M_result_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.125ns  (logic 0.333ns (29.591%)  route 0.792ns (70.409%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  io_dip[20] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[20]
    J5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  io_dip_IBUF[20]_inst/O
                         net (fo=34, routed)          0.634     0.877    init/aluunitM/aluunit/multipliermod/io_dip_IBUF[18]
    SLICE_X54Y65         LUT6 (Prop_lut6_I0_O)        0.045     0.922 r  init/aluunitM/aluunit/multipliermod/M_result_q[5]_i_3_comp_1/O
                         net (fo=1, routed)           0.158     1.080    init/aluunitM/aluunit/multipliermod/k[5]_repN
    SLICE_X55Y65         LUT5 (Prop_lut5_I4_O)        0.045     1.125 r  init/aluunitM/aluunit/multipliermod/M_result_q[5]_i_1_comp/O
                         net (fo=1, routed)           0.000     1.125    init/aluunitM/aluunit_n_30
    SLICE_X55Y65         FDRE                                         r  init/aluunitM/M_result_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.828     2.018    init/aluunitM/clk_IBUF_BUFG
    SLICE_X55Y65         FDRE                                         r  init/aluunitM/M_result_q_reg[5]/C

Slack:                    inf
  Source:                 io_dip[4]
                            (input port)
  Destination:            init/aluunitM/aluunit/multipliermod/out0/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.155ns  (logic 0.281ns (24.328%)  route 0.874ns (75.672%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  io_dip_IBUF[4]_inst/O
                         net (fo=1, routed)           0.606     0.841    init/aluunitM/aluunit/multipliermod/io_dip_IBUF[4]
    SLICE_X55Y67         LUT2 (Prop_lut2_I0_O)        0.045     0.886 r  init/aluunitM/aluunit/multipliermod/M_regA_q[4]_i_1/O
                         net (fo=6, routed)           0.268     1.155    init/aluunitM/aluunit/multipliermod/A[4]
    DSP48_X1Y27          DSP48E1                                      r  init/aluunitM/aluunit/multipliermod/out0/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.915     2.105    init/aluunitM/aluunit/multipliermod/clk_IBUF_BUFG
    DSP48_X1Y27          DSP48E1                                      r  init/aluunitM/aluunit/multipliermod/out0/CLK

Slack:                    inf
  Source:                 io_dip[20]
                            (input port)
  Destination:            init/aluunitM/M_result_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.179ns  (logic 0.333ns (28.242%)  route 0.846ns (71.758%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  io_dip[20] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[20]
    J5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  io_dip_IBUF[20]_inst/O
                         net (fo=34, routed)          0.649     0.891    init/aluunitM/aluunit/multipliermod/io_dip_IBUF[18]
    SLICE_X56Y66         LUT5 (Prop_lut5_I0_O)        0.045     0.936 r  init/aluunitM/aluunit/multipliermod/M_result_q[6]_i_3_comp/O
                         net (fo=1, routed)           0.197     1.134    init/aluunitM/aluunit/multipliermod/k[6]
    SLICE_X57Y68         LUT5 (Prop_lut5_I2_O)        0.045     1.179 r  init/aluunitM/aluunit/multipliermod/M_result_q[6]_i_1_comp/O
                         net (fo=1, routed)           0.000     1.179    init/aluunitM/aluunit_n_29
    SLICE_X57Y68         FDRE                                         r  init/aluunitM/M_result_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.825     2.015    init/aluunitM/clk_IBUF_BUFG
    SLICE_X57Y68         FDRE                                         r  init/aluunitM/M_result_q_reg[6]/C

Slack:                    inf
  Source:                 io_dip[21]
                            (input port)
  Destination:            init/aluunitM/M_result_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.188ns  (logic 0.330ns (27.773%)  route 0.858ns (72.227%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  io_dip[21] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[21]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  io_dip_IBUF[21]_inst/O
                         net (fo=34, routed)          0.718     0.958    init/aluunitM/aluunit/multipliermod/io_dip_IBUF[19]
    SLICE_X54Y64         LUT5 (Prop_lut5_I1_O)        0.045     1.003 r  init/aluunitM/aluunit/multipliermod/M_result_q[1]_i_3__0_comp/O
                         net (fo=1, routed)           0.140     1.143    init/aluunitM/aluunit/multipliermod/k[1]
    SLICE_X54Y64         LUT5 (Prop_lut5_I2_O)        0.045     1.188 r  init/aluunitM/aluunit/multipliermod/M_result_q[1]_i_1__0_comp/O
                         net (fo=1, routed)           0.000     1.188    init/aluunitM/aluunit_n_34
    SLICE_X54Y64         FDRE                                         r  init/aluunitM/M_result_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.829     2.019    init/aluunitM/clk_IBUF_BUFG
    SLICE_X54Y64         FDRE                                         r  init/aluunitM/M_result_q_reg[1]/C

Slack:                    inf
  Source:                 io_dip[20]
                            (input port)
  Destination:            init/aluunitM/M_result_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.198ns  (logic 0.333ns (27.788%)  route 0.865ns (72.212%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  io_dip[20] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[20]
    J5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  io_dip_IBUF[20]_inst/O
                         net (fo=34, routed)          0.707     0.949    init/aluunitM/aluunit/multipliermod/io_dip_IBUF[18]
    SLICE_X57Y68         LUT5 (Prop_lut5_I0_O)        0.045     0.994 r  init/aluunitM/aluunit/multipliermod/M_result_q[13]_i_3_comp/O
                         net (fo=1, routed)           0.159     1.153    init/aluunitM/aluunit/multipliermod/k[13]
    SLICE_X57Y68         LUT5 (Prop_lut5_I2_O)        0.045     1.198 r  init/aluunitM/aluunit/multipliermod/M_result_q[13]_i_1_comp/O
                         net (fo=1, routed)           0.000     1.198    init/aluunitM/aluunit_n_22
    SLICE_X57Y68         FDRE                                         r  init/aluunitM/M_result_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=369, routed)         0.825     2.015    init/aluunitM/clk_IBUF_BUFG
    SLICE_X57Y68         FDRE                                         r  init/aluunitM/M_result_q_reg[13]/C





