$date
	Sat Jun 25 01:00:42 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fulladder_tb $end
$var wire 4 ! sum [3:0] $end
$var wire 1 " carry $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 4 % cin [3:0] $end
$var integer 32 & i [31:0] $end
$scope module UUT $end
$var wire 4 ' a [3:0] $end
$var wire 4 ( b [3:0] $end
$var wire 4 ) cin [3:0] $end
$var wire 4 * sum [3:0] $end
$var wire 1 " carry $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
0"
b0 !
$end
#10
1"
b1100 !
b1100 *
b1001 %
b1001 )
b1 $
b1 (
b100 #
b100 '
b1 &
#20
b11 !
b11 *
b1101 %
b1101 )
b1101 $
b1101 (
b11 #
b11 '
b10 &
#30
b110 !
b110 *
b1 %
b1 )
b10 $
b10 (
b101 #
b101 '
b11 &
#40
b1101 %
b1101 )
b110 $
b110 (
b1101 #
b1101 '
b100 &
#50
b1000 !
b1000 *
b1001 %
b1001 )
b1100 $
b1100 (
b101 &
