#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 13;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fe18d71cb30 .scope module, "testbench" "testbench" 2 2;
 .timescale -6 -9;
v0x7fe18d73aaa0_0 .var "clk", 0 0;
v0x7fe18d73ab30_0 .var "en", 0 0;
v0x7fe18d73abc0_0 .net "event_input_new", 0 0, L_0x7fe18d73c860;  1 drivers
v0x7fe18d73ac50_0 .net/s "event_input_x", 63 0, L_0x7fe18d73c730;  1 drivers
v0x7fe18d73ace0_0 .var/s "input_x", 63 0;
v0x7fe18d73adb0_0 .var "new_input", 0 0;
v0x7fe18d73ae40_0 .net "pacingBC", 0 0, L_0x7fe18d73cb20;  1 drivers
v0x7fe18d73aef0_0 .net "pacingD", 0 0, L_0x7fe18d73c9e0;  1 drivers
v0x7fe18d73afa0_0 .var "rst", 0 0;
v0x7fe18d73b0d0_0 .net "slideBC", 0 0, L_0x7fe18d73c940;  1 drivers
v0x7fe18d73b160_0 .net "slideD", 0 0, L_0x7fe18d73ca80;  1 drivers
v0x7fe18d73b1f0_0 .net/s "timer1", 63 0, L_0x7fe18d73c300;  1 drivers
S_0x7fe18d71b690 .scope module, "monitor" "topEntity" 2 40, 3 6 0, S_0x7fe18d71cb30;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 64 "input0_0";
    .port_info 4 /INPUT 1 "input0_1";
    .port_info 5 /OUTPUT 64 "result_0_0_0";
    .port_info 6 /OUTPUT 1 "result_0_0_1";
    .port_info 7 /OUTPUT 1 "result_0_1_0";
    .port_info 8 /OUTPUT 1 "result_0_1_1";
    .port_info 9 /OUTPUT 1 "result_0_2_0";
    .port_info 10 /OUTPUT 1 "result_0_2_1";
    .port_info 11 /OUTPUT 64 "result_1";
L_0x7fe18d73bdc0 .functor BUFZ 64, v0x7fe18d73a330_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x7fe18d73c130 .functor BUFZ 64, v0x7fe18d73a490_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x7fe18d708660_0 .net *"_ivl_10", 1 0, L_0x7fe18d73b670;  1 drivers
v0x7fe18d738f00_0 .net *"_ivl_12", 1 0, L_0x7fe18d73b7b0;  1 drivers
v0x7fe18d738fb0_0 .net *"_ivl_14", 68 0, L_0x7fe18d73b850;  1 drivers
L_0x7fe18e063098 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000011111010000>, C4<0>, C4<0>, C4<0>;
v0x7fe18d739070_0 .net/2s *"_ivl_18", 63 0, L_0x7fe18e063098;  1 drivers
L_0x7fe18e063008 .functor BUFT 1, C4<0000000000000000000000000000000000000000000111101000010010000000>, C4<0>, C4<0>, C4<0>;
v0x7fe18d739120_0 .net/2s *"_ivl_2", 63 0, L_0x7fe18e063008;  1 drivers
L_0x7fe18e0630e0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000011111010000>, C4<0>, C4<0>, C4<0>;
v0x7fe18d739210_0 .net/2s *"_ivl_20", 63 0, L_0x7fe18e0630e0;  1 drivers
v0x7fe18d7392c0_0 .net/s *"_ivl_22", 63 0, L_0x7fe18d73bb50;  1 drivers
L_0x7fe18e063128 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000011111010000>, C4<0>, C4<0>, C4<0>;
v0x7fe18d739370_0 .net/2s *"_ivl_28", 63 0, L_0x7fe18e063128;  1 drivers
L_0x7fe18e063170 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000011111010000>, C4<0>, C4<0>, C4<0>;
v0x7fe18d739420_0 .net/2s *"_ivl_30", 63 0, L_0x7fe18e063170;  1 drivers
v0x7fe18d739530_0 .net/s *"_ivl_32", 63 0, L_0x7fe18d73beb0;  1 drivers
L_0x7fe18e063050 .functor BUFT 1, C4<0000000000000000000000000000000000000000000011110100001001000000>, C4<0>, C4<0>, C4<0>;
v0x7fe18d7395e0_0 .net/2s *"_ivl_6", 63 0, L_0x7fe18e063050;  1 drivers
v0x7fe18d739690_0 .net "clk", 0 0, v0x7fe18d73aaa0_0;  1 drivers
v0x7fe18d739730_0 .net "en", 0 0, v0x7fe18d73ab30_0;  1 drivers
v0x7fe18d7397d0_0 .net "input0", 64 0, L_0x7fe18d73b2a0;  1 drivers
v0x7fe18d739880_0 .net/s "input0_0", 63 0, v0x7fe18d73ace0_0;  1 drivers
v0x7fe18d739930_0 .net "input0_1", 0 0, v0x7fe18d73adb0_0;  1 drivers
v0x7fe18d7399d0_0 .net "result", 132 0, L_0x7fe18d73b9f0;  1 drivers
v0x7fe18d739b60_0 .net "result_0", 68 0, L_0x7fe18d73c220;  1 drivers
v0x7fe18d739bf0_0 .net "result_0_0", 64 0, L_0x7fe18d73c450;  1 drivers
v0x7fe18d739ca0_0 .net/s "result_0_0_0", 63 0, L_0x7fe18d73c730;  alias, 1 drivers
v0x7fe18d739d50_0 .net "result_0_0_1", 0 0, L_0x7fe18d73c860;  alias, 1 drivers
v0x7fe18d739df0_0 .net "result_0_1", 1 0, L_0x7fe18d73c4f0;  1 drivers
v0x7fe18d739ea0_0 .net "result_0_1_0", 0 0, L_0x7fe18d73c940;  alias, 1 drivers
v0x7fe18d739f40_0 .net "result_0_1_1", 0 0, L_0x7fe18d73ca80;  alias, 1 drivers
v0x7fe18d739fe0_0 .net "result_0_2", 1 0, L_0x7fe18d73c610;  1 drivers
v0x7fe18d73a090_0 .net "result_0_2_0", 0 0, L_0x7fe18d73cb20;  alias, 1 drivers
v0x7fe18d73a130_0 .net "result_0_2_1", 0 0, L_0x7fe18d73c9e0;  alias, 1 drivers
v0x7fe18d73a1d0_0 .net/s "result_1", 63 0, L_0x7fe18d73c300;  alias, 1 drivers
v0x7fe18d73a280_0 .net/s "result_3", 63 0, L_0x7fe18d73bc50;  1 drivers
v0x7fe18d73a330_0 .var/s "result_4", 63 0;
v0x7fe18d73a3e0_0 .net/s "result_5", 63 0, L_0x7fe18d73bfb0;  1 drivers
v0x7fe18d73a490_0 .var/s "result_6", 63 0;
v0x7fe18d73a540_0 .net "rst", 0 0, v0x7fe18d73afa0_0;  1 drivers
v0x7fe18d739a70_0 .net "timer1Over", 0 0, L_0x7fe18d73b550;  1 drivers
v0x7fe18d73a7d0_0 .net "timer2Over", 0 0, L_0x7fe18d73b450;  1 drivers
v0x7fe18d73a860_0 .net/s "x", 63 0, L_0x7fe18d73bdc0;  1 drivers
v0x7fe18d73a8f0_0 .net/s "x_0", 63 0, L_0x7fe18d73c130;  1 drivers
E_0x7fe18d727cc0 .event posedge, v0x7fe18d73a540_0, v0x7fe18d739690_0;
L_0x7fe18d73b2a0 .concat [ 1 64 0 0], v0x7fe18d73adb0_0, v0x7fe18d73ace0_0;
L_0x7fe18d73b450 .cmp/ge.s 64, v0x7fe18d73a490_0, L_0x7fe18e063008;
L_0x7fe18d73b550 .cmp/ge.s 64, v0x7fe18d73a330_0, L_0x7fe18e063050;
L_0x7fe18d73b670 .concat [ 1 1 0 0], L_0x7fe18d73b450, L_0x7fe18d73b550;
L_0x7fe18d73b7b0 .concat [ 1 1 0 0], L_0x7fe18d73b450, L_0x7fe18d73b550;
L_0x7fe18d73b850 .concat [ 2 2 65 0], L_0x7fe18d73b7b0, L_0x7fe18d73b670, L_0x7fe18d73b2a0;
L_0x7fe18d73b9f0 .concat [ 64 69 0 0], v0x7fe18d73a330_0, L_0x7fe18d73b850;
L_0x7fe18d73bb50 .arith/sum 64, L_0x7fe18d73bdc0, L_0x7fe18e0630e0;
L_0x7fe18d73bc50 .functor MUXZ 64, L_0x7fe18d73bb50, L_0x7fe18e063098, L_0x7fe18d73b550, C4<>;
L_0x7fe18d73beb0 .arith/sum 64, L_0x7fe18d73c130, L_0x7fe18e063170;
L_0x7fe18d73bfb0 .functor MUXZ 64, L_0x7fe18d73beb0, L_0x7fe18e063128, L_0x7fe18d73b450, C4<>;
L_0x7fe18d73c220 .part L_0x7fe18d73b9f0, 64, 69;
L_0x7fe18d73c300 .part L_0x7fe18d73b9f0, 0, 64;
L_0x7fe18d73c450 .part L_0x7fe18d73c220, 4, 65;
L_0x7fe18d73c4f0 .part L_0x7fe18d73c220, 2, 2;
L_0x7fe18d73c610 .part L_0x7fe18d73c220, 0, 2;
L_0x7fe18d73c730 .part L_0x7fe18d73c450, 1, 64;
L_0x7fe18d73c860 .part L_0x7fe18d73c450, 0, 1;
L_0x7fe18d73c940 .part L_0x7fe18d73c4f0, 1, 1;
L_0x7fe18d73ca80 .part L_0x7fe18d73c4f0, 0, 1;
L_0x7fe18d73cb20 .part L_0x7fe18d73c610, 1, 1;
L_0x7fe18d73c9e0 .part L_0x7fe18d73c610, 0, 1;
S_0x7fe18d71b4f0 .scope begin, "result_4_register" "result_4_register" 3 55, 3 55 0, S_0x7fe18d71b690;
 .timescale -13 -13;
S_0x7fe18d71b070 .scope begin, "result_6_register" "result_6_register" 3 69, 3 69 0, S_0x7fe18d71b690;
 .timescale -13 -13;
    .scope S_0x7fe18d71b690;
T_0 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x7fe18d73a330_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x7fe18d73a490_0, 0, 64;
    %end;
    .thread T_0;
    .scope S_0x7fe18d71b690;
T_1 ;
    %wait E_0x7fe18d727cc0;
    %fork t_1, S_0x7fe18d71b4f0;
    %jmp t_0;
    .scope S_0x7fe18d71b4f0;
t_1 ;
    %load/vec4 v0x7fe18d73a540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x7fe18d73a330_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fe18d739730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7fe18d73a280_0;
    %assign/vec4 v0x7fe18d73a330_0, 0;
T_1.2 ;
T_1.1 ;
    %end;
    .scope S_0x7fe18d71b690;
t_0 %join;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fe18d71b690;
T_2 ;
    %wait E_0x7fe18d727cc0;
    %fork t_3, S_0x7fe18d71b070;
    %jmp t_2;
    .scope S_0x7fe18d71b070;
t_3 ;
    %load/vec4 v0x7fe18d73a540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x7fe18d73a490_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fe18d739730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7fe18d73a3e0_0;
    %assign/vec4 v0x7fe18d73a490_0, 0;
T_2.2 ;
T_2.1 ;
    %end;
    .scope S_0x7fe18d71b690;
t_2 %join;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fe18d71cb30;
T_3 ;
    %delay 10000000, 0;
    %load/vec4 v0x7fe18d73aaa0_0;
    %inv;
    %store/vec4 v0x7fe18d73aaa0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fe18d71cb30;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe18d73aaa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe18d73afa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe18d73ab30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe18d73adb0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x7fe18d73ace0_0, 0, 64;
    %delay 10000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe18d73ab30_0, 0, 1;
    %vpi_call 2 62 "$printtimescale", S_0x7fe18d71cb30 {0 0 0};
    %vpi_call 2 63 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fe18d71cb30 {0 0 0};
    %delay 1400065408, 2;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x7fe18d73ace0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe18d73adb0_0, 0, 1;
    %delay 20000000, 0;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x7fe18d73ace0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe18d73adb0_0, 0, 1;
    %delay 685032704, 1;
    %pushi/vec4 2, 0, 64;
    %store/vec4 v0x7fe18d73ace0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe18d73adb0_0, 0, 1;
    %delay 20000000, 0;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x7fe18d73ace0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe18d73adb0_0, 0, 1;
    %delay 685032704, 1;
    %pushi/vec4 3, 0, 64;
    %store/vec4 v0x7fe18d73ace0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe18d73adb0_0, 0, 1;
    %delay 20000000, 0;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x7fe18d73ace0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe18d73adb0_0, 0, 1;
    %delay 685032704, 1;
    %pushi/vec4 4, 0, 64;
    %store/vec4 v0x7fe18d73ace0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe18d73adb0_0, 0, 1;
    %delay 20000000, 0;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x7fe18d73ace0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe18d73adb0_0, 0, 1;
    %delay 685032704, 1;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v0x7fe18d73ace0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe18d73adb0_0, 0, 1;
    %delay 20000000, 0;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x7fe18d73ace0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe18d73adb0_0, 0, 1;
    %delay 685032704, 1;
    %pushi/vec4 6, 0, 64;
    %store/vec4 v0x7fe18d73ace0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe18d73adb0_0, 0, 1;
    %delay 20000000, 0;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x7fe18d73ace0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe18d73adb0_0, 0, 1;
    %delay 685032704, 1;
    %pushi/vec4 7, 0, 64;
    %store/vec4 v0x7fe18d73ace0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe18d73adb0_0, 0, 1;
    %delay 20000000, 0;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x7fe18d73ace0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe18d73adb0_0, 0, 1;
    %delay 685032704, 1;
    %pushi/vec4 8, 0, 64;
    %store/vec4 v0x7fe18d73ace0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe18d73adb0_0, 0, 1;
    %delay 20000000, 0;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x7fe18d73ace0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe18d73adb0_0, 0, 1;
    %delay 685032704, 1;
    %pushi/vec4 9, 0, 64;
    %store/vec4 v0x7fe18d73ace0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe18d73adb0_0, 0, 1;
    %delay 20000000, 0;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x7fe18d73ace0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe18d73adb0_0, 0, 1;
    %delay 600000000, 0;
    %vpi_call 2 129 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./verilog/SlidingWindow.topEntity/topEntity.v";
