$date
	Sun Mar 24 05:00:15 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module adder $end
$var wire 4 ! A [3:0] $end
$var wire 4 " B [3:0] $end
$var reg 5 # X [4:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx #
bz "
bz !
$end
#2
b1111 #
b101 !
b1010 "
#7
b11000 #
b1111 !
b1001 "
#9
b1101 #
b1100 !
b1 "
#11
b100 !
b1001 "
#13
b1100 #
b10 !
b1010 "
#15
b10111 #
b1001 !
b1110 "
#17
b11000 #
b1111 "
#19
b11011 #
b1100 !
#21
b1011 #
b101 !
b110 "
#23
b1010 #
b11 !
b111 "
#25
b1110 #
b1000 !
b110 "
#28
