
LAB5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006964  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f0  08006a78  08006a78  00007a78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006e68  08006e68  000081d8  2**0
                  CONTENTS
  4 .ARM          00000008  08006e68  08006e68  00007e68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006e70  08006e70  000081d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006e70  08006e70  00007e70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006e74  08006e74  00007e74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  08006e78  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000027c  200001d8  08007050  000081d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000454  08007050  00008454  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000081d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000907c  00000000  00000000  00008201  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c39  00000000  00000000  0001127d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008a0  00000000  00000000  00012eb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000068e  00000000  00000000  00013758  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018045  00000000  00000000  00013de6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ae03  00000000  00000000  0002be2b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086a53  00000000  00000000  00036c2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bd681  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000338c  00000000  00000000  000bd6c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000042  00000000  00000000  000c0a50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d8 	.word	0x200001d8
 800012c:	00000000 	.word	0x00000000
 8000130:	08006a5c 	.word	0x08006a5c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001dc 	.word	0x200001dc
 800014c:	08006a5c 	.word	0x08006a5c

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	@ 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	3c01      	subs	r4, #1
 80002b0:	bf28      	it	cs
 80002b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002b6:	d2e9      	bcs.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800045e:	bf08      	it	eq
 8000460:	4770      	bxeq	lr
 8000462:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000466:	bf04      	itt	eq
 8000468:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000478:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800047c:	e71c      	b.n	80002b8 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_ul2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f04f 0500 	mov.w	r5, #0
 800048e:	e00a      	b.n	80004a6 <__aeabi_l2d+0x16>

08000490 <__aeabi_l2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800049e:	d502      	bpl.n	80004a6 <__aeabi_l2d+0x16>
 80004a0:	4240      	negs	r0, r0
 80004a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004aa:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b2:	f43f aed8 	beq.w	8000266 <__adddf3+0xe6>
 80004b6:	f04f 0203 	mov.w	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d6:	fa20 f002 	lsr.w	r0, r0, r2
 80004da:	fa01 fe03 	lsl.w	lr, r1, r3
 80004de:	ea40 000e 	orr.w	r0, r0, lr
 80004e2:	fa21 f102 	lsr.w	r1, r1, r2
 80004e6:	4414      	add	r4, r2
 80004e8:	e6bd      	b.n	8000266 <__adddf3+0xe6>
 80004ea:	bf00      	nop

080004ec <__aeabi_dmul>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004f2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fa:	bf1d      	ittte	ne
 80004fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000500:	ea94 0f0c 	teqne	r4, ip
 8000504:	ea95 0f0c 	teqne	r5, ip
 8000508:	f000 f8de 	bleq	80006c8 <__aeabi_dmul+0x1dc>
 800050c:	442c      	add	r4, r5
 800050e:	ea81 0603 	eor.w	r6, r1, r3
 8000512:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000516:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051e:	bf18      	it	ne
 8000520:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000524:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000528:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800052c:	d038      	beq.n	80005a0 <__aeabi_dmul+0xb4>
 800052e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000532:	f04f 0500 	mov.w	r5, #0
 8000536:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053a:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800053e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000542:	f04f 0600 	mov.w	r6, #0
 8000546:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054a:	f09c 0f00 	teq	ip, #0
 800054e:	bf18      	it	ne
 8000550:	f04e 0e01 	orrne.w	lr, lr, #1
 8000554:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000558:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 800055c:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000560:	d204      	bcs.n	800056c <__aeabi_dmul+0x80>
 8000562:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000566:	416d      	adcs	r5, r5
 8000568:	eb46 0606 	adc.w	r6, r6, r6
 800056c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000570:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000574:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000578:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800057c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000580:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000584:	bf88      	it	hi
 8000586:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800058a:	d81e      	bhi.n	80005ca <__aeabi_dmul+0xde>
 800058c:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005a4:	ea46 0101 	orr.w	r1, r6, r1
 80005a8:	ea40 0002 	orr.w	r0, r0, r2
 80005ac:	ea81 0103 	eor.w	r1, r1, r3
 80005b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b4:	bfc2      	ittt	gt
 80005b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005be:	bd70      	popgt	{r4, r5, r6, pc}
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005c4:	f04f 0e00 	mov.w	lr, #0
 80005c8:	3c01      	subs	r4, #1
 80005ca:	f300 80ab 	bgt.w	8000724 <__aeabi_dmul+0x238>
 80005ce:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005d2:	bfde      	ittt	le
 80005d4:	2000      	movle	r0, #0
 80005d6:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005da:	bd70      	pople	{r4, r5, r6, pc}
 80005dc:	f1c4 0400 	rsb	r4, r4, #0
 80005e0:	3c20      	subs	r4, #32
 80005e2:	da35      	bge.n	8000650 <__aeabi_dmul+0x164>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc1b      	bgt.n	8000620 <__aeabi_dmul+0x134>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0520 	rsb	r5, r4, #32
 80005f0:	fa00 f305 	lsl.w	r3, r0, r5
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f205 	lsl.w	r2, r1, r5
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000604:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000608:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800060c:	fa21 f604 	lsr.w	r6, r1, r4
 8000610:	eb42 0106 	adc.w	r1, r2, r6
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 040c 	rsb	r4, r4, #12
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f304 	lsl.w	r3, r0, r4
 800062c:	fa20 f005 	lsr.w	r0, r0, r5
 8000630:	fa01 f204 	lsl.w	r2, r1, r4
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800063c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000640:	f141 0100 	adc.w	r1, r1, #0
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f205 	lsl.w	r2, r0, r5
 8000658:	ea4e 0e02 	orr.w	lr, lr, r2
 800065c:	fa20 f304 	lsr.w	r3, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea43 0302 	orr.w	r3, r3, r2
 8000668:	fa21 f004 	lsr.w	r0, r1, r4
 800066c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000670:	fa21 f204 	lsr.w	r2, r1, r4
 8000674:	ea20 0002 	bic.w	r0, r0, r2
 8000678:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f094 0f00 	teq	r4, #0
 800068c:	d10f      	bne.n	80006ae <__aeabi_dmul+0x1c2>
 800068e:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000692:	0040      	lsls	r0, r0, #1
 8000694:	eb41 0101 	adc.w	r1, r1, r1
 8000698:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800069c:	bf08      	it	eq
 800069e:	3c01      	subeq	r4, #1
 80006a0:	d0f7      	beq.n	8000692 <__aeabi_dmul+0x1a6>
 80006a2:	ea41 0106 	orr.w	r1, r1, r6
 80006a6:	f095 0f00 	teq	r5, #0
 80006aa:	bf18      	it	ne
 80006ac:	4770      	bxne	lr
 80006ae:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80006b2:	0052      	lsls	r2, r2, #1
 80006b4:	eb43 0303 	adc.w	r3, r3, r3
 80006b8:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3d01      	subeq	r5, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1c6>
 80006c2:	ea43 0306 	orr.w	r3, r3, r6
 80006c6:	4770      	bx	lr
 80006c8:	ea94 0f0c 	teq	r4, ip
 80006cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d0:	bf18      	it	ne
 80006d2:	ea95 0f0c 	teqne	r5, ip
 80006d6:	d00c      	beq.n	80006f2 <__aeabi_dmul+0x206>
 80006d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006dc:	bf18      	it	ne
 80006de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e2:	d1d1      	bne.n	8000688 <__aeabi_dmul+0x19c>
 80006e4:	ea81 0103 	eor.w	r1, r1, r3
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006ec:	f04f 0000 	mov.w	r0, #0
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f6:	bf06      	itte	eq
 80006f8:	4610      	moveq	r0, r2
 80006fa:	4619      	moveq	r1, r3
 80006fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000700:	d019      	beq.n	8000736 <__aeabi_dmul+0x24a>
 8000702:	ea94 0f0c 	teq	r4, ip
 8000706:	d102      	bne.n	800070e <__aeabi_dmul+0x222>
 8000708:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800070c:	d113      	bne.n	8000736 <__aeabi_dmul+0x24a>
 800070e:	ea95 0f0c 	teq	r5, ip
 8000712:	d105      	bne.n	8000720 <__aeabi_dmul+0x234>
 8000714:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000718:	bf1c      	itt	ne
 800071a:	4610      	movne	r0, r2
 800071c:	4619      	movne	r1, r3
 800071e:	d10a      	bne.n	8000736 <__aeabi_dmul+0x24a>
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000728:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800072c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800073a:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800073e:	bd70      	pop	{r4, r5, r6, pc}

08000740 <__aeabi_ddiv>:
 8000740:	b570      	push	{r4, r5, r6, lr}
 8000742:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000746:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800074a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074e:	bf1d      	ittte	ne
 8000750:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000754:	ea94 0f0c 	teqne	r4, ip
 8000758:	ea95 0f0c 	teqne	r5, ip
 800075c:	f000 f8a7 	bleq	80008ae <__aeabi_ddiv+0x16e>
 8000760:	eba4 0405 	sub.w	r4, r4, r5
 8000764:	ea81 0e03 	eor.w	lr, r1, r3
 8000768:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800076c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000770:	f000 8088 	beq.w	8000884 <__aeabi_ddiv+0x144>
 8000774:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000778:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 800077c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000780:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000784:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000788:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800078c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000790:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000794:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000798:	429d      	cmp	r5, r3
 800079a:	bf08      	it	eq
 800079c:	4296      	cmpeq	r6, r2
 800079e:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007a2:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007a6:	d202      	bcs.n	80007ae <__aeabi_ddiv+0x6e>
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	1ab6      	subs	r6, r6, r2
 80007b0:	eb65 0503 	sbc.w	r5, r5, r3
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007be:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800081c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000820:	d018      	beq.n	8000854 <__aeabi_ddiv+0x114>
 8000822:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000826:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000832:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000836:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083e:	d1c0      	bne.n	80007c2 <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	d10b      	bne.n	800085e <__aeabi_ddiv+0x11e>
 8000846:	ea41 0100 	orr.w	r1, r1, r0
 800084a:	f04f 0000 	mov.w	r0, #0
 800084e:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000852:	e7b6      	b.n	80007c2 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000858:	bf04      	itt	eq
 800085a:	4301      	orreq	r1, r0
 800085c:	2000      	moveq	r0, #0
 800085e:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000862:	bf88      	it	hi
 8000864:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000868:	f63f aeaf 	bhi.w	80005ca <__aeabi_dmul+0xde>
 800086c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000870:	bf04      	itt	eq
 8000872:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000876:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087a:	f150 0000 	adcs.w	r0, r0, #0
 800087e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000888:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800088c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000890:	bfc2      	ittt	gt
 8000892:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000896:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089a:	bd70      	popgt	{r4, r5, r6, pc}
 800089c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008a0:	f04f 0e00 	mov.w	lr, #0
 80008a4:	3c01      	subs	r4, #1
 80008a6:	e690      	b.n	80005ca <__aeabi_dmul+0xde>
 80008a8:	ea45 0e06 	orr.w	lr, r5, r6
 80008ac:	e68d      	b.n	80005ca <__aeabi_dmul+0xde>
 80008ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b2:	ea94 0f0c 	teq	r4, ip
 80008b6:	bf08      	it	eq
 80008b8:	ea95 0f0c 	teqeq	r5, ip
 80008bc:	f43f af3b 	beq.w	8000736 <__aeabi_dmul+0x24a>
 80008c0:	ea94 0f0c 	teq	r4, ip
 80008c4:	d10a      	bne.n	80008dc <__aeabi_ddiv+0x19c>
 80008c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ca:	f47f af34 	bne.w	8000736 <__aeabi_dmul+0x24a>
 80008ce:	ea95 0f0c 	teq	r5, ip
 80008d2:	f47f af25 	bne.w	8000720 <__aeabi_dmul+0x234>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e72c      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008dc:	ea95 0f0c 	teq	r5, ip
 80008e0:	d106      	bne.n	80008f0 <__aeabi_ddiv+0x1b0>
 80008e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e6:	f43f aefd 	beq.w	80006e4 <__aeabi_dmul+0x1f8>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e722      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f4:	bf18      	it	ne
 80008f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fa:	f47f aec5 	bne.w	8000688 <__aeabi_dmul+0x19c>
 80008fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000902:	f47f af0d 	bne.w	8000720 <__aeabi_dmul+0x234>
 8000906:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090a:	f47f aeeb 	bne.w	80006e4 <__aeabi_dmul+0x1f8>
 800090e:	e712      	b.n	8000736 <__aeabi_dmul+0x24a>

08000910 <__gedf2>:
 8000910:	f04f 3cff 	mov.w	ip, #4294967295
 8000914:	e006      	b.n	8000924 <__cmpdf2+0x4>
 8000916:	bf00      	nop

08000918 <__ledf2>:
 8000918:	f04f 0c01 	mov.w	ip, #1
 800091c:	e002      	b.n	8000924 <__cmpdf2+0x4>
 800091e:	bf00      	nop

08000920 <__cmpdf2>:
 8000920:	f04f 0c01 	mov.w	ip, #1
 8000924:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000928:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800092c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000930:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000934:	bf18      	it	ne
 8000936:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093a:	d01b      	beq.n	8000974 <__cmpdf2+0x54>
 800093c:	b001      	add	sp, #4
 800093e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000942:	bf0c      	ite	eq
 8000944:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000948:	ea91 0f03 	teqne	r1, r3
 800094c:	bf02      	ittt	eq
 800094e:	ea90 0f02 	teqeq	r0, r2
 8000952:	2000      	moveq	r0, #0
 8000954:	4770      	bxeq	lr
 8000956:	f110 0f00 	cmn.w	r0, #0
 800095a:	ea91 0f03 	teq	r1, r3
 800095e:	bf58      	it	pl
 8000960:	4299      	cmppl	r1, r3
 8000962:	bf08      	it	eq
 8000964:	4290      	cmpeq	r0, r2
 8000966:	bf2c      	ite	cs
 8000968:	17d8      	asrcs	r0, r3, #31
 800096a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800096e:	f040 0001 	orr.w	r0, r0, #1
 8000972:	4770      	bx	lr
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	d102      	bne.n	8000984 <__cmpdf2+0x64>
 800097e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000982:	d107      	bne.n	8000994 <__cmpdf2+0x74>
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	d1d6      	bne.n	800093c <__cmpdf2+0x1c>
 800098e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000992:	d0d3      	beq.n	800093c <__cmpdf2+0x1c>
 8000994:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_cdrcmple>:
 800099c:	4684      	mov	ip, r0
 800099e:	4610      	mov	r0, r2
 80009a0:	4662      	mov	r2, ip
 80009a2:	468c      	mov	ip, r1
 80009a4:	4619      	mov	r1, r3
 80009a6:	4663      	mov	r3, ip
 80009a8:	e000      	b.n	80009ac <__aeabi_cdcmpeq>
 80009aa:	bf00      	nop

080009ac <__aeabi_cdcmpeq>:
 80009ac:	b501      	push	{r0, lr}
 80009ae:	f7ff ffb7 	bl	8000920 <__cmpdf2>
 80009b2:	2800      	cmp	r0, #0
 80009b4:	bf48      	it	mi
 80009b6:	f110 0f00 	cmnmi.w	r0, #0
 80009ba:	bd01      	pop	{r0, pc}

080009bc <__aeabi_dcmpeq>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff fff4 	bl	80009ac <__aeabi_cdcmpeq>
 80009c4:	bf0c      	ite	eq
 80009c6:	2001      	moveq	r0, #1
 80009c8:	2000      	movne	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmplt>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffea 	bl	80009ac <__aeabi_cdcmpeq>
 80009d8:	bf34      	ite	cc
 80009da:	2001      	movcc	r0, #1
 80009dc:	2000      	movcs	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmple>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffe0 	bl	80009ac <__aeabi_cdcmpeq>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpge>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffce 	bl	800099c <__aeabi_cdrcmple>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpgt>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffc4 	bl	800099c <__aeabi_cdrcmple>
 8000a14:	bf34      	ite	cc
 8000a16:	2001      	movcc	r0, #1
 8000a18:	2000      	movcs	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_dcmpun>:
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__aeabi_dcmpun+0x10>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d10a      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__aeabi_dcmpun+0x20>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a40:	f04f 0000 	mov.w	r0, #0
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0001 	mov.w	r0, #1
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_d2iz>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a54:	d215      	bcs.n	8000a82 <__aeabi_d2iz+0x36>
 8000a56:	d511      	bpl.n	8000a7c <__aeabi_d2iz+0x30>
 8000a58:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d912      	bls.n	8000a88 <__aeabi_d2iz+0x3c>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a72:	fa23 f002 	lsr.w	r0, r3, r2
 8000a76:	bf18      	it	ne
 8000a78:	4240      	negne	r0, r0
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a86:	d105      	bne.n	8000a94 <__aeabi_d2iz+0x48>
 8000a88:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a8c:	bf08      	it	eq
 8000a8e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a92:	4770      	bx	lr
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_frsub>:
 8000a9c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000aa0:	e002      	b.n	8000aa8 <__addsf3>
 8000aa2:	bf00      	nop

08000aa4 <__aeabi_fsub>:
 8000aa4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000aa8 <__addsf3>:
 8000aa8:	0042      	lsls	r2, r0, #1
 8000aaa:	bf1f      	itttt	ne
 8000aac:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ab0:	ea92 0f03 	teqne	r2, r3
 8000ab4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ab8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000abc:	d06a      	beq.n	8000b94 <__addsf3+0xec>
 8000abe:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ac2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ac6:	bfc1      	itttt	gt
 8000ac8:	18d2      	addgt	r2, r2, r3
 8000aca:	4041      	eorgt	r1, r0
 8000acc:	4048      	eorgt	r0, r1
 8000ace:	4041      	eorgt	r1, r0
 8000ad0:	bfb8      	it	lt
 8000ad2:	425b      	neglt	r3, r3
 8000ad4:	2b19      	cmp	r3, #25
 8000ad6:	bf88      	it	hi
 8000ad8:	4770      	bxhi	lr
 8000ada:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000ade:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ae2:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ae6:	bf18      	it	ne
 8000ae8:	4240      	negne	r0, r0
 8000aea:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000aee:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000af2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000af6:	bf18      	it	ne
 8000af8:	4249      	negne	r1, r1
 8000afa:	ea92 0f03 	teq	r2, r3
 8000afe:	d03f      	beq.n	8000b80 <__addsf3+0xd8>
 8000b00:	f1a2 0201 	sub.w	r2, r2, #1
 8000b04:	fa41 fc03 	asr.w	ip, r1, r3
 8000b08:	eb10 000c 	adds.w	r0, r0, ip
 8000b0c:	f1c3 0320 	rsb	r3, r3, #32
 8000b10:	fa01 f103 	lsl.w	r1, r1, r3
 8000b14:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b18:	d502      	bpl.n	8000b20 <__addsf3+0x78>
 8000b1a:	4249      	negs	r1, r1
 8000b1c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b20:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b24:	d313      	bcc.n	8000b4e <__addsf3+0xa6>
 8000b26:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b2a:	d306      	bcc.n	8000b3a <__addsf3+0x92>
 8000b2c:	0840      	lsrs	r0, r0, #1
 8000b2e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b32:	f102 0201 	add.w	r2, r2, #1
 8000b36:	2afe      	cmp	r2, #254	@ 0xfe
 8000b38:	d251      	bcs.n	8000bde <__addsf3+0x136>
 8000b3a:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b3e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b42:	bf08      	it	eq
 8000b44:	f020 0001 	biceq.w	r0, r0, #1
 8000b48:	ea40 0003 	orr.w	r0, r0, r3
 8000b4c:	4770      	bx	lr
 8000b4e:	0049      	lsls	r1, r1, #1
 8000b50:	eb40 0000 	adc.w	r0, r0, r0
 8000b54:	3a01      	subs	r2, #1
 8000b56:	bf28      	it	cs
 8000b58:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b5c:	d2ed      	bcs.n	8000b3a <__addsf3+0x92>
 8000b5e:	fab0 fc80 	clz	ip, r0
 8000b62:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b66:	ebb2 020c 	subs.w	r2, r2, ip
 8000b6a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b6e:	bfaa      	itet	ge
 8000b70:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b74:	4252      	neglt	r2, r2
 8000b76:	4318      	orrge	r0, r3
 8000b78:	bfbc      	itt	lt
 8000b7a:	40d0      	lsrlt	r0, r2
 8000b7c:	4318      	orrlt	r0, r3
 8000b7e:	4770      	bx	lr
 8000b80:	f092 0f00 	teq	r2, #0
 8000b84:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b88:	bf06      	itte	eq
 8000b8a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b8e:	3201      	addeq	r2, #1
 8000b90:	3b01      	subne	r3, #1
 8000b92:	e7b5      	b.n	8000b00 <__addsf3+0x58>
 8000b94:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b98:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b9c:	bf18      	it	ne
 8000b9e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ba2:	d021      	beq.n	8000be8 <__addsf3+0x140>
 8000ba4:	ea92 0f03 	teq	r2, r3
 8000ba8:	d004      	beq.n	8000bb4 <__addsf3+0x10c>
 8000baa:	f092 0f00 	teq	r2, #0
 8000bae:	bf08      	it	eq
 8000bb0:	4608      	moveq	r0, r1
 8000bb2:	4770      	bx	lr
 8000bb4:	ea90 0f01 	teq	r0, r1
 8000bb8:	bf1c      	itt	ne
 8000bba:	2000      	movne	r0, #0
 8000bbc:	4770      	bxne	lr
 8000bbe:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bc2:	d104      	bne.n	8000bce <__addsf3+0x126>
 8000bc4:	0040      	lsls	r0, r0, #1
 8000bc6:	bf28      	it	cs
 8000bc8:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bcc:	4770      	bx	lr
 8000bce:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bd2:	bf3c      	itt	cc
 8000bd4:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bd8:	4770      	bxcc	lr
 8000bda:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bde:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000be2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000be6:	4770      	bx	lr
 8000be8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bec:	bf16      	itet	ne
 8000bee:	4608      	movne	r0, r1
 8000bf0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bf4:	4601      	movne	r1, r0
 8000bf6:	0242      	lsls	r2, r0, #9
 8000bf8:	bf06      	itte	eq
 8000bfa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bfe:	ea90 0f01 	teqeq	r0, r1
 8000c02:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_ui2f>:
 8000c08:	f04f 0300 	mov.w	r3, #0
 8000c0c:	e004      	b.n	8000c18 <__aeabi_i2f+0x8>
 8000c0e:	bf00      	nop

08000c10 <__aeabi_i2f>:
 8000c10:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c14:	bf48      	it	mi
 8000c16:	4240      	negmi	r0, r0
 8000c18:	ea5f 0c00 	movs.w	ip, r0
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c24:	4601      	mov	r1, r0
 8000c26:	f04f 0000 	mov.w	r0, #0
 8000c2a:	e01c      	b.n	8000c66 <__aeabi_l2f+0x2a>

08000c2c <__aeabi_ul2f>:
 8000c2c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c30:	bf08      	it	eq
 8000c32:	4770      	bxeq	lr
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e00a      	b.n	8000c50 <__aeabi_l2f+0x14>
 8000c3a:	bf00      	nop

08000c3c <__aeabi_l2f>:
 8000c3c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c40:	bf08      	it	eq
 8000c42:	4770      	bxeq	lr
 8000c44:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c48:	d502      	bpl.n	8000c50 <__aeabi_l2f+0x14>
 8000c4a:	4240      	negs	r0, r0
 8000c4c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c50:	ea5f 0c01 	movs.w	ip, r1
 8000c54:	bf02      	ittt	eq
 8000c56:	4684      	moveq	ip, r0
 8000c58:	4601      	moveq	r1, r0
 8000c5a:	2000      	moveq	r0, #0
 8000c5c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c60:	bf08      	it	eq
 8000c62:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c66:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c6a:	fabc f28c 	clz	r2, ip
 8000c6e:	3a08      	subs	r2, #8
 8000c70:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c74:	db10      	blt.n	8000c98 <__aeabi_l2f+0x5c>
 8000c76:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c80:	f1c2 0220 	rsb	r2, r2, #32
 8000c84:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c88:	fa20 f202 	lsr.w	r2, r0, r2
 8000c8c:	eb43 0002 	adc.w	r0, r3, r2
 8000c90:	bf08      	it	eq
 8000c92:	f020 0001 	biceq.w	r0, r0, #1
 8000c96:	4770      	bx	lr
 8000c98:	f102 0220 	add.w	r2, r2, #32
 8000c9c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca0:	f1c2 0220 	rsb	r2, r2, #32
 8000ca4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ca8:	fa21 f202 	lsr.w	r2, r1, r2
 8000cac:	eb43 0002 	adc.w	r0, r3, r2
 8000cb0:	bf08      	it	eq
 8000cb2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_fmul>:
 8000cb8:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000cbc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cc0:	bf1e      	ittt	ne
 8000cc2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cc6:	ea92 0f0c 	teqne	r2, ip
 8000cca:	ea93 0f0c 	teqne	r3, ip
 8000cce:	d06f      	beq.n	8000db0 <__aeabi_fmul+0xf8>
 8000cd0:	441a      	add	r2, r3
 8000cd2:	ea80 0c01 	eor.w	ip, r0, r1
 8000cd6:	0240      	lsls	r0, r0, #9
 8000cd8:	bf18      	it	ne
 8000cda:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cde:	d01e      	beq.n	8000d1e <__aeabi_fmul+0x66>
 8000ce0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000ce4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000ce8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cec:	fba0 3101 	umull	r3, r1, r0, r1
 8000cf0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000cf4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000cf8:	bf3e      	ittt	cc
 8000cfa:	0049      	lslcc	r1, r1, #1
 8000cfc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d00:	005b      	lslcc	r3, r3, #1
 8000d02:	ea40 0001 	orr.w	r0, r0, r1
 8000d06:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d0a:	2afd      	cmp	r2, #253	@ 0xfd
 8000d0c:	d81d      	bhi.n	8000d4a <__aeabi_fmul+0x92>
 8000d0e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d12:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d16:	bf08      	it	eq
 8000d18:	f020 0001 	biceq.w	r0, r0, #1
 8000d1c:	4770      	bx	lr
 8000d1e:	f090 0f00 	teq	r0, #0
 8000d22:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d26:	bf08      	it	eq
 8000d28:	0249      	lsleq	r1, r1, #9
 8000d2a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d2e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d32:	3a7f      	subs	r2, #127	@ 0x7f
 8000d34:	bfc2      	ittt	gt
 8000d36:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d3a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d3e:	4770      	bxgt	lr
 8000d40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d44:	f04f 0300 	mov.w	r3, #0
 8000d48:	3a01      	subs	r2, #1
 8000d4a:	dc5d      	bgt.n	8000e08 <__aeabi_fmul+0x150>
 8000d4c:	f112 0f19 	cmn.w	r2, #25
 8000d50:	bfdc      	itt	le
 8000d52:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d56:	4770      	bxle	lr
 8000d58:	f1c2 0200 	rsb	r2, r2, #0
 8000d5c:	0041      	lsls	r1, r0, #1
 8000d5e:	fa21 f102 	lsr.w	r1, r1, r2
 8000d62:	f1c2 0220 	rsb	r2, r2, #32
 8000d66:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d6a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d6e:	f140 0000 	adc.w	r0, r0, #0
 8000d72:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d76:	bf08      	it	eq
 8000d78:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d7c:	4770      	bx	lr
 8000d7e:	f092 0f00 	teq	r2, #0
 8000d82:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d86:	bf02      	ittt	eq
 8000d88:	0040      	lsleq	r0, r0, #1
 8000d8a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d8e:	3a01      	subeq	r2, #1
 8000d90:	d0f9      	beq.n	8000d86 <__aeabi_fmul+0xce>
 8000d92:	ea40 000c 	orr.w	r0, r0, ip
 8000d96:	f093 0f00 	teq	r3, #0
 8000d9a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d9e:	bf02      	ittt	eq
 8000da0:	0049      	lsleq	r1, r1, #1
 8000da2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000da6:	3b01      	subeq	r3, #1
 8000da8:	d0f9      	beq.n	8000d9e <__aeabi_fmul+0xe6>
 8000daa:	ea41 010c 	orr.w	r1, r1, ip
 8000dae:	e78f      	b.n	8000cd0 <__aeabi_fmul+0x18>
 8000db0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000db4:	ea92 0f0c 	teq	r2, ip
 8000db8:	bf18      	it	ne
 8000dba:	ea93 0f0c 	teqne	r3, ip
 8000dbe:	d00a      	beq.n	8000dd6 <__aeabi_fmul+0x11e>
 8000dc0:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000dc4:	bf18      	it	ne
 8000dc6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000dca:	d1d8      	bne.n	8000d7e <__aeabi_fmul+0xc6>
 8000dcc:	ea80 0001 	eor.w	r0, r0, r1
 8000dd0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000dd4:	4770      	bx	lr
 8000dd6:	f090 0f00 	teq	r0, #0
 8000dda:	bf17      	itett	ne
 8000ddc:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000de0:	4608      	moveq	r0, r1
 8000de2:	f091 0f00 	teqne	r1, #0
 8000de6:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000dea:	d014      	beq.n	8000e16 <__aeabi_fmul+0x15e>
 8000dec:	ea92 0f0c 	teq	r2, ip
 8000df0:	d101      	bne.n	8000df6 <__aeabi_fmul+0x13e>
 8000df2:	0242      	lsls	r2, r0, #9
 8000df4:	d10f      	bne.n	8000e16 <__aeabi_fmul+0x15e>
 8000df6:	ea93 0f0c 	teq	r3, ip
 8000dfa:	d103      	bne.n	8000e04 <__aeabi_fmul+0x14c>
 8000dfc:	024b      	lsls	r3, r1, #9
 8000dfe:	bf18      	it	ne
 8000e00:	4608      	movne	r0, r1
 8000e02:	d108      	bne.n	8000e16 <__aeabi_fmul+0x15e>
 8000e04:	ea80 0001 	eor.w	r0, r0, r1
 8000e08:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e0c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e10:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e14:	4770      	bx	lr
 8000e16:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e1a:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e1e:	4770      	bx	lr

08000e20 <__aeabi_fdiv>:
 8000e20:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e24:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e28:	bf1e      	ittt	ne
 8000e2a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e2e:	ea92 0f0c 	teqne	r2, ip
 8000e32:	ea93 0f0c 	teqne	r3, ip
 8000e36:	d069      	beq.n	8000f0c <__aeabi_fdiv+0xec>
 8000e38:	eba2 0203 	sub.w	r2, r2, r3
 8000e3c:	ea80 0c01 	eor.w	ip, r0, r1
 8000e40:	0249      	lsls	r1, r1, #9
 8000e42:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e46:	d037      	beq.n	8000eb8 <__aeabi_fdiv+0x98>
 8000e48:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e4c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e50:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e54:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e58:	428b      	cmp	r3, r1
 8000e5a:	bf38      	it	cc
 8000e5c:	005b      	lslcc	r3, r3, #1
 8000e5e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e62:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e66:	428b      	cmp	r3, r1
 8000e68:	bf24      	itt	cs
 8000e6a:	1a5b      	subcs	r3, r3, r1
 8000e6c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e70:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e74:	bf24      	itt	cs
 8000e76:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e7a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e7e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e82:	bf24      	itt	cs
 8000e84:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e88:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e8c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e90:	bf24      	itt	cs
 8000e92:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e96:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e9a:	011b      	lsls	r3, r3, #4
 8000e9c:	bf18      	it	ne
 8000e9e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ea2:	d1e0      	bne.n	8000e66 <__aeabi_fdiv+0x46>
 8000ea4:	2afd      	cmp	r2, #253	@ 0xfd
 8000ea6:	f63f af50 	bhi.w	8000d4a <__aeabi_fmul+0x92>
 8000eaa:	428b      	cmp	r3, r1
 8000eac:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000eb0:	bf08      	it	eq
 8000eb2:	f020 0001 	biceq.w	r0, r0, #1
 8000eb6:	4770      	bx	lr
 8000eb8:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ebc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ec0:	327f      	adds	r2, #127	@ 0x7f
 8000ec2:	bfc2      	ittt	gt
 8000ec4:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000ec8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ecc:	4770      	bxgt	lr
 8000ece:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ed2:	f04f 0300 	mov.w	r3, #0
 8000ed6:	3a01      	subs	r2, #1
 8000ed8:	e737      	b.n	8000d4a <__aeabi_fmul+0x92>
 8000eda:	f092 0f00 	teq	r2, #0
 8000ede:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000ee2:	bf02      	ittt	eq
 8000ee4:	0040      	lsleq	r0, r0, #1
 8000ee6:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000eea:	3a01      	subeq	r2, #1
 8000eec:	d0f9      	beq.n	8000ee2 <__aeabi_fdiv+0xc2>
 8000eee:	ea40 000c 	orr.w	r0, r0, ip
 8000ef2:	f093 0f00 	teq	r3, #0
 8000ef6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000efa:	bf02      	ittt	eq
 8000efc:	0049      	lsleq	r1, r1, #1
 8000efe:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f02:	3b01      	subeq	r3, #1
 8000f04:	d0f9      	beq.n	8000efa <__aeabi_fdiv+0xda>
 8000f06:	ea41 010c 	orr.w	r1, r1, ip
 8000f0a:	e795      	b.n	8000e38 <__aeabi_fdiv+0x18>
 8000f0c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f10:	ea92 0f0c 	teq	r2, ip
 8000f14:	d108      	bne.n	8000f28 <__aeabi_fdiv+0x108>
 8000f16:	0242      	lsls	r2, r0, #9
 8000f18:	f47f af7d 	bne.w	8000e16 <__aeabi_fmul+0x15e>
 8000f1c:	ea93 0f0c 	teq	r3, ip
 8000f20:	f47f af70 	bne.w	8000e04 <__aeabi_fmul+0x14c>
 8000f24:	4608      	mov	r0, r1
 8000f26:	e776      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f28:	ea93 0f0c 	teq	r3, ip
 8000f2c:	d104      	bne.n	8000f38 <__aeabi_fdiv+0x118>
 8000f2e:	024b      	lsls	r3, r1, #9
 8000f30:	f43f af4c 	beq.w	8000dcc <__aeabi_fmul+0x114>
 8000f34:	4608      	mov	r0, r1
 8000f36:	e76e      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f38:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f3c:	bf18      	it	ne
 8000f3e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f42:	d1ca      	bne.n	8000eda <__aeabi_fdiv+0xba>
 8000f44:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f48:	f47f af5c 	bne.w	8000e04 <__aeabi_fmul+0x14c>
 8000f4c:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f50:	f47f af3c 	bne.w	8000dcc <__aeabi_fmul+0x114>
 8000f54:	e75f      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f56:	bf00      	nop

08000f58 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f5c:	f000 fce0 	bl	8001920 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f60:	f000 f834 	bl	8000fcc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f64:	f000 f914 	bl	8001190 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000f68:	f000 f8e8 	bl	800113c <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000f6c:	f000 f87e 	bl	800106c <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8000f70:	f000 f8ba 	bl	80010e8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT (& huart2 , &data , 1);
 8000f74:	2201      	movs	r2, #1
 8000f76:	490f      	ldr	r1, [pc, #60]	@ (8000fb4 <main+0x5c>)
 8000f78:	480f      	ldr	r0, [pc, #60]	@ (8000fb8 <main+0x60>)
 8000f7a:	f002 f98c 	bl	8003296 <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT (& huart1 , &data , 1);
 8000f7e:	2201      	movs	r2, #1
 8000f80:	490c      	ldr	r1, [pc, #48]	@ (8000fb4 <main+0x5c>)
 8000f82:	480e      	ldr	r0, [pc, #56]	@ (8000fbc <main+0x64>)
 8000f84:	f002 f987 	bl	8003296 <HAL_UART_Receive_IT>
  HAL_ADC_Start(&hadc1);
 8000f88:	480d      	ldr	r0, [pc, #52]	@ (8000fc0 <main+0x68>)
 8000f8a:	f000 fe27 	bl	8001bdc <HAL_ADC_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(flag == 1){
 8000f8e:	4b0d      	ldr	r3, [pc, #52]	@ (8000fc4 <main+0x6c>)
 8000f90:	781b      	ldrb	r3, [r3, #0]
 8000f92:	2b01      	cmp	r3, #1
 8000f94:	d108      	bne.n	8000fa8 <main+0x50>
		  HAL_GPIO_TogglePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin); // DEBUG
 8000f96:	2101      	movs	r1, #1
 8000f98:	480b      	ldr	r0, [pc, #44]	@ (8000fc8 <main+0x70>)
 8000f9a:	f001 fbc1 	bl	8002720 <HAL_GPIO_TogglePin>
		  command_parser_fsm ();
 8000f9e:	f000 f99f 	bl	80012e0 <command_parser_fsm>
	  	  flag = 0;
 8000fa2:	4b08      	ldr	r3, [pc, #32]	@ (8000fc4 <main+0x6c>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	701a      	strb	r2, [r3, #0]
	  }
  	  uart_communiation_fsm ();
 8000fa8:	f000 fa24 	bl	80013f4 <uart_communiation_fsm>
  	  HAL_Delay(10);
 8000fac:	200a      	movs	r0, #10
 8000fae:	f000 fd19 	bl	80019e4 <HAL_Delay>
	  if(flag == 1){
 8000fb2:	e7ec      	b.n	8000f8e <main+0x36>
 8000fb4:	200002d4 	.word	0x200002d4
 8000fb8:	2000026c 	.word	0x2000026c
 8000fbc:	20000224 	.word	0x20000224
 8000fc0:	200001f4 	.word	0x200001f4
 8000fc4:	200002d3 	.word	0x200002d3
 8000fc8:	40010c00 	.word	0x40010c00

08000fcc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b094      	sub	sp, #80	@ 0x50
 8000fd0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fd2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000fd6:	2228      	movs	r2, #40	@ 0x28
 8000fd8:	2100      	movs	r1, #0
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f003 fc6b 	bl	80048b6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fe0:	f107 0314 	add.w	r3, r7, #20
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	601a      	str	r2, [r3, #0]
 8000fe8:	605a      	str	r2, [r3, #4]
 8000fea:	609a      	str	r2, [r3, #8]
 8000fec:	60da      	str	r2, [r3, #12]
 8000fee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ff0:	1d3b      	adds	r3, r7, #4
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	601a      	str	r2, [r3, #0]
 8000ff6:	605a      	str	r2, [r3, #4]
 8000ff8:	609a      	str	r2, [r3, #8]
 8000ffa:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ffc:	2302      	movs	r3, #2
 8000ffe:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001000:	2301      	movs	r3, #1
 8001002:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001004:	2310      	movs	r3, #16
 8001006:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001008:	2300      	movs	r3, #0
 800100a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800100c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001010:	4618      	mov	r0, r3
 8001012:	f001 fb9f 	bl	8002754 <HAL_RCC_OscConfig>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d001      	beq.n	8001020 <SystemClock_Config+0x54>
  {
    Error_Handler();
 800101c:	f000 fa4a 	bl	80014b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001020:	230f      	movs	r3, #15
 8001022:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001024:	2300      	movs	r3, #0
 8001026:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001028:	2300      	movs	r3, #0
 800102a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800102c:	2300      	movs	r3, #0
 800102e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001030:	2300      	movs	r3, #0
 8001032:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001034:	f107 0314 	add.w	r3, r7, #20
 8001038:	2100      	movs	r1, #0
 800103a:	4618      	mov	r0, r3
 800103c:	f001 fe0c 	bl	8002c58 <HAL_RCC_ClockConfig>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	d001      	beq.n	800104a <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8001046:	f000 fa35 	bl	80014b4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800104a:	2302      	movs	r3, #2
 800104c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 800104e:	2300      	movs	r3, #0
 8001050:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001052:	1d3b      	adds	r3, r7, #4
 8001054:	4618      	mov	r0, r3
 8001056:	f001 ff8d 	bl	8002f74 <HAL_RCCEx_PeriphCLKConfig>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d001      	beq.n	8001064 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001060:	f000 fa28 	bl	80014b4 <Error_Handler>
  }
}
 8001064:	bf00      	nop
 8001066:	3750      	adds	r7, #80	@ 0x50
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}

0800106c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b084      	sub	sp, #16
 8001070:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001072:	1d3b      	adds	r3, r7, #4
 8001074:	2200      	movs	r2, #0
 8001076:	601a      	str	r2, [r3, #0]
 8001078:	605a      	str	r2, [r3, #4]
 800107a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800107c:	4b18      	ldr	r3, [pc, #96]	@ (80010e0 <MX_ADC1_Init+0x74>)
 800107e:	4a19      	ldr	r2, [pc, #100]	@ (80010e4 <MX_ADC1_Init+0x78>)
 8001080:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001082:	4b17      	ldr	r3, [pc, #92]	@ (80010e0 <MX_ADC1_Init+0x74>)
 8001084:	2200      	movs	r2, #0
 8001086:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001088:	4b15      	ldr	r3, [pc, #84]	@ (80010e0 <MX_ADC1_Init+0x74>)
 800108a:	2201      	movs	r2, #1
 800108c:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800108e:	4b14      	ldr	r3, [pc, #80]	@ (80010e0 <MX_ADC1_Init+0x74>)
 8001090:	2200      	movs	r2, #0
 8001092:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001094:	4b12      	ldr	r3, [pc, #72]	@ (80010e0 <MX_ADC1_Init+0x74>)
 8001096:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 800109a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800109c:	4b10      	ldr	r3, [pc, #64]	@ (80010e0 <MX_ADC1_Init+0x74>)
 800109e:	2200      	movs	r2, #0
 80010a0:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80010a2:	4b0f      	ldr	r3, [pc, #60]	@ (80010e0 <MX_ADC1_Init+0x74>)
 80010a4:	2201      	movs	r2, #1
 80010a6:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010a8:	480d      	ldr	r0, [pc, #52]	@ (80010e0 <MX_ADC1_Init+0x74>)
 80010aa:	f000 fcbf 	bl	8001a2c <HAL_ADC_Init>
 80010ae:	4603      	mov	r3, r0
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d001      	beq.n	80010b8 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80010b4:	f000 f9fe 	bl	80014b4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80010b8:	2300      	movs	r3, #0
 80010ba:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010bc:	2301      	movs	r3, #1
 80010be:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80010c0:	2300      	movs	r3, #0
 80010c2:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010c4:	1d3b      	adds	r3, r7, #4
 80010c6:	4619      	mov	r1, r3
 80010c8:	4805      	ldr	r0, [pc, #20]	@ (80010e0 <MX_ADC1_Init+0x74>)
 80010ca:	f000 fe41 	bl	8001d50 <HAL_ADC_ConfigChannel>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80010d4:	f000 f9ee 	bl	80014b4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010d8:	bf00      	nop
 80010da:	3710      	adds	r7, #16
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	200001f4 	.word	0x200001f4
 80010e4:	40012400 	.word	0x40012400

080010e8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80010ec:	4b11      	ldr	r3, [pc, #68]	@ (8001134 <MX_USART1_UART_Init+0x4c>)
 80010ee:	4a12      	ldr	r2, [pc, #72]	@ (8001138 <MX_USART1_UART_Init+0x50>)
 80010f0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80010f2:	4b10      	ldr	r3, [pc, #64]	@ (8001134 <MX_USART1_UART_Init+0x4c>)
 80010f4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80010f8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80010fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001134 <MX_USART1_UART_Init+0x4c>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001100:	4b0c      	ldr	r3, [pc, #48]	@ (8001134 <MX_USART1_UART_Init+0x4c>)
 8001102:	2200      	movs	r2, #0
 8001104:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001106:	4b0b      	ldr	r3, [pc, #44]	@ (8001134 <MX_USART1_UART_Init+0x4c>)
 8001108:	2200      	movs	r2, #0
 800110a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800110c:	4b09      	ldr	r3, [pc, #36]	@ (8001134 <MX_USART1_UART_Init+0x4c>)
 800110e:	220c      	movs	r2, #12
 8001110:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001112:	4b08      	ldr	r3, [pc, #32]	@ (8001134 <MX_USART1_UART_Init+0x4c>)
 8001114:	2200      	movs	r2, #0
 8001116:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001118:	4b06      	ldr	r3, [pc, #24]	@ (8001134 <MX_USART1_UART_Init+0x4c>)
 800111a:	2200      	movs	r2, #0
 800111c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800111e:	4805      	ldr	r0, [pc, #20]	@ (8001134 <MX_USART1_UART_Init+0x4c>)
 8001120:	f001 ffde 	bl	80030e0 <HAL_UART_Init>
 8001124:	4603      	mov	r3, r0
 8001126:	2b00      	cmp	r3, #0
 8001128:	d001      	beq.n	800112e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800112a:	f000 f9c3 	bl	80014b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800112e:	bf00      	nop
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	20000224 	.word	0x20000224
 8001138:	40013800 	.word	0x40013800

0800113c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001140:	4b11      	ldr	r3, [pc, #68]	@ (8001188 <MX_USART2_UART_Init+0x4c>)
 8001142:	4a12      	ldr	r2, [pc, #72]	@ (800118c <MX_USART2_UART_Init+0x50>)
 8001144:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001146:	4b10      	ldr	r3, [pc, #64]	@ (8001188 <MX_USART2_UART_Init+0x4c>)
 8001148:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800114c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800114e:	4b0e      	ldr	r3, [pc, #56]	@ (8001188 <MX_USART2_UART_Init+0x4c>)
 8001150:	2200      	movs	r2, #0
 8001152:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001154:	4b0c      	ldr	r3, [pc, #48]	@ (8001188 <MX_USART2_UART_Init+0x4c>)
 8001156:	2200      	movs	r2, #0
 8001158:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800115a:	4b0b      	ldr	r3, [pc, #44]	@ (8001188 <MX_USART2_UART_Init+0x4c>)
 800115c:	2200      	movs	r2, #0
 800115e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001160:	4b09      	ldr	r3, [pc, #36]	@ (8001188 <MX_USART2_UART_Init+0x4c>)
 8001162:	220c      	movs	r2, #12
 8001164:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001166:	4b08      	ldr	r3, [pc, #32]	@ (8001188 <MX_USART2_UART_Init+0x4c>)
 8001168:	2200      	movs	r2, #0
 800116a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800116c:	4b06      	ldr	r3, [pc, #24]	@ (8001188 <MX_USART2_UART_Init+0x4c>)
 800116e:	2200      	movs	r2, #0
 8001170:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001172:	4805      	ldr	r0, [pc, #20]	@ (8001188 <MX_USART2_UART_Init+0x4c>)
 8001174:	f001 ffb4 	bl	80030e0 <HAL_UART_Init>
 8001178:	4603      	mov	r3, r0
 800117a:	2b00      	cmp	r3, #0
 800117c:	d001      	beq.n	8001182 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800117e:	f000 f999 	bl	80014b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001182:	bf00      	nop
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	2000026c 	.word	0x2000026c
 800118c:	40004400 	.word	0x40004400

08001190 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b086      	sub	sp, #24
 8001194:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001196:	f107 0308 	add.w	r3, r7, #8
 800119a:	2200      	movs	r2, #0
 800119c:	601a      	str	r2, [r3, #0]
 800119e:	605a      	str	r2, [r3, #4]
 80011a0:	609a      	str	r2, [r3, #8]
 80011a2:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011a4:	4b20      	ldr	r3, [pc, #128]	@ (8001228 <MX_GPIO_Init+0x98>)
 80011a6:	699b      	ldr	r3, [r3, #24]
 80011a8:	4a1f      	ldr	r2, [pc, #124]	@ (8001228 <MX_GPIO_Init+0x98>)
 80011aa:	f043 0304 	orr.w	r3, r3, #4
 80011ae:	6193      	str	r3, [r2, #24]
 80011b0:	4b1d      	ldr	r3, [pc, #116]	@ (8001228 <MX_GPIO_Init+0x98>)
 80011b2:	699b      	ldr	r3, [r3, #24]
 80011b4:	f003 0304 	and.w	r3, r3, #4
 80011b8:	607b      	str	r3, [r7, #4]
 80011ba:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011bc:	4b1a      	ldr	r3, [pc, #104]	@ (8001228 <MX_GPIO_Init+0x98>)
 80011be:	699b      	ldr	r3, [r3, #24]
 80011c0:	4a19      	ldr	r2, [pc, #100]	@ (8001228 <MX_GPIO_Init+0x98>)
 80011c2:	f043 0308 	orr.w	r3, r3, #8
 80011c6:	6193      	str	r3, [r2, #24]
 80011c8:	4b17      	ldr	r3, [pc, #92]	@ (8001228 <MX_GPIO_Init+0x98>)
 80011ca:	699b      	ldr	r3, [r3, #24]
 80011cc:	f003 0308 	and.w	r3, r3, #8
 80011d0:	603b      	str	r3, [r7, #0]
 80011d2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 80011d4:	2200      	movs	r2, #0
 80011d6:	2120      	movs	r1, #32
 80011d8:	4814      	ldr	r0, [pc, #80]	@ (800122c <MX_GPIO_Init+0x9c>)
 80011da:	f001 fa89 	bl	80026f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 80011de:	2200      	movs	r2, #0
 80011e0:	2101      	movs	r1, #1
 80011e2:	4813      	ldr	r0, [pc, #76]	@ (8001230 <MX_GPIO_Init+0xa0>)
 80011e4:	f001 fa84 	bl	80026f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_RED_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin;
 80011e8:	2320      	movs	r3, #32
 80011ea:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011ec:	2301      	movs	r3, #1
 80011ee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f0:	2300      	movs	r3, #0
 80011f2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f4:	2302      	movs	r3, #2
 80011f6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(LED_RED_GPIO_Port, &GPIO_InitStruct);
 80011f8:	f107 0308 	add.w	r3, r7, #8
 80011fc:	4619      	mov	r1, r3
 80011fe:	480b      	ldr	r0, [pc, #44]	@ (800122c <MX_GPIO_Init+0x9c>)
 8001200:	f001 f8fa 	bl	80023f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8001204:	2301      	movs	r3, #1
 8001206:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001208:	2301      	movs	r3, #1
 800120a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120c:	2300      	movs	r3, #0
 800120e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001210:	2302      	movs	r3, #2
 8001212:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8001214:	f107 0308 	add.w	r3, r7, #8
 8001218:	4619      	mov	r1, r3
 800121a:	4805      	ldr	r0, [pc, #20]	@ (8001230 <MX_GPIO_Init+0xa0>)
 800121c:	f001 f8ec 	bl	80023f8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001220:	bf00      	nop
 8001222:	3718      	adds	r7, #24
 8001224:	46bd      	mov	sp, r7
 8001226:	bd80      	pop	{r7, pc}
 8001228:	40021000 	.word	0x40021000
 800122c:	40010800 	.word	0x40010800
 8001230:	40010c00 	.word	0x40010c00

08001234 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback ( UART_HandleTypeDef * huart ){
 8001234:	b580      	push	{r7, lr}
 8001236:	b082      	sub	sp, #8
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
	if(huart -> Instance == USART2 ){ // SEND TO VIRTUAL TERMINAL
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	4a1f      	ldr	r2, [pc, #124]	@ (80012c0 <HAL_UART_RxCpltCallback+0x8c>)
 8001242:	4293      	cmp	r3, r2
 8001244:	d119      	bne.n	800127a <HAL_UART_RxCpltCallback+0x46>
		buffer[ index_buffer ++] = data ;
 8001246:	4b1f      	ldr	r3, [pc, #124]	@ (80012c4 <HAL_UART_RxCpltCallback+0x90>)
 8001248:	781b      	ldrb	r3, [r3, #0]
 800124a:	1c5a      	adds	r2, r3, #1
 800124c:	b2d1      	uxtb	r1, r2
 800124e:	4a1d      	ldr	r2, [pc, #116]	@ (80012c4 <HAL_UART_RxCpltCallback+0x90>)
 8001250:	7011      	strb	r1, [r2, #0]
 8001252:	461a      	mov	r2, r3
 8001254:	4b1c      	ldr	r3, [pc, #112]	@ (80012c8 <HAL_UART_RxCpltCallback+0x94>)
 8001256:	7819      	ldrb	r1, [r3, #0]
 8001258:	4b1c      	ldr	r3, [pc, #112]	@ (80012cc <HAL_UART_RxCpltCallback+0x98>)
 800125a:	5499      	strb	r1, [r3, r2]
		if( index_buffer == MAX_BUFFER_SIZE)
 800125c:	4b19      	ldr	r3, [pc, #100]	@ (80012c4 <HAL_UART_RxCpltCallback+0x90>)
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	2b1e      	cmp	r3, #30
 8001262:	d102      	bne.n	800126a <HAL_UART_RxCpltCallback+0x36>
			index_buffer = 0;
 8001264:	4b17      	ldr	r3, [pc, #92]	@ (80012c4 <HAL_UART_RxCpltCallback+0x90>)
 8001266:	2200      	movs	r2, #0
 8001268:	701a      	strb	r2, [r3, #0]
		flag = 1;
 800126a:	4b19      	ldr	r3, [pc, #100]	@ (80012d0 <HAL_UART_RxCpltCallback+0x9c>)
 800126c:	2201      	movs	r2, #1
 800126e:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart2, &data, 1);
 8001270:	2201      	movs	r2, #1
 8001272:	4915      	ldr	r1, [pc, #84]	@ (80012c8 <HAL_UART_RxCpltCallback+0x94>)
 8001274:	4817      	ldr	r0, [pc, #92]	@ (80012d4 <HAL_UART_RxCpltCallback+0xa0>)
 8001276:	f002 f80e 	bl	8003296 <HAL_UART_Receive_IT>
	}
	if(huart -> Instance == USART1 ){ // RECEIVE FORM COMPIM
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	4a16      	ldr	r2, [pc, #88]	@ (80012d8 <HAL_UART_RxCpltCallback+0xa4>)
 8001280:	4293      	cmp	r3, r2
 8001282:	d119      	bne.n	80012b8 <HAL_UART_RxCpltCallback+0x84>
		buffer [ index_buffer ++] = data ;
 8001284:	4b0f      	ldr	r3, [pc, #60]	@ (80012c4 <HAL_UART_RxCpltCallback+0x90>)
 8001286:	781b      	ldrb	r3, [r3, #0]
 8001288:	1c5a      	adds	r2, r3, #1
 800128a:	b2d1      	uxtb	r1, r2
 800128c:	4a0d      	ldr	r2, [pc, #52]	@ (80012c4 <HAL_UART_RxCpltCallback+0x90>)
 800128e:	7011      	strb	r1, [r2, #0]
 8001290:	461a      	mov	r2, r3
 8001292:	4b0d      	ldr	r3, [pc, #52]	@ (80012c8 <HAL_UART_RxCpltCallback+0x94>)
 8001294:	7819      	ldrb	r1, [r3, #0]
 8001296:	4b0d      	ldr	r3, [pc, #52]	@ (80012cc <HAL_UART_RxCpltCallback+0x98>)
 8001298:	5499      	strb	r1, [r3, r2]
		if( index_buffer == MAX_BUFFER_SIZE)
 800129a:	4b0a      	ldr	r3, [pc, #40]	@ (80012c4 <HAL_UART_RxCpltCallback+0x90>)
 800129c:	781b      	ldrb	r3, [r3, #0]
 800129e:	2b1e      	cmp	r3, #30
 80012a0:	d102      	bne.n	80012a8 <HAL_UART_RxCpltCallback+0x74>
			index_buffer = 0;
 80012a2:	4b08      	ldr	r3, [pc, #32]	@ (80012c4 <HAL_UART_RxCpltCallback+0x90>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	701a      	strb	r2, [r3, #0]
		flag = 1;
 80012a8:	4b09      	ldr	r3, [pc, #36]	@ (80012d0 <HAL_UART_RxCpltCallback+0x9c>)
 80012aa:	2201      	movs	r2, #1
 80012ac:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart1, &data, 1);
 80012ae:	2201      	movs	r2, #1
 80012b0:	4905      	ldr	r1, [pc, #20]	@ (80012c8 <HAL_UART_RxCpltCallback+0x94>)
 80012b2:	480a      	ldr	r0, [pc, #40]	@ (80012dc <HAL_UART_RxCpltCallback+0xa8>)
 80012b4:	f001 ffef 	bl	8003296 <HAL_UART_Receive_IT>
	}
}
 80012b8:	bf00      	nop
 80012ba:	3708      	adds	r7, #8
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	40004400 	.word	0x40004400
 80012c4:	200002d2 	.word	0x200002d2
 80012c8:	200002d4 	.word	0x200002d4
 80012cc:	200002b4 	.word	0x200002b4
 80012d0:	200002d3 	.word	0x200002d3
 80012d4:	2000026c 	.word	0x2000026c
 80012d8:	40013800 	.word	0x40013800
 80012dc:	20000224 	.word	0x20000224

080012e0 <command_parser_fsm>:
void command_parser_fsm (){
 80012e0:	b580      	push	{r7, lr}
 80012e2:	af00      	add	r7, sp, #0
	buffer[index_buffer] = '\0';
 80012e4:	4b34      	ldr	r3, [pc, #208]	@ (80013b8 <command_parser_fsm+0xd8>)
 80012e6:	781b      	ldrb	r3, [r3, #0]
 80012e8:	461a      	mov	r2, r3
 80012ea:	4b34      	ldr	r3, [pc, #208]	@ (80013bc <command_parser_fsm+0xdc>)
 80012ec:	2100      	movs	r1, #0
 80012ee:	5499      	strb	r1, [r3, r2]
	if(!strcmp((char *) buffer, "!RST#")){
 80012f0:	4933      	ldr	r1, [pc, #204]	@ (80013c0 <command_parser_fsm+0xe0>)
 80012f2:	4832      	ldr	r0, [pc, #200]	@ (80013bc <command_parser_fsm+0xdc>)
 80012f4:	f7fe ff2c 	bl	8000150 <strcmp>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d12e      	bne.n	800135c <command_parser_fsm+0x7c>
		status = RST;
 80012fe:	4b31      	ldr	r3, [pc, #196]	@ (80013c4 <command_parser_fsm+0xe4>)
 8001300:	2201      	movs	r2, #1
 8001302:	701a      	strb	r2, [r3, #0]
		ADC_value = (float)(HAL_ADC_GetValue (& hadc1 ) * 5) / 4096;
 8001304:	4830      	ldr	r0, [pc, #192]	@ (80013c8 <command_parser_fsm+0xe8>)
 8001306:	f000 fd17 	bl	8001d38 <HAL_ADC_GetValue>
 800130a:	4602      	mov	r2, r0
 800130c:	4613      	mov	r3, r2
 800130e:	009b      	lsls	r3, r3, #2
 8001310:	4413      	add	r3, r2
 8001312:	4618      	mov	r0, r3
 8001314:	f7ff fc78 	bl	8000c08 <__aeabi_ui2f>
 8001318:	4603      	mov	r3, r0
 800131a:	f04f 418b 	mov.w	r1, #1166016512	@ 0x45800000
 800131e:	4618      	mov	r0, r3
 8001320:	f7ff fd7e 	bl	8000e20 <__aeabi_fdiv>
 8001324:	4603      	mov	r3, r0
 8001326:	461a      	mov	r2, r3
 8001328:	4b28      	ldr	r3, [pc, #160]	@ (80013cc <command_parser_fsm+0xec>)
 800132a:	601a      	str	r2, [r3, #0]
		sprintf (message , "ADC_value: %0.2f \r\n", ADC_value );
 800132c:	4b27      	ldr	r3, [pc, #156]	@ (80013cc <command_parser_fsm+0xec>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	4618      	mov	r0, r3
 8001332:	f7ff f883 	bl	800043c <__aeabi_f2d>
 8001336:	4602      	mov	r2, r0
 8001338:	460b      	mov	r3, r1
 800133a:	4925      	ldr	r1, [pc, #148]	@ (80013d0 <command_parser_fsm+0xf0>)
 800133c:	4825      	ldr	r0, [pc, #148]	@ (80013d4 <command_parser_fsm+0xf4>)
 800133e:	f003 fa57 	bl	80047f0 <siprintf>
		timer = HAL_GetTick();
 8001342:	f000 fb45 	bl	80019d0 <HAL_GetTick>
 8001346:	4603      	mov	r3, r0
 8001348:	4a23      	ldr	r2, [pc, #140]	@ (80013d8 <command_parser_fsm+0xf8>)
 800134a:	6013      	str	r3, [r2, #0]
		command_data = ADC_value;
 800134c:	4b1f      	ldr	r3, [pc, #124]	@ (80013cc <command_parser_fsm+0xec>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	4a22      	ldr	r2, [pc, #136]	@ (80013dc <command_parser_fsm+0xfc>)
 8001352:	6013      	str	r3, [r2, #0]
		command_flag  = 1;
 8001354:	4b22      	ldr	r3, [pc, #136]	@ (80013e0 <command_parser_fsm+0x100>)
 8001356:	2201      	movs	r2, #1
 8001358:	701a      	strb	r2, [r3, #0]
 800135a:	e018      	b.n	800138e <command_parser_fsm+0xae>
	}
	else if(!strcmp((char *) buffer, "!OK#")){
 800135c:	4921      	ldr	r1, [pc, #132]	@ (80013e4 <command_parser_fsm+0x104>)
 800135e:	4817      	ldr	r0, [pc, #92]	@ (80013bc <command_parser_fsm+0xdc>)
 8001360:	f7fe fef6 	bl	8000150 <strcmp>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d106      	bne.n	8001378 <command_parser_fsm+0x98>
		status = OK;
 800136a:	4b16      	ldr	r3, [pc, #88]	@ (80013c4 <command_parser_fsm+0xe4>)
 800136c:	2202      	movs	r2, #2
 800136e:	701a      	strb	r2, [r3, #0]
		command_flag = 0;
 8001370:	4b1b      	ldr	r3, [pc, #108]	@ (80013e0 <command_parser_fsm+0x100>)
 8001372:	2200      	movs	r2, #0
 8001374:	701a      	strb	r2, [r3, #0]
 8001376:	e00a      	b.n	800138e <command_parser_fsm+0xae>
	}
	else if(!strcmp((char *) buffer, "test")){
 8001378:	491b      	ldr	r1, [pc, #108]	@ (80013e8 <command_parser_fsm+0x108>)
 800137a:	4810      	ldr	r0, [pc, #64]	@ (80013bc <command_parser_fsm+0xdc>)
 800137c:	f7fe fee8 	bl	8000150 <strcmp>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d103      	bne.n	800138e <command_parser_fsm+0xae>
		sprintf (message , "GOODBYE TEACHER...\r\n" );
 8001386:	4919      	ldr	r1, [pc, #100]	@ (80013ec <command_parser_fsm+0x10c>)
 8001388:	4812      	ldr	r0, [pc, #72]	@ (80013d4 <command_parser_fsm+0xf4>)
 800138a:	f003 fa31 	bl	80047f0 <siprintf>
	}
	HAL_UART_Transmit (& huart2, (uint8_t *) message, strlen(message), 1000) ;
 800138e:	4811      	ldr	r0, [pc, #68]	@ (80013d4 <command_parser_fsm+0xf4>)
 8001390:	f7fe fee8 	bl	8000164 <strlen>
 8001394:	4603      	mov	r3, r0
 8001396:	b29a      	uxth	r2, r3
 8001398:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800139c:	490d      	ldr	r1, [pc, #52]	@ (80013d4 <command_parser_fsm+0xf4>)
 800139e:	4814      	ldr	r0, [pc, #80]	@ (80013f0 <command_parser_fsm+0x110>)
 80013a0:	f001 feee 	bl	8003180 <HAL_UART_Transmit>
    memset(buffer, 0, MAX_BUFFER_SIZE);
 80013a4:	221e      	movs	r2, #30
 80013a6:	2100      	movs	r1, #0
 80013a8:	4804      	ldr	r0, [pc, #16]	@ (80013bc <command_parser_fsm+0xdc>)
 80013aa:	f003 fa84 	bl	80048b6 <memset>
    index_buffer = 0;
 80013ae:	4b02      	ldr	r3, [pc, #8]	@ (80013b8 <command_parser_fsm+0xd8>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	701a      	strb	r2, [r3, #0]
}
 80013b4:	bf00      	nop
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	200002d2 	.word	0x200002d2
 80013bc:	200002b4 	.word	0x200002b4
 80013c0:	08006a78 	.word	0x08006a78
 80013c4:	200002d5 	.word	0x200002d5
 80013c8:	200001f4 	.word	0x200001f4
 80013cc:	20000000 	.word	0x20000000
 80013d0:	08006a80 	.word	0x08006a80
 80013d4:	200002dc 	.word	0x200002dc
 80013d8:	200002d8 	.word	0x200002d8
 80013dc:	200002fc 	.word	0x200002fc
 80013e0:	200002fa 	.word	0x200002fa
 80013e4:	08006a94 	.word	0x08006a94
 80013e8:	08006a9c 	.word	0x08006a9c
 80013ec:	08006aa4 	.word	0x08006aa4
 80013f0:	2000026c 	.word	0x2000026c

080013f4 <uart_communiation_fsm>:
void uart_communiation_fsm(){
 80013f4:	b580      	push	{r7, lr}
 80013f6:	af00      	add	r7, sp, #0
	switch (status){
 80013f8:	4b25      	ldr	r3, [pc, #148]	@ (8001490 <uart_communiation_fsm+0x9c>)
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	2b01      	cmp	r3, #1
 80013fe:	d002      	beq.n	8001406 <uart_communiation_fsm+0x12>
 8001400:	2b02      	cmp	r3, #2
 8001402:	d02e      	beq.n	8001462 <uart_communiation_fsm+0x6e>
			sprintf (message , "STOP SEND \r\n");
			HAL_UART_Transmit (& huart2, (uint8_t *) message, strlen(message), 1000) ;
			status = WAITING_COMMAND;
			break;
		default:
			break;
 8001404:	e041      	b.n	800148a <uart_communiation_fsm+0x96>
			if(command_flag == 1){
 8001406:	4b23      	ldr	r3, [pc, #140]	@ (8001494 <uart_communiation_fsm+0xa0>)
 8001408:	781b      	ldrb	r3, [r3, #0]
 800140a:	2b01      	cmp	r3, #1
 800140c:	d13c      	bne.n	8001488 <uart_communiation_fsm+0x94>
				if(HAL_GetTick() - timer >= 3000){
 800140e:	f000 fadf 	bl	80019d0 <HAL_GetTick>
 8001412:	4602      	mov	r2, r0
 8001414:	4b20      	ldr	r3, [pc, #128]	@ (8001498 <uart_communiation_fsm+0xa4>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	1ad3      	subs	r3, r2, r3
 800141a:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 800141e:	4293      	cmp	r3, r2
 8001420:	d932      	bls.n	8001488 <uart_communiation_fsm+0x94>
					HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 8001422:	2120      	movs	r1, #32
 8001424:	481d      	ldr	r0, [pc, #116]	@ (800149c <uart_communiation_fsm+0xa8>)
 8001426:	f001 f97b 	bl	8002720 <HAL_GPIO_TogglePin>
					timer = HAL_GetTick();
 800142a:	f000 fad1 	bl	80019d0 <HAL_GetTick>
 800142e:	4603      	mov	r3, r0
 8001430:	4a19      	ldr	r2, [pc, #100]	@ (8001498 <uart_communiation_fsm+0xa4>)
 8001432:	6013      	str	r3, [r2, #0]
					sprintf (message , "ADC_value: %0.2f \r\n", command_data );
 8001434:	4b1a      	ldr	r3, [pc, #104]	@ (80014a0 <uart_communiation_fsm+0xac>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	4618      	mov	r0, r3
 800143a:	f7fe ffff 	bl	800043c <__aeabi_f2d>
 800143e:	4602      	mov	r2, r0
 8001440:	460b      	mov	r3, r1
 8001442:	4918      	ldr	r1, [pc, #96]	@ (80014a4 <uart_communiation_fsm+0xb0>)
 8001444:	4818      	ldr	r0, [pc, #96]	@ (80014a8 <uart_communiation_fsm+0xb4>)
 8001446:	f003 f9d3 	bl	80047f0 <siprintf>
					HAL_UART_Transmit (& huart2, (uint8_t *) message, strlen(message), 1000) ;
 800144a:	4817      	ldr	r0, [pc, #92]	@ (80014a8 <uart_communiation_fsm+0xb4>)
 800144c:	f7fe fe8a 	bl	8000164 <strlen>
 8001450:	4603      	mov	r3, r0
 8001452:	b29a      	uxth	r2, r3
 8001454:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001458:	4913      	ldr	r1, [pc, #76]	@ (80014a8 <uart_communiation_fsm+0xb4>)
 800145a:	4814      	ldr	r0, [pc, #80]	@ (80014ac <uart_communiation_fsm+0xb8>)
 800145c:	f001 fe90 	bl	8003180 <HAL_UART_Transmit>
			break;
 8001460:	e012      	b.n	8001488 <uart_communiation_fsm+0x94>
			sprintf (message , "STOP SEND \r\n");
 8001462:	4913      	ldr	r1, [pc, #76]	@ (80014b0 <uart_communiation_fsm+0xbc>)
 8001464:	4810      	ldr	r0, [pc, #64]	@ (80014a8 <uart_communiation_fsm+0xb4>)
 8001466:	f003 f9c3 	bl	80047f0 <siprintf>
			HAL_UART_Transmit (& huart2, (uint8_t *) message, strlen(message), 1000) ;
 800146a:	480f      	ldr	r0, [pc, #60]	@ (80014a8 <uart_communiation_fsm+0xb4>)
 800146c:	f7fe fe7a 	bl	8000164 <strlen>
 8001470:	4603      	mov	r3, r0
 8001472:	b29a      	uxth	r2, r3
 8001474:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001478:	490b      	ldr	r1, [pc, #44]	@ (80014a8 <uart_communiation_fsm+0xb4>)
 800147a:	480c      	ldr	r0, [pc, #48]	@ (80014ac <uart_communiation_fsm+0xb8>)
 800147c:	f001 fe80 	bl	8003180 <HAL_UART_Transmit>
			status = WAITING_COMMAND;
 8001480:	4b03      	ldr	r3, [pc, #12]	@ (8001490 <uart_communiation_fsm+0x9c>)
 8001482:	2200      	movs	r2, #0
 8001484:	701a      	strb	r2, [r3, #0]
			break;
 8001486:	e000      	b.n	800148a <uart_communiation_fsm+0x96>
			break;
 8001488:	bf00      	nop
	}
}
 800148a:	bf00      	nop
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	200002d5 	.word	0x200002d5
 8001494:	200002fa 	.word	0x200002fa
 8001498:	200002d8 	.word	0x200002d8
 800149c:	40010800 	.word	0x40010800
 80014a0:	200002fc 	.word	0x200002fc
 80014a4:	08006a80 	.word	0x08006a80
 80014a8:	200002dc 	.word	0x200002dc
 80014ac:	2000026c 	.word	0x2000026c
 80014b0:	08006abc 	.word	0x08006abc

080014b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014b4:	b480      	push	{r7}
 80014b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014b8:	b672      	cpsid	i
}
 80014ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014bc:	bf00      	nop
 80014be:	e7fd      	b.n	80014bc <Error_Handler+0x8>

080014c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	b085      	sub	sp, #20
 80014c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80014c6:	4b15      	ldr	r3, [pc, #84]	@ (800151c <HAL_MspInit+0x5c>)
 80014c8:	699b      	ldr	r3, [r3, #24]
 80014ca:	4a14      	ldr	r2, [pc, #80]	@ (800151c <HAL_MspInit+0x5c>)
 80014cc:	f043 0301 	orr.w	r3, r3, #1
 80014d0:	6193      	str	r3, [r2, #24]
 80014d2:	4b12      	ldr	r3, [pc, #72]	@ (800151c <HAL_MspInit+0x5c>)
 80014d4:	699b      	ldr	r3, [r3, #24]
 80014d6:	f003 0301 	and.w	r3, r3, #1
 80014da:	60bb      	str	r3, [r7, #8]
 80014dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014de:	4b0f      	ldr	r3, [pc, #60]	@ (800151c <HAL_MspInit+0x5c>)
 80014e0:	69db      	ldr	r3, [r3, #28]
 80014e2:	4a0e      	ldr	r2, [pc, #56]	@ (800151c <HAL_MspInit+0x5c>)
 80014e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014e8:	61d3      	str	r3, [r2, #28]
 80014ea:	4b0c      	ldr	r3, [pc, #48]	@ (800151c <HAL_MspInit+0x5c>)
 80014ec:	69db      	ldr	r3, [r3, #28]
 80014ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014f2:	607b      	str	r3, [r7, #4]
 80014f4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80014f6:	4b0a      	ldr	r3, [pc, #40]	@ (8001520 <HAL_MspInit+0x60>)
 80014f8:	685b      	ldr	r3, [r3, #4]
 80014fa:	60fb      	str	r3, [r7, #12]
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001502:	60fb      	str	r3, [r7, #12]
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800150a:	60fb      	str	r3, [r7, #12]
 800150c:	4a04      	ldr	r2, [pc, #16]	@ (8001520 <HAL_MspInit+0x60>)
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001512:	bf00      	nop
 8001514:	3714      	adds	r7, #20
 8001516:	46bd      	mov	sp, r7
 8001518:	bc80      	pop	{r7}
 800151a:	4770      	bx	lr
 800151c:	40021000 	.word	0x40021000
 8001520:	40010000 	.word	0x40010000

08001524 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b088      	sub	sp, #32
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800152c:	f107 0310 	add.w	r3, r7, #16
 8001530:	2200      	movs	r2, #0
 8001532:	601a      	str	r2, [r3, #0]
 8001534:	605a      	str	r2, [r3, #4]
 8001536:	609a      	str	r2, [r3, #8]
 8001538:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	4a14      	ldr	r2, [pc, #80]	@ (8001590 <HAL_ADC_MspInit+0x6c>)
 8001540:	4293      	cmp	r3, r2
 8001542:	d121      	bne.n	8001588 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001544:	4b13      	ldr	r3, [pc, #76]	@ (8001594 <HAL_ADC_MspInit+0x70>)
 8001546:	699b      	ldr	r3, [r3, #24]
 8001548:	4a12      	ldr	r2, [pc, #72]	@ (8001594 <HAL_ADC_MspInit+0x70>)
 800154a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800154e:	6193      	str	r3, [r2, #24]
 8001550:	4b10      	ldr	r3, [pc, #64]	@ (8001594 <HAL_ADC_MspInit+0x70>)
 8001552:	699b      	ldr	r3, [r3, #24]
 8001554:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001558:	60fb      	str	r3, [r7, #12]
 800155a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800155c:	4b0d      	ldr	r3, [pc, #52]	@ (8001594 <HAL_ADC_MspInit+0x70>)
 800155e:	699b      	ldr	r3, [r3, #24]
 8001560:	4a0c      	ldr	r2, [pc, #48]	@ (8001594 <HAL_ADC_MspInit+0x70>)
 8001562:	f043 0304 	orr.w	r3, r3, #4
 8001566:	6193      	str	r3, [r2, #24]
 8001568:	4b0a      	ldr	r3, [pc, #40]	@ (8001594 <HAL_ADC_MspInit+0x70>)
 800156a:	699b      	ldr	r3, [r3, #24]
 800156c:	f003 0304 	and.w	r3, r3, #4
 8001570:	60bb      	str	r3, [r7, #8]
 8001572:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001574:	2301      	movs	r3, #1
 8001576:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001578:	2303      	movs	r3, #3
 800157a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800157c:	f107 0310 	add.w	r3, r7, #16
 8001580:	4619      	mov	r1, r3
 8001582:	4805      	ldr	r0, [pc, #20]	@ (8001598 <HAL_ADC_MspInit+0x74>)
 8001584:	f000 ff38 	bl	80023f8 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001588:	bf00      	nop
 800158a:	3720      	adds	r7, #32
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}
 8001590:	40012400 	.word	0x40012400
 8001594:	40021000 	.word	0x40021000
 8001598:	40010800 	.word	0x40010800

0800159c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b08a      	sub	sp, #40	@ 0x28
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015a4:	f107 0318 	add.w	r3, r7, #24
 80015a8:	2200      	movs	r2, #0
 80015aa:	601a      	str	r2, [r3, #0]
 80015ac:	605a      	str	r2, [r3, #4]
 80015ae:	609a      	str	r2, [r3, #8]
 80015b0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	4a3f      	ldr	r2, [pc, #252]	@ (80016b4 <HAL_UART_MspInit+0x118>)
 80015b8:	4293      	cmp	r3, r2
 80015ba:	d13a      	bne.n	8001632 <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80015bc:	4b3e      	ldr	r3, [pc, #248]	@ (80016b8 <HAL_UART_MspInit+0x11c>)
 80015be:	699b      	ldr	r3, [r3, #24]
 80015c0:	4a3d      	ldr	r2, [pc, #244]	@ (80016b8 <HAL_UART_MspInit+0x11c>)
 80015c2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015c6:	6193      	str	r3, [r2, #24]
 80015c8:	4b3b      	ldr	r3, [pc, #236]	@ (80016b8 <HAL_UART_MspInit+0x11c>)
 80015ca:	699b      	ldr	r3, [r3, #24]
 80015cc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80015d0:	617b      	str	r3, [r7, #20]
 80015d2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015d4:	4b38      	ldr	r3, [pc, #224]	@ (80016b8 <HAL_UART_MspInit+0x11c>)
 80015d6:	699b      	ldr	r3, [r3, #24]
 80015d8:	4a37      	ldr	r2, [pc, #220]	@ (80016b8 <HAL_UART_MspInit+0x11c>)
 80015da:	f043 0304 	orr.w	r3, r3, #4
 80015de:	6193      	str	r3, [r2, #24]
 80015e0:	4b35      	ldr	r3, [pc, #212]	@ (80016b8 <HAL_UART_MspInit+0x11c>)
 80015e2:	699b      	ldr	r3, [r3, #24]
 80015e4:	f003 0304 	and.w	r3, r3, #4
 80015e8:	613b      	str	r3, [r7, #16]
 80015ea:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80015ec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80015f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015f2:	2302      	movs	r3, #2
 80015f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015f6:	2303      	movs	r3, #3
 80015f8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015fa:	f107 0318 	add.w	r3, r7, #24
 80015fe:	4619      	mov	r1, r3
 8001600:	482e      	ldr	r0, [pc, #184]	@ (80016bc <HAL_UART_MspInit+0x120>)
 8001602:	f000 fef9 	bl	80023f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001606:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800160a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800160c:	2300      	movs	r3, #0
 800160e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001610:	2300      	movs	r3, #0
 8001612:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001614:	f107 0318 	add.w	r3, r7, #24
 8001618:	4619      	mov	r1, r3
 800161a:	4828      	ldr	r0, [pc, #160]	@ (80016bc <HAL_UART_MspInit+0x120>)
 800161c:	f000 feec 	bl	80023f8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001620:	2200      	movs	r2, #0
 8001622:	2100      	movs	r1, #0
 8001624:	2025      	movs	r0, #37	@ 0x25
 8001626:	f000 fdfe 	bl	8002226 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800162a:	2025      	movs	r0, #37	@ 0x25
 800162c:	f000 fe17 	bl	800225e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001630:	e03c      	b.n	80016ac <HAL_UART_MspInit+0x110>
  else if(huart->Instance==USART2)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	4a22      	ldr	r2, [pc, #136]	@ (80016c0 <HAL_UART_MspInit+0x124>)
 8001638:	4293      	cmp	r3, r2
 800163a:	d137      	bne.n	80016ac <HAL_UART_MspInit+0x110>
    __HAL_RCC_USART2_CLK_ENABLE();
 800163c:	4b1e      	ldr	r3, [pc, #120]	@ (80016b8 <HAL_UART_MspInit+0x11c>)
 800163e:	69db      	ldr	r3, [r3, #28]
 8001640:	4a1d      	ldr	r2, [pc, #116]	@ (80016b8 <HAL_UART_MspInit+0x11c>)
 8001642:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001646:	61d3      	str	r3, [r2, #28]
 8001648:	4b1b      	ldr	r3, [pc, #108]	@ (80016b8 <HAL_UART_MspInit+0x11c>)
 800164a:	69db      	ldr	r3, [r3, #28]
 800164c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001650:	60fb      	str	r3, [r7, #12]
 8001652:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001654:	4b18      	ldr	r3, [pc, #96]	@ (80016b8 <HAL_UART_MspInit+0x11c>)
 8001656:	699b      	ldr	r3, [r3, #24]
 8001658:	4a17      	ldr	r2, [pc, #92]	@ (80016b8 <HAL_UART_MspInit+0x11c>)
 800165a:	f043 0304 	orr.w	r3, r3, #4
 800165e:	6193      	str	r3, [r2, #24]
 8001660:	4b15      	ldr	r3, [pc, #84]	@ (80016b8 <HAL_UART_MspInit+0x11c>)
 8001662:	699b      	ldr	r3, [r3, #24]
 8001664:	f003 0304 	and.w	r3, r3, #4
 8001668:	60bb      	str	r3, [r7, #8]
 800166a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800166c:	2304      	movs	r3, #4
 800166e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001670:	2302      	movs	r3, #2
 8001672:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001674:	2303      	movs	r3, #3
 8001676:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001678:	f107 0318 	add.w	r3, r7, #24
 800167c:	4619      	mov	r1, r3
 800167e:	480f      	ldr	r0, [pc, #60]	@ (80016bc <HAL_UART_MspInit+0x120>)
 8001680:	f000 feba 	bl	80023f8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001684:	2308      	movs	r3, #8
 8001686:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001688:	2300      	movs	r3, #0
 800168a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800168c:	2300      	movs	r3, #0
 800168e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001690:	f107 0318 	add.w	r3, r7, #24
 8001694:	4619      	mov	r1, r3
 8001696:	4809      	ldr	r0, [pc, #36]	@ (80016bc <HAL_UART_MspInit+0x120>)
 8001698:	f000 feae 	bl	80023f8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800169c:	2200      	movs	r2, #0
 800169e:	2100      	movs	r1, #0
 80016a0:	2026      	movs	r0, #38	@ 0x26
 80016a2:	f000 fdc0 	bl	8002226 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80016a6:	2026      	movs	r0, #38	@ 0x26
 80016a8:	f000 fdd9 	bl	800225e <HAL_NVIC_EnableIRQ>
}
 80016ac:	bf00      	nop
 80016ae:	3728      	adds	r7, #40	@ 0x28
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bd80      	pop	{r7, pc}
 80016b4:	40013800 	.word	0x40013800
 80016b8:	40021000 	.word	0x40021000
 80016bc:	40010800 	.word	0x40010800
 80016c0:	40004400 	.word	0x40004400

080016c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016c4:	b480      	push	{r7}
 80016c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016c8:	bf00      	nop
 80016ca:	e7fd      	b.n	80016c8 <NMI_Handler+0x4>

080016cc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016cc:	b480      	push	{r7}
 80016ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016d0:	bf00      	nop
 80016d2:	e7fd      	b.n	80016d0 <HardFault_Handler+0x4>

080016d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016d4:	b480      	push	{r7}
 80016d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016d8:	bf00      	nop
 80016da:	e7fd      	b.n	80016d8 <MemManage_Handler+0x4>

080016dc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016e0:	bf00      	nop
 80016e2:	e7fd      	b.n	80016e0 <BusFault_Handler+0x4>

080016e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016e4:	b480      	push	{r7}
 80016e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016e8:	bf00      	nop
 80016ea:	e7fd      	b.n	80016e8 <UsageFault_Handler+0x4>

080016ec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016ec:	b480      	push	{r7}
 80016ee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016f0:	bf00      	nop
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bc80      	pop	{r7}
 80016f6:	4770      	bx	lr

080016f8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016f8:	b480      	push	{r7}
 80016fa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016fc:	bf00      	nop
 80016fe:	46bd      	mov	sp, r7
 8001700:	bc80      	pop	{r7}
 8001702:	4770      	bx	lr

08001704 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001704:	b480      	push	{r7}
 8001706:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001708:	bf00      	nop
 800170a:	46bd      	mov	sp, r7
 800170c:	bc80      	pop	{r7}
 800170e:	4770      	bx	lr

08001710 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001714:	f000 f94a 	bl	80019ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001718:	bf00      	nop
 800171a:	bd80      	pop	{r7, pc}

0800171c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001720:	4802      	ldr	r0, [pc, #8]	@ (800172c <USART1_IRQHandler+0x10>)
 8001722:	f001 fddd 	bl	80032e0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001726:	bf00      	nop
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	20000224 	.word	0x20000224

08001730 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001734:	4802      	ldr	r0, [pc, #8]	@ (8001740 <USART2_IRQHandler+0x10>)
 8001736:	f001 fdd3 	bl	80032e0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800173a:	bf00      	nop
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	2000026c 	.word	0x2000026c

08001744 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001744:	b480      	push	{r7}
 8001746:	af00      	add	r7, sp, #0
  return 1;
 8001748:	2301      	movs	r3, #1
}
 800174a:	4618      	mov	r0, r3
 800174c:	46bd      	mov	sp, r7
 800174e:	bc80      	pop	{r7}
 8001750:	4770      	bx	lr

08001752 <_kill>:

int _kill(int pid, int sig)
{
 8001752:	b580      	push	{r7, lr}
 8001754:	b082      	sub	sp, #8
 8001756:	af00      	add	r7, sp, #0
 8001758:	6078      	str	r0, [r7, #4]
 800175a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800175c:	f003 f8fe 	bl	800495c <__errno>
 8001760:	4603      	mov	r3, r0
 8001762:	2216      	movs	r2, #22
 8001764:	601a      	str	r2, [r3, #0]
  return -1;
 8001766:	f04f 33ff 	mov.w	r3, #4294967295
}
 800176a:	4618      	mov	r0, r3
 800176c:	3708      	adds	r7, #8
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}

08001772 <_exit>:

void _exit (int status)
{
 8001772:	b580      	push	{r7, lr}
 8001774:	b082      	sub	sp, #8
 8001776:	af00      	add	r7, sp, #0
 8001778:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800177a:	f04f 31ff 	mov.w	r1, #4294967295
 800177e:	6878      	ldr	r0, [r7, #4]
 8001780:	f7ff ffe7 	bl	8001752 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001784:	bf00      	nop
 8001786:	e7fd      	b.n	8001784 <_exit+0x12>

08001788 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b086      	sub	sp, #24
 800178c:	af00      	add	r7, sp, #0
 800178e:	60f8      	str	r0, [r7, #12]
 8001790:	60b9      	str	r1, [r7, #8]
 8001792:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001794:	2300      	movs	r3, #0
 8001796:	617b      	str	r3, [r7, #20]
 8001798:	e00a      	b.n	80017b0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800179a:	f3af 8000 	nop.w
 800179e:	4601      	mov	r1, r0
 80017a0:	68bb      	ldr	r3, [r7, #8]
 80017a2:	1c5a      	adds	r2, r3, #1
 80017a4:	60ba      	str	r2, [r7, #8]
 80017a6:	b2ca      	uxtb	r2, r1
 80017a8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017aa:	697b      	ldr	r3, [r7, #20]
 80017ac:	3301      	adds	r3, #1
 80017ae:	617b      	str	r3, [r7, #20]
 80017b0:	697a      	ldr	r2, [r7, #20]
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	429a      	cmp	r2, r3
 80017b6:	dbf0      	blt.n	800179a <_read+0x12>
  }

  return len;
 80017b8:	687b      	ldr	r3, [r7, #4]
}
 80017ba:	4618      	mov	r0, r3
 80017bc:	3718      	adds	r7, #24
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}

080017c2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80017c2:	b580      	push	{r7, lr}
 80017c4:	b086      	sub	sp, #24
 80017c6:	af00      	add	r7, sp, #0
 80017c8:	60f8      	str	r0, [r7, #12]
 80017ca:	60b9      	str	r1, [r7, #8]
 80017cc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017ce:	2300      	movs	r3, #0
 80017d0:	617b      	str	r3, [r7, #20]
 80017d2:	e009      	b.n	80017e8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80017d4:	68bb      	ldr	r3, [r7, #8]
 80017d6:	1c5a      	adds	r2, r3, #1
 80017d8:	60ba      	str	r2, [r7, #8]
 80017da:	781b      	ldrb	r3, [r3, #0]
 80017dc:	4618      	mov	r0, r3
 80017de:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017e2:	697b      	ldr	r3, [r7, #20]
 80017e4:	3301      	adds	r3, #1
 80017e6:	617b      	str	r3, [r7, #20]
 80017e8:	697a      	ldr	r2, [r7, #20]
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	429a      	cmp	r2, r3
 80017ee:	dbf1      	blt.n	80017d4 <_write+0x12>
  }
  return len;
 80017f0:	687b      	ldr	r3, [r7, #4]
}
 80017f2:	4618      	mov	r0, r3
 80017f4:	3718      	adds	r7, #24
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}

080017fa <_close>:

int _close(int file)
{
 80017fa:	b480      	push	{r7}
 80017fc:	b083      	sub	sp, #12
 80017fe:	af00      	add	r7, sp, #0
 8001800:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001802:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001806:	4618      	mov	r0, r3
 8001808:	370c      	adds	r7, #12
 800180a:	46bd      	mov	sp, r7
 800180c:	bc80      	pop	{r7}
 800180e:	4770      	bx	lr

08001810 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001810:	b480      	push	{r7}
 8001812:	b083      	sub	sp, #12
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
 8001818:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001820:	605a      	str	r2, [r3, #4]
  return 0;
 8001822:	2300      	movs	r3, #0
}
 8001824:	4618      	mov	r0, r3
 8001826:	370c      	adds	r7, #12
 8001828:	46bd      	mov	sp, r7
 800182a:	bc80      	pop	{r7}
 800182c:	4770      	bx	lr

0800182e <_isatty>:

int _isatty(int file)
{
 800182e:	b480      	push	{r7}
 8001830:	b083      	sub	sp, #12
 8001832:	af00      	add	r7, sp, #0
 8001834:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001836:	2301      	movs	r3, #1
}
 8001838:	4618      	mov	r0, r3
 800183a:	370c      	adds	r7, #12
 800183c:	46bd      	mov	sp, r7
 800183e:	bc80      	pop	{r7}
 8001840:	4770      	bx	lr

08001842 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001842:	b480      	push	{r7}
 8001844:	b085      	sub	sp, #20
 8001846:	af00      	add	r7, sp, #0
 8001848:	60f8      	str	r0, [r7, #12]
 800184a:	60b9      	str	r1, [r7, #8]
 800184c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800184e:	2300      	movs	r3, #0
}
 8001850:	4618      	mov	r0, r3
 8001852:	3714      	adds	r7, #20
 8001854:	46bd      	mov	sp, r7
 8001856:	bc80      	pop	{r7}
 8001858:	4770      	bx	lr
	...

0800185c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b086      	sub	sp, #24
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001864:	4a14      	ldr	r2, [pc, #80]	@ (80018b8 <_sbrk+0x5c>)
 8001866:	4b15      	ldr	r3, [pc, #84]	@ (80018bc <_sbrk+0x60>)
 8001868:	1ad3      	subs	r3, r2, r3
 800186a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800186c:	697b      	ldr	r3, [r7, #20]
 800186e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001870:	4b13      	ldr	r3, [pc, #76]	@ (80018c0 <_sbrk+0x64>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	2b00      	cmp	r3, #0
 8001876:	d102      	bne.n	800187e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001878:	4b11      	ldr	r3, [pc, #68]	@ (80018c0 <_sbrk+0x64>)
 800187a:	4a12      	ldr	r2, [pc, #72]	@ (80018c4 <_sbrk+0x68>)
 800187c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800187e:	4b10      	ldr	r3, [pc, #64]	@ (80018c0 <_sbrk+0x64>)
 8001880:	681a      	ldr	r2, [r3, #0]
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	4413      	add	r3, r2
 8001886:	693a      	ldr	r2, [r7, #16]
 8001888:	429a      	cmp	r2, r3
 800188a:	d207      	bcs.n	800189c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800188c:	f003 f866 	bl	800495c <__errno>
 8001890:	4603      	mov	r3, r0
 8001892:	220c      	movs	r2, #12
 8001894:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001896:	f04f 33ff 	mov.w	r3, #4294967295
 800189a:	e009      	b.n	80018b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800189c:	4b08      	ldr	r3, [pc, #32]	@ (80018c0 <_sbrk+0x64>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018a2:	4b07      	ldr	r3, [pc, #28]	@ (80018c0 <_sbrk+0x64>)
 80018a4:	681a      	ldr	r2, [r3, #0]
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	4413      	add	r3, r2
 80018aa:	4a05      	ldr	r2, [pc, #20]	@ (80018c0 <_sbrk+0x64>)
 80018ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018ae:	68fb      	ldr	r3, [r7, #12]
}
 80018b0:	4618      	mov	r0, r3
 80018b2:	3718      	adds	r7, #24
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}
 80018b8:	20002800 	.word	0x20002800
 80018bc:	00000400 	.word	0x00000400
 80018c0:	20000300 	.word	0x20000300
 80018c4:	20000458 	.word	0x20000458

080018c8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80018c8:	b480      	push	{r7}
 80018ca:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018cc:	bf00      	nop
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bc80      	pop	{r7}
 80018d2:	4770      	bx	lr

080018d4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80018d4:	f7ff fff8 	bl	80018c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80018d8:	480b      	ldr	r0, [pc, #44]	@ (8001908 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80018da:	490c      	ldr	r1, [pc, #48]	@ (800190c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80018dc:	4a0c      	ldr	r2, [pc, #48]	@ (8001910 <LoopFillZerobss+0x16>)
  movs r3, #0
 80018de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018e0:	e002      	b.n	80018e8 <LoopCopyDataInit>

080018e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018e6:	3304      	adds	r3, #4

080018e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018ec:	d3f9      	bcc.n	80018e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018ee:	4a09      	ldr	r2, [pc, #36]	@ (8001914 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80018f0:	4c09      	ldr	r4, [pc, #36]	@ (8001918 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80018f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018f4:	e001      	b.n	80018fa <LoopFillZerobss>

080018f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018f8:	3204      	adds	r2, #4

080018fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018fc:	d3fb      	bcc.n	80018f6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80018fe:	f003 f833 	bl	8004968 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001902:	f7ff fb29 	bl	8000f58 <main>
  bx lr
 8001906:	4770      	bx	lr
  ldr r0, =_sdata
 8001908:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800190c:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001910:	08006e78 	.word	0x08006e78
  ldr r2, =_sbss
 8001914:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001918:	20000454 	.word	0x20000454

0800191c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800191c:	e7fe      	b.n	800191c <ADC1_2_IRQHandler>
	...

08001920 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001924:	4b08      	ldr	r3, [pc, #32]	@ (8001948 <HAL_Init+0x28>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	4a07      	ldr	r2, [pc, #28]	@ (8001948 <HAL_Init+0x28>)
 800192a:	f043 0310 	orr.w	r3, r3, #16
 800192e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001930:	2003      	movs	r0, #3
 8001932:	f000 fc6d 	bl	8002210 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001936:	200f      	movs	r0, #15
 8001938:	f000 f808 	bl	800194c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800193c:	f7ff fdc0 	bl	80014c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001940:	2300      	movs	r3, #0
}
 8001942:	4618      	mov	r0, r3
 8001944:	bd80      	pop	{r7, pc}
 8001946:	bf00      	nop
 8001948:	40022000 	.word	0x40022000

0800194c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b082      	sub	sp, #8
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001954:	4b12      	ldr	r3, [pc, #72]	@ (80019a0 <HAL_InitTick+0x54>)
 8001956:	681a      	ldr	r2, [r3, #0]
 8001958:	4b12      	ldr	r3, [pc, #72]	@ (80019a4 <HAL_InitTick+0x58>)
 800195a:	781b      	ldrb	r3, [r3, #0]
 800195c:	4619      	mov	r1, r3
 800195e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001962:	fbb3 f3f1 	udiv	r3, r3, r1
 8001966:	fbb2 f3f3 	udiv	r3, r2, r3
 800196a:	4618      	mov	r0, r3
 800196c:	f000 fc85 	bl	800227a <HAL_SYSTICK_Config>
 8001970:	4603      	mov	r3, r0
 8001972:	2b00      	cmp	r3, #0
 8001974:	d001      	beq.n	800197a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001976:	2301      	movs	r3, #1
 8001978:	e00e      	b.n	8001998 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	2b0f      	cmp	r3, #15
 800197e:	d80a      	bhi.n	8001996 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001980:	2200      	movs	r2, #0
 8001982:	6879      	ldr	r1, [r7, #4]
 8001984:	f04f 30ff 	mov.w	r0, #4294967295
 8001988:	f000 fc4d 	bl	8002226 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800198c:	4a06      	ldr	r2, [pc, #24]	@ (80019a8 <HAL_InitTick+0x5c>)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001992:	2300      	movs	r3, #0
 8001994:	e000      	b.n	8001998 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001996:	2301      	movs	r3, #1
}
 8001998:	4618      	mov	r0, r3
 800199a:	3708      	adds	r7, #8
 800199c:	46bd      	mov	sp, r7
 800199e:	bd80      	pop	{r7, pc}
 80019a0:	20000004 	.word	0x20000004
 80019a4:	2000000c 	.word	0x2000000c
 80019a8:	20000008 	.word	0x20000008

080019ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019ac:	b480      	push	{r7}
 80019ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019b0:	4b05      	ldr	r3, [pc, #20]	@ (80019c8 <HAL_IncTick+0x1c>)
 80019b2:	781b      	ldrb	r3, [r3, #0]
 80019b4:	461a      	mov	r2, r3
 80019b6:	4b05      	ldr	r3, [pc, #20]	@ (80019cc <HAL_IncTick+0x20>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4413      	add	r3, r2
 80019bc:	4a03      	ldr	r2, [pc, #12]	@ (80019cc <HAL_IncTick+0x20>)
 80019be:	6013      	str	r3, [r2, #0]
}
 80019c0:	bf00      	nop
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bc80      	pop	{r7}
 80019c6:	4770      	bx	lr
 80019c8:	2000000c 	.word	0x2000000c
 80019cc:	20000304 	.word	0x20000304

080019d0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019d0:	b480      	push	{r7}
 80019d2:	af00      	add	r7, sp, #0
  return uwTick;
 80019d4:	4b02      	ldr	r3, [pc, #8]	@ (80019e0 <HAL_GetTick+0x10>)
 80019d6:	681b      	ldr	r3, [r3, #0]
}
 80019d8:	4618      	mov	r0, r3
 80019da:	46bd      	mov	sp, r7
 80019dc:	bc80      	pop	{r7}
 80019de:	4770      	bx	lr
 80019e0:	20000304 	.word	0x20000304

080019e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b084      	sub	sp, #16
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80019ec:	f7ff fff0 	bl	80019d0 <HAL_GetTick>
 80019f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019fc:	d005      	beq.n	8001a0a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80019fe:	4b0a      	ldr	r3, [pc, #40]	@ (8001a28 <HAL_Delay+0x44>)
 8001a00:	781b      	ldrb	r3, [r3, #0]
 8001a02:	461a      	mov	r2, r3
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	4413      	add	r3, r2
 8001a08:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001a0a:	bf00      	nop
 8001a0c:	f7ff ffe0 	bl	80019d0 <HAL_GetTick>
 8001a10:	4602      	mov	r2, r0
 8001a12:	68bb      	ldr	r3, [r7, #8]
 8001a14:	1ad3      	subs	r3, r2, r3
 8001a16:	68fa      	ldr	r2, [r7, #12]
 8001a18:	429a      	cmp	r2, r3
 8001a1a:	d8f7      	bhi.n	8001a0c <HAL_Delay+0x28>
  {
  }
}
 8001a1c:	bf00      	nop
 8001a1e:	bf00      	nop
 8001a20:	3710      	adds	r7, #16
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}
 8001a26:	bf00      	nop
 8001a28:	2000000c 	.word	0x2000000c

08001a2c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b086      	sub	sp, #24
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a34:	2300      	movs	r3, #0
 8001a36:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001a40:	2300      	movs	r3, #0
 8001a42:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d101      	bne.n	8001a4e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	e0be      	b.n	8001bcc <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	689b      	ldr	r3, [r3, #8]
 8001a52:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d109      	bne.n	8001a70 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	2200      	movs	r2, #0
 8001a60:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	2200      	movs	r2, #0
 8001a66:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001a6a:	6878      	ldr	r0, [r7, #4]
 8001a6c:	f7ff fd5a 	bl	8001524 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001a70:	6878      	ldr	r0, [r7, #4]
 8001a72:	f000 fabf 	bl	8001ff4 <ADC_ConversionStop_Disable>
 8001a76:	4603      	mov	r3, r0
 8001a78:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a7e:	f003 0310 	and.w	r3, r3, #16
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	f040 8099 	bne.w	8001bba <HAL_ADC_Init+0x18e>
 8001a88:	7dfb      	ldrb	r3, [r7, #23]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	f040 8095 	bne.w	8001bba <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a94:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001a98:	f023 0302 	bic.w	r3, r3, #2
 8001a9c:	f043 0202 	orr.w	r2, r3, #2
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001aac:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	7b1b      	ldrb	r3, [r3, #12]
 8001ab2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001ab4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001ab6:	68ba      	ldr	r2, [r7, #8]
 8001ab8:	4313      	orrs	r3, r2
 8001aba:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	689b      	ldr	r3, [r3, #8]
 8001ac0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001ac4:	d003      	beq.n	8001ace <HAL_ADC_Init+0xa2>
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	689b      	ldr	r3, [r3, #8]
 8001aca:	2b01      	cmp	r3, #1
 8001acc:	d102      	bne.n	8001ad4 <HAL_ADC_Init+0xa8>
 8001ace:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001ad2:	e000      	b.n	8001ad6 <HAL_ADC_Init+0xaa>
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	693a      	ldr	r2, [r7, #16]
 8001ad8:	4313      	orrs	r3, r2
 8001ada:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	7d1b      	ldrb	r3, [r3, #20]
 8001ae0:	2b01      	cmp	r3, #1
 8001ae2:	d119      	bne.n	8001b18 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	7b1b      	ldrb	r3, [r3, #12]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d109      	bne.n	8001b00 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	699b      	ldr	r3, [r3, #24]
 8001af0:	3b01      	subs	r3, #1
 8001af2:	035a      	lsls	r2, r3, #13
 8001af4:	693b      	ldr	r3, [r7, #16]
 8001af6:	4313      	orrs	r3, r2
 8001af8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001afc:	613b      	str	r3, [r7, #16]
 8001afe:	e00b      	b.n	8001b18 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b04:	f043 0220 	orr.w	r2, r3, #32
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b10:	f043 0201 	orr.w	r2, r3, #1
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	685b      	ldr	r3, [r3, #4]
 8001b1e:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	693a      	ldr	r2, [r7, #16]
 8001b28:	430a      	orrs	r2, r1
 8001b2a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	689a      	ldr	r2, [r3, #8]
 8001b32:	4b28      	ldr	r3, [pc, #160]	@ (8001bd4 <HAL_ADC_Init+0x1a8>)
 8001b34:	4013      	ands	r3, r2
 8001b36:	687a      	ldr	r2, [r7, #4]
 8001b38:	6812      	ldr	r2, [r2, #0]
 8001b3a:	68b9      	ldr	r1, [r7, #8]
 8001b3c:	430b      	orrs	r3, r1
 8001b3e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	689b      	ldr	r3, [r3, #8]
 8001b44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001b48:	d003      	beq.n	8001b52 <HAL_ADC_Init+0x126>
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	689b      	ldr	r3, [r3, #8]
 8001b4e:	2b01      	cmp	r3, #1
 8001b50:	d104      	bne.n	8001b5c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	691b      	ldr	r3, [r3, #16]
 8001b56:	3b01      	subs	r3, #1
 8001b58:	051b      	lsls	r3, r3, #20
 8001b5a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b62:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	68fa      	ldr	r2, [r7, #12]
 8001b6c:	430a      	orrs	r2, r1
 8001b6e:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	689a      	ldr	r2, [r3, #8]
 8001b76:	4b18      	ldr	r3, [pc, #96]	@ (8001bd8 <HAL_ADC_Init+0x1ac>)
 8001b78:	4013      	ands	r3, r2
 8001b7a:	68ba      	ldr	r2, [r7, #8]
 8001b7c:	429a      	cmp	r2, r3
 8001b7e:	d10b      	bne.n	8001b98 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	2200      	movs	r2, #0
 8001b84:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b8a:	f023 0303 	bic.w	r3, r3, #3
 8001b8e:	f043 0201 	orr.w	r2, r3, #1
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001b96:	e018      	b.n	8001bca <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b9c:	f023 0312 	bic.w	r3, r3, #18
 8001ba0:	f043 0210 	orr.w	r2, r3, #16
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bac:	f043 0201 	orr.w	r2, r3, #1
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001bb8:	e007      	b.n	8001bca <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bbe:	f043 0210 	orr.w	r2, r3, #16
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001bca:	7dfb      	ldrb	r3, [r7, #23]
}
 8001bcc:	4618      	mov	r0, r3
 8001bce:	3718      	adds	r7, #24
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}
 8001bd4:	ffe1f7fd 	.word	0xffe1f7fd
 8001bd8:	ff1f0efe 	.word	0xff1f0efe

08001bdc <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b084      	sub	sp, #16
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001be4:	2300      	movs	r3, #0
 8001be6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001bee:	2b01      	cmp	r3, #1
 8001bf0:	d101      	bne.n	8001bf6 <HAL_ADC_Start+0x1a>
 8001bf2:	2302      	movs	r3, #2
 8001bf4:	e098      	b.n	8001d28 <HAL_ADC_Start+0x14c>
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	2201      	movs	r2, #1
 8001bfa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001bfe:	6878      	ldr	r0, [r7, #4]
 8001c00:	f000 f99e 	bl	8001f40 <ADC_Enable>
 8001c04:	4603      	mov	r3, r0
 8001c06:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001c08:	7bfb      	ldrb	r3, [r7, #15]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	f040 8087 	bne.w	8001d1e <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c14:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001c18:	f023 0301 	bic.w	r3, r3, #1
 8001c1c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	4a41      	ldr	r2, [pc, #260]	@ (8001d30 <HAL_ADC_Start+0x154>)
 8001c2a:	4293      	cmp	r3, r2
 8001c2c:	d105      	bne.n	8001c3a <HAL_ADC_Start+0x5e>
 8001c2e:	4b41      	ldr	r3, [pc, #260]	@ (8001d34 <HAL_ADC_Start+0x158>)
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d115      	bne.n	8001c66 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c3e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	685b      	ldr	r3, [r3, #4]
 8001c4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d026      	beq.n	8001ca2 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c58:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001c5c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001c64:	e01d      	b.n	8001ca2 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c6a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	4a2f      	ldr	r2, [pc, #188]	@ (8001d34 <HAL_ADC_Start+0x158>)
 8001c78:	4293      	cmp	r3, r2
 8001c7a:	d004      	beq.n	8001c86 <HAL_ADC_Start+0xaa>
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4a2b      	ldr	r2, [pc, #172]	@ (8001d30 <HAL_ADC_Start+0x154>)
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d10d      	bne.n	8001ca2 <HAL_ADC_Start+0xc6>
 8001c86:	4b2b      	ldr	r3, [pc, #172]	@ (8001d34 <HAL_ADC_Start+0x158>)
 8001c88:	685b      	ldr	r3, [r3, #4]
 8001c8a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d007      	beq.n	8001ca2 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c96:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001c9a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ca6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d006      	beq.n	8001cbc <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cb2:	f023 0206 	bic.w	r2, r3, #6
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001cba:	e002      	b.n	8001cc2 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f06f 0202 	mvn.w	r2, #2
 8001cd2:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	689b      	ldr	r3, [r3, #8]
 8001cda:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001cde:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001ce2:	d113      	bne.n	8001d0c <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001ce8:	4a11      	ldr	r2, [pc, #68]	@ (8001d30 <HAL_ADC_Start+0x154>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d105      	bne.n	8001cfa <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001cee:	4b11      	ldr	r3, [pc, #68]	@ (8001d34 <HAL_ADC_Start+0x158>)
 8001cf0:	685b      	ldr	r3, [r3, #4]
 8001cf2:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d108      	bne.n	8001d0c <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	689a      	ldr	r2, [r3, #8]
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8001d08:	609a      	str	r2, [r3, #8]
 8001d0a:	e00c      	b.n	8001d26 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	689a      	ldr	r2, [r3, #8]
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8001d1a:	609a      	str	r2, [r3, #8]
 8001d1c:	e003      	b.n	8001d26 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	2200      	movs	r2, #0
 8001d22:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8001d26:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d28:	4618      	mov	r0, r3
 8001d2a:	3710      	adds	r7, #16
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	40012800 	.word	0x40012800
 8001d34:	40012400 	.word	0x40012400

08001d38 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b083      	sub	sp, #12
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001d46:	4618      	mov	r0, r3
 8001d48:	370c      	adds	r7, #12
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bc80      	pop	{r7}
 8001d4e:	4770      	bx	lr

08001d50 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001d50:	b480      	push	{r7}
 8001d52:	b085      	sub	sp, #20
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
 8001d58:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001d68:	2b01      	cmp	r3, #1
 8001d6a:	d101      	bne.n	8001d70 <HAL_ADC_ConfigChannel+0x20>
 8001d6c:	2302      	movs	r3, #2
 8001d6e:	e0dc      	b.n	8001f2a <HAL_ADC_ConfigChannel+0x1da>
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	2201      	movs	r2, #1
 8001d74:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	2b06      	cmp	r3, #6
 8001d7e:	d81c      	bhi.n	8001dba <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	685a      	ldr	r2, [r3, #4]
 8001d8a:	4613      	mov	r3, r2
 8001d8c:	009b      	lsls	r3, r3, #2
 8001d8e:	4413      	add	r3, r2
 8001d90:	3b05      	subs	r3, #5
 8001d92:	221f      	movs	r2, #31
 8001d94:	fa02 f303 	lsl.w	r3, r2, r3
 8001d98:	43db      	mvns	r3, r3
 8001d9a:	4019      	ands	r1, r3
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	6818      	ldr	r0, [r3, #0]
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	685a      	ldr	r2, [r3, #4]
 8001da4:	4613      	mov	r3, r2
 8001da6:	009b      	lsls	r3, r3, #2
 8001da8:	4413      	add	r3, r2
 8001daa:	3b05      	subs	r3, #5
 8001dac:	fa00 f203 	lsl.w	r2, r0, r3
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	430a      	orrs	r2, r1
 8001db6:	635a      	str	r2, [r3, #52]	@ 0x34
 8001db8:	e03c      	b.n	8001e34 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	2b0c      	cmp	r3, #12
 8001dc0:	d81c      	bhi.n	8001dfc <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	685a      	ldr	r2, [r3, #4]
 8001dcc:	4613      	mov	r3, r2
 8001dce:	009b      	lsls	r3, r3, #2
 8001dd0:	4413      	add	r3, r2
 8001dd2:	3b23      	subs	r3, #35	@ 0x23
 8001dd4:	221f      	movs	r2, #31
 8001dd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dda:	43db      	mvns	r3, r3
 8001ddc:	4019      	ands	r1, r3
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	6818      	ldr	r0, [r3, #0]
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	685a      	ldr	r2, [r3, #4]
 8001de6:	4613      	mov	r3, r2
 8001de8:	009b      	lsls	r3, r3, #2
 8001dea:	4413      	add	r3, r2
 8001dec:	3b23      	subs	r3, #35	@ 0x23
 8001dee:	fa00 f203 	lsl.w	r2, r0, r3
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	430a      	orrs	r2, r1
 8001df8:	631a      	str	r2, [r3, #48]	@ 0x30
 8001dfa:	e01b      	b.n	8001e34 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	685a      	ldr	r2, [r3, #4]
 8001e06:	4613      	mov	r3, r2
 8001e08:	009b      	lsls	r3, r3, #2
 8001e0a:	4413      	add	r3, r2
 8001e0c:	3b41      	subs	r3, #65	@ 0x41
 8001e0e:	221f      	movs	r2, #31
 8001e10:	fa02 f303 	lsl.w	r3, r2, r3
 8001e14:	43db      	mvns	r3, r3
 8001e16:	4019      	ands	r1, r3
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	6818      	ldr	r0, [r3, #0]
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	685a      	ldr	r2, [r3, #4]
 8001e20:	4613      	mov	r3, r2
 8001e22:	009b      	lsls	r3, r3, #2
 8001e24:	4413      	add	r3, r2
 8001e26:	3b41      	subs	r3, #65	@ 0x41
 8001e28:	fa00 f203 	lsl.w	r2, r0, r3
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	430a      	orrs	r2, r1
 8001e32:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	2b09      	cmp	r3, #9
 8001e3a:	d91c      	bls.n	8001e76 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	68d9      	ldr	r1, [r3, #12]
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	681a      	ldr	r2, [r3, #0]
 8001e46:	4613      	mov	r3, r2
 8001e48:	005b      	lsls	r3, r3, #1
 8001e4a:	4413      	add	r3, r2
 8001e4c:	3b1e      	subs	r3, #30
 8001e4e:	2207      	movs	r2, #7
 8001e50:	fa02 f303 	lsl.w	r3, r2, r3
 8001e54:	43db      	mvns	r3, r3
 8001e56:	4019      	ands	r1, r3
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	6898      	ldr	r0, [r3, #8]
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	681a      	ldr	r2, [r3, #0]
 8001e60:	4613      	mov	r3, r2
 8001e62:	005b      	lsls	r3, r3, #1
 8001e64:	4413      	add	r3, r2
 8001e66:	3b1e      	subs	r3, #30
 8001e68:	fa00 f203 	lsl.w	r2, r0, r3
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	430a      	orrs	r2, r1
 8001e72:	60da      	str	r2, [r3, #12]
 8001e74:	e019      	b.n	8001eaa <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	6919      	ldr	r1, [r3, #16]
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	681a      	ldr	r2, [r3, #0]
 8001e80:	4613      	mov	r3, r2
 8001e82:	005b      	lsls	r3, r3, #1
 8001e84:	4413      	add	r3, r2
 8001e86:	2207      	movs	r2, #7
 8001e88:	fa02 f303 	lsl.w	r3, r2, r3
 8001e8c:	43db      	mvns	r3, r3
 8001e8e:	4019      	ands	r1, r3
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	6898      	ldr	r0, [r3, #8]
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	681a      	ldr	r2, [r3, #0]
 8001e98:	4613      	mov	r3, r2
 8001e9a:	005b      	lsls	r3, r3, #1
 8001e9c:	4413      	add	r3, r2
 8001e9e:	fa00 f203 	lsl.w	r2, r0, r3
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	430a      	orrs	r2, r1
 8001ea8:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	2b10      	cmp	r3, #16
 8001eb0:	d003      	beq.n	8001eba <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001eb6:	2b11      	cmp	r3, #17
 8001eb8:	d132      	bne.n	8001f20 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	4a1d      	ldr	r2, [pc, #116]	@ (8001f34 <HAL_ADC_ConfigChannel+0x1e4>)
 8001ec0:	4293      	cmp	r3, r2
 8001ec2:	d125      	bne.n	8001f10 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	689b      	ldr	r3, [r3, #8]
 8001eca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d126      	bne.n	8001f20 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	689a      	ldr	r2, [r3, #8]
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8001ee0:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	2b10      	cmp	r3, #16
 8001ee8:	d11a      	bne.n	8001f20 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001eea:	4b13      	ldr	r3, [pc, #76]	@ (8001f38 <HAL_ADC_ConfigChannel+0x1e8>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4a13      	ldr	r2, [pc, #76]	@ (8001f3c <HAL_ADC_ConfigChannel+0x1ec>)
 8001ef0:	fba2 2303 	umull	r2, r3, r2, r3
 8001ef4:	0c9a      	lsrs	r2, r3, #18
 8001ef6:	4613      	mov	r3, r2
 8001ef8:	009b      	lsls	r3, r3, #2
 8001efa:	4413      	add	r3, r2
 8001efc:	005b      	lsls	r3, r3, #1
 8001efe:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001f00:	e002      	b.n	8001f08 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001f02:	68bb      	ldr	r3, [r7, #8]
 8001f04:	3b01      	subs	r3, #1
 8001f06:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001f08:	68bb      	ldr	r3, [r7, #8]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d1f9      	bne.n	8001f02 <HAL_ADC_ConfigChannel+0x1b2>
 8001f0e:	e007      	b.n	8001f20 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f14:	f043 0220 	orr.w	r2, r3, #32
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2200      	movs	r2, #0
 8001f24:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001f28:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	3714      	adds	r7, #20
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bc80      	pop	{r7}
 8001f32:	4770      	bx	lr
 8001f34:	40012400 	.word	0x40012400
 8001f38:	20000004 	.word	0x20000004
 8001f3c:	431bde83 	.word	0x431bde83

08001f40 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b084      	sub	sp, #16
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	689b      	ldr	r3, [r3, #8]
 8001f56:	f003 0301 	and.w	r3, r3, #1
 8001f5a:	2b01      	cmp	r3, #1
 8001f5c:	d040      	beq.n	8001fe0 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	689a      	ldr	r2, [r3, #8]
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f042 0201 	orr.w	r2, r2, #1
 8001f6c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001f6e:	4b1f      	ldr	r3, [pc, #124]	@ (8001fec <ADC_Enable+0xac>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4a1f      	ldr	r2, [pc, #124]	@ (8001ff0 <ADC_Enable+0xb0>)
 8001f74:	fba2 2303 	umull	r2, r3, r2, r3
 8001f78:	0c9b      	lsrs	r3, r3, #18
 8001f7a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001f7c:	e002      	b.n	8001f84 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001f7e:	68bb      	ldr	r3, [r7, #8]
 8001f80:	3b01      	subs	r3, #1
 8001f82:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001f84:	68bb      	ldr	r3, [r7, #8]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d1f9      	bne.n	8001f7e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001f8a:	f7ff fd21 	bl	80019d0 <HAL_GetTick>
 8001f8e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001f90:	e01f      	b.n	8001fd2 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001f92:	f7ff fd1d 	bl	80019d0 <HAL_GetTick>
 8001f96:	4602      	mov	r2, r0
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	1ad3      	subs	r3, r2, r3
 8001f9c:	2b02      	cmp	r3, #2
 8001f9e:	d918      	bls.n	8001fd2 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	689b      	ldr	r3, [r3, #8]
 8001fa6:	f003 0301 	and.w	r3, r3, #1
 8001faa:	2b01      	cmp	r3, #1
 8001fac:	d011      	beq.n	8001fd2 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fb2:	f043 0210 	orr.w	r2, r3, #16
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fbe:	f043 0201 	orr.w	r2, r3, #1
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	2200      	movs	r2, #0
 8001fca:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8001fce:	2301      	movs	r3, #1
 8001fd0:	e007      	b.n	8001fe2 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	689b      	ldr	r3, [r3, #8]
 8001fd8:	f003 0301 	and.w	r3, r3, #1
 8001fdc:	2b01      	cmp	r3, #1
 8001fde:	d1d8      	bne.n	8001f92 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001fe0:	2300      	movs	r3, #0
}
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	3710      	adds	r7, #16
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	bf00      	nop
 8001fec:	20000004 	.word	0x20000004
 8001ff0:	431bde83 	.word	0x431bde83

08001ff4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b084      	sub	sp, #16
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	689b      	ldr	r3, [r3, #8]
 8002006:	f003 0301 	and.w	r3, r3, #1
 800200a:	2b01      	cmp	r3, #1
 800200c:	d12e      	bne.n	800206c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	689a      	ldr	r2, [r3, #8]
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f022 0201 	bic.w	r2, r2, #1
 800201c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800201e:	f7ff fcd7 	bl	80019d0 <HAL_GetTick>
 8002022:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002024:	e01b      	b.n	800205e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002026:	f7ff fcd3 	bl	80019d0 <HAL_GetTick>
 800202a:	4602      	mov	r2, r0
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	1ad3      	subs	r3, r2, r3
 8002030:	2b02      	cmp	r3, #2
 8002032:	d914      	bls.n	800205e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	689b      	ldr	r3, [r3, #8]
 800203a:	f003 0301 	and.w	r3, r3, #1
 800203e:	2b01      	cmp	r3, #1
 8002040:	d10d      	bne.n	800205e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002046:	f043 0210 	orr.w	r2, r3, #16
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002052:	f043 0201 	orr.w	r2, r3, #1
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 800205a:	2301      	movs	r3, #1
 800205c:	e007      	b.n	800206e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	689b      	ldr	r3, [r3, #8]
 8002064:	f003 0301 	and.w	r3, r3, #1
 8002068:	2b01      	cmp	r3, #1
 800206a:	d0dc      	beq.n	8002026 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800206c:	2300      	movs	r3, #0
}
 800206e:	4618      	mov	r0, r3
 8002070:	3710      	adds	r7, #16
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}
	...

08002078 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002078:	b480      	push	{r7}
 800207a:	b085      	sub	sp, #20
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	f003 0307 	and.w	r3, r3, #7
 8002086:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002088:	4b0c      	ldr	r3, [pc, #48]	@ (80020bc <__NVIC_SetPriorityGrouping+0x44>)
 800208a:	68db      	ldr	r3, [r3, #12]
 800208c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800208e:	68ba      	ldr	r2, [r7, #8]
 8002090:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002094:	4013      	ands	r3, r2
 8002096:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800209c:	68bb      	ldr	r3, [r7, #8]
 800209e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020a0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80020a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80020a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020aa:	4a04      	ldr	r2, [pc, #16]	@ (80020bc <__NVIC_SetPriorityGrouping+0x44>)
 80020ac:	68bb      	ldr	r3, [r7, #8]
 80020ae:	60d3      	str	r3, [r2, #12]
}
 80020b0:	bf00      	nop
 80020b2:	3714      	adds	r7, #20
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bc80      	pop	{r7}
 80020b8:	4770      	bx	lr
 80020ba:	bf00      	nop
 80020bc:	e000ed00 	.word	0xe000ed00

080020c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020c0:	b480      	push	{r7}
 80020c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020c4:	4b04      	ldr	r3, [pc, #16]	@ (80020d8 <__NVIC_GetPriorityGrouping+0x18>)
 80020c6:	68db      	ldr	r3, [r3, #12]
 80020c8:	0a1b      	lsrs	r3, r3, #8
 80020ca:	f003 0307 	and.w	r3, r3, #7
}
 80020ce:	4618      	mov	r0, r3
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bc80      	pop	{r7}
 80020d4:	4770      	bx	lr
 80020d6:	bf00      	nop
 80020d8:	e000ed00 	.word	0xe000ed00

080020dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020dc:	b480      	push	{r7}
 80020de:	b083      	sub	sp, #12
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	4603      	mov	r3, r0
 80020e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	db0b      	blt.n	8002106 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020ee:	79fb      	ldrb	r3, [r7, #7]
 80020f0:	f003 021f 	and.w	r2, r3, #31
 80020f4:	4906      	ldr	r1, [pc, #24]	@ (8002110 <__NVIC_EnableIRQ+0x34>)
 80020f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020fa:	095b      	lsrs	r3, r3, #5
 80020fc:	2001      	movs	r0, #1
 80020fe:	fa00 f202 	lsl.w	r2, r0, r2
 8002102:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002106:	bf00      	nop
 8002108:	370c      	adds	r7, #12
 800210a:	46bd      	mov	sp, r7
 800210c:	bc80      	pop	{r7}
 800210e:	4770      	bx	lr
 8002110:	e000e100 	.word	0xe000e100

08002114 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002114:	b480      	push	{r7}
 8002116:	b083      	sub	sp, #12
 8002118:	af00      	add	r7, sp, #0
 800211a:	4603      	mov	r3, r0
 800211c:	6039      	str	r1, [r7, #0]
 800211e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002120:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002124:	2b00      	cmp	r3, #0
 8002126:	db0a      	blt.n	800213e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	b2da      	uxtb	r2, r3
 800212c:	490c      	ldr	r1, [pc, #48]	@ (8002160 <__NVIC_SetPriority+0x4c>)
 800212e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002132:	0112      	lsls	r2, r2, #4
 8002134:	b2d2      	uxtb	r2, r2
 8002136:	440b      	add	r3, r1
 8002138:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800213c:	e00a      	b.n	8002154 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	b2da      	uxtb	r2, r3
 8002142:	4908      	ldr	r1, [pc, #32]	@ (8002164 <__NVIC_SetPriority+0x50>)
 8002144:	79fb      	ldrb	r3, [r7, #7]
 8002146:	f003 030f 	and.w	r3, r3, #15
 800214a:	3b04      	subs	r3, #4
 800214c:	0112      	lsls	r2, r2, #4
 800214e:	b2d2      	uxtb	r2, r2
 8002150:	440b      	add	r3, r1
 8002152:	761a      	strb	r2, [r3, #24]
}
 8002154:	bf00      	nop
 8002156:	370c      	adds	r7, #12
 8002158:	46bd      	mov	sp, r7
 800215a:	bc80      	pop	{r7}
 800215c:	4770      	bx	lr
 800215e:	bf00      	nop
 8002160:	e000e100 	.word	0xe000e100
 8002164:	e000ed00 	.word	0xe000ed00

08002168 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002168:	b480      	push	{r7}
 800216a:	b089      	sub	sp, #36	@ 0x24
 800216c:	af00      	add	r7, sp, #0
 800216e:	60f8      	str	r0, [r7, #12]
 8002170:	60b9      	str	r1, [r7, #8]
 8002172:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	f003 0307 	and.w	r3, r3, #7
 800217a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800217c:	69fb      	ldr	r3, [r7, #28]
 800217e:	f1c3 0307 	rsb	r3, r3, #7
 8002182:	2b04      	cmp	r3, #4
 8002184:	bf28      	it	cs
 8002186:	2304      	movcs	r3, #4
 8002188:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800218a:	69fb      	ldr	r3, [r7, #28]
 800218c:	3304      	adds	r3, #4
 800218e:	2b06      	cmp	r3, #6
 8002190:	d902      	bls.n	8002198 <NVIC_EncodePriority+0x30>
 8002192:	69fb      	ldr	r3, [r7, #28]
 8002194:	3b03      	subs	r3, #3
 8002196:	e000      	b.n	800219a <NVIC_EncodePriority+0x32>
 8002198:	2300      	movs	r3, #0
 800219a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800219c:	f04f 32ff 	mov.w	r2, #4294967295
 80021a0:	69bb      	ldr	r3, [r7, #24]
 80021a2:	fa02 f303 	lsl.w	r3, r2, r3
 80021a6:	43da      	mvns	r2, r3
 80021a8:	68bb      	ldr	r3, [r7, #8]
 80021aa:	401a      	ands	r2, r3
 80021ac:	697b      	ldr	r3, [r7, #20]
 80021ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021b0:	f04f 31ff 	mov.w	r1, #4294967295
 80021b4:	697b      	ldr	r3, [r7, #20]
 80021b6:	fa01 f303 	lsl.w	r3, r1, r3
 80021ba:	43d9      	mvns	r1, r3
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021c0:	4313      	orrs	r3, r2
         );
}
 80021c2:	4618      	mov	r0, r3
 80021c4:	3724      	adds	r7, #36	@ 0x24
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bc80      	pop	{r7}
 80021ca:	4770      	bx	lr

080021cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b082      	sub	sp, #8
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	3b01      	subs	r3, #1
 80021d8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80021dc:	d301      	bcc.n	80021e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80021de:	2301      	movs	r3, #1
 80021e0:	e00f      	b.n	8002202 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021e2:	4a0a      	ldr	r2, [pc, #40]	@ (800220c <SysTick_Config+0x40>)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	3b01      	subs	r3, #1
 80021e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021ea:	210f      	movs	r1, #15
 80021ec:	f04f 30ff 	mov.w	r0, #4294967295
 80021f0:	f7ff ff90 	bl	8002114 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021f4:	4b05      	ldr	r3, [pc, #20]	@ (800220c <SysTick_Config+0x40>)
 80021f6:	2200      	movs	r2, #0
 80021f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021fa:	4b04      	ldr	r3, [pc, #16]	@ (800220c <SysTick_Config+0x40>)
 80021fc:	2207      	movs	r2, #7
 80021fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002200:	2300      	movs	r3, #0
}
 8002202:	4618      	mov	r0, r3
 8002204:	3708      	adds	r7, #8
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}
 800220a:	bf00      	nop
 800220c:	e000e010 	.word	0xe000e010

08002210 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b082      	sub	sp, #8
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002218:	6878      	ldr	r0, [r7, #4]
 800221a:	f7ff ff2d 	bl	8002078 <__NVIC_SetPriorityGrouping>
}
 800221e:	bf00      	nop
 8002220:	3708      	adds	r7, #8
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}

08002226 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002226:	b580      	push	{r7, lr}
 8002228:	b086      	sub	sp, #24
 800222a:	af00      	add	r7, sp, #0
 800222c:	4603      	mov	r3, r0
 800222e:	60b9      	str	r1, [r7, #8]
 8002230:	607a      	str	r2, [r7, #4]
 8002232:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002234:	2300      	movs	r3, #0
 8002236:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002238:	f7ff ff42 	bl	80020c0 <__NVIC_GetPriorityGrouping>
 800223c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800223e:	687a      	ldr	r2, [r7, #4]
 8002240:	68b9      	ldr	r1, [r7, #8]
 8002242:	6978      	ldr	r0, [r7, #20]
 8002244:	f7ff ff90 	bl	8002168 <NVIC_EncodePriority>
 8002248:	4602      	mov	r2, r0
 800224a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800224e:	4611      	mov	r1, r2
 8002250:	4618      	mov	r0, r3
 8002252:	f7ff ff5f 	bl	8002114 <__NVIC_SetPriority>
}
 8002256:	bf00      	nop
 8002258:	3718      	adds	r7, #24
 800225a:	46bd      	mov	sp, r7
 800225c:	bd80      	pop	{r7, pc}

0800225e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800225e:	b580      	push	{r7, lr}
 8002260:	b082      	sub	sp, #8
 8002262:	af00      	add	r7, sp, #0
 8002264:	4603      	mov	r3, r0
 8002266:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002268:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800226c:	4618      	mov	r0, r3
 800226e:	f7ff ff35 	bl	80020dc <__NVIC_EnableIRQ>
}
 8002272:	bf00      	nop
 8002274:	3708      	adds	r7, #8
 8002276:	46bd      	mov	sp, r7
 8002278:	bd80      	pop	{r7, pc}

0800227a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800227a:	b580      	push	{r7, lr}
 800227c:	b082      	sub	sp, #8
 800227e:	af00      	add	r7, sp, #0
 8002280:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002282:	6878      	ldr	r0, [r7, #4]
 8002284:	f7ff ffa2 	bl	80021cc <SysTick_Config>
 8002288:	4603      	mov	r3, r0
}
 800228a:	4618      	mov	r0, r3
 800228c:	3708      	adds	r7, #8
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}

08002292 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002292:	b480      	push	{r7}
 8002294:	b085      	sub	sp, #20
 8002296:	af00      	add	r7, sp, #0
 8002298:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800229a:	2300      	movs	r3, #0
 800229c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80022a4:	b2db      	uxtb	r3, r3
 80022a6:	2b02      	cmp	r3, #2
 80022a8:	d008      	beq.n	80022bc <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	2204      	movs	r2, #4
 80022ae:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2200      	movs	r2, #0
 80022b4:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80022b8:	2301      	movs	r3, #1
 80022ba:	e020      	b.n	80022fe <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	681a      	ldr	r2, [r3, #0]
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f022 020e 	bic.w	r2, r2, #14
 80022ca:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	681a      	ldr	r2, [r3, #0]
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f022 0201 	bic.w	r2, r2, #1
 80022da:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022e4:	2101      	movs	r1, #1
 80022e6:	fa01 f202 	lsl.w	r2, r1, r2
 80022ea:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2201      	movs	r2, #1
 80022f0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2200      	movs	r2, #0
 80022f8:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80022fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80022fe:	4618      	mov	r0, r3
 8002300:	3714      	adds	r7, #20
 8002302:	46bd      	mov	sp, r7
 8002304:	bc80      	pop	{r7}
 8002306:	4770      	bx	lr

08002308 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002308:	b580      	push	{r7, lr}
 800230a:	b084      	sub	sp, #16
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002310:	2300      	movs	r3, #0
 8002312:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800231a:	b2db      	uxtb	r3, r3
 800231c:	2b02      	cmp	r3, #2
 800231e:	d005      	beq.n	800232c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2204      	movs	r2, #4
 8002324:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002326:	2301      	movs	r3, #1
 8002328:	73fb      	strb	r3, [r7, #15]
 800232a:	e051      	b.n	80023d0 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	681a      	ldr	r2, [r3, #0]
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f022 020e 	bic.w	r2, r2, #14
 800233a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	681a      	ldr	r2, [r3, #0]
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f022 0201 	bic.w	r2, r2, #1
 800234a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4a22      	ldr	r2, [pc, #136]	@ (80023dc <HAL_DMA_Abort_IT+0xd4>)
 8002352:	4293      	cmp	r3, r2
 8002354:	d029      	beq.n	80023aa <HAL_DMA_Abort_IT+0xa2>
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	4a21      	ldr	r2, [pc, #132]	@ (80023e0 <HAL_DMA_Abort_IT+0xd8>)
 800235c:	4293      	cmp	r3, r2
 800235e:	d022      	beq.n	80023a6 <HAL_DMA_Abort_IT+0x9e>
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4a1f      	ldr	r2, [pc, #124]	@ (80023e4 <HAL_DMA_Abort_IT+0xdc>)
 8002366:	4293      	cmp	r3, r2
 8002368:	d01a      	beq.n	80023a0 <HAL_DMA_Abort_IT+0x98>
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	4a1e      	ldr	r2, [pc, #120]	@ (80023e8 <HAL_DMA_Abort_IT+0xe0>)
 8002370:	4293      	cmp	r3, r2
 8002372:	d012      	beq.n	800239a <HAL_DMA_Abort_IT+0x92>
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4a1c      	ldr	r2, [pc, #112]	@ (80023ec <HAL_DMA_Abort_IT+0xe4>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d00a      	beq.n	8002394 <HAL_DMA_Abort_IT+0x8c>
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	4a1b      	ldr	r2, [pc, #108]	@ (80023f0 <HAL_DMA_Abort_IT+0xe8>)
 8002384:	4293      	cmp	r3, r2
 8002386:	d102      	bne.n	800238e <HAL_DMA_Abort_IT+0x86>
 8002388:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800238c:	e00e      	b.n	80023ac <HAL_DMA_Abort_IT+0xa4>
 800238e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002392:	e00b      	b.n	80023ac <HAL_DMA_Abort_IT+0xa4>
 8002394:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002398:	e008      	b.n	80023ac <HAL_DMA_Abort_IT+0xa4>
 800239a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800239e:	e005      	b.n	80023ac <HAL_DMA_Abort_IT+0xa4>
 80023a0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80023a4:	e002      	b.n	80023ac <HAL_DMA_Abort_IT+0xa4>
 80023a6:	2310      	movs	r3, #16
 80023a8:	e000      	b.n	80023ac <HAL_DMA_Abort_IT+0xa4>
 80023aa:	2301      	movs	r3, #1
 80023ac:	4a11      	ldr	r2, [pc, #68]	@ (80023f4 <HAL_DMA_Abort_IT+0xec>)
 80023ae:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2201      	movs	r2, #1
 80023b4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2200      	movs	r2, #0
 80023bc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d003      	beq.n	80023d0 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80023cc:	6878      	ldr	r0, [r7, #4]
 80023ce:	4798      	blx	r3
    } 
  }
  return status;
 80023d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	3710      	adds	r7, #16
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}
 80023da:	bf00      	nop
 80023dc:	40020008 	.word	0x40020008
 80023e0:	4002001c 	.word	0x4002001c
 80023e4:	40020030 	.word	0x40020030
 80023e8:	40020044 	.word	0x40020044
 80023ec:	40020058 	.word	0x40020058
 80023f0:	4002006c 	.word	0x4002006c
 80023f4:	40020000 	.word	0x40020000

080023f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023f8:	b480      	push	{r7}
 80023fa:	b08b      	sub	sp, #44	@ 0x2c
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
 8002400:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002402:	2300      	movs	r3, #0
 8002404:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002406:	2300      	movs	r3, #0
 8002408:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800240a:	e161      	b.n	80026d0 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800240c:	2201      	movs	r2, #1
 800240e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002410:	fa02 f303 	lsl.w	r3, r2, r3
 8002414:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	69fa      	ldr	r2, [r7, #28]
 800241c:	4013      	ands	r3, r2
 800241e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002420:	69ba      	ldr	r2, [r7, #24]
 8002422:	69fb      	ldr	r3, [r7, #28]
 8002424:	429a      	cmp	r2, r3
 8002426:	f040 8150 	bne.w	80026ca <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	4a97      	ldr	r2, [pc, #604]	@ (800268c <HAL_GPIO_Init+0x294>)
 8002430:	4293      	cmp	r3, r2
 8002432:	d05e      	beq.n	80024f2 <HAL_GPIO_Init+0xfa>
 8002434:	4a95      	ldr	r2, [pc, #596]	@ (800268c <HAL_GPIO_Init+0x294>)
 8002436:	4293      	cmp	r3, r2
 8002438:	d875      	bhi.n	8002526 <HAL_GPIO_Init+0x12e>
 800243a:	4a95      	ldr	r2, [pc, #596]	@ (8002690 <HAL_GPIO_Init+0x298>)
 800243c:	4293      	cmp	r3, r2
 800243e:	d058      	beq.n	80024f2 <HAL_GPIO_Init+0xfa>
 8002440:	4a93      	ldr	r2, [pc, #588]	@ (8002690 <HAL_GPIO_Init+0x298>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d86f      	bhi.n	8002526 <HAL_GPIO_Init+0x12e>
 8002446:	4a93      	ldr	r2, [pc, #588]	@ (8002694 <HAL_GPIO_Init+0x29c>)
 8002448:	4293      	cmp	r3, r2
 800244a:	d052      	beq.n	80024f2 <HAL_GPIO_Init+0xfa>
 800244c:	4a91      	ldr	r2, [pc, #580]	@ (8002694 <HAL_GPIO_Init+0x29c>)
 800244e:	4293      	cmp	r3, r2
 8002450:	d869      	bhi.n	8002526 <HAL_GPIO_Init+0x12e>
 8002452:	4a91      	ldr	r2, [pc, #580]	@ (8002698 <HAL_GPIO_Init+0x2a0>)
 8002454:	4293      	cmp	r3, r2
 8002456:	d04c      	beq.n	80024f2 <HAL_GPIO_Init+0xfa>
 8002458:	4a8f      	ldr	r2, [pc, #572]	@ (8002698 <HAL_GPIO_Init+0x2a0>)
 800245a:	4293      	cmp	r3, r2
 800245c:	d863      	bhi.n	8002526 <HAL_GPIO_Init+0x12e>
 800245e:	4a8f      	ldr	r2, [pc, #572]	@ (800269c <HAL_GPIO_Init+0x2a4>)
 8002460:	4293      	cmp	r3, r2
 8002462:	d046      	beq.n	80024f2 <HAL_GPIO_Init+0xfa>
 8002464:	4a8d      	ldr	r2, [pc, #564]	@ (800269c <HAL_GPIO_Init+0x2a4>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d85d      	bhi.n	8002526 <HAL_GPIO_Init+0x12e>
 800246a:	2b12      	cmp	r3, #18
 800246c:	d82a      	bhi.n	80024c4 <HAL_GPIO_Init+0xcc>
 800246e:	2b12      	cmp	r3, #18
 8002470:	d859      	bhi.n	8002526 <HAL_GPIO_Init+0x12e>
 8002472:	a201      	add	r2, pc, #4	@ (adr r2, 8002478 <HAL_GPIO_Init+0x80>)
 8002474:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002478:	080024f3 	.word	0x080024f3
 800247c:	080024cd 	.word	0x080024cd
 8002480:	080024df 	.word	0x080024df
 8002484:	08002521 	.word	0x08002521
 8002488:	08002527 	.word	0x08002527
 800248c:	08002527 	.word	0x08002527
 8002490:	08002527 	.word	0x08002527
 8002494:	08002527 	.word	0x08002527
 8002498:	08002527 	.word	0x08002527
 800249c:	08002527 	.word	0x08002527
 80024a0:	08002527 	.word	0x08002527
 80024a4:	08002527 	.word	0x08002527
 80024a8:	08002527 	.word	0x08002527
 80024ac:	08002527 	.word	0x08002527
 80024b0:	08002527 	.word	0x08002527
 80024b4:	08002527 	.word	0x08002527
 80024b8:	08002527 	.word	0x08002527
 80024bc:	080024d5 	.word	0x080024d5
 80024c0:	080024e9 	.word	0x080024e9
 80024c4:	4a76      	ldr	r2, [pc, #472]	@ (80026a0 <HAL_GPIO_Init+0x2a8>)
 80024c6:	4293      	cmp	r3, r2
 80024c8:	d013      	beq.n	80024f2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80024ca:	e02c      	b.n	8002526 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	68db      	ldr	r3, [r3, #12]
 80024d0:	623b      	str	r3, [r7, #32]
          break;
 80024d2:	e029      	b.n	8002528 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	68db      	ldr	r3, [r3, #12]
 80024d8:	3304      	adds	r3, #4
 80024da:	623b      	str	r3, [r7, #32]
          break;
 80024dc:	e024      	b.n	8002528 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	68db      	ldr	r3, [r3, #12]
 80024e2:	3308      	adds	r3, #8
 80024e4:	623b      	str	r3, [r7, #32]
          break;
 80024e6:	e01f      	b.n	8002528 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	68db      	ldr	r3, [r3, #12]
 80024ec:	330c      	adds	r3, #12
 80024ee:	623b      	str	r3, [r7, #32]
          break;
 80024f0:	e01a      	b.n	8002528 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	689b      	ldr	r3, [r3, #8]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d102      	bne.n	8002500 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80024fa:	2304      	movs	r3, #4
 80024fc:	623b      	str	r3, [r7, #32]
          break;
 80024fe:	e013      	b.n	8002528 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	689b      	ldr	r3, [r3, #8]
 8002504:	2b01      	cmp	r3, #1
 8002506:	d105      	bne.n	8002514 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002508:	2308      	movs	r3, #8
 800250a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	69fa      	ldr	r2, [r7, #28]
 8002510:	611a      	str	r2, [r3, #16]
          break;
 8002512:	e009      	b.n	8002528 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002514:	2308      	movs	r3, #8
 8002516:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	69fa      	ldr	r2, [r7, #28]
 800251c:	615a      	str	r2, [r3, #20]
          break;
 800251e:	e003      	b.n	8002528 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002520:	2300      	movs	r3, #0
 8002522:	623b      	str	r3, [r7, #32]
          break;
 8002524:	e000      	b.n	8002528 <HAL_GPIO_Init+0x130>
          break;
 8002526:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002528:	69bb      	ldr	r3, [r7, #24]
 800252a:	2bff      	cmp	r3, #255	@ 0xff
 800252c:	d801      	bhi.n	8002532 <HAL_GPIO_Init+0x13a>
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	e001      	b.n	8002536 <HAL_GPIO_Init+0x13e>
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	3304      	adds	r3, #4
 8002536:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002538:	69bb      	ldr	r3, [r7, #24]
 800253a:	2bff      	cmp	r3, #255	@ 0xff
 800253c:	d802      	bhi.n	8002544 <HAL_GPIO_Init+0x14c>
 800253e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002540:	009b      	lsls	r3, r3, #2
 8002542:	e002      	b.n	800254a <HAL_GPIO_Init+0x152>
 8002544:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002546:	3b08      	subs	r3, #8
 8002548:	009b      	lsls	r3, r3, #2
 800254a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	681a      	ldr	r2, [r3, #0]
 8002550:	210f      	movs	r1, #15
 8002552:	693b      	ldr	r3, [r7, #16]
 8002554:	fa01 f303 	lsl.w	r3, r1, r3
 8002558:	43db      	mvns	r3, r3
 800255a:	401a      	ands	r2, r3
 800255c:	6a39      	ldr	r1, [r7, #32]
 800255e:	693b      	ldr	r3, [r7, #16]
 8002560:	fa01 f303 	lsl.w	r3, r1, r3
 8002564:	431a      	orrs	r2, r3
 8002566:	697b      	ldr	r3, [r7, #20]
 8002568:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	685b      	ldr	r3, [r3, #4]
 800256e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002572:	2b00      	cmp	r3, #0
 8002574:	f000 80a9 	beq.w	80026ca <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002578:	4b4a      	ldr	r3, [pc, #296]	@ (80026a4 <HAL_GPIO_Init+0x2ac>)
 800257a:	699b      	ldr	r3, [r3, #24]
 800257c:	4a49      	ldr	r2, [pc, #292]	@ (80026a4 <HAL_GPIO_Init+0x2ac>)
 800257e:	f043 0301 	orr.w	r3, r3, #1
 8002582:	6193      	str	r3, [r2, #24]
 8002584:	4b47      	ldr	r3, [pc, #284]	@ (80026a4 <HAL_GPIO_Init+0x2ac>)
 8002586:	699b      	ldr	r3, [r3, #24]
 8002588:	f003 0301 	and.w	r3, r3, #1
 800258c:	60bb      	str	r3, [r7, #8]
 800258e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002590:	4a45      	ldr	r2, [pc, #276]	@ (80026a8 <HAL_GPIO_Init+0x2b0>)
 8002592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002594:	089b      	lsrs	r3, r3, #2
 8002596:	3302      	adds	r3, #2
 8002598:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800259c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800259e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025a0:	f003 0303 	and.w	r3, r3, #3
 80025a4:	009b      	lsls	r3, r3, #2
 80025a6:	220f      	movs	r2, #15
 80025a8:	fa02 f303 	lsl.w	r3, r2, r3
 80025ac:	43db      	mvns	r3, r3
 80025ae:	68fa      	ldr	r2, [r7, #12]
 80025b0:	4013      	ands	r3, r2
 80025b2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	4a3d      	ldr	r2, [pc, #244]	@ (80026ac <HAL_GPIO_Init+0x2b4>)
 80025b8:	4293      	cmp	r3, r2
 80025ba:	d00d      	beq.n	80025d8 <HAL_GPIO_Init+0x1e0>
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	4a3c      	ldr	r2, [pc, #240]	@ (80026b0 <HAL_GPIO_Init+0x2b8>)
 80025c0:	4293      	cmp	r3, r2
 80025c2:	d007      	beq.n	80025d4 <HAL_GPIO_Init+0x1dc>
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	4a3b      	ldr	r2, [pc, #236]	@ (80026b4 <HAL_GPIO_Init+0x2bc>)
 80025c8:	4293      	cmp	r3, r2
 80025ca:	d101      	bne.n	80025d0 <HAL_GPIO_Init+0x1d8>
 80025cc:	2302      	movs	r3, #2
 80025ce:	e004      	b.n	80025da <HAL_GPIO_Init+0x1e2>
 80025d0:	2303      	movs	r3, #3
 80025d2:	e002      	b.n	80025da <HAL_GPIO_Init+0x1e2>
 80025d4:	2301      	movs	r3, #1
 80025d6:	e000      	b.n	80025da <HAL_GPIO_Init+0x1e2>
 80025d8:	2300      	movs	r3, #0
 80025da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80025dc:	f002 0203 	and.w	r2, r2, #3
 80025e0:	0092      	lsls	r2, r2, #2
 80025e2:	4093      	lsls	r3, r2
 80025e4:	68fa      	ldr	r2, [r7, #12]
 80025e6:	4313      	orrs	r3, r2
 80025e8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80025ea:	492f      	ldr	r1, [pc, #188]	@ (80026a8 <HAL_GPIO_Init+0x2b0>)
 80025ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025ee:	089b      	lsrs	r3, r3, #2
 80025f0:	3302      	adds	r3, #2
 80025f2:	68fa      	ldr	r2, [r7, #12]
 80025f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002600:	2b00      	cmp	r3, #0
 8002602:	d006      	beq.n	8002612 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002604:	4b2c      	ldr	r3, [pc, #176]	@ (80026b8 <HAL_GPIO_Init+0x2c0>)
 8002606:	689a      	ldr	r2, [r3, #8]
 8002608:	492b      	ldr	r1, [pc, #172]	@ (80026b8 <HAL_GPIO_Init+0x2c0>)
 800260a:	69bb      	ldr	r3, [r7, #24]
 800260c:	4313      	orrs	r3, r2
 800260e:	608b      	str	r3, [r1, #8]
 8002610:	e006      	b.n	8002620 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002612:	4b29      	ldr	r3, [pc, #164]	@ (80026b8 <HAL_GPIO_Init+0x2c0>)
 8002614:	689a      	ldr	r2, [r3, #8]
 8002616:	69bb      	ldr	r3, [r7, #24]
 8002618:	43db      	mvns	r3, r3
 800261a:	4927      	ldr	r1, [pc, #156]	@ (80026b8 <HAL_GPIO_Init+0x2c0>)
 800261c:	4013      	ands	r3, r2
 800261e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	685b      	ldr	r3, [r3, #4]
 8002624:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002628:	2b00      	cmp	r3, #0
 800262a:	d006      	beq.n	800263a <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800262c:	4b22      	ldr	r3, [pc, #136]	@ (80026b8 <HAL_GPIO_Init+0x2c0>)
 800262e:	68da      	ldr	r2, [r3, #12]
 8002630:	4921      	ldr	r1, [pc, #132]	@ (80026b8 <HAL_GPIO_Init+0x2c0>)
 8002632:	69bb      	ldr	r3, [r7, #24]
 8002634:	4313      	orrs	r3, r2
 8002636:	60cb      	str	r3, [r1, #12]
 8002638:	e006      	b.n	8002648 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800263a:	4b1f      	ldr	r3, [pc, #124]	@ (80026b8 <HAL_GPIO_Init+0x2c0>)
 800263c:	68da      	ldr	r2, [r3, #12]
 800263e:	69bb      	ldr	r3, [r7, #24]
 8002640:	43db      	mvns	r3, r3
 8002642:	491d      	ldr	r1, [pc, #116]	@ (80026b8 <HAL_GPIO_Init+0x2c0>)
 8002644:	4013      	ands	r3, r2
 8002646:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002650:	2b00      	cmp	r3, #0
 8002652:	d006      	beq.n	8002662 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002654:	4b18      	ldr	r3, [pc, #96]	@ (80026b8 <HAL_GPIO_Init+0x2c0>)
 8002656:	685a      	ldr	r2, [r3, #4]
 8002658:	4917      	ldr	r1, [pc, #92]	@ (80026b8 <HAL_GPIO_Init+0x2c0>)
 800265a:	69bb      	ldr	r3, [r7, #24]
 800265c:	4313      	orrs	r3, r2
 800265e:	604b      	str	r3, [r1, #4]
 8002660:	e006      	b.n	8002670 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002662:	4b15      	ldr	r3, [pc, #84]	@ (80026b8 <HAL_GPIO_Init+0x2c0>)
 8002664:	685a      	ldr	r2, [r3, #4]
 8002666:	69bb      	ldr	r3, [r7, #24]
 8002668:	43db      	mvns	r3, r3
 800266a:	4913      	ldr	r1, [pc, #76]	@ (80026b8 <HAL_GPIO_Init+0x2c0>)
 800266c:	4013      	ands	r3, r2
 800266e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002678:	2b00      	cmp	r3, #0
 800267a:	d01f      	beq.n	80026bc <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800267c:	4b0e      	ldr	r3, [pc, #56]	@ (80026b8 <HAL_GPIO_Init+0x2c0>)
 800267e:	681a      	ldr	r2, [r3, #0]
 8002680:	490d      	ldr	r1, [pc, #52]	@ (80026b8 <HAL_GPIO_Init+0x2c0>)
 8002682:	69bb      	ldr	r3, [r7, #24]
 8002684:	4313      	orrs	r3, r2
 8002686:	600b      	str	r3, [r1, #0]
 8002688:	e01f      	b.n	80026ca <HAL_GPIO_Init+0x2d2>
 800268a:	bf00      	nop
 800268c:	10320000 	.word	0x10320000
 8002690:	10310000 	.word	0x10310000
 8002694:	10220000 	.word	0x10220000
 8002698:	10210000 	.word	0x10210000
 800269c:	10120000 	.word	0x10120000
 80026a0:	10110000 	.word	0x10110000
 80026a4:	40021000 	.word	0x40021000
 80026a8:	40010000 	.word	0x40010000
 80026ac:	40010800 	.word	0x40010800
 80026b0:	40010c00 	.word	0x40010c00
 80026b4:	40011000 	.word	0x40011000
 80026b8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80026bc:	4b0b      	ldr	r3, [pc, #44]	@ (80026ec <HAL_GPIO_Init+0x2f4>)
 80026be:	681a      	ldr	r2, [r3, #0]
 80026c0:	69bb      	ldr	r3, [r7, #24]
 80026c2:	43db      	mvns	r3, r3
 80026c4:	4909      	ldr	r1, [pc, #36]	@ (80026ec <HAL_GPIO_Init+0x2f4>)
 80026c6:	4013      	ands	r3, r2
 80026c8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80026ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026cc:	3301      	adds	r3, #1
 80026ce:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	681a      	ldr	r2, [r3, #0]
 80026d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026d6:	fa22 f303 	lsr.w	r3, r2, r3
 80026da:	2b00      	cmp	r3, #0
 80026dc:	f47f ae96 	bne.w	800240c <HAL_GPIO_Init+0x14>
  }
}
 80026e0:	bf00      	nop
 80026e2:	bf00      	nop
 80026e4:	372c      	adds	r7, #44	@ 0x2c
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bc80      	pop	{r7}
 80026ea:	4770      	bx	lr
 80026ec:	40010400 	.word	0x40010400

080026f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80026f0:	b480      	push	{r7}
 80026f2:	b083      	sub	sp, #12
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
 80026f8:	460b      	mov	r3, r1
 80026fa:	807b      	strh	r3, [r7, #2]
 80026fc:	4613      	mov	r3, r2
 80026fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002700:	787b      	ldrb	r3, [r7, #1]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d003      	beq.n	800270e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002706:	887a      	ldrh	r2, [r7, #2]
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800270c:	e003      	b.n	8002716 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800270e:	887b      	ldrh	r3, [r7, #2]
 8002710:	041a      	lsls	r2, r3, #16
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	611a      	str	r2, [r3, #16]
}
 8002716:	bf00      	nop
 8002718:	370c      	adds	r7, #12
 800271a:	46bd      	mov	sp, r7
 800271c:	bc80      	pop	{r7}
 800271e:	4770      	bx	lr

08002720 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002720:	b480      	push	{r7}
 8002722:	b085      	sub	sp, #20
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
 8002728:	460b      	mov	r3, r1
 800272a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	68db      	ldr	r3, [r3, #12]
 8002730:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002732:	887a      	ldrh	r2, [r7, #2]
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	4013      	ands	r3, r2
 8002738:	041a      	lsls	r2, r3, #16
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	43d9      	mvns	r1, r3
 800273e:	887b      	ldrh	r3, [r7, #2]
 8002740:	400b      	ands	r3, r1
 8002742:	431a      	orrs	r2, r3
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	611a      	str	r2, [r3, #16]
}
 8002748:	bf00      	nop
 800274a:	3714      	adds	r7, #20
 800274c:	46bd      	mov	sp, r7
 800274e:	bc80      	pop	{r7}
 8002750:	4770      	bx	lr
	...

08002754 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b086      	sub	sp, #24
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d101      	bne.n	8002766 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002762:	2301      	movs	r3, #1
 8002764:	e272      	b.n	8002c4c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f003 0301 	and.w	r3, r3, #1
 800276e:	2b00      	cmp	r3, #0
 8002770:	f000 8087 	beq.w	8002882 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002774:	4b92      	ldr	r3, [pc, #584]	@ (80029c0 <HAL_RCC_OscConfig+0x26c>)
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	f003 030c 	and.w	r3, r3, #12
 800277c:	2b04      	cmp	r3, #4
 800277e:	d00c      	beq.n	800279a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002780:	4b8f      	ldr	r3, [pc, #572]	@ (80029c0 <HAL_RCC_OscConfig+0x26c>)
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	f003 030c 	and.w	r3, r3, #12
 8002788:	2b08      	cmp	r3, #8
 800278a:	d112      	bne.n	80027b2 <HAL_RCC_OscConfig+0x5e>
 800278c:	4b8c      	ldr	r3, [pc, #560]	@ (80029c0 <HAL_RCC_OscConfig+0x26c>)
 800278e:	685b      	ldr	r3, [r3, #4]
 8002790:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002794:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002798:	d10b      	bne.n	80027b2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800279a:	4b89      	ldr	r3, [pc, #548]	@ (80029c0 <HAL_RCC_OscConfig+0x26c>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d06c      	beq.n	8002880 <HAL_RCC_OscConfig+0x12c>
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d168      	bne.n	8002880 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80027ae:	2301      	movs	r3, #1
 80027b0:	e24c      	b.n	8002c4c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	685b      	ldr	r3, [r3, #4]
 80027b6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027ba:	d106      	bne.n	80027ca <HAL_RCC_OscConfig+0x76>
 80027bc:	4b80      	ldr	r3, [pc, #512]	@ (80029c0 <HAL_RCC_OscConfig+0x26c>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	4a7f      	ldr	r2, [pc, #508]	@ (80029c0 <HAL_RCC_OscConfig+0x26c>)
 80027c2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027c6:	6013      	str	r3, [r2, #0]
 80027c8:	e02e      	b.n	8002828 <HAL_RCC_OscConfig+0xd4>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	685b      	ldr	r3, [r3, #4]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d10c      	bne.n	80027ec <HAL_RCC_OscConfig+0x98>
 80027d2:	4b7b      	ldr	r3, [pc, #492]	@ (80029c0 <HAL_RCC_OscConfig+0x26c>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4a7a      	ldr	r2, [pc, #488]	@ (80029c0 <HAL_RCC_OscConfig+0x26c>)
 80027d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80027dc:	6013      	str	r3, [r2, #0]
 80027de:	4b78      	ldr	r3, [pc, #480]	@ (80029c0 <HAL_RCC_OscConfig+0x26c>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4a77      	ldr	r2, [pc, #476]	@ (80029c0 <HAL_RCC_OscConfig+0x26c>)
 80027e4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80027e8:	6013      	str	r3, [r2, #0]
 80027ea:	e01d      	b.n	8002828 <HAL_RCC_OscConfig+0xd4>
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80027f4:	d10c      	bne.n	8002810 <HAL_RCC_OscConfig+0xbc>
 80027f6:	4b72      	ldr	r3, [pc, #456]	@ (80029c0 <HAL_RCC_OscConfig+0x26c>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4a71      	ldr	r2, [pc, #452]	@ (80029c0 <HAL_RCC_OscConfig+0x26c>)
 80027fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002800:	6013      	str	r3, [r2, #0]
 8002802:	4b6f      	ldr	r3, [pc, #444]	@ (80029c0 <HAL_RCC_OscConfig+0x26c>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4a6e      	ldr	r2, [pc, #440]	@ (80029c0 <HAL_RCC_OscConfig+0x26c>)
 8002808:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800280c:	6013      	str	r3, [r2, #0]
 800280e:	e00b      	b.n	8002828 <HAL_RCC_OscConfig+0xd4>
 8002810:	4b6b      	ldr	r3, [pc, #428]	@ (80029c0 <HAL_RCC_OscConfig+0x26c>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a6a      	ldr	r2, [pc, #424]	@ (80029c0 <HAL_RCC_OscConfig+0x26c>)
 8002816:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800281a:	6013      	str	r3, [r2, #0]
 800281c:	4b68      	ldr	r3, [pc, #416]	@ (80029c0 <HAL_RCC_OscConfig+0x26c>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a67      	ldr	r2, [pc, #412]	@ (80029c0 <HAL_RCC_OscConfig+0x26c>)
 8002822:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002826:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	2b00      	cmp	r3, #0
 800282e:	d013      	beq.n	8002858 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002830:	f7ff f8ce 	bl	80019d0 <HAL_GetTick>
 8002834:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002836:	e008      	b.n	800284a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002838:	f7ff f8ca 	bl	80019d0 <HAL_GetTick>
 800283c:	4602      	mov	r2, r0
 800283e:	693b      	ldr	r3, [r7, #16]
 8002840:	1ad3      	subs	r3, r2, r3
 8002842:	2b64      	cmp	r3, #100	@ 0x64
 8002844:	d901      	bls.n	800284a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002846:	2303      	movs	r3, #3
 8002848:	e200      	b.n	8002c4c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800284a:	4b5d      	ldr	r3, [pc, #372]	@ (80029c0 <HAL_RCC_OscConfig+0x26c>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002852:	2b00      	cmp	r3, #0
 8002854:	d0f0      	beq.n	8002838 <HAL_RCC_OscConfig+0xe4>
 8002856:	e014      	b.n	8002882 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002858:	f7ff f8ba 	bl	80019d0 <HAL_GetTick>
 800285c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800285e:	e008      	b.n	8002872 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002860:	f7ff f8b6 	bl	80019d0 <HAL_GetTick>
 8002864:	4602      	mov	r2, r0
 8002866:	693b      	ldr	r3, [r7, #16]
 8002868:	1ad3      	subs	r3, r2, r3
 800286a:	2b64      	cmp	r3, #100	@ 0x64
 800286c:	d901      	bls.n	8002872 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800286e:	2303      	movs	r3, #3
 8002870:	e1ec      	b.n	8002c4c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002872:	4b53      	ldr	r3, [pc, #332]	@ (80029c0 <HAL_RCC_OscConfig+0x26c>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800287a:	2b00      	cmp	r3, #0
 800287c:	d1f0      	bne.n	8002860 <HAL_RCC_OscConfig+0x10c>
 800287e:	e000      	b.n	8002882 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002880:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f003 0302 	and.w	r3, r3, #2
 800288a:	2b00      	cmp	r3, #0
 800288c:	d063      	beq.n	8002956 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800288e:	4b4c      	ldr	r3, [pc, #304]	@ (80029c0 <HAL_RCC_OscConfig+0x26c>)
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	f003 030c 	and.w	r3, r3, #12
 8002896:	2b00      	cmp	r3, #0
 8002898:	d00b      	beq.n	80028b2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800289a:	4b49      	ldr	r3, [pc, #292]	@ (80029c0 <HAL_RCC_OscConfig+0x26c>)
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	f003 030c 	and.w	r3, r3, #12
 80028a2:	2b08      	cmp	r3, #8
 80028a4:	d11c      	bne.n	80028e0 <HAL_RCC_OscConfig+0x18c>
 80028a6:	4b46      	ldr	r3, [pc, #280]	@ (80029c0 <HAL_RCC_OscConfig+0x26c>)
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d116      	bne.n	80028e0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028b2:	4b43      	ldr	r3, [pc, #268]	@ (80029c0 <HAL_RCC_OscConfig+0x26c>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f003 0302 	and.w	r3, r3, #2
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d005      	beq.n	80028ca <HAL_RCC_OscConfig+0x176>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	691b      	ldr	r3, [r3, #16]
 80028c2:	2b01      	cmp	r3, #1
 80028c4:	d001      	beq.n	80028ca <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80028c6:	2301      	movs	r3, #1
 80028c8:	e1c0      	b.n	8002c4c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028ca:	4b3d      	ldr	r3, [pc, #244]	@ (80029c0 <HAL_RCC_OscConfig+0x26c>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	695b      	ldr	r3, [r3, #20]
 80028d6:	00db      	lsls	r3, r3, #3
 80028d8:	4939      	ldr	r1, [pc, #228]	@ (80029c0 <HAL_RCC_OscConfig+0x26c>)
 80028da:	4313      	orrs	r3, r2
 80028dc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028de:	e03a      	b.n	8002956 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	691b      	ldr	r3, [r3, #16]
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d020      	beq.n	800292a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80028e8:	4b36      	ldr	r3, [pc, #216]	@ (80029c4 <HAL_RCC_OscConfig+0x270>)
 80028ea:	2201      	movs	r2, #1
 80028ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028ee:	f7ff f86f 	bl	80019d0 <HAL_GetTick>
 80028f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028f4:	e008      	b.n	8002908 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028f6:	f7ff f86b 	bl	80019d0 <HAL_GetTick>
 80028fa:	4602      	mov	r2, r0
 80028fc:	693b      	ldr	r3, [r7, #16]
 80028fe:	1ad3      	subs	r3, r2, r3
 8002900:	2b02      	cmp	r3, #2
 8002902:	d901      	bls.n	8002908 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002904:	2303      	movs	r3, #3
 8002906:	e1a1      	b.n	8002c4c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002908:	4b2d      	ldr	r3, [pc, #180]	@ (80029c0 <HAL_RCC_OscConfig+0x26c>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f003 0302 	and.w	r3, r3, #2
 8002910:	2b00      	cmp	r3, #0
 8002912:	d0f0      	beq.n	80028f6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002914:	4b2a      	ldr	r3, [pc, #168]	@ (80029c0 <HAL_RCC_OscConfig+0x26c>)
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	695b      	ldr	r3, [r3, #20]
 8002920:	00db      	lsls	r3, r3, #3
 8002922:	4927      	ldr	r1, [pc, #156]	@ (80029c0 <HAL_RCC_OscConfig+0x26c>)
 8002924:	4313      	orrs	r3, r2
 8002926:	600b      	str	r3, [r1, #0]
 8002928:	e015      	b.n	8002956 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800292a:	4b26      	ldr	r3, [pc, #152]	@ (80029c4 <HAL_RCC_OscConfig+0x270>)
 800292c:	2200      	movs	r2, #0
 800292e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002930:	f7ff f84e 	bl	80019d0 <HAL_GetTick>
 8002934:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002936:	e008      	b.n	800294a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002938:	f7ff f84a 	bl	80019d0 <HAL_GetTick>
 800293c:	4602      	mov	r2, r0
 800293e:	693b      	ldr	r3, [r7, #16]
 8002940:	1ad3      	subs	r3, r2, r3
 8002942:	2b02      	cmp	r3, #2
 8002944:	d901      	bls.n	800294a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002946:	2303      	movs	r3, #3
 8002948:	e180      	b.n	8002c4c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800294a:	4b1d      	ldr	r3, [pc, #116]	@ (80029c0 <HAL_RCC_OscConfig+0x26c>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f003 0302 	and.w	r3, r3, #2
 8002952:	2b00      	cmp	r3, #0
 8002954:	d1f0      	bne.n	8002938 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f003 0308 	and.w	r3, r3, #8
 800295e:	2b00      	cmp	r3, #0
 8002960:	d03a      	beq.n	80029d8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	699b      	ldr	r3, [r3, #24]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d019      	beq.n	800299e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800296a:	4b17      	ldr	r3, [pc, #92]	@ (80029c8 <HAL_RCC_OscConfig+0x274>)
 800296c:	2201      	movs	r2, #1
 800296e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002970:	f7ff f82e 	bl	80019d0 <HAL_GetTick>
 8002974:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002976:	e008      	b.n	800298a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002978:	f7ff f82a 	bl	80019d0 <HAL_GetTick>
 800297c:	4602      	mov	r2, r0
 800297e:	693b      	ldr	r3, [r7, #16]
 8002980:	1ad3      	subs	r3, r2, r3
 8002982:	2b02      	cmp	r3, #2
 8002984:	d901      	bls.n	800298a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002986:	2303      	movs	r3, #3
 8002988:	e160      	b.n	8002c4c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800298a:	4b0d      	ldr	r3, [pc, #52]	@ (80029c0 <HAL_RCC_OscConfig+0x26c>)
 800298c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800298e:	f003 0302 	and.w	r3, r3, #2
 8002992:	2b00      	cmp	r3, #0
 8002994:	d0f0      	beq.n	8002978 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002996:	2001      	movs	r0, #1
 8002998:	f000 face 	bl	8002f38 <RCC_Delay>
 800299c:	e01c      	b.n	80029d8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800299e:	4b0a      	ldr	r3, [pc, #40]	@ (80029c8 <HAL_RCC_OscConfig+0x274>)
 80029a0:	2200      	movs	r2, #0
 80029a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029a4:	f7ff f814 	bl	80019d0 <HAL_GetTick>
 80029a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029aa:	e00f      	b.n	80029cc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029ac:	f7ff f810 	bl	80019d0 <HAL_GetTick>
 80029b0:	4602      	mov	r2, r0
 80029b2:	693b      	ldr	r3, [r7, #16]
 80029b4:	1ad3      	subs	r3, r2, r3
 80029b6:	2b02      	cmp	r3, #2
 80029b8:	d908      	bls.n	80029cc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80029ba:	2303      	movs	r3, #3
 80029bc:	e146      	b.n	8002c4c <HAL_RCC_OscConfig+0x4f8>
 80029be:	bf00      	nop
 80029c0:	40021000 	.word	0x40021000
 80029c4:	42420000 	.word	0x42420000
 80029c8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029cc:	4b92      	ldr	r3, [pc, #584]	@ (8002c18 <HAL_RCC_OscConfig+0x4c4>)
 80029ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029d0:	f003 0302 	and.w	r3, r3, #2
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d1e9      	bne.n	80029ac <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f003 0304 	and.w	r3, r3, #4
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	f000 80a6 	beq.w	8002b32 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80029e6:	2300      	movs	r3, #0
 80029e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80029ea:	4b8b      	ldr	r3, [pc, #556]	@ (8002c18 <HAL_RCC_OscConfig+0x4c4>)
 80029ec:	69db      	ldr	r3, [r3, #28]
 80029ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d10d      	bne.n	8002a12 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80029f6:	4b88      	ldr	r3, [pc, #544]	@ (8002c18 <HAL_RCC_OscConfig+0x4c4>)
 80029f8:	69db      	ldr	r3, [r3, #28]
 80029fa:	4a87      	ldr	r2, [pc, #540]	@ (8002c18 <HAL_RCC_OscConfig+0x4c4>)
 80029fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a00:	61d3      	str	r3, [r2, #28]
 8002a02:	4b85      	ldr	r3, [pc, #532]	@ (8002c18 <HAL_RCC_OscConfig+0x4c4>)
 8002a04:	69db      	ldr	r3, [r3, #28]
 8002a06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a0a:	60bb      	str	r3, [r7, #8]
 8002a0c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a0e:	2301      	movs	r3, #1
 8002a10:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a12:	4b82      	ldr	r3, [pc, #520]	@ (8002c1c <HAL_RCC_OscConfig+0x4c8>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d118      	bne.n	8002a50 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a1e:	4b7f      	ldr	r3, [pc, #508]	@ (8002c1c <HAL_RCC_OscConfig+0x4c8>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4a7e      	ldr	r2, [pc, #504]	@ (8002c1c <HAL_RCC_OscConfig+0x4c8>)
 8002a24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a28:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a2a:	f7fe ffd1 	bl	80019d0 <HAL_GetTick>
 8002a2e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a30:	e008      	b.n	8002a44 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a32:	f7fe ffcd 	bl	80019d0 <HAL_GetTick>
 8002a36:	4602      	mov	r2, r0
 8002a38:	693b      	ldr	r3, [r7, #16]
 8002a3a:	1ad3      	subs	r3, r2, r3
 8002a3c:	2b64      	cmp	r3, #100	@ 0x64
 8002a3e:	d901      	bls.n	8002a44 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002a40:	2303      	movs	r3, #3
 8002a42:	e103      	b.n	8002c4c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a44:	4b75      	ldr	r3, [pc, #468]	@ (8002c1c <HAL_RCC_OscConfig+0x4c8>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d0f0      	beq.n	8002a32 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	68db      	ldr	r3, [r3, #12]
 8002a54:	2b01      	cmp	r3, #1
 8002a56:	d106      	bne.n	8002a66 <HAL_RCC_OscConfig+0x312>
 8002a58:	4b6f      	ldr	r3, [pc, #444]	@ (8002c18 <HAL_RCC_OscConfig+0x4c4>)
 8002a5a:	6a1b      	ldr	r3, [r3, #32]
 8002a5c:	4a6e      	ldr	r2, [pc, #440]	@ (8002c18 <HAL_RCC_OscConfig+0x4c4>)
 8002a5e:	f043 0301 	orr.w	r3, r3, #1
 8002a62:	6213      	str	r3, [r2, #32]
 8002a64:	e02d      	b.n	8002ac2 <HAL_RCC_OscConfig+0x36e>
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	68db      	ldr	r3, [r3, #12]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d10c      	bne.n	8002a88 <HAL_RCC_OscConfig+0x334>
 8002a6e:	4b6a      	ldr	r3, [pc, #424]	@ (8002c18 <HAL_RCC_OscConfig+0x4c4>)
 8002a70:	6a1b      	ldr	r3, [r3, #32]
 8002a72:	4a69      	ldr	r2, [pc, #420]	@ (8002c18 <HAL_RCC_OscConfig+0x4c4>)
 8002a74:	f023 0301 	bic.w	r3, r3, #1
 8002a78:	6213      	str	r3, [r2, #32]
 8002a7a:	4b67      	ldr	r3, [pc, #412]	@ (8002c18 <HAL_RCC_OscConfig+0x4c4>)
 8002a7c:	6a1b      	ldr	r3, [r3, #32]
 8002a7e:	4a66      	ldr	r2, [pc, #408]	@ (8002c18 <HAL_RCC_OscConfig+0x4c4>)
 8002a80:	f023 0304 	bic.w	r3, r3, #4
 8002a84:	6213      	str	r3, [r2, #32]
 8002a86:	e01c      	b.n	8002ac2 <HAL_RCC_OscConfig+0x36e>
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	68db      	ldr	r3, [r3, #12]
 8002a8c:	2b05      	cmp	r3, #5
 8002a8e:	d10c      	bne.n	8002aaa <HAL_RCC_OscConfig+0x356>
 8002a90:	4b61      	ldr	r3, [pc, #388]	@ (8002c18 <HAL_RCC_OscConfig+0x4c4>)
 8002a92:	6a1b      	ldr	r3, [r3, #32]
 8002a94:	4a60      	ldr	r2, [pc, #384]	@ (8002c18 <HAL_RCC_OscConfig+0x4c4>)
 8002a96:	f043 0304 	orr.w	r3, r3, #4
 8002a9a:	6213      	str	r3, [r2, #32]
 8002a9c:	4b5e      	ldr	r3, [pc, #376]	@ (8002c18 <HAL_RCC_OscConfig+0x4c4>)
 8002a9e:	6a1b      	ldr	r3, [r3, #32]
 8002aa0:	4a5d      	ldr	r2, [pc, #372]	@ (8002c18 <HAL_RCC_OscConfig+0x4c4>)
 8002aa2:	f043 0301 	orr.w	r3, r3, #1
 8002aa6:	6213      	str	r3, [r2, #32]
 8002aa8:	e00b      	b.n	8002ac2 <HAL_RCC_OscConfig+0x36e>
 8002aaa:	4b5b      	ldr	r3, [pc, #364]	@ (8002c18 <HAL_RCC_OscConfig+0x4c4>)
 8002aac:	6a1b      	ldr	r3, [r3, #32]
 8002aae:	4a5a      	ldr	r2, [pc, #360]	@ (8002c18 <HAL_RCC_OscConfig+0x4c4>)
 8002ab0:	f023 0301 	bic.w	r3, r3, #1
 8002ab4:	6213      	str	r3, [r2, #32]
 8002ab6:	4b58      	ldr	r3, [pc, #352]	@ (8002c18 <HAL_RCC_OscConfig+0x4c4>)
 8002ab8:	6a1b      	ldr	r3, [r3, #32]
 8002aba:	4a57      	ldr	r2, [pc, #348]	@ (8002c18 <HAL_RCC_OscConfig+0x4c4>)
 8002abc:	f023 0304 	bic.w	r3, r3, #4
 8002ac0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	68db      	ldr	r3, [r3, #12]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d015      	beq.n	8002af6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002aca:	f7fe ff81 	bl	80019d0 <HAL_GetTick>
 8002ace:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ad0:	e00a      	b.n	8002ae8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ad2:	f7fe ff7d 	bl	80019d0 <HAL_GetTick>
 8002ad6:	4602      	mov	r2, r0
 8002ad8:	693b      	ldr	r3, [r7, #16]
 8002ada:	1ad3      	subs	r3, r2, r3
 8002adc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ae0:	4293      	cmp	r3, r2
 8002ae2:	d901      	bls.n	8002ae8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002ae4:	2303      	movs	r3, #3
 8002ae6:	e0b1      	b.n	8002c4c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ae8:	4b4b      	ldr	r3, [pc, #300]	@ (8002c18 <HAL_RCC_OscConfig+0x4c4>)
 8002aea:	6a1b      	ldr	r3, [r3, #32]
 8002aec:	f003 0302 	and.w	r3, r3, #2
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d0ee      	beq.n	8002ad2 <HAL_RCC_OscConfig+0x37e>
 8002af4:	e014      	b.n	8002b20 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002af6:	f7fe ff6b 	bl	80019d0 <HAL_GetTick>
 8002afa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002afc:	e00a      	b.n	8002b14 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002afe:	f7fe ff67 	bl	80019d0 <HAL_GetTick>
 8002b02:	4602      	mov	r2, r0
 8002b04:	693b      	ldr	r3, [r7, #16]
 8002b06:	1ad3      	subs	r3, r2, r3
 8002b08:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b0c:	4293      	cmp	r3, r2
 8002b0e:	d901      	bls.n	8002b14 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002b10:	2303      	movs	r3, #3
 8002b12:	e09b      	b.n	8002c4c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b14:	4b40      	ldr	r3, [pc, #256]	@ (8002c18 <HAL_RCC_OscConfig+0x4c4>)
 8002b16:	6a1b      	ldr	r3, [r3, #32]
 8002b18:	f003 0302 	and.w	r3, r3, #2
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d1ee      	bne.n	8002afe <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002b20:	7dfb      	ldrb	r3, [r7, #23]
 8002b22:	2b01      	cmp	r3, #1
 8002b24:	d105      	bne.n	8002b32 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b26:	4b3c      	ldr	r3, [pc, #240]	@ (8002c18 <HAL_RCC_OscConfig+0x4c4>)
 8002b28:	69db      	ldr	r3, [r3, #28]
 8002b2a:	4a3b      	ldr	r2, [pc, #236]	@ (8002c18 <HAL_RCC_OscConfig+0x4c4>)
 8002b2c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b30:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	69db      	ldr	r3, [r3, #28]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	f000 8087 	beq.w	8002c4a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002b3c:	4b36      	ldr	r3, [pc, #216]	@ (8002c18 <HAL_RCC_OscConfig+0x4c4>)
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	f003 030c 	and.w	r3, r3, #12
 8002b44:	2b08      	cmp	r3, #8
 8002b46:	d061      	beq.n	8002c0c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	69db      	ldr	r3, [r3, #28]
 8002b4c:	2b02      	cmp	r3, #2
 8002b4e:	d146      	bne.n	8002bde <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b50:	4b33      	ldr	r3, [pc, #204]	@ (8002c20 <HAL_RCC_OscConfig+0x4cc>)
 8002b52:	2200      	movs	r2, #0
 8002b54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b56:	f7fe ff3b 	bl	80019d0 <HAL_GetTick>
 8002b5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b5c:	e008      	b.n	8002b70 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b5e:	f7fe ff37 	bl	80019d0 <HAL_GetTick>
 8002b62:	4602      	mov	r2, r0
 8002b64:	693b      	ldr	r3, [r7, #16]
 8002b66:	1ad3      	subs	r3, r2, r3
 8002b68:	2b02      	cmp	r3, #2
 8002b6a:	d901      	bls.n	8002b70 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002b6c:	2303      	movs	r3, #3
 8002b6e:	e06d      	b.n	8002c4c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b70:	4b29      	ldr	r3, [pc, #164]	@ (8002c18 <HAL_RCC_OscConfig+0x4c4>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d1f0      	bne.n	8002b5e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6a1b      	ldr	r3, [r3, #32]
 8002b80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b84:	d108      	bne.n	8002b98 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002b86:	4b24      	ldr	r3, [pc, #144]	@ (8002c18 <HAL_RCC_OscConfig+0x4c4>)
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	689b      	ldr	r3, [r3, #8]
 8002b92:	4921      	ldr	r1, [pc, #132]	@ (8002c18 <HAL_RCC_OscConfig+0x4c4>)
 8002b94:	4313      	orrs	r3, r2
 8002b96:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002b98:	4b1f      	ldr	r3, [pc, #124]	@ (8002c18 <HAL_RCC_OscConfig+0x4c4>)
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6a19      	ldr	r1, [r3, #32]
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ba8:	430b      	orrs	r3, r1
 8002baa:	491b      	ldr	r1, [pc, #108]	@ (8002c18 <HAL_RCC_OscConfig+0x4c4>)
 8002bac:	4313      	orrs	r3, r2
 8002bae:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002bb0:	4b1b      	ldr	r3, [pc, #108]	@ (8002c20 <HAL_RCC_OscConfig+0x4cc>)
 8002bb2:	2201      	movs	r2, #1
 8002bb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bb6:	f7fe ff0b 	bl	80019d0 <HAL_GetTick>
 8002bba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002bbc:	e008      	b.n	8002bd0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bbe:	f7fe ff07 	bl	80019d0 <HAL_GetTick>
 8002bc2:	4602      	mov	r2, r0
 8002bc4:	693b      	ldr	r3, [r7, #16]
 8002bc6:	1ad3      	subs	r3, r2, r3
 8002bc8:	2b02      	cmp	r3, #2
 8002bca:	d901      	bls.n	8002bd0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002bcc:	2303      	movs	r3, #3
 8002bce:	e03d      	b.n	8002c4c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002bd0:	4b11      	ldr	r3, [pc, #68]	@ (8002c18 <HAL_RCC_OscConfig+0x4c4>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d0f0      	beq.n	8002bbe <HAL_RCC_OscConfig+0x46a>
 8002bdc:	e035      	b.n	8002c4a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bde:	4b10      	ldr	r3, [pc, #64]	@ (8002c20 <HAL_RCC_OscConfig+0x4cc>)
 8002be0:	2200      	movs	r2, #0
 8002be2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002be4:	f7fe fef4 	bl	80019d0 <HAL_GetTick>
 8002be8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002bea:	e008      	b.n	8002bfe <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bec:	f7fe fef0 	bl	80019d0 <HAL_GetTick>
 8002bf0:	4602      	mov	r2, r0
 8002bf2:	693b      	ldr	r3, [r7, #16]
 8002bf4:	1ad3      	subs	r3, r2, r3
 8002bf6:	2b02      	cmp	r3, #2
 8002bf8:	d901      	bls.n	8002bfe <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002bfa:	2303      	movs	r3, #3
 8002bfc:	e026      	b.n	8002c4c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002bfe:	4b06      	ldr	r3, [pc, #24]	@ (8002c18 <HAL_RCC_OscConfig+0x4c4>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d1f0      	bne.n	8002bec <HAL_RCC_OscConfig+0x498>
 8002c0a:	e01e      	b.n	8002c4a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	69db      	ldr	r3, [r3, #28]
 8002c10:	2b01      	cmp	r3, #1
 8002c12:	d107      	bne.n	8002c24 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002c14:	2301      	movs	r3, #1
 8002c16:	e019      	b.n	8002c4c <HAL_RCC_OscConfig+0x4f8>
 8002c18:	40021000 	.word	0x40021000
 8002c1c:	40007000 	.word	0x40007000
 8002c20:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002c24:	4b0b      	ldr	r3, [pc, #44]	@ (8002c54 <HAL_RCC_OscConfig+0x500>)
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6a1b      	ldr	r3, [r3, #32]
 8002c34:	429a      	cmp	r2, r3
 8002c36:	d106      	bne.n	8002c46 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c42:	429a      	cmp	r2, r3
 8002c44:	d001      	beq.n	8002c4a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002c46:	2301      	movs	r3, #1
 8002c48:	e000      	b.n	8002c4c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002c4a:	2300      	movs	r3, #0
}
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	3718      	adds	r7, #24
 8002c50:	46bd      	mov	sp, r7
 8002c52:	bd80      	pop	{r7, pc}
 8002c54:	40021000 	.word	0x40021000

08002c58 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b084      	sub	sp, #16
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
 8002c60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d101      	bne.n	8002c6c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c68:	2301      	movs	r3, #1
 8002c6a:	e0d0      	b.n	8002e0e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c6c:	4b6a      	ldr	r3, [pc, #424]	@ (8002e18 <HAL_RCC_ClockConfig+0x1c0>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f003 0307 	and.w	r3, r3, #7
 8002c74:	683a      	ldr	r2, [r7, #0]
 8002c76:	429a      	cmp	r2, r3
 8002c78:	d910      	bls.n	8002c9c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c7a:	4b67      	ldr	r3, [pc, #412]	@ (8002e18 <HAL_RCC_ClockConfig+0x1c0>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f023 0207 	bic.w	r2, r3, #7
 8002c82:	4965      	ldr	r1, [pc, #404]	@ (8002e18 <HAL_RCC_ClockConfig+0x1c0>)
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	4313      	orrs	r3, r2
 8002c88:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c8a:	4b63      	ldr	r3, [pc, #396]	@ (8002e18 <HAL_RCC_ClockConfig+0x1c0>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f003 0307 	and.w	r3, r3, #7
 8002c92:	683a      	ldr	r2, [r7, #0]
 8002c94:	429a      	cmp	r2, r3
 8002c96:	d001      	beq.n	8002c9c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002c98:	2301      	movs	r3, #1
 8002c9a:	e0b8      	b.n	8002e0e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f003 0302 	and.w	r3, r3, #2
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d020      	beq.n	8002cea <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f003 0304 	and.w	r3, r3, #4
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d005      	beq.n	8002cc0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002cb4:	4b59      	ldr	r3, [pc, #356]	@ (8002e1c <HAL_RCC_ClockConfig+0x1c4>)
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	4a58      	ldr	r2, [pc, #352]	@ (8002e1c <HAL_RCC_ClockConfig+0x1c4>)
 8002cba:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002cbe:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f003 0308 	and.w	r3, r3, #8
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d005      	beq.n	8002cd8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ccc:	4b53      	ldr	r3, [pc, #332]	@ (8002e1c <HAL_RCC_ClockConfig+0x1c4>)
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	4a52      	ldr	r2, [pc, #328]	@ (8002e1c <HAL_RCC_ClockConfig+0x1c4>)
 8002cd2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002cd6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002cd8:	4b50      	ldr	r3, [pc, #320]	@ (8002e1c <HAL_RCC_ClockConfig+0x1c4>)
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	689b      	ldr	r3, [r3, #8]
 8002ce4:	494d      	ldr	r1, [pc, #308]	@ (8002e1c <HAL_RCC_ClockConfig+0x1c4>)
 8002ce6:	4313      	orrs	r3, r2
 8002ce8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f003 0301 	and.w	r3, r3, #1
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d040      	beq.n	8002d78 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	685b      	ldr	r3, [r3, #4]
 8002cfa:	2b01      	cmp	r3, #1
 8002cfc:	d107      	bne.n	8002d0e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cfe:	4b47      	ldr	r3, [pc, #284]	@ (8002e1c <HAL_RCC_ClockConfig+0x1c4>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d115      	bne.n	8002d36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	e07f      	b.n	8002e0e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	685b      	ldr	r3, [r3, #4]
 8002d12:	2b02      	cmp	r3, #2
 8002d14:	d107      	bne.n	8002d26 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d16:	4b41      	ldr	r3, [pc, #260]	@ (8002e1c <HAL_RCC_ClockConfig+0x1c4>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d109      	bne.n	8002d36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d22:	2301      	movs	r3, #1
 8002d24:	e073      	b.n	8002e0e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d26:	4b3d      	ldr	r3, [pc, #244]	@ (8002e1c <HAL_RCC_ClockConfig+0x1c4>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f003 0302 	and.w	r3, r3, #2
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d101      	bne.n	8002d36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d32:	2301      	movs	r3, #1
 8002d34:	e06b      	b.n	8002e0e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d36:	4b39      	ldr	r3, [pc, #228]	@ (8002e1c <HAL_RCC_ClockConfig+0x1c4>)
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	f023 0203 	bic.w	r2, r3, #3
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	4936      	ldr	r1, [pc, #216]	@ (8002e1c <HAL_RCC_ClockConfig+0x1c4>)
 8002d44:	4313      	orrs	r3, r2
 8002d46:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002d48:	f7fe fe42 	bl	80019d0 <HAL_GetTick>
 8002d4c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d4e:	e00a      	b.n	8002d66 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d50:	f7fe fe3e 	bl	80019d0 <HAL_GetTick>
 8002d54:	4602      	mov	r2, r0
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	1ad3      	subs	r3, r2, r3
 8002d5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d5e:	4293      	cmp	r3, r2
 8002d60:	d901      	bls.n	8002d66 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002d62:	2303      	movs	r3, #3
 8002d64:	e053      	b.n	8002e0e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d66:	4b2d      	ldr	r3, [pc, #180]	@ (8002e1c <HAL_RCC_ClockConfig+0x1c4>)
 8002d68:	685b      	ldr	r3, [r3, #4]
 8002d6a:	f003 020c 	and.w	r2, r3, #12
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	685b      	ldr	r3, [r3, #4]
 8002d72:	009b      	lsls	r3, r3, #2
 8002d74:	429a      	cmp	r2, r3
 8002d76:	d1eb      	bne.n	8002d50 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d78:	4b27      	ldr	r3, [pc, #156]	@ (8002e18 <HAL_RCC_ClockConfig+0x1c0>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f003 0307 	and.w	r3, r3, #7
 8002d80:	683a      	ldr	r2, [r7, #0]
 8002d82:	429a      	cmp	r2, r3
 8002d84:	d210      	bcs.n	8002da8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d86:	4b24      	ldr	r3, [pc, #144]	@ (8002e18 <HAL_RCC_ClockConfig+0x1c0>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f023 0207 	bic.w	r2, r3, #7
 8002d8e:	4922      	ldr	r1, [pc, #136]	@ (8002e18 <HAL_RCC_ClockConfig+0x1c0>)
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	4313      	orrs	r3, r2
 8002d94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d96:	4b20      	ldr	r3, [pc, #128]	@ (8002e18 <HAL_RCC_ClockConfig+0x1c0>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f003 0307 	and.w	r3, r3, #7
 8002d9e:	683a      	ldr	r2, [r7, #0]
 8002da0:	429a      	cmp	r2, r3
 8002da2:	d001      	beq.n	8002da8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002da4:	2301      	movs	r3, #1
 8002da6:	e032      	b.n	8002e0e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f003 0304 	and.w	r3, r3, #4
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d008      	beq.n	8002dc6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002db4:	4b19      	ldr	r3, [pc, #100]	@ (8002e1c <HAL_RCC_ClockConfig+0x1c4>)
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	68db      	ldr	r3, [r3, #12]
 8002dc0:	4916      	ldr	r1, [pc, #88]	@ (8002e1c <HAL_RCC_ClockConfig+0x1c4>)
 8002dc2:	4313      	orrs	r3, r2
 8002dc4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f003 0308 	and.w	r3, r3, #8
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d009      	beq.n	8002de6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002dd2:	4b12      	ldr	r3, [pc, #72]	@ (8002e1c <HAL_RCC_ClockConfig+0x1c4>)
 8002dd4:	685b      	ldr	r3, [r3, #4]
 8002dd6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	691b      	ldr	r3, [r3, #16]
 8002dde:	00db      	lsls	r3, r3, #3
 8002de0:	490e      	ldr	r1, [pc, #56]	@ (8002e1c <HAL_RCC_ClockConfig+0x1c4>)
 8002de2:	4313      	orrs	r3, r2
 8002de4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002de6:	f000 f821 	bl	8002e2c <HAL_RCC_GetSysClockFreq>
 8002dea:	4602      	mov	r2, r0
 8002dec:	4b0b      	ldr	r3, [pc, #44]	@ (8002e1c <HAL_RCC_ClockConfig+0x1c4>)
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	091b      	lsrs	r3, r3, #4
 8002df2:	f003 030f 	and.w	r3, r3, #15
 8002df6:	490a      	ldr	r1, [pc, #40]	@ (8002e20 <HAL_RCC_ClockConfig+0x1c8>)
 8002df8:	5ccb      	ldrb	r3, [r1, r3]
 8002dfa:	fa22 f303 	lsr.w	r3, r2, r3
 8002dfe:	4a09      	ldr	r2, [pc, #36]	@ (8002e24 <HAL_RCC_ClockConfig+0x1cc>)
 8002e00:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002e02:	4b09      	ldr	r3, [pc, #36]	@ (8002e28 <HAL_RCC_ClockConfig+0x1d0>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	4618      	mov	r0, r3
 8002e08:	f7fe fda0 	bl	800194c <HAL_InitTick>

  return HAL_OK;
 8002e0c:	2300      	movs	r3, #0
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	3710      	adds	r7, #16
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}
 8002e16:	bf00      	nop
 8002e18:	40022000 	.word	0x40022000
 8002e1c:	40021000 	.word	0x40021000
 8002e20:	08006acc 	.word	0x08006acc
 8002e24:	20000004 	.word	0x20000004
 8002e28:	20000008 	.word	0x20000008

08002e2c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b087      	sub	sp, #28
 8002e30:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002e32:	2300      	movs	r3, #0
 8002e34:	60fb      	str	r3, [r7, #12]
 8002e36:	2300      	movs	r3, #0
 8002e38:	60bb      	str	r3, [r7, #8]
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	617b      	str	r3, [r7, #20]
 8002e3e:	2300      	movs	r3, #0
 8002e40:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002e42:	2300      	movs	r3, #0
 8002e44:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002e46:	4b1e      	ldr	r3, [pc, #120]	@ (8002ec0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002e48:	685b      	ldr	r3, [r3, #4]
 8002e4a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	f003 030c 	and.w	r3, r3, #12
 8002e52:	2b04      	cmp	r3, #4
 8002e54:	d002      	beq.n	8002e5c <HAL_RCC_GetSysClockFreq+0x30>
 8002e56:	2b08      	cmp	r3, #8
 8002e58:	d003      	beq.n	8002e62 <HAL_RCC_GetSysClockFreq+0x36>
 8002e5a:	e027      	b.n	8002eac <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002e5c:	4b19      	ldr	r3, [pc, #100]	@ (8002ec4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002e5e:	613b      	str	r3, [r7, #16]
      break;
 8002e60:	e027      	b.n	8002eb2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	0c9b      	lsrs	r3, r3, #18
 8002e66:	f003 030f 	and.w	r3, r3, #15
 8002e6a:	4a17      	ldr	r2, [pc, #92]	@ (8002ec8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002e6c:	5cd3      	ldrb	r3, [r2, r3]
 8002e6e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d010      	beq.n	8002e9c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002e7a:	4b11      	ldr	r3, [pc, #68]	@ (8002ec0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	0c5b      	lsrs	r3, r3, #17
 8002e80:	f003 0301 	and.w	r3, r3, #1
 8002e84:	4a11      	ldr	r2, [pc, #68]	@ (8002ecc <HAL_RCC_GetSysClockFreq+0xa0>)
 8002e86:	5cd3      	ldrb	r3, [r2, r3]
 8002e88:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	4a0d      	ldr	r2, [pc, #52]	@ (8002ec4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002e8e:	fb03 f202 	mul.w	r2, r3, r2
 8002e92:	68bb      	ldr	r3, [r7, #8]
 8002e94:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e98:	617b      	str	r3, [r7, #20]
 8002e9a:	e004      	b.n	8002ea6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	4a0c      	ldr	r2, [pc, #48]	@ (8002ed0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002ea0:	fb02 f303 	mul.w	r3, r2, r3
 8002ea4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002ea6:	697b      	ldr	r3, [r7, #20]
 8002ea8:	613b      	str	r3, [r7, #16]
      break;
 8002eaa:	e002      	b.n	8002eb2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002eac:	4b05      	ldr	r3, [pc, #20]	@ (8002ec4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002eae:	613b      	str	r3, [r7, #16]
      break;
 8002eb0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002eb2:	693b      	ldr	r3, [r7, #16]
}
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	371c      	adds	r7, #28
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	bc80      	pop	{r7}
 8002ebc:	4770      	bx	lr
 8002ebe:	bf00      	nop
 8002ec0:	40021000 	.word	0x40021000
 8002ec4:	007a1200 	.word	0x007a1200
 8002ec8:	08006ae4 	.word	0x08006ae4
 8002ecc:	08006af4 	.word	0x08006af4
 8002ed0:	003d0900 	.word	0x003d0900

08002ed4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ed8:	4b02      	ldr	r3, [pc, #8]	@ (8002ee4 <HAL_RCC_GetHCLKFreq+0x10>)
 8002eda:	681b      	ldr	r3, [r3, #0]
}
 8002edc:	4618      	mov	r0, r3
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bc80      	pop	{r7}
 8002ee2:	4770      	bx	lr
 8002ee4:	20000004 	.word	0x20000004

08002ee8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002eec:	f7ff fff2 	bl	8002ed4 <HAL_RCC_GetHCLKFreq>
 8002ef0:	4602      	mov	r2, r0
 8002ef2:	4b05      	ldr	r3, [pc, #20]	@ (8002f08 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	0a1b      	lsrs	r3, r3, #8
 8002ef8:	f003 0307 	and.w	r3, r3, #7
 8002efc:	4903      	ldr	r1, [pc, #12]	@ (8002f0c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002efe:	5ccb      	ldrb	r3, [r1, r3]
 8002f00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f04:	4618      	mov	r0, r3
 8002f06:	bd80      	pop	{r7, pc}
 8002f08:	40021000 	.word	0x40021000
 8002f0c:	08006adc 	.word	0x08006adc

08002f10 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002f14:	f7ff ffde 	bl	8002ed4 <HAL_RCC_GetHCLKFreq>
 8002f18:	4602      	mov	r2, r0
 8002f1a:	4b05      	ldr	r3, [pc, #20]	@ (8002f30 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002f1c:	685b      	ldr	r3, [r3, #4]
 8002f1e:	0adb      	lsrs	r3, r3, #11
 8002f20:	f003 0307 	and.w	r3, r3, #7
 8002f24:	4903      	ldr	r1, [pc, #12]	@ (8002f34 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002f26:	5ccb      	ldrb	r3, [r1, r3]
 8002f28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	bd80      	pop	{r7, pc}
 8002f30:	40021000 	.word	0x40021000
 8002f34:	08006adc 	.word	0x08006adc

08002f38 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	b085      	sub	sp, #20
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002f40:	4b0a      	ldr	r3, [pc, #40]	@ (8002f6c <RCC_Delay+0x34>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4a0a      	ldr	r2, [pc, #40]	@ (8002f70 <RCC_Delay+0x38>)
 8002f46:	fba2 2303 	umull	r2, r3, r2, r3
 8002f4a:	0a5b      	lsrs	r3, r3, #9
 8002f4c:	687a      	ldr	r2, [r7, #4]
 8002f4e:	fb02 f303 	mul.w	r3, r2, r3
 8002f52:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002f54:	bf00      	nop
  }
  while (Delay --);
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	1e5a      	subs	r2, r3, #1
 8002f5a:	60fa      	str	r2, [r7, #12]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d1f9      	bne.n	8002f54 <RCC_Delay+0x1c>
}
 8002f60:	bf00      	nop
 8002f62:	bf00      	nop
 8002f64:	3714      	adds	r7, #20
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bc80      	pop	{r7}
 8002f6a:	4770      	bx	lr
 8002f6c:	20000004 	.word	0x20000004
 8002f70:	10624dd3 	.word	0x10624dd3

08002f74 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b086      	sub	sp, #24
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	613b      	str	r3, [r7, #16]
 8002f80:	2300      	movs	r3, #0
 8002f82:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f003 0301 	and.w	r3, r3, #1
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d07d      	beq.n	800308c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002f90:	2300      	movs	r3, #0
 8002f92:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f94:	4b4f      	ldr	r3, [pc, #316]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f96:	69db      	ldr	r3, [r3, #28]
 8002f98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d10d      	bne.n	8002fbc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fa0:	4b4c      	ldr	r3, [pc, #304]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fa2:	69db      	ldr	r3, [r3, #28]
 8002fa4:	4a4b      	ldr	r2, [pc, #300]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fa6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002faa:	61d3      	str	r3, [r2, #28]
 8002fac:	4b49      	ldr	r3, [pc, #292]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fae:	69db      	ldr	r3, [r3, #28]
 8002fb0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fb4:	60bb      	str	r3, [r7, #8]
 8002fb6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002fb8:	2301      	movs	r3, #1
 8002fba:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fbc:	4b46      	ldr	r3, [pc, #280]	@ (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d118      	bne.n	8002ffa <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002fc8:	4b43      	ldr	r3, [pc, #268]	@ (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4a42      	ldr	r2, [pc, #264]	@ (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002fce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002fd2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002fd4:	f7fe fcfc 	bl	80019d0 <HAL_GetTick>
 8002fd8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fda:	e008      	b.n	8002fee <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fdc:	f7fe fcf8 	bl	80019d0 <HAL_GetTick>
 8002fe0:	4602      	mov	r2, r0
 8002fe2:	693b      	ldr	r3, [r7, #16]
 8002fe4:	1ad3      	subs	r3, r2, r3
 8002fe6:	2b64      	cmp	r3, #100	@ 0x64
 8002fe8:	d901      	bls.n	8002fee <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002fea:	2303      	movs	r3, #3
 8002fec:	e06d      	b.n	80030ca <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fee:	4b3a      	ldr	r3, [pc, #232]	@ (80030d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d0f0      	beq.n	8002fdc <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002ffa:	4b36      	ldr	r3, [pc, #216]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ffc:	6a1b      	ldr	r3, [r3, #32]
 8002ffe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003002:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d02e      	beq.n	8003068 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003012:	68fa      	ldr	r2, [r7, #12]
 8003014:	429a      	cmp	r2, r3
 8003016:	d027      	beq.n	8003068 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003018:	4b2e      	ldr	r3, [pc, #184]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800301a:	6a1b      	ldr	r3, [r3, #32]
 800301c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003020:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003022:	4b2e      	ldr	r3, [pc, #184]	@ (80030dc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003024:	2201      	movs	r2, #1
 8003026:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003028:	4b2c      	ldr	r3, [pc, #176]	@ (80030dc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800302a:	2200      	movs	r2, #0
 800302c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800302e:	4a29      	ldr	r2, [pc, #164]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	f003 0301 	and.w	r3, r3, #1
 800303a:	2b00      	cmp	r3, #0
 800303c:	d014      	beq.n	8003068 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800303e:	f7fe fcc7 	bl	80019d0 <HAL_GetTick>
 8003042:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003044:	e00a      	b.n	800305c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003046:	f7fe fcc3 	bl	80019d0 <HAL_GetTick>
 800304a:	4602      	mov	r2, r0
 800304c:	693b      	ldr	r3, [r7, #16]
 800304e:	1ad3      	subs	r3, r2, r3
 8003050:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003054:	4293      	cmp	r3, r2
 8003056:	d901      	bls.n	800305c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003058:	2303      	movs	r3, #3
 800305a:	e036      	b.n	80030ca <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800305c:	4b1d      	ldr	r3, [pc, #116]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800305e:	6a1b      	ldr	r3, [r3, #32]
 8003060:	f003 0302 	and.w	r3, r3, #2
 8003064:	2b00      	cmp	r3, #0
 8003066:	d0ee      	beq.n	8003046 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003068:	4b1a      	ldr	r3, [pc, #104]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800306a:	6a1b      	ldr	r3, [r3, #32]
 800306c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	4917      	ldr	r1, [pc, #92]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003076:	4313      	orrs	r3, r2
 8003078:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800307a:	7dfb      	ldrb	r3, [r7, #23]
 800307c:	2b01      	cmp	r3, #1
 800307e:	d105      	bne.n	800308c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003080:	4b14      	ldr	r3, [pc, #80]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003082:	69db      	ldr	r3, [r3, #28]
 8003084:	4a13      	ldr	r2, [pc, #76]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003086:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800308a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f003 0302 	and.w	r3, r3, #2
 8003094:	2b00      	cmp	r3, #0
 8003096:	d008      	beq.n	80030aa <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003098:	4b0e      	ldr	r3, [pc, #56]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800309a:	685b      	ldr	r3, [r3, #4]
 800309c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	689b      	ldr	r3, [r3, #8]
 80030a4:	490b      	ldr	r1, [pc, #44]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030a6:	4313      	orrs	r3, r2
 80030a8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f003 0310 	and.w	r3, r3, #16
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d008      	beq.n	80030c8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80030b6:	4b07      	ldr	r3, [pc, #28]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	68db      	ldr	r3, [r3, #12]
 80030c2:	4904      	ldr	r1, [pc, #16]	@ (80030d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030c4:	4313      	orrs	r3, r2
 80030c6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80030c8:	2300      	movs	r3, #0
}
 80030ca:	4618      	mov	r0, r3
 80030cc:	3718      	adds	r7, #24
 80030ce:	46bd      	mov	sp, r7
 80030d0:	bd80      	pop	{r7, pc}
 80030d2:	bf00      	nop
 80030d4:	40021000 	.word	0x40021000
 80030d8:	40007000 	.word	0x40007000
 80030dc:	42420440 	.word	0x42420440

080030e0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b082      	sub	sp, #8
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d101      	bne.n	80030f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80030ee:	2301      	movs	r3, #1
 80030f0:	e042      	b.n	8003178 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80030f8:	b2db      	uxtb	r3, r3
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d106      	bne.n	800310c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2200      	movs	r2, #0
 8003102:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003106:	6878      	ldr	r0, [r7, #4]
 8003108:	f7fe fa48 	bl	800159c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2224      	movs	r2, #36	@ 0x24
 8003110:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	68da      	ldr	r2, [r3, #12]
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003122:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003124:	6878      	ldr	r0, [r7, #4]
 8003126:	f000 fdb7 	bl	8003c98 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	691a      	ldr	r2, [r3, #16]
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003138:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	695a      	ldr	r2, [r3, #20]
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003148:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	68da      	ldr	r2, [r3, #12]
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003158:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2200      	movs	r2, #0
 800315e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2220      	movs	r2, #32
 8003164:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2220      	movs	r2, #32
 800316c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2200      	movs	r2, #0
 8003174:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003176:	2300      	movs	r3, #0
}
 8003178:	4618      	mov	r0, r3
 800317a:	3708      	adds	r7, #8
 800317c:	46bd      	mov	sp, r7
 800317e:	bd80      	pop	{r7, pc}

08003180 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b08a      	sub	sp, #40	@ 0x28
 8003184:	af02      	add	r7, sp, #8
 8003186:	60f8      	str	r0, [r7, #12]
 8003188:	60b9      	str	r1, [r7, #8]
 800318a:	603b      	str	r3, [r7, #0]
 800318c:	4613      	mov	r3, r2
 800318e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003190:	2300      	movs	r3, #0
 8003192:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800319a:	b2db      	uxtb	r3, r3
 800319c:	2b20      	cmp	r3, #32
 800319e:	d175      	bne.n	800328c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80031a0:	68bb      	ldr	r3, [r7, #8]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d002      	beq.n	80031ac <HAL_UART_Transmit+0x2c>
 80031a6:	88fb      	ldrh	r3, [r7, #6]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d101      	bne.n	80031b0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80031ac:	2301      	movs	r3, #1
 80031ae:	e06e      	b.n	800328e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	2200      	movs	r2, #0
 80031b4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	2221      	movs	r2, #33	@ 0x21
 80031ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80031be:	f7fe fc07 	bl	80019d0 <HAL_GetTick>
 80031c2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	88fa      	ldrh	r2, [r7, #6]
 80031c8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	88fa      	ldrh	r2, [r7, #6]
 80031ce:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	689b      	ldr	r3, [r3, #8]
 80031d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80031d8:	d108      	bne.n	80031ec <HAL_UART_Transmit+0x6c>
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	691b      	ldr	r3, [r3, #16]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d104      	bne.n	80031ec <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80031e2:	2300      	movs	r3, #0
 80031e4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80031e6:	68bb      	ldr	r3, [r7, #8]
 80031e8:	61bb      	str	r3, [r7, #24]
 80031ea:	e003      	b.n	80031f4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80031ec:	68bb      	ldr	r3, [r7, #8]
 80031ee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80031f0:	2300      	movs	r3, #0
 80031f2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80031f4:	e02e      	b.n	8003254 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	9300      	str	r3, [sp, #0]
 80031fa:	697b      	ldr	r3, [r7, #20]
 80031fc:	2200      	movs	r2, #0
 80031fe:	2180      	movs	r1, #128	@ 0x80
 8003200:	68f8      	ldr	r0, [r7, #12]
 8003202:	f000 fb1c 	bl	800383e <UART_WaitOnFlagUntilTimeout>
 8003206:	4603      	mov	r3, r0
 8003208:	2b00      	cmp	r3, #0
 800320a:	d005      	beq.n	8003218 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	2220      	movs	r2, #32
 8003210:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003214:	2303      	movs	r3, #3
 8003216:	e03a      	b.n	800328e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003218:	69fb      	ldr	r3, [r7, #28]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d10b      	bne.n	8003236 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800321e:	69bb      	ldr	r3, [r7, #24]
 8003220:	881b      	ldrh	r3, [r3, #0]
 8003222:	461a      	mov	r2, r3
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800322c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800322e:	69bb      	ldr	r3, [r7, #24]
 8003230:	3302      	adds	r3, #2
 8003232:	61bb      	str	r3, [r7, #24]
 8003234:	e007      	b.n	8003246 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003236:	69fb      	ldr	r3, [r7, #28]
 8003238:	781a      	ldrb	r2, [r3, #0]
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003240:	69fb      	ldr	r3, [r7, #28]
 8003242:	3301      	adds	r3, #1
 8003244:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800324a:	b29b      	uxth	r3, r3
 800324c:	3b01      	subs	r3, #1
 800324e:	b29a      	uxth	r2, r3
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003258:	b29b      	uxth	r3, r3
 800325a:	2b00      	cmp	r3, #0
 800325c:	d1cb      	bne.n	80031f6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	9300      	str	r3, [sp, #0]
 8003262:	697b      	ldr	r3, [r7, #20]
 8003264:	2200      	movs	r2, #0
 8003266:	2140      	movs	r1, #64	@ 0x40
 8003268:	68f8      	ldr	r0, [r7, #12]
 800326a:	f000 fae8 	bl	800383e <UART_WaitOnFlagUntilTimeout>
 800326e:	4603      	mov	r3, r0
 8003270:	2b00      	cmp	r3, #0
 8003272:	d005      	beq.n	8003280 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	2220      	movs	r2, #32
 8003278:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800327c:	2303      	movs	r3, #3
 800327e:	e006      	b.n	800328e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	2220      	movs	r2, #32
 8003284:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003288:	2300      	movs	r3, #0
 800328a:	e000      	b.n	800328e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800328c:	2302      	movs	r3, #2
  }
}
 800328e:	4618      	mov	r0, r3
 8003290:	3720      	adds	r7, #32
 8003292:	46bd      	mov	sp, r7
 8003294:	bd80      	pop	{r7, pc}

08003296 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003296:	b580      	push	{r7, lr}
 8003298:	b084      	sub	sp, #16
 800329a:	af00      	add	r7, sp, #0
 800329c:	60f8      	str	r0, [r7, #12]
 800329e:	60b9      	str	r1, [r7, #8]
 80032a0:	4613      	mov	r3, r2
 80032a2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80032aa:	b2db      	uxtb	r3, r3
 80032ac:	2b20      	cmp	r3, #32
 80032ae:	d112      	bne.n	80032d6 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80032b0:	68bb      	ldr	r3, [r7, #8]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d002      	beq.n	80032bc <HAL_UART_Receive_IT+0x26>
 80032b6:	88fb      	ldrh	r3, [r7, #6]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d101      	bne.n	80032c0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80032bc:	2301      	movs	r3, #1
 80032be:	e00b      	b.n	80032d8 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	2200      	movs	r2, #0
 80032c4:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80032c6:	88fb      	ldrh	r3, [r7, #6]
 80032c8:	461a      	mov	r2, r3
 80032ca:	68b9      	ldr	r1, [r7, #8]
 80032cc:	68f8      	ldr	r0, [r7, #12]
 80032ce:	f000 fb0f 	bl	80038f0 <UART_Start_Receive_IT>
 80032d2:	4603      	mov	r3, r0
 80032d4:	e000      	b.n	80032d8 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80032d6:	2302      	movs	r3, #2
  }
}
 80032d8:	4618      	mov	r0, r3
 80032da:	3710      	adds	r7, #16
 80032dc:	46bd      	mov	sp, r7
 80032de:	bd80      	pop	{r7, pc}

080032e0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b0ba      	sub	sp, #232	@ 0xe8
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	68db      	ldr	r3, [r3, #12]
 80032f8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	695b      	ldr	r3, [r3, #20]
 8003302:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003306:	2300      	movs	r3, #0
 8003308:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800330c:	2300      	movs	r3, #0
 800330e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003312:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003316:	f003 030f 	and.w	r3, r3, #15
 800331a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800331e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003322:	2b00      	cmp	r3, #0
 8003324:	d10f      	bne.n	8003346 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003326:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800332a:	f003 0320 	and.w	r3, r3, #32
 800332e:	2b00      	cmp	r3, #0
 8003330:	d009      	beq.n	8003346 <HAL_UART_IRQHandler+0x66>
 8003332:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003336:	f003 0320 	and.w	r3, r3, #32
 800333a:	2b00      	cmp	r3, #0
 800333c:	d003      	beq.n	8003346 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800333e:	6878      	ldr	r0, [r7, #4]
 8003340:	f000 fbec 	bl	8003b1c <UART_Receive_IT>
      return;
 8003344:	e25b      	b.n	80037fe <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003346:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800334a:	2b00      	cmp	r3, #0
 800334c:	f000 80de 	beq.w	800350c <HAL_UART_IRQHandler+0x22c>
 8003350:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003354:	f003 0301 	and.w	r3, r3, #1
 8003358:	2b00      	cmp	r3, #0
 800335a:	d106      	bne.n	800336a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800335c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003360:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003364:	2b00      	cmp	r3, #0
 8003366:	f000 80d1 	beq.w	800350c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800336a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800336e:	f003 0301 	and.w	r3, r3, #1
 8003372:	2b00      	cmp	r3, #0
 8003374:	d00b      	beq.n	800338e <HAL_UART_IRQHandler+0xae>
 8003376:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800337a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800337e:	2b00      	cmp	r3, #0
 8003380:	d005      	beq.n	800338e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003386:	f043 0201 	orr.w	r2, r3, #1
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800338e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003392:	f003 0304 	and.w	r3, r3, #4
 8003396:	2b00      	cmp	r3, #0
 8003398:	d00b      	beq.n	80033b2 <HAL_UART_IRQHandler+0xd2>
 800339a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800339e:	f003 0301 	and.w	r3, r3, #1
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d005      	beq.n	80033b2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033aa:	f043 0202 	orr.w	r2, r3, #2
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80033b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80033b6:	f003 0302 	and.w	r3, r3, #2
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d00b      	beq.n	80033d6 <HAL_UART_IRQHandler+0xf6>
 80033be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80033c2:	f003 0301 	and.w	r3, r3, #1
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d005      	beq.n	80033d6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033ce:	f043 0204 	orr.w	r2, r3, #4
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80033d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80033da:	f003 0308 	and.w	r3, r3, #8
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d011      	beq.n	8003406 <HAL_UART_IRQHandler+0x126>
 80033e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80033e6:	f003 0320 	and.w	r3, r3, #32
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d105      	bne.n	80033fa <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80033ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80033f2:	f003 0301 	and.w	r3, r3, #1
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d005      	beq.n	8003406 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033fe:	f043 0208 	orr.w	r2, r3, #8
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800340a:	2b00      	cmp	r3, #0
 800340c:	f000 81f2 	beq.w	80037f4 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003410:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003414:	f003 0320 	and.w	r3, r3, #32
 8003418:	2b00      	cmp	r3, #0
 800341a:	d008      	beq.n	800342e <HAL_UART_IRQHandler+0x14e>
 800341c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003420:	f003 0320 	and.w	r3, r3, #32
 8003424:	2b00      	cmp	r3, #0
 8003426:	d002      	beq.n	800342e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003428:	6878      	ldr	r0, [r7, #4]
 800342a:	f000 fb77 	bl	8003b1c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	695b      	ldr	r3, [r3, #20]
 8003434:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003438:	2b00      	cmp	r3, #0
 800343a:	bf14      	ite	ne
 800343c:	2301      	movne	r3, #1
 800343e:	2300      	moveq	r3, #0
 8003440:	b2db      	uxtb	r3, r3
 8003442:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800344a:	f003 0308 	and.w	r3, r3, #8
 800344e:	2b00      	cmp	r3, #0
 8003450:	d103      	bne.n	800345a <HAL_UART_IRQHandler+0x17a>
 8003452:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003456:	2b00      	cmp	r3, #0
 8003458:	d04f      	beq.n	80034fa <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800345a:	6878      	ldr	r0, [r7, #4]
 800345c:	f000 fa81 	bl	8003962 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	695b      	ldr	r3, [r3, #20]
 8003466:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800346a:	2b00      	cmp	r3, #0
 800346c:	d041      	beq.n	80034f2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	3314      	adds	r3, #20
 8003474:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003478:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800347c:	e853 3f00 	ldrex	r3, [r3]
 8003480:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003484:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003488:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800348c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	3314      	adds	r3, #20
 8003496:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800349a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800349e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034a2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80034a6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80034aa:	e841 2300 	strex	r3, r2, [r1]
 80034ae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80034b2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d1d9      	bne.n	800346e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d013      	beq.n	80034ea <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034c6:	4a7e      	ldr	r2, [pc, #504]	@ (80036c0 <HAL_UART_IRQHandler+0x3e0>)
 80034c8:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034ce:	4618      	mov	r0, r3
 80034d0:	f7fe ff1a 	bl	8002308 <HAL_DMA_Abort_IT>
 80034d4:	4603      	mov	r3, r0
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d016      	beq.n	8003508 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034e0:	687a      	ldr	r2, [r7, #4]
 80034e2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80034e4:	4610      	mov	r0, r2
 80034e6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034e8:	e00e      	b.n	8003508 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80034ea:	6878      	ldr	r0, [r7, #4]
 80034ec:	f000 f993 	bl	8003816 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034f0:	e00a      	b.n	8003508 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80034f2:	6878      	ldr	r0, [r7, #4]
 80034f4:	f000 f98f 	bl	8003816 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034f8:	e006      	b.n	8003508 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80034fa:	6878      	ldr	r0, [r7, #4]
 80034fc:	f000 f98b 	bl	8003816 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2200      	movs	r2, #0
 8003504:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003506:	e175      	b.n	80037f4 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003508:	bf00      	nop
    return;
 800350a:	e173      	b.n	80037f4 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003510:	2b01      	cmp	r3, #1
 8003512:	f040 814f 	bne.w	80037b4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003516:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800351a:	f003 0310 	and.w	r3, r3, #16
 800351e:	2b00      	cmp	r3, #0
 8003520:	f000 8148 	beq.w	80037b4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003524:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003528:	f003 0310 	and.w	r3, r3, #16
 800352c:	2b00      	cmp	r3, #0
 800352e:	f000 8141 	beq.w	80037b4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003532:	2300      	movs	r3, #0
 8003534:	60bb      	str	r3, [r7, #8]
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	60bb      	str	r3, [r7, #8]
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	60bb      	str	r3, [r7, #8]
 8003546:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	695b      	ldr	r3, [r3, #20]
 800354e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003552:	2b00      	cmp	r3, #0
 8003554:	f000 80b6 	beq.w	80036c4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003564:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003568:	2b00      	cmp	r3, #0
 800356a:	f000 8145 	beq.w	80037f8 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003572:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003576:	429a      	cmp	r2, r3
 8003578:	f080 813e 	bcs.w	80037f8 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003582:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003588:	699b      	ldr	r3, [r3, #24]
 800358a:	2b20      	cmp	r3, #32
 800358c:	f000 8088 	beq.w	80036a0 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	330c      	adds	r3, #12
 8003596:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800359a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800359e:	e853 3f00 	ldrex	r3, [r3]
 80035a2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80035a6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80035aa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80035ae:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	330c      	adds	r3, #12
 80035b8:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80035bc:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80035c0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035c4:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80035c8:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80035cc:	e841 2300 	strex	r3, r2, [r1]
 80035d0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80035d4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d1d9      	bne.n	8003590 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	3314      	adds	r3, #20
 80035e2:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035e4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80035e6:	e853 3f00 	ldrex	r3, [r3]
 80035ea:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80035ec:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80035ee:	f023 0301 	bic.w	r3, r3, #1
 80035f2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	3314      	adds	r3, #20
 80035fc:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003600:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003604:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003606:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003608:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800360c:	e841 2300 	strex	r3, r2, [r1]
 8003610:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003612:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003614:	2b00      	cmp	r3, #0
 8003616:	d1e1      	bne.n	80035dc <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	3314      	adds	r3, #20
 800361e:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003620:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003622:	e853 3f00 	ldrex	r3, [r3]
 8003626:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003628:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800362a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800362e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	3314      	adds	r3, #20
 8003638:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800363c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800363e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003640:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003642:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003644:	e841 2300 	strex	r3, r2, [r1]
 8003648:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800364a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800364c:	2b00      	cmp	r3, #0
 800364e:	d1e3      	bne.n	8003618 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2220      	movs	r2, #32
 8003654:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2200      	movs	r2, #0
 800365c:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	330c      	adds	r3, #12
 8003664:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003666:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003668:	e853 3f00 	ldrex	r3, [r3]
 800366c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800366e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003670:	f023 0310 	bic.w	r3, r3, #16
 8003674:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	330c      	adds	r3, #12
 800367e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003682:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003684:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003686:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003688:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800368a:	e841 2300 	strex	r3, r2, [r1]
 800368e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003690:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003692:	2b00      	cmp	r3, #0
 8003694:	d1e3      	bne.n	800365e <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800369a:	4618      	mov	r0, r3
 800369c:	f7fe fdf9 	bl	8002292 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2202      	movs	r2, #2
 80036a4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80036ae:	b29b      	uxth	r3, r3
 80036b0:	1ad3      	subs	r3, r2, r3
 80036b2:	b29b      	uxth	r3, r3
 80036b4:	4619      	mov	r1, r3
 80036b6:	6878      	ldr	r0, [r7, #4]
 80036b8:	f000 f8b6 	bl	8003828 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80036bc:	e09c      	b.n	80037f8 <HAL_UART_IRQHandler+0x518>
 80036be:	bf00      	nop
 80036c0:	08003a27 	.word	0x08003a27
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80036cc:	b29b      	uxth	r3, r3
 80036ce:	1ad3      	subs	r3, r2, r3
 80036d0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80036d8:	b29b      	uxth	r3, r3
 80036da:	2b00      	cmp	r3, #0
 80036dc:	f000 808e 	beq.w	80037fc <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80036e0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	f000 8089 	beq.w	80037fc <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	330c      	adds	r3, #12
 80036f0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036f4:	e853 3f00 	ldrex	r3, [r3]
 80036f8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80036fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036fc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003700:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	330c      	adds	r3, #12
 800370a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800370e:	647a      	str	r2, [r7, #68]	@ 0x44
 8003710:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003712:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003714:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003716:	e841 2300 	strex	r3, r2, [r1]
 800371a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800371c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800371e:	2b00      	cmp	r3, #0
 8003720:	d1e3      	bne.n	80036ea <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	3314      	adds	r3, #20
 8003728:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800372a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800372c:	e853 3f00 	ldrex	r3, [r3]
 8003730:	623b      	str	r3, [r7, #32]
   return(result);
 8003732:	6a3b      	ldr	r3, [r7, #32]
 8003734:	f023 0301 	bic.w	r3, r3, #1
 8003738:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	3314      	adds	r3, #20
 8003742:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003746:	633a      	str	r2, [r7, #48]	@ 0x30
 8003748:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800374a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800374c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800374e:	e841 2300 	strex	r3, r2, [r1]
 8003752:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003754:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003756:	2b00      	cmp	r3, #0
 8003758:	d1e3      	bne.n	8003722 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2220      	movs	r2, #32
 800375e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2200      	movs	r2, #0
 8003766:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	330c      	adds	r3, #12
 800376e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003770:	693b      	ldr	r3, [r7, #16]
 8003772:	e853 3f00 	ldrex	r3, [r3]
 8003776:	60fb      	str	r3, [r7, #12]
   return(result);
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	f023 0310 	bic.w	r3, r3, #16
 800377e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	330c      	adds	r3, #12
 8003788:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800378c:	61fa      	str	r2, [r7, #28]
 800378e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003790:	69b9      	ldr	r1, [r7, #24]
 8003792:	69fa      	ldr	r2, [r7, #28]
 8003794:	e841 2300 	strex	r3, r2, [r1]
 8003798:	617b      	str	r3, [r7, #20]
   return(result);
 800379a:	697b      	ldr	r3, [r7, #20]
 800379c:	2b00      	cmp	r3, #0
 800379e:	d1e3      	bne.n	8003768 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2202      	movs	r2, #2
 80037a4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80037a6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80037aa:	4619      	mov	r1, r3
 80037ac:	6878      	ldr	r0, [r7, #4]
 80037ae:	f000 f83b 	bl	8003828 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80037b2:	e023      	b.n	80037fc <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80037b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80037b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d009      	beq.n	80037d4 <HAL_UART_IRQHandler+0x4f4>
 80037c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80037c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d003      	beq.n	80037d4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80037cc:	6878      	ldr	r0, [r7, #4]
 80037ce:	f000 f93e 	bl	8003a4e <UART_Transmit_IT>
    return;
 80037d2:	e014      	b.n	80037fe <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80037d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80037d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d00e      	beq.n	80037fe <HAL_UART_IRQHandler+0x51e>
 80037e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80037e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d008      	beq.n	80037fe <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80037ec:	6878      	ldr	r0, [r7, #4]
 80037ee:	f000 f97d 	bl	8003aec <UART_EndTransmit_IT>
    return;
 80037f2:	e004      	b.n	80037fe <HAL_UART_IRQHandler+0x51e>
    return;
 80037f4:	bf00      	nop
 80037f6:	e002      	b.n	80037fe <HAL_UART_IRQHandler+0x51e>
      return;
 80037f8:	bf00      	nop
 80037fa:	e000      	b.n	80037fe <HAL_UART_IRQHandler+0x51e>
      return;
 80037fc:	bf00      	nop
  }
}
 80037fe:	37e8      	adds	r7, #232	@ 0xe8
 8003800:	46bd      	mov	sp, r7
 8003802:	bd80      	pop	{r7, pc}

08003804 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003804:	b480      	push	{r7}
 8003806:	b083      	sub	sp, #12
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800380c:	bf00      	nop
 800380e:	370c      	adds	r7, #12
 8003810:	46bd      	mov	sp, r7
 8003812:	bc80      	pop	{r7}
 8003814:	4770      	bx	lr

08003816 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003816:	b480      	push	{r7}
 8003818:	b083      	sub	sp, #12
 800381a:	af00      	add	r7, sp, #0
 800381c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800381e:	bf00      	nop
 8003820:	370c      	adds	r7, #12
 8003822:	46bd      	mov	sp, r7
 8003824:	bc80      	pop	{r7}
 8003826:	4770      	bx	lr

08003828 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003828:	b480      	push	{r7}
 800382a:	b083      	sub	sp, #12
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
 8003830:	460b      	mov	r3, r1
 8003832:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003834:	bf00      	nop
 8003836:	370c      	adds	r7, #12
 8003838:	46bd      	mov	sp, r7
 800383a:	bc80      	pop	{r7}
 800383c:	4770      	bx	lr

0800383e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800383e:	b580      	push	{r7, lr}
 8003840:	b086      	sub	sp, #24
 8003842:	af00      	add	r7, sp, #0
 8003844:	60f8      	str	r0, [r7, #12]
 8003846:	60b9      	str	r1, [r7, #8]
 8003848:	603b      	str	r3, [r7, #0]
 800384a:	4613      	mov	r3, r2
 800384c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800384e:	e03b      	b.n	80038c8 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003850:	6a3b      	ldr	r3, [r7, #32]
 8003852:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003856:	d037      	beq.n	80038c8 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003858:	f7fe f8ba 	bl	80019d0 <HAL_GetTick>
 800385c:	4602      	mov	r2, r0
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	1ad3      	subs	r3, r2, r3
 8003862:	6a3a      	ldr	r2, [r7, #32]
 8003864:	429a      	cmp	r2, r3
 8003866:	d302      	bcc.n	800386e <UART_WaitOnFlagUntilTimeout+0x30>
 8003868:	6a3b      	ldr	r3, [r7, #32]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d101      	bne.n	8003872 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800386e:	2303      	movs	r3, #3
 8003870:	e03a      	b.n	80038e8 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	68db      	ldr	r3, [r3, #12]
 8003878:	f003 0304 	and.w	r3, r3, #4
 800387c:	2b00      	cmp	r3, #0
 800387e:	d023      	beq.n	80038c8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003880:	68bb      	ldr	r3, [r7, #8]
 8003882:	2b80      	cmp	r3, #128	@ 0x80
 8003884:	d020      	beq.n	80038c8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003886:	68bb      	ldr	r3, [r7, #8]
 8003888:	2b40      	cmp	r3, #64	@ 0x40
 800388a:	d01d      	beq.n	80038c8 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f003 0308 	and.w	r3, r3, #8
 8003896:	2b08      	cmp	r3, #8
 8003898:	d116      	bne.n	80038c8 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800389a:	2300      	movs	r3, #0
 800389c:	617b      	str	r3, [r7, #20]
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	617b      	str	r3, [r7, #20]
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	685b      	ldr	r3, [r3, #4]
 80038ac:	617b      	str	r3, [r7, #20]
 80038ae:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80038b0:	68f8      	ldr	r0, [r7, #12]
 80038b2:	f000 f856 	bl	8003962 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	2208      	movs	r2, #8
 80038ba:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	2200      	movs	r2, #0
 80038c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80038c4:	2301      	movs	r3, #1
 80038c6:	e00f      	b.n	80038e8 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	681a      	ldr	r2, [r3, #0]
 80038ce:	68bb      	ldr	r3, [r7, #8]
 80038d0:	4013      	ands	r3, r2
 80038d2:	68ba      	ldr	r2, [r7, #8]
 80038d4:	429a      	cmp	r2, r3
 80038d6:	bf0c      	ite	eq
 80038d8:	2301      	moveq	r3, #1
 80038da:	2300      	movne	r3, #0
 80038dc:	b2db      	uxtb	r3, r3
 80038de:	461a      	mov	r2, r3
 80038e0:	79fb      	ldrb	r3, [r7, #7]
 80038e2:	429a      	cmp	r2, r3
 80038e4:	d0b4      	beq.n	8003850 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80038e6:	2300      	movs	r3, #0
}
 80038e8:	4618      	mov	r0, r3
 80038ea:	3718      	adds	r7, #24
 80038ec:	46bd      	mov	sp, r7
 80038ee:	bd80      	pop	{r7, pc}

080038f0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80038f0:	b480      	push	{r7}
 80038f2:	b085      	sub	sp, #20
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	60f8      	str	r0, [r7, #12]
 80038f8:	60b9      	str	r1, [r7, #8]
 80038fa:	4613      	mov	r3, r2
 80038fc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	68ba      	ldr	r2, [r7, #8]
 8003902:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	88fa      	ldrh	r2, [r7, #6]
 8003908:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	88fa      	ldrh	r2, [r7, #6]
 800390e:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	2200      	movs	r2, #0
 8003914:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	2222      	movs	r2, #34	@ 0x22
 800391a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	691b      	ldr	r3, [r3, #16]
 8003922:	2b00      	cmp	r3, #0
 8003924:	d007      	beq.n	8003936 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	68da      	ldr	r2, [r3, #12]
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003934:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	695a      	ldr	r2, [r3, #20]
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f042 0201 	orr.w	r2, r2, #1
 8003944:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	68da      	ldr	r2, [r3, #12]
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f042 0220 	orr.w	r2, r2, #32
 8003954:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003956:	2300      	movs	r3, #0
}
 8003958:	4618      	mov	r0, r3
 800395a:	3714      	adds	r7, #20
 800395c:	46bd      	mov	sp, r7
 800395e:	bc80      	pop	{r7}
 8003960:	4770      	bx	lr

08003962 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003962:	b480      	push	{r7}
 8003964:	b095      	sub	sp, #84	@ 0x54
 8003966:	af00      	add	r7, sp, #0
 8003968:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	330c      	adds	r3, #12
 8003970:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003972:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003974:	e853 3f00 	ldrex	r3, [r3]
 8003978:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800397a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800397c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003980:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	330c      	adds	r3, #12
 8003988:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800398a:	643a      	str	r2, [r7, #64]	@ 0x40
 800398c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800398e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003990:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003992:	e841 2300 	strex	r3, r2, [r1]
 8003996:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003998:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800399a:	2b00      	cmp	r3, #0
 800399c:	d1e5      	bne.n	800396a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	3314      	adds	r3, #20
 80039a4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039a6:	6a3b      	ldr	r3, [r7, #32]
 80039a8:	e853 3f00 	ldrex	r3, [r3]
 80039ac:	61fb      	str	r3, [r7, #28]
   return(result);
 80039ae:	69fb      	ldr	r3, [r7, #28]
 80039b0:	f023 0301 	bic.w	r3, r3, #1
 80039b4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	3314      	adds	r3, #20
 80039bc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80039be:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80039c0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039c2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80039c4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80039c6:	e841 2300 	strex	r3, r2, [r1]
 80039ca:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80039cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d1e5      	bne.n	800399e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039d6:	2b01      	cmp	r3, #1
 80039d8:	d119      	bne.n	8003a0e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	330c      	adds	r3, #12
 80039e0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	e853 3f00 	ldrex	r3, [r3]
 80039e8:	60bb      	str	r3, [r7, #8]
   return(result);
 80039ea:	68bb      	ldr	r3, [r7, #8]
 80039ec:	f023 0310 	bic.w	r3, r3, #16
 80039f0:	647b      	str	r3, [r7, #68]	@ 0x44
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	330c      	adds	r3, #12
 80039f8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80039fa:	61ba      	str	r2, [r7, #24]
 80039fc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039fe:	6979      	ldr	r1, [r7, #20]
 8003a00:	69ba      	ldr	r2, [r7, #24]
 8003a02:	e841 2300 	strex	r3, r2, [r1]
 8003a06:	613b      	str	r3, [r7, #16]
   return(result);
 8003a08:	693b      	ldr	r3, [r7, #16]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d1e5      	bne.n	80039da <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2220      	movs	r2, #32
 8003a12:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	2200      	movs	r2, #0
 8003a1a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003a1c:	bf00      	nop
 8003a1e:	3754      	adds	r7, #84	@ 0x54
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bc80      	pop	{r7}
 8003a24:	4770      	bx	lr

08003a26 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003a26:	b580      	push	{r7, lr}
 8003a28:	b084      	sub	sp, #16
 8003a2a:	af00      	add	r7, sp, #0
 8003a2c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a32:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	2200      	movs	r2, #0
 8003a38:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003a40:	68f8      	ldr	r0, [r7, #12]
 8003a42:	f7ff fee8 	bl	8003816 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003a46:	bf00      	nop
 8003a48:	3710      	adds	r7, #16
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bd80      	pop	{r7, pc}

08003a4e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003a4e:	b480      	push	{r7}
 8003a50:	b085      	sub	sp, #20
 8003a52:	af00      	add	r7, sp, #0
 8003a54:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a5c:	b2db      	uxtb	r3, r3
 8003a5e:	2b21      	cmp	r3, #33	@ 0x21
 8003a60:	d13e      	bne.n	8003ae0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	689b      	ldr	r3, [r3, #8]
 8003a66:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a6a:	d114      	bne.n	8003a96 <UART_Transmit_IT+0x48>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	691b      	ldr	r3, [r3, #16]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d110      	bne.n	8003a96 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6a1b      	ldr	r3, [r3, #32]
 8003a78:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	881b      	ldrh	r3, [r3, #0]
 8003a7e:	461a      	mov	r2, r3
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003a88:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6a1b      	ldr	r3, [r3, #32]
 8003a8e:	1c9a      	adds	r2, r3, #2
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	621a      	str	r2, [r3, #32]
 8003a94:	e008      	b.n	8003aa8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6a1b      	ldr	r3, [r3, #32]
 8003a9a:	1c59      	adds	r1, r3, #1
 8003a9c:	687a      	ldr	r2, [r7, #4]
 8003a9e:	6211      	str	r1, [r2, #32]
 8003aa0:	781a      	ldrb	r2, [r3, #0]
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003aac:	b29b      	uxth	r3, r3
 8003aae:	3b01      	subs	r3, #1
 8003ab0:	b29b      	uxth	r3, r3
 8003ab2:	687a      	ldr	r2, [r7, #4]
 8003ab4:	4619      	mov	r1, r3
 8003ab6:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d10f      	bne.n	8003adc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	68da      	ldr	r2, [r3, #12]
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003aca:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	68da      	ldr	r2, [r3, #12]
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003ada:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003adc:	2300      	movs	r3, #0
 8003ade:	e000      	b.n	8003ae2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003ae0:	2302      	movs	r3, #2
  }
}
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	3714      	adds	r7, #20
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	bc80      	pop	{r7}
 8003aea:	4770      	bx	lr

08003aec <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b082      	sub	sp, #8
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	68da      	ldr	r2, [r3, #12]
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003b02:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2220      	movs	r2, #32
 8003b08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003b0c:	6878      	ldr	r0, [r7, #4]
 8003b0e:	f7ff fe79 	bl	8003804 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003b12:	2300      	movs	r3, #0
}
 8003b14:	4618      	mov	r0, r3
 8003b16:	3708      	adds	r7, #8
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	bd80      	pop	{r7, pc}

08003b1c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b08c      	sub	sp, #48	@ 0x30
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003b2a:	b2db      	uxtb	r3, r3
 8003b2c:	2b22      	cmp	r3, #34	@ 0x22
 8003b2e:	f040 80ae 	bne.w	8003c8e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	689b      	ldr	r3, [r3, #8]
 8003b36:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b3a:	d117      	bne.n	8003b6c <UART_Receive_IT+0x50>
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	691b      	ldr	r3, [r3, #16]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d113      	bne.n	8003b6c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003b44:	2300      	movs	r3, #0
 8003b46:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b4c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	685b      	ldr	r3, [r3, #4]
 8003b54:	b29b      	uxth	r3, r3
 8003b56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b5a:	b29a      	uxth	r2, r3
 8003b5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b5e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b64:	1c9a      	adds	r2, r3, #2
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	629a      	str	r2, [r3, #40]	@ 0x28
 8003b6a:	e026      	b.n	8003bba <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b70:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8003b72:	2300      	movs	r3, #0
 8003b74:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	689b      	ldr	r3, [r3, #8]
 8003b7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b7e:	d007      	beq.n	8003b90 <UART_Receive_IT+0x74>
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	689b      	ldr	r3, [r3, #8]
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d10a      	bne.n	8003b9e <UART_Receive_IT+0x82>
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	691b      	ldr	r3, [r3, #16]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d106      	bne.n	8003b9e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	685b      	ldr	r3, [r3, #4]
 8003b96:	b2da      	uxtb	r2, r3
 8003b98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b9a:	701a      	strb	r2, [r3, #0]
 8003b9c:	e008      	b.n	8003bb0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	b2db      	uxtb	r3, r3
 8003ba6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003baa:	b2da      	uxtb	r2, r3
 8003bac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bae:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bb4:	1c5a      	adds	r2, r3, #1
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003bbe:	b29b      	uxth	r3, r3
 8003bc0:	3b01      	subs	r3, #1
 8003bc2:	b29b      	uxth	r3, r3
 8003bc4:	687a      	ldr	r2, [r7, #4]
 8003bc6:	4619      	mov	r1, r3
 8003bc8:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d15d      	bne.n	8003c8a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	68da      	ldr	r2, [r3, #12]
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f022 0220 	bic.w	r2, r2, #32
 8003bdc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	68da      	ldr	r2, [r3, #12]
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003bec:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	695a      	ldr	r2, [r3, #20]
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f022 0201 	bic.w	r2, r2, #1
 8003bfc:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2220      	movs	r2, #32
 8003c02:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2200      	movs	r2, #0
 8003c0a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c10:	2b01      	cmp	r3, #1
 8003c12:	d135      	bne.n	8003c80 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2200      	movs	r2, #0
 8003c18:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	330c      	adds	r3, #12
 8003c20:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	e853 3f00 	ldrex	r3, [r3]
 8003c28:	613b      	str	r3, [r7, #16]
   return(result);
 8003c2a:	693b      	ldr	r3, [r7, #16]
 8003c2c:	f023 0310 	bic.w	r3, r3, #16
 8003c30:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	330c      	adds	r3, #12
 8003c38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c3a:	623a      	str	r2, [r7, #32]
 8003c3c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c3e:	69f9      	ldr	r1, [r7, #28]
 8003c40:	6a3a      	ldr	r2, [r7, #32]
 8003c42:	e841 2300 	strex	r3, r2, [r1]
 8003c46:	61bb      	str	r3, [r7, #24]
   return(result);
 8003c48:	69bb      	ldr	r3, [r7, #24]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d1e5      	bne.n	8003c1a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f003 0310 	and.w	r3, r3, #16
 8003c58:	2b10      	cmp	r3, #16
 8003c5a:	d10a      	bne.n	8003c72 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	60fb      	str	r3, [r7, #12]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	60fb      	str	r3, [r7, #12]
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	685b      	ldr	r3, [r3, #4]
 8003c6e:	60fb      	str	r3, [r7, #12]
 8003c70:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003c76:	4619      	mov	r1, r3
 8003c78:	6878      	ldr	r0, [r7, #4]
 8003c7a:	f7ff fdd5 	bl	8003828 <HAL_UARTEx_RxEventCallback>
 8003c7e:	e002      	b.n	8003c86 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003c80:	6878      	ldr	r0, [r7, #4]
 8003c82:	f7fd fad7 	bl	8001234 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003c86:	2300      	movs	r3, #0
 8003c88:	e002      	b.n	8003c90 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	e000      	b.n	8003c90 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003c8e:	2302      	movs	r3, #2
  }
}
 8003c90:	4618      	mov	r0, r3
 8003c92:	3730      	adds	r7, #48	@ 0x30
 8003c94:	46bd      	mov	sp, r7
 8003c96:	bd80      	pop	{r7, pc}

08003c98 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b084      	sub	sp, #16
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	691b      	ldr	r3, [r3, #16]
 8003ca6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	68da      	ldr	r2, [r3, #12]
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	430a      	orrs	r2, r1
 8003cb4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	689a      	ldr	r2, [r3, #8]
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	691b      	ldr	r3, [r3, #16]
 8003cbe:	431a      	orrs	r2, r3
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	695b      	ldr	r3, [r3, #20]
 8003cc4:	4313      	orrs	r3, r2
 8003cc6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	68db      	ldr	r3, [r3, #12]
 8003cce:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8003cd2:	f023 030c 	bic.w	r3, r3, #12
 8003cd6:	687a      	ldr	r2, [r7, #4]
 8003cd8:	6812      	ldr	r2, [r2, #0]
 8003cda:	68b9      	ldr	r1, [r7, #8]
 8003cdc:	430b      	orrs	r3, r1
 8003cde:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	695b      	ldr	r3, [r3, #20]
 8003ce6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	699a      	ldr	r2, [r3, #24]
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	430a      	orrs	r2, r1
 8003cf4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	4a2c      	ldr	r2, [pc, #176]	@ (8003dac <UART_SetConfig+0x114>)
 8003cfc:	4293      	cmp	r3, r2
 8003cfe:	d103      	bne.n	8003d08 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003d00:	f7ff f906 	bl	8002f10 <HAL_RCC_GetPCLK2Freq>
 8003d04:	60f8      	str	r0, [r7, #12]
 8003d06:	e002      	b.n	8003d0e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003d08:	f7ff f8ee 	bl	8002ee8 <HAL_RCC_GetPCLK1Freq>
 8003d0c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003d0e:	68fa      	ldr	r2, [r7, #12]
 8003d10:	4613      	mov	r3, r2
 8003d12:	009b      	lsls	r3, r3, #2
 8003d14:	4413      	add	r3, r2
 8003d16:	009a      	lsls	r2, r3, #2
 8003d18:	441a      	add	r2, r3
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	685b      	ldr	r3, [r3, #4]
 8003d1e:	009b      	lsls	r3, r3, #2
 8003d20:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d24:	4a22      	ldr	r2, [pc, #136]	@ (8003db0 <UART_SetConfig+0x118>)
 8003d26:	fba2 2303 	umull	r2, r3, r2, r3
 8003d2a:	095b      	lsrs	r3, r3, #5
 8003d2c:	0119      	lsls	r1, r3, #4
 8003d2e:	68fa      	ldr	r2, [r7, #12]
 8003d30:	4613      	mov	r3, r2
 8003d32:	009b      	lsls	r3, r3, #2
 8003d34:	4413      	add	r3, r2
 8003d36:	009a      	lsls	r2, r3, #2
 8003d38:	441a      	add	r2, r3
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	685b      	ldr	r3, [r3, #4]
 8003d3e:	009b      	lsls	r3, r3, #2
 8003d40:	fbb2 f2f3 	udiv	r2, r2, r3
 8003d44:	4b1a      	ldr	r3, [pc, #104]	@ (8003db0 <UART_SetConfig+0x118>)
 8003d46:	fba3 0302 	umull	r0, r3, r3, r2
 8003d4a:	095b      	lsrs	r3, r3, #5
 8003d4c:	2064      	movs	r0, #100	@ 0x64
 8003d4e:	fb00 f303 	mul.w	r3, r0, r3
 8003d52:	1ad3      	subs	r3, r2, r3
 8003d54:	011b      	lsls	r3, r3, #4
 8003d56:	3332      	adds	r3, #50	@ 0x32
 8003d58:	4a15      	ldr	r2, [pc, #84]	@ (8003db0 <UART_SetConfig+0x118>)
 8003d5a:	fba2 2303 	umull	r2, r3, r2, r3
 8003d5e:	095b      	lsrs	r3, r3, #5
 8003d60:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003d64:	4419      	add	r1, r3
 8003d66:	68fa      	ldr	r2, [r7, #12]
 8003d68:	4613      	mov	r3, r2
 8003d6a:	009b      	lsls	r3, r3, #2
 8003d6c:	4413      	add	r3, r2
 8003d6e:	009a      	lsls	r2, r3, #2
 8003d70:	441a      	add	r2, r3
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	685b      	ldr	r3, [r3, #4]
 8003d76:	009b      	lsls	r3, r3, #2
 8003d78:	fbb2 f2f3 	udiv	r2, r2, r3
 8003d7c:	4b0c      	ldr	r3, [pc, #48]	@ (8003db0 <UART_SetConfig+0x118>)
 8003d7e:	fba3 0302 	umull	r0, r3, r3, r2
 8003d82:	095b      	lsrs	r3, r3, #5
 8003d84:	2064      	movs	r0, #100	@ 0x64
 8003d86:	fb00 f303 	mul.w	r3, r0, r3
 8003d8a:	1ad3      	subs	r3, r2, r3
 8003d8c:	011b      	lsls	r3, r3, #4
 8003d8e:	3332      	adds	r3, #50	@ 0x32
 8003d90:	4a07      	ldr	r2, [pc, #28]	@ (8003db0 <UART_SetConfig+0x118>)
 8003d92:	fba2 2303 	umull	r2, r3, r2, r3
 8003d96:	095b      	lsrs	r3, r3, #5
 8003d98:	f003 020f 	and.w	r2, r3, #15
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	440a      	add	r2, r1
 8003da2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003da4:	bf00      	nop
 8003da6:	3710      	adds	r7, #16
 8003da8:	46bd      	mov	sp, r7
 8003daa:	bd80      	pop	{r7, pc}
 8003dac:	40013800 	.word	0x40013800
 8003db0:	51eb851f 	.word	0x51eb851f

08003db4 <__cvt>:
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003dba:	461d      	mov	r5, r3
 8003dbc:	bfbb      	ittet	lt
 8003dbe:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8003dc2:	461d      	movlt	r5, r3
 8003dc4:	2300      	movge	r3, #0
 8003dc6:	232d      	movlt	r3, #45	@ 0x2d
 8003dc8:	b088      	sub	sp, #32
 8003dca:	4614      	mov	r4, r2
 8003dcc:	bfb8      	it	lt
 8003dce:	4614      	movlt	r4, r2
 8003dd0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8003dd2:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8003dd4:	7013      	strb	r3, [r2, #0]
 8003dd6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8003dd8:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8003ddc:	f023 0820 	bic.w	r8, r3, #32
 8003de0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003de4:	d005      	beq.n	8003df2 <__cvt+0x3e>
 8003de6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8003dea:	d100      	bne.n	8003dee <__cvt+0x3a>
 8003dec:	3601      	adds	r6, #1
 8003dee:	2302      	movs	r3, #2
 8003df0:	e000      	b.n	8003df4 <__cvt+0x40>
 8003df2:	2303      	movs	r3, #3
 8003df4:	aa07      	add	r2, sp, #28
 8003df6:	9204      	str	r2, [sp, #16]
 8003df8:	aa06      	add	r2, sp, #24
 8003dfa:	e9cd a202 	strd	sl, r2, [sp, #8]
 8003dfe:	e9cd 3600 	strd	r3, r6, [sp]
 8003e02:	4622      	mov	r2, r4
 8003e04:	462b      	mov	r3, r5
 8003e06:	f000 fe6f 	bl	8004ae8 <_dtoa_r>
 8003e0a:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8003e0e:	4607      	mov	r7, r0
 8003e10:	d119      	bne.n	8003e46 <__cvt+0x92>
 8003e12:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8003e14:	07db      	lsls	r3, r3, #31
 8003e16:	d50e      	bpl.n	8003e36 <__cvt+0x82>
 8003e18:	eb00 0906 	add.w	r9, r0, r6
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	2300      	movs	r3, #0
 8003e20:	4620      	mov	r0, r4
 8003e22:	4629      	mov	r1, r5
 8003e24:	f7fc fdca 	bl	80009bc <__aeabi_dcmpeq>
 8003e28:	b108      	cbz	r0, 8003e2e <__cvt+0x7a>
 8003e2a:	f8cd 901c 	str.w	r9, [sp, #28]
 8003e2e:	2230      	movs	r2, #48	@ 0x30
 8003e30:	9b07      	ldr	r3, [sp, #28]
 8003e32:	454b      	cmp	r3, r9
 8003e34:	d31e      	bcc.n	8003e74 <__cvt+0xc0>
 8003e36:	4638      	mov	r0, r7
 8003e38:	9b07      	ldr	r3, [sp, #28]
 8003e3a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8003e3c:	1bdb      	subs	r3, r3, r7
 8003e3e:	6013      	str	r3, [r2, #0]
 8003e40:	b008      	add	sp, #32
 8003e42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e46:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003e4a:	eb00 0906 	add.w	r9, r0, r6
 8003e4e:	d1e5      	bne.n	8003e1c <__cvt+0x68>
 8003e50:	7803      	ldrb	r3, [r0, #0]
 8003e52:	2b30      	cmp	r3, #48	@ 0x30
 8003e54:	d10a      	bne.n	8003e6c <__cvt+0xb8>
 8003e56:	2200      	movs	r2, #0
 8003e58:	2300      	movs	r3, #0
 8003e5a:	4620      	mov	r0, r4
 8003e5c:	4629      	mov	r1, r5
 8003e5e:	f7fc fdad 	bl	80009bc <__aeabi_dcmpeq>
 8003e62:	b918      	cbnz	r0, 8003e6c <__cvt+0xb8>
 8003e64:	f1c6 0601 	rsb	r6, r6, #1
 8003e68:	f8ca 6000 	str.w	r6, [sl]
 8003e6c:	f8da 3000 	ldr.w	r3, [sl]
 8003e70:	4499      	add	r9, r3
 8003e72:	e7d3      	b.n	8003e1c <__cvt+0x68>
 8003e74:	1c59      	adds	r1, r3, #1
 8003e76:	9107      	str	r1, [sp, #28]
 8003e78:	701a      	strb	r2, [r3, #0]
 8003e7a:	e7d9      	b.n	8003e30 <__cvt+0x7c>

08003e7c <__exponent>:
 8003e7c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003e7e:	2900      	cmp	r1, #0
 8003e80:	bfb6      	itet	lt
 8003e82:	232d      	movlt	r3, #45	@ 0x2d
 8003e84:	232b      	movge	r3, #43	@ 0x2b
 8003e86:	4249      	neglt	r1, r1
 8003e88:	2909      	cmp	r1, #9
 8003e8a:	7002      	strb	r2, [r0, #0]
 8003e8c:	7043      	strb	r3, [r0, #1]
 8003e8e:	dd29      	ble.n	8003ee4 <__exponent+0x68>
 8003e90:	f10d 0307 	add.w	r3, sp, #7
 8003e94:	461d      	mov	r5, r3
 8003e96:	270a      	movs	r7, #10
 8003e98:	fbb1 f6f7 	udiv	r6, r1, r7
 8003e9c:	461a      	mov	r2, r3
 8003e9e:	fb07 1416 	mls	r4, r7, r6, r1
 8003ea2:	3430      	adds	r4, #48	@ 0x30
 8003ea4:	f802 4c01 	strb.w	r4, [r2, #-1]
 8003ea8:	460c      	mov	r4, r1
 8003eaa:	2c63      	cmp	r4, #99	@ 0x63
 8003eac:	4631      	mov	r1, r6
 8003eae:	f103 33ff 	add.w	r3, r3, #4294967295
 8003eb2:	dcf1      	bgt.n	8003e98 <__exponent+0x1c>
 8003eb4:	3130      	adds	r1, #48	@ 0x30
 8003eb6:	1e94      	subs	r4, r2, #2
 8003eb8:	f803 1c01 	strb.w	r1, [r3, #-1]
 8003ebc:	4623      	mov	r3, r4
 8003ebe:	1c41      	adds	r1, r0, #1
 8003ec0:	42ab      	cmp	r3, r5
 8003ec2:	d30a      	bcc.n	8003eda <__exponent+0x5e>
 8003ec4:	f10d 0309 	add.w	r3, sp, #9
 8003ec8:	1a9b      	subs	r3, r3, r2
 8003eca:	42ac      	cmp	r4, r5
 8003ecc:	bf88      	it	hi
 8003ece:	2300      	movhi	r3, #0
 8003ed0:	3302      	adds	r3, #2
 8003ed2:	4403      	add	r3, r0
 8003ed4:	1a18      	subs	r0, r3, r0
 8003ed6:	b003      	add	sp, #12
 8003ed8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003eda:	f813 6b01 	ldrb.w	r6, [r3], #1
 8003ede:	f801 6f01 	strb.w	r6, [r1, #1]!
 8003ee2:	e7ed      	b.n	8003ec0 <__exponent+0x44>
 8003ee4:	2330      	movs	r3, #48	@ 0x30
 8003ee6:	3130      	adds	r1, #48	@ 0x30
 8003ee8:	7083      	strb	r3, [r0, #2]
 8003eea:	70c1      	strb	r1, [r0, #3]
 8003eec:	1d03      	adds	r3, r0, #4
 8003eee:	e7f1      	b.n	8003ed4 <__exponent+0x58>

08003ef0 <_printf_float>:
 8003ef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ef4:	b091      	sub	sp, #68	@ 0x44
 8003ef6:	460c      	mov	r4, r1
 8003ef8:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8003efc:	4616      	mov	r6, r2
 8003efe:	461f      	mov	r7, r3
 8003f00:	4605      	mov	r5, r0
 8003f02:	f000 fce1 	bl	80048c8 <_localeconv_r>
 8003f06:	6803      	ldr	r3, [r0, #0]
 8003f08:	4618      	mov	r0, r3
 8003f0a:	9308      	str	r3, [sp, #32]
 8003f0c:	f7fc f92a 	bl	8000164 <strlen>
 8003f10:	2300      	movs	r3, #0
 8003f12:	930e      	str	r3, [sp, #56]	@ 0x38
 8003f14:	f8d8 3000 	ldr.w	r3, [r8]
 8003f18:	9009      	str	r0, [sp, #36]	@ 0x24
 8003f1a:	3307      	adds	r3, #7
 8003f1c:	f023 0307 	bic.w	r3, r3, #7
 8003f20:	f103 0208 	add.w	r2, r3, #8
 8003f24:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003f28:	f8d4 b000 	ldr.w	fp, [r4]
 8003f2c:	f8c8 2000 	str.w	r2, [r8]
 8003f30:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003f34:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8003f38:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003f3a:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8003f3e:	f04f 32ff 	mov.w	r2, #4294967295
 8003f42:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8003f46:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8003f4a:	4b9c      	ldr	r3, [pc, #624]	@ (80041bc <_printf_float+0x2cc>)
 8003f4c:	f7fc fd68 	bl	8000a20 <__aeabi_dcmpun>
 8003f50:	bb70      	cbnz	r0, 8003fb0 <_printf_float+0xc0>
 8003f52:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8003f56:	f04f 32ff 	mov.w	r2, #4294967295
 8003f5a:	4b98      	ldr	r3, [pc, #608]	@ (80041bc <_printf_float+0x2cc>)
 8003f5c:	f7fc fd42 	bl	80009e4 <__aeabi_dcmple>
 8003f60:	bb30      	cbnz	r0, 8003fb0 <_printf_float+0xc0>
 8003f62:	2200      	movs	r2, #0
 8003f64:	2300      	movs	r3, #0
 8003f66:	4640      	mov	r0, r8
 8003f68:	4649      	mov	r1, r9
 8003f6a:	f7fc fd31 	bl	80009d0 <__aeabi_dcmplt>
 8003f6e:	b110      	cbz	r0, 8003f76 <_printf_float+0x86>
 8003f70:	232d      	movs	r3, #45	@ 0x2d
 8003f72:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003f76:	4a92      	ldr	r2, [pc, #584]	@ (80041c0 <_printf_float+0x2d0>)
 8003f78:	4b92      	ldr	r3, [pc, #584]	@ (80041c4 <_printf_float+0x2d4>)
 8003f7a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8003f7e:	bf94      	ite	ls
 8003f80:	4690      	movls	r8, r2
 8003f82:	4698      	movhi	r8, r3
 8003f84:	2303      	movs	r3, #3
 8003f86:	f04f 0900 	mov.w	r9, #0
 8003f8a:	6123      	str	r3, [r4, #16]
 8003f8c:	f02b 0304 	bic.w	r3, fp, #4
 8003f90:	6023      	str	r3, [r4, #0]
 8003f92:	4633      	mov	r3, r6
 8003f94:	4621      	mov	r1, r4
 8003f96:	4628      	mov	r0, r5
 8003f98:	9700      	str	r7, [sp, #0]
 8003f9a:	aa0f      	add	r2, sp, #60	@ 0x3c
 8003f9c:	f000 f9d4 	bl	8004348 <_printf_common>
 8003fa0:	3001      	adds	r0, #1
 8003fa2:	f040 8090 	bne.w	80040c6 <_printf_float+0x1d6>
 8003fa6:	f04f 30ff 	mov.w	r0, #4294967295
 8003faa:	b011      	add	sp, #68	@ 0x44
 8003fac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003fb0:	4642      	mov	r2, r8
 8003fb2:	464b      	mov	r3, r9
 8003fb4:	4640      	mov	r0, r8
 8003fb6:	4649      	mov	r1, r9
 8003fb8:	f7fc fd32 	bl	8000a20 <__aeabi_dcmpun>
 8003fbc:	b148      	cbz	r0, 8003fd2 <_printf_float+0xe2>
 8003fbe:	464b      	mov	r3, r9
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	bfb8      	it	lt
 8003fc4:	232d      	movlt	r3, #45	@ 0x2d
 8003fc6:	4a80      	ldr	r2, [pc, #512]	@ (80041c8 <_printf_float+0x2d8>)
 8003fc8:	bfb8      	it	lt
 8003fca:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8003fce:	4b7f      	ldr	r3, [pc, #508]	@ (80041cc <_printf_float+0x2dc>)
 8003fd0:	e7d3      	b.n	8003f7a <_printf_float+0x8a>
 8003fd2:	6863      	ldr	r3, [r4, #4]
 8003fd4:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8003fd8:	1c5a      	adds	r2, r3, #1
 8003fda:	d13f      	bne.n	800405c <_printf_float+0x16c>
 8003fdc:	2306      	movs	r3, #6
 8003fde:	6063      	str	r3, [r4, #4]
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8003fe6:	6023      	str	r3, [r4, #0]
 8003fe8:	9206      	str	r2, [sp, #24]
 8003fea:	aa0e      	add	r2, sp, #56	@ 0x38
 8003fec:	e9cd a204 	strd	sl, r2, [sp, #16]
 8003ff0:	aa0d      	add	r2, sp, #52	@ 0x34
 8003ff2:	9203      	str	r2, [sp, #12]
 8003ff4:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8003ff8:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8003ffc:	6863      	ldr	r3, [r4, #4]
 8003ffe:	4642      	mov	r2, r8
 8004000:	9300      	str	r3, [sp, #0]
 8004002:	4628      	mov	r0, r5
 8004004:	464b      	mov	r3, r9
 8004006:	910a      	str	r1, [sp, #40]	@ 0x28
 8004008:	f7ff fed4 	bl	8003db4 <__cvt>
 800400c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800400e:	4680      	mov	r8, r0
 8004010:	2947      	cmp	r1, #71	@ 0x47
 8004012:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8004014:	d128      	bne.n	8004068 <_printf_float+0x178>
 8004016:	1cc8      	adds	r0, r1, #3
 8004018:	db02      	blt.n	8004020 <_printf_float+0x130>
 800401a:	6863      	ldr	r3, [r4, #4]
 800401c:	4299      	cmp	r1, r3
 800401e:	dd40      	ble.n	80040a2 <_printf_float+0x1b2>
 8004020:	f1aa 0a02 	sub.w	sl, sl, #2
 8004024:	fa5f fa8a 	uxtb.w	sl, sl
 8004028:	4652      	mov	r2, sl
 800402a:	3901      	subs	r1, #1
 800402c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004030:	910d      	str	r1, [sp, #52]	@ 0x34
 8004032:	f7ff ff23 	bl	8003e7c <__exponent>
 8004036:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004038:	4681      	mov	r9, r0
 800403a:	1813      	adds	r3, r2, r0
 800403c:	2a01      	cmp	r2, #1
 800403e:	6123      	str	r3, [r4, #16]
 8004040:	dc02      	bgt.n	8004048 <_printf_float+0x158>
 8004042:	6822      	ldr	r2, [r4, #0]
 8004044:	07d2      	lsls	r2, r2, #31
 8004046:	d501      	bpl.n	800404c <_printf_float+0x15c>
 8004048:	3301      	adds	r3, #1
 800404a:	6123      	str	r3, [r4, #16]
 800404c:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8004050:	2b00      	cmp	r3, #0
 8004052:	d09e      	beq.n	8003f92 <_printf_float+0xa2>
 8004054:	232d      	movs	r3, #45	@ 0x2d
 8004056:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800405a:	e79a      	b.n	8003f92 <_printf_float+0xa2>
 800405c:	2947      	cmp	r1, #71	@ 0x47
 800405e:	d1bf      	bne.n	8003fe0 <_printf_float+0xf0>
 8004060:	2b00      	cmp	r3, #0
 8004062:	d1bd      	bne.n	8003fe0 <_printf_float+0xf0>
 8004064:	2301      	movs	r3, #1
 8004066:	e7ba      	b.n	8003fde <_printf_float+0xee>
 8004068:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800406c:	d9dc      	bls.n	8004028 <_printf_float+0x138>
 800406e:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004072:	d118      	bne.n	80040a6 <_printf_float+0x1b6>
 8004074:	2900      	cmp	r1, #0
 8004076:	6863      	ldr	r3, [r4, #4]
 8004078:	dd0b      	ble.n	8004092 <_printf_float+0x1a2>
 800407a:	6121      	str	r1, [r4, #16]
 800407c:	b913      	cbnz	r3, 8004084 <_printf_float+0x194>
 800407e:	6822      	ldr	r2, [r4, #0]
 8004080:	07d0      	lsls	r0, r2, #31
 8004082:	d502      	bpl.n	800408a <_printf_float+0x19a>
 8004084:	3301      	adds	r3, #1
 8004086:	440b      	add	r3, r1
 8004088:	6123      	str	r3, [r4, #16]
 800408a:	f04f 0900 	mov.w	r9, #0
 800408e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004090:	e7dc      	b.n	800404c <_printf_float+0x15c>
 8004092:	b913      	cbnz	r3, 800409a <_printf_float+0x1aa>
 8004094:	6822      	ldr	r2, [r4, #0]
 8004096:	07d2      	lsls	r2, r2, #31
 8004098:	d501      	bpl.n	800409e <_printf_float+0x1ae>
 800409a:	3302      	adds	r3, #2
 800409c:	e7f4      	b.n	8004088 <_printf_float+0x198>
 800409e:	2301      	movs	r3, #1
 80040a0:	e7f2      	b.n	8004088 <_printf_float+0x198>
 80040a2:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80040a6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80040a8:	4299      	cmp	r1, r3
 80040aa:	db05      	blt.n	80040b8 <_printf_float+0x1c8>
 80040ac:	6823      	ldr	r3, [r4, #0]
 80040ae:	6121      	str	r1, [r4, #16]
 80040b0:	07d8      	lsls	r0, r3, #31
 80040b2:	d5ea      	bpl.n	800408a <_printf_float+0x19a>
 80040b4:	1c4b      	adds	r3, r1, #1
 80040b6:	e7e7      	b.n	8004088 <_printf_float+0x198>
 80040b8:	2900      	cmp	r1, #0
 80040ba:	bfcc      	ite	gt
 80040bc:	2201      	movgt	r2, #1
 80040be:	f1c1 0202 	rsble	r2, r1, #2
 80040c2:	4413      	add	r3, r2
 80040c4:	e7e0      	b.n	8004088 <_printf_float+0x198>
 80040c6:	6823      	ldr	r3, [r4, #0]
 80040c8:	055a      	lsls	r2, r3, #21
 80040ca:	d407      	bmi.n	80040dc <_printf_float+0x1ec>
 80040cc:	6923      	ldr	r3, [r4, #16]
 80040ce:	4642      	mov	r2, r8
 80040d0:	4631      	mov	r1, r6
 80040d2:	4628      	mov	r0, r5
 80040d4:	47b8      	blx	r7
 80040d6:	3001      	adds	r0, #1
 80040d8:	d12b      	bne.n	8004132 <_printf_float+0x242>
 80040da:	e764      	b.n	8003fa6 <_printf_float+0xb6>
 80040dc:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80040e0:	f240 80dc 	bls.w	800429c <_printf_float+0x3ac>
 80040e4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80040e8:	2200      	movs	r2, #0
 80040ea:	2300      	movs	r3, #0
 80040ec:	f7fc fc66 	bl	80009bc <__aeabi_dcmpeq>
 80040f0:	2800      	cmp	r0, #0
 80040f2:	d033      	beq.n	800415c <_printf_float+0x26c>
 80040f4:	2301      	movs	r3, #1
 80040f6:	4631      	mov	r1, r6
 80040f8:	4628      	mov	r0, r5
 80040fa:	4a35      	ldr	r2, [pc, #212]	@ (80041d0 <_printf_float+0x2e0>)
 80040fc:	47b8      	blx	r7
 80040fe:	3001      	adds	r0, #1
 8004100:	f43f af51 	beq.w	8003fa6 <_printf_float+0xb6>
 8004104:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8004108:	4543      	cmp	r3, r8
 800410a:	db02      	blt.n	8004112 <_printf_float+0x222>
 800410c:	6823      	ldr	r3, [r4, #0]
 800410e:	07d8      	lsls	r0, r3, #31
 8004110:	d50f      	bpl.n	8004132 <_printf_float+0x242>
 8004112:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004116:	4631      	mov	r1, r6
 8004118:	4628      	mov	r0, r5
 800411a:	47b8      	blx	r7
 800411c:	3001      	adds	r0, #1
 800411e:	f43f af42 	beq.w	8003fa6 <_printf_float+0xb6>
 8004122:	f04f 0900 	mov.w	r9, #0
 8004126:	f108 38ff 	add.w	r8, r8, #4294967295
 800412a:	f104 0a1a 	add.w	sl, r4, #26
 800412e:	45c8      	cmp	r8, r9
 8004130:	dc09      	bgt.n	8004146 <_printf_float+0x256>
 8004132:	6823      	ldr	r3, [r4, #0]
 8004134:	079b      	lsls	r3, r3, #30
 8004136:	f100 8102 	bmi.w	800433e <_printf_float+0x44e>
 800413a:	68e0      	ldr	r0, [r4, #12]
 800413c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800413e:	4298      	cmp	r0, r3
 8004140:	bfb8      	it	lt
 8004142:	4618      	movlt	r0, r3
 8004144:	e731      	b.n	8003faa <_printf_float+0xba>
 8004146:	2301      	movs	r3, #1
 8004148:	4652      	mov	r2, sl
 800414a:	4631      	mov	r1, r6
 800414c:	4628      	mov	r0, r5
 800414e:	47b8      	blx	r7
 8004150:	3001      	adds	r0, #1
 8004152:	f43f af28 	beq.w	8003fa6 <_printf_float+0xb6>
 8004156:	f109 0901 	add.w	r9, r9, #1
 800415a:	e7e8      	b.n	800412e <_printf_float+0x23e>
 800415c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800415e:	2b00      	cmp	r3, #0
 8004160:	dc38      	bgt.n	80041d4 <_printf_float+0x2e4>
 8004162:	2301      	movs	r3, #1
 8004164:	4631      	mov	r1, r6
 8004166:	4628      	mov	r0, r5
 8004168:	4a19      	ldr	r2, [pc, #100]	@ (80041d0 <_printf_float+0x2e0>)
 800416a:	47b8      	blx	r7
 800416c:	3001      	adds	r0, #1
 800416e:	f43f af1a 	beq.w	8003fa6 <_printf_float+0xb6>
 8004172:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8004176:	ea59 0303 	orrs.w	r3, r9, r3
 800417a:	d102      	bne.n	8004182 <_printf_float+0x292>
 800417c:	6823      	ldr	r3, [r4, #0]
 800417e:	07d9      	lsls	r1, r3, #31
 8004180:	d5d7      	bpl.n	8004132 <_printf_float+0x242>
 8004182:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004186:	4631      	mov	r1, r6
 8004188:	4628      	mov	r0, r5
 800418a:	47b8      	blx	r7
 800418c:	3001      	adds	r0, #1
 800418e:	f43f af0a 	beq.w	8003fa6 <_printf_float+0xb6>
 8004192:	f04f 0a00 	mov.w	sl, #0
 8004196:	f104 0b1a 	add.w	fp, r4, #26
 800419a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800419c:	425b      	negs	r3, r3
 800419e:	4553      	cmp	r3, sl
 80041a0:	dc01      	bgt.n	80041a6 <_printf_float+0x2b6>
 80041a2:	464b      	mov	r3, r9
 80041a4:	e793      	b.n	80040ce <_printf_float+0x1de>
 80041a6:	2301      	movs	r3, #1
 80041a8:	465a      	mov	r2, fp
 80041aa:	4631      	mov	r1, r6
 80041ac:	4628      	mov	r0, r5
 80041ae:	47b8      	blx	r7
 80041b0:	3001      	adds	r0, #1
 80041b2:	f43f aef8 	beq.w	8003fa6 <_printf_float+0xb6>
 80041b6:	f10a 0a01 	add.w	sl, sl, #1
 80041ba:	e7ee      	b.n	800419a <_printf_float+0x2aa>
 80041bc:	7fefffff 	.word	0x7fefffff
 80041c0:	08006af6 	.word	0x08006af6
 80041c4:	08006afa 	.word	0x08006afa
 80041c8:	08006afe 	.word	0x08006afe
 80041cc:	08006b02 	.word	0x08006b02
 80041d0:	08006b06 	.word	0x08006b06
 80041d4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80041d6:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80041da:	4553      	cmp	r3, sl
 80041dc:	bfa8      	it	ge
 80041de:	4653      	movge	r3, sl
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	4699      	mov	r9, r3
 80041e4:	dc36      	bgt.n	8004254 <_printf_float+0x364>
 80041e6:	f04f 0b00 	mov.w	fp, #0
 80041ea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80041ee:	f104 021a 	add.w	r2, r4, #26
 80041f2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80041f4:	930a      	str	r3, [sp, #40]	@ 0x28
 80041f6:	eba3 0309 	sub.w	r3, r3, r9
 80041fa:	455b      	cmp	r3, fp
 80041fc:	dc31      	bgt.n	8004262 <_printf_float+0x372>
 80041fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004200:	459a      	cmp	sl, r3
 8004202:	dc3a      	bgt.n	800427a <_printf_float+0x38a>
 8004204:	6823      	ldr	r3, [r4, #0]
 8004206:	07da      	lsls	r2, r3, #31
 8004208:	d437      	bmi.n	800427a <_printf_float+0x38a>
 800420a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800420c:	ebaa 0903 	sub.w	r9, sl, r3
 8004210:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004212:	ebaa 0303 	sub.w	r3, sl, r3
 8004216:	4599      	cmp	r9, r3
 8004218:	bfa8      	it	ge
 800421a:	4699      	movge	r9, r3
 800421c:	f1b9 0f00 	cmp.w	r9, #0
 8004220:	dc33      	bgt.n	800428a <_printf_float+0x39a>
 8004222:	f04f 0800 	mov.w	r8, #0
 8004226:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800422a:	f104 0b1a 	add.w	fp, r4, #26
 800422e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004230:	ebaa 0303 	sub.w	r3, sl, r3
 8004234:	eba3 0309 	sub.w	r3, r3, r9
 8004238:	4543      	cmp	r3, r8
 800423a:	f77f af7a 	ble.w	8004132 <_printf_float+0x242>
 800423e:	2301      	movs	r3, #1
 8004240:	465a      	mov	r2, fp
 8004242:	4631      	mov	r1, r6
 8004244:	4628      	mov	r0, r5
 8004246:	47b8      	blx	r7
 8004248:	3001      	adds	r0, #1
 800424a:	f43f aeac 	beq.w	8003fa6 <_printf_float+0xb6>
 800424e:	f108 0801 	add.w	r8, r8, #1
 8004252:	e7ec      	b.n	800422e <_printf_float+0x33e>
 8004254:	4642      	mov	r2, r8
 8004256:	4631      	mov	r1, r6
 8004258:	4628      	mov	r0, r5
 800425a:	47b8      	blx	r7
 800425c:	3001      	adds	r0, #1
 800425e:	d1c2      	bne.n	80041e6 <_printf_float+0x2f6>
 8004260:	e6a1      	b.n	8003fa6 <_printf_float+0xb6>
 8004262:	2301      	movs	r3, #1
 8004264:	4631      	mov	r1, r6
 8004266:	4628      	mov	r0, r5
 8004268:	920a      	str	r2, [sp, #40]	@ 0x28
 800426a:	47b8      	blx	r7
 800426c:	3001      	adds	r0, #1
 800426e:	f43f ae9a 	beq.w	8003fa6 <_printf_float+0xb6>
 8004272:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004274:	f10b 0b01 	add.w	fp, fp, #1
 8004278:	e7bb      	b.n	80041f2 <_printf_float+0x302>
 800427a:	4631      	mov	r1, r6
 800427c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004280:	4628      	mov	r0, r5
 8004282:	47b8      	blx	r7
 8004284:	3001      	adds	r0, #1
 8004286:	d1c0      	bne.n	800420a <_printf_float+0x31a>
 8004288:	e68d      	b.n	8003fa6 <_printf_float+0xb6>
 800428a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800428c:	464b      	mov	r3, r9
 800428e:	4631      	mov	r1, r6
 8004290:	4628      	mov	r0, r5
 8004292:	4442      	add	r2, r8
 8004294:	47b8      	blx	r7
 8004296:	3001      	adds	r0, #1
 8004298:	d1c3      	bne.n	8004222 <_printf_float+0x332>
 800429a:	e684      	b.n	8003fa6 <_printf_float+0xb6>
 800429c:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80042a0:	f1ba 0f01 	cmp.w	sl, #1
 80042a4:	dc01      	bgt.n	80042aa <_printf_float+0x3ba>
 80042a6:	07db      	lsls	r3, r3, #31
 80042a8:	d536      	bpl.n	8004318 <_printf_float+0x428>
 80042aa:	2301      	movs	r3, #1
 80042ac:	4642      	mov	r2, r8
 80042ae:	4631      	mov	r1, r6
 80042b0:	4628      	mov	r0, r5
 80042b2:	47b8      	blx	r7
 80042b4:	3001      	adds	r0, #1
 80042b6:	f43f ae76 	beq.w	8003fa6 <_printf_float+0xb6>
 80042ba:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80042be:	4631      	mov	r1, r6
 80042c0:	4628      	mov	r0, r5
 80042c2:	47b8      	blx	r7
 80042c4:	3001      	adds	r0, #1
 80042c6:	f43f ae6e 	beq.w	8003fa6 <_printf_float+0xb6>
 80042ca:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80042ce:	2200      	movs	r2, #0
 80042d0:	2300      	movs	r3, #0
 80042d2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80042d6:	f7fc fb71 	bl	80009bc <__aeabi_dcmpeq>
 80042da:	b9c0      	cbnz	r0, 800430e <_printf_float+0x41e>
 80042dc:	4653      	mov	r3, sl
 80042de:	f108 0201 	add.w	r2, r8, #1
 80042e2:	4631      	mov	r1, r6
 80042e4:	4628      	mov	r0, r5
 80042e6:	47b8      	blx	r7
 80042e8:	3001      	adds	r0, #1
 80042ea:	d10c      	bne.n	8004306 <_printf_float+0x416>
 80042ec:	e65b      	b.n	8003fa6 <_printf_float+0xb6>
 80042ee:	2301      	movs	r3, #1
 80042f0:	465a      	mov	r2, fp
 80042f2:	4631      	mov	r1, r6
 80042f4:	4628      	mov	r0, r5
 80042f6:	47b8      	blx	r7
 80042f8:	3001      	adds	r0, #1
 80042fa:	f43f ae54 	beq.w	8003fa6 <_printf_float+0xb6>
 80042fe:	f108 0801 	add.w	r8, r8, #1
 8004302:	45d0      	cmp	r8, sl
 8004304:	dbf3      	blt.n	80042ee <_printf_float+0x3fe>
 8004306:	464b      	mov	r3, r9
 8004308:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800430c:	e6e0      	b.n	80040d0 <_printf_float+0x1e0>
 800430e:	f04f 0800 	mov.w	r8, #0
 8004312:	f104 0b1a 	add.w	fp, r4, #26
 8004316:	e7f4      	b.n	8004302 <_printf_float+0x412>
 8004318:	2301      	movs	r3, #1
 800431a:	4642      	mov	r2, r8
 800431c:	e7e1      	b.n	80042e2 <_printf_float+0x3f2>
 800431e:	2301      	movs	r3, #1
 8004320:	464a      	mov	r2, r9
 8004322:	4631      	mov	r1, r6
 8004324:	4628      	mov	r0, r5
 8004326:	47b8      	blx	r7
 8004328:	3001      	adds	r0, #1
 800432a:	f43f ae3c 	beq.w	8003fa6 <_printf_float+0xb6>
 800432e:	f108 0801 	add.w	r8, r8, #1
 8004332:	68e3      	ldr	r3, [r4, #12]
 8004334:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8004336:	1a5b      	subs	r3, r3, r1
 8004338:	4543      	cmp	r3, r8
 800433a:	dcf0      	bgt.n	800431e <_printf_float+0x42e>
 800433c:	e6fd      	b.n	800413a <_printf_float+0x24a>
 800433e:	f04f 0800 	mov.w	r8, #0
 8004342:	f104 0919 	add.w	r9, r4, #25
 8004346:	e7f4      	b.n	8004332 <_printf_float+0x442>

08004348 <_printf_common>:
 8004348:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800434c:	4616      	mov	r6, r2
 800434e:	4698      	mov	r8, r3
 8004350:	688a      	ldr	r2, [r1, #8]
 8004352:	690b      	ldr	r3, [r1, #16]
 8004354:	4607      	mov	r7, r0
 8004356:	4293      	cmp	r3, r2
 8004358:	bfb8      	it	lt
 800435a:	4613      	movlt	r3, r2
 800435c:	6033      	str	r3, [r6, #0]
 800435e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004362:	460c      	mov	r4, r1
 8004364:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004368:	b10a      	cbz	r2, 800436e <_printf_common+0x26>
 800436a:	3301      	adds	r3, #1
 800436c:	6033      	str	r3, [r6, #0]
 800436e:	6823      	ldr	r3, [r4, #0]
 8004370:	0699      	lsls	r1, r3, #26
 8004372:	bf42      	ittt	mi
 8004374:	6833      	ldrmi	r3, [r6, #0]
 8004376:	3302      	addmi	r3, #2
 8004378:	6033      	strmi	r3, [r6, #0]
 800437a:	6825      	ldr	r5, [r4, #0]
 800437c:	f015 0506 	ands.w	r5, r5, #6
 8004380:	d106      	bne.n	8004390 <_printf_common+0x48>
 8004382:	f104 0a19 	add.w	sl, r4, #25
 8004386:	68e3      	ldr	r3, [r4, #12]
 8004388:	6832      	ldr	r2, [r6, #0]
 800438a:	1a9b      	subs	r3, r3, r2
 800438c:	42ab      	cmp	r3, r5
 800438e:	dc2b      	bgt.n	80043e8 <_printf_common+0xa0>
 8004390:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004394:	6822      	ldr	r2, [r4, #0]
 8004396:	3b00      	subs	r3, #0
 8004398:	bf18      	it	ne
 800439a:	2301      	movne	r3, #1
 800439c:	0692      	lsls	r2, r2, #26
 800439e:	d430      	bmi.n	8004402 <_printf_common+0xba>
 80043a0:	4641      	mov	r1, r8
 80043a2:	4638      	mov	r0, r7
 80043a4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80043a8:	47c8      	blx	r9
 80043aa:	3001      	adds	r0, #1
 80043ac:	d023      	beq.n	80043f6 <_printf_common+0xae>
 80043ae:	6823      	ldr	r3, [r4, #0]
 80043b0:	6922      	ldr	r2, [r4, #16]
 80043b2:	f003 0306 	and.w	r3, r3, #6
 80043b6:	2b04      	cmp	r3, #4
 80043b8:	bf14      	ite	ne
 80043ba:	2500      	movne	r5, #0
 80043bc:	6833      	ldreq	r3, [r6, #0]
 80043be:	f04f 0600 	mov.w	r6, #0
 80043c2:	bf08      	it	eq
 80043c4:	68e5      	ldreq	r5, [r4, #12]
 80043c6:	f104 041a 	add.w	r4, r4, #26
 80043ca:	bf08      	it	eq
 80043cc:	1aed      	subeq	r5, r5, r3
 80043ce:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80043d2:	bf08      	it	eq
 80043d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80043d8:	4293      	cmp	r3, r2
 80043da:	bfc4      	itt	gt
 80043dc:	1a9b      	subgt	r3, r3, r2
 80043de:	18ed      	addgt	r5, r5, r3
 80043e0:	42b5      	cmp	r5, r6
 80043e2:	d11a      	bne.n	800441a <_printf_common+0xd2>
 80043e4:	2000      	movs	r0, #0
 80043e6:	e008      	b.n	80043fa <_printf_common+0xb2>
 80043e8:	2301      	movs	r3, #1
 80043ea:	4652      	mov	r2, sl
 80043ec:	4641      	mov	r1, r8
 80043ee:	4638      	mov	r0, r7
 80043f0:	47c8      	blx	r9
 80043f2:	3001      	adds	r0, #1
 80043f4:	d103      	bne.n	80043fe <_printf_common+0xb6>
 80043f6:	f04f 30ff 	mov.w	r0, #4294967295
 80043fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043fe:	3501      	adds	r5, #1
 8004400:	e7c1      	b.n	8004386 <_printf_common+0x3e>
 8004402:	2030      	movs	r0, #48	@ 0x30
 8004404:	18e1      	adds	r1, r4, r3
 8004406:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800440a:	1c5a      	adds	r2, r3, #1
 800440c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004410:	4422      	add	r2, r4
 8004412:	3302      	adds	r3, #2
 8004414:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004418:	e7c2      	b.n	80043a0 <_printf_common+0x58>
 800441a:	2301      	movs	r3, #1
 800441c:	4622      	mov	r2, r4
 800441e:	4641      	mov	r1, r8
 8004420:	4638      	mov	r0, r7
 8004422:	47c8      	blx	r9
 8004424:	3001      	adds	r0, #1
 8004426:	d0e6      	beq.n	80043f6 <_printf_common+0xae>
 8004428:	3601      	adds	r6, #1
 800442a:	e7d9      	b.n	80043e0 <_printf_common+0x98>

0800442c <_printf_i>:
 800442c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004430:	7e0f      	ldrb	r7, [r1, #24]
 8004432:	4691      	mov	r9, r2
 8004434:	2f78      	cmp	r7, #120	@ 0x78
 8004436:	4680      	mov	r8, r0
 8004438:	460c      	mov	r4, r1
 800443a:	469a      	mov	sl, r3
 800443c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800443e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004442:	d807      	bhi.n	8004454 <_printf_i+0x28>
 8004444:	2f62      	cmp	r7, #98	@ 0x62
 8004446:	d80a      	bhi.n	800445e <_printf_i+0x32>
 8004448:	2f00      	cmp	r7, #0
 800444a:	f000 80d3 	beq.w	80045f4 <_printf_i+0x1c8>
 800444e:	2f58      	cmp	r7, #88	@ 0x58
 8004450:	f000 80ba 	beq.w	80045c8 <_printf_i+0x19c>
 8004454:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004458:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800445c:	e03a      	b.n	80044d4 <_printf_i+0xa8>
 800445e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004462:	2b15      	cmp	r3, #21
 8004464:	d8f6      	bhi.n	8004454 <_printf_i+0x28>
 8004466:	a101      	add	r1, pc, #4	@ (adr r1, 800446c <_printf_i+0x40>)
 8004468:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800446c:	080044c5 	.word	0x080044c5
 8004470:	080044d9 	.word	0x080044d9
 8004474:	08004455 	.word	0x08004455
 8004478:	08004455 	.word	0x08004455
 800447c:	08004455 	.word	0x08004455
 8004480:	08004455 	.word	0x08004455
 8004484:	080044d9 	.word	0x080044d9
 8004488:	08004455 	.word	0x08004455
 800448c:	08004455 	.word	0x08004455
 8004490:	08004455 	.word	0x08004455
 8004494:	08004455 	.word	0x08004455
 8004498:	080045db 	.word	0x080045db
 800449c:	08004503 	.word	0x08004503
 80044a0:	08004595 	.word	0x08004595
 80044a4:	08004455 	.word	0x08004455
 80044a8:	08004455 	.word	0x08004455
 80044ac:	080045fd 	.word	0x080045fd
 80044b0:	08004455 	.word	0x08004455
 80044b4:	08004503 	.word	0x08004503
 80044b8:	08004455 	.word	0x08004455
 80044bc:	08004455 	.word	0x08004455
 80044c0:	0800459d 	.word	0x0800459d
 80044c4:	6833      	ldr	r3, [r6, #0]
 80044c6:	1d1a      	adds	r2, r3, #4
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	6032      	str	r2, [r6, #0]
 80044cc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80044d0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80044d4:	2301      	movs	r3, #1
 80044d6:	e09e      	b.n	8004616 <_printf_i+0x1ea>
 80044d8:	6833      	ldr	r3, [r6, #0]
 80044da:	6820      	ldr	r0, [r4, #0]
 80044dc:	1d19      	adds	r1, r3, #4
 80044de:	6031      	str	r1, [r6, #0]
 80044e0:	0606      	lsls	r6, r0, #24
 80044e2:	d501      	bpl.n	80044e8 <_printf_i+0xbc>
 80044e4:	681d      	ldr	r5, [r3, #0]
 80044e6:	e003      	b.n	80044f0 <_printf_i+0xc4>
 80044e8:	0645      	lsls	r5, r0, #25
 80044ea:	d5fb      	bpl.n	80044e4 <_printf_i+0xb8>
 80044ec:	f9b3 5000 	ldrsh.w	r5, [r3]
 80044f0:	2d00      	cmp	r5, #0
 80044f2:	da03      	bge.n	80044fc <_printf_i+0xd0>
 80044f4:	232d      	movs	r3, #45	@ 0x2d
 80044f6:	426d      	negs	r5, r5
 80044f8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80044fc:	230a      	movs	r3, #10
 80044fe:	4859      	ldr	r0, [pc, #356]	@ (8004664 <_printf_i+0x238>)
 8004500:	e011      	b.n	8004526 <_printf_i+0xfa>
 8004502:	6821      	ldr	r1, [r4, #0]
 8004504:	6833      	ldr	r3, [r6, #0]
 8004506:	0608      	lsls	r0, r1, #24
 8004508:	f853 5b04 	ldr.w	r5, [r3], #4
 800450c:	d402      	bmi.n	8004514 <_printf_i+0xe8>
 800450e:	0649      	lsls	r1, r1, #25
 8004510:	bf48      	it	mi
 8004512:	b2ad      	uxthmi	r5, r5
 8004514:	2f6f      	cmp	r7, #111	@ 0x6f
 8004516:	6033      	str	r3, [r6, #0]
 8004518:	bf14      	ite	ne
 800451a:	230a      	movne	r3, #10
 800451c:	2308      	moveq	r3, #8
 800451e:	4851      	ldr	r0, [pc, #324]	@ (8004664 <_printf_i+0x238>)
 8004520:	2100      	movs	r1, #0
 8004522:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004526:	6866      	ldr	r6, [r4, #4]
 8004528:	2e00      	cmp	r6, #0
 800452a:	bfa8      	it	ge
 800452c:	6821      	ldrge	r1, [r4, #0]
 800452e:	60a6      	str	r6, [r4, #8]
 8004530:	bfa4      	itt	ge
 8004532:	f021 0104 	bicge.w	r1, r1, #4
 8004536:	6021      	strge	r1, [r4, #0]
 8004538:	b90d      	cbnz	r5, 800453e <_printf_i+0x112>
 800453a:	2e00      	cmp	r6, #0
 800453c:	d04b      	beq.n	80045d6 <_printf_i+0x1aa>
 800453e:	4616      	mov	r6, r2
 8004540:	fbb5 f1f3 	udiv	r1, r5, r3
 8004544:	fb03 5711 	mls	r7, r3, r1, r5
 8004548:	5dc7      	ldrb	r7, [r0, r7]
 800454a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800454e:	462f      	mov	r7, r5
 8004550:	42bb      	cmp	r3, r7
 8004552:	460d      	mov	r5, r1
 8004554:	d9f4      	bls.n	8004540 <_printf_i+0x114>
 8004556:	2b08      	cmp	r3, #8
 8004558:	d10b      	bne.n	8004572 <_printf_i+0x146>
 800455a:	6823      	ldr	r3, [r4, #0]
 800455c:	07df      	lsls	r7, r3, #31
 800455e:	d508      	bpl.n	8004572 <_printf_i+0x146>
 8004560:	6923      	ldr	r3, [r4, #16]
 8004562:	6861      	ldr	r1, [r4, #4]
 8004564:	4299      	cmp	r1, r3
 8004566:	bfde      	ittt	le
 8004568:	2330      	movle	r3, #48	@ 0x30
 800456a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800456e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004572:	1b92      	subs	r2, r2, r6
 8004574:	6122      	str	r2, [r4, #16]
 8004576:	464b      	mov	r3, r9
 8004578:	4621      	mov	r1, r4
 800457a:	4640      	mov	r0, r8
 800457c:	f8cd a000 	str.w	sl, [sp]
 8004580:	aa03      	add	r2, sp, #12
 8004582:	f7ff fee1 	bl	8004348 <_printf_common>
 8004586:	3001      	adds	r0, #1
 8004588:	d14a      	bne.n	8004620 <_printf_i+0x1f4>
 800458a:	f04f 30ff 	mov.w	r0, #4294967295
 800458e:	b004      	add	sp, #16
 8004590:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004594:	6823      	ldr	r3, [r4, #0]
 8004596:	f043 0320 	orr.w	r3, r3, #32
 800459a:	6023      	str	r3, [r4, #0]
 800459c:	2778      	movs	r7, #120	@ 0x78
 800459e:	4832      	ldr	r0, [pc, #200]	@ (8004668 <_printf_i+0x23c>)
 80045a0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80045a4:	6823      	ldr	r3, [r4, #0]
 80045a6:	6831      	ldr	r1, [r6, #0]
 80045a8:	061f      	lsls	r7, r3, #24
 80045aa:	f851 5b04 	ldr.w	r5, [r1], #4
 80045ae:	d402      	bmi.n	80045b6 <_printf_i+0x18a>
 80045b0:	065f      	lsls	r7, r3, #25
 80045b2:	bf48      	it	mi
 80045b4:	b2ad      	uxthmi	r5, r5
 80045b6:	6031      	str	r1, [r6, #0]
 80045b8:	07d9      	lsls	r1, r3, #31
 80045ba:	bf44      	itt	mi
 80045bc:	f043 0320 	orrmi.w	r3, r3, #32
 80045c0:	6023      	strmi	r3, [r4, #0]
 80045c2:	b11d      	cbz	r5, 80045cc <_printf_i+0x1a0>
 80045c4:	2310      	movs	r3, #16
 80045c6:	e7ab      	b.n	8004520 <_printf_i+0xf4>
 80045c8:	4826      	ldr	r0, [pc, #152]	@ (8004664 <_printf_i+0x238>)
 80045ca:	e7e9      	b.n	80045a0 <_printf_i+0x174>
 80045cc:	6823      	ldr	r3, [r4, #0]
 80045ce:	f023 0320 	bic.w	r3, r3, #32
 80045d2:	6023      	str	r3, [r4, #0]
 80045d4:	e7f6      	b.n	80045c4 <_printf_i+0x198>
 80045d6:	4616      	mov	r6, r2
 80045d8:	e7bd      	b.n	8004556 <_printf_i+0x12a>
 80045da:	6833      	ldr	r3, [r6, #0]
 80045dc:	6825      	ldr	r5, [r4, #0]
 80045de:	1d18      	adds	r0, r3, #4
 80045e0:	6961      	ldr	r1, [r4, #20]
 80045e2:	6030      	str	r0, [r6, #0]
 80045e4:	062e      	lsls	r6, r5, #24
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	d501      	bpl.n	80045ee <_printf_i+0x1c2>
 80045ea:	6019      	str	r1, [r3, #0]
 80045ec:	e002      	b.n	80045f4 <_printf_i+0x1c8>
 80045ee:	0668      	lsls	r0, r5, #25
 80045f0:	d5fb      	bpl.n	80045ea <_printf_i+0x1be>
 80045f2:	8019      	strh	r1, [r3, #0]
 80045f4:	2300      	movs	r3, #0
 80045f6:	4616      	mov	r6, r2
 80045f8:	6123      	str	r3, [r4, #16]
 80045fa:	e7bc      	b.n	8004576 <_printf_i+0x14a>
 80045fc:	6833      	ldr	r3, [r6, #0]
 80045fe:	2100      	movs	r1, #0
 8004600:	1d1a      	adds	r2, r3, #4
 8004602:	6032      	str	r2, [r6, #0]
 8004604:	681e      	ldr	r6, [r3, #0]
 8004606:	6862      	ldr	r2, [r4, #4]
 8004608:	4630      	mov	r0, r6
 800460a:	f000 f9d4 	bl	80049b6 <memchr>
 800460e:	b108      	cbz	r0, 8004614 <_printf_i+0x1e8>
 8004610:	1b80      	subs	r0, r0, r6
 8004612:	6060      	str	r0, [r4, #4]
 8004614:	6863      	ldr	r3, [r4, #4]
 8004616:	6123      	str	r3, [r4, #16]
 8004618:	2300      	movs	r3, #0
 800461a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800461e:	e7aa      	b.n	8004576 <_printf_i+0x14a>
 8004620:	4632      	mov	r2, r6
 8004622:	4649      	mov	r1, r9
 8004624:	4640      	mov	r0, r8
 8004626:	6923      	ldr	r3, [r4, #16]
 8004628:	47d0      	blx	sl
 800462a:	3001      	adds	r0, #1
 800462c:	d0ad      	beq.n	800458a <_printf_i+0x15e>
 800462e:	6823      	ldr	r3, [r4, #0]
 8004630:	079b      	lsls	r3, r3, #30
 8004632:	d413      	bmi.n	800465c <_printf_i+0x230>
 8004634:	68e0      	ldr	r0, [r4, #12]
 8004636:	9b03      	ldr	r3, [sp, #12]
 8004638:	4298      	cmp	r0, r3
 800463a:	bfb8      	it	lt
 800463c:	4618      	movlt	r0, r3
 800463e:	e7a6      	b.n	800458e <_printf_i+0x162>
 8004640:	2301      	movs	r3, #1
 8004642:	4632      	mov	r2, r6
 8004644:	4649      	mov	r1, r9
 8004646:	4640      	mov	r0, r8
 8004648:	47d0      	blx	sl
 800464a:	3001      	adds	r0, #1
 800464c:	d09d      	beq.n	800458a <_printf_i+0x15e>
 800464e:	3501      	adds	r5, #1
 8004650:	68e3      	ldr	r3, [r4, #12]
 8004652:	9903      	ldr	r1, [sp, #12]
 8004654:	1a5b      	subs	r3, r3, r1
 8004656:	42ab      	cmp	r3, r5
 8004658:	dcf2      	bgt.n	8004640 <_printf_i+0x214>
 800465a:	e7eb      	b.n	8004634 <_printf_i+0x208>
 800465c:	2500      	movs	r5, #0
 800465e:	f104 0619 	add.w	r6, r4, #25
 8004662:	e7f5      	b.n	8004650 <_printf_i+0x224>
 8004664:	08006b08 	.word	0x08006b08
 8004668:	08006b19 	.word	0x08006b19

0800466c <std>:
 800466c:	2300      	movs	r3, #0
 800466e:	b510      	push	{r4, lr}
 8004670:	4604      	mov	r4, r0
 8004672:	e9c0 3300 	strd	r3, r3, [r0]
 8004676:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800467a:	6083      	str	r3, [r0, #8]
 800467c:	8181      	strh	r1, [r0, #12]
 800467e:	6643      	str	r3, [r0, #100]	@ 0x64
 8004680:	81c2      	strh	r2, [r0, #14]
 8004682:	6183      	str	r3, [r0, #24]
 8004684:	4619      	mov	r1, r3
 8004686:	2208      	movs	r2, #8
 8004688:	305c      	adds	r0, #92	@ 0x5c
 800468a:	f000 f914 	bl	80048b6 <memset>
 800468e:	4b0d      	ldr	r3, [pc, #52]	@ (80046c4 <std+0x58>)
 8004690:	6224      	str	r4, [r4, #32]
 8004692:	6263      	str	r3, [r4, #36]	@ 0x24
 8004694:	4b0c      	ldr	r3, [pc, #48]	@ (80046c8 <std+0x5c>)
 8004696:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004698:	4b0c      	ldr	r3, [pc, #48]	@ (80046cc <std+0x60>)
 800469a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800469c:	4b0c      	ldr	r3, [pc, #48]	@ (80046d0 <std+0x64>)
 800469e:	6323      	str	r3, [r4, #48]	@ 0x30
 80046a0:	4b0c      	ldr	r3, [pc, #48]	@ (80046d4 <std+0x68>)
 80046a2:	429c      	cmp	r4, r3
 80046a4:	d006      	beq.n	80046b4 <std+0x48>
 80046a6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80046aa:	4294      	cmp	r4, r2
 80046ac:	d002      	beq.n	80046b4 <std+0x48>
 80046ae:	33d0      	adds	r3, #208	@ 0xd0
 80046b0:	429c      	cmp	r4, r3
 80046b2:	d105      	bne.n	80046c0 <std+0x54>
 80046b4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80046b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80046bc:	f000 b978 	b.w	80049b0 <__retarget_lock_init_recursive>
 80046c0:	bd10      	pop	{r4, pc}
 80046c2:	bf00      	nop
 80046c4:	08004831 	.word	0x08004831
 80046c8:	08004853 	.word	0x08004853
 80046cc:	0800488b 	.word	0x0800488b
 80046d0:	080048af 	.word	0x080048af
 80046d4:	20000308 	.word	0x20000308

080046d8 <stdio_exit_handler>:
 80046d8:	4a02      	ldr	r2, [pc, #8]	@ (80046e4 <stdio_exit_handler+0xc>)
 80046da:	4903      	ldr	r1, [pc, #12]	@ (80046e8 <stdio_exit_handler+0x10>)
 80046dc:	4803      	ldr	r0, [pc, #12]	@ (80046ec <stdio_exit_handler+0x14>)
 80046de:	f000 b869 	b.w	80047b4 <_fwalk_sglue>
 80046e2:	bf00      	nop
 80046e4:	20000010 	.word	0x20000010
 80046e8:	08006325 	.word	0x08006325
 80046ec:	20000020 	.word	0x20000020

080046f0 <cleanup_stdio>:
 80046f0:	6841      	ldr	r1, [r0, #4]
 80046f2:	4b0c      	ldr	r3, [pc, #48]	@ (8004724 <cleanup_stdio+0x34>)
 80046f4:	b510      	push	{r4, lr}
 80046f6:	4299      	cmp	r1, r3
 80046f8:	4604      	mov	r4, r0
 80046fa:	d001      	beq.n	8004700 <cleanup_stdio+0x10>
 80046fc:	f001 fe12 	bl	8006324 <_fflush_r>
 8004700:	68a1      	ldr	r1, [r4, #8]
 8004702:	4b09      	ldr	r3, [pc, #36]	@ (8004728 <cleanup_stdio+0x38>)
 8004704:	4299      	cmp	r1, r3
 8004706:	d002      	beq.n	800470e <cleanup_stdio+0x1e>
 8004708:	4620      	mov	r0, r4
 800470a:	f001 fe0b 	bl	8006324 <_fflush_r>
 800470e:	68e1      	ldr	r1, [r4, #12]
 8004710:	4b06      	ldr	r3, [pc, #24]	@ (800472c <cleanup_stdio+0x3c>)
 8004712:	4299      	cmp	r1, r3
 8004714:	d004      	beq.n	8004720 <cleanup_stdio+0x30>
 8004716:	4620      	mov	r0, r4
 8004718:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800471c:	f001 be02 	b.w	8006324 <_fflush_r>
 8004720:	bd10      	pop	{r4, pc}
 8004722:	bf00      	nop
 8004724:	20000308 	.word	0x20000308
 8004728:	20000370 	.word	0x20000370
 800472c:	200003d8 	.word	0x200003d8

08004730 <global_stdio_init.part.0>:
 8004730:	b510      	push	{r4, lr}
 8004732:	4b0b      	ldr	r3, [pc, #44]	@ (8004760 <global_stdio_init.part.0+0x30>)
 8004734:	4c0b      	ldr	r4, [pc, #44]	@ (8004764 <global_stdio_init.part.0+0x34>)
 8004736:	4a0c      	ldr	r2, [pc, #48]	@ (8004768 <global_stdio_init.part.0+0x38>)
 8004738:	4620      	mov	r0, r4
 800473a:	601a      	str	r2, [r3, #0]
 800473c:	2104      	movs	r1, #4
 800473e:	2200      	movs	r2, #0
 8004740:	f7ff ff94 	bl	800466c <std>
 8004744:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004748:	2201      	movs	r2, #1
 800474a:	2109      	movs	r1, #9
 800474c:	f7ff ff8e 	bl	800466c <std>
 8004750:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004754:	2202      	movs	r2, #2
 8004756:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800475a:	2112      	movs	r1, #18
 800475c:	f7ff bf86 	b.w	800466c <std>
 8004760:	20000440 	.word	0x20000440
 8004764:	20000308 	.word	0x20000308
 8004768:	080046d9 	.word	0x080046d9

0800476c <__sfp_lock_acquire>:
 800476c:	4801      	ldr	r0, [pc, #4]	@ (8004774 <__sfp_lock_acquire+0x8>)
 800476e:	f000 b920 	b.w	80049b2 <__retarget_lock_acquire_recursive>
 8004772:	bf00      	nop
 8004774:	20000449 	.word	0x20000449

08004778 <__sfp_lock_release>:
 8004778:	4801      	ldr	r0, [pc, #4]	@ (8004780 <__sfp_lock_release+0x8>)
 800477a:	f000 b91b 	b.w	80049b4 <__retarget_lock_release_recursive>
 800477e:	bf00      	nop
 8004780:	20000449 	.word	0x20000449

08004784 <__sinit>:
 8004784:	b510      	push	{r4, lr}
 8004786:	4604      	mov	r4, r0
 8004788:	f7ff fff0 	bl	800476c <__sfp_lock_acquire>
 800478c:	6a23      	ldr	r3, [r4, #32]
 800478e:	b11b      	cbz	r3, 8004798 <__sinit+0x14>
 8004790:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004794:	f7ff bff0 	b.w	8004778 <__sfp_lock_release>
 8004798:	4b04      	ldr	r3, [pc, #16]	@ (80047ac <__sinit+0x28>)
 800479a:	6223      	str	r3, [r4, #32]
 800479c:	4b04      	ldr	r3, [pc, #16]	@ (80047b0 <__sinit+0x2c>)
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d1f5      	bne.n	8004790 <__sinit+0xc>
 80047a4:	f7ff ffc4 	bl	8004730 <global_stdio_init.part.0>
 80047a8:	e7f2      	b.n	8004790 <__sinit+0xc>
 80047aa:	bf00      	nop
 80047ac:	080046f1 	.word	0x080046f1
 80047b0:	20000440 	.word	0x20000440

080047b4 <_fwalk_sglue>:
 80047b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80047b8:	4607      	mov	r7, r0
 80047ba:	4688      	mov	r8, r1
 80047bc:	4614      	mov	r4, r2
 80047be:	2600      	movs	r6, #0
 80047c0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80047c4:	f1b9 0901 	subs.w	r9, r9, #1
 80047c8:	d505      	bpl.n	80047d6 <_fwalk_sglue+0x22>
 80047ca:	6824      	ldr	r4, [r4, #0]
 80047cc:	2c00      	cmp	r4, #0
 80047ce:	d1f7      	bne.n	80047c0 <_fwalk_sglue+0xc>
 80047d0:	4630      	mov	r0, r6
 80047d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80047d6:	89ab      	ldrh	r3, [r5, #12]
 80047d8:	2b01      	cmp	r3, #1
 80047da:	d907      	bls.n	80047ec <_fwalk_sglue+0x38>
 80047dc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80047e0:	3301      	adds	r3, #1
 80047e2:	d003      	beq.n	80047ec <_fwalk_sglue+0x38>
 80047e4:	4629      	mov	r1, r5
 80047e6:	4638      	mov	r0, r7
 80047e8:	47c0      	blx	r8
 80047ea:	4306      	orrs	r6, r0
 80047ec:	3568      	adds	r5, #104	@ 0x68
 80047ee:	e7e9      	b.n	80047c4 <_fwalk_sglue+0x10>

080047f0 <siprintf>:
 80047f0:	b40e      	push	{r1, r2, r3}
 80047f2:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80047f6:	b500      	push	{lr}
 80047f8:	b09c      	sub	sp, #112	@ 0x70
 80047fa:	ab1d      	add	r3, sp, #116	@ 0x74
 80047fc:	9002      	str	r0, [sp, #8]
 80047fe:	9006      	str	r0, [sp, #24]
 8004800:	9107      	str	r1, [sp, #28]
 8004802:	9104      	str	r1, [sp, #16]
 8004804:	4808      	ldr	r0, [pc, #32]	@ (8004828 <siprintf+0x38>)
 8004806:	4909      	ldr	r1, [pc, #36]	@ (800482c <siprintf+0x3c>)
 8004808:	f853 2b04 	ldr.w	r2, [r3], #4
 800480c:	9105      	str	r1, [sp, #20]
 800480e:	6800      	ldr	r0, [r0, #0]
 8004810:	a902      	add	r1, sp, #8
 8004812:	9301      	str	r3, [sp, #4]
 8004814:	f001 fc0a 	bl	800602c <_svfiprintf_r>
 8004818:	2200      	movs	r2, #0
 800481a:	9b02      	ldr	r3, [sp, #8]
 800481c:	701a      	strb	r2, [r3, #0]
 800481e:	b01c      	add	sp, #112	@ 0x70
 8004820:	f85d eb04 	ldr.w	lr, [sp], #4
 8004824:	b003      	add	sp, #12
 8004826:	4770      	bx	lr
 8004828:	2000001c 	.word	0x2000001c
 800482c:	ffff0208 	.word	0xffff0208

08004830 <__sread>:
 8004830:	b510      	push	{r4, lr}
 8004832:	460c      	mov	r4, r1
 8004834:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004838:	f000 f86c 	bl	8004914 <_read_r>
 800483c:	2800      	cmp	r0, #0
 800483e:	bfab      	itete	ge
 8004840:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004842:	89a3      	ldrhlt	r3, [r4, #12]
 8004844:	181b      	addge	r3, r3, r0
 8004846:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800484a:	bfac      	ite	ge
 800484c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800484e:	81a3      	strhlt	r3, [r4, #12]
 8004850:	bd10      	pop	{r4, pc}

08004852 <__swrite>:
 8004852:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004856:	461f      	mov	r7, r3
 8004858:	898b      	ldrh	r3, [r1, #12]
 800485a:	4605      	mov	r5, r0
 800485c:	05db      	lsls	r3, r3, #23
 800485e:	460c      	mov	r4, r1
 8004860:	4616      	mov	r6, r2
 8004862:	d505      	bpl.n	8004870 <__swrite+0x1e>
 8004864:	2302      	movs	r3, #2
 8004866:	2200      	movs	r2, #0
 8004868:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800486c:	f000 f840 	bl	80048f0 <_lseek_r>
 8004870:	89a3      	ldrh	r3, [r4, #12]
 8004872:	4632      	mov	r2, r6
 8004874:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004878:	81a3      	strh	r3, [r4, #12]
 800487a:	4628      	mov	r0, r5
 800487c:	463b      	mov	r3, r7
 800487e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004882:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004886:	f000 b857 	b.w	8004938 <_write_r>

0800488a <__sseek>:
 800488a:	b510      	push	{r4, lr}
 800488c:	460c      	mov	r4, r1
 800488e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004892:	f000 f82d 	bl	80048f0 <_lseek_r>
 8004896:	1c43      	adds	r3, r0, #1
 8004898:	89a3      	ldrh	r3, [r4, #12]
 800489a:	bf15      	itete	ne
 800489c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800489e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80048a2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80048a6:	81a3      	strheq	r3, [r4, #12]
 80048a8:	bf18      	it	ne
 80048aa:	81a3      	strhne	r3, [r4, #12]
 80048ac:	bd10      	pop	{r4, pc}

080048ae <__sclose>:
 80048ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048b2:	f000 b80d 	b.w	80048d0 <_close_r>

080048b6 <memset>:
 80048b6:	4603      	mov	r3, r0
 80048b8:	4402      	add	r2, r0
 80048ba:	4293      	cmp	r3, r2
 80048bc:	d100      	bne.n	80048c0 <memset+0xa>
 80048be:	4770      	bx	lr
 80048c0:	f803 1b01 	strb.w	r1, [r3], #1
 80048c4:	e7f9      	b.n	80048ba <memset+0x4>
	...

080048c8 <_localeconv_r>:
 80048c8:	4800      	ldr	r0, [pc, #0]	@ (80048cc <_localeconv_r+0x4>)
 80048ca:	4770      	bx	lr
 80048cc:	2000015c 	.word	0x2000015c

080048d0 <_close_r>:
 80048d0:	b538      	push	{r3, r4, r5, lr}
 80048d2:	2300      	movs	r3, #0
 80048d4:	4d05      	ldr	r5, [pc, #20]	@ (80048ec <_close_r+0x1c>)
 80048d6:	4604      	mov	r4, r0
 80048d8:	4608      	mov	r0, r1
 80048da:	602b      	str	r3, [r5, #0]
 80048dc:	f7fc ff8d 	bl	80017fa <_close>
 80048e0:	1c43      	adds	r3, r0, #1
 80048e2:	d102      	bne.n	80048ea <_close_r+0x1a>
 80048e4:	682b      	ldr	r3, [r5, #0]
 80048e6:	b103      	cbz	r3, 80048ea <_close_r+0x1a>
 80048e8:	6023      	str	r3, [r4, #0]
 80048ea:	bd38      	pop	{r3, r4, r5, pc}
 80048ec:	20000444 	.word	0x20000444

080048f0 <_lseek_r>:
 80048f0:	b538      	push	{r3, r4, r5, lr}
 80048f2:	4604      	mov	r4, r0
 80048f4:	4608      	mov	r0, r1
 80048f6:	4611      	mov	r1, r2
 80048f8:	2200      	movs	r2, #0
 80048fa:	4d05      	ldr	r5, [pc, #20]	@ (8004910 <_lseek_r+0x20>)
 80048fc:	602a      	str	r2, [r5, #0]
 80048fe:	461a      	mov	r2, r3
 8004900:	f7fc ff9f 	bl	8001842 <_lseek>
 8004904:	1c43      	adds	r3, r0, #1
 8004906:	d102      	bne.n	800490e <_lseek_r+0x1e>
 8004908:	682b      	ldr	r3, [r5, #0]
 800490a:	b103      	cbz	r3, 800490e <_lseek_r+0x1e>
 800490c:	6023      	str	r3, [r4, #0]
 800490e:	bd38      	pop	{r3, r4, r5, pc}
 8004910:	20000444 	.word	0x20000444

08004914 <_read_r>:
 8004914:	b538      	push	{r3, r4, r5, lr}
 8004916:	4604      	mov	r4, r0
 8004918:	4608      	mov	r0, r1
 800491a:	4611      	mov	r1, r2
 800491c:	2200      	movs	r2, #0
 800491e:	4d05      	ldr	r5, [pc, #20]	@ (8004934 <_read_r+0x20>)
 8004920:	602a      	str	r2, [r5, #0]
 8004922:	461a      	mov	r2, r3
 8004924:	f7fc ff30 	bl	8001788 <_read>
 8004928:	1c43      	adds	r3, r0, #1
 800492a:	d102      	bne.n	8004932 <_read_r+0x1e>
 800492c:	682b      	ldr	r3, [r5, #0]
 800492e:	b103      	cbz	r3, 8004932 <_read_r+0x1e>
 8004930:	6023      	str	r3, [r4, #0]
 8004932:	bd38      	pop	{r3, r4, r5, pc}
 8004934:	20000444 	.word	0x20000444

08004938 <_write_r>:
 8004938:	b538      	push	{r3, r4, r5, lr}
 800493a:	4604      	mov	r4, r0
 800493c:	4608      	mov	r0, r1
 800493e:	4611      	mov	r1, r2
 8004940:	2200      	movs	r2, #0
 8004942:	4d05      	ldr	r5, [pc, #20]	@ (8004958 <_write_r+0x20>)
 8004944:	602a      	str	r2, [r5, #0]
 8004946:	461a      	mov	r2, r3
 8004948:	f7fc ff3b 	bl	80017c2 <_write>
 800494c:	1c43      	adds	r3, r0, #1
 800494e:	d102      	bne.n	8004956 <_write_r+0x1e>
 8004950:	682b      	ldr	r3, [r5, #0]
 8004952:	b103      	cbz	r3, 8004956 <_write_r+0x1e>
 8004954:	6023      	str	r3, [r4, #0]
 8004956:	bd38      	pop	{r3, r4, r5, pc}
 8004958:	20000444 	.word	0x20000444

0800495c <__errno>:
 800495c:	4b01      	ldr	r3, [pc, #4]	@ (8004964 <__errno+0x8>)
 800495e:	6818      	ldr	r0, [r3, #0]
 8004960:	4770      	bx	lr
 8004962:	bf00      	nop
 8004964:	2000001c 	.word	0x2000001c

08004968 <__libc_init_array>:
 8004968:	b570      	push	{r4, r5, r6, lr}
 800496a:	2600      	movs	r6, #0
 800496c:	4d0c      	ldr	r5, [pc, #48]	@ (80049a0 <__libc_init_array+0x38>)
 800496e:	4c0d      	ldr	r4, [pc, #52]	@ (80049a4 <__libc_init_array+0x3c>)
 8004970:	1b64      	subs	r4, r4, r5
 8004972:	10a4      	asrs	r4, r4, #2
 8004974:	42a6      	cmp	r6, r4
 8004976:	d109      	bne.n	800498c <__libc_init_array+0x24>
 8004978:	f002 f870 	bl	8006a5c <_init>
 800497c:	2600      	movs	r6, #0
 800497e:	4d0a      	ldr	r5, [pc, #40]	@ (80049a8 <__libc_init_array+0x40>)
 8004980:	4c0a      	ldr	r4, [pc, #40]	@ (80049ac <__libc_init_array+0x44>)
 8004982:	1b64      	subs	r4, r4, r5
 8004984:	10a4      	asrs	r4, r4, #2
 8004986:	42a6      	cmp	r6, r4
 8004988:	d105      	bne.n	8004996 <__libc_init_array+0x2e>
 800498a:	bd70      	pop	{r4, r5, r6, pc}
 800498c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004990:	4798      	blx	r3
 8004992:	3601      	adds	r6, #1
 8004994:	e7ee      	b.n	8004974 <__libc_init_array+0xc>
 8004996:	f855 3b04 	ldr.w	r3, [r5], #4
 800499a:	4798      	blx	r3
 800499c:	3601      	adds	r6, #1
 800499e:	e7f2      	b.n	8004986 <__libc_init_array+0x1e>
 80049a0:	08006e70 	.word	0x08006e70
 80049a4:	08006e70 	.word	0x08006e70
 80049a8:	08006e70 	.word	0x08006e70
 80049ac:	08006e74 	.word	0x08006e74

080049b0 <__retarget_lock_init_recursive>:
 80049b0:	4770      	bx	lr

080049b2 <__retarget_lock_acquire_recursive>:
 80049b2:	4770      	bx	lr

080049b4 <__retarget_lock_release_recursive>:
 80049b4:	4770      	bx	lr

080049b6 <memchr>:
 80049b6:	4603      	mov	r3, r0
 80049b8:	b510      	push	{r4, lr}
 80049ba:	b2c9      	uxtb	r1, r1
 80049bc:	4402      	add	r2, r0
 80049be:	4293      	cmp	r3, r2
 80049c0:	4618      	mov	r0, r3
 80049c2:	d101      	bne.n	80049c8 <memchr+0x12>
 80049c4:	2000      	movs	r0, #0
 80049c6:	e003      	b.n	80049d0 <memchr+0x1a>
 80049c8:	7804      	ldrb	r4, [r0, #0]
 80049ca:	3301      	adds	r3, #1
 80049cc:	428c      	cmp	r4, r1
 80049ce:	d1f6      	bne.n	80049be <memchr+0x8>
 80049d0:	bd10      	pop	{r4, pc}

080049d2 <quorem>:
 80049d2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049d6:	6903      	ldr	r3, [r0, #16]
 80049d8:	690c      	ldr	r4, [r1, #16]
 80049da:	4607      	mov	r7, r0
 80049dc:	42a3      	cmp	r3, r4
 80049de:	db7e      	blt.n	8004ade <quorem+0x10c>
 80049e0:	3c01      	subs	r4, #1
 80049e2:	00a3      	lsls	r3, r4, #2
 80049e4:	f100 0514 	add.w	r5, r0, #20
 80049e8:	f101 0814 	add.w	r8, r1, #20
 80049ec:	9300      	str	r3, [sp, #0]
 80049ee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80049f2:	9301      	str	r3, [sp, #4]
 80049f4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80049f8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80049fc:	3301      	adds	r3, #1
 80049fe:	429a      	cmp	r2, r3
 8004a00:	fbb2 f6f3 	udiv	r6, r2, r3
 8004a04:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004a08:	d32e      	bcc.n	8004a68 <quorem+0x96>
 8004a0a:	f04f 0a00 	mov.w	sl, #0
 8004a0e:	46c4      	mov	ip, r8
 8004a10:	46ae      	mov	lr, r5
 8004a12:	46d3      	mov	fp, sl
 8004a14:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004a18:	b298      	uxth	r0, r3
 8004a1a:	fb06 a000 	mla	r0, r6, r0, sl
 8004a1e:	0c1b      	lsrs	r3, r3, #16
 8004a20:	0c02      	lsrs	r2, r0, #16
 8004a22:	fb06 2303 	mla	r3, r6, r3, r2
 8004a26:	f8de 2000 	ldr.w	r2, [lr]
 8004a2a:	b280      	uxth	r0, r0
 8004a2c:	b292      	uxth	r2, r2
 8004a2e:	1a12      	subs	r2, r2, r0
 8004a30:	445a      	add	r2, fp
 8004a32:	f8de 0000 	ldr.w	r0, [lr]
 8004a36:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004a3a:	b29b      	uxth	r3, r3
 8004a3c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004a40:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004a44:	b292      	uxth	r2, r2
 8004a46:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004a4a:	45e1      	cmp	r9, ip
 8004a4c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004a50:	f84e 2b04 	str.w	r2, [lr], #4
 8004a54:	d2de      	bcs.n	8004a14 <quorem+0x42>
 8004a56:	9b00      	ldr	r3, [sp, #0]
 8004a58:	58eb      	ldr	r3, [r5, r3]
 8004a5a:	b92b      	cbnz	r3, 8004a68 <quorem+0x96>
 8004a5c:	9b01      	ldr	r3, [sp, #4]
 8004a5e:	3b04      	subs	r3, #4
 8004a60:	429d      	cmp	r5, r3
 8004a62:	461a      	mov	r2, r3
 8004a64:	d32f      	bcc.n	8004ac6 <quorem+0xf4>
 8004a66:	613c      	str	r4, [r7, #16]
 8004a68:	4638      	mov	r0, r7
 8004a6a:	f001 f97b 	bl	8005d64 <__mcmp>
 8004a6e:	2800      	cmp	r0, #0
 8004a70:	db25      	blt.n	8004abe <quorem+0xec>
 8004a72:	4629      	mov	r1, r5
 8004a74:	2000      	movs	r0, #0
 8004a76:	f858 2b04 	ldr.w	r2, [r8], #4
 8004a7a:	f8d1 c000 	ldr.w	ip, [r1]
 8004a7e:	fa1f fe82 	uxth.w	lr, r2
 8004a82:	fa1f f38c 	uxth.w	r3, ip
 8004a86:	eba3 030e 	sub.w	r3, r3, lr
 8004a8a:	4403      	add	r3, r0
 8004a8c:	0c12      	lsrs	r2, r2, #16
 8004a8e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8004a92:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8004a96:	b29b      	uxth	r3, r3
 8004a98:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004a9c:	45c1      	cmp	r9, r8
 8004a9e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004aa2:	f841 3b04 	str.w	r3, [r1], #4
 8004aa6:	d2e6      	bcs.n	8004a76 <quorem+0xa4>
 8004aa8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004aac:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004ab0:	b922      	cbnz	r2, 8004abc <quorem+0xea>
 8004ab2:	3b04      	subs	r3, #4
 8004ab4:	429d      	cmp	r5, r3
 8004ab6:	461a      	mov	r2, r3
 8004ab8:	d30b      	bcc.n	8004ad2 <quorem+0x100>
 8004aba:	613c      	str	r4, [r7, #16]
 8004abc:	3601      	adds	r6, #1
 8004abe:	4630      	mov	r0, r6
 8004ac0:	b003      	add	sp, #12
 8004ac2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ac6:	6812      	ldr	r2, [r2, #0]
 8004ac8:	3b04      	subs	r3, #4
 8004aca:	2a00      	cmp	r2, #0
 8004acc:	d1cb      	bne.n	8004a66 <quorem+0x94>
 8004ace:	3c01      	subs	r4, #1
 8004ad0:	e7c6      	b.n	8004a60 <quorem+0x8e>
 8004ad2:	6812      	ldr	r2, [r2, #0]
 8004ad4:	3b04      	subs	r3, #4
 8004ad6:	2a00      	cmp	r2, #0
 8004ad8:	d1ef      	bne.n	8004aba <quorem+0xe8>
 8004ada:	3c01      	subs	r4, #1
 8004adc:	e7ea      	b.n	8004ab4 <quorem+0xe2>
 8004ade:	2000      	movs	r0, #0
 8004ae0:	e7ee      	b.n	8004ac0 <quorem+0xee>
 8004ae2:	0000      	movs	r0, r0
 8004ae4:	0000      	movs	r0, r0
	...

08004ae8 <_dtoa_r>:
 8004ae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004aec:	4614      	mov	r4, r2
 8004aee:	461d      	mov	r5, r3
 8004af0:	69c7      	ldr	r7, [r0, #28]
 8004af2:	b097      	sub	sp, #92	@ 0x5c
 8004af4:	4683      	mov	fp, r0
 8004af6:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8004afa:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8004afc:	b97f      	cbnz	r7, 8004b1e <_dtoa_r+0x36>
 8004afe:	2010      	movs	r0, #16
 8004b00:	f000 fe02 	bl	8005708 <malloc>
 8004b04:	4602      	mov	r2, r0
 8004b06:	f8cb 001c 	str.w	r0, [fp, #28]
 8004b0a:	b920      	cbnz	r0, 8004b16 <_dtoa_r+0x2e>
 8004b0c:	21ef      	movs	r1, #239	@ 0xef
 8004b0e:	4ba8      	ldr	r3, [pc, #672]	@ (8004db0 <_dtoa_r+0x2c8>)
 8004b10:	48a8      	ldr	r0, [pc, #672]	@ (8004db4 <_dtoa_r+0x2cc>)
 8004b12:	f001 fc67 	bl	80063e4 <__assert_func>
 8004b16:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8004b1a:	6007      	str	r7, [r0, #0]
 8004b1c:	60c7      	str	r7, [r0, #12]
 8004b1e:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004b22:	6819      	ldr	r1, [r3, #0]
 8004b24:	b159      	cbz	r1, 8004b3e <_dtoa_r+0x56>
 8004b26:	685a      	ldr	r2, [r3, #4]
 8004b28:	2301      	movs	r3, #1
 8004b2a:	4093      	lsls	r3, r2
 8004b2c:	604a      	str	r2, [r1, #4]
 8004b2e:	608b      	str	r3, [r1, #8]
 8004b30:	4658      	mov	r0, fp
 8004b32:	f000 fedf 	bl	80058f4 <_Bfree>
 8004b36:	2200      	movs	r2, #0
 8004b38:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004b3c:	601a      	str	r2, [r3, #0]
 8004b3e:	1e2b      	subs	r3, r5, #0
 8004b40:	bfaf      	iteee	ge
 8004b42:	2300      	movge	r3, #0
 8004b44:	2201      	movlt	r2, #1
 8004b46:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8004b4a:	9303      	strlt	r3, [sp, #12]
 8004b4c:	bfa8      	it	ge
 8004b4e:	6033      	strge	r3, [r6, #0]
 8004b50:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8004b54:	4b98      	ldr	r3, [pc, #608]	@ (8004db8 <_dtoa_r+0x2d0>)
 8004b56:	bfb8      	it	lt
 8004b58:	6032      	strlt	r2, [r6, #0]
 8004b5a:	ea33 0308 	bics.w	r3, r3, r8
 8004b5e:	d112      	bne.n	8004b86 <_dtoa_r+0x9e>
 8004b60:	f242 730f 	movw	r3, #9999	@ 0x270f
 8004b64:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8004b66:	6013      	str	r3, [r2, #0]
 8004b68:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8004b6c:	4323      	orrs	r3, r4
 8004b6e:	f000 8550 	beq.w	8005612 <_dtoa_r+0xb2a>
 8004b72:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004b74:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8004dbc <_dtoa_r+0x2d4>
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	f000 8552 	beq.w	8005622 <_dtoa_r+0xb3a>
 8004b7e:	f10a 0303 	add.w	r3, sl, #3
 8004b82:	f000 bd4c 	b.w	800561e <_dtoa_r+0xb36>
 8004b86:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004b8a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8004b8e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004b92:	2200      	movs	r2, #0
 8004b94:	2300      	movs	r3, #0
 8004b96:	f7fb ff11 	bl	80009bc <__aeabi_dcmpeq>
 8004b9a:	4607      	mov	r7, r0
 8004b9c:	b158      	cbz	r0, 8004bb6 <_dtoa_r+0xce>
 8004b9e:	2301      	movs	r3, #1
 8004ba0:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8004ba2:	6013      	str	r3, [r2, #0]
 8004ba4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004ba6:	b113      	cbz	r3, 8004bae <_dtoa_r+0xc6>
 8004ba8:	4b85      	ldr	r3, [pc, #532]	@ (8004dc0 <_dtoa_r+0x2d8>)
 8004baa:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8004bac:	6013      	str	r3, [r2, #0]
 8004bae:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8004dc4 <_dtoa_r+0x2dc>
 8004bb2:	f000 bd36 	b.w	8005622 <_dtoa_r+0xb3a>
 8004bb6:	ab14      	add	r3, sp, #80	@ 0x50
 8004bb8:	9301      	str	r3, [sp, #4]
 8004bba:	ab15      	add	r3, sp, #84	@ 0x54
 8004bbc:	9300      	str	r3, [sp, #0]
 8004bbe:	4658      	mov	r0, fp
 8004bc0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8004bc4:	f001 f97e 	bl	8005ec4 <__d2b>
 8004bc8:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8004bcc:	4681      	mov	r9, r0
 8004bce:	2e00      	cmp	r6, #0
 8004bd0:	d077      	beq.n	8004cc2 <_dtoa_r+0x1da>
 8004bd2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004bd6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004bd8:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8004bdc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004be0:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8004be4:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8004be8:	9712      	str	r7, [sp, #72]	@ 0x48
 8004bea:	4619      	mov	r1, r3
 8004bec:	2200      	movs	r2, #0
 8004bee:	4b76      	ldr	r3, [pc, #472]	@ (8004dc8 <_dtoa_r+0x2e0>)
 8004bf0:	f7fb fac4 	bl	800017c <__aeabi_dsub>
 8004bf4:	a368      	add	r3, pc, #416	@ (adr r3, 8004d98 <_dtoa_r+0x2b0>)
 8004bf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bfa:	f7fb fc77 	bl	80004ec <__aeabi_dmul>
 8004bfe:	a368      	add	r3, pc, #416	@ (adr r3, 8004da0 <_dtoa_r+0x2b8>)
 8004c00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c04:	f7fb fabc 	bl	8000180 <__adddf3>
 8004c08:	4604      	mov	r4, r0
 8004c0a:	4630      	mov	r0, r6
 8004c0c:	460d      	mov	r5, r1
 8004c0e:	f7fb fc03 	bl	8000418 <__aeabi_i2d>
 8004c12:	a365      	add	r3, pc, #404	@ (adr r3, 8004da8 <_dtoa_r+0x2c0>)
 8004c14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c18:	f7fb fc68 	bl	80004ec <__aeabi_dmul>
 8004c1c:	4602      	mov	r2, r0
 8004c1e:	460b      	mov	r3, r1
 8004c20:	4620      	mov	r0, r4
 8004c22:	4629      	mov	r1, r5
 8004c24:	f7fb faac 	bl	8000180 <__adddf3>
 8004c28:	4604      	mov	r4, r0
 8004c2a:	460d      	mov	r5, r1
 8004c2c:	f7fb ff0e 	bl	8000a4c <__aeabi_d2iz>
 8004c30:	2200      	movs	r2, #0
 8004c32:	4607      	mov	r7, r0
 8004c34:	2300      	movs	r3, #0
 8004c36:	4620      	mov	r0, r4
 8004c38:	4629      	mov	r1, r5
 8004c3a:	f7fb fec9 	bl	80009d0 <__aeabi_dcmplt>
 8004c3e:	b140      	cbz	r0, 8004c52 <_dtoa_r+0x16a>
 8004c40:	4638      	mov	r0, r7
 8004c42:	f7fb fbe9 	bl	8000418 <__aeabi_i2d>
 8004c46:	4622      	mov	r2, r4
 8004c48:	462b      	mov	r3, r5
 8004c4a:	f7fb feb7 	bl	80009bc <__aeabi_dcmpeq>
 8004c4e:	b900      	cbnz	r0, 8004c52 <_dtoa_r+0x16a>
 8004c50:	3f01      	subs	r7, #1
 8004c52:	2f16      	cmp	r7, #22
 8004c54:	d853      	bhi.n	8004cfe <_dtoa_r+0x216>
 8004c56:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004c5a:	4b5c      	ldr	r3, [pc, #368]	@ (8004dcc <_dtoa_r+0x2e4>)
 8004c5c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004c60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c64:	f7fb feb4 	bl	80009d0 <__aeabi_dcmplt>
 8004c68:	2800      	cmp	r0, #0
 8004c6a:	d04a      	beq.n	8004d02 <_dtoa_r+0x21a>
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	3f01      	subs	r7, #1
 8004c70:	930f      	str	r3, [sp, #60]	@ 0x3c
 8004c72:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004c74:	1b9b      	subs	r3, r3, r6
 8004c76:	1e5a      	subs	r2, r3, #1
 8004c78:	bf46      	itte	mi
 8004c7a:	f1c3 0801 	rsbmi	r8, r3, #1
 8004c7e:	2300      	movmi	r3, #0
 8004c80:	f04f 0800 	movpl.w	r8, #0
 8004c84:	9209      	str	r2, [sp, #36]	@ 0x24
 8004c86:	bf48      	it	mi
 8004c88:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8004c8a:	2f00      	cmp	r7, #0
 8004c8c:	db3b      	blt.n	8004d06 <_dtoa_r+0x21e>
 8004c8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004c90:	970e      	str	r7, [sp, #56]	@ 0x38
 8004c92:	443b      	add	r3, r7
 8004c94:	9309      	str	r3, [sp, #36]	@ 0x24
 8004c96:	2300      	movs	r3, #0
 8004c98:	930a      	str	r3, [sp, #40]	@ 0x28
 8004c9a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004c9c:	2b09      	cmp	r3, #9
 8004c9e:	d866      	bhi.n	8004d6e <_dtoa_r+0x286>
 8004ca0:	2b05      	cmp	r3, #5
 8004ca2:	bfc4      	itt	gt
 8004ca4:	3b04      	subgt	r3, #4
 8004ca6:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8004ca8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004caa:	bfc8      	it	gt
 8004cac:	2400      	movgt	r4, #0
 8004cae:	f1a3 0302 	sub.w	r3, r3, #2
 8004cb2:	bfd8      	it	le
 8004cb4:	2401      	movle	r4, #1
 8004cb6:	2b03      	cmp	r3, #3
 8004cb8:	d864      	bhi.n	8004d84 <_dtoa_r+0x29c>
 8004cba:	e8df f003 	tbb	[pc, r3]
 8004cbe:	382b      	.short	0x382b
 8004cc0:	5636      	.short	0x5636
 8004cc2:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8004cc6:	441e      	add	r6, r3
 8004cc8:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8004ccc:	2b20      	cmp	r3, #32
 8004cce:	bfc1      	itttt	gt
 8004cd0:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8004cd4:	fa08 f803 	lslgt.w	r8, r8, r3
 8004cd8:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8004cdc:	fa24 f303 	lsrgt.w	r3, r4, r3
 8004ce0:	bfd6      	itet	le
 8004ce2:	f1c3 0320 	rsble	r3, r3, #32
 8004ce6:	ea48 0003 	orrgt.w	r0, r8, r3
 8004cea:	fa04 f003 	lslle.w	r0, r4, r3
 8004cee:	f7fb fb83 	bl	80003f8 <__aeabi_ui2d>
 8004cf2:	2201      	movs	r2, #1
 8004cf4:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8004cf8:	3e01      	subs	r6, #1
 8004cfa:	9212      	str	r2, [sp, #72]	@ 0x48
 8004cfc:	e775      	b.n	8004bea <_dtoa_r+0x102>
 8004cfe:	2301      	movs	r3, #1
 8004d00:	e7b6      	b.n	8004c70 <_dtoa_r+0x188>
 8004d02:	900f      	str	r0, [sp, #60]	@ 0x3c
 8004d04:	e7b5      	b.n	8004c72 <_dtoa_r+0x18a>
 8004d06:	427b      	negs	r3, r7
 8004d08:	930a      	str	r3, [sp, #40]	@ 0x28
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	eba8 0807 	sub.w	r8, r8, r7
 8004d10:	930e      	str	r3, [sp, #56]	@ 0x38
 8004d12:	e7c2      	b.n	8004c9a <_dtoa_r+0x1b2>
 8004d14:	2300      	movs	r3, #0
 8004d16:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004d18:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	dc35      	bgt.n	8004d8a <_dtoa_r+0x2a2>
 8004d1e:	2301      	movs	r3, #1
 8004d20:	461a      	mov	r2, r3
 8004d22:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8004d26:	9221      	str	r2, [sp, #132]	@ 0x84
 8004d28:	e00b      	b.n	8004d42 <_dtoa_r+0x25a>
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	e7f3      	b.n	8004d16 <_dtoa_r+0x22e>
 8004d2e:	2300      	movs	r3, #0
 8004d30:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004d32:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004d34:	18fb      	adds	r3, r7, r3
 8004d36:	9308      	str	r3, [sp, #32]
 8004d38:	3301      	adds	r3, #1
 8004d3a:	2b01      	cmp	r3, #1
 8004d3c:	9307      	str	r3, [sp, #28]
 8004d3e:	bfb8      	it	lt
 8004d40:	2301      	movlt	r3, #1
 8004d42:	2100      	movs	r1, #0
 8004d44:	2204      	movs	r2, #4
 8004d46:	f8db 001c 	ldr.w	r0, [fp, #28]
 8004d4a:	f102 0514 	add.w	r5, r2, #20
 8004d4e:	429d      	cmp	r5, r3
 8004d50:	d91f      	bls.n	8004d92 <_dtoa_r+0x2aa>
 8004d52:	6041      	str	r1, [r0, #4]
 8004d54:	4658      	mov	r0, fp
 8004d56:	f000 fd8d 	bl	8005874 <_Balloc>
 8004d5a:	4682      	mov	sl, r0
 8004d5c:	2800      	cmp	r0, #0
 8004d5e:	d139      	bne.n	8004dd4 <_dtoa_r+0x2ec>
 8004d60:	4602      	mov	r2, r0
 8004d62:	f240 11af 	movw	r1, #431	@ 0x1af
 8004d66:	4b1a      	ldr	r3, [pc, #104]	@ (8004dd0 <_dtoa_r+0x2e8>)
 8004d68:	e6d2      	b.n	8004b10 <_dtoa_r+0x28>
 8004d6a:	2301      	movs	r3, #1
 8004d6c:	e7e0      	b.n	8004d30 <_dtoa_r+0x248>
 8004d6e:	2401      	movs	r4, #1
 8004d70:	2300      	movs	r3, #0
 8004d72:	940b      	str	r4, [sp, #44]	@ 0x2c
 8004d74:	9320      	str	r3, [sp, #128]	@ 0x80
 8004d76:	f04f 33ff 	mov.w	r3, #4294967295
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8004d80:	2312      	movs	r3, #18
 8004d82:	e7d0      	b.n	8004d26 <_dtoa_r+0x23e>
 8004d84:	2301      	movs	r3, #1
 8004d86:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004d88:	e7f5      	b.n	8004d76 <_dtoa_r+0x28e>
 8004d8a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004d8c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8004d90:	e7d7      	b.n	8004d42 <_dtoa_r+0x25a>
 8004d92:	3101      	adds	r1, #1
 8004d94:	0052      	lsls	r2, r2, #1
 8004d96:	e7d8      	b.n	8004d4a <_dtoa_r+0x262>
 8004d98:	636f4361 	.word	0x636f4361
 8004d9c:	3fd287a7 	.word	0x3fd287a7
 8004da0:	8b60c8b3 	.word	0x8b60c8b3
 8004da4:	3fc68a28 	.word	0x3fc68a28
 8004da8:	509f79fb 	.word	0x509f79fb
 8004dac:	3fd34413 	.word	0x3fd34413
 8004db0:	08006b37 	.word	0x08006b37
 8004db4:	08006b4e 	.word	0x08006b4e
 8004db8:	7ff00000 	.word	0x7ff00000
 8004dbc:	08006b33 	.word	0x08006b33
 8004dc0:	08006b07 	.word	0x08006b07
 8004dc4:	08006b06 	.word	0x08006b06
 8004dc8:	3ff80000 	.word	0x3ff80000
 8004dcc:	08006c48 	.word	0x08006c48
 8004dd0:	08006ba6 	.word	0x08006ba6
 8004dd4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004dd8:	6018      	str	r0, [r3, #0]
 8004dda:	9b07      	ldr	r3, [sp, #28]
 8004ddc:	2b0e      	cmp	r3, #14
 8004dde:	f200 80a4 	bhi.w	8004f2a <_dtoa_r+0x442>
 8004de2:	2c00      	cmp	r4, #0
 8004de4:	f000 80a1 	beq.w	8004f2a <_dtoa_r+0x442>
 8004de8:	2f00      	cmp	r7, #0
 8004dea:	dd33      	ble.n	8004e54 <_dtoa_r+0x36c>
 8004dec:	4b86      	ldr	r3, [pc, #536]	@ (8005008 <_dtoa_r+0x520>)
 8004dee:	f007 020f 	and.w	r2, r7, #15
 8004df2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004df6:	05f8      	lsls	r0, r7, #23
 8004df8:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004dfc:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004e00:	ea4f 1427 	mov.w	r4, r7, asr #4
 8004e04:	d516      	bpl.n	8004e34 <_dtoa_r+0x34c>
 8004e06:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004e0a:	4b80      	ldr	r3, [pc, #512]	@ (800500c <_dtoa_r+0x524>)
 8004e0c:	2603      	movs	r6, #3
 8004e0e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004e12:	f7fb fc95 	bl	8000740 <__aeabi_ddiv>
 8004e16:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004e1a:	f004 040f 	and.w	r4, r4, #15
 8004e1e:	4d7b      	ldr	r5, [pc, #492]	@ (800500c <_dtoa_r+0x524>)
 8004e20:	b954      	cbnz	r4, 8004e38 <_dtoa_r+0x350>
 8004e22:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004e26:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004e2a:	f7fb fc89 	bl	8000740 <__aeabi_ddiv>
 8004e2e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004e32:	e028      	b.n	8004e86 <_dtoa_r+0x39e>
 8004e34:	2602      	movs	r6, #2
 8004e36:	e7f2      	b.n	8004e1e <_dtoa_r+0x336>
 8004e38:	07e1      	lsls	r1, r4, #31
 8004e3a:	d508      	bpl.n	8004e4e <_dtoa_r+0x366>
 8004e3c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004e40:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004e44:	f7fb fb52 	bl	80004ec <__aeabi_dmul>
 8004e48:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004e4c:	3601      	adds	r6, #1
 8004e4e:	1064      	asrs	r4, r4, #1
 8004e50:	3508      	adds	r5, #8
 8004e52:	e7e5      	b.n	8004e20 <_dtoa_r+0x338>
 8004e54:	f000 80d2 	beq.w	8004ffc <_dtoa_r+0x514>
 8004e58:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004e5c:	427c      	negs	r4, r7
 8004e5e:	4b6a      	ldr	r3, [pc, #424]	@ (8005008 <_dtoa_r+0x520>)
 8004e60:	f004 020f 	and.w	r2, r4, #15
 8004e64:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004e68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e6c:	f7fb fb3e 	bl	80004ec <__aeabi_dmul>
 8004e70:	2602      	movs	r6, #2
 8004e72:	2300      	movs	r3, #0
 8004e74:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004e78:	4d64      	ldr	r5, [pc, #400]	@ (800500c <_dtoa_r+0x524>)
 8004e7a:	1124      	asrs	r4, r4, #4
 8004e7c:	2c00      	cmp	r4, #0
 8004e7e:	f040 80b2 	bne.w	8004fe6 <_dtoa_r+0x4fe>
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d1d3      	bne.n	8004e2e <_dtoa_r+0x346>
 8004e86:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8004e8a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	f000 80b7 	beq.w	8005000 <_dtoa_r+0x518>
 8004e92:	2200      	movs	r2, #0
 8004e94:	4620      	mov	r0, r4
 8004e96:	4629      	mov	r1, r5
 8004e98:	4b5d      	ldr	r3, [pc, #372]	@ (8005010 <_dtoa_r+0x528>)
 8004e9a:	f7fb fd99 	bl	80009d0 <__aeabi_dcmplt>
 8004e9e:	2800      	cmp	r0, #0
 8004ea0:	f000 80ae 	beq.w	8005000 <_dtoa_r+0x518>
 8004ea4:	9b07      	ldr	r3, [sp, #28]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	f000 80aa 	beq.w	8005000 <_dtoa_r+0x518>
 8004eac:	9b08      	ldr	r3, [sp, #32]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	dd37      	ble.n	8004f22 <_dtoa_r+0x43a>
 8004eb2:	1e7b      	subs	r3, r7, #1
 8004eb4:	4620      	mov	r0, r4
 8004eb6:	9304      	str	r3, [sp, #16]
 8004eb8:	2200      	movs	r2, #0
 8004eba:	4629      	mov	r1, r5
 8004ebc:	4b55      	ldr	r3, [pc, #340]	@ (8005014 <_dtoa_r+0x52c>)
 8004ebe:	f7fb fb15 	bl	80004ec <__aeabi_dmul>
 8004ec2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004ec6:	9c08      	ldr	r4, [sp, #32]
 8004ec8:	3601      	adds	r6, #1
 8004eca:	4630      	mov	r0, r6
 8004ecc:	f7fb faa4 	bl	8000418 <__aeabi_i2d>
 8004ed0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004ed4:	f7fb fb0a 	bl	80004ec <__aeabi_dmul>
 8004ed8:	2200      	movs	r2, #0
 8004eda:	4b4f      	ldr	r3, [pc, #316]	@ (8005018 <_dtoa_r+0x530>)
 8004edc:	f7fb f950 	bl	8000180 <__adddf3>
 8004ee0:	4605      	mov	r5, r0
 8004ee2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8004ee6:	2c00      	cmp	r4, #0
 8004ee8:	f040 809a 	bne.w	8005020 <_dtoa_r+0x538>
 8004eec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	4b4a      	ldr	r3, [pc, #296]	@ (800501c <_dtoa_r+0x534>)
 8004ef4:	f7fb f942 	bl	800017c <__aeabi_dsub>
 8004ef8:	4602      	mov	r2, r0
 8004efa:	460b      	mov	r3, r1
 8004efc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004f00:	462a      	mov	r2, r5
 8004f02:	4633      	mov	r3, r6
 8004f04:	f7fb fd82 	bl	8000a0c <__aeabi_dcmpgt>
 8004f08:	2800      	cmp	r0, #0
 8004f0a:	f040 828e 	bne.w	800542a <_dtoa_r+0x942>
 8004f0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004f12:	462a      	mov	r2, r5
 8004f14:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8004f18:	f7fb fd5a 	bl	80009d0 <__aeabi_dcmplt>
 8004f1c:	2800      	cmp	r0, #0
 8004f1e:	f040 8127 	bne.w	8005170 <_dtoa_r+0x688>
 8004f22:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8004f26:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8004f2a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	f2c0 8163 	blt.w	80051f8 <_dtoa_r+0x710>
 8004f32:	2f0e      	cmp	r7, #14
 8004f34:	f300 8160 	bgt.w	80051f8 <_dtoa_r+0x710>
 8004f38:	4b33      	ldr	r3, [pc, #204]	@ (8005008 <_dtoa_r+0x520>)
 8004f3a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004f3e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004f42:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004f46:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	da03      	bge.n	8004f54 <_dtoa_r+0x46c>
 8004f4c:	9b07      	ldr	r3, [sp, #28]
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	f340 8100 	ble.w	8005154 <_dtoa_r+0x66c>
 8004f54:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8004f58:	4656      	mov	r6, sl
 8004f5a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004f5e:	4620      	mov	r0, r4
 8004f60:	4629      	mov	r1, r5
 8004f62:	f7fb fbed 	bl	8000740 <__aeabi_ddiv>
 8004f66:	f7fb fd71 	bl	8000a4c <__aeabi_d2iz>
 8004f6a:	4680      	mov	r8, r0
 8004f6c:	f7fb fa54 	bl	8000418 <__aeabi_i2d>
 8004f70:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004f74:	f7fb faba 	bl	80004ec <__aeabi_dmul>
 8004f78:	4602      	mov	r2, r0
 8004f7a:	460b      	mov	r3, r1
 8004f7c:	4620      	mov	r0, r4
 8004f7e:	4629      	mov	r1, r5
 8004f80:	f7fb f8fc 	bl	800017c <__aeabi_dsub>
 8004f84:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8004f88:	9d07      	ldr	r5, [sp, #28]
 8004f8a:	f806 4b01 	strb.w	r4, [r6], #1
 8004f8e:	eba6 040a 	sub.w	r4, r6, sl
 8004f92:	42a5      	cmp	r5, r4
 8004f94:	4602      	mov	r2, r0
 8004f96:	460b      	mov	r3, r1
 8004f98:	f040 8116 	bne.w	80051c8 <_dtoa_r+0x6e0>
 8004f9c:	f7fb f8f0 	bl	8000180 <__adddf3>
 8004fa0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004fa4:	4604      	mov	r4, r0
 8004fa6:	460d      	mov	r5, r1
 8004fa8:	f7fb fd30 	bl	8000a0c <__aeabi_dcmpgt>
 8004fac:	2800      	cmp	r0, #0
 8004fae:	f040 80f8 	bne.w	80051a2 <_dtoa_r+0x6ba>
 8004fb2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004fb6:	4620      	mov	r0, r4
 8004fb8:	4629      	mov	r1, r5
 8004fba:	f7fb fcff 	bl	80009bc <__aeabi_dcmpeq>
 8004fbe:	b118      	cbz	r0, 8004fc8 <_dtoa_r+0x4e0>
 8004fc0:	f018 0f01 	tst.w	r8, #1
 8004fc4:	f040 80ed 	bne.w	80051a2 <_dtoa_r+0x6ba>
 8004fc8:	4649      	mov	r1, r9
 8004fca:	4658      	mov	r0, fp
 8004fcc:	f000 fc92 	bl	80058f4 <_Bfree>
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	7033      	strb	r3, [r6, #0]
 8004fd4:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8004fd6:	3701      	adds	r7, #1
 8004fd8:	601f      	str	r7, [r3, #0]
 8004fda:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	f000 8320 	beq.w	8005622 <_dtoa_r+0xb3a>
 8004fe2:	601e      	str	r6, [r3, #0]
 8004fe4:	e31d      	b.n	8005622 <_dtoa_r+0xb3a>
 8004fe6:	07e2      	lsls	r2, r4, #31
 8004fe8:	d505      	bpl.n	8004ff6 <_dtoa_r+0x50e>
 8004fea:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004fee:	f7fb fa7d 	bl	80004ec <__aeabi_dmul>
 8004ff2:	2301      	movs	r3, #1
 8004ff4:	3601      	adds	r6, #1
 8004ff6:	1064      	asrs	r4, r4, #1
 8004ff8:	3508      	adds	r5, #8
 8004ffa:	e73f      	b.n	8004e7c <_dtoa_r+0x394>
 8004ffc:	2602      	movs	r6, #2
 8004ffe:	e742      	b.n	8004e86 <_dtoa_r+0x39e>
 8005000:	9c07      	ldr	r4, [sp, #28]
 8005002:	9704      	str	r7, [sp, #16]
 8005004:	e761      	b.n	8004eca <_dtoa_r+0x3e2>
 8005006:	bf00      	nop
 8005008:	08006c48 	.word	0x08006c48
 800500c:	08006c20 	.word	0x08006c20
 8005010:	3ff00000 	.word	0x3ff00000
 8005014:	40240000 	.word	0x40240000
 8005018:	401c0000 	.word	0x401c0000
 800501c:	40140000 	.word	0x40140000
 8005020:	4b70      	ldr	r3, [pc, #448]	@ (80051e4 <_dtoa_r+0x6fc>)
 8005022:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005024:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005028:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800502c:	4454      	add	r4, sl
 800502e:	2900      	cmp	r1, #0
 8005030:	d045      	beq.n	80050be <_dtoa_r+0x5d6>
 8005032:	2000      	movs	r0, #0
 8005034:	496c      	ldr	r1, [pc, #432]	@ (80051e8 <_dtoa_r+0x700>)
 8005036:	f7fb fb83 	bl	8000740 <__aeabi_ddiv>
 800503a:	4633      	mov	r3, r6
 800503c:	462a      	mov	r2, r5
 800503e:	f7fb f89d 	bl	800017c <__aeabi_dsub>
 8005042:	4656      	mov	r6, sl
 8005044:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005048:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800504c:	f7fb fcfe 	bl	8000a4c <__aeabi_d2iz>
 8005050:	4605      	mov	r5, r0
 8005052:	f7fb f9e1 	bl	8000418 <__aeabi_i2d>
 8005056:	4602      	mov	r2, r0
 8005058:	460b      	mov	r3, r1
 800505a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800505e:	f7fb f88d 	bl	800017c <__aeabi_dsub>
 8005062:	4602      	mov	r2, r0
 8005064:	460b      	mov	r3, r1
 8005066:	3530      	adds	r5, #48	@ 0x30
 8005068:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800506c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005070:	f806 5b01 	strb.w	r5, [r6], #1
 8005074:	f7fb fcac 	bl	80009d0 <__aeabi_dcmplt>
 8005078:	2800      	cmp	r0, #0
 800507a:	d163      	bne.n	8005144 <_dtoa_r+0x65c>
 800507c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005080:	2000      	movs	r0, #0
 8005082:	495a      	ldr	r1, [pc, #360]	@ (80051ec <_dtoa_r+0x704>)
 8005084:	f7fb f87a 	bl	800017c <__aeabi_dsub>
 8005088:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800508c:	f7fb fca0 	bl	80009d0 <__aeabi_dcmplt>
 8005090:	2800      	cmp	r0, #0
 8005092:	f040 8087 	bne.w	80051a4 <_dtoa_r+0x6bc>
 8005096:	42a6      	cmp	r6, r4
 8005098:	f43f af43 	beq.w	8004f22 <_dtoa_r+0x43a>
 800509c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80050a0:	2200      	movs	r2, #0
 80050a2:	4b53      	ldr	r3, [pc, #332]	@ (80051f0 <_dtoa_r+0x708>)
 80050a4:	f7fb fa22 	bl	80004ec <__aeabi_dmul>
 80050a8:	2200      	movs	r2, #0
 80050aa:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80050ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80050b2:	4b4f      	ldr	r3, [pc, #316]	@ (80051f0 <_dtoa_r+0x708>)
 80050b4:	f7fb fa1a 	bl	80004ec <__aeabi_dmul>
 80050b8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80050bc:	e7c4      	b.n	8005048 <_dtoa_r+0x560>
 80050be:	4631      	mov	r1, r6
 80050c0:	4628      	mov	r0, r5
 80050c2:	f7fb fa13 	bl	80004ec <__aeabi_dmul>
 80050c6:	4656      	mov	r6, sl
 80050c8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80050cc:	9413      	str	r4, [sp, #76]	@ 0x4c
 80050ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80050d2:	f7fb fcbb 	bl	8000a4c <__aeabi_d2iz>
 80050d6:	4605      	mov	r5, r0
 80050d8:	f7fb f99e 	bl	8000418 <__aeabi_i2d>
 80050dc:	4602      	mov	r2, r0
 80050de:	460b      	mov	r3, r1
 80050e0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80050e4:	f7fb f84a 	bl	800017c <__aeabi_dsub>
 80050e8:	4602      	mov	r2, r0
 80050ea:	460b      	mov	r3, r1
 80050ec:	3530      	adds	r5, #48	@ 0x30
 80050ee:	f806 5b01 	strb.w	r5, [r6], #1
 80050f2:	42a6      	cmp	r6, r4
 80050f4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80050f8:	f04f 0200 	mov.w	r2, #0
 80050fc:	d124      	bne.n	8005148 <_dtoa_r+0x660>
 80050fe:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005102:	4b39      	ldr	r3, [pc, #228]	@ (80051e8 <_dtoa_r+0x700>)
 8005104:	f7fb f83c 	bl	8000180 <__adddf3>
 8005108:	4602      	mov	r2, r0
 800510a:	460b      	mov	r3, r1
 800510c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005110:	f7fb fc7c 	bl	8000a0c <__aeabi_dcmpgt>
 8005114:	2800      	cmp	r0, #0
 8005116:	d145      	bne.n	80051a4 <_dtoa_r+0x6bc>
 8005118:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800511c:	2000      	movs	r0, #0
 800511e:	4932      	ldr	r1, [pc, #200]	@ (80051e8 <_dtoa_r+0x700>)
 8005120:	f7fb f82c 	bl	800017c <__aeabi_dsub>
 8005124:	4602      	mov	r2, r0
 8005126:	460b      	mov	r3, r1
 8005128:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800512c:	f7fb fc50 	bl	80009d0 <__aeabi_dcmplt>
 8005130:	2800      	cmp	r0, #0
 8005132:	f43f aef6 	beq.w	8004f22 <_dtoa_r+0x43a>
 8005136:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005138:	1e73      	subs	r3, r6, #1
 800513a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800513c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005140:	2b30      	cmp	r3, #48	@ 0x30
 8005142:	d0f8      	beq.n	8005136 <_dtoa_r+0x64e>
 8005144:	9f04      	ldr	r7, [sp, #16]
 8005146:	e73f      	b.n	8004fc8 <_dtoa_r+0x4e0>
 8005148:	4b29      	ldr	r3, [pc, #164]	@ (80051f0 <_dtoa_r+0x708>)
 800514a:	f7fb f9cf 	bl	80004ec <__aeabi_dmul>
 800514e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005152:	e7bc      	b.n	80050ce <_dtoa_r+0x5e6>
 8005154:	d10c      	bne.n	8005170 <_dtoa_r+0x688>
 8005156:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800515a:	2200      	movs	r2, #0
 800515c:	4b25      	ldr	r3, [pc, #148]	@ (80051f4 <_dtoa_r+0x70c>)
 800515e:	f7fb f9c5 	bl	80004ec <__aeabi_dmul>
 8005162:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005166:	f7fb fc47 	bl	80009f8 <__aeabi_dcmpge>
 800516a:	2800      	cmp	r0, #0
 800516c:	f000 815b 	beq.w	8005426 <_dtoa_r+0x93e>
 8005170:	2400      	movs	r4, #0
 8005172:	4625      	mov	r5, r4
 8005174:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005176:	4656      	mov	r6, sl
 8005178:	43db      	mvns	r3, r3
 800517a:	9304      	str	r3, [sp, #16]
 800517c:	2700      	movs	r7, #0
 800517e:	4621      	mov	r1, r4
 8005180:	4658      	mov	r0, fp
 8005182:	f000 fbb7 	bl	80058f4 <_Bfree>
 8005186:	2d00      	cmp	r5, #0
 8005188:	d0dc      	beq.n	8005144 <_dtoa_r+0x65c>
 800518a:	b12f      	cbz	r7, 8005198 <_dtoa_r+0x6b0>
 800518c:	42af      	cmp	r7, r5
 800518e:	d003      	beq.n	8005198 <_dtoa_r+0x6b0>
 8005190:	4639      	mov	r1, r7
 8005192:	4658      	mov	r0, fp
 8005194:	f000 fbae 	bl	80058f4 <_Bfree>
 8005198:	4629      	mov	r1, r5
 800519a:	4658      	mov	r0, fp
 800519c:	f000 fbaa 	bl	80058f4 <_Bfree>
 80051a0:	e7d0      	b.n	8005144 <_dtoa_r+0x65c>
 80051a2:	9704      	str	r7, [sp, #16]
 80051a4:	4633      	mov	r3, r6
 80051a6:	461e      	mov	r6, r3
 80051a8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80051ac:	2a39      	cmp	r2, #57	@ 0x39
 80051ae:	d107      	bne.n	80051c0 <_dtoa_r+0x6d8>
 80051b0:	459a      	cmp	sl, r3
 80051b2:	d1f8      	bne.n	80051a6 <_dtoa_r+0x6be>
 80051b4:	9a04      	ldr	r2, [sp, #16]
 80051b6:	3201      	adds	r2, #1
 80051b8:	9204      	str	r2, [sp, #16]
 80051ba:	2230      	movs	r2, #48	@ 0x30
 80051bc:	f88a 2000 	strb.w	r2, [sl]
 80051c0:	781a      	ldrb	r2, [r3, #0]
 80051c2:	3201      	adds	r2, #1
 80051c4:	701a      	strb	r2, [r3, #0]
 80051c6:	e7bd      	b.n	8005144 <_dtoa_r+0x65c>
 80051c8:	2200      	movs	r2, #0
 80051ca:	4b09      	ldr	r3, [pc, #36]	@ (80051f0 <_dtoa_r+0x708>)
 80051cc:	f7fb f98e 	bl	80004ec <__aeabi_dmul>
 80051d0:	2200      	movs	r2, #0
 80051d2:	2300      	movs	r3, #0
 80051d4:	4604      	mov	r4, r0
 80051d6:	460d      	mov	r5, r1
 80051d8:	f7fb fbf0 	bl	80009bc <__aeabi_dcmpeq>
 80051dc:	2800      	cmp	r0, #0
 80051de:	f43f aebc 	beq.w	8004f5a <_dtoa_r+0x472>
 80051e2:	e6f1      	b.n	8004fc8 <_dtoa_r+0x4e0>
 80051e4:	08006c48 	.word	0x08006c48
 80051e8:	3fe00000 	.word	0x3fe00000
 80051ec:	3ff00000 	.word	0x3ff00000
 80051f0:	40240000 	.word	0x40240000
 80051f4:	40140000 	.word	0x40140000
 80051f8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80051fa:	2a00      	cmp	r2, #0
 80051fc:	f000 80db 	beq.w	80053b6 <_dtoa_r+0x8ce>
 8005200:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005202:	2a01      	cmp	r2, #1
 8005204:	f300 80bf 	bgt.w	8005386 <_dtoa_r+0x89e>
 8005208:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800520a:	2a00      	cmp	r2, #0
 800520c:	f000 80b7 	beq.w	800537e <_dtoa_r+0x896>
 8005210:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005214:	4646      	mov	r6, r8
 8005216:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005218:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800521a:	2101      	movs	r1, #1
 800521c:	441a      	add	r2, r3
 800521e:	4658      	mov	r0, fp
 8005220:	4498      	add	r8, r3
 8005222:	9209      	str	r2, [sp, #36]	@ 0x24
 8005224:	f000 fc1a 	bl	8005a5c <__i2b>
 8005228:	4605      	mov	r5, r0
 800522a:	b15e      	cbz	r6, 8005244 <_dtoa_r+0x75c>
 800522c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800522e:	2b00      	cmp	r3, #0
 8005230:	dd08      	ble.n	8005244 <_dtoa_r+0x75c>
 8005232:	42b3      	cmp	r3, r6
 8005234:	bfa8      	it	ge
 8005236:	4633      	movge	r3, r6
 8005238:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800523a:	eba8 0803 	sub.w	r8, r8, r3
 800523e:	1af6      	subs	r6, r6, r3
 8005240:	1ad3      	subs	r3, r2, r3
 8005242:	9309      	str	r3, [sp, #36]	@ 0x24
 8005244:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005246:	b1f3      	cbz	r3, 8005286 <_dtoa_r+0x79e>
 8005248:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800524a:	2b00      	cmp	r3, #0
 800524c:	f000 80b7 	beq.w	80053be <_dtoa_r+0x8d6>
 8005250:	b18c      	cbz	r4, 8005276 <_dtoa_r+0x78e>
 8005252:	4629      	mov	r1, r5
 8005254:	4622      	mov	r2, r4
 8005256:	4658      	mov	r0, fp
 8005258:	f000 fcbe 	bl	8005bd8 <__pow5mult>
 800525c:	464a      	mov	r2, r9
 800525e:	4601      	mov	r1, r0
 8005260:	4605      	mov	r5, r0
 8005262:	4658      	mov	r0, fp
 8005264:	f000 fc10 	bl	8005a88 <__multiply>
 8005268:	4649      	mov	r1, r9
 800526a:	9004      	str	r0, [sp, #16]
 800526c:	4658      	mov	r0, fp
 800526e:	f000 fb41 	bl	80058f4 <_Bfree>
 8005272:	9b04      	ldr	r3, [sp, #16]
 8005274:	4699      	mov	r9, r3
 8005276:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005278:	1b1a      	subs	r2, r3, r4
 800527a:	d004      	beq.n	8005286 <_dtoa_r+0x79e>
 800527c:	4649      	mov	r1, r9
 800527e:	4658      	mov	r0, fp
 8005280:	f000 fcaa 	bl	8005bd8 <__pow5mult>
 8005284:	4681      	mov	r9, r0
 8005286:	2101      	movs	r1, #1
 8005288:	4658      	mov	r0, fp
 800528a:	f000 fbe7 	bl	8005a5c <__i2b>
 800528e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005290:	4604      	mov	r4, r0
 8005292:	2b00      	cmp	r3, #0
 8005294:	f000 81c9 	beq.w	800562a <_dtoa_r+0xb42>
 8005298:	461a      	mov	r2, r3
 800529a:	4601      	mov	r1, r0
 800529c:	4658      	mov	r0, fp
 800529e:	f000 fc9b 	bl	8005bd8 <__pow5mult>
 80052a2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80052a4:	4604      	mov	r4, r0
 80052a6:	2b01      	cmp	r3, #1
 80052a8:	f300 808f 	bgt.w	80053ca <_dtoa_r+0x8e2>
 80052ac:	9b02      	ldr	r3, [sp, #8]
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	f040 8087 	bne.w	80053c2 <_dtoa_r+0x8da>
 80052b4:	9b03      	ldr	r3, [sp, #12]
 80052b6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	f040 8083 	bne.w	80053c6 <_dtoa_r+0x8de>
 80052c0:	9b03      	ldr	r3, [sp, #12]
 80052c2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80052c6:	0d1b      	lsrs	r3, r3, #20
 80052c8:	051b      	lsls	r3, r3, #20
 80052ca:	b12b      	cbz	r3, 80052d8 <_dtoa_r+0x7f0>
 80052cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80052ce:	f108 0801 	add.w	r8, r8, #1
 80052d2:	3301      	adds	r3, #1
 80052d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80052d6:	2301      	movs	r3, #1
 80052d8:	930a      	str	r3, [sp, #40]	@ 0x28
 80052da:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80052dc:	2b00      	cmp	r3, #0
 80052de:	f000 81aa 	beq.w	8005636 <_dtoa_r+0xb4e>
 80052e2:	6923      	ldr	r3, [r4, #16]
 80052e4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80052e8:	6918      	ldr	r0, [r3, #16]
 80052ea:	f000 fb6b 	bl	80059c4 <__hi0bits>
 80052ee:	f1c0 0020 	rsb	r0, r0, #32
 80052f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80052f4:	4418      	add	r0, r3
 80052f6:	f010 001f 	ands.w	r0, r0, #31
 80052fa:	d071      	beq.n	80053e0 <_dtoa_r+0x8f8>
 80052fc:	f1c0 0320 	rsb	r3, r0, #32
 8005300:	2b04      	cmp	r3, #4
 8005302:	dd65      	ble.n	80053d0 <_dtoa_r+0x8e8>
 8005304:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005306:	f1c0 001c 	rsb	r0, r0, #28
 800530a:	4403      	add	r3, r0
 800530c:	4480      	add	r8, r0
 800530e:	4406      	add	r6, r0
 8005310:	9309      	str	r3, [sp, #36]	@ 0x24
 8005312:	f1b8 0f00 	cmp.w	r8, #0
 8005316:	dd05      	ble.n	8005324 <_dtoa_r+0x83c>
 8005318:	4649      	mov	r1, r9
 800531a:	4642      	mov	r2, r8
 800531c:	4658      	mov	r0, fp
 800531e:	f000 fcb5 	bl	8005c8c <__lshift>
 8005322:	4681      	mov	r9, r0
 8005324:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005326:	2b00      	cmp	r3, #0
 8005328:	dd05      	ble.n	8005336 <_dtoa_r+0x84e>
 800532a:	4621      	mov	r1, r4
 800532c:	461a      	mov	r2, r3
 800532e:	4658      	mov	r0, fp
 8005330:	f000 fcac 	bl	8005c8c <__lshift>
 8005334:	4604      	mov	r4, r0
 8005336:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005338:	2b00      	cmp	r3, #0
 800533a:	d053      	beq.n	80053e4 <_dtoa_r+0x8fc>
 800533c:	4621      	mov	r1, r4
 800533e:	4648      	mov	r0, r9
 8005340:	f000 fd10 	bl	8005d64 <__mcmp>
 8005344:	2800      	cmp	r0, #0
 8005346:	da4d      	bge.n	80053e4 <_dtoa_r+0x8fc>
 8005348:	1e7b      	subs	r3, r7, #1
 800534a:	4649      	mov	r1, r9
 800534c:	9304      	str	r3, [sp, #16]
 800534e:	220a      	movs	r2, #10
 8005350:	2300      	movs	r3, #0
 8005352:	4658      	mov	r0, fp
 8005354:	f000 faf0 	bl	8005938 <__multadd>
 8005358:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800535a:	4681      	mov	r9, r0
 800535c:	2b00      	cmp	r3, #0
 800535e:	f000 816c 	beq.w	800563a <_dtoa_r+0xb52>
 8005362:	2300      	movs	r3, #0
 8005364:	4629      	mov	r1, r5
 8005366:	220a      	movs	r2, #10
 8005368:	4658      	mov	r0, fp
 800536a:	f000 fae5 	bl	8005938 <__multadd>
 800536e:	9b08      	ldr	r3, [sp, #32]
 8005370:	4605      	mov	r5, r0
 8005372:	2b00      	cmp	r3, #0
 8005374:	dc61      	bgt.n	800543a <_dtoa_r+0x952>
 8005376:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005378:	2b02      	cmp	r3, #2
 800537a:	dc3b      	bgt.n	80053f4 <_dtoa_r+0x90c>
 800537c:	e05d      	b.n	800543a <_dtoa_r+0x952>
 800537e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005380:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005384:	e746      	b.n	8005214 <_dtoa_r+0x72c>
 8005386:	9b07      	ldr	r3, [sp, #28]
 8005388:	1e5c      	subs	r4, r3, #1
 800538a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800538c:	42a3      	cmp	r3, r4
 800538e:	bfbf      	itttt	lt
 8005390:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8005392:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8005394:	1ae3      	sublt	r3, r4, r3
 8005396:	18d2      	addlt	r2, r2, r3
 8005398:	bfa8      	it	ge
 800539a:	1b1c      	subge	r4, r3, r4
 800539c:	9b07      	ldr	r3, [sp, #28]
 800539e:	bfbe      	ittt	lt
 80053a0:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80053a2:	920e      	strlt	r2, [sp, #56]	@ 0x38
 80053a4:	2400      	movlt	r4, #0
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	bfb5      	itete	lt
 80053aa:	eba8 0603 	sublt.w	r6, r8, r3
 80053ae:	4646      	movge	r6, r8
 80053b0:	2300      	movlt	r3, #0
 80053b2:	9b07      	ldrge	r3, [sp, #28]
 80053b4:	e730      	b.n	8005218 <_dtoa_r+0x730>
 80053b6:	4646      	mov	r6, r8
 80053b8:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80053ba:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80053bc:	e735      	b.n	800522a <_dtoa_r+0x742>
 80053be:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80053c0:	e75c      	b.n	800527c <_dtoa_r+0x794>
 80053c2:	2300      	movs	r3, #0
 80053c4:	e788      	b.n	80052d8 <_dtoa_r+0x7f0>
 80053c6:	9b02      	ldr	r3, [sp, #8]
 80053c8:	e786      	b.n	80052d8 <_dtoa_r+0x7f0>
 80053ca:	2300      	movs	r3, #0
 80053cc:	930a      	str	r3, [sp, #40]	@ 0x28
 80053ce:	e788      	b.n	80052e2 <_dtoa_r+0x7fa>
 80053d0:	d09f      	beq.n	8005312 <_dtoa_r+0x82a>
 80053d2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80053d4:	331c      	adds	r3, #28
 80053d6:	441a      	add	r2, r3
 80053d8:	4498      	add	r8, r3
 80053da:	441e      	add	r6, r3
 80053dc:	9209      	str	r2, [sp, #36]	@ 0x24
 80053de:	e798      	b.n	8005312 <_dtoa_r+0x82a>
 80053e0:	4603      	mov	r3, r0
 80053e2:	e7f6      	b.n	80053d2 <_dtoa_r+0x8ea>
 80053e4:	9b07      	ldr	r3, [sp, #28]
 80053e6:	9704      	str	r7, [sp, #16]
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	dc20      	bgt.n	800542e <_dtoa_r+0x946>
 80053ec:	9308      	str	r3, [sp, #32]
 80053ee:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80053f0:	2b02      	cmp	r3, #2
 80053f2:	dd1e      	ble.n	8005432 <_dtoa_r+0x94a>
 80053f4:	9b08      	ldr	r3, [sp, #32]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	f47f aebc 	bne.w	8005174 <_dtoa_r+0x68c>
 80053fc:	4621      	mov	r1, r4
 80053fe:	2205      	movs	r2, #5
 8005400:	4658      	mov	r0, fp
 8005402:	f000 fa99 	bl	8005938 <__multadd>
 8005406:	4601      	mov	r1, r0
 8005408:	4604      	mov	r4, r0
 800540a:	4648      	mov	r0, r9
 800540c:	f000 fcaa 	bl	8005d64 <__mcmp>
 8005410:	2800      	cmp	r0, #0
 8005412:	f77f aeaf 	ble.w	8005174 <_dtoa_r+0x68c>
 8005416:	2331      	movs	r3, #49	@ 0x31
 8005418:	4656      	mov	r6, sl
 800541a:	f806 3b01 	strb.w	r3, [r6], #1
 800541e:	9b04      	ldr	r3, [sp, #16]
 8005420:	3301      	adds	r3, #1
 8005422:	9304      	str	r3, [sp, #16]
 8005424:	e6aa      	b.n	800517c <_dtoa_r+0x694>
 8005426:	9c07      	ldr	r4, [sp, #28]
 8005428:	9704      	str	r7, [sp, #16]
 800542a:	4625      	mov	r5, r4
 800542c:	e7f3      	b.n	8005416 <_dtoa_r+0x92e>
 800542e:	9b07      	ldr	r3, [sp, #28]
 8005430:	9308      	str	r3, [sp, #32]
 8005432:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005434:	2b00      	cmp	r3, #0
 8005436:	f000 8104 	beq.w	8005642 <_dtoa_r+0xb5a>
 800543a:	2e00      	cmp	r6, #0
 800543c:	dd05      	ble.n	800544a <_dtoa_r+0x962>
 800543e:	4629      	mov	r1, r5
 8005440:	4632      	mov	r2, r6
 8005442:	4658      	mov	r0, fp
 8005444:	f000 fc22 	bl	8005c8c <__lshift>
 8005448:	4605      	mov	r5, r0
 800544a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800544c:	2b00      	cmp	r3, #0
 800544e:	d05a      	beq.n	8005506 <_dtoa_r+0xa1e>
 8005450:	4658      	mov	r0, fp
 8005452:	6869      	ldr	r1, [r5, #4]
 8005454:	f000 fa0e 	bl	8005874 <_Balloc>
 8005458:	4606      	mov	r6, r0
 800545a:	b928      	cbnz	r0, 8005468 <_dtoa_r+0x980>
 800545c:	4602      	mov	r2, r0
 800545e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005462:	4b83      	ldr	r3, [pc, #524]	@ (8005670 <_dtoa_r+0xb88>)
 8005464:	f7ff bb54 	b.w	8004b10 <_dtoa_r+0x28>
 8005468:	692a      	ldr	r2, [r5, #16]
 800546a:	f105 010c 	add.w	r1, r5, #12
 800546e:	3202      	adds	r2, #2
 8005470:	0092      	lsls	r2, r2, #2
 8005472:	300c      	adds	r0, #12
 8005474:	f000 ffa8 	bl	80063c8 <memcpy>
 8005478:	2201      	movs	r2, #1
 800547a:	4631      	mov	r1, r6
 800547c:	4658      	mov	r0, fp
 800547e:	f000 fc05 	bl	8005c8c <__lshift>
 8005482:	462f      	mov	r7, r5
 8005484:	4605      	mov	r5, r0
 8005486:	f10a 0301 	add.w	r3, sl, #1
 800548a:	9307      	str	r3, [sp, #28]
 800548c:	9b08      	ldr	r3, [sp, #32]
 800548e:	4453      	add	r3, sl
 8005490:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005492:	9b02      	ldr	r3, [sp, #8]
 8005494:	f003 0301 	and.w	r3, r3, #1
 8005498:	930a      	str	r3, [sp, #40]	@ 0x28
 800549a:	9b07      	ldr	r3, [sp, #28]
 800549c:	4621      	mov	r1, r4
 800549e:	3b01      	subs	r3, #1
 80054a0:	4648      	mov	r0, r9
 80054a2:	9302      	str	r3, [sp, #8]
 80054a4:	f7ff fa95 	bl	80049d2 <quorem>
 80054a8:	4639      	mov	r1, r7
 80054aa:	9008      	str	r0, [sp, #32]
 80054ac:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80054b0:	4648      	mov	r0, r9
 80054b2:	f000 fc57 	bl	8005d64 <__mcmp>
 80054b6:	462a      	mov	r2, r5
 80054b8:	9009      	str	r0, [sp, #36]	@ 0x24
 80054ba:	4621      	mov	r1, r4
 80054bc:	4658      	mov	r0, fp
 80054be:	f000 fc6d 	bl	8005d9c <__mdiff>
 80054c2:	68c2      	ldr	r2, [r0, #12]
 80054c4:	4606      	mov	r6, r0
 80054c6:	bb02      	cbnz	r2, 800550a <_dtoa_r+0xa22>
 80054c8:	4601      	mov	r1, r0
 80054ca:	4648      	mov	r0, r9
 80054cc:	f000 fc4a 	bl	8005d64 <__mcmp>
 80054d0:	4602      	mov	r2, r0
 80054d2:	4631      	mov	r1, r6
 80054d4:	4658      	mov	r0, fp
 80054d6:	920c      	str	r2, [sp, #48]	@ 0x30
 80054d8:	f000 fa0c 	bl	80058f4 <_Bfree>
 80054dc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80054de:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80054e0:	9e07      	ldr	r6, [sp, #28]
 80054e2:	ea43 0102 	orr.w	r1, r3, r2
 80054e6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80054e8:	4319      	orrs	r1, r3
 80054ea:	d110      	bne.n	800550e <_dtoa_r+0xa26>
 80054ec:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80054f0:	d029      	beq.n	8005546 <_dtoa_r+0xa5e>
 80054f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	dd02      	ble.n	80054fe <_dtoa_r+0xa16>
 80054f8:	9b08      	ldr	r3, [sp, #32]
 80054fa:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80054fe:	9b02      	ldr	r3, [sp, #8]
 8005500:	f883 8000 	strb.w	r8, [r3]
 8005504:	e63b      	b.n	800517e <_dtoa_r+0x696>
 8005506:	4628      	mov	r0, r5
 8005508:	e7bb      	b.n	8005482 <_dtoa_r+0x99a>
 800550a:	2201      	movs	r2, #1
 800550c:	e7e1      	b.n	80054d2 <_dtoa_r+0x9ea>
 800550e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005510:	2b00      	cmp	r3, #0
 8005512:	db04      	blt.n	800551e <_dtoa_r+0xa36>
 8005514:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8005516:	430b      	orrs	r3, r1
 8005518:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800551a:	430b      	orrs	r3, r1
 800551c:	d120      	bne.n	8005560 <_dtoa_r+0xa78>
 800551e:	2a00      	cmp	r2, #0
 8005520:	dded      	ble.n	80054fe <_dtoa_r+0xa16>
 8005522:	4649      	mov	r1, r9
 8005524:	2201      	movs	r2, #1
 8005526:	4658      	mov	r0, fp
 8005528:	f000 fbb0 	bl	8005c8c <__lshift>
 800552c:	4621      	mov	r1, r4
 800552e:	4681      	mov	r9, r0
 8005530:	f000 fc18 	bl	8005d64 <__mcmp>
 8005534:	2800      	cmp	r0, #0
 8005536:	dc03      	bgt.n	8005540 <_dtoa_r+0xa58>
 8005538:	d1e1      	bne.n	80054fe <_dtoa_r+0xa16>
 800553a:	f018 0f01 	tst.w	r8, #1
 800553e:	d0de      	beq.n	80054fe <_dtoa_r+0xa16>
 8005540:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005544:	d1d8      	bne.n	80054f8 <_dtoa_r+0xa10>
 8005546:	2339      	movs	r3, #57	@ 0x39
 8005548:	9a02      	ldr	r2, [sp, #8]
 800554a:	7013      	strb	r3, [r2, #0]
 800554c:	4633      	mov	r3, r6
 800554e:	461e      	mov	r6, r3
 8005550:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005554:	3b01      	subs	r3, #1
 8005556:	2a39      	cmp	r2, #57	@ 0x39
 8005558:	d052      	beq.n	8005600 <_dtoa_r+0xb18>
 800555a:	3201      	adds	r2, #1
 800555c:	701a      	strb	r2, [r3, #0]
 800555e:	e60e      	b.n	800517e <_dtoa_r+0x696>
 8005560:	2a00      	cmp	r2, #0
 8005562:	dd07      	ble.n	8005574 <_dtoa_r+0xa8c>
 8005564:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005568:	d0ed      	beq.n	8005546 <_dtoa_r+0xa5e>
 800556a:	9a02      	ldr	r2, [sp, #8]
 800556c:	f108 0301 	add.w	r3, r8, #1
 8005570:	7013      	strb	r3, [r2, #0]
 8005572:	e604      	b.n	800517e <_dtoa_r+0x696>
 8005574:	9b07      	ldr	r3, [sp, #28]
 8005576:	9a07      	ldr	r2, [sp, #28]
 8005578:	f803 8c01 	strb.w	r8, [r3, #-1]
 800557c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800557e:	4293      	cmp	r3, r2
 8005580:	d028      	beq.n	80055d4 <_dtoa_r+0xaec>
 8005582:	4649      	mov	r1, r9
 8005584:	2300      	movs	r3, #0
 8005586:	220a      	movs	r2, #10
 8005588:	4658      	mov	r0, fp
 800558a:	f000 f9d5 	bl	8005938 <__multadd>
 800558e:	42af      	cmp	r7, r5
 8005590:	4681      	mov	r9, r0
 8005592:	f04f 0300 	mov.w	r3, #0
 8005596:	f04f 020a 	mov.w	r2, #10
 800559a:	4639      	mov	r1, r7
 800559c:	4658      	mov	r0, fp
 800559e:	d107      	bne.n	80055b0 <_dtoa_r+0xac8>
 80055a0:	f000 f9ca 	bl	8005938 <__multadd>
 80055a4:	4607      	mov	r7, r0
 80055a6:	4605      	mov	r5, r0
 80055a8:	9b07      	ldr	r3, [sp, #28]
 80055aa:	3301      	adds	r3, #1
 80055ac:	9307      	str	r3, [sp, #28]
 80055ae:	e774      	b.n	800549a <_dtoa_r+0x9b2>
 80055b0:	f000 f9c2 	bl	8005938 <__multadd>
 80055b4:	4629      	mov	r1, r5
 80055b6:	4607      	mov	r7, r0
 80055b8:	2300      	movs	r3, #0
 80055ba:	220a      	movs	r2, #10
 80055bc:	4658      	mov	r0, fp
 80055be:	f000 f9bb 	bl	8005938 <__multadd>
 80055c2:	4605      	mov	r5, r0
 80055c4:	e7f0      	b.n	80055a8 <_dtoa_r+0xac0>
 80055c6:	9b08      	ldr	r3, [sp, #32]
 80055c8:	2700      	movs	r7, #0
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	bfcc      	ite	gt
 80055ce:	461e      	movgt	r6, r3
 80055d0:	2601      	movle	r6, #1
 80055d2:	4456      	add	r6, sl
 80055d4:	4649      	mov	r1, r9
 80055d6:	2201      	movs	r2, #1
 80055d8:	4658      	mov	r0, fp
 80055da:	f000 fb57 	bl	8005c8c <__lshift>
 80055de:	4621      	mov	r1, r4
 80055e0:	4681      	mov	r9, r0
 80055e2:	f000 fbbf 	bl	8005d64 <__mcmp>
 80055e6:	2800      	cmp	r0, #0
 80055e8:	dcb0      	bgt.n	800554c <_dtoa_r+0xa64>
 80055ea:	d102      	bne.n	80055f2 <_dtoa_r+0xb0a>
 80055ec:	f018 0f01 	tst.w	r8, #1
 80055f0:	d1ac      	bne.n	800554c <_dtoa_r+0xa64>
 80055f2:	4633      	mov	r3, r6
 80055f4:	461e      	mov	r6, r3
 80055f6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80055fa:	2a30      	cmp	r2, #48	@ 0x30
 80055fc:	d0fa      	beq.n	80055f4 <_dtoa_r+0xb0c>
 80055fe:	e5be      	b.n	800517e <_dtoa_r+0x696>
 8005600:	459a      	cmp	sl, r3
 8005602:	d1a4      	bne.n	800554e <_dtoa_r+0xa66>
 8005604:	9b04      	ldr	r3, [sp, #16]
 8005606:	3301      	adds	r3, #1
 8005608:	9304      	str	r3, [sp, #16]
 800560a:	2331      	movs	r3, #49	@ 0x31
 800560c:	f88a 3000 	strb.w	r3, [sl]
 8005610:	e5b5      	b.n	800517e <_dtoa_r+0x696>
 8005612:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005614:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8005674 <_dtoa_r+0xb8c>
 8005618:	b11b      	cbz	r3, 8005622 <_dtoa_r+0xb3a>
 800561a:	f10a 0308 	add.w	r3, sl, #8
 800561e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005620:	6013      	str	r3, [r2, #0]
 8005622:	4650      	mov	r0, sl
 8005624:	b017      	add	sp, #92	@ 0x5c
 8005626:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800562a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800562c:	2b01      	cmp	r3, #1
 800562e:	f77f ae3d 	ble.w	80052ac <_dtoa_r+0x7c4>
 8005632:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005634:	930a      	str	r3, [sp, #40]	@ 0x28
 8005636:	2001      	movs	r0, #1
 8005638:	e65b      	b.n	80052f2 <_dtoa_r+0x80a>
 800563a:	9b08      	ldr	r3, [sp, #32]
 800563c:	2b00      	cmp	r3, #0
 800563e:	f77f aed6 	ble.w	80053ee <_dtoa_r+0x906>
 8005642:	4656      	mov	r6, sl
 8005644:	4621      	mov	r1, r4
 8005646:	4648      	mov	r0, r9
 8005648:	f7ff f9c3 	bl	80049d2 <quorem>
 800564c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005650:	9b08      	ldr	r3, [sp, #32]
 8005652:	f806 8b01 	strb.w	r8, [r6], #1
 8005656:	eba6 020a 	sub.w	r2, r6, sl
 800565a:	4293      	cmp	r3, r2
 800565c:	ddb3      	ble.n	80055c6 <_dtoa_r+0xade>
 800565e:	4649      	mov	r1, r9
 8005660:	2300      	movs	r3, #0
 8005662:	220a      	movs	r2, #10
 8005664:	4658      	mov	r0, fp
 8005666:	f000 f967 	bl	8005938 <__multadd>
 800566a:	4681      	mov	r9, r0
 800566c:	e7ea      	b.n	8005644 <_dtoa_r+0xb5c>
 800566e:	bf00      	nop
 8005670:	08006ba6 	.word	0x08006ba6
 8005674:	08006b2a 	.word	0x08006b2a

08005678 <_free_r>:
 8005678:	b538      	push	{r3, r4, r5, lr}
 800567a:	4605      	mov	r5, r0
 800567c:	2900      	cmp	r1, #0
 800567e:	d040      	beq.n	8005702 <_free_r+0x8a>
 8005680:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005684:	1f0c      	subs	r4, r1, #4
 8005686:	2b00      	cmp	r3, #0
 8005688:	bfb8      	it	lt
 800568a:	18e4      	addlt	r4, r4, r3
 800568c:	f000 f8e6 	bl	800585c <__malloc_lock>
 8005690:	4a1c      	ldr	r2, [pc, #112]	@ (8005704 <_free_r+0x8c>)
 8005692:	6813      	ldr	r3, [r2, #0]
 8005694:	b933      	cbnz	r3, 80056a4 <_free_r+0x2c>
 8005696:	6063      	str	r3, [r4, #4]
 8005698:	6014      	str	r4, [r2, #0]
 800569a:	4628      	mov	r0, r5
 800569c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80056a0:	f000 b8e2 	b.w	8005868 <__malloc_unlock>
 80056a4:	42a3      	cmp	r3, r4
 80056a6:	d908      	bls.n	80056ba <_free_r+0x42>
 80056a8:	6820      	ldr	r0, [r4, #0]
 80056aa:	1821      	adds	r1, r4, r0
 80056ac:	428b      	cmp	r3, r1
 80056ae:	bf01      	itttt	eq
 80056b0:	6819      	ldreq	r1, [r3, #0]
 80056b2:	685b      	ldreq	r3, [r3, #4]
 80056b4:	1809      	addeq	r1, r1, r0
 80056b6:	6021      	streq	r1, [r4, #0]
 80056b8:	e7ed      	b.n	8005696 <_free_r+0x1e>
 80056ba:	461a      	mov	r2, r3
 80056bc:	685b      	ldr	r3, [r3, #4]
 80056be:	b10b      	cbz	r3, 80056c4 <_free_r+0x4c>
 80056c0:	42a3      	cmp	r3, r4
 80056c2:	d9fa      	bls.n	80056ba <_free_r+0x42>
 80056c4:	6811      	ldr	r1, [r2, #0]
 80056c6:	1850      	adds	r0, r2, r1
 80056c8:	42a0      	cmp	r0, r4
 80056ca:	d10b      	bne.n	80056e4 <_free_r+0x6c>
 80056cc:	6820      	ldr	r0, [r4, #0]
 80056ce:	4401      	add	r1, r0
 80056d0:	1850      	adds	r0, r2, r1
 80056d2:	4283      	cmp	r3, r0
 80056d4:	6011      	str	r1, [r2, #0]
 80056d6:	d1e0      	bne.n	800569a <_free_r+0x22>
 80056d8:	6818      	ldr	r0, [r3, #0]
 80056da:	685b      	ldr	r3, [r3, #4]
 80056dc:	4408      	add	r0, r1
 80056de:	6010      	str	r0, [r2, #0]
 80056e0:	6053      	str	r3, [r2, #4]
 80056e2:	e7da      	b.n	800569a <_free_r+0x22>
 80056e4:	d902      	bls.n	80056ec <_free_r+0x74>
 80056e6:	230c      	movs	r3, #12
 80056e8:	602b      	str	r3, [r5, #0]
 80056ea:	e7d6      	b.n	800569a <_free_r+0x22>
 80056ec:	6820      	ldr	r0, [r4, #0]
 80056ee:	1821      	adds	r1, r4, r0
 80056f0:	428b      	cmp	r3, r1
 80056f2:	bf01      	itttt	eq
 80056f4:	6819      	ldreq	r1, [r3, #0]
 80056f6:	685b      	ldreq	r3, [r3, #4]
 80056f8:	1809      	addeq	r1, r1, r0
 80056fa:	6021      	streq	r1, [r4, #0]
 80056fc:	6063      	str	r3, [r4, #4]
 80056fe:	6054      	str	r4, [r2, #4]
 8005700:	e7cb      	b.n	800569a <_free_r+0x22>
 8005702:	bd38      	pop	{r3, r4, r5, pc}
 8005704:	20000450 	.word	0x20000450

08005708 <malloc>:
 8005708:	4b02      	ldr	r3, [pc, #8]	@ (8005714 <malloc+0xc>)
 800570a:	4601      	mov	r1, r0
 800570c:	6818      	ldr	r0, [r3, #0]
 800570e:	f000 b825 	b.w	800575c <_malloc_r>
 8005712:	bf00      	nop
 8005714:	2000001c 	.word	0x2000001c

08005718 <sbrk_aligned>:
 8005718:	b570      	push	{r4, r5, r6, lr}
 800571a:	4e0f      	ldr	r6, [pc, #60]	@ (8005758 <sbrk_aligned+0x40>)
 800571c:	460c      	mov	r4, r1
 800571e:	6831      	ldr	r1, [r6, #0]
 8005720:	4605      	mov	r5, r0
 8005722:	b911      	cbnz	r1, 800572a <sbrk_aligned+0x12>
 8005724:	f000 fe40 	bl	80063a8 <_sbrk_r>
 8005728:	6030      	str	r0, [r6, #0]
 800572a:	4621      	mov	r1, r4
 800572c:	4628      	mov	r0, r5
 800572e:	f000 fe3b 	bl	80063a8 <_sbrk_r>
 8005732:	1c43      	adds	r3, r0, #1
 8005734:	d103      	bne.n	800573e <sbrk_aligned+0x26>
 8005736:	f04f 34ff 	mov.w	r4, #4294967295
 800573a:	4620      	mov	r0, r4
 800573c:	bd70      	pop	{r4, r5, r6, pc}
 800573e:	1cc4      	adds	r4, r0, #3
 8005740:	f024 0403 	bic.w	r4, r4, #3
 8005744:	42a0      	cmp	r0, r4
 8005746:	d0f8      	beq.n	800573a <sbrk_aligned+0x22>
 8005748:	1a21      	subs	r1, r4, r0
 800574a:	4628      	mov	r0, r5
 800574c:	f000 fe2c 	bl	80063a8 <_sbrk_r>
 8005750:	3001      	adds	r0, #1
 8005752:	d1f2      	bne.n	800573a <sbrk_aligned+0x22>
 8005754:	e7ef      	b.n	8005736 <sbrk_aligned+0x1e>
 8005756:	bf00      	nop
 8005758:	2000044c 	.word	0x2000044c

0800575c <_malloc_r>:
 800575c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005760:	1ccd      	adds	r5, r1, #3
 8005762:	f025 0503 	bic.w	r5, r5, #3
 8005766:	3508      	adds	r5, #8
 8005768:	2d0c      	cmp	r5, #12
 800576a:	bf38      	it	cc
 800576c:	250c      	movcc	r5, #12
 800576e:	2d00      	cmp	r5, #0
 8005770:	4606      	mov	r6, r0
 8005772:	db01      	blt.n	8005778 <_malloc_r+0x1c>
 8005774:	42a9      	cmp	r1, r5
 8005776:	d904      	bls.n	8005782 <_malloc_r+0x26>
 8005778:	230c      	movs	r3, #12
 800577a:	6033      	str	r3, [r6, #0]
 800577c:	2000      	movs	r0, #0
 800577e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005782:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005858 <_malloc_r+0xfc>
 8005786:	f000 f869 	bl	800585c <__malloc_lock>
 800578a:	f8d8 3000 	ldr.w	r3, [r8]
 800578e:	461c      	mov	r4, r3
 8005790:	bb44      	cbnz	r4, 80057e4 <_malloc_r+0x88>
 8005792:	4629      	mov	r1, r5
 8005794:	4630      	mov	r0, r6
 8005796:	f7ff ffbf 	bl	8005718 <sbrk_aligned>
 800579a:	1c43      	adds	r3, r0, #1
 800579c:	4604      	mov	r4, r0
 800579e:	d158      	bne.n	8005852 <_malloc_r+0xf6>
 80057a0:	f8d8 4000 	ldr.w	r4, [r8]
 80057a4:	4627      	mov	r7, r4
 80057a6:	2f00      	cmp	r7, #0
 80057a8:	d143      	bne.n	8005832 <_malloc_r+0xd6>
 80057aa:	2c00      	cmp	r4, #0
 80057ac:	d04b      	beq.n	8005846 <_malloc_r+0xea>
 80057ae:	6823      	ldr	r3, [r4, #0]
 80057b0:	4639      	mov	r1, r7
 80057b2:	4630      	mov	r0, r6
 80057b4:	eb04 0903 	add.w	r9, r4, r3
 80057b8:	f000 fdf6 	bl	80063a8 <_sbrk_r>
 80057bc:	4581      	cmp	r9, r0
 80057be:	d142      	bne.n	8005846 <_malloc_r+0xea>
 80057c0:	6821      	ldr	r1, [r4, #0]
 80057c2:	4630      	mov	r0, r6
 80057c4:	1a6d      	subs	r5, r5, r1
 80057c6:	4629      	mov	r1, r5
 80057c8:	f7ff ffa6 	bl	8005718 <sbrk_aligned>
 80057cc:	3001      	adds	r0, #1
 80057ce:	d03a      	beq.n	8005846 <_malloc_r+0xea>
 80057d0:	6823      	ldr	r3, [r4, #0]
 80057d2:	442b      	add	r3, r5
 80057d4:	6023      	str	r3, [r4, #0]
 80057d6:	f8d8 3000 	ldr.w	r3, [r8]
 80057da:	685a      	ldr	r2, [r3, #4]
 80057dc:	bb62      	cbnz	r2, 8005838 <_malloc_r+0xdc>
 80057de:	f8c8 7000 	str.w	r7, [r8]
 80057e2:	e00f      	b.n	8005804 <_malloc_r+0xa8>
 80057e4:	6822      	ldr	r2, [r4, #0]
 80057e6:	1b52      	subs	r2, r2, r5
 80057e8:	d420      	bmi.n	800582c <_malloc_r+0xd0>
 80057ea:	2a0b      	cmp	r2, #11
 80057ec:	d917      	bls.n	800581e <_malloc_r+0xc2>
 80057ee:	1961      	adds	r1, r4, r5
 80057f0:	42a3      	cmp	r3, r4
 80057f2:	6025      	str	r5, [r4, #0]
 80057f4:	bf18      	it	ne
 80057f6:	6059      	strne	r1, [r3, #4]
 80057f8:	6863      	ldr	r3, [r4, #4]
 80057fa:	bf08      	it	eq
 80057fc:	f8c8 1000 	streq.w	r1, [r8]
 8005800:	5162      	str	r2, [r4, r5]
 8005802:	604b      	str	r3, [r1, #4]
 8005804:	4630      	mov	r0, r6
 8005806:	f000 f82f 	bl	8005868 <__malloc_unlock>
 800580a:	f104 000b 	add.w	r0, r4, #11
 800580e:	1d23      	adds	r3, r4, #4
 8005810:	f020 0007 	bic.w	r0, r0, #7
 8005814:	1ac2      	subs	r2, r0, r3
 8005816:	bf1c      	itt	ne
 8005818:	1a1b      	subne	r3, r3, r0
 800581a:	50a3      	strne	r3, [r4, r2]
 800581c:	e7af      	b.n	800577e <_malloc_r+0x22>
 800581e:	6862      	ldr	r2, [r4, #4]
 8005820:	42a3      	cmp	r3, r4
 8005822:	bf0c      	ite	eq
 8005824:	f8c8 2000 	streq.w	r2, [r8]
 8005828:	605a      	strne	r2, [r3, #4]
 800582a:	e7eb      	b.n	8005804 <_malloc_r+0xa8>
 800582c:	4623      	mov	r3, r4
 800582e:	6864      	ldr	r4, [r4, #4]
 8005830:	e7ae      	b.n	8005790 <_malloc_r+0x34>
 8005832:	463c      	mov	r4, r7
 8005834:	687f      	ldr	r7, [r7, #4]
 8005836:	e7b6      	b.n	80057a6 <_malloc_r+0x4a>
 8005838:	461a      	mov	r2, r3
 800583a:	685b      	ldr	r3, [r3, #4]
 800583c:	42a3      	cmp	r3, r4
 800583e:	d1fb      	bne.n	8005838 <_malloc_r+0xdc>
 8005840:	2300      	movs	r3, #0
 8005842:	6053      	str	r3, [r2, #4]
 8005844:	e7de      	b.n	8005804 <_malloc_r+0xa8>
 8005846:	230c      	movs	r3, #12
 8005848:	4630      	mov	r0, r6
 800584a:	6033      	str	r3, [r6, #0]
 800584c:	f000 f80c 	bl	8005868 <__malloc_unlock>
 8005850:	e794      	b.n	800577c <_malloc_r+0x20>
 8005852:	6005      	str	r5, [r0, #0]
 8005854:	e7d6      	b.n	8005804 <_malloc_r+0xa8>
 8005856:	bf00      	nop
 8005858:	20000450 	.word	0x20000450

0800585c <__malloc_lock>:
 800585c:	4801      	ldr	r0, [pc, #4]	@ (8005864 <__malloc_lock+0x8>)
 800585e:	f7ff b8a8 	b.w	80049b2 <__retarget_lock_acquire_recursive>
 8005862:	bf00      	nop
 8005864:	20000448 	.word	0x20000448

08005868 <__malloc_unlock>:
 8005868:	4801      	ldr	r0, [pc, #4]	@ (8005870 <__malloc_unlock+0x8>)
 800586a:	f7ff b8a3 	b.w	80049b4 <__retarget_lock_release_recursive>
 800586e:	bf00      	nop
 8005870:	20000448 	.word	0x20000448

08005874 <_Balloc>:
 8005874:	b570      	push	{r4, r5, r6, lr}
 8005876:	69c6      	ldr	r6, [r0, #28]
 8005878:	4604      	mov	r4, r0
 800587a:	460d      	mov	r5, r1
 800587c:	b976      	cbnz	r6, 800589c <_Balloc+0x28>
 800587e:	2010      	movs	r0, #16
 8005880:	f7ff ff42 	bl	8005708 <malloc>
 8005884:	4602      	mov	r2, r0
 8005886:	61e0      	str	r0, [r4, #28]
 8005888:	b920      	cbnz	r0, 8005894 <_Balloc+0x20>
 800588a:	216b      	movs	r1, #107	@ 0x6b
 800588c:	4b17      	ldr	r3, [pc, #92]	@ (80058ec <_Balloc+0x78>)
 800588e:	4818      	ldr	r0, [pc, #96]	@ (80058f0 <_Balloc+0x7c>)
 8005890:	f000 fda8 	bl	80063e4 <__assert_func>
 8005894:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005898:	6006      	str	r6, [r0, #0]
 800589a:	60c6      	str	r6, [r0, #12]
 800589c:	69e6      	ldr	r6, [r4, #28]
 800589e:	68f3      	ldr	r3, [r6, #12]
 80058a0:	b183      	cbz	r3, 80058c4 <_Balloc+0x50>
 80058a2:	69e3      	ldr	r3, [r4, #28]
 80058a4:	68db      	ldr	r3, [r3, #12]
 80058a6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80058aa:	b9b8      	cbnz	r0, 80058dc <_Balloc+0x68>
 80058ac:	2101      	movs	r1, #1
 80058ae:	fa01 f605 	lsl.w	r6, r1, r5
 80058b2:	1d72      	adds	r2, r6, #5
 80058b4:	4620      	mov	r0, r4
 80058b6:	0092      	lsls	r2, r2, #2
 80058b8:	f000 fdb2 	bl	8006420 <_calloc_r>
 80058bc:	b160      	cbz	r0, 80058d8 <_Balloc+0x64>
 80058be:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80058c2:	e00e      	b.n	80058e2 <_Balloc+0x6e>
 80058c4:	2221      	movs	r2, #33	@ 0x21
 80058c6:	2104      	movs	r1, #4
 80058c8:	4620      	mov	r0, r4
 80058ca:	f000 fda9 	bl	8006420 <_calloc_r>
 80058ce:	69e3      	ldr	r3, [r4, #28]
 80058d0:	60f0      	str	r0, [r6, #12]
 80058d2:	68db      	ldr	r3, [r3, #12]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d1e4      	bne.n	80058a2 <_Balloc+0x2e>
 80058d8:	2000      	movs	r0, #0
 80058da:	bd70      	pop	{r4, r5, r6, pc}
 80058dc:	6802      	ldr	r2, [r0, #0]
 80058de:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80058e2:	2300      	movs	r3, #0
 80058e4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80058e8:	e7f7      	b.n	80058da <_Balloc+0x66>
 80058ea:	bf00      	nop
 80058ec:	08006b37 	.word	0x08006b37
 80058f0:	08006bb7 	.word	0x08006bb7

080058f4 <_Bfree>:
 80058f4:	b570      	push	{r4, r5, r6, lr}
 80058f6:	69c6      	ldr	r6, [r0, #28]
 80058f8:	4605      	mov	r5, r0
 80058fa:	460c      	mov	r4, r1
 80058fc:	b976      	cbnz	r6, 800591c <_Bfree+0x28>
 80058fe:	2010      	movs	r0, #16
 8005900:	f7ff ff02 	bl	8005708 <malloc>
 8005904:	4602      	mov	r2, r0
 8005906:	61e8      	str	r0, [r5, #28]
 8005908:	b920      	cbnz	r0, 8005914 <_Bfree+0x20>
 800590a:	218f      	movs	r1, #143	@ 0x8f
 800590c:	4b08      	ldr	r3, [pc, #32]	@ (8005930 <_Bfree+0x3c>)
 800590e:	4809      	ldr	r0, [pc, #36]	@ (8005934 <_Bfree+0x40>)
 8005910:	f000 fd68 	bl	80063e4 <__assert_func>
 8005914:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005918:	6006      	str	r6, [r0, #0]
 800591a:	60c6      	str	r6, [r0, #12]
 800591c:	b13c      	cbz	r4, 800592e <_Bfree+0x3a>
 800591e:	69eb      	ldr	r3, [r5, #28]
 8005920:	6862      	ldr	r2, [r4, #4]
 8005922:	68db      	ldr	r3, [r3, #12]
 8005924:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005928:	6021      	str	r1, [r4, #0]
 800592a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800592e:	bd70      	pop	{r4, r5, r6, pc}
 8005930:	08006b37 	.word	0x08006b37
 8005934:	08006bb7 	.word	0x08006bb7

08005938 <__multadd>:
 8005938:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800593c:	4607      	mov	r7, r0
 800593e:	460c      	mov	r4, r1
 8005940:	461e      	mov	r6, r3
 8005942:	2000      	movs	r0, #0
 8005944:	690d      	ldr	r5, [r1, #16]
 8005946:	f101 0c14 	add.w	ip, r1, #20
 800594a:	f8dc 3000 	ldr.w	r3, [ip]
 800594e:	3001      	adds	r0, #1
 8005950:	b299      	uxth	r1, r3
 8005952:	fb02 6101 	mla	r1, r2, r1, r6
 8005956:	0c1e      	lsrs	r6, r3, #16
 8005958:	0c0b      	lsrs	r3, r1, #16
 800595a:	fb02 3306 	mla	r3, r2, r6, r3
 800595e:	b289      	uxth	r1, r1
 8005960:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005964:	4285      	cmp	r5, r0
 8005966:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800596a:	f84c 1b04 	str.w	r1, [ip], #4
 800596e:	dcec      	bgt.n	800594a <__multadd+0x12>
 8005970:	b30e      	cbz	r6, 80059b6 <__multadd+0x7e>
 8005972:	68a3      	ldr	r3, [r4, #8]
 8005974:	42ab      	cmp	r3, r5
 8005976:	dc19      	bgt.n	80059ac <__multadd+0x74>
 8005978:	6861      	ldr	r1, [r4, #4]
 800597a:	4638      	mov	r0, r7
 800597c:	3101      	adds	r1, #1
 800597e:	f7ff ff79 	bl	8005874 <_Balloc>
 8005982:	4680      	mov	r8, r0
 8005984:	b928      	cbnz	r0, 8005992 <__multadd+0x5a>
 8005986:	4602      	mov	r2, r0
 8005988:	21ba      	movs	r1, #186	@ 0xba
 800598a:	4b0c      	ldr	r3, [pc, #48]	@ (80059bc <__multadd+0x84>)
 800598c:	480c      	ldr	r0, [pc, #48]	@ (80059c0 <__multadd+0x88>)
 800598e:	f000 fd29 	bl	80063e4 <__assert_func>
 8005992:	6922      	ldr	r2, [r4, #16]
 8005994:	f104 010c 	add.w	r1, r4, #12
 8005998:	3202      	adds	r2, #2
 800599a:	0092      	lsls	r2, r2, #2
 800599c:	300c      	adds	r0, #12
 800599e:	f000 fd13 	bl	80063c8 <memcpy>
 80059a2:	4621      	mov	r1, r4
 80059a4:	4638      	mov	r0, r7
 80059a6:	f7ff ffa5 	bl	80058f4 <_Bfree>
 80059aa:	4644      	mov	r4, r8
 80059ac:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80059b0:	3501      	adds	r5, #1
 80059b2:	615e      	str	r6, [r3, #20]
 80059b4:	6125      	str	r5, [r4, #16]
 80059b6:	4620      	mov	r0, r4
 80059b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80059bc:	08006ba6 	.word	0x08006ba6
 80059c0:	08006bb7 	.word	0x08006bb7

080059c4 <__hi0bits>:
 80059c4:	4603      	mov	r3, r0
 80059c6:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80059ca:	bf3a      	itte	cc
 80059cc:	0403      	lslcc	r3, r0, #16
 80059ce:	2010      	movcc	r0, #16
 80059d0:	2000      	movcs	r0, #0
 80059d2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80059d6:	bf3c      	itt	cc
 80059d8:	021b      	lslcc	r3, r3, #8
 80059da:	3008      	addcc	r0, #8
 80059dc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80059e0:	bf3c      	itt	cc
 80059e2:	011b      	lslcc	r3, r3, #4
 80059e4:	3004      	addcc	r0, #4
 80059e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059ea:	bf3c      	itt	cc
 80059ec:	009b      	lslcc	r3, r3, #2
 80059ee:	3002      	addcc	r0, #2
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	db05      	blt.n	8005a00 <__hi0bits+0x3c>
 80059f4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80059f8:	f100 0001 	add.w	r0, r0, #1
 80059fc:	bf08      	it	eq
 80059fe:	2020      	moveq	r0, #32
 8005a00:	4770      	bx	lr

08005a02 <__lo0bits>:
 8005a02:	6803      	ldr	r3, [r0, #0]
 8005a04:	4602      	mov	r2, r0
 8005a06:	f013 0007 	ands.w	r0, r3, #7
 8005a0a:	d00b      	beq.n	8005a24 <__lo0bits+0x22>
 8005a0c:	07d9      	lsls	r1, r3, #31
 8005a0e:	d421      	bmi.n	8005a54 <__lo0bits+0x52>
 8005a10:	0798      	lsls	r0, r3, #30
 8005a12:	bf49      	itett	mi
 8005a14:	085b      	lsrmi	r3, r3, #1
 8005a16:	089b      	lsrpl	r3, r3, #2
 8005a18:	2001      	movmi	r0, #1
 8005a1a:	6013      	strmi	r3, [r2, #0]
 8005a1c:	bf5c      	itt	pl
 8005a1e:	2002      	movpl	r0, #2
 8005a20:	6013      	strpl	r3, [r2, #0]
 8005a22:	4770      	bx	lr
 8005a24:	b299      	uxth	r1, r3
 8005a26:	b909      	cbnz	r1, 8005a2c <__lo0bits+0x2a>
 8005a28:	2010      	movs	r0, #16
 8005a2a:	0c1b      	lsrs	r3, r3, #16
 8005a2c:	b2d9      	uxtb	r1, r3
 8005a2e:	b909      	cbnz	r1, 8005a34 <__lo0bits+0x32>
 8005a30:	3008      	adds	r0, #8
 8005a32:	0a1b      	lsrs	r3, r3, #8
 8005a34:	0719      	lsls	r1, r3, #28
 8005a36:	bf04      	itt	eq
 8005a38:	091b      	lsreq	r3, r3, #4
 8005a3a:	3004      	addeq	r0, #4
 8005a3c:	0799      	lsls	r1, r3, #30
 8005a3e:	bf04      	itt	eq
 8005a40:	089b      	lsreq	r3, r3, #2
 8005a42:	3002      	addeq	r0, #2
 8005a44:	07d9      	lsls	r1, r3, #31
 8005a46:	d403      	bmi.n	8005a50 <__lo0bits+0x4e>
 8005a48:	085b      	lsrs	r3, r3, #1
 8005a4a:	f100 0001 	add.w	r0, r0, #1
 8005a4e:	d003      	beq.n	8005a58 <__lo0bits+0x56>
 8005a50:	6013      	str	r3, [r2, #0]
 8005a52:	4770      	bx	lr
 8005a54:	2000      	movs	r0, #0
 8005a56:	4770      	bx	lr
 8005a58:	2020      	movs	r0, #32
 8005a5a:	4770      	bx	lr

08005a5c <__i2b>:
 8005a5c:	b510      	push	{r4, lr}
 8005a5e:	460c      	mov	r4, r1
 8005a60:	2101      	movs	r1, #1
 8005a62:	f7ff ff07 	bl	8005874 <_Balloc>
 8005a66:	4602      	mov	r2, r0
 8005a68:	b928      	cbnz	r0, 8005a76 <__i2b+0x1a>
 8005a6a:	f240 1145 	movw	r1, #325	@ 0x145
 8005a6e:	4b04      	ldr	r3, [pc, #16]	@ (8005a80 <__i2b+0x24>)
 8005a70:	4804      	ldr	r0, [pc, #16]	@ (8005a84 <__i2b+0x28>)
 8005a72:	f000 fcb7 	bl	80063e4 <__assert_func>
 8005a76:	2301      	movs	r3, #1
 8005a78:	6144      	str	r4, [r0, #20]
 8005a7a:	6103      	str	r3, [r0, #16]
 8005a7c:	bd10      	pop	{r4, pc}
 8005a7e:	bf00      	nop
 8005a80:	08006ba6 	.word	0x08006ba6
 8005a84:	08006bb7 	.word	0x08006bb7

08005a88 <__multiply>:
 8005a88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a8c:	4614      	mov	r4, r2
 8005a8e:	690a      	ldr	r2, [r1, #16]
 8005a90:	6923      	ldr	r3, [r4, #16]
 8005a92:	460f      	mov	r7, r1
 8005a94:	429a      	cmp	r2, r3
 8005a96:	bfa2      	ittt	ge
 8005a98:	4623      	movge	r3, r4
 8005a9a:	460c      	movge	r4, r1
 8005a9c:	461f      	movge	r7, r3
 8005a9e:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8005aa2:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8005aa6:	68a3      	ldr	r3, [r4, #8]
 8005aa8:	6861      	ldr	r1, [r4, #4]
 8005aaa:	eb0a 0609 	add.w	r6, sl, r9
 8005aae:	42b3      	cmp	r3, r6
 8005ab0:	b085      	sub	sp, #20
 8005ab2:	bfb8      	it	lt
 8005ab4:	3101      	addlt	r1, #1
 8005ab6:	f7ff fedd 	bl	8005874 <_Balloc>
 8005aba:	b930      	cbnz	r0, 8005aca <__multiply+0x42>
 8005abc:	4602      	mov	r2, r0
 8005abe:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8005ac2:	4b43      	ldr	r3, [pc, #268]	@ (8005bd0 <__multiply+0x148>)
 8005ac4:	4843      	ldr	r0, [pc, #268]	@ (8005bd4 <__multiply+0x14c>)
 8005ac6:	f000 fc8d 	bl	80063e4 <__assert_func>
 8005aca:	f100 0514 	add.w	r5, r0, #20
 8005ace:	462b      	mov	r3, r5
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005ad6:	4543      	cmp	r3, r8
 8005ad8:	d321      	bcc.n	8005b1e <__multiply+0x96>
 8005ada:	f107 0114 	add.w	r1, r7, #20
 8005ade:	f104 0214 	add.w	r2, r4, #20
 8005ae2:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8005ae6:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8005aea:	9302      	str	r3, [sp, #8]
 8005aec:	1b13      	subs	r3, r2, r4
 8005aee:	3b15      	subs	r3, #21
 8005af0:	f023 0303 	bic.w	r3, r3, #3
 8005af4:	3304      	adds	r3, #4
 8005af6:	f104 0715 	add.w	r7, r4, #21
 8005afa:	42ba      	cmp	r2, r7
 8005afc:	bf38      	it	cc
 8005afe:	2304      	movcc	r3, #4
 8005b00:	9301      	str	r3, [sp, #4]
 8005b02:	9b02      	ldr	r3, [sp, #8]
 8005b04:	9103      	str	r1, [sp, #12]
 8005b06:	428b      	cmp	r3, r1
 8005b08:	d80c      	bhi.n	8005b24 <__multiply+0x9c>
 8005b0a:	2e00      	cmp	r6, #0
 8005b0c:	dd03      	ble.n	8005b16 <__multiply+0x8e>
 8005b0e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d05a      	beq.n	8005bcc <__multiply+0x144>
 8005b16:	6106      	str	r6, [r0, #16]
 8005b18:	b005      	add	sp, #20
 8005b1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b1e:	f843 2b04 	str.w	r2, [r3], #4
 8005b22:	e7d8      	b.n	8005ad6 <__multiply+0x4e>
 8005b24:	f8b1 a000 	ldrh.w	sl, [r1]
 8005b28:	f1ba 0f00 	cmp.w	sl, #0
 8005b2c:	d023      	beq.n	8005b76 <__multiply+0xee>
 8005b2e:	46a9      	mov	r9, r5
 8005b30:	f04f 0c00 	mov.w	ip, #0
 8005b34:	f104 0e14 	add.w	lr, r4, #20
 8005b38:	f85e 7b04 	ldr.w	r7, [lr], #4
 8005b3c:	f8d9 3000 	ldr.w	r3, [r9]
 8005b40:	fa1f fb87 	uxth.w	fp, r7
 8005b44:	b29b      	uxth	r3, r3
 8005b46:	fb0a 330b 	mla	r3, sl, fp, r3
 8005b4a:	4463      	add	r3, ip
 8005b4c:	f8d9 c000 	ldr.w	ip, [r9]
 8005b50:	0c3f      	lsrs	r7, r7, #16
 8005b52:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8005b56:	fb0a c707 	mla	r7, sl, r7, ip
 8005b5a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8005b5e:	b29b      	uxth	r3, r3
 8005b60:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005b64:	4572      	cmp	r2, lr
 8005b66:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8005b6a:	f849 3b04 	str.w	r3, [r9], #4
 8005b6e:	d8e3      	bhi.n	8005b38 <__multiply+0xb0>
 8005b70:	9b01      	ldr	r3, [sp, #4]
 8005b72:	f845 c003 	str.w	ip, [r5, r3]
 8005b76:	9b03      	ldr	r3, [sp, #12]
 8005b78:	3104      	adds	r1, #4
 8005b7a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8005b7e:	f1b9 0f00 	cmp.w	r9, #0
 8005b82:	d021      	beq.n	8005bc8 <__multiply+0x140>
 8005b84:	46ae      	mov	lr, r5
 8005b86:	f04f 0a00 	mov.w	sl, #0
 8005b8a:	682b      	ldr	r3, [r5, #0]
 8005b8c:	f104 0c14 	add.w	ip, r4, #20
 8005b90:	f8bc b000 	ldrh.w	fp, [ip]
 8005b94:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8005b98:	b29b      	uxth	r3, r3
 8005b9a:	fb09 770b 	mla	r7, r9, fp, r7
 8005b9e:	4457      	add	r7, sl
 8005ba0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005ba4:	f84e 3b04 	str.w	r3, [lr], #4
 8005ba8:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005bac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005bb0:	f8be 3000 	ldrh.w	r3, [lr]
 8005bb4:	4562      	cmp	r2, ip
 8005bb6:	fb09 330a 	mla	r3, r9, sl, r3
 8005bba:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8005bbe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005bc2:	d8e5      	bhi.n	8005b90 <__multiply+0x108>
 8005bc4:	9f01      	ldr	r7, [sp, #4]
 8005bc6:	51eb      	str	r3, [r5, r7]
 8005bc8:	3504      	adds	r5, #4
 8005bca:	e79a      	b.n	8005b02 <__multiply+0x7a>
 8005bcc:	3e01      	subs	r6, #1
 8005bce:	e79c      	b.n	8005b0a <__multiply+0x82>
 8005bd0:	08006ba6 	.word	0x08006ba6
 8005bd4:	08006bb7 	.word	0x08006bb7

08005bd8 <__pow5mult>:
 8005bd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005bdc:	4615      	mov	r5, r2
 8005bde:	f012 0203 	ands.w	r2, r2, #3
 8005be2:	4607      	mov	r7, r0
 8005be4:	460e      	mov	r6, r1
 8005be6:	d007      	beq.n	8005bf8 <__pow5mult+0x20>
 8005be8:	4c25      	ldr	r4, [pc, #148]	@ (8005c80 <__pow5mult+0xa8>)
 8005bea:	3a01      	subs	r2, #1
 8005bec:	2300      	movs	r3, #0
 8005bee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005bf2:	f7ff fea1 	bl	8005938 <__multadd>
 8005bf6:	4606      	mov	r6, r0
 8005bf8:	10ad      	asrs	r5, r5, #2
 8005bfa:	d03d      	beq.n	8005c78 <__pow5mult+0xa0>
 8005bfc:	69fc      	ldr	r4, [r7, #28]
 8005bfe:	b97c      	cbnz	r4, 8005c20 <__pow5mult+0x48>
 8005c00:	2010      	movs	r0, #16
 8005c02:	f7ff fd81 	bl	8005708 <malloc>
 8005c06:	4602      	mov	r2, r0
 8005c08:	61f8      	str	r0, [r7, #28]
 8005c0a:	b928      	cbnz	r0, 8005c18 <__pow5mult+0x40>
 8005c0c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8005c10:	4b1c      	ldr	r3, [pc, #112]	@ (8005c84 <__pow5mult+0xac>)
 8005c12:	481d      	ldr	r0, [pc, #116]	@ (8005c88 <__pow5mult+0xb0>)
 8005c14:	f000 fbe6 	bl	80063e4 <__assert_func>
 8005c18:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005c1c:	6004      	str	r4, [r0, #0]
 8005c1e:	60c4      	str	r4, [r0, #12]
 8005c20:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8005c24:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005c28:	b94c      	cbnz	r4, 8005c3e <__pow5mult+0x66>
 8005c2a:	f240 2171 	movw	r1, #625	@ 0x271
 8005c2e:	4638      	mov	r0, r7
 8005c30:	f7ff ff14 	bl	8005a5c <__i2b>
 8005c34:	2300      	movs	r3, #0
 8005c36:	4604      	mov	r4, r0
 8005c38:	f8c8 0008 	str.w	r0, [r8, #8]
 8005c3c:	6003      	str	r3, [r0, #0]
 8005c3e:	f04f 0900 	mov.w	r9, #0
 8005c42:	07eb      	lsls	r3, r5, #31
 8005c44:	d50a      	bpl.n	8005c5c <__pow5mult+0x84>
 8005c46:	4631      	mov	r1, r6
 8005c48:	4622      	mov	r2, r4
 8005c4a:	4638      	mov	r0, r7
 8005c4c:	f7ff ff1c 	bl	8005a88 <__multiply>
 8005c50:	4680      	mov	r8, r0
 8005c52:	4631      	mov	r1, r6
 8005c54:	4638      	mov	r0, r7
 8005c56:	f7ff fe4d 	bl	80058f4 <_Bfree>
 8005c5a:	4646      	mov	r6, r8
 8005c5c:	106d      	asrs	r5, r5, #1
 8005c5e:	d00b      	beq.n	8005c78 <__pow5mult+0xa0>
 8005c60:	6820      	ldr	r0, [r4, #0]
 8005c62:	b938      	cbnz	r0, 8005c74 <__pow5mult+0x9c>
 8005c64:	4622      	mov	r2, r4
 8005c66:	4621      	mov	r1, r4
 8005c68:	4638      	mov	r0, r7
 8005c6a:	f7ff ff0d 	bl	8005a88 <__multiply>
 8005c6e:	6020      	str	r0, [r4, #0]
 8005c70:	f8c0 9000 	str.w	r9, [r0]
 8005c74:	4604      	mov	r4, r0
 8005c76:	e7e4      	b.n	8005c42 <__pow5mult+0x6a>
 8005c78:	4630      	mov	r0, r6
 8005c7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c7e:	bf00      	nop
 8005c80:	08006c10 	.word	0x08006c10
 8005c84:	08006b37 	.word	0x08006b37
 8005c88:	08006bb7 	.word	0x08006bb7

08005c8c <__lshift>:
 8005c8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c90:	460c      	mov	r4, r1
 8005c92:	4607      	mov	r7, r0
 8005c94:	4691      	mov	r9, r2
 8005c96:	6923      	ldr	r3, [r4, #16]
 8005c98:	6849      	ldr	r1, [r1, #4]
 8005c9a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005c9e:	68a3      	ldr	r3, [r4, #8]
 8005ca0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005ca4:	f108 0601 	add.w	r6, r8, #1
 8005ca8:	42b3      	cmp	r3, r6
 8005caa:	db0b      	blt.n	8005cc4 <__lshift+0x38>
 8005cac:	4638      	mov	r0, r7
 8005cae:	f7ff fde1 	bl	8005874 <_Balloc>
 8005cb2:	4605      	mov	r5, r0
 8005cb4:	b948      	cbnz	r0, 8005cca <__lshift+0x3e>
 8005cb6:	4602      	mov	r2, r0
 8005cb8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8005cbc:	4b27      	ldr	r3, [pc, #156]	@ (8005d5c <__lshift+0xd0>)
 8005cbe:	4828      	ldr	r0, [pc, #160]	@ (8005d60 <__lshift+0xd4>)
 8005cc0:	f000 fb90 	bl	80063e4 <__assert_func>
 8005cc4:	3101      	adds	r1, #1
 8005cc6:	005b      	lsls	r3, r3, #1
 8005cc8:	e7ee      	b.n	8005ca8 <__lshift+0x1c>
 8005cca:	2300      	movs	r3, #0
 8005ccc:	f100 0114 	add.w	r1, r0, #20
 8005cd0:	f100 0210 	add.w	r2, r0, #16
 8005cd4:	4618      	mov	r0, r3
 8005cd6:	4553      	cmp	r3, sl
 8005cd8:	db33      	blt.n	8005d42 <__lshift+0xb6>
 8005cda:	6920      	ldr	r0, [r4, #16]
 8005cdc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005ce0:	f104 0314 	add.w	r3, r4, #20
 8005ce4:	f019 091f 	ands.w	r9, r9, #31
 8005ce8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005cec:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005cf0:	d02b      	beq.n	8005d4a <__lshift+0xbe>
 8005cf2:	468a      	mov	sl, r1
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	f1c9 0e20 	rsb	lr, r9, #32
 8005cfa:	6818      	ldr	r0, [r3, #0]
 8005cfc:	fa00 f009 	lsl.w	r0, r0, r9
 8005d00:	4310      	orrs	r0, r2
 8005d02:	f84a 0b04 	str.w	r0, [sl], #4
 8005d06:	f853 2b04 	ldr.w	r2, [r3], #4
 8005d0a:	459c      	cmp	ip, r3
 8005d0c:	fa22 f20e 	lsr.w	r2, r2, lr
 8005d10:	d8f3      	bhi.n	8005cfa <__lshift+0x6e>
 8005d12:	ebac 0304 	sub.w	r3, ip, r4
 8005d16:	3b15      	subs	r3, #21
 8005d18:	f023 0303 	bic.w	r3, r3, #3
 8005d1c:	3304      	adds	r3, #4
 8005d1e:	f104 0015 	add.w	r0, r4, #21
 8005d22:	4584      	cmp	ip, r0
 8005d24:	bf38      	it	cc
 8005d26:	2304      	movcc	r3, #4
 8005d28:	50ca      	str	r2, [r1, r3]
 8005d2a:	b10a      	cbz	r2, 8005d30 <__lshift+0xa4>
 8005d2c:	f108 0602 	add.w	r6, r8, #2
 8005d30:	3e01      	subs	r6, #1
 8005d32:	4638      	mov	r0, r7
 8005d34:	4621      	mov	r1, r4
 8005d36:	612e      	str	r6, [r5, #16]
 8005d38:	f7ff fddc 	bl	80058f4 <_Bfree>
 8005d3c:	4628      	mov	r0, r5
 8005d3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d42:	f842 0f04 	str.w	r0, [r2, #4]!
 8005d46:	3301      	adds	r3, #1
 8005d48:	e7c5      	b.n	8005cd6 <__lshift+0x4a>
 8005d4a:	3904      	subs	r1, #4
 8005d4c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005d50:	459c      	cmp	ip, r3
 8005d52:	f841 2f04 	str.w	r2, [r1, #4]!
 8005d56:	d8f9      	bhi.n	8005d4c <__lshift+0xc0>
 8005d58:	e7ea      	b.n	8005d30 <__lshift+0xa4>
 8005d5a:	bf00      	nop
 8005d5c:	08006ba6 	.word	0x08006ba6
 8005d60:	08006bb7 	.word	0x08006bb7

08005d64 <__mcmp>:
 8005d64:	4603      	mov	r3, r0
 8005d66:	690a      	ldr	r2, [r1, #16]
 8005d68:	6900      	ldr	r0, [r0, #16]
 8005d6a:	b530      	push	{r4, r5, lr}
 8005d6c:	1a80      	subs	r0, r0, r2
 8005d6e:	d10e      	bne.n	8005d8e <__mcmp+0x2a>
 8005d70:	3314      	adds	r3, #20
 8005d72:	3114      	adds	r1, #20
 8005d74:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005d78:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005d7c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005d80:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005d84:	4295      	cmp	r5, r2
 8005d86:	d003      	beq.n	8005d90 <__mcmp+0x2c>
 8005d88:	d205      	bcs.n	8005d96 <__mcmp+0x32>
 8005d8a:	f04f 30ff 	mov.w	r0, #4294967295
 8005d8e:	bd30      	pop	{r4, r5, pc}
 8005d90:	42a3      	cmp	r3, r4
 8005d92:	d3f3      	bcc.n	8005d7c <__mcmp+0x18>
 8005d94:	e7fb      	b.n	8005d8e <__mcmp+0x2a>
 8005d96:	2001      	movs	r0, #1
 8005d98:	e7f9      	b.n	8005d8e <__mcmp+0x2a>
	...

08005d9c <__mdiff>:
 8005d9c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005da0:	4689      	mov	r9, r1
 8005da2:	4606      	mov	r6, r0
 8005da4:	4611      	mov	r1, r2
 8005da6:	4648      	mov	r0, r9
 8005da8:	4614      	mov	r4, r2
 8005daa:	f7ff ffdb 	bl	8005d64 <__mcmp>
 8005dae:	1e05      	subs	r5, r0, #0
 8005db0:	d112      	bne.n	8005dd8 <__mdiff+0x3c>
 8005db2:	4629      	mov	r1, r5
 8005db4:	4630      	mov	r0, r6
 8005db6:	f7ff fd5d 	bl	8005874 <_Balloc>
 8005dba:	4602      	mov	r2, r0
 8005dbc:	b928      	cbnz	r0, 8005dca <__mdiff+0x2e>
 8005dbe:	f240 2137 	movw	r1, #567	@ 0x237
 8005dc2:	4b3e      	ldr	r3, [pc, #248]	@ (8005ebc <__mdiff+0x120>)
 8005dc4:	483e      	ldr	r0, [pc, #248]	@ (8005ec0 <__mdiff+0x124>)
 8005dc6:	f000 fb0d 	bl	80063e4 <__assert_func>
 8005dca:	2301      	movs	r3, #1
 8005dcc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005dd0:	4610      	mov	r0, r2
 8005dd2:	b003      	add	sp, #12
 8005dd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005dd8:	bfbc      	itt	lt
 8005dda:	464b      	movlt	r3, r9
 8005ddc:	46a1      	movlt	r9, r4
 8005dde:	4630      	mov	r0, r6
 8005de0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005de4:	bfba      	itte	lt
 8005de6:	461c      	movlt	r4, r3
 8005de8:	2501      	movlt	r5, #1
 8005dea:	2500      	movge	r5, #0
 8005dec:	f7ff fd42 	bl	8005874 <_Balloc>
 8005df0:	4602      	mov	r2, r0
 8005df2:	b918      	cbnz	r0, 8005dfc <__mdiff+0x60>
 8005df4:	f240 2145 	movw	r1, #581	@ 0x245
 8005df8:	4b30      	ldr	r3, [pc, #192]	@ (8005ebc <__mdiff+0x120>)
 8005dfa:	e7e3      	b.n	8005dc4 <__mdiff+0x28>
 8005dfc:	f100 0b14 	add.w	fp, r0, #20
 8005e00:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8005e04:	f109 0310 	add.w	r3, r9, #16
 8005e08:	60c5      	str	r5, [r0, #12]
 8005e0a:	f04f 0c00 	mov.w	ip, #0
 8005e0e:	f109 0514 	add.w	r5, r9, #20
 8005e12:	46d9      	mov	r9, fp
 8005e14:	6926      	ldr	r6, [r4, #16]
 8005e16:	f104 0e14 	add.w	lr, r4, #20
 8005e1a:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8005e1e:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8005e22:	9301      	str	r3, [sp, #4]
 8005e24:	9b01      	ldr	r3, [sp, #4]
 8005e26:	f85e 0b04 	ldr.w	r0, [lr], #4
 8005e2a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8005e2e:	b281      	uxth	r1, r0
 8005e30:	9301      	str	r3, [sp, #4]
 8005e32:	fa1f f38a 	uxth.w	r3, sl
 8005e36:	1a5b      	subs	r3, r3, r1
 8005e38:	0c00      	lsrs	r0, r0, #16
 8005e3a:	4463      	add	r3, ip
 8005e3c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8005e40:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8005e44:	b29b      	uxth	r3, r3
 8005e46:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8005e4a:	4576      	cmp	r6, lr
 8005e4c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005e50:	f849 3b04 	str.w	r3, [r9], #4
 8005e54:	d8e6      	bhi.n	8005e24 <__mdiff+0x88>
 8005e56:	1b33      	subs	r3, r6, r4
 8005e58:	3b15      	subs	r3, #21
 8005e5a:	f023 0303 	bic.w	r3, r3, #3
 8005e5e:	3415      	adds	r4, #21
 8005e60:	3304      	adds	r3, #4
 8005e62:	42a6      	cmp	r6, r4
 8005e64:	bf38      	it	cc
 8005e66:	2304      	movcc	r3, #4
 8005e68:	441d      	add	r5, r3
 8005e6a:	445b      	add	r3, fp
 8005e6c:	461e      	mov	r6, r3
 8005e6e:	462c      	mov	r4, r5
 8005e70:	4544      	cmp	r4, r8
 8005e72:	d30e      	bcc.n	8005e92 <__mdiff+0xf6>
 8005e74:	f108 0103 	add.w	r1, r8, #3
 8005e78:	1b49      	subs	r1, r1, r5
 8005e7a:	f021 0103 	bic.w	r1, r1, #3
 8005e7e:	3d03      	subs	r5, #3
 8005e80:	45a8      	cmp	r8, r5
 8005e82:	bf38      	it	cc
 8005e84:	2100      	movcc	r1, #0
 8005e86:	440b      	add	r3, r1
 8005e88:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005e8c:	b199      	cbz	r1, 8005eb6 <__mdiff+0x11a>
 8005e8e:	6117      	str	r7, [r2, #16]
 8005e90:	e79e      	b.n	8005dd0 <__mdiff+0x34>
 8005e92:	46e6      	mov	lr, ip
 8005e94:	f854 1b04 	ldr.w	r1, [r4], #4
 8005e98:	fa1f fc81 	uxth.w	ip, r1
 8005e9c:	44f4      	add	ip, lr
 8005e9e:	0c08      	lsrs	r0, r1, #16
 8005ea0:	4471      	add	r1, lr
 8005ea2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8005ea6:	b289      	uxth	r1, r1
 8005ea8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8005eac:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005eb0:	f846 1b04 	str.w	r1, [r6], #4
 8005eb4:	e7dc      	b.n	8005e70 <__mdiff+0xd4>
 8005eb6:	3f01      	subs	r7, #1
 8005eb8:	e7e6      	b.n	8005e88 <__mdiff+0xec>
 8005eba:	bf00      	nop
 8005ebc:	08006ba6 	.word	0x08006ba6
 8005ec0:	08006bb7 	.word	0x08006bb7

08005ec4 <__d2b>:
 8005ec4:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8005ec8:	2101      	movs	r1, #1
 8005eca:	4690      	mov	r8, r2
 8005ecc:	4699      	mov	r9, r3
 8005ece:	9e08      	ldr	r6, [sp, #32]
 8005ed0:	f7ff fcd0 	bl	8005874 <_Balloc>
 8005ed4:	4604      	mov	r4, r0
 8005ed6:	b930      	cbnz	r0, 8005ee6 <__d2b+0x22>
 8005ed8:	4602      	mov	r2, r0
 8005eda:	f240 310f 	movw	r1, #783	@ 0x30f
 8005ede:	4b23      	ldr	r3, [pc, #140]	@ (8005f6c <__d2b+0xa8>)
 8005ee0:	4823      	ldr	r0, [pc, #140]	@ (8005f70 <__d2b+0xac>)
 8005ee2:	f000 fa7f 	bl	80063e4 <__assert_func>
 8005ee6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005eea:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005eee:	b10d      	cbz	r5, 8005ef4 <__d2b+0x30>
 8005ef0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005ef4:	9301      	str	r3, [sp, #4]
 8005ef6:	f1b8 0300 	subs.w	r3, r8, #0
 8005efa:	d024      	beq.n	8005f46 <__d2b+0x82>
 8005efc:	4668      	mov	r0, sp
 8005efe:	9300      	str	r3, [sp, #0]
 8005f00:	f7ff fd7f 	bl	8005a02 <__lo0bits>
 8005f04:	e9dd 1200 	ldrd	r1, r2, [sp]
 8005f08:	b1d8      	cbz	r0, 8005f42 <__d2b+0x7e>
 8005f0a:	f1c0 0320 	rsb	r3, r0, #32
 8005f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8005f12:	430b      	orrs	r3, r1
 8005f14:	40c2      	lsrs	r2, r0
 8005f16:	6163      	str	r3, [r4, #20]
 8005f18:	9201      	str	r2, [sp, #4]
 8005f1a:	9b01      	ldr	r3, [sp, #4]
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	bf0c      	ite	eq
 8005f20:	2201      	moveq	r2, #1
 8005f22:	2202      	movne	r2, #2
 8005f24:	61a3      	str	r3, [r4, #24]
 8005f26:	6122      	str	r2, [r4, #16]
 8005f28:	b1ad      	cbz	r5, 8005f56 <__d2b+0x92>
 8005f2a:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8005f2e:	4405      	add	r5, r0
 8005f30:	6035      	str	r5, [r6, #0]
 8005f32:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8005f36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f38:	6018      	str	r0, [r3, #0]
 8005f3a:	4620      	mov	r0, r4
 8005f3c:	b002      	add	sp, #8
 8005f3e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8005f42:	6161      	str	r1, [r4, #20]
 8005f44:	e7e9      	b.n	8005f1a <__d2b+0x56>
 8005f46:	a801      	add	r0, sp, #4
 8005f48:	f7ff fd5b 	bl	8005a02 <__lo0bits>
 8005f4c:	9b01      	ldr	r3, [sp, #4]
 8005f4e:	2201      	movs	r2, #1
 8005f50:	6163      	str	r3, [r4, #20]
 8005f52:	3020      	adds	r0, #32
 8005f54:	e7e7      	b.n	8005f26 <__d2b+0x62>
 8005f56:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8005f5a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005f5e:	6030      	str	r0, [r6, #0]
 8005f60:	6918      	ldr	r0, [r3, #16]
 8005f62:	f7ff fd2f 	bl	80059c4 <__hi0bits>
 8005f66:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005f6a:	e7e4      	b.n	8005f36 <__d2b+0x72>
 8005f6c:	08006ba6 	.word	0x08006ba6
 8005f70:	08006bb7 	.word	0x08006bb7

08005f74 <__ssputs_r>:
 8005f74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f78:	461f      	mov	r7, r3
 8005f7a:	688e      	ldr	r6, [r1, #8]
 8005f7c:	4682      	mov	sl, r0
 8005f7e:	42be      	cmp	r6, r7
 8005f80:	460c      	mov	r4, r1
 8005f82:	4690      	mov	r8, r2
 8005f84:	680b      	ldr	r3, [r1, #0]
 8005f86:	d82d      	bhi.n	8005fe4 <__ssputs_r+0x70>
 8005f88:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005f8c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005f90:	d026      	beq.n	8005fe0 <__ssputs_r+0x6c>
 8005f92:	6965      	ldr	r5, [r4, #20]
 8005f94:	6909      	ldr	r1, [r1, #16]
 8005f96:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005f9a:	eba3 0901 	sub.w	r9, r3, r1
 8005f9e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005fa2:	1c7b      	adds	r3, r7, #1
 8005fa4:	444b      	add	r3, r9
 8005fa6:	106d      	asrs	r5, r5, #1
 8005fa8:	429d      	cmp	r5, r3
 8005faa:	bf38      	it	cc
 8005fac:	461d      	movcc	r5, r3
 8005fae:	0553      	lsls	r3, r2, #21
 8005fb0:	d527      	bpl.n	8006002 <__ssputs_r+0x8e>
 8005fb2:	4629      	mov	r1, r5
 8005fb4:	f7ff fbd2 	bl	800575c <_malloc_r>
 8005fb8:	4606      	mov	r6, r0
 8005fba:	b360      	cbz	r0, 8006016 <__ssputs_r+0xa2>
 8005fbc:	464a      	mov	r2, r9
 8005fbe:	6921      	ldr	r1, [r4, #16]
 8005fc0:	f000 fa02 	bl	80063c8 <memcpy>
 8005fc4:	89a3      	ldrh	r3, [r4, #12]
 8005fc6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005fca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005fce:	81a3      	strh	r3, [r4, #12]
 8005fd0:	6126      	str	r6, [r4, #16]
 8005fd2:	444e      	add	r6, r9
 8005fd4:	6026      	str	r6, [r4, #0]
 8005fd6:	463e      	mov	r6, r7
 8005fd8:	6165      	str	r5, [r4, #20]
 8005fda:	eba5 0509 	sub.w	r5, r5, r9
 8005fde:	60a5      	str	r5, [r4, #8]
 8005fe0:	42be      	cmp	r6, r7
 8005fe2:	d900      	bls.n	8005fe6 <__ssputs_r+0x72>
 8005fe4:	463e      	mov	r6, r7
 8005fe6:	4632      	mov	r2, r6
 8005fe8:	4641      	mov	r1, r8
 8005fea:	6820      	ldr	r0, [r4, #0]
 8005fec:	f000 f9c2 	bl	8006374 <memmove>
 8005ff0:	2000      	movs	r0, #0
 8005ff2:	68a3      	ldr	r3, [r4, #8]
 8005ff4:	1b9b      	subs	r3, r3, r6
 8005ff6:	60a3      	str	r3, [r4, #8]
 8005ff8:	6823      	ldr	r3, [r4, #0]
 8005ffa:	4433      	add	r3, r6
 8005ffc:	6023      	str	r3, [r4, #0]
 8005ffe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006002:	462a      	mov	r2, r5
 8006004:	f000 fa32 	bl	800646c <_realloc_r>
 8006008:	4606      	mov	r6, r0
 800600a:	2800      	cmp	r0, #0
 800600c:	d1e0      	bne.n	8005fd0 <__ssputs_r+0x5c>
 800600e:	4650      	mov	r0, sl
 8006010:	6921      	ldr	r1, [r4, #16]
 8006012:	f7ff fb31 	bl	8005678 <_free_r>
 8006016:	230c      	movs	r3, #12
 8006018:	f8ca 3000 	str.w	r3, [sl]
 800601c:	89a3      	ldrh	r3, [r4, #12]
 800601e:	f04f 30ff 	mov.w	r0, #4294967295
 8006022:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006026:	81a3      	strh	r3, [r4, #12]
 8006028:	e7e9      	b.n	8005ffe <__ssputs_r+0x8a>
	...

0800602c <_svfiprintf_r>:
 800602c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006030:	4698      	mov	r8, r3
 8006032:	898b      	ldrh	r3, [r1, #12]
 8006034:	4607      	mov	r7, r0
 8006036:	061b      	lsls	r3, r3, #24
 8006038:	460d      	mov	r5, r1
 800603a:	4614      	mov	r4, r2
 800603c:	b09d      	sub	sp, #116	@ 0x74
 800603e:	d510      	bpl.n	8006062 <_svfiprintf_r+0x36>
 8006040:	690b      	ldr	r3, [r1, #16]
 8006042:	b973      	cbnz	r3, 8006062 <_svfiprintf_r+0x36>
 8006044:	2140      	movs	r1, #64	@ 0x40
 8006046:	f7ff fb89 	bl	800575c <_malloc_r>
 800604a:	6028      	str	r0, [r5, #0]
 800604c:	6128      	str	r0, [r5, #16]
 800604e:	b930      	cbnz	r0, 800605e <_svfiprintf_r+0x32>
 8006050:	230c      	movs	r3, #12
 8006052:	603b      	str	r3, [r7, #0]
 8006054:	f04f 30ff 	mov.w	r0, #4294967295
 8006058:	b01d      	add	sp, #116	@ 0x74
 800605a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800605e:	2340      	movs	r3, #64	@ 0x40
 8006060:	616b      	str	r3, [r5, #20]
 8006062:	2300      	movs	r3, #0
 8006064:	9309      	str	r3, [sp, #36]	@ 0x24
 8006066:	2320      	movs	r3, #32
 8006068:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800606c:	2330      	movs	r3, #48	@ 0x30
 800606e:	f04f 0901 	mov.w	r9, #1
 8006072:	f8cd 800c 	str.w	r8, [sp, #12]
 8006076:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8006210 <_svfiprintf_r+0x1e4>
 800607a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800607e:	4623      	mov	r3, r4
 8006080:	469a      	mov	sl, r3
 8006082:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006086:	b10a      	cbz	r2, 800608c <_svfiprintf_r+0x60>
 8006088:	2a25      	cmp	r2, #37	@ 0x25
 800608a:	d1f9      	bne.n	8006080 <_svfiprintf_r+0x54>
 800608c:	ebba 0b04 	subs.w	fp, sl, r4
 8006090:	d00b      	beq.n	80060aa <_svfiprintf_r+0x7e>
 8006092:	465b      	mov	r3, fp
 8006094:	4622      	mov	r2, r4
 8006096:	4629      	mov	r1, r5
 8006098:	4638      	mov	r0, r7
 800609a:	f7ff ff6b 	bl	8005f74 <__ssputs_r>
 800609e:	3001      	adds	r0, #1
 80060a0:	f000 80a7 	beq.w	80061f2 <_svfiprintf_r+0x1c6>
 80060a4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80060a6:	445a      	add	r2, fp
 80060a8:	9209      	str	r2, [sp, #36]	@ 0x24
 80060aa:	f89a 3000 	ldrb.w	r3, [sl]
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	f000 809f 	beq.w	80061f2 <_svfiprintf_r+0x1c6>
 80060b4:	2300      	movs	r3, #0
 80060b6:	f04f 32ff 	mov.w	r2, #4294967295
 80060ba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80060be:	f10a 0a01 	add.w	sl, sl, #1
 80060c2:	9304      	str	r3, [sp, #16]
 80060c4:	9307      	str	r3, [sp, #28]
 80060c6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80060ca:	931a      	str	r3, [sp, #104]	@ 0x68
 80060cc:	4654      	mov	r4, sl
 80060ce:	2205      	movs	r2, #5
 80060d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80060d4:	484e      	ldr	r0, [pc, #312]	@ (8006210 <_svfiprintf_r+0x1e4>)
 80060d6:	f7fe fc6e 	bl	80049b6 <memchr>
 80060da:	9a04      	ldr	r2, [sp, #16]
 80060dc:	b9d8      	cbnz	r0, 8006116 <_svfiprintf_r+0xea>
 80060de:	06d0      	lsls	r0, r2, #27
 80060e0:	bf44      	itt	mi
 80060e2:	2320      	movmi	r3, #32
 80060e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80060e8:	0711      	lsls	r1, r2, #28
 80060ea:	bf44      	itt	mi
 80060ec:	232b      	movmi	r3, #43	@ 0x2b
 80060ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80060f2:	f89a 3000 	ldrb.w	r3, [sl]
 80060f6:	2b2a      	cmp	r3, #42	@ 0x2a
 80060f8:	d015      	beq.n	8006126 <_svfiprintf_r+0xfa>
 80060fa:	4654      	mov	r4, sl
 80060fc:	2000      	movs	r0, #0
 80060fe:	f04f 0c0a 	mov.w	ip, #10
 8006102:	9a07      	ldr	r2, [sp, #28]
 8006104:	4621      	mov	r1, r4
 8006106:	f811 3b01 	ldrb.w	r3, [r1], #1
 800610a:	3b30      	subs	r3, #48	@ 0x30
 800610c:	2b09      	cmp	r3, #9
 800610e:	d94b      	bls.n	80061a8 <_svfiprintf_r+0x17c>
 8006110:	b1b0      	cbz	r0, 8006140 <_svfiprintf_r+0x114>
 8006112:	9207      	str	r2, [sp, #28]
 8006114:	e014      	b.n	8006140 <_svfiprintf_r+0x114>
 8006116:	eba0 0308 	sub.w	r3, r0, r8
 800611a:	fa09 f303 	lsl.w	r3, r9, r3
 800611e:	4313      	orrs	r3, r2
 8006120:	46a2      	mov	sl, r4
 8006122:	9304      	str	r3, [sp, #16]
 8006124:	e7d2      	b.n	80060cc <_svfiprintf_r+0xa0>
 8006126:	9b03      	ldr	r3, [sp, #12]
 8006128:	1d19      	adds	r1, r3, #4
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	9103      	str	r1, [sp, #12]
 800612e:	2b00      	cmp	r3, #0
 8006130:	bfbb      	ittet	lt
 8006132:	425b      	neglt	r3, r3
 8006134:	f042 0202 	orrlt.w	r2, r2, #2
 8006138:	9307      	strge	r3, [sp, #28]
 800613a:	9307      	strlt	r3, [sp, #28]
 800613c:	bfb8      	it	lt
 800613e:	9204      	strlt	r2, [sp, #16]
 8006140:	7823      	ldrb	r3, [r4, #0]
 8006142:	2b2e      	cmp	r3, #46	@ 0x2e
 8006144:	d10a      	bne.n	800615c <_svfiprintf_r+0x130>
 8006146:	7863      	ldrb	r3, [r4, #1]
 8006148:	2b2a      	cmp	r3, #42	@ 0x2a
 800614a:	d132      	bne.n	80061b2 <_svfiprintf_r+0x186>
 800614c:	9b03      	ldr	r3, [sp, #12]
 800614e:	3402      	adds	r4, #2
 8006150:	1d1a      	adds	r2, r3, #4
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	9203      	str	r2, [sp, #12]
 8006156:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800615a:	9305      	str	r3, [sp, #20]
 800615c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8006214 <_svfiprintf_r+0x1e8>
 8006160:	2203      	movs	r2, #3
 8006162:	4650      	mov	r0, sl
 8006164:	7821      	ldrb	r1, [r4, #0]
 8006166:	f7fe fc26 	bl	80049b6 <memchr>
 800616a:	b138      	cbz	r0, 800617c <_svfiprintf_r+0x150>
 800616c:	2240      	movs	r2, #64	@ 0x40
 800616e:	9b04      	ldr	r3, [sp, #16]
 8006170:	eba0 000a 	sub.w	r0, r0, sl
 8006174:	4082      	lsls	r2, r0
 8006176:	4313      	orrs	r3, r2
 8006178:	3401      	adds	r4, #1
 800617a:	9304      	str	r3, [sp, #16]
 800617c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006180:	2206      	movs	r2, #6
 8006182:	4825      	ldr	r0, [pc, #148]	@ (8006218 <_svfiprintf_r+0x1ec>)
 8006184:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006188:	f7fe fc15 	bl	80049b6 <memchr>
 800618c:	2800      	cmp	r0, #0
 800618e:	d036      	beq.n	80061fe <_svfiprintf_r+0x1d2>
 8006190:	4b22      	ldr	r3, [pc, #136]	@ (800621c <_svfiprintf_r+0x1f0>)
 8006192:	bb1b      	cbnz	r3, 80061dc <_svfiprintf_r+0x1b0>
 8006194:	9b03      	ldr	r3, [sp, #12]
 8006196:	3307      	adds	r3, #7
 8006198:	f023 0307 	bic.w	r3, r3, #7
 800619c:	3308      	adds	r3, #8
 800619e:	9303      	str	r3, [sp, #12]
 80061a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061a2:	4433      	add	r3, r6
 80061a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80061a6:	e76a      	b.n	800607e <_svfiprintf_r+0x52>
 80061a8:	460c      	mov	r4, r1
 80061aa:	2001      	movs	r0, #1
 80061ac:	fb0c 3202 	mla	r2, ip, r2, r3
 80061b0:	e7a8      	b.n	8006104 <_svfiprintf_r+0xd8>
 80061b2:	2300      	movs	r3, #0
 80061b4:	f04f 0c0a 	mov.w	ip, #10
 80061b8:	4619      	mov	r1, r3
 80061ba:	3401      	adds	r4, #1
 80061bc:	9305      	str	r3, [sp, #20]
 80061be:	4620      	mov	r0, r4
 80061c0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80061c4:	3a30      	subs	r2, #48	@ 0x30
 80061c6:	2a09      	cmp	r2, #9
 80061c8:	d903      	bls.n	80061d2 <_svfiprintf_r+0x1a6>
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d0c6      	beq.n	800615c <_svfiprintf_r+0x130>
 80061ce:	9105      	str	r1, [sp, #20]
 80061d0:	e7c4      	b.n	800615c <_svfiprintf_r+0x130>
 80061d2:	4604      	mov	r4, r0
 80061d4:	2301      	movs	r3, #1
 80061d6:	fb0c 2101 	mla	r1, ip, r1, r2
 80061da:	e7f0      	b.n	80061be <_svfiprintf_r+0x192>
 80061dc:	ab03      	add	r3, sp, #12
 80061de:	9300      	str	r3, [sp, #0]
 80061e0:	462a      	mov	r2, r5
 80061e2:	4638      	mov	r0, r7
 80061e4:	4b0e      	ldr	r3, [pc, #56]	@ (8006220 <_svfiprintf_r+0x1f4>)
 80061e6:	a904      	add	r1, sp, #16
 80061e8:	f7fd fe82 	bl	8003ef0 <_printf_float>
 80061ec:	1c42      	adds	r2, r0, #1
 80061ee:	4606      	mov	r6, r0
 80061f0:	d1d6      	bne.n	80061a0 <_svfiprintf_r+0x174>
 80061f2:	89ab      	ldrh	r3, [r5, #12]
 80061f4:	065b      	lsls	r3, r3, #25
 80061f6:	f53f af2d 	bmi.w	8006054 <_svfiprintf_r+0x28>
 80061fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80061fc:	e72c      	b.n	8006058 <_svfiprintf_r+0x2c>
 80061fe:	ab03      	add	r3, sp, #12
 8006200:	9300      	str	r3, [sp, #0]
 8006202:	462a      	mov	r2, r5
 8006204:	4638      	mov	r0, r7
 8006206:	4b06      	ldr	r3, [pc, #24]	@ (8006220 <_svfiprintf_r+0x1f4>)
 8006208:	a904      	add	r1, sp, #16
 800620a:	f7fe f90f 	bl	800442c <_printf_i>
 800620e:	e7ed      	b.n	80061ec <_svfiprintf_r+0x1c0>
 8006210:	08006d10 	.word	0x08006d10
 8006214:	08006d16 	.word	0x08006d16
 8006218:	08006d1a 	.word	0x08006d1a
 800621c:	08003ef1 	.word	0x08003ef1
 8006220:	08005f75 	.word	0x08005f75

08006224 <__sflush_r>:
 8006224:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006228:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800622a:	0716      	lsls	r6, r2, #28
 800622c:	4605      	mov	r5, r0
 800622e:	460c      	mov	r4, r1
 8006230:	d454      	bmi.n	80062dc <__sflush_r+0xb8>
 8006232:	684b      	ldr	r3, [r1, #4]
 8006234:	2b00      	cmp	r3, #0
 8006236:	dc02      	bgt.n	800623e <__sflush_r+0x1a>
 8006238:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800623a:	2b00      	cmp	r3, #0
 800623c:	dd48      	ble.n	80062d0 <__sflush_r+0xac>
 800623e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006240:	2e00      	cmp	r6, #0
 8006242:	d045      	beq.n	80062d0 <__sflush_r+0xac>
 8006244:	2300      	movs	r3, #0
 8006246:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800624a:	682f      	ldr	r7, [r5, #0]
 800624c:	6a21      	ldr	r1, [r4, #32]
 800624e:	602b      	str	r3, [r5, #0]
 8006250:	d030      	beq.n	80062b4 <__sflush_r+0x90>
 8006252:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006254:	89a3      	ldrh	r3, [r4, #12]
 8006256:	0759      	lsls	r1, r3, #29
 8006258:	d505      	bpl.n	8006266 <__sflush_r+0x42>
 800625a:	6863      	ldr	r3, [r4, #4]
 800625c:	1ad2      	subs	r2, r2, r3
 800625e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006260:	b10b      	cbz	r3, 8006266 <__sflush_r+0x42>
 8006262:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006264:	1ad2      	subs	r2, r2, r3
 8006266:	2300      	movs	r3, #0
 8006268:	4628      	mov	r0, r5
 800626a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800626c:	6a21      	ldr	r1, [r4, #32]
 800626e:	47b0      	blx	r6
 8006270:	1c43      	adds	r3, r0, #1
 8006272:	89a3      	ldrh	r3, [r4, #12]
 8006274:	d106      	bne.n	8006284 <__sflush_r+0x60>
 8006276:	6829      	ldr	r1, [r5, #0]
 8006278:	291d      	cmp	r1, #29
 800627a:	d82b      	bhi.n	80062d4 <__sflush_r+0xb0>
 800627c:	4a28      	ldr	r2, [pc, #160]	@ (8006320 <__sflush_r+0xfc>)
 800627e:	410a      	asrs	r2, r1
 8006280:	07d6      	lsls	r6, r2, #31
 8006282:	d427      	bmi.n	80062d4 <__sflush_r+0xb0>
 8006284:	2200      	movs	r2, #0
 8006286:	6062      	str	r2, [r4, #4]
 8006288:	6922      	ldr	r2, [r4, #16]
 800628a:	04d9      	lsls	r1, r3, #19
 800628c:	6022      	str	r2, [r4, #0]
 800628e:	d504      	bpl.n	800629a <__sflush_r+0x76>
 8006290:	1c42      	adds	r2, r0, #1
 8006292:	d101      	bne.n	8006298 <__sflush_r+0x74>
 8006294:	682b      	ldr	r3, [r5, #0]
 8006296:	b903      	cbnz	r3, 800629a <__sflush_r+0x76>
 8006298:	6560      	str	r0, [r4, #84]	@ 0x54
 800629a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800629c:	602f      	str	r7, [r5, #0]
 800629e:	b1b9      	cbz	r1, 80062d0 <__sflush_r+0xac>
 80062a0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80062a4:	4299      	cmp	r1, r3
 80062a6:	d002      	beq.n	80062ae <__sflush_r+0x8a>
 80062a8:	4628      	mov	r0, r5
 80062aa:	f7ff f9e5 	bl	8005678 <_free_r>
 80062ae:	2300      	movs	r3, #0
 80062b0:	6363      	str	r3, [r4, #52]	@ 0x34
 80062b2:	e00d      	b.n	80062d0 <__sflush_r+0xac>
 80062b4:	2301      	movs	r3, #1
 80062b6:	4628      	mov	r0, r5
 80062b8:	47b0      	blx	r6
 80062ba:	4602      	mov	r2, r0
 80062bc:	1c50      	adds	r0, r2, #1
 80062be:	d1c9      	bne.n	8006254 <__sflush_r+0x30>
 80062c0:	682b      	ldr	r3, [r5, #0]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d0c6      	beq.n	8006254 <__sflush_r+0x30>
 80062c6:	2b1d      	cmp	r3, #29
 80062c8:	d001      	beq.n	80062ce <__sflush_r+0xaa>
 80062ca:	2b16      	cmp	r3, #22
 80062cc:	d11d      	bne.n	800630a <__sflush_r+0xe6>
 80062ce:	602f      	str	r7, [r5, #0]
 80062d0:	2000      	movs	r0, #0
 80062d2:	e021      	b.n	8006318 <__sflush_r+0xf4>
 80062d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80062d8:	b21b      	sxth	r3, r3
 80062da:	e01a      	b.n	8006312 <__sflush_r+0xee>
 80062dc:	690f      	ldr	r7, [r1, #16]
 80062de:	2f00      	cmp	r7, #0
 80062e0:	d0f6      	beq.n	80062d0 <__sflush_r+0xac>
 80062e2:	0793      	lsls	r3, r2, #30
 80062e4:	bf18      	it	ne
 80062e6:	2300      	movne	r3, #0
 80062e8:	680e      	ldr	r6, [r1, #0]
 80062ea:	bf08      	it	eq
 80062ec:	694b      	ldreq	r3, [r1, #20]
 80062ee:	1bf6      	subs	r6, r6, r7
 80062f0:	600f      	str	r7, [r1, #0]
 80062f2:	608b      	str	r3, [r1, #8]
 80062f4:	2e00      	cmp	r6, #0
 80062f6:	ddeb      	ble.n	80062d0 <__sflush_r+0xac>
 80062f8:	4633      	mov	r3, r6
 80062fa:	463a      	mov	r2, r7
 80062fc:	4628      	mov	r0, r5
 80062fe:	6a21      	ldr	r1, [r4, #32]
 8006300:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8006304:	47e0      	blx	ip
 8006306:	2800      	cmp	r0, #0
 8006308:	dc07      	bgt.n	800631a <__sflush_r+0xf6>
 800630a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800630e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006312:	f04f 30ff 	mov.w	r0, #4294967295
 8006316:	81a3      	strh	r3, [r4, #12]
 8006318:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800631a:	4407      	add	r7, r0
 800631c:	1a36      	subs	r6, r6, r0
 800631e:	e7e9      	b.n	80062f4 <__sflush_r+0xd0>
 8006320:	dfbffffe 	.word	0xdfbffffe

08006324 <_fflush_r>:
 8006324:	b538      	push	{r3, r4, r5, lr}
 8006326:	690b      	ldr	r3, [r1, #16]
 8006328:	4605      	mov	r5, r0
 800632a:	460c      	mov	r4, r1
 800632c:	b913      	cbnz	r3, 8006334 <_fflush_r+0x10>
 800632e:	2500      	movs	r5, #0
 8006330:	4628      	mov	r0, r5
 8006332:	bd38      	pop	{r3, r4, r5, pc}
 8006334:	b118      	cbz	r0, 800633e <_fflush_r+0x1a>
 8006336:	6a03      	ldr	r3, [r0, #32]
 8006338:	b90b      	cbnz	r3, 800633e <_fflush_r+0x1a>
 800633a:	f7fe fa23 	bl	8004784 <__sinit>
 800633e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006342:	2b00      	cmp	r3, #0
 8006344:	d0f3      	beq.n	800632e <_fflush_r+0xa>
 8006346:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006348:	07d0      	lsls	r0, r2, #31
 800634a:	d404      	bmi.n	8006356 <_fflush_r+0x32>
 800634c:	0599      	lsls	r1, r3, #22
 800634e:	d402      	bmi.n	8006356 <_fflush_r+0x32>
 8006350:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006352:	f7fe fb2e 	bl	80049b2 <__retarget_lock_acquire_recursive>
 8006356:	4628      	mov	r0, r5
 8006358:	4621      	mov	r1, r4
 800635a:	f7ff ff63 	bl	8006224 <__sflush_r>
 800635e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006360:	4605      	mov	r5, r0
 8006362:	07da      	lsls	r2, r3, #31
 8006364:	d4e4      	bmi.n	8006330 <_fflush_r+0xc>
 8006366:	89a3      	ldrh	r3, [r4, #12]
 8006368:	059b      	lsls	r3, r3, #22
 800636a:	d4e1      	bmi.n	8006330 <_fflush_r+0xc>
 800636c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800636e:	f7fe fb21 	bl	80049b4 <__retarget_lock_release_recursive>
 8006372:	e7dd      	b.n	8006330 <_fflush_r+0xc>

08006374 <memmove>:
 8006374:	4288      	cmp	r0, r1
 8006376:	b510      	push	{r4, lr}
 8006378:	eb01 0402 	add.w	r4, r1, r2
 800637c:	d902      	bls.n	8006384 <memmove+0x10>
 800637e:	4284      	cmp	r4, r0
 8006380:	4623      	mov	r3, r4
 8006382:	d807      	bhi.n	8006394 <memmove+0x20>
 8006384:	1e43      	subs	r3, r0, #1
 8006386:	42a1      	cmp	r1, r4
 8006388:	d008      	beq.n	800639c <memmove+0x28>
 800638a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800638e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006392:	e7f8      	b.n	8006386 <memmove+0x12>
 8006394:	4601      	mov	r1, r0
 8006396:	4402      	add	r2, r0
 8006398:	428a      	cmp	r2, r1
 800639a:	d100      	bne.n	800639e <memmove+0x2a>
 800639c:	bd10      	pop	{r4, pc}
 800639e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80063a2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80063a6:	e7f7      	b.n	8006398 <memmove+0x24>

080063a8 <_sbrk_r>:
 80063a8:	b538      	push	{r3, r4, r5, lr}
 80063aa:	2300      	movs	r3, #0
 80063ac:	4d05      	ldr	r5, [pc, #20]	@ (80063c4 <_sbrk_r+0x1c>)
 80063ae:	4604      	mov	r4, r0
 80063b0:	4608      	mov	r0, r1
 80063b2:	602b      	str	r3, [r5, #0]
 80063b4:	f7fb fa52 	bl	800185c <_sbrk>
 80063b8:	1c43      	adds	r3, r0, #1
 80063ba:	d102      	bne.n	80063c2 <_sbrk_r+0x1a>
 80063bc:	682b      	ldr	r3, [r5, #0]
 80063be:	b103      	cbz	r3, 80063c2 <_sbrk_r+0x1a>
 80063c0:	6023      	str	r3, [r4, #0]
 80063c2:	bd38      	pop	{r3, r4, r5, pc}
 80063c4:	20000444 	.word	0x20000444

080063c8 <memcpy>:
 80063c8:	440a      	add	r2, r1
 80063ca:	4291      	cmp	r1, r2
 80063cc:	f100 33ff 	add.w	r3, r0, #4294967295
 80063d0:	d100      	bne.n	80063d4 <memcpy+0xc>
 80063d2:	4770      	bx	lr
 80063d4:	b510      	push	{r4, lr}
 80063d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80063da:	4291      	cmp	r1, r2
 80063dc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80063e0:	d1f9      	bne.n	80063d6 <memcpy+0xe>
 80063e2:	bd10      	pop	{r4, pc}

080063e4 <__assert_func>:
 80063e4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80063e6:	4614      	mov	r4, r2
 80063e8:	461a      	mov	r2, r3
 80063ea:	4b09      	ldr	r3, [pc, #36]	@ (8006410 <__assert_func+0x2c>)
 80063ec:	4605      	mov	r5, r0
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	68d8      	ldr	r0, [r3, #12]
 80063f2:	b954      	cbnz	r4, 800640a <__assert_func+0x26>
 80063f4:	4b07      	ldr	r3, [pc, #28]	@ (8006414 <__assert_func+0x30>)
 80063f6:	461c      	mov	r4, r3
 80063f8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80063fc:	9100      	str	r1, [sp, #0]
 80063fe:	462b      	mov	r3, r5
 8006400:	4905      	ldr	r1, [pc, #20]	@ (8006418 <__assert_func+0x34>)
 8006402:	f000 f86f 	bl	80064e4 <fiprintf>
 8006406:	f000 f87f 	bl	8006508 <abort>
 800640a:	4b04      	ldr	r3, [pc, #16]	@ (800641c <__assert_func+0x38>)
 800640c:	e7f4      	b.n	80063f8 <__assert_func+0x14>
 800640e:	bf00      	nop
 8006410:	2000001c 	.word	0x2000001c
 8006414:	08006d66 	.word	0x08006d66
 8006418:	08006d38 	.word	0x08006d38
 800641c:	08006d2b 	.word	0x08006d2b

08006420 <_calloc_r>:
 8006420:	b570      	push	{r4, r5, r6, lr}
 8006422:	fba1 5402 	umull	r5, r4, r1, r2
 8006426:	b93c      	cbnz	r4, 8006438 <_calloc_r+0x18>
 8006428:	4629      	mov	r1, r5
 800642a:	f7ff f997 	bl	800575c <_malloc_r>
 800642e:	4606      	mov	r6, r0
 8006430:	b928      	cbnz	r0, 800643e <_calloc_r+0x1e>
 8006432:	2600      	movs	r6, #0
 8006434:	4630      	mov	r0, r6
 8006436:	bd70      	pop	{r4, r5, r6, pc}
 8006438:	220c      	movs	r2, #12
 800643a:	6002      	str	r2, [r0, #0]
 800643c:	e7f9      	b.n	8006432 <_calloc_r+0x12>
 800643e:	462a      	mov	r2, r5
 8006440:	4621      	mov	r1, r4
 8006442:	f7fe fa38 	bl	80048b6 <memset>
 8006446:	e7f5      	b.n	8006434 <_calloc_r+0x14>

08006448 <__ascii_mbtowc>:
 8006448:	b082      	sub	sp, #8
 800644a:	b901      	cbnz	r1, 800644e <__ascii_mbtowc+0x6>
 800644c:	a901      	add	r1, sp, #4
 800644e:	b142      	cbz	r2, 8006462 <__ascii_mbtowc+0x1a>
 8006450:	b14b      	cbz	r3, 8006466 <__ascii_mbtowc+0x1e>
 8006452:	7813      	ldrb	r3, [r2, #0]
 8006454:	600b      	str	r3, [r1, #0]
 8006456:	7812      	ldrb	r2, [r2, #0]
 8006458:	1e10      	subs	r0, r2, #0
 800645a:	bf18      	it	ne
 800645c:	2001      	movne	r0, #1
 800645e:	b002      	add	sp, #8
 8006460:	4770      	bx	lr
 8006462:	4610      	mov	r0, r2
 8006464:	e7fb      	b.n	800645e <__ascii_mbtowc+0x16>
 8006466:	f06f 0001 	mvn.w	r0, #1
 800646a:	e7f8      	b.n	800645e <__ascii_mbtowc+0x16>

0800646c <_realloc_r>:
 800646c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006470:	4680      	mov	r8, r0
 8006472:	4615      	mov	r5, r2
 8006474:	460c      	mov	r4, r1
 8006476:	b921      	cbnz	r1, 8006482 <_realloc_r+0x16>
 8006478:	4611      	mov	r1, r2
 800647a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800647e:	f7ff b96d 	b.w	800575c <_malloc_r>
 8006482:	b92a      	cbnz	r2, 8006490 <_realloc_r+0x24>
 8006484:	f7ff f8f8 	bl	8005678 <_free_r>
 8006488:	2400      	movs	r4, #0
 800648a:	4620      	mov	r0, r4
 800648c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006490:	f000 f841 	bl	8006516 <_malloc_usable_size_r>
 8006494:	4285      	cmp	r5, r0
 8006496:	4606      	mov	r6, r0
 8006498:	d802      	bhi.n	80064a0 <_realloc_r+0x34>
 800649a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800649e:	d8f4      	bhi.n	800648a <_realloc_r+0x1e>
 80064a0:	4629      	mov	r1, r5
 80064a2:	4640      	mov	r0, r8
 80064a4:	f7ff f95a 	bl	800575c <_malloc_r>
 80064a8:	4607      	mov	r7, r0
 80064aa:	2800      	cmp	r0, #0
 80064ac:	d0ec      	beq.n	8006488 <_realloc_r+0x1c>
 80064ae:	42b5      	cmp	r5, r6
 80064b0:	462a      	mov	r2, r5
 80064b2:	4621      	mov	r1, r4
 80064b4:	bf28      	it	cs
 80064b6:	4632      	movcs	r2, r6
 80064b8:	f7ff ff86 	bl	80063c8 <memcpy>
 80064bc:	4621      	mov	r1, r4
 80064be:	4640      	mov	r0, r8
 80064c0:	f7ff f8da 	bl	8005678 <_free_r>
 80064c4:	463c      	mov	r4, r7
 80064c6:	e7e0      	b.n	800648a <_realloc_r+0x1e>

080064c8 <__ascii_wctomb>:
 80064c8:	4603      	mov	r3, r0
 80064ca:	4608      	mov	r0, r1
 80064cc:	b141      	cbz	r1, 80064e0 <__ascii_wctomb+0x18>
 80064ce:	2aff      	cmp	r2, #255	@ 0xff
 80064d0:	d904      	bls.n	80064dc <__ascii_wctomb+0x14>
 80064d2:	228a      	movs	r2, #138	@ 0x8a
 80064d4:	f04f 30ff 	mov.w	r0, #4294967295
 80064d8:	601a      	str	r2, [r3, #0]
 80064da:	4770      	bx	lr
 80064dc:	2001      	movs	r0, #1
 80064de:	700a      	strb	r2, [r1, #0]
 80064e0:	4770      	bx	lr
	...

080064e4 <fiprintf>:
 80064e4:	b40e      	push	{r1, r2, r3}
 80064e6:	b503      	push	{r0, r1, lr}
 80064e8:	4601      	mov	r1, r0
 80064ea:	ab03      	add	r3, sp, #12
 80064ec:	4805      	ldr	r0, [pc, #20]	@ (8006504 <fiprintf+0x20>)
 80064ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80064f2:	6800      	ldr	r0, [r0, #0]
 80064f4:	9301      	str	r3, [sp, #4]
 80064f6:	f000 f83d 	bl	8006574 <_vfiprintf_r>
 80064fa:	b002      	add	sp, #8
 80064fc:	f85d eb04 	ldr.w	lr, [sp], #4
 8006500:	b003      	add	sp, #12
 8006502:	4770      	bx	lr
 8006504:	2000001c 	.word	0x2000001c

08006508 <abort>:
 8006508:	2006      	movs	r0, #6
 800650a:	b508      	push	{r3, lr}
 800650c:	f000 fa06 	bl	800691c <raise>
 8006510:	2001      	movs	r0, #1
 8006512:	f7fb f92e 	bl	8001772 <_exit>

08006516 <_malloc_usable_size_r>:
 8006516:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800651a:	1f18      	subs	r0, r3, #4
 800651c:	2b00      	cmp	r3, #0
 800651e:	bfbc      	itt	lt
 8006520:	580b      	ldrlt	r3, [r1, r0]
 8006522:	18c0      	addlt	r0, r0, r3
 8006524:	4770      	bx	lr

08006526 <__sfputc_r>:
 8006526:	6893      	ldr	r3, [r2, #8]
 8006528:	b410      	push	{r4}
 800652a:	3b01      	subs	r3, #1
 800652c:	2b00      	cmp	r3, #0
 800652e:	6093      	str	r3, [r2, #8]
 8006530:	da07      	bge.n	8006542 <__sfputc_r+0x1c>
 8006532:	6994      	ldr	r4, [r2, #24]
 8006534:	42a3      	cmp	r3, r4
 8006536:	db01      	blt.n	800653c <__sfputc_r+0x16>
 8006538:	290a      	cmp	r1, #10
 800653a:	d102      	bne.n	8006542 <__sfputc_r+0x1c>
 800653c:	bc10      	pop	{r4}
 800653e:	f000 b931 	b.w	80067a4 <__swbuf_r>
 8006542:	6813      	ldr	r3, [r2, #0]
 8006544:	1c58      	adds	r0, r3, #1
 8006546:	6010      	str	r0, [r2, #0]
 8006548:	7019      	strb	r1, [r3, #0]
 800654a:	4608      	mov	r0, r1
 800654c:	bc10      	pop	{r4}
 800654e:	4770      	bx	lr

08006550 <__sfputs_r>:
 8006550:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006552:	4606      	mov	r6, r0
 8006554:	460f      	mov	r7, r1
 8006556:	4614      	mov	r4, r2
 8006558:	18d5      	adds	r5, r2, r3
 800655a:	42ac      	cmp	r4, r5
 800655c:	d101      	bne.n	8006562 <__sfputs_r+0x12>
 800655e:	2000      	movs	r0, #0
 8006560:	e007      	b.n	8006572 <__sfputs_r+0x22>
 8006562:	463a      	mov	r2, r7
 8006564:	4630      	mov	r0, r6
 8006566:	f814 1b01 	ldrb.w	r1, [r4], #1
 800656a:	f7ff ffdc 	bl	8006526 <__sfputc_r>
 800656e:	1c43      	adds	r3, r0, #1
 8006570:	d1f3      	bne.n	800655a <__sfputs_r+0xa>
 8006572:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006574 <_vfiprintf_r>:
 8006574:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006578:	460d      	mov	r5, r1
 800657a:	4614      	mov	r4, r2
 800657c:	4698      	mov	r8, r3
 800657e:	4606      	mov	r6, r0
 8006580:	b09d      	sub	sp, #116	@ 0x74
 8006582:	b118      	cbz	r0, 800658c <_vfiprintf_r+0x18>
 8006584:	6a03      	ldr	r3, [r0, #32]
 8006586:	b90b      	cbnz	r3, 800658c <_vfiprintf_r+0x18>
 8006588:	f7fe f8fc 	bl	8004784 <__sinit>
 800658c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800658e:	07d9      	lsls	r1, r3, #31
 8006590:	d405      	bmi.n	800659e <_vfiprintf_r+0x2a>
 8006592:	89ab      	ldrh	r3, [r5, #12]
 8006594:	059a      	lsls	r2, r3, #22
 8006596:	d402      	bmi.n	800659e <_vfiprintf_r+0x2a>
 8006598:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800659a:	f7fe fa0a 	bl	80049b2 <__retarget_lock_acquire_recursive>
 800659e:	89ab      	ldrh	r3, [r5, #12]
 80065a0:	071b      	lsls	r3, r3, #28
 80065a2:	d501      	bpl.n	80065a8 <_vfiprintf_r+0x34>
 80065a4:	692b      	ldr	r3, [r5, #16]
 80065a6:	b99b      	cbnz	r3, 80065d0 <_vfiprintf_r+0x5c>
 80065a8:	4629      	mov	r1, r5
 80065aa:	4630      	mov	r0, r6
 80065ac:	f000 f938 	bl	8006820 <__swsetup_r>
 80065b0:	b170      	cbz	r0, 80065d0 <_vfiprintf_r+0x5c>
 80065b2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80065b4:	07dc      	lsls	r4, r3, #31
 80065b6:	d504      	bpl.n	80065c2 <_vfiprintf_r+0x4e>
 80065b8:	f04f 30ff 	mov.w	r0, #4294967295
 80065bc:	b01d      	add	sp, #116	@ 0x74
 80065be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065c2:	89ab      	ldrh	r3, [r5, #12]
 80065c4:	0598      	lsls	r0, r3, #22
 80065c6:	d4f7      	bmi.n	80065b8 <_vfiprintf_r+0x44>
 80065c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80065ca:	f7fe f9f3 	bl	80049b4 <__retarget_lock_release_recursive>
 80065ce:	e7f3      	b.n	80065b8 <_vfiprintf_r+0x44>
 80065d0:	2300      	movs	r3, #0
 80065d2:	9309      	str	r3, [sp, #36]	@ 0x24
 80065d4:	2320      	movs	r3, #32
 80065d6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80065da:	2330      	movs	r3, #48	@ 0x30
 80065dc:	f04f 0901 	mov.w	r9, #1
 80065e0:	f8cd 800c 	str.w	r8, [sp, #12]
 80065e4:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8006790 <_vfiprintf_r+0x21c>
 80065e8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80065ec:	4623      	mov	r3, r4
 80065ee:	469a      	mov	sl, r3
 80065f0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80065f4:	b10a      	cbz	r2, 80065fa <_vfiprintf_r+0x86>
 80065f6:	2a25      	cmp	r2, #37	@ 0x25
 80065f8:	d1f9      	bne.n	80065ee <_vfiprintf_r+0x7a>
 80065fa:	ebba 0b04 	subs.w	fp, sl, r4
 80065fe:	d00b      	beq.n	8006618 <_vfiprintf_r+0xa4>
 8006600:	465b      	mov	r3, fp
 8006602:	4622      	mov	r2, r4
 8006604:	4629      	mov	r1, r5
 8006606:	4630      	mov	r0, r6
 8006608:	f7ff ffa2 	bl	8006550 <__sfputs_r>
 800660c:	3001      	adds	r0, #1
 800660e:	f000 80a7 	beq.w	8006760 <_vfiprintf_r+0x1ec>
 8006612:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006614:	445a      	add	r2, fp
 8006616:	9209      	str	r2, [sp, #36]	@ 0x24
 8006618:	f89a 3000 	ldrb.w	r3, [sl]
 800661c:	2b00      	cmp	r3, #0
 800661e:	f000 809f 	beq.w	8006760 <_vfiprintf_r+0x1ec>
 8006622:	2300      	movs	r3, #0
 8006624:	f04f 32ff 	mov.w	r2, #4294967295
 8006628:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800662c:	f10a 0a01 	add.w	sl, sl, #1
 8006630:	9304      	str	r3, [sp, #16]
 8006632:	9307      	str	r3, [sp, #28]
 8006634:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006638:	931a      	str	r3, [sp, #104]	@ 0x68
 800663a:	4654      	mov	r4, sl
 800663c:	2205      	movs	r2, #5
 800663e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006642:	4853      	ldr	r0, [pc, #332]	@ (8006790 <_vfiprintf_r+0x21c>)
 8006644:	f7fe f9b7 	bl	80049b6 <memchr>
 8006648:	9a04      	ldr	r2, [sp, #16]
 800664a:	b9d8      	cbnz	r0, 8006684 <_vfiprintf_r+0x110>
 800664c:	06d1      	lsls	r1, r2, #27
 800664e:	bf44      	itt	mi
 8006650:	2320      	movmi	r3, #32
 8006652:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006656:	0713      	lsls	r3, r2, #28
 8006658:	bf44      	itt	mi
 800665a:	232b      	movmi	r3, #43	@ 0x2b
 800665c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006660:	f89a 3000 	ldrb.w	r3, [sl]
 8006664:	2b2a      	cmp	r3, #42	@ 0x2a
 8006666:	d015      	beq.n	8006694 <_vfiprintf_r+0x120>
 8006668:	4654      	mov	r4, sl
 800666a:	2000      	movs	r0, #0
 800666c:	f04f 0c0a 	mov.w	ip, #10
 8006670:	9a07      	ldr	r2, [sp, #28]
 8006672:	4621      	mov	r1, r4
 8006674:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006678:	3b30      	subs	r3, #48	@ 0x30
 800667a:	2b09      	cmp	r3, #9
 800667c:	d94b      	bls.n	8006716 <_vfiprintf_r+0x1a2>
 800667e:	b1b0      	cbz	r0, 80066ae <_vfiprintf_r+0x13a>
 8006680:	9207      	str	r2, [sp, #28]
 8006682:	e014      	b.n	80066ae <_vfiprintf_r+0x13a>
 8006684:	eba0 0308 	sub.w	r3, r0, r8
 8006688:	fa09 f303 	lsl.w	r3, r9, r3
 800668c:	4313      	orrs	r3, r2
 800668e:	46a2      	mov	sl, r4
 8006690:	9304      	str	r3, [sp, #16]
 8006692:	e7d2      	b.n	800663a <_vfiprintf_r+0xc6>
 8006694:	9b03      	ldr	r3, [sp, #12]
 8006696:	1d19      	adds	r1, r3, #4
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	9103      	str	r1, [sp, #12]
 800669c:	2b00      	cmp	r3, #0
 800669e:	bfbb      	ittet	lt
 80066a0:	425b      	neglt	r3, r3
 80066a2:	f042 0202 	orrlt.w	r2, r2, #2
 80066a6:	9307      	strge	r3, [sp, #28]
 80066a8:	9307      	strlt	r3, [sp, #28]
 80066aa:	bfb8      	it	lt
 80066ac:	9204      	strlt	r2, [sp, #16]
 80066ae:	7823      	ldrb	r3, [r4, #0]
 80066b0:	2b2e      	cmp	r3, #46	@ 0x2e
 80066b2:	d10a      	bne.n	80066ca <_vfiprintf_r+0x156>
 80066b4:	7863      	ldrb	r3, [r4, #1]
 80066b6:	2b2a      	cmp	r3, #42	@ 0x2a
 80066b8:	d132      	bne.n	8006720 <_vfiprintf_r+0x1ac>
 80066ba:	9b03      	ldr	r3, [sp, #12]
 80066bc:	3402      	adds	r4, #2
 80066be:	1d1a      	adds	r2, r3, #4
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	9203      	str	r2, [sp, #12]
 80066c4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80066c8:	9305      	str	r3, [sp, #20]
 80066ca:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8006794 <_vfiprintf_r+0x220>
 80066ce:	2203      	movs	r2, #3
 80066d0:	4650      	mov	r0, sl
 80066d2:	7821      	ldrb	r1, [r4, #0]
 80066d4:	f7fe f96f 	bl	80049b6 <memchr>
 80066d8:	b138      	cbz	r0, 80066ea <_vfiprintf_r+0x176>
 80066da:	2240      	movs	r2, #64	@ 0x40
 80066dc:	9b04      	ldr	r3, [sp, #16]
 80066de:	eba0 000a 	sub.w	r0, r0, sl
 80066e2:	4082      	lsls	r2, r0
 80066e4:	4313      	orrs	r3, r2
 80066e6:	3401      	adds	r4, #1
 80066e8:	9304      	str	r3, [sp, #16]
 80066ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80066ee:	2206      	movs	r2, #6
 80066f0:	4829      	ldr	r0, [pc, #164]	@ (8006798 <_vfiprintf_r+0x224>)
 80066f2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80066f6:	f7fe f95e 	bl	80049b6 <memchr>
 80066fa:	2800      	cmp	r0, #0
 80066fc:	d03f      	beq.n	800677e <_vfiprintf_r+0x20a>
 80066fe:	4b27      	ldr	r3, [pc, #156]	@ (800679c <_vfiprintf_r+0x228>)
 8006700:	bb1b      	cbnz	r3, 800674a <_vfiprintf_r+0x1d6>
 8006702:	9b03      	ldr	r3, [sp, #12]
 8006704:	3307      	adds	r3, #7
 8006706:	f023 0307 	bic.w	r3, r3, #7
 800670a:	3308      	adds	r3, #8
 800670c:	9303      	str	r3, [sp, #12]
 800670e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006710:	443b      	add	r3, r7
 8006712:	9309      	str	r3, [sp, #36]	@ 0x24
 8006714:	e76a      	b.n	80065ec <_vfiprintf_r+0x78>
 8006716:	460c      	mov	r4, r1
 8006718:	2001      	movs	r0, #1
 800671a:	fb0c 3202 	mla	r2, ip, r2, r3
 800671e:	e7a8      	b.n	8006672 <_vfiprintf_r+0xfe>
 8006720:	2300      	movs	r3, #0
 8006722:	f04f 0c0a 	mov.w	ip, #10
 8006726:	4619      	mov	r1, r3
 8006728:	3401      	adds	r4, #1
 800672a:	9305      	str	r3, [sp, #20]
 800672c:	4620      	mov	r0, r4
 800672e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006732:	3a30      	subs	r2, #48	@ 0x30
 8006734:	2a09      	cmp	r2, #9
 8006736:	d903      	bls.n	8006740 <_vfiprintf_r+0x1cc>
 8006738:	2b00      	cmp	r3, #0
 800673a:	d0c6      	beq.n	80066ca <_vfiprintf_r+0x156>
 800673c:	9105      	str	r1, [sp, #20]
 800673e:	e7c4      	b.n	80066ca <_vfiprintf_r+0x156>
 8006740:	4604      	mov	r4, r0
 8006742:	2301      	movs	r3, #1
 8006744:	fb0c 2101 	mla	r1, ip, r1, r2
 8006748:	e7f0      	b.n	800672c <_vfiprintf_r+0x1b8>
 800674a:	ab03      	add	r3, sp, #12
 800674c:	9300      	str	r3, [sp, #0]
 800674e:	462a      	mov	r2, r5
 8006750:	4630      	mov	r0, r6
 8006752:	4b13      	ldr	r3, [pc, #76]	@ (80067a0 <_vfiprintf_r+0x22c>)
 8006754:	a904      	add	r1, sp, #16
 8006756:	f7fd fbcb 	bl	8003ef0 <_printf_float>
 800675a:	4607      	mov	r7, r0
 800675c:	1c78      	adds	r0, r7, #1
 800675e:	d1d6      	bne.n	800670e <_vfiprintf_r+0x19a>
 8006760:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006762:	07d9      	lsls	r1, r3, #31
 8006764:	d405      	bmi.n	8006772 <_vfiprintf_r+0x1fe>
 8006766:	89ab      	ldrh	r3, [r5, #12]
 8006768:	059a      	lsls	r2, r3, #22
 800676a:	d402      	bmi.n	8006772 <_vfiprintf_r+0x1fe>
 800676c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800676e:	f7fe f921 	bl	80049b4 <__retarget_lock_release_recursive>
 8006772:	89ab      	ldrh	r3, [r5, #12]
 8006774:	065b      	lsls	r3, r3, #25
 8006776:	f53f af1f 	bmi.w	80065b8 <_vfiprintf_r+0x44>
 800677a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800677c:	e71e      	b.n	80065bc <_vfiprintf_r+0x48>
 800677e:	ab03      	add	r3, sp, #12
 8006780:	9300      	str	r3, [sp, #0]
 8006782:	462a      	mov	r2, r5
 8006784:	4630      	mov	r0, r6
 8006786:	4b06      	ldr	r3, [pc, #24]	@ (80067a0 <_vfiprintf_r+0x22c>)
 8006788:	a904      	add	r1, sp, #16
 800678a:	f7fd fe4f 	bl	800442c <_printf_i>
 800678e:	e7e4      	b.n	800675a <_vfiprintf_r+0x1e6>
 8006790:	08006d10 	.word	0x08006d10
 8006794:	08006d16 	.word	0x08006d16
 8006798:	08006d1a 	.word	0x08006d1a
 800679c:	08003ef1 	.word	0x08003ef1
 80067a0:	08006551 	.word	0x08006551

080067a4 <__swbuf_r>:
 80067a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067a6:	460e      	mov	r6, r1
 80067a8:	4614      	mov	r4, r2
 80067aa:	4605      	mov	r5, r0
 80067ac:	b118      	cbz	r0, 80067b6 <__swbuf_r+0x12>
 80067ae:	6a03      	ldr	r3, [r0, #32]
 80067b0:	b90b      	cbnz	r3, 80067b6 <__swbuf_r+0x12>
 80067b2:	f7fd ffe7 	bl	8004784 <__sinit>
 80067b6:	69a3      	ldr	r3, [r4, #24]
 80067b8:	60a3      	str	r3, [r4, #8]
 80067ba:	89a3      	ldrh	r3, [r4, #12]
 80067bc:	071a      	lsls	r2, r3, #28
 80067be:	d501      	bpl.n	80067c4 <__swbuf_r+0x20>
 80067c0:	6923      	ldr	r3, [r4, #16]
 80067c2:	b943      	cbnz	r3, 80067d6 <__swbuf_r+0x32>
 80067c4:	4621      	mov	r1, r4
 80067c6:	4628      	mov	r0, r5
 80067c8:	f000 f82a 	bl	8006820 <__swsetup_r>
 80067cc:	b118      	cbz	r0, 80067d6 <__swbuf_r+0x32>
 80067ce:	f04f 37ff 	mov.w	r7, #4294967295
 80067d2:	4638      	mov	r0, r7
 80067d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80067d6:	6823      	ldr	r3, [r4, #0]
 80067d8:	6922      	ldr	r2, [r4, #16]
 80067da:	b2f6      	uxtb	r6, r6
 80067dc:	1a98      	subs	r0, r3, r2
 80067de:	6963      	ldr	r3, [r4, #20]
 80067e0:	4637      	mov	r7, r6
 80067e2:	4283      	cmp	r3, r0
 80067e4:	dc05      	bgt.n	80067f2 <__swbuf_r+0x4e>
 80067e6:	4621      	mov	r1, r4
 80067e8:	4628      	mov	r0, r5
 80067ea:	f7ff fd9b 	bl	8006324 <_fflush_r>
 80067ee:	2800      	cmp	r0, #0
 80067f0:	d1ed      	bne.n	80067ce <__swbuf_r+0x2a>
 80067f2:	68a3      	ldr	r3, [r4, #8]
 80067f4:	3b01      	subs	r3, #1
 80067f6:	60a3      	str	r3, [r4, #8]
 80067f8:	6823      	ldr	r3, [r4, #0]
 80067fa:	1c5a      	adds	r2, r3, #1
 80067fc:	6022      	str	r2, [r4, #0]
 80067fe:	701e      	strb	r6, [r3, #0]
 8006800:	6962      	ldr	r2, [r4, #20]
 8006802:	1c43      	adds	r3, r0, #1
 8006804:	429a      	cmp	r2, r3
 8006806:	d004      	beq.n	8006812 <__swbuf_r+0x6e>
 8006808:	89a3      	ldrh	r3, [r4, #12]
 800680a:	07db      	lsls	r3, r3, #31
 800680c:	d5e1      	bpl.n	80067d2 <__swbuf_r+0x2e>
 800680e:	2e0a      	cmp	r6, #10
 8006810:	d1df      	bne.n	80067d2 <__swbuf_r+0x2e>
 8006812:	4621      	mov	r1, r4
 8006814:	4628      	mov	r0, r5
 8006816:	f7ff fd85 	bl	8006324 <_fflush_r>
 800681a:	2800      	cmp	r0, #0
 800681c:	d0d9      	beq.n	80067d2 <__swbuf_r+0x2e>
 800681e:	e7d6      	b.n	80067ce <__swbuf_r+0x2a>

08006820 <__swsetup_r>:
 8006820:	b538      	push	{r3, r4, r5, lr}
 8006822:	4b29      	ldr	r3, [pc, #164]	@ (80068c8 <__swsetup_r+0xa8>)
 8006824:	4605      	mov	r5, r0
 8006826:	6818      	ldr	r0, [r3, #0]
 8006828:	460c      	mov	r4, r1
 800682a:	b118      	cbz	r0, 8006834 <__swsetup_r+0x14>
 800682c:	6a03      	ldr	r3, [r0, #32]
 800682e:	b90b      	cbnz	r3, 8006834 <__swsetup_r+0x14>
 8006830:	f7fd ffa8 	bl	8004784 <__sinit>
 8006834:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006838:	0719      	lsls	r1, r3, #28
 800683a:	d422      	bmi.n	8006882 <__swsetup_r+0x62>
 800683c:	06da      	lsls	r2, r3, #27
 800683e:	d407      	bmi.n	8006850 <__swsetup_r+0x30>
 8006840:	2209      	movs	r2, #9
 8006842:	602a      	str	r2, [r5, #0]
 8006844:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006848:	f04f 30ff 	mov.w	r0, #4294967295
 800684c:	81a3      	strh	r3, [r4, #12]
 800684e:	e033      	b.n	80068b8 <__swsetup_r+0x98>
 8006850:	0758      	lsls	r0, r3, #29
 8006852:	d512      	bpl.n	800687a <__swsetup_r+0x5a>
 8006854:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006856:	b141      	cbz	r1, 800686a <__swsetup_r+0x4a>
 8006858:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800685c:	4299      	cmp	r1, r3
 800685e:	d002      	beq.n	8006866 <__swsetup_r+0x46>
 8006860:	4628      	mov	r0, r5
 8006862:	f7fe ff09 	bl	8005678 <_free_r>
 8006866:	2300      	movs	r3, #0
 8006868:	6363      	str	r3, [r4, #52]	@ 0x34
 800686a:	89a3      	ldrh	r3, [r4, #12]
 800686c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006870:	81a3      	strh	r3, [r4, #12]
 8006872:	2300      	movs	r3, #0
 8006874:	6063      	str	r3, [r4, #4]
 8006876:	6923      	ldr	r3, [r4, #16]
 8006878:	6023      	str	r3, [r4, #0]
 800687a:	89a3      	ldrh	r3, [r4, #12]
 800687c:	f043 0308 	orr.w	r3, r3, #8
 8006880:	81a3      	strh	r3, [r4, #12]
 8006882:	6923      	ldr	r3, [r4, #16]
 8006884:	b94b      	cbnz	r3, 800689a <__swsetup_r+0x7a>
 8006886:	89a3      	ldrh	r3, [r4, #12]
 8006888:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800688c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006890:	d003      	beq.n	800689a <__swsetup_r+0x7a>
 8006892:	4621      	mov	r1, r4
 8006894:	4628      	mov	r0, r5
 8006896:	f000 f882 	bl	800699e <__smakebuf_r>
 800689a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800689e:	f013 0201 	ands.w	r2, r3, #1
 80068a2:	d00a      	beq.n	80068ba <__swsetup_r+0x9a>
 80068a4:	2200      	movs	r2, #0
 80068a6:	60a2      	str	r2, [r4, #8]
 80068a8:	6962      	ldr	r2, [r4, #20]
 80068aa:	4252      	negs	r2, r2
 80068ac:	61a2      	str	r2, [r4, #24]
 80068ae:	6922      	ldr	r2, [r4, #16]
 80068b0:	b942      	cbnz	r2, 80068c4 <__swsetup_r+0xa4>
 80068b2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80068b6:	d1c5      	bne.n	8006844 <__swsetup_r+0x24>
 80068b8:	bd38      	pop	{r3, r4, r5, pc}
 80068ba:	0799      	lsls	r1, r3, #30
 80068bc:	bf58      	it	pl
 80068be:	6962      	ldrpl	r2, [r4, #20]
 80068c0:	60a2      	str	r2, [r4, #8]
 80068c2:	e7f4      	b.n	80068ae <__swsetup_r+0x8e>
 80068c4:	2000      	movs	r0, #0
 80068c6:	e7f7      	b.n	80068b8 <__swsetup_r+0x98>
 80068c8:	2000001c 	.word	0x2000001c

080068cc <_raise_r>:
 80068cc:	291f      	cmp	r1, #31
 80068ce:	b538      	push	{r3, r4, r5, lr}
 80068d0:	4605      	mov	r5, r0
 80068d2:	460c      	mov	r4, r1
 80068d4:	d904      	bls.n	80068e0 <_raise_r+0x14>
 80068d6:	2316      	movs	r3, #22
 80068d8:	6003      	str	r3, [r0, #0]
 80068da:	f04f 30ff 	mov.w	r0, #4294967295
 80068de:	bd38      	pop	{r3, r4, r5, pc}
 80068e0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80068e2:	b112      	cbz	r2, 80068ea <_raise_r+0x1e>
 80068e4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80068e8:	b94b      	cbnz	r3, 80068fe <_raise_r+0x32>
 80068ea:	4628      	mov	r0, r5
 80068ec:	f000 f830 	bl	8006950 <_getpid_r>
 80068f0:	4622      	mov	r2, r4
 80068f2:	4601      	mov	r1, r0
 80068f4:	4628      	mov	r0, r5
 80068f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80068fa:	f000 b817 	b.w	800692c <_kill_r>
 80068fe:	2b01      	cmp	r3, #1
 8006900:	d00a      	beq.n	8006918 <_raise_r+0x4c>
 8006902:	1c59      	adds	r1, r3, #1
 8006904:	d103      	bne.n	800690e <_raise_r+0x42>
 8006906:	2316      	movs	r3, #22
 8006908:	6003      	str	r3, [r0, #0]
 800690a:	2001      	movs	r0, #1
 800690c:	e7e7      	b.n	80068de <_raise_r+0x12>
 800690e:	2100      	movs	r1, #0
 8006910:	4620      	mov	r0, r4
 8006912:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006916:	4798      	blx	r3
 8006918:	2000      	movs	r0, #0
 800691a:	e7e0      	b.n	80068de <_raise_r+0x12>

0800691c <raise>:
 800691c:	4b02      	ldr	r3, [pc, #8]	@ (8006928 <raise+0xc>)
 800691e:	4601      	mov	r1, r0
 8006920:	6818      	ldr	r0, [r3, #0]
 8006922:	f7ff bfd3 	b.w	80068cc <_raise_r>
 8006926:	bf00      	nop
 8006928:	2000001c 	.word	0x2000001c

0800692c <_kill_r>:
 800692c:	b538      	push	{r3, r4, r5, lr}
 800692e:	2300      	movs	r3, #0
 8006930:	4d06      	ldr	r5, [pc, #24]	@ (800694c <_kill_r+0x20>)
 8006932:	4604      	mov	r4, r0
 8006934:	4608      	mov	r0, r1
 8006936:	4611      	mov	r1, r2
 8006938:	602b      	str	r3, [r5, #0]
 800693a:	f7fa ff0a 	bl	8001752 <_kill>
 800693e:	1c43      	adds	r3, r0, #1
 8006940:	d102      	bne.n	8006948 <_kill_r+0x1c>
 8006942:	682b      	ldr	r3, [r5, #0]
 8006944:	b103      	cbz	r3, 8006948 <_kill_r+0x1c>
 8006946:	6023      	str	r3, [r4, #0]
 8006948:	bd38      	pop	{r3, r4, r5, pc}
 800694a:	bf00      	nop
 800694c:	20000444 	.word	0x20000444

08006950 <_getpid_r>:
 8006950:	f7fa bef8 	b.w	8001744 <_getpid>

08006954 <__swhatbuf_r>:
 8006954:	b570      	push	{r4, r5, r6, lr}
 8006956:	460c      	mov	r4, r1
 8006958:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800695c:	4615      	mov	r5, r2
 800695e:	2900      	cmp	r1, #0
 8006960:	461e      	mov	r6, r3
 8006962:	b096      	sub	sp, #88	@ 0x58
 8006964:	da0c      	bge.n	8006980 <__swhatbuf_r+0x2c>
 8006966:	89a3      	ldrh	r3, [r4, #12]
 8006968:	2100      	movs	r1, #0
 800696a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800696e:	bf14      	ite	ne
 8006970:	2340      	movne	r3, #64	@ 0x40
 8006972:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006976:	2000      	movs	r0, #0
 8006978:	6031      	str	r1, [r6, #0]
 800697a:	602b      	str	r3, [r5, #0]
 800697c:	b016      	add	sp, #88	@ 0x58
 800697e:	bd70      	pop	{r4, r5, r6, pc}
 8006980:	466a      	mov	r2, sp
 8006982:	f000 f849 	bl	8006a18 <_fstat_r>
 8006986:	2800      	cmp	r0, #0
 8006988:	dbed      	blt.n	8006966 <__swhatbuf_r+0x12>
 800698a:	9901      	ldr	r1, [sp, #4]
 800698c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006990:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006994:	4259      	negs	r1, r3
 8006996:	4159      	adcs	r1, r3
 8006998:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800699c:	e7eb      	b.n	8006976 <__swhatbuf_r+0x22>

0800699e <__smakebuf_r>:
 800699e:	898b      	ldrh	r3, [r1, #12]
 80069a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80069a2:	079d      	lsls	r5, r3, #30
 80069a4:	4606      	mov	r6, r0
 80069a6:	460c      	mov	r4, r1
 80069a8:	d507      	bpl.n	80069ba <__smakebuf_r+0x1c>
 80069aa:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80069ae:	6023      	str	r3, [r4, #0]
 80069b0:	6123      	str	r3, [r4, #16]
 80069b2:	2301      	movs	r3, #1
 80069b4:	6163      	str	r3, [r4, #20]
 80069b6:	b003      	add	sp, #12
 80069b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80069ba:	466a      	mov	r2, sp
 80069bc:	ab01      	add	r3, sp, #4
 80069be:	f7ff ffc9 	bl	8006954 <__swhatbuf_r>
 80069c2:	9f00      	ldr	r7, [sp, #0]
 80069c4:	4605      	mov	r5, r0
 80069c6:	4639      	mov	r1, r7
 80069c8:	4630      	mov	r0, r6
 80069ca:	f7fe fec7 	bl	800575c <_malloc_r>
 80069ce:	b948      	cbnz	r0, 80069e4 <__smakebuf_r+0x46>
 80069d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80069d4:	059a      	lsls	r2, r3, #22
 80069d6:	d4ee      	bmi.n	80069b6 <__smakebuf_r+0x18>
 80069d8:	f023 0303 	bic.w	r3, r3, #3
 80069dc:	f043 0302 	orr.w	r3, r3, #2
 80069e0:	81a3      	strh	r3, [r4, #12]
 80069e2:	e7e2      	b.n	80069aa <__smakebuf_r+0xc>
 80069e4:	89a3      	ldrh	r3, [r4, #12]
 80069e6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80069ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80069ee:	81a3      	strh	r3, [r4, #12]
 80069f0:	9b01      	ldr	r3, [sp, #4]
 80069f2:	6020      	str	r0, [r4, #0]
 80069f4:	b15b      	cbz	r3, 8006a0e <__smakebuf_r+0x70>
 80069f6:	4630      	mov	r0, r6
 80069f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80069fc:	f000 f81e 	bl	8006a3c <_isatty_r>
 8006a00:	b128      	cbz	r0, 8006a0e <__smakebuf_r+0x70>
 8006a02:	89a3      	ldrh	r3, [r4, #12]
 8006a04:	f023 0303 	bic.w	r3, r3, #3
 8006a08:	f043 0301 	orr.w	r3, r3, #1
 8006a0c:	81a3      	strh	r3, [r4, #12]
 8006a0e:	89a3      	ldrh	r3, [r4, #12]
 8006a10:	431d      	orrs	r5, r3
 8006a12:	81a5      	strh	r5, [r4, #12]
 8006a14:	e7cf      	b.n	80069b6 <__smakebuf_r+0x18>
	...

08006a18 <_fstat_r>:
 8006a18:	b538      	push	{r3, r4, r5, lr}
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	4d06      	ldr	r5, [pc, #24]	@ (8006a38 <_fstat_r+0x20>)
 8006a1e:	4604      	mov	r4, r0
 8006a20:	4608      	mov	r0, r1
 8006a22:	4611      	mov	r1, r2
 8006a24:	602b      	str	r3, [r5, #0]
 8006a26:	f7fa fef3 	bl	8001810 <_fstat>
 8006a2a:	1c43      	adds	r3, r0, #1
 8006a2c:	d102      	bne.n	8006a34 <_fstat_r+0x1c>
 8006a2e:	682b      	ldr	r3, [r5, #0]
 8006a30:	b103      	cbz	r3, 8006a34 <_fstat_r+0x1c>
 8006a32:	6023      	str	r3, [r4, #0]
 8006a34:	bd38      	pop	{r3, r4, r5, pc}
 8006a36:	bf00      	nop
 8006a38:	20000444 	.word	0x20000444

08006a3c <_isatty_r>:
 8006a3c:	b538      	push	{r3, r4, r5, lr}
 8006a3e:	2300      	movs	r3, #0
 8006a40:	4d05      	ldr	r5, [pc, #20]	@ (8006a58 <_isatty_r+0x1c>)
 8006a42:	4604      	mov	r4, r0
 8006a44:	4608      	mov	r0, r1
 8006a46:	602b      	str	r3, [r5, #0]
 8006a48:	f7fa fef1 	bl	800182e <_isatty>
 8006a4c:	1c43      	adds	r3, r0, #1
 8006a4e:	d102      	bne.n	8006a56 <_isatty_r+0x1a>
 8006a50:	682b      	ldr	r3, [r5, #0]
 8006a52:	b103      	cbz	r3, 8006a56 <_isatty_r+0x1a>
 8006a54:	6023      	str	r3, [r4, #0]
 8006a56:	bd38      	pop	{r3, r4, r5, pc}
 8006a58:	20000444 	.word	0x20000444

08006a5c <_init>:
 8006a5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a5e:	bf00      	nop
 8006a60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a62:	bc08      	pop	{r3}
 8006a64:	469e      	mov	lr, r3
 8006a66:	4770      	bx	lr

08006a68 <_fini>:
 8006a68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a6a:	bf00      	nop
 8006a6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a6e:	bc08      	pop	{r3}
 8006a70:	469e      	mov	lr, r3
 8006a72:	4770      	bx	lr
