// properties generated by our invariant miner
module SignalTracker(
  input   clock,
  input   reset,
  input dut__arb___T_10_0,
  input dut__arb___T_13_0,
  input dut__arb___T_18_0,
  input dut__arb___T_20_0,
  input dut__arb___T_23_0,
  input dut__arb___T_24_0,
  input dut__arb___T_2_0,
  input dut__arb___T_3_0,
  input dut__arb___T_4_0,
  input dut__arb___T_5_0,
  input dut__arb___T_8_0,
  input dut__arb___io_icache_ar_ready_T_0,
  input dut__arb___io_nasti_ar_valid_T_1_0,
  input dut__arb__io_dcache_ar_valid_0,
  input dut__core__ctrl___ctrlSignals_T_11_0,
  input dut__core__ctrl___ctrlSignals_T_13_0,
  input dut__core__ctrl___ctrlSignals_T_15_0,
  input dut__core__ctrl___ctrlSignals_T_17_0,
  input dut__core__ctrl___ctrlSignals_T_19_0,
  input dut__core__ctrl___ctrlSignals_T_1_0,
  input dut__core__ctrl___ctrlSignals_T_21_0,
  input dut__core__ctrl___ctrlSignals_T_23_0,
  input dut__core__ctrl___ctrlSignals_T_25_0,
  input dut__core__ctrl___ctrlSignals_T_27_0,
  input dut__core__ctrl___ctrlSignals_T_29_0,
  input dut__core__ctrl___ctrlSignals_T_31_0,
  input dut__core__ctrl___ctrlSignals_T_33_0,
  input dut__core__ctrl___ctrlSignals_T_35_0,
  input dut__core__ctrl___ctrlSignals_T_37_0,
  input dut__core__ctrl___ctrlSignals_T_39_0,
  input dut__core__ctrl___ctrlSignals_T_3_0,
  input dut__core__ctrl___ctrlSignals_T_41_0,
  input dut__core__ctrl___ctrlSignals_T_43_0,
  input dut__core__ctrl___ctrlSignals_T_45_0,
  input dut__core__ctrl___ctrlSignals_T_47_0,
  input dut__core__ctrl___ctrlSignals_T_49_0,
  input dut__core__ctrl___ctrlSignals_T_51_0,
  input dut__core__ctrl___ctrlSignals_T_53_0,
  input dut__core__ctrl___ctrlSignals_T_55_0,
  input dut__core__ctrl___ctrlSignals_T_57_0,
  input dut__core__ctrl___ctrlSignals_T_59_0,
  input dut__core__ctrl___ctrlSignals_T_5_0,
  input dut__core__ctrl___ctrlSignals_T_61_0,
  input dut__core__ctrl___ctrlSignals_T_63_0,
  input dut__core__ctrl___ctrlSignals_T_65_0,
  input dut__core__ctrl___ctrlSignals_T_67_0,
  input dut__core__ctrl___ctrlSignals_T_69_0,
  input dut__core__ctrl___ctrlSignals_T_71_0,
  input dut__core__ctrl___ctrlSignals_T_73_0,
  input dut__core__ctrl___ctrlSignals_T_75_0,
  input dut__core__ctrl___ctrlSignals_T_77_0,
  input dut__core__ctrl___ctrlSignals_T_79_0,
  input dut__core__ctrl___ctrlSignals_T_7_0,
  input dut__core__ctrl___ctrlSignals_T_81_0,
  input dut__core__ctrl___ctrlSignals_T_83_0,
  input dut__core__ctrl___ctrlSignals_T_85_0,
  input dut__core__ctrl___ctrlSignals_T_87_0,
  input dut__core__ctrl___ctrlSignals_T_89_0,
  input dut__core__ctrl___ctrlSignals_T_91_0,
  input dut__core__ctrl___ctrlSignals_T_93_0,
  input dut__core__ctrl___ctrlSignals_T_95_0,
  input dut__core__ctrl___ctrlSignals_T_97_0,
  input dut__core__ctrl___ctrlSignals_T_9_0,
  input dut__core__dpath___T_4_0,
  input dut__core__dpath___T_6_0,
  input dut__core__dpath___T_7_0,
  input dut__core__dpath___csr_in_T_0,
  input dut__core__dpath___inst_T_2_0,
  input dut__core__dpath___io_dcache_req_bits_mask_T_5_0,
  input dut__core__dpath___io_dcache_req_bits_mask_T_7_0,
  input dut__core__dpath___io_dcache_req_bits_mask_T_9_0,
  input dut__core__dpath___io_icache_req_valid_T_0,
  input dut__core__dpath___load_T_11_0,
  input dut__core__dpath___load_T_13_0,
  input dut__core__dpath___load_T_15_0,
  input dut__core__dpath___load_T_9_0,
  input dut__core__dpath___npc_T_0,
  input dut__core__dpath___npc_T_1_0,
  input dut__core__dpath___npc_T_2_0,
  input dut__core__dpath___npc_T_5_0,
  input dut__core__dpath___regWrite_T_5_0,
  input dut__core__dpath___regWrite_T_7_0,
  input dut__core__dpath___regWrite_T_9_0,
  input dut__core__dpath___rs1_T_0,
  input dut__core__dpath___rs1_T_1_0,
  input dut__core__dpath___rs1hazard_T_2_0,
  input dut__core__dpath___rs2_T_1_0,
  input dut__core__dpath___rs2hazard_T_2_0,
  input dut__core__dpath___stall_T_0,
  input dut__core__dpath___stall_T_1_0,
  input dut__core__dpath__alu___cmp_T_2_0,
  input dut__core__dpath__alu___cmp_T_4_0,
  input dut__core__dpath__alu___out_T_0,
  input dut__core__dpath__alu___out_T_10_0,
  input dut__core__dpath__alu___out_T_12_0,
  input dut__core__dpath__alu___out_T_14_0,
  input dut__core__dpath__alu___out_T_16_0,
  input dut__core__dpath__alu___out_T_1_0,
  input dut__core__dpath__alu___out_T_2_0,
  input dut__core__dpath__alu___out_T_3_0,
  input dut__core__dpath__alu___out_T_4_0,
  input dut__core__dpath__alu___out_T_5_0,
  input dut__core__dpath__alu___out_T_6_0,
  input dut__core__dpath__alu___out_T_7_0,
  input dut__core__dpath__alu___out_T_8_0,
  input dut__core__dpath__alu___out_T_9_0,
  input dut__core__dpath__alu___shin_T_0,
  input dut__core__dpath__alu___sum_T_0,
  input dut__core__dpath__brCond___io_taken_T_0,
  input dut__core__dpath__brCond___io_taken_T_11_0,
  input dut__core__dpath__brCond___io_taken_T_14_0,
  input dut__core__dpath__brCond___io_taken_T_2_0,
  input dut__core__dpath__brCond___io_taken_T_5_0,
  input dut__core__dpath__brCond___io_taken_T_8_0,
  input dut__core__dpath__brCond__eq_0,
  input dut__core__dpath__brCond__ge_0,
  input dut__core__dpath__brCond__geu_0,
  input dut__core__dpath__brCond__isSameSign_0,
  input dut__core__dpath__csr___T_0,
  input dut__core__dpath__csr___T_10_0,
  input dut__core__dpath__csr___T_11_0,
  input dut__core__dpath__csr___T_12_0,
  input dut__core__dpath__csr___T_13_0,
  input dut__core__dpath__csr___T_14_0,
  input dut__core__dpath__csr___T_15_0,
  input dut__core__dpath__csr___T_16_0,
  input dut__core__dpath__csr___T_17_0,
  input dut__core__dpath__csr___T_18_0,
  input dut__core__dpath__csr___T_19_0,
  input dut__core__dpath__csr___T_1_0,
  input dut__core__dpath__csr___T_20_0,
  input dut__core__dpath__csr___T_21_0,
  input dut__core__dpath__csr___T_22_0,
  input dut__core__dpath__csr___T_23_0,
  input dut__core__dpath__csr___T_24_0,
  input dut__core__dpath__csr___T_3_0,
  input dut__core__dpath__csr___T_6_0,
  input dut__core__dpath__csr___T_7_0,
  input dut__core__dpath__csr___T_8_0,
  input dut__core__dpath__csr___T_9_0,
  input dut__core__dpath__csr___csrRO_T_2_0,
  input dut__core__dpath__csr___csrRO_T_4_0,
  input dut__core__dpath__csr___io_expt_T_5_0,
  input dut__core__dpath__csr___io_expt_T_6_0,
  input dut__core__dpath__csr___io_out_T_11_0,
  input dut__core__dpath__csr___io_out_T_1_0,
  input dut__core__dpath__csr___io_out_T_25_0,
  input dut__core__dpath__csr___io_out_T_27_0,
  input dut__core__dpath__csr___io_out_T_29_0,
  input dut__core__dpath__csr___io_out_T_3_0,
  input dut__core__dpath__csr___io_out_T_5_0,
  input dut__core__dpath__csr___io_out_T_7_0,
  input dut__core__dpath__csr___io_out_T_9_0,
  input dut__core__dpath__csr___isEcall_T_1_0,
  input dut__core__dpath__csr___isEcall_T_4_0,
  input dut__core__dpath__csr___isInstRet_T_0,
  input dut__core__dpath__csr___isInstRet_T_5_0,
  input dut__core__dpath__csr___laddrInvalid_T_4_0,
  input dut__core__dpath__csr___saddrInvalid_T_3_0,
  input dut__core__dpath__csr___saddrInvalid_T_5_0,
  input dut__core__dpath__csr___wdata_T_3_0,
  input dut__core__dpath__csr___wdata_T_5_0,
  input dut__core__dpath__csr___wdata_T_7_0,
  input dut__core__dpath__csr__iaddrInvalid_0,
  input dut__core__dpath__csr__io_expt,
  input dut__core__dpath__csr__isEbreak_0,
  input dut__core__dpath__csr__isEcall_0,
  input dut__core__dpath__csr__isEret_0,
  input dut__core__dpath__csr__isInstRet_0,
  input dut__core__dpath__csr__laddrInvalid_0,
  input dut__core__dpath__csr__privInst_0,
  input dut__core__dpath__csr__privValid_0,
  input dut__core__dpath__csr__saddrInvalid_0,
  input dut__core__dpath__csr__wen_0,
  input dut__core__dpath__immGen___io_out_T_10_0,
  input dut__core__dpath__immGen___io_out_T_2_0,
  input dut__core__dpath__immGen___io_out_T_4_0,
  input dut__core__dpath__immGen___io_out_T_6_0,
  input dut__core__dpath__immGen___io_out_T_8_0,
  input dut__core__dpath__io_ctrl_A_sel_0,
  input dut__core__dpath__io_ctrl_B_sel_0,
  input dut__core__dpath__regFile___T_1_0,
  input dut__core__dpath__regFile___io_rdata1_T_0,
  input dut__core__dpath__regFile___io_rdata2_T_0,
  input dut__core__dpath__stall_0,
  input dut__dcache___T_0,
  input dut__dcache___T_10_0,
  input dut__dcache___T_11_0,
  input dut__dcache___T_13_0,
  input dut__dcache___T_14_0,
  input dut__dcache___T_15_0,
  input dut__dcache___T_16_0,
  input dut__dcache___T_18_0,
  input dut__dcache___T_19_0,
  input dut__dcache___T_1_0,
  input dut__dcache___T_20_0,
  input dut__dcache___T_21_0,
  input dut__dcache___T_25_0,
  input dut__dcache___T_28_0,
  input dut__dcache___T_33_0,
  input dut__dcache___T_35_0,
  input dut__dcache___T_3_0,
  input dut__dcache___T_40_0,
  input dut__dcache___T_43_0,
  input dut__dcache___T_44_0,
  input dut__dcache___T_47_0,
  input dut__dcache___T_4_0,
  input dut__dcache___T_51_0,
  input dut__dcache___T_5_0,
  input dut__dcache___T_6_0,
  input dut__dcache___T_8_0,
  input dut__dcache___T_9_0,
  input dut__dcache___hit_T_2_0,
  input dut__dcache___io_cpu_resp_valid_T_2_0,
  input dut__dcache___io_cpu_resp_valid_T_3_0,
  input dut__dcache___io_nasti_ar_valid_T_0,
  input dut__dcache___ren_T_0,
  input dut__dcache___state_T_0,
  input dut__dcache___wmask_T_0,
  input dut__dcache__hit_0,
  input dut__dcache__io_cpu_req_valid_0,
  input dut__dcache__io_cpu_resp_valid_0,
  input dut__dcache__is_alloc_0,
  input dut__dcache__is_alloc_reg_0,
  input dut__dcache__read_count_0,
  input dut__dcache__read_wrap_out_0,
  input dut__dcache__ren_0,
  input dut__dcache__ren_reg_0,
  input dut__dcache__wen_0,
  input dut__dcache__write_count_0,
  input dut__dcache__write_wrap_out_0,
  input dut__icache___T_0,
  input dut__icache___T_10_0,
  input dut__icache___T_11_0,
  input dut__icache___T_13_0,
  input dut__icache___T_14_0,
  input dut__icache___T_15_0,
  input dut__icache___T_16_0,
  input dut__icache___T_18_0,
  input dut__icache___T_19_0,
  input dut__icache___T_20_0,
  input dut__icache___T_21_0,
  input dut__icache___T_25_0,
  input dut__icache___T_28_0,
  input dut__icache___T_33_0,
  input dut__icache___T_3_0,
  input dut__icache___T_40_0,
  input dut__icache___T_43_0,
  input dut__icache___T_47_0,
  input dut__icache___T_4_0,
  input dut__icache___T_51_0,
  input dut__icache___T_5_0,
  input dut__icache___T_6_0,
  input dut__icache___T_8_0,
  input dut__icache___T_9_0,
  input dut__icache___hit_T_2_0,
  input dut__icache___io_nasti_ar_valid_T_0,
  input dut__icache___ren_T_0,
  input dut__icache___wen_T_0,
  input dut__icache___wmask_T_0,
  input dut__icache__hit_0,
  input dut__icache__io_cpu_resp_valid_0,
  input dut__icache__is_alloc_0,
  input dut__icache__is_alloc_reg_0,
  input dut__icache__read_count_0,
  input dut__icache__read_wrap_out_0,
  input dut__icache__ren_0,
  input dut__icache__ren_reg_0,
  input dut__icache__wen_0
);
  always @(posedge clock) begin

  //-------------------------------------------------------------------
  // 0 props falsified by fuzz-all but not by formal-all


  //-------------------------------------------------------------------
  // 1281 props falsified by formal-all but not by fuzz-all

    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // not(eq(UInt<32>("h100f"), dut.core.ctrl.io_inst))
    if (~reset) begin
      assert(~dut__core__ctrl___ctrlSignals_T_77_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // not(andr(dut.core.dpath.csr.cycle))
    if (~reset) begin
      assert(~dut__core__dpath__csr___T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // not(and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)))
    if (~reset) begin
      assert(~dut__core__dpath__csr___T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) == andr(dut.core.dpath.csr.cycle)
    if (~reset) begin
      assert(dut__core__ctrl___ctrlSignals_T_77_0 == dut__core__dpath__csr___T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) == and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret))
    if (~reset) begin
      assert(dut__core__ctrl___ctrlSignals_T_77_0 == dut__core__dpath__csr___T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) == and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret))
    if (~reset) begin
      assert(dut__core__dpath__csr___T_1_0 == dut__core__dpath__csr___T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace100_tb.v.bin.vcd after 13 cycles
    // and(dut.arb.io_dcache_aw_ready, dut.arb.io_dcache_aw_valid) |-> leq(bits(bits(dut.core.dpath.csr.io_inst, 31, 20), 9, 8), dut.core.dpath.csr.PRV)
    if (~reset) begin
      assert((~dut__arb___T_3_0) | dut__core__dpath__csr__privValid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace127_tb.v.bin.vcd after 16 cycles
    // and(dut.arb.io_dcache_aw_ready, dut.arb.io_dcache_aw_valid) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__arb___T_3_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace100_tb.v.bin.vcd after 13 cycles
    // and(dut.arb.io_dcache_aw_ready, dut.arb.io_dcache_aw_valid) |-> and(bits(dshr(dut.icache.v, dut.icache.idx_reg), 0, 0), eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12)))
    if (~reset) begin
      assert((~dut__arb___T_3_0) | dut__icache__hit_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace100_tb.v.bin.vcd after 13 cycles
    // and(dut.arb.io_dcache_aw_ready, dut.arb.io_dcache_aw_valid) |-> dut.icache.io_cpu_resp_valid
    if (~reset) begin
      assert((~dut__arb___T_3_0) | dut__icache__io_cpu_resp_valid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace100_tb.v.bin.vcd after 13 cycles
    // eq(UInt<32>("h3"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_21_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace288_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h3"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_21_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace86_tb.v.bin.vcd after 12 cycles
    // eq(UInt<32>("h1003"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_23_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace291_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h1003"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_23_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace260_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h1003"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(or(or(dut.core.dpath.csr._csrValid_T_83, dut.core.dpath.csr._io_out_T_55), eq(UInt<12>("h300"), dut.core.dpath.csr.csr_addr)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_23_0) | dut__core__dpath__csr___io_expt_T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace853_tb.v.bin.vcd after 10 cycles
    // eq(UInt<32>("h1003"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_23_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace91_tb.v.bin.vcd after 12 cycles
    // eq(UInt<32>("h2003"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_25_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace292_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h2003"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_25_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace871_tb.v.bin.vcd after 8 cycles
    // eq(UInt<32>("h2003"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> leq(bits(bits(dut.core.dpath.csr.io_inst, 31, 20), 9, 8), dut.core.dpath.csr.PRV)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_25_0) | dut__core__dpath__csr__privValid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace54_tb.v.bin.vcd after 10 cycles
    // eq(UInt<32>("h2003"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_25_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace117_tb.v.bin.vcd after 13 cycles
    // eq(UInt<32>("h4003"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_27_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace294_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h4003"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_27_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace268_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h4003"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(or(or(dut.core.dpath.csr._csrValid_T_83, dut.core.dpath.csr._io_out_T_55), eq(UInt<12>("h300"), dut.core.dpath.csr.csr_addr)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_27_0) | dut__core__dpath__csr___io_expt_T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace104_tb.v.bin.vcd after 7 cycles
    // eq(UInt<32>("h5003"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(dut.arb.io_dcache_ar_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_29_0) | dut__arb___io_icache_ar_ready_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace95_tb.v.bin.vcd after 12 cycles
    // eq(UInt<32>("h5003"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_29_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace326_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h5003"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_29_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace845_tb.v.bin.vcd after 8 cycles
    // eq(UInt<32>("h5003"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> leq(bits(bits(dut.core.dpath.csr.io_inst, 31, 20), 9, 8), dut.core.dpath.csr.PRV)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_29_0) | dut__core__dpath__csr__privValid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace271_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h5003"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> eq(UInt<3>("h0"), dut.dcache.state)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_29_0) | dut__dcache___T_25_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace271_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h5003"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(orr(dut.dcache.cpu_mask))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_29_0) | dut__dcache___io_cpu_resp_valid_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace104_tb.v.bin.vcd after 9 cycles
    // eq(UInt<32>("h5003"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(or(and(dut.dcache._wen_T_1, dut.dcache._wen_T_2), and(dut.dcache._is_alloc_T, dut.dcache.read_wrap_out)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_29_0) | dut__dcache___ren_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace104_tb.v.bin.vcd after 9 cycles
    // eq(UInt<32>("h5003"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_29_0) | dut__dcache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace271_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h5003"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> dut.dcache.io_cpu_resp_valid
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_29_0) | dut__dcache__io_cpu_resp_valid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace98_tb.v.bin.vcd after 10 cycles
    // eq(UInt<32>("h5003"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_29_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace289_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h23"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_31_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace93_tb.v.bin.vcd after 10 cycles
    // eq(UInt<32>("h23"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_31_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace82_tb.v.bin.vcd after 12 cycles
    // eq(UInt<32>("h1023"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_33_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace328_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h1023"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_33_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace102_tb.v.bin.vcd after 10 cycles
    // eq(UInt<32>("h1023"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_33_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace81_tb.v.bin.vcd after 12 cycles
    // eq(UInt<32>("h2023"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_35_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace285_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h2023"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_35_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace97_tb.v.bin.vcd after 10 cycles
    // eq(UInt<32>("h2023"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_35_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace405_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h2013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(dut.arb.io_dcache_ar_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_39_0) | dut__arb___io_icache_ar_ready_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace84_tb.v.bin.vcd after 12 cycles
    // eq(UInt<32>("h2013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_39_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace477_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h2013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_39_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace407_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h2013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(or(or(dut.core.dpath.csr._csrValid_T_83, dut.core.dpath.csr._io_out_T_55), eq(UInt<12>("h300"), dut.core.dpath.csr.csr_addr)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_39_0) | dut__core__dpath__csr___io_expt_T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace405_tb.v.bin.vcd after 8 cycles
    // eq(UInt<32>("h2013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(or(and(dut.dcache._wen_T_1, dut.dcache._wen_T_2), and(dut.dcache._is_alloc_T, dut.dcache.read_wrap_out)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_39_0) | dut__dcache___ren_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace405_tb.v.bin.vcd after 8 cycles
    // eq(UInt<32>("h2013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_39_0) | dut__dcache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace106_tb.v.bin.vcd after 10 cycles
    // eq(UInt<32>("h2013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_39_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace22_tb.v.bin.vcd after 12 cycles
    // eq(UInt<32>("h17"), and(dut.core.ctrl.io_inst, UInt<32>("h7f"))) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_3_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace412_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h17"), and(dut.core.ctrl.io_inst, UInt<32>("h7f"))) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_3_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace397_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h3013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(dut.arb.io_dcache_ar_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_41_0) | dut__arb___io_icache_ar_ready_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace52_tb.v.bin.vcd after 12 cycles
    // eq(UInt<32>("h3013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_41_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace400_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h3013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_41_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace399_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h3013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(or(or(dut.core.dpath.csr._csrValid_T_83, dut.core.dpath.csr._io_out_T_55), eq(UInt<12>("h300"), dut.core.dpath.csr.csr_addr)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_41_0) | dut__core__dpath__csr___io_expt_T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace394_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h3013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> eq(UInt<3>("h0"), dut.dcache.state)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_41_0) | dut__dcache___T_25_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace394_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h3013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(orr(dut.dcache.cpu_mask))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_41_0) | dut__dcache___io_cpu_resp_valid_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace397_tb.v.bin.vcd after 10 cycles
    // eq(UInt<32>("h3013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(and(bits(dut.dcache._hit_T, 0, 0), bits(dut.dcache._is_dirty_T_2, 0, 0)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_41_0) | dut__dcache___io_nasti_ar_valid_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace397_tb.v.bin.vcd after 8 cycles
    // eq(UInt<32>("h3013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(or(and(dut.dcache._wen_T_1, dut.dcache._wen_T_2), and(dut.dcache._is_alloc_T, dut.dcache.read_wrap_out)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_41_0) | dut__dcache___ren_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace397_tb.v.bin.vcd after 8 cycles
    // eq(UInt<32>("h3013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_41_0) | dut__dcache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace394_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h3013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> dut.dcache.io_cpu_resp_valid
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_41_0) | dut__dcache__io_cpu_resp_valid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace103_tb.v.bin.vcd after 10 cycles
    // eq(UInt<32>("h3013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_41_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace370_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h4013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(dut.arb.io_dcache_ar_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_43_0) | dut__arb___io_icache_ar_ready_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace72_tb.v.bin.vcd after 12 cycles
    // eq(UInt<32>("h4013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_43_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace460_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h4013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_43_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace370_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h4013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> eq(UInt<3>("h0"), dut.dcache.state)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_43_0) | dut__dcache___T_25_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace370_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h4013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(orr(dut.dcache.cpu_mask))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_43_0) | dut__dcache___io_cpu_resp_valid_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace370_tb.v.bin.vcd after 8 cycles
    // eq(UInt<32>("h4013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(or(and(dut.dcache._wen_T_1, dut.dcache._wen_T_2), and(dut.dcache._is_alloc_T, dut.dcache.read_wrap_out)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_43_0) | dut__dcache___ren_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace370_tb.v.bin.vcd after 8 cycles
    // eq(UInt<32>("h4013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_43_0) | dut__dcache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace370_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h4013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> dut.dcache.io_cpu_resp_valid
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_43_0) | dut__dcache__io_cpu_resp_valid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace95_tb.v.bin.vcd after 10 cycles
    // eq(UInt<32>("h4013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_43_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace379_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h6013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(dut.arb.io_dcache_ar_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_45_0) | dut__arb___io_icache_ar_ready_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace70_tb.v.bin.vcd after 12 cycles
    // eq(UInt<32>("h6013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_45_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace464_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h6013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_45_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace379_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h6013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> eq(UInt<3>("h0"), dut.dcache.state)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_45_0) | dut__dcache___T_25_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace379_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h6013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(orr(dut.dcache.cpu_mask))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_45_0) | dut__dcache___io_cpu_resp_valid_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace379_tb.v.bin.vcd after 8 cycles
    // eq(UInt<32>("h6013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(or(and(dut.dcache._wen_T_1, dut.dcache._wen_T_2), and(dut.dcache._is_alloc_T, dut.dcache.read_wrap_out)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_45_0) | dut__dcache___ren_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace379_tb.v.bin.vcd after 8 cycles
    // eq(UInt<32>("h6013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_45_0) | dut__dcache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace379_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h6013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> dut.dcache.io_cpu_resp_valid
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_45_0) | dut__dcache__io_cpu_resp_valid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace63_tb.v.bin.vcd after 10 cycles
    // eq(UInt<32>("h6013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_45_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace364_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h7013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(dut.arb.io_dcache_ar_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_47_0) | dut__arb___io_icache_ar_ready_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace71_tb.v.bin.vcd after 12 cycles
    // eq(UInt<32>("h7013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_47_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace482_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h7013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_47_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace366_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h7013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(or(or(dut.core.dpath.csr._csrValid_T_83, dut.core.dpath.csr._io_out_T_55), eq(UInt<12>("h300"), dut.core.dpath.csr.csr_addr)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_47_0) | dut__core__dpath__csr___io_expt_T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace364_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h7013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> eq(UInt<3>("h0"), dut.dcache.state)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_47_0) | dut__dcache___T_25_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace364_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h7013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(orr(dut.dcache.cpu_mask))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_47_0) | dut__dcache___io_cpu_resp_valid_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace364_tb.v.bin.vcd after 8 cycles
    // eq(UInt<32>("h7013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(or(and(dut.dcache._wen_T_1, dut.dcache._wen_T_2), and(dut.dcache._is_alloc_T, dut.dcache.read_wrap_out)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_47_0) | dut__dcache___ren_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace364_tb.v.bin.vcd after 8 cycles
    // eq(UInt<32>("h7013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_47_0) | dut__dcache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace364_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h7013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> dut.dcache.io_cpu_resp_valid
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_47_0) | dut__dcache__io_cpu_resp_valid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace109_tb.v.bin.vcd after 10 cycles
    // eq(UInt<32>("h7013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_47_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace369_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h1013"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(dut.arb.io_dcache_ar_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_49_0) | dut__arb___io_icache_ar_ready_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace73_tb.v.bin.vcd after 12 cycles
    // eq(UInt<32>("h1013"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_49_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace484_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h1013"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_49_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace629_tb.v.bin.vcd after 7 cycles
    // eq(UInt<32>("h1013"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(or(or(dut.core.dpath.csr._csrValid_T_83, dut.core.dpath.csr._io_out_T_55), eq(UInt<12>("h300"), dut.core.dpath.csr.csr_addr)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_49_0) | dut__core__dpath__csr___io_expt_T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace170_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h1013"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> eq(UInt<3>("h0"), dut.dcache.state)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_49_0) | dut__dcache___T_25_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace170_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h1013"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(orr(dut.dcache.cpu_mask))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_49_0) | dut__dcache___io_cpu_resp_valid_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace369_tb.v.bin.vcd after 8 cycles
    // eq(UInt<32>("h1013"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(or(and(dut.dcache._wen_T_1, dut.dcache._wen_T_2), and(dut.dcache._is_alloc_T, dut.dcache.read_wrap_out)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_49_0) | dut__dcache___ren_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace369_tb.v.bin.vcd after 8 cycles
    // eq(UInt<32>("h1013"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_49_0) | dut__dcache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace170_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h1013"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> dut.dcache.io_cpu_resp_valid
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_49_0) | dut__dcache__io_cpu_resp_valid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace50_tb.v.bin.vcd after 10 cycles
    // eq(UInt<32>("h1013"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_49_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace203_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h5013"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(dut.arb.io_dcache_ar_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_51_0) | dut__arb___io_icache_ar_ready_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace101_tb.v.bin.vcd after 12 cycles
    // eq(UInt<32>("h5013"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_51_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace255_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h5013"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_51_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace202_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h5013"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(or(or(dut.core.dpath.csr._csrValid_T_83, dut.core.dpath.csr._io_out_T_55), eq(UInt<12>("h300"), dut.core.dpath.csr.csr_addr)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_51_0) | dut__core__dpath__csr___io_expt_T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace203_tb.v.bin.vcd after 8 cycles
    // eq(UInt<32>("h5013"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(or(and(dut.dcache._wen_T_1, dut.dcache._wen_T_2), and(dut.dcache._is_alloc_T, dut.dcache.read_wrap_out)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_51_0) | dut__dcache___ren_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace203_tb.v.bin.vcd after 8 cycles
    // eq(UInt<32>("h5013"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_51_0) | dut__dcache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace108_tb.v.bin.vcd after 10 cycles
    // eq(UInt<32>("h5013"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_51_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace378_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h40005013"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(dut.arb.io_dcache_ar_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_53_0) | dut__arb___io_icache_ar_ready_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace61_tb.v.bin.vcd after 12 cycles
    // eq(UInt<32>("h40005013"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_53_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace486_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h40005013"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_53_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace487_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h40005013"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> eq(bits(dut.core.dpath.alu.io_A, 31, 31), bits(dut.core.dpath.alu.io_B, 31, 31))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_53_0) | dut__core__dpath__alu___cmp_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace600_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h40005013"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(mux(eq(dut.core.dpath.brCond._isSameSign_T, dut.core.dpath.brCond._isSameSign_T_1), bits(dut.core.dpath.brCond.diff, 31, 31), bits(dut.core.dpath.brCond.io_rs1, 31, 31)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_53_0) | dut__core__dpath__brCond__ge_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace205_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h40005013"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(mux(eq(dut.core.dpath.brCond._isSameSign_T, dut.core.dpath.brCond._isSameSign_T_1), bits(dut.core.dpath.brCond.diff, 31, 31), bits(dut.core.dpath.brCond.io_rs2, 31, 31)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_53_0) | dut__core__dpath__brCond__geu_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace205_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h40005013"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> eq(bits(dut.core.dpath.brCond.io_rs1, 31, 31), bits(dut.core.dpath.brCond.io_rs2, 31, 31))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_53_0) | dut__core__dpath__brCond__isSameSign_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace204_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h40005013"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(or(or(dut.core.dpath.csr._csrValid_T_83, dut.core.dpath.csr._io_out_T_55), eq(UInt<12>("h300"), dut.core.dpath.csr.csr_addr)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_53_0) | dut__core__dpath__csr___io_expt_T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace204_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h40005013"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(bits(bits(dut.core.dpath.csr.io_inst, 31, 20), 0, 0))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_53_0) | dut__core__dpath__csr___isEcall_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace204_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h40005013"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(bits(bits(dut.core.dpath.csr.io_inst, 31, 20), 8, 8))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_53_0) | dut__core__dpath__csr___isEcall_T_4_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace800_tb.v.bin.vcd after 8 cycles
    // eq(UInt<32>("h40005013"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> leq(bits(bits(dut.core.dpath.csr.io_inst, 31, 20), 9, 8), dut.core.dpath.csr.PRV)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_53_0) | dut__core__dpath__csr__privValid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace204_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h40005013"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> eq(UInt<3>("h0"), dut.dcache.state)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_53_0) | dut__dcache___T_25_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace204_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h40005013"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(orr(dut.dcache.cpu_mask))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_53_0) | dut__dcache___io_cpu_resp_valid_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace378_tb.v.bin.vcd after 10 cycles
    // eq(UInt<32>("h40005013"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(and(bits(dut.dcache._hit_T, 0, 0), bits(dut.dcache._is_dirty_T_2, 0, 0)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_53_0) | dut__dcache___io_nasti_ar_valid_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace378_tb.v.bin.vcd after 8 cycles
    // eq(UInt<32>("h40005013"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(or(and(dut.dcache._wen_T_1, dut.dcache._wen_T_2), and(dut.dcache._is_alloc_T, dut.dcache.read_wrap_out)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_53_0) | dut__dcache___ren_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace378_tb.v.bin.vcd after 8 cycles
    // eq(UInt<32>("h40005013"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_53_0) | dut__dcache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace204_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h40005013"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> dut.dcache.io_cpu_resp_valid
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_53_0) | dut__dcache__io_cpu_resp_valid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace64_tb.v.bin.vcd after 10 cycles
    // eq(UInt<32>("h40005013"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_53_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace450_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h1033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(dut.arb.io_dcache_ar_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_59_0) | dut__arb___io_icache_ar_ready_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace46_tb.v.bin.vcd after 12 cycles
    // eq(UInt<32>("h1033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_59_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace481_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h1033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_59_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace84_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h1033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(or(or(dut.core.dpath.csr._csrValid_T_83, dut.core.dpath.csr._io_out_T_55), eq(UInt<12>("h300"), dut.core.dpath.csr.csr_addr)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_59_0) | dut__core__dpath__csr___io_expt_T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace450_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h1033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> eq(UInt<3>("h0"), dut.dcache.state)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_59_0) | dut__dcache___T_25_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace450_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h1033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(orr(dut.dcache.cpu_mask))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_59_0) | dut__dcache___io_cpu_resp_valid_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace450_tb.v.bin.vcd after 8 cycles
    // eq(UInt<32>("h1033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(or(and(dut.dcache._wen_T_1, dut.dcache._wen_T_2), and(dut.dcache._is_alloc_T, dut.dcache.read_wrap_out)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_59_0) | dut__dcache___ren_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace450_tb.v.bin.vcd after 8 cycles
    // eq(UInt<32>("h1033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_59_0) | dut__dcache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace450_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h1033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> dut.dcache.io_cpu_resp_valid
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_59_0) | dut__dcache__io_cpu_resp_valid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace58_tb.v.bin.vcd after 10 cycles
    // eq(UInt<32>("h1033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_59_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace446_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h2033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(dut.arb.io_dcache_ar_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_61_0) | dut__arb___io_icache_ar_ready_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace64_tb.v.bin.vcd after 12 cycles
    // eq(UInt<32>("h2033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_61_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace403_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h2033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_61_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace386_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h2033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(or(or(dut.core.dpath.csr._csrValid_T_83, dut.core.dpath.csr._io_out_T_55), eq(UInt<12>("h300"), dut.core.dpath.csr.csr_addr)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_61_0) | dut__core__dpath__csr___io_expt_T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace446_tb.v.bin.vcd after 10 cycles
    // eq(UInt<32>("h2033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(and(bits(dut.dcache._hit_T, 0, 0), bits(dut.dcache._is_dirty_T_2, 0, 0)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_61_0) | dut__dcache___io_nasti_ar_valid_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace446_tb.v.bin.vcd after 8 cycles
    // eq(UInt<32>("h2033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(or(and(dut.dcache._wen_T_1, dut.dcache._wen_T_2), and(dut.dcache._is_alloc_T, dut.dcache.read_wrap_out)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_61_0) | dut__dcache___ren_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace446_tb.v.bin.vcd after 8 cycles
    // eq(UInt<32>("h2033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_61_0) | dut__dcache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace101_tb.v.bin.vcd after 10 cycles
    // eq(UInt<32>("h2033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_61_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace392_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h3033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(dut.arb.io_dcache_ar_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_63_0) | dut__arb___io_icache_ar_ready_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace35_tb.v.bin.vcd after 12 cycles
    // eq(UInt<32>("h3033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_63_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace393_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h3033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_63_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace387_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h3033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> eq(UInt<3>("h0"), dut.dcache.state)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_63_0) | dut__dcache___T_25_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace387_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h3033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(orr(dut.dcache.cpu_mask))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_63_0) | dut__dcache___io_cpu_resp_valid_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace392_tb.v.bin.vcd after 8 cycles
    // eq(UInt<32>("h3033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(or(and(dut.dcache._wen_T_1, dut.dcache._wen_T_2), and(dut.dcache._is_alloc_T, dut.dcache.read_wrap_out)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_63_0) | dut__dcache___ren_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace392_tb.v.bin.vcd after 8 cycles
    // eq(UInt<32>("h3033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_63_0) | dut__dcache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace387_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h3033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> dut.dcache.io_cpu_resp_valid
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_63_0) | dut__dcache__io_cpu_resp_valid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace62_tb.v.bin.vcd after 10 cycles
    // eq(UInt<32>("h3033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_63_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace508_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h4033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(dut.arb.io_dcache_ar_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_65_0) | dut__arb___io_icache_ar_ready_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace83_tb.v.bin.vcd after 12 cycles
    // eq(UInt<32>("h4033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_65_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace509_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h4033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_65_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace456_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h4033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(or(or(dut.core.dpath.csr._csrValid_T_83, dut.core.dpath.csr._io_out_T_55), eq(UInt<12>("h300"), dut.core.dpath.csr.csr_addr)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_65_0) | dut__core__dpath__csr___io_expt_T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace454_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h4033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> eq(UInt<3>("h0"), dut.dcache.state)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_65_0) | dut__dcache___T_25_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace454_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h4033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(orr(dut.dcache.cpu_mask))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_65_0) | dut__dcache___io_cpu_resp_valid_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace508_tb.v.bin.vcd after 8 cycles
    // eq(UInt<32>("h4033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(or(and(dut.dcache._wen_T_1, dut.dcache._wen_T_2), and(dut.dcache._is_alloc_T, dut.dcache.read_wrap_out)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_65_0) | dut__dcache___ren_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace508_tb.v.bin.vcd after 8 cycles
    // eq(UInt<32>("h4033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_65_0) | dut__dcache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace454_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h4033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> dut.dcache.io_cpu_resp_valid
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_65_0) | dut__dcache__io_cpu_resp_valid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace96_tb.v.bin.vcd after 10 cycles
    // eq(UInt<32>("h4033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_65_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace207_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h5033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(dut.arb.io_dcache_ar_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_67_0) | dut__arb___io_icache_ar_ready_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace57_tb.v.bin.vcd after 12 cycles
    // eq(UInt<32>("h5033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_67_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace511_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h5033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_67_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace211_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h5033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(or(or(dut.core.dpath.csr._csrValid_T_83, dut.core.dpath.csr._io_out_T_55), eq(UInt<12>("h300"), dut.core.dpath.csr.csr_addr)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_67_0) | dut__core__dpath__csr___io_expt_T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace206_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h5033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> eq(UInt<3>("h0"), dut.dcache.state)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_67_0) | dut__dcache___T_25_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace206_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h5033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(orr(dut.dcache.cpu_mask))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_67_0) | dut__dcache___io_cpu_resp_valid_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace207_tb.v.bin.vcd after 8 cycles
    // eq(UInt<32>("h5033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(or(and(dut.dcache._wen_T_1, dut.dcache._wen_T_2), and(dut.dcache._is_alloc_T, dut.dcache.read_wrap_out)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_67_0) | dut__dcache___ren_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace207_tb.v.bin.vcd after 8 cycles
    // eq(UInt<32>("h5033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_67_0) | dut__dcache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace206_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h5033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> dut.dcache.io_cpu_resp_valid
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_67_0) | dut__dcache__io_cpu_resp_valid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace55_tb.v.bin.vcd after 10 cycles
    // eq(UInt<32>("h5033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_67_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace557_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h40005033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(dut.arb.io_dcache_ar_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_69_0) | dut__arb___io_icache_ar_ready_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace67_tb.v.bin.vcd after 12 cycles
    // eq(UInt<32>("h40005033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_69_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace570_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h40005033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_69_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace571_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h40005033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(mux(eq(dut.core.dpath.brCond._isSameSign_T, dut.core.dpath.brCond._isSameSign_T_1), bits(dut.core.dpath.brCond.diff, 31, 31), bits(dut.core.dpath.brCond.io_rs2, 31, 31)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_69_0) | dut__core__dpath__brCond__geu_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace557_tb.v.bin.vcd after 10 cycles
    // eq(UInt<32>("h40005033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(and(bits(dut.dcache._hit_T, 0, 0), bits(dut.dcache._is_dirty_T_2, 0, 0)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_69_0) | dut__dcache___io_nasti_ar_valid_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace557_tb.v.bin.vcd after 8 cycles
    // eq(UInt<32>("h40005033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(or(and(dut.dcache._wen_T_1, dut.dcache._wen_T_2), and(dut.dcache._is_alloc_T, dut.dcache.read_wrap_out)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_69_0) | dut__dcache___ren_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace557_tb.v.bin.vcd after 8 cycles
    // eq(UInt<32>("h40005033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_69_0) | dut__dcache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace117_tb.v.bin.vcd after 11 cycles
    // eq(UInt<32>("h40005033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_69_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace576_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h6033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(dut.arb.io_dcache_ar_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_71_0) | dut__arb___io_icache_ar_ready_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace80_tb.v.bin.vcd after 12 cycles
    // eq(UInt<32>("h6033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_71_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace578_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h6033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_71_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace576_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h6033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> eq(UInt<3>("h0"), dut.dcache.state)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_71_0) | dut__dcache___T_25_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace576_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h6033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(orr(dut.dcache.cpu_mask))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_71_0) | dut__dcache___io_cpu_resp_valid_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace576_tb.v.bin.vcd after 8 cycles
    // eq(UInt<32>("h6033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(or(and(dut.dcache._wen_T_1, dut.dcache._wen_T_2), and(dut.dcache._is_alloc_T, dut.dcache.read_wrap_out)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_71_0) | dut__dcache___ren_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace576_tb.v.bin.vcd after 8 cycles
    // eq(UInt<32>("h6033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_71_0) | dut__dcache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace576_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h6033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> dut.dcache.io_cpu_resp_valid
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_71_0) | dut__dcache__io_cpu_resp_valid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace67_tb.v.bin.vcd after 10 cycles
    // eq(UInt<32>("h6033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_71_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace587_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h7033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(dut.arb.io_dcache_ar_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_73_0) | dut__arb___io_icache_ar_ready_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace75_tb.v.bin.vcd after 12 cycles
    // eq(UInt<32>("h7033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_73_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace593_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h7033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_73_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace463_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h7033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(or(or(dut.core.dpath.csr._csrValid_T_83, dut.core.dpath.csr._io_out_T_55), eq(UInt<12>("h300"), dut.core.dpath.csr.csr_addr)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_73_0) | dut__core__dpath__csr___io_expt_T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace587_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h7033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> eq(UInt<3>("h0"), dut.dcache.state)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_73_0) | dut__dcache___T_25_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace587_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h7033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(orr(dut.dcache.cpu_mask))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_73_0) | dut__dcache___io_cpu_resp_valid_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace587_tb.v.bin.vcd after 8 cycles
    // eq(UInt<32>("h7033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(or(and(dut.dcache._wen_T_1, dut.dcache._wen_T_2), and(dut.dcache._is_alloc_T, dut.dcache.read_wrap_out)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_73_0) | dut__dcache___ren_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace587_tb.v.bin.vcd after 8 cycles
    // eq(UInt<32>("h7033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> not(and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_73_0) | dut__dcache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace587_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h7033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> dut.dcache.io_cpu_resp_valid
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_73_0) | dut__dcache__io_cpu_resp_valid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace114_tb.v.bin.vcd after 11 cycles
    // eq(UInt<32>("h7033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f"))) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_73_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace491_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("hf"), and(dut.core.ctrl.io_inst, UInt<32>("hf00fffff"))) |-> not(dut.arb.io_dcache_ar_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_75_0) | dut__arb___io_icache_ar_ready_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace58_tb.v.bin.vcd after 12 cycles
    // eq(UInt<32>("hf"), and(dut.core.ctrl.io_inst, UInt<32>("hf00fffff"))) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_75_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace88_tb.v.bin.vcd after 10 cycles
    // eq(UInt<32>("hf"), and(dut.core.ctrl.io_inst, UInt<32>("hf00fffff"))) |-> eq(bits(dut.core.dpath.alu.io_A, 31, 31), bits(dut.core.dpath.alu.io_B, 31, 31))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_75_0) | dut__core__dpath__alu___cmp_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace499_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("hf"), and(dut.core.ctrl.io_inst, UInt<32>("hf00fffff"))) |-> eq(bits(dut.core.dpath.brCond.io_rs1, 31, 31), bits(dut.core.dpath.brCond.io_rs2, 31, 31))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_75_0) | dut__core__dpath__brCond__isSameSign_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace495_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("hf"), and(dut.core.ctrl.io_inst, UInt<32>("hf00fffff"))) |-> not(or(or(dut.core.dpath.csr._csrValid_T_83, dut.core.dpath.csr._io_out_T_55), eq(UInt<12>("h300"), dut.core.dpath.csr.csr_addr)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_75_0) | dut__core__dpath__csr___io_expt_T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace491_tb.v.bin.vcd after 8 cycles
    // eq(UInt<32>("hf"), and(dut.core.ctrl.io_inst, UInt<32>("hf00fffff"))) |-> not(or(and(dut.dcache._wen_T_1, dut.dcache._wen_T_2), and(dut.dcache._is_alloc_T, dut.dcache.read_wrap_out)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_75_0) | dut__dcache___ren_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace491_tb.v.bin.vcd after 8 cycles
    // eq(UInt<32>("hf"), and(dut.core.ctrl.io_inst, UInt<32>("hf00fffff"))) |-> not(and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_75_0) | dut__dcache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace76_tb.v.bin.vcd after 10 cycles
    // eq(UInt<32>("hf"), and(dut.core.ctrl.io_inst, UInt<32>("hf00fffff"))) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_75_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> and(and(dut.arb.io_nasti_r_ready, dut.arb.io_nasti_r_valid), dut.arb.io_nasti_r_bits_last)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__arb___T_10_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace500_tb.v.bin.vcd after 7 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<3>("h0"), dut.arb.state)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__arb___T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> and(dut.arb.io_dcache_aw_ready, dut.arb.io_dcache_aw_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__arb___T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> and(dut.arb.io_icache_ar_ready, dut.arb.io_icache_ar_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__arb___T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace500_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> not(dut.arb.io_dcache_ar_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__arb___io_icache_ar_ready_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace108_tb.v.bin.vcd after 12 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> dut.arb.io_dcache_ar_valid
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__arb__io_dcache_ar_valid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<32>("h37"), and(dut.core.ctrl.io_inst, UInt<32>("h7f")))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__ctrl___ctrlSignals_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<32>("h3"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__ctrl___ctrlSignals_T_21_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<32>("h1003"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__ctrl___ctrlSignals_T_23_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<32>("h2003"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__ctrl___ctrlSignals_T_25_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<32>("h4003"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__ctrl___ctrlSignals_T_27_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<32>("h5003"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__ctrl___ctrlSignals_T_29_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<32>("h23"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__ctrl___ctrlSignals_T_31_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<32>("h1023"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__ctrl___ctrlSignals_T_33_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<32>("h2023"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__ctrl___ctrlSignals_T_35_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<32>("h13"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__ctrl___ctrlSignals_T_37_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<32>("h2013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__ctrl___ctrlSignals_T_39_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<32>("h17"), and(dut.core.ctrl.io_inst, UInt<32>("h7f")))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__ctrl___ctrlSignals_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<32>("h3013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__ctrl___ctrlSignals_T_41_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<32>("h4013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__ctrl___ctrlSignals_T_43_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<32>("h6013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__ctrl___ctrlSignals_T_45_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<32>("h7013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__ctrl___ctrlSignals_T_47_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<32>("h1013"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f")))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__ctrl___ctrlSignals_T_49_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<32>("h5013"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f")))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__ctrl___ctrlSignals_T_51_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<32>("h40005013"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f")))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__ctrl___ctrlSignals_T_53_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<32>("h33"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f")))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__ctrl___ctrlSignals_T_55_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<32>("h1033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f")))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__ctrl___ctrlSignals_T_59_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<32>("h2033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f")))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__ctrl___ctrlSignals_T_61_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<32>("h3033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f")))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__ctrl___ctrlSignals_T_63_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<32>("h4033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f")))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__ctrl___ctrlSignals_T_65_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<32>("h5033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f")))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__ctrl___ctrlSignals_T_67_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<32>("h40005033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f")))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__ctrl___ctrlSignals_T_69_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<32>("h6033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f")))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__ctrl___ctrlSignals_T_71_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<32>("h7033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f")))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__ctrl___ctrlSignals_T_73_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<32>("hf"), and(dut.core.ctrl.io_inst, UInt<32>("hf00fffff")))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__ctrl___ctrlSignals_T_75_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<32>("h1073"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__ctrl___ctrlSignals_T_79_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<32>("h67"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__ctrl___ctrlSignals_T_7_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<32>("h2073"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__ctrl___ctrlSignals_T_81_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<32>("h3073"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__ctrl___ctrlSignals_T_83_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<32>("h5073"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__ctrl___ctrlSignals_T_85_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<32>("h6073"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__ctrl___ctrlSignals_T_87_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<32>("h7073"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__ctrl___ctrlSignals_T_89_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<32>("h73"), dut.core.ctrl.io_inst)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__ctrl___ctrlSignals_T_91_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<32>("h100073"), dut.core.ctrl.io_inst)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__ctrl___ctrlSignals_T_93_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<32>("h10200073"), dut.core.ctrl.io_inst)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__ctrl___ctrlSignals_T_97_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> or(dut.core.dpath.reset, and(not(dut.core.dpath.stall), dut.core.dpath.csr.io_expt))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath___T_4_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> not(dut.core.dpath.csr.io_expt)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath___T_6_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> and(not(or(dut.core.dpath._stall_T, dut.core.dpath._stall_T_1)), not(dut.core.dpath.csr.io_expt))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath___T_7_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(dut.core.dpath.io_ctrl_imm_sel, UInt<3>("h6"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath___csr_in_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 7 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<2>("h1"), mux(or(dut.core.dpath._stall_T, dut.core.dpath._stall_T_1), dut.core.dpath.st_type, dut.core.dpath.io_ctrl_st_type))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath___io_dcache_req_bits_mask_T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<2>("h2"), mux(or(dut.core.dpath._stall_T, dut.core.dpath._stall_T_1), dut.core.dpath.st_type, dut.core.dpath.io_ctrl_st_type))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath___io_dcache_req_bits_mask_T_7_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<2>("h3"), mux(or(dut.core.dpath._stall_T, dut.core.dpath._stall_T_1), dut.core.dpath.st_type, dut.core.dpath.io_ctrl_st_type))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath___io_dcache_req_bits_mask_T_9_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<3>("h3"), dut.core.dpath.ld_type)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath___load_T_11_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<3>("h4"), dut.core.dpath.ld_type)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath___load_T_13_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<3>("h5"), dut.core.dpath.ld_type)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath___load_T_15_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<3>("h2"), dut.core.dpath.ld_type)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath___load_T_9_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(dut.core.dpath.io_ctrl_pc_sel, UInt<2>("h3"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath___npc_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(dut.core.dpath.io_ctrl_pc_sel, UInt<2>("h1"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath___npc_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> or(eq(dut.core.dpath.io_ctrl_pc_sel, UInt<2>("h1")), dut.core.dpath.brCond.io_taken)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath___npc_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<2>("h1"), dut.core.dpath.wb_sel)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath___regWrite_T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<2>("h2"), dut.core.dpath.wb_sel)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath___regWrite_T_7_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<2>("h3"), dut.core.dpath.wb_sel)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath___regWrite_T_9_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace501_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> and(eq(dut.core.dpath.wb_sel, UInt<2>("h0")), and(and(dut.core.dpath.wb_en, dut.core.dpath._rs1hazard_T), eq(dut.core.dpath.rs1_addr, dut.core.dpath.wb_rd_addr)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath___rs1_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(bits(dut.core.dpath.fe_inst, 19, 15), bits(dut.core.dpath.ew_inst, 11, 7))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath___rs1hazard_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> and(eq(dut.core.dpath.wb_sel, UInt<2>("h0")), and(and(dut.core.dpath.wb_en, dut.core.dpath._rs2hazard_T), eq(dut.core.dpath.rs2_addr, dut.core.dpath.wb_rd_addr)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath___rs2_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(bits(dut.core.dpath.fe_inst, 24, 20), bits(dut.core.dpath.ew_inst, 11, 7))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath___rs2hazard_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> not(dut.core.dpath.io_icache_resp_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath___stall_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 7 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> not(dut.core.dpath.io_dcache_resp_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath___stall_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace75_tb.v.bin.vcd after 10 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(bits(dut.core.dpath.alu.io_A, 31, 31), bits(dut.core.dpath.alu.io_B, 31, 31))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__alu___cmp_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h0"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__alu___out_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h2"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__alu___out_T_10_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h3"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__alu___out_T_12_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h4"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__alu___out_T_14_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(dut.core.dpath.alu.io_alu_op, UInt<4>("ha"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__alu___out_T_16_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h1"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__alu___out_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> or(eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h0")), eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h1")))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__alu___out_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h5"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__alu___out_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h7"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__alu___out_T_4_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> or(eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h5")), eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h7")))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__alu___out_T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h9"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__alu___out_T_6_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h8"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__alu___out_T_7_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> or(eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h9")), eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h8")))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__alu___out_T_8_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h6"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__alu___out_T_9_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(dut.core.dpath.brCond.io_br_type, UInt<3>("h3"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__brCond___io_taken_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(dut.core.dpath.brCond.io_br_type, UInt<3>("h1"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__brCond___io_taken_T_11_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(dut.core.dpath.brCond.io_br_type, UInt<3>("h4"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__brCond___io_taken_T_14_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(dut.core.dpath.brCond.io_br_type, UInt<3>("h6"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__brCond___io_taken_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(dut.core.dpath.brCond.io_br_type, UInt<3>("h2"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__brCond___io_taken_T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(dut.core.dpath.brCond.io_br_type, UInt<3>("h5"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__brCond___io_taken_T_8_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> andr(dut.core.dpath.csr.time)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr___T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h701"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr___T_10_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h741"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr___T_11_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h321"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr___T_12_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h340"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr___T_13_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h341"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr___T_14_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h342"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr___T_15_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h343"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr___T_16_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h780"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr___T_17_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h781"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr___T_18_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h900"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr___T_19_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> andr(dut.core.dpath.csr.cycle)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr___T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h901"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr___T_20_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h902"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr___T_21_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h980"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr___T_22_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h981"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr___T_23_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h982"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr___T_24_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr___T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace500_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> or(or(and(dut.core.dpath.csr.io_pc_check, dut.core.dpath.csr._iaddrInvalid_T), mux(dut.core.dpath.csr._laddrInvalid_T_8, dut.core.dpath.csr._laddrInvalid_T_2, dut.core.dpath.csr._laddrInvalid_T_7)), mux(eq(UInt<2>("h2"), dut.core.dpath.csr.io_st_type), bits(dut.core.dpath.csr.io_addr, 0, 0), and(dut.core.dpath.csr._saddrInvalid_T_3, dut.core.dpath.csr._laddrInvalid_T_1)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr___T_6_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h300"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr___T_7_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h344"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr___T_8_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h304"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr___T_9_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h301"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr___csrRO_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h302"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr___csrRO_T_4_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace502_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> not(or(or(dut.core.dpath.csr._csrValid_T_83, dut.core.dpath.csr._io_out_T_55), eq(UInt<12>("h300"), dut.core.dpath.csr.csr_addr)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr___io_expt_T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> not(leq(bits(dut.core.dpath.csr.csr_addr, 9, 8), dut.core.dpath.csr.PRV))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr___io_expt_T_6_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<12>("hc82"), bits(dut.core.dpath.csr.io_inst, 31, 20))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr___io_out_T_11_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<12>("hc00"), bits(dut.core.dpath.csr.io_inst, 31, 20))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr___io_out_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<12>("hf00"), bits(dut.core.dpath.csr.io_inst, 31, 20))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr___io_out_T_25_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<12>("hf01"), bits(dut.core.dpath.csr.io_inst, 31, 20))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr___io_out_T_27_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<12>("hf10"), bits(dut.core.dpath.csr.io_inst, 31, 20))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr___io_out_T_29_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<12>("hc01"), bits(dut.core.dpath.csr.io_inst, 31, 20))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr___io_out_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<12>("hc02"), bits(dut.core.dpath.csr.io_inst, 31, 20))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr___io_out_T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<12>("hc80"), bits(dut.core.dpath.csr.io_inst, 31, 20))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr___io_out_T_7_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<12>("hc81"), bits(dut.core.dpath.csr.io_inst, 31, 20))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr___io_out_T_9_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace503_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> not(bits(bits(dut.core.dpath.csr.io_inst, 31, 20), 0, 0))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr___isEcall_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace502_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> not(bits(bits(dut.core.dpath.csr.io_inst, 31, 20), 8, 8))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr___isEcall_T_4_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace694_tb.v.bin.vcd after 7 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> neq(dut.core.dpath.csr.io_inst, UInt<32>("h13"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr___isInstRet_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<3>("h1"), dut.core.dpath.csr.io_ld_type)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr___laddrInvalid_T_4_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace500_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<2>("h1"), dut.core.dpath.csr.io_st_type)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr___saddrInvalid_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<2>("h2"), dut.core.dpath.csr.io_st_type)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr___saddrInvalid_T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<3>("h1"), dut.core.dpath.csr.io_cmd)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr___wdata_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<3>("h2"), dut.core.dpath.csr.io_cmd)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr___wdata_T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<3>("h3"), dut.core.dpath.csr.io_cmd)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr___wdata_T_7_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> and(dut.core.dpath.csr.io_pc_check, bits(dut.core.dpath.csr.io_addr, 1, 1))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr__iaddrInvalid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace500_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> dut.core.dpath.csr.io_expt
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr__io_expt);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> and(and(eq(dut.core.dpath.csr.io_cmd, UInt<3>("h4")), bits(dut.core.dpath.csr.csr_addr, 0, 0)), not(bits(dut.core.dpath.csr.csr_addr, 8, 8)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr__isEbreak_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> and(and(eq(dut.core.dpath.csr.io_cmd, UInt<3>("h4")), not(dut.core.dpath.csr._isEcall_T)), not(bits(dut.core.dpath.csr.csr_addr, 8, 8)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr__isEcall_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> and(and(eq(dut.core.dpath.csr.io_cmd, UInt<3>("h4")), not(dut.core.dpath.csr._isEcall_T)), bits(bits(dut.core.dpath.csr.io_inst, 31, 20), 8, 8))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr__isEret_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> and(and(neq(dut.core.dpath.csr.io_inst, UInt<32>("h13")), or(dut.core.dpath.csr._isInstRet_T_2, dut.core.dpath.csr.isEbreak)), not(dut.core.dpath.csr.io_stall))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr__isInstRet_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> mux(eq(UInt<3>("h4"), dut.core.dpath.csr.io_ld_type), bits(dut.core.dpath.csr.io_addr, 0, 0), mux(eq(UInt<3>("h2"), dut.core.dpath.csr.io_ld_type), bits(dut.core.dpath.csr.io_addr, 0, 0), and(dut.core.dpath.csr._laddrInvalid_T_4, dut.core.dpath.csr._laddrInvalid_T_1)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr__laddrInvalid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(dut.core.dpath.csr.io_cmd, UInt<3>("h4"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr__privInst_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace0_tb.v.bin.vcd after 8 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> leq(bits(bits(dut.core.dpath.csr.io_inst, 31, 20), 9, 8), dut.core.dpath.csr.PRV)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr__privValid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace500_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> mux(eq(UInt<2>("h2"), dut.core.dpath.csr.io_st_type), bits(dut.core.dpath.csr.io_addr, 0, 0), and(eq(UInt<2>("h1"), dut.core.dpath.csr.io_st_type), orr(dut.core.dpath.csr._laddrInvalid_T)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr__saddrInvalid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> or(eq(dut.core.dpath.csr.io_cmd, UInt<3>("h1")), and(bits(dut.core.dpath.csr.io_cmd, 1, 1), orr(dut.core.dpath.csr.rs1_addr)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__csr__wen_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<3>("h4"), dut.core.dpath.immGen.io_sel)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__immGen___io_out_T_10_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<3>("h1"), dut.core.dpath.immGen.io_sel)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__immGen___io_out_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<3>("h2"), dut.core.dpath.immGen.io_sel)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__immGen___io_out_T_4_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<3>("h5"), dut.core.dpath.immGen.io_sel)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__immGen___io_out_T_6_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<3>("h3"), dut.core.dpath.immGen.io_sel)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__immGen___io_out_T_8_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> dut.core.dpath.io_ctrl_A_sel
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__io_ctrl_A_sel_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> dut.core.dpath.io_ctrl_B_sel
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__io_ctrl_B_sel_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> and(dut.core.dpath.regFile.io_wen, orr(dut.core.dpath.regFile.io_waddr))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__regFile___T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> orr(dut.core.dpath.regFile.io_raddr1)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__regFile___io_rdata1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> orr(dut.core.dpath.regFile.io_raddr2)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__regFile___io_rdata2_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 7 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> or(not(dut.core.dpath.io_icache_resp_valid), not(dut.core.dpath.io_dcache_resp_valid))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__core__dpath__stall_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>("h-1")), 7, 4), 2, 2)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__dcache___T_10_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>("h-1")), 7, 4), 3, 3)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__dcache___T_11_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>("h-1")), 11, 8), 0, 0)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__dcache___T_13_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>("h-1")), 11, 8), 1, 1)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__dcache___T_14_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>("h-1")), 11, 8), 2, 2)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__dcache___T_15_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>("h-1")), 11, 8), 3, 3)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__dcache___T_16_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>("h-1")), 15, 12), 0, 0)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__dcache___T_18_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>("h-1")), 15, 12), 1, 1)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__dcache___T_19_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>("h-1")), 15, 12), 2, 2)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__dcache___T_20_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>("h-1")), 15, 12), 3, 3)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__dcache___T_21_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<3>("h0"), dut.dcache.state)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__dcache___T_25_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<3>("h1"), dut.dcache.state)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__dcache___T_28_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 7 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<3>("h2"), dut.dcache.state)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__dcache___T_33_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace500_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> or(or(and(dut.dcache._hit_T_1, dut.dcache._hit_T_2), dut.dcache.is_alloc_reg), dut.dcache.io_cpu_abort)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__dcache___T_35_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace500_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>("h-1")), 3, 0), 0, 0)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__dcache___T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<3>("h3"), dut.dcache.state)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__dcache___T_40_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> and(dut.dcache.io_nasti_b_ready, dut.dcache.io_nasti_b_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__dcache___T_44_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<3>("h5"), dut.dcache.state)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__dcache___T_47_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace500_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>("h-1")), 3, 0), 1, 1)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__dcache___T_4_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<3>("h6"), dut.dcache.state)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__dcache___T_51_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace500_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>("h-1")), 3, 0), 2, 2)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__dcache___T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace500_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>("h-1")), 3, 0), 3, 3)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__dcache___T_6_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>("h-1")), 7, 4), 0, 0)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__dcache___T_8_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>("h-1")), 7, 4), 1, 1)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__dcache___T_9_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace504_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(dut.dcache.metaMem_tag.rmeta.data, bits(dut.dcache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__dcache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace501_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> orr(dut.dcache.cpu_mask)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__dcache___io_cpu_resp_valid_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> not(orr(dut.dcache.cpu_mask))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__dcache___io_cpu_resp_valid_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace500_tb.v.bin.vcd after 10 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> not(and(bits(dut.dcache._hit_T, 0, 0), bits(dut.dcache._is_dirty_T_2, 0, 0)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__dcache___io_nasti_ar_valid_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace500_tb.v.bin.vcd after 8 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> not(or(and(dut.dcache._wen_T_1, dut.dcache._wen_T_2), and(dut.dcache._is_alloc_T, dut.dcache.read_wrap_out)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__dcache___ren_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 7 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> orr(dut.dcache.io_cpu_req_bits_mask)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__dcache___state_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace500_tb.v.bin.vcd after 8 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> not(and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__dcache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> and(bits(dshr(dut.dcache.v, dut.dcache.idx_reg), 0, 0), eq(dut.dcache.metaMem_tag.rmeta.data, bits(dut.dcache.addr_reg, 31, 12)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__dcache__hit_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> dut.dcache.io_cpu_resp_valid
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__dcache__io_cpu_resp_valid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> dut.dcache.is_alloc_reg
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__dcache__is_alloc_reg_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> and(and(dut.dcache.io_nasti_r_ready, dut.dcache.io_nasti_r_valid), dut.dcache.read_count)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__dcache__read_wrap_out_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> and(and(not(dut.dcache.wen), or(dut.dcache.is_idle, dut.dcache.is_read)), dut.dcache.io_cpu_req_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__dcache__ren_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 7 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> dut.dcache.ren_reg
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__dcache__ren_reg_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> or(and(and(dut.dcache.is_write, dut.dcache._wen_T), not(dut.dcache.io_cpu_abort)), and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__dcache__wen_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> and(and(dut.dcache.io_nasti_w_ready, dut.dcache.io_nasti_w_valid), dut.dcache.write_count)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__dcache__write_wrap_out_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<3>("h0"), dut.icache.state)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__icache___T_25_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 7 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<3>("h1"), dut.icache.state)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__icache___T_28_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(UInt<3>("h6"), dut.icache.state)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__icache___T_51_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace75_tb.v.bin.vcd after 10 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace694_tb.v.bin.vcd after 9 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> not(and(eq(dut.icache.state, UInt<3>("h6")), and(dut.icache._T, dut.icache.read_count)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__icache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace694_tb.v.bin.vcd after 7 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> and(bits(dshr(dut.icache.v, dut.icache.idx_reg), 0, 0), eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__icache__hit_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace694_tb.v.bin.vcd after 7 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> dut.icache.io_cpu_resp_valid
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__icache__io_cpu_resp_valid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> dut.icache.is_alloc_reg
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__icache__is_alloc_reg_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> and(and(not(dut.icache.wen), or(dut.icache.is_idle, dut.icache.is_read)), dut.icache.io_cpu_req_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__icache__ren_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 7 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> dut.icache.ren_reg
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__icache__ren_reg_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace472_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100f"), dut.core.ctrl.io_inst) |-> or(and(eq(dut.icache.state, UInt<3>("h2")), or(dut.icache.hit, dut.icache.is_alloc_reg)), and(eq(dut.icache.state, UInt<3>("h6")), and(dut.icache._T, dut.icache.read_count)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_77_0) | dut__icache__wen_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace506_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h1073"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_79_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace176_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h1073"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(or(or(dut.core.dpath.csr._csrValid_T_83, dut.core.dpath.csr._io_out_T_55), eq(UInt<12>("h300"), dut.core.dpath.csr.csr_addr)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_79_0) | dut__core__dpath__csr___io_expt_T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace844_tb.v.bin.vcd after 8 cycles
    // eq(UInt<32>("h1073"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> leq(bits(bits(dut.core.dpath.csr.io_inst, 31, 20), 9, 8), dut.core.dpath.csr.PRV)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_79_0) | dut__core__dpath__csr__privValid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace297_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h67"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(dut.arb.io_dcache_ar_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_7_0) | dut__arb___io_icache_ar_ready_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace119_tb.v.bin.vcd after 12 cycles
    // eq(UInt<32>("h67"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_7_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace356_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h67"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_7_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace284_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h67"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> eq(UInt<3>("h0"), dut.dcache.state)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_7_0) | dut__dcache___T_25_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace284_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h67"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(orr(dut.dcache.cpu_mask))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_7_0) | dut__dcache___io_cpu_resp_valid_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace297_tb.v.bin.vcd after 10 cycles
    // eq(UInt<32>("h67"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(and(bits(dut.dcache._hit_T, 0, 0), bits(dut.dcache._is_dirty_T_2, 0, 0)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_7_0) | dut__dcache___io_nasti_ar_valid_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace297_tb.v.bin.vcd after 8 cycles
    // eq(UInt<32>("h67"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(or(and(dut.dcache._wen_T_1, dut.dcache._wen_T_2), and(dut.dcache._is_alloc_T, dut.dcache.read_wrap_out)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_7_0) | dut__dcache___ren_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace297_tb.v.bin.vcd after 8 cycles
    // eq(UInt<32>("h67"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_7_0) | dut__dcache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace284_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h67"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> dut.dcache.io_cpu_resp_valid
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_7_0) | dut__dcache__io_cpu_resp_valid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace107_tb.v.bin.vcd after 10 cycles
    // eq(UInt<32>("h67"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_7_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace20_tb.v.bin.vcd after 12 cycles
    // eq(UInt<32>("h2073"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_81_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace53_tb.v.bin.vcd after 12 cycles
    // eq(UInt<32>("h3073"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_83_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace518_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h3073"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_83_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace175_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h3073"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(or(or(dut.core.dpath.csr._csrValid_T_83, dut.core.dpath.csr._io_out_T_55), eq(UInt<12>("h300"), dut.core.dpath.csr.csr_addr)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_83_0) | dut__core__dpath__csr___io_expt_T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace104_tb.v.bin.vcd after 10 cycles
    // eq(UInt<32>("h3073"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_83_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace76_tb.v.bin.vcd after 12 cycles
    // eq(UInt<32>("h5073"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_85_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace519_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h5073"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(dut.core.dpath.csr.io_expt)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_85_0) | dut__core__dpath___T_6_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace520_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h5073"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_85_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace80_tb.v.bin.vcd after 10 cycles
    // eq(UInt<32>("h5073"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> eq(bits(dut.core.dpath.alu.io_A, 31, 31), bits(dut.core.dpath.alu.io_B, 31, 31))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_85_0) | dut__core__dpath__alu___cmp_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace521_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h5073"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(or(or(dut.core.dpath.csr._csrValid_T_83, dut.core.dpath.csr._io_out_T_55), eq(UInt<12>("h300"), dut.core.dpath.csr.csr_addr)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_85_0) | dut__core__dpath__csr___io_expt_T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace864_tb.v.bin.vcd after 8 cycles
    // eq(UInt<32>("h5073"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> leq(bits(bits(dut.core.dpath.csr.io_inst, 31, 20), 9, 8), dut.core.dpath.csr.PRV)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_85_0) | dut__core__dpath__csr__privValid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace45_tb.v.bin.vcd after 10 cycles
    // eq(UInt<32>("h5073"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_85_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace526_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h6073"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_87_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace82_tb.v.bin.vcd after 10 cycles
    // eq(UInt<32>("h6073"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> eq(bits(dut.core.dpath.alu.io_A, 31, 31), bits(dut.core.dpath.alu.io_B, 31, 31))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_87_0) | dut__core__dpath__alu___cmp_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace820_tb.v.bin.vcd after 13 cycles
    // eq(UInt<32>("h6073"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> leq(bits(bits(dut.core.dpath.csr.io_inst, 31, 20), 9, 8), dut.core.dpath.csr.PRV)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_87_0) | dut__core__dpath__csr__privValid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace128_tb.v.bin.vcd after 11 cycles
    // eq(UInt<32>("h6073"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_87_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace60_tb.v.bin.vcd after 12 cycles
    // eq(UInt<32>("h7073"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_89_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace447_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h7073"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_89_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace85_tb.v.bin.vcd after 10 cycles
    // eq(UInt<32>("h7073"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> eq(bits(dut.core.dpath.alu.io_A, 31, 31), bits(dut.core.dpath.alu.io_B, 31, 31))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_89_0) | dut__core__dpath__alu___cmp_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace84_tb.v.bin.vcd after 10 cycles
    // eq(UInt<32>("h7073"), and(dut.core.ctrl.io_inst, UInt<32>("h707f"))) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_89_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace59_tb.v.bin.vcd after 12 cycles
    // eq(UInt<32>("h73"), dut.core.ctrl.io_inst) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_91_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace79_tb.v.bin.vcd after 10 cycles
    // eq(UInt<32>("h73"), dut.core.ctrl.io_inst) |-> eq(bits(dut.core.dpath.alu.io_A, 31, 31), bits(dut.core.dpath.alu.io_B, 31, 31))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_91_0) | dut__core__dpath__alu___cmp_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace10_tb.v.bin.vcd after 8 cycles
    // eq(UInt<32>("h73"), dut.core.ctrl.io_inst) |-> leq(bits(bits(dut.core.dpath.csr.io_inst, 31, 20), 9, 8), dut.core.dpath.csr.PRV)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_91_0) | dut__core__dpath__csr__privValid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace87_tb.v.bin.vcd after 10 cycles
    // eq(UInt<32>("h73"), dut.core.ctrl.io_inst) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_91_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace81_tb.v.bin.vcd after 10 cycles
    // eq(UInt<32>("h100073"), dut.core.ctrl.io_inst) |-> eq(bits(dut.core.dpath.alu.io_A, 31, 31), bits(dut.core.dpath.alu.io_B, 31, 31))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_93_0) | dut__core__dpath__alu___cmp_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace542_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h100073"), dut.core.ctrl.io_inst) |-> not(or(or(dut.core.dpath.csr._csrValid_T_83, dut.core.dpath.csr._io_out_T_55), eq(UInt<12>("h300"), dut.core.dpath.csr.csr_addr)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_93_0) | dut__core__dpath__csr___io_expt_T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace2_tb.v.bin.vcd after 8 cycles
    // eq(UInt<32>("h100073"), dut.core.ctrl.io_inst) |-> leq(bits(bits(dut.core.dpath.csr.io_inst, 31, 20), 9, 8), dut.core.dpath.csr.PRV)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_93_0) | dut__core__dpath__csr__privValid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace86_tb.v.bin.vcd after 10 cycles
    // eq(UInt<32>("h100073"), dut.core.ctrl.io_inst) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_93_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace548_tb.v.bin.vcd after 7 cycles
    // eq(UInt<32>("h10200073"), dut.core.ctrl.io_inst) |-> eq(UInt<3>("h0"), dut.arb.state)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_97_0) | dut__arb___T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace548_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h10200073"), dut.core.ctrl.io_inst) |-> not(dut.arb.io_dcache_ar_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_97_0) | dut__arb___io_icache_ar_ready_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace78_tb.v.bin.vcd after 12 cycles
    // eq(UInt<32>("h10200073"), dut.core.ctrl.io_inst) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_97_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace513_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h10200073"), dut.core.ctrl.io_inst) |-> not(dut.core.dpath.csr.io_expt)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_97_0) | dut__core__dpath___T_6_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace513_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h10200073"), dut.core.ctrl.io_inst) |-> and(not(or(dut.core.dpath._stall_T, dut.core.dpath._stall_T_1)), not(dut.core.dpath.csr.io_expt))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_97_0) | dut__core__dpath___T_7_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace549_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h10200073"), dut.core.ctrl.io_inst) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_97_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace361_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h10200073"), dut.core.ctrl.io_inst) |-> eq(bits(dut.core.dpath.fe_inst, 19, 15), bits(dut.core.dpath.ew_inst, 11, 7))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_97_0) | dut__core__dpath___rs1hazard_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace83_tb.v.bin.vcd after 10 cycles
    // eq(UInt<32>("h10200073"), dut.core.ctrl.io_inst) |-> eq(bits(dut.core.dpath.alu.io_A, 31, 31), bits(dut.core.dpath.alu.io_B, 31, 31))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_97_0) | dut__core__dpath__alu___cmp_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace361_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h10200073"), dut.core.ctrl.io_inst) |-> not(orr(tail(dut.core.dpath.brCond._diff_T, 1)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_97_0) | dut__core__dpath__brCond__eq_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace361_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h10200073"), dut.core.ctrl.io_inst) |-> not(mux(eq(dut.core.dpath.brCond._isSameSign_T, dut.core.dpath.brCond._isSameSign_T_1), bits(dut.core.dpath.brCond.diff, 31, 31), bits(dut.core.dpath.brCond.io_rs1, 31, 31)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_97_0) | dut__core__dpath__brCond__ge_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace361_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h10200073"), dut.core.ctrl.io_inst) |-> not(mux(eq(dut.core.dpath.brCond._isSameSign_T, dut.core.dpath.brCond._isSameSign_T_1), bits(dut.core.dpath.brCond.diff, 31, 31), bits(dut.core.dpath.brCond.io_rs2, 31, 31)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_97_0) | dut__core__dpath__brCond__geu_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace560_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h10200073"), dut.core.ctrl.io_inst) |-> eq(bits(dut.core.dpath.brCond.io_rs1, 31, 31), bits(dut.core.dpath.brCond.io_rs2, 31, 31))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_97_0) | dut__core__dpath__brCond__isSameSign_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace550_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h10200073"), dut.core.ctrl.io_inst) |-> not(or(or(dut.core.dpath.csr._csrValid_T_83, dut.core.dpath.csr._io_out_T_55), eq(UInt<12>("h300"), dut.core.dpath.csr.csr_addr)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_97_0) | dut__core__dpath__csr___io_expt_T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace551_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h10200073"), dut.core.ctrl.io_inst) |-> not(bits(bits(dut.core.dpath.csr.io_inst, 31, 20), 0, 0))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_97_0) | dut__core__dpath__csr___isEcall_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace552_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h10200073"), dut.core.ctrl.io_inst) |-> not(bits(bits(dut.core.dpath.csr.io_inst, 31, 20), 8, 8))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_97_0) | dut__core__dpath__csr___isEcall_T_4_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace17_tb.v.bin.vcd after 8 cycles
    // eq(UInt<32>("h10200073"), dut.core.ctrl.io_inst) |-> leq(bits(bits(dut.core.dpath.csr.io_inst, 31, 20), 9, 8), dut.core.dpath.csr.PRV)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_97_0) | dut__core__dpath__csr__privValid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace513_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h10200073"), dut.core.ctrl.io_inst) |-> eq(UInt<3>("h0"), dut.dcache.state)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_97_0) | dut__dcache___T_25_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace553_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h10200073"), dut.core.ctrl.io_inst) |-> eq(dut.dcache.metaMem_tag.rmeta.data, bits(dut.dcache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_97_0) | dut__dcache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace513_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h10200073"), dut.core.ctrl.io_inst) |-> not(orr(dut.dcache.cpu_mask))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_97_0) | dut__dcache___io_cpu_resp_valid_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace548_tb.v.bin.vcd after 10 cycles
    // eq(UInt<32>("h10200073"), dut.core.ctrl.io_inst) |-> not(and(bits(dut.dcache._hit_T, 0, 0), bits(dut.dcache._is_dirty_T_2, 0, 0)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_97_0) | dut__dcache___io_nasti_ar_valid_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace548_tb.v.bin.vcd after 8 cycles
    // eq(UInt<32>("h10200073"), dut.core.ctrl.io_inst) |-> not(or(and(dut.dcache._wen_T_1, dut.dcache._wen_T_2), and(dut.dcache._is_alloc_T, dut.dcache.read_wrap_out)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_97_0) | dut__dcache___ren_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace548_tb.v.bin.vcd after 8 cycles
    // eq(UInt<32>("h10200073"), dut.core.ctrl.io_inst) |-> not(and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_97_0) | dut__dcache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace513_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h10200073"), dut.core.ctrl.io_inst) |-> dut.dcache.io_cpu_resp_valid
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_97_0) | dut__dcache__io_cpu_resp_valid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace513_tb.v.bin.vcd after 7 cycles
    // eq(UInt<32>("h10200073"), dut.core.ctrl.io_inst) |-> eq(UInt<3>("h1"), dut.icache.state)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_97_0) | dut__icache___T_28_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace68_tb.v.bin.vcd after 10 cycles
    // eq(UInt<32>("h10200073"), dut.core.ctrl.io_inst) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_97_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace722_tb.v.bin.vcd after 9 cycles
    // eq(UInt<32>("h10200073"), dut.core.ctrl.io_inst) |-> not(and(eq(dut.icache.state, UInt<3>("h6")), and(dut.icache._T, dut.icache.read_count)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_97_0) | dut__icache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace722_tb.v.bin.vcd after 7 cycles
    // eq(UInt<32>("h10200073"), dut.core.ctrl.io_inst) |-> and(bits(dshr(dut.icache.v, dut.icache.idx_reg), 0, 0), eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12)))
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_97_0) | dut__icache__hit_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace722_tb.v.bin.vcd after 7 cycles
    // eq(UInt<32>("h10200073"), dut.core.ctrl.io_inst) |-> dut.icache.io_cpu_resp_valid
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_97_0) | dut__icache__io_cpu_resp_valid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace513_tb.v.bin.vcd after 6 cycles
    // eq(UInt<32>("h10200073"), dut.core.ctrl.io_inst) |-> and(and(not(dut.icache.wen), or(dut.icache.is_idle, dut.icache.is_read)), dut.icache.io_cpu_req_valid)
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_97_0) | dut__icache__ren_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace513_tb.v.bin.vcd after 7 cycles
    // eq(UInt<32>("h10200073"), dut.core.ctrl.io_inst) |-> dut.icache.ren_reg
    if (~reset) begin
      assert((~dut__core__ctrl___ctrlSignals_T_97_0) | dut__icache__ren_reg_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace447_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.io_ctrl_imm_sel, UInt<3>("h6")) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__dpath___csr_in_T_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace80_tb.v.bin.vcd after 10 cycles
    // eq(dut.core.dpath.io_ctrl_imm_sel, UInt<3>("h6")) |-> eq(bits(dut.core.dpath.alu.io_A, 31, 31), bits(dut.core.dpath.alu.io_B, 31, 31))
    if (~reset) begin
      assert((~dut__core__dpath___csr_in_T_0) | dut__core__dpath__alu___cmp_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace128_tb.v.bin.vcd after 11 cycles
    // eq(dut.core.dpath.io_ctrl_imm_sel, UInt<3>("h6")) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__dpath___csr_in_T_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace285_tb.v.bin.vcd after 6 cycles
    // eq(UInt<2>("h1"), mux(or(dut.core.dpath._stall_T, dut.core.dpath._stall_T_1), dut.core.dpath.st_type, dut.core.dpath.io_ctrl_st_type)) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__dpath___io_dcache_req_bits_mask_T_5_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace114_tb.v.bin.vcd after 11 cycles
    // eq(UInt<2>("h1"), mux(or(dut.core.dpath._stall_T, dut.core.dpath._stall_T_1), dut.core.dpath.st_type, dut.core.dpath.io_ctrl_st_type)) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__dpath___io_dcache_req_bits_mask_T_5_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace328_tb.v.bin.vcd after 6 cycles
    // eq(UInt<2>("h2"), mux(or(dut.core.dpath._stall_T, dut.core.dpath._stall_T_1), dut.core.dpath.st_type, dut.core.dpath.io_ctrl_st_type)) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__dpath___io_dcache_req_bits_mask_T_7_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace127_tb.v.bin.vcd after 11 cycles
    // eq(UInt<2>("h2"), mux(or(dut.core.dpath._stall_T, dut.core.dpath._stall_T_1), dut.core.dpath.st_type, dut.core.dpath.io_ctrl_st_type)) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__dpath___io_dcache_req_bits_mask_T_7_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace289_tb.v.bin.vcd after 6 cycles
    // eq(UInt<2>("h3"), mux(or(dut.core.dpath._stall_T, dut.core.dpath._stall_T_1), dut.core.dpath.st_type, dut.core.dpath.io_ctrl_st_type)) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__dpath___io_dcache_req_bits_mask_T_9_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace858_tb.v.bin.vcd after 8 cycles
    // eq(UInt<3>("h5"), dut.core.dpath.ld_type) |-> leq(bits(bits(dut.core.dpath.csr.io_inst, 31, 20), 9, 8), dut.core.dpath.csr.PRV)
    if (~reset) begin
      assert((~dut__core__dpath___load_T_15_0) | dut__core__dpath__csr__privValid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace490_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.io_ctrl_pc_sel, UInt<2>("h3")) |-> not(dut.arb.io_dcache_ar_valid)
    if (~reset) begin
      assert((~dut__core__dpath___npc_T_0) | dut__arb___io_icache_ar_ready_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace77_tb.v.bin.vcd after 12 cycles
    // eq(dut.core.dpath.io_ctrl_pc_sel, UInt<2>("h3")) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath___npc_T_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace546_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.io_ctrl_pc_sel, UInt<2>("h3")) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__dpath___npc_T_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace753_tb.v.bin.vcd after 20 cycles
    // eq(dut.core.dpath.io_ctrl_pc_sel, UInt<2>("h3")) |-> leq(bits(bits(dut.core.dpath.csr.io_inst, 31, 20), 9, 8), dut.core.dpath.csr.PRV)
    if (~reset) begin
      assert((~dut__core__dpath___npc_T_0) | dut__core__dpath__csr__privValid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace200_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.io_ctrl_pc_sel, UInt<2>("h3")) |-> eq(UInt<3>("h0"), dut.dcache.state)
    if (~reset) begin
      assert((~dut__core__dpath___npc_T_0) | dut__dcache___T_25_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace200_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.io_ctrl_pc_sel, UInt<2>("h3")) |-> not(orr(dut.dcache.cpu_mask))
    if (~reset) begin
      assert((~dut__core__dpath___npc_T_0) | dut__dcache___io_cpu_resp_valid_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace490_tb.v.bin.vcd after 8 cycles
    // eq(dut.core.dpath.io_ctrl_pc_sel, UInt<2>("h3")) |-> not(or(and(dut.dcache._wen_T_1, dut.dcache._wen_T_2), and(dut.dcache._is_alloc_T, dut.dcache.read_wrap_out)))
    if (~reset) begin
      assert((~dut__core__dpath___npc_T_0) | dut__dcache___ren_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace490_tb.v.bin.vcd after 8 cycles
    // eq(dut.core.dpath.io_ctrl_pc_sel, UInt<2>("h3")) |-> not(and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__dpath___npc_T_0) | dut__dcache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace200_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.io_ctrl_pc_sel, UInt<2>("h3")) |-> dut.dcache.io_cpu_resp_valid
    if (~reset) begin
      assert((~dut__core__dpath___npc_T_0) | dut__dcache__io_cpu_resp_valid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace119_tb.v.bin.vcd after 12 cycles
    // eq(dut.core.dpath.io_ctrl_pc_sel, UInt<2>("h1")) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath___npc_T_1_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace118_tb.v.bin.vcd after 15 cycles
    // eq(UInt<2>("h1"), dut.core.dpath.wb_sel) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__dpath___regWrite_T_5_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace285_tb.v.bin.vcd after 7 cycles
    // eq(UInt<2>("h3"), dut.core.dpath.wb_sel) |-> not(dut.arb.io_dcache_ar_valid)
    if (~reset) begin
      assert((~dut__core__dpath___regWrite_T_9_0) | dut__arb___io_icache_ar_ready_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace126_tb.v.bin.vcd after 16 cycles
    // eq(UInt<2>("h3"), dut.core.dpath.wb_sel) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath___regWrite_T_9_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace285_tb.v.bin.vcd after 7 cycles
    // eq(UInt<2>("h3"), dut.core.dpath.wb_sel) |-> eq(UInt<3>("h0"), dut.dcache.state)
    if (~reset) begin
      assert((~dut__core__dpath___regWrite_T_9_0) | dut__dcache___T_25_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace285_tb.v.bin.vcd after 7 cycles
    // eq(UInt<2>("h3"), dut.core.dpath.wb_sel) |-> not(orr(dut.dcache.cpu_mask))
    if (~reset) begin
      assert((~dut__core__dpath___regWrite_T_9_0) | dut__dcache___io_cpu_resp_valid_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace285_tb.v.bin.vcd after 9 cycles
    // eq(UInt<2>("h3"), dut.core.dpath.wb_sel) |-> not(or(and(dut.dcache._wen_T_1, dut.dcache._wen_T_2), and(dut.dcache._is_alloc_T, dut.dcache.read_wrap_out)))
    if (~reset) begin
      assert((~dut__core__dpath___regWrite_T_9_0) | dut__dcache___ren_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace285_tb.v.bin.vcd after 9 cycles
    // eq(UInt<2>("h3"), dut.core.dpath.wb_sel) |-> not(and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__dpath___regWrite_T_9_0) | dut__dcache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace285_tb.v.bin.vcd after 7 cycles
    // eq(UInt<2>("h3"), dut.core.dpath.wb_sel) |-> dut.dcache.io_cpu_resp_valid
    if (~reset) begin
      assert((~dut__core__dpath___regWrite_T_9_0) | dut__dcache__io_cpu_resp_valid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace113_tb.v.bin.vcd after 12 cycles
    // eq(bits(dut.core.dpath.fe_inst, 19, 15), bits(dut.core.dpath.ew_inst, 11, 7)) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath___rs1hazard_T_2_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace100_tb.v.bin.vcd after 13 cycles
    // not(dut.core.dpath.io_icache_resp_valid) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath___stall_T_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace364_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h2")) |-> not(dut.arb.io_dcache_ar_valid)
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_10_0) | dut__arb___io_icache_ar_ready_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace71_tb.v.bin.vcd after 12 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h2")) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_10_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace482_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h2")) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_10_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace366_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h2")) |-> not(or(or(dut.core.dpath.csr._csrValid_T_83, dut.core.dpath.csr._io_out_T_55), eq(UInt<12>("h300"), dut.core.dpath.csr.csr_addr)))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_10_0) | dut__core__dpath__csr___io_expt_T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace364_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h2")) |-> eq(UInt<3>("h0"), dut.dcache.state)
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_10_0) | dut__dcache___T_25_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace364_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h2")) |-> not(orr(dut.dcache.cpu_mask))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_10_0) | dut__dcache___io_cpu_resp_valid_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace364_tb.v.bin.vcd after 8 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h2")) |-> not(or(and(dut.dcache._wen_T_1, dut.dcache._wen_T_2), and(dut.dcache._is_alloc_T, dut.dcache.read_wrap_out)))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_10_0) | dut__dcache___ren_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace364_tb.v.bin.vcd after 8 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h2")) |-> not(and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_10_0) | dut__dcache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace364_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h2")) |-> dut.dcache.io_cpu_resp_valid
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_10_0) | dut__dcache__io_cpu_resp_valid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace109_tb.v.bin.vcd after 10 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h2")) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_10_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace379_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h3")) |-> not(dut.arb.io_dcache_ar_valid)
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_12_0) | dut__arb___io_icache_ar_ready_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace70_tb.v.bin.vcd after 12 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h3")) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_12_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace464_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h3")) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_12_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace379_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h3")) |-> eq(UInt<3>("h0"), dut.dcache.state)
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_12_0) | dut__dcache___T_25_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace379_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h3")) |-> not(orr(dut.dcache.cpu_mask))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_12_0) | dut__dcache___io_cpu_resp_valid_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace379_tb.v.bin.vcd after 8 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h3")) |-> not(or(and(dut.dcache._wen_T_1, dut.dcache._wen_T_2), and(dut.dcache._is_alloc_T, dut.dcache.read_wrap_out)))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_12_0) | dut__dcache___ren_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace379_tb.v.bin.vcd after 8 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h3")) |-> not(and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_12_0) | dut__dcache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace379_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h3")) |-> dut.dcache.io_cpu_resp_valid
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_12_0) | dut__dcache__io_cpu_resp_valid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace63_tb.v.bin.vcd after 10 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h3")) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_12_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace370_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h4")) |-> not(dut.arb.io_dcache_ar_valid)
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_14_0) | dut__arb___io_icache_ar_ready_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace72_tb.v.bin.vcd after 12 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h4")) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_14_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace460_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h4")) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_14_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace370_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h4")) |-> eq(UInt<3>("h0"), dut.dcache.state)
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_14_0) | dut__dcache___T_25_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace370_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h4")) |-> not(orr(dut.dcache.cpu_mask))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_14_0) | dut__dcache___io_cpu_resp_valid_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace370_tb.v.bin.vcd after 8 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h4")) |-> not(or(and(dut.dcache._wen_T_1, dut.dcache._wen_T_2), and(dut.dcache._is_alloc_T, dut.dcache.read_wrap_out)))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_14_0) | dut__dcache___ren_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace370_tb.v.bin.vcd after 8 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h4")) |-> not(and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_14_0) | dut__dcache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace370_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h4")) |-> dut.dcache.io_cpu_resp_valid
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_14_0) | dut__dcache__io_cpu_resp_valid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace95_tb.v.bin.vcd after 10 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h4")) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_14_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace421_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h1")) |-> not(dut.arb.io_dcache_ar_valid)
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_1_0) | dut__arb___io_icache_ar_ready_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace74_tb.v.bin.vcd after 12 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h1")) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_1_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace443_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h1")) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_1_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace421_tb.v.bin.vcd after 10 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h1")) |-> not(and(bits(dut.dcache._hit_T, 0, 0), bits(dut.dcache._is_dirty_T_2, 0, 0)))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_1_0) | dut__dcache___io_nasti_ar_valid_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace421_tb.v.bin.vcd after 8 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h1")) |-> not(or(and(dut.dcache._wen_T_1, dut.dcache._wen_T_2), and(dut.dcache._is_alloc_T, dut.dcache.read_wrap_out)))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_1_0) | dut__dcache___ren_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace421_tb.v.bin.vcd after 8 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h1")) |-> not(and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_1_0) | dut__dcache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace105_tb.v.bin.vcd after 10 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h1")) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_1_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace405_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h5")) |-> not(dut.arb.io_dcache_ar_valid)
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_3_0) | dut__arb___io_icache_ar_ready_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace64_tb.v.bin.vcd after 12 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h5")) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_3_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace403_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h5")) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_3_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace386_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h5")) |-> not(or(or(dut.core.dpath.csr._csrValid_T_83, dut.core.dpath.csr._io_out_T_55), eq(UInt<12>("h300"), dut.core.dpath.csr.csr_addr)))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_3_0) | dut__core__dpath__csr___io_expt_T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace405_tb.v.bin.vcd after 8 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h5")) |-> not(or(and(dut.dcache._wen_T_1, dut.dcache._wen_T_2), and(dut.dcache._is_alloc_T, dut.dcache.read_wrap_out)))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_3_0) | dut__dcache___ren_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace405_tb.v.bin.vcd after 8 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h5")) |-> not(and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_3_0) | dut__dcache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace101_tb.v.bin.vcd after 10 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h5")) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_3_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace392_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h7")) |-> not(dut.arb.io_dcache_ar_valid)
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_4_0) | dut__arb___io_icache_ar_ready_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace35_tb.v.bin.vcd after 12 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h7")) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_4_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace393_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h7")) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_4_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace387_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h7")) |-> eq(UInt<3>("h0"), dut.dcache.state)
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_4_0) | dut__dcache___T_25_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace387_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h7")) |-> not(orr(dut.dcache.cpu_mask))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_4_0) | dut__dcache___io_cpu_resp_valid_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace392_tb.v.bin.vcd after 8 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h7")) |-> not(or(and(dut.dcache._wen_T_1, dut.dcache._wen_T_2), and(dut.dcache._is_alloc_T, dut.dcache.read_wrap_out)))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_4_0) | dut__dcache___ren_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace392_tb.v.bin.vcd after 8 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h7")) |-> not(and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_4_0) | dut__dcache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace387_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h7")) |-> dut.dcache.io_cpu_resp_valid
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_4_0) | dut__dcache__io_cpu_resp_valid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace103_tb.v.bin.vcd after 10 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h7")) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_4_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace392_tb.v.bin.vcd after 6 cycles
    // or(eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h5")), eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h7"))) |-> not(dut.arb.io_dcache_ar_valid)
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_5_0) | dut__arb___io_icache_ar_ready_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace35_tb.v.bin.vcd after 12 cycles
    // or(eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h5")), eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h7"))) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_5_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace393_tb.v.bin.vcd after 6 cycles
    // or(eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h5")), eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h7"))) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_5_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace392_tb.v.bin.vcd after 8 cycles
    // or(eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h5")), eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h7"))) |-> not(or(and(dut.dcache._wen_T_1, dut.dcache._wen_T_2), and(dut.dcache._is_alloc_T, dut.dcache.read_wrap_out)))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_5_0) | dut__dcache___ren_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace392_tb.v.bin.vcd after 8 cycles
    // or(eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h5")), eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h7"))) |-> not(and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_5_0) | dut__dcache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace101_tb.v.bin.vcd after 10 cycles
    // or(eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h5")), eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h7"))) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_5_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace378_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h9")) |-> not(dut.arb.io_dcache_ar_valid)
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_6_0) | dut__arb___io_icache_ar_ready_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace61_tb.v.bin.vcd after 12 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h9")) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_6_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace486_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h9")) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_6_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace205_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h9")) |-> not(mux(eq(dut.core.dpath.brCond._isSameSign_T, dut.core.dpath.brCond._isSameSign_T_1), bits(dut.core.dpath.brCond.diff, 31, 31), bits(dut.core.dpath.brCond.io_rs2, 31, 31)))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_6_0) | dut__core__dpath__brCond__geu_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace378_tb.v.bin.vcd after 10 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h9")) |-> not(and(bits(dut.dcache._hit_T, 0, 0), bits(dut.dcache._is_dirty_T_2, 0, 0)))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_6_0) | dut__dcache___io_nasti_ar_valid_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace378_tb.v.bin.vcd after 8 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h9")) |-> not(or(and(dut.dcache._wen_T_1, dut.dcache._wen_T_2), and(dut.dcache._is_alloc_T, dut.dcache.read_wrap_out)))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_6_0) | dut__dcache___ren_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace378_tb.v.bin.vcd after 8 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h9")) |-> not(and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_6_0) | dut__dcache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace117_tb.v.bin.vcd after 11 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h9")) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_6_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace203_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h8")) |-> not(dut.arb.io_dcache_ar_valid)
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_7_0) | dut__arb___io_icache_ar_ready_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace101_tb.v.bin.vcd after 12 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h8")) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_7_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace255_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h8")) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_7_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace202_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h8")) |-> not(or(or(dut.core.dpath.csr._csrValid_T_83, dut.core.dpath.csr._io_out_T_55), eq(UInt<12>("h300"), dut.core.dpath.csr.csr_addr)))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_7_0) | dut__core__dpath__csr___io_expt_T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace203_tb.v.bin.vcd after 8 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h8")) |-> not(or(and(dut.dcache._wen_T_1, dut.dcache._wen_T_2), and(dut.dcache._is_alloc_T, dut.dcache.read_wrap_out)))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_7_0) | dut__dcache___ren_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace203_tb.v.bin.vcd after 8 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h8")) |-> not(and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_7_0) | dut__dcache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace108_tb.v.bin.vcd after 10 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h8")) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_7_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace203_tb.v.bin.vcd after 6 cycles
    // or(eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h9")), eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h8"))) |-> not(dut.arb.io_dcache_ar_valid)
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_8_0) | dut__arb___io_icache_ar_ready_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace101_tb.v.bin.vcd after 12 cycles
    // or(eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h9")), eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h8"))) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_8_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace255_tb.v.bin.vcd after 6 cycles
    // or(eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h9")), eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h8"))) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_8_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace203_tb.v.bin.vcd after 8 cycles
    // or(eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h9")), eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h8"))) |-> not(or(and(dut.dcache._wen_T_1, dut.dcache._wen_T_2), and(dut.dcache._is_alloc_T, dut.dcache.read_wrap_out)))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_8_0) | dut__dcache___ren_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace203_tb.v.bin.vcd after 8 cycles
    // or(eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h9")), eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h8"))) |-> not(and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_8_0) | dut__dcache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace108_tb.v.bin.vcd after 10 cycles
    // or(eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h9")), eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h8"))) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_8_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace369_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h6")) |-> not(dut.arb.io_dcache_ar_valid)
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_9_0) | dut__arb___io_icache_ar_ready_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace46_tb.v.bin.vcd after 12 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h6")) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_9_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace481_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h6")) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_9_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace629_tb.v.bin.vcd after 7 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h6")) |-> not(or(or(dut.core.dpath.csr._csrValid_T_83, dut.core.dpath.csr._io_out_T_55), eq(UInt<12>("h300"), dut.core.dpath.csr.csr_addr)))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_9_0) | dut__core__dpath__csr___io_expt_T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace170_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h6")) |-> eq(UInt<3>("h0"), dut.dcache.state)
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_9_0) | dut__dcache___T_25_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace170_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h6")) |-> not(orr(dut.dcache.cpu_mask))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_9_0) | dut__dcache___io_cpu_resp_valid_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace369_tb.v.bin.vcd after 8 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h6")) |-> not(or(and(dut.dcache._wen_T_1, dut.dcache._wen_T_2), and(dut.dcache._is_alloc_T, dut.dcache.read_wrap_out)))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_9_0) | dut__dcache___ren_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace369_tb.v.bin.vcd after 8 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h6")) |-> not(and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_9_0) | dut__dcache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace170_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h6")) |-> dut.dcache.io_cpu_resp_valid
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_9_0) | dut__dcache__io_cpu_resp_valid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace50_tb.v.bin.vcd after 10 cycles
    // eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h6")) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__dpath__alu___out_T_9_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace88_tb.v.bin.vcd after 12 cycles
    // eq(dut.core.dpath.brCond.io_br_type, UInt<3>("h3")) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath__brCond___io_taken_T_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace475_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.brCond.io_br_type, UInt<3>("h3")) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__dpath__brCond___io_taken_T_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace89_tb.v.bin.vcd after 12 cycles
    // eq(dut.core.dpath.brCond.io_br_type, UInt<3>("h1")) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath__brCond___io_taken_T_11_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace473_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.brCond.io_br_type, UInt<3>("h1")) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__dpath__brCond___io_taken_T_11_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace73_tb.v.bin.vcd after 10 cycles
    // eq(dut.core.dpath.brCond.io_br_type, UInt<3>("h1")) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__dpath__brCond___io_taken_T_11_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace219_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.brCond.io_br_type, UInt<3>("h4")) |-> not(dut.arb.io_dcache_ar_valid)
    if (~reset) begin
      assert((~dut__core__dpath__brCond___io_taken_T_14_0) | dut__arb___io_icache_ar_ready_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace90_tb.v.bin.vcd after 12 cycles
    // eq(dut.core.dpath.brCond.io_br_type, UInt<3>("h4")) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath__brCond___io_taken_T_14_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace221_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.brCond.io_br_type, UInt<3>("h4")) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__dpath__brCond___io_taken_T_14_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace804_tb.v.bin.vcd after 8 cycles
    // eq(dut.core.dpath.brCond.io_br_type, UInt<3>("h4")) |-> leq(bits(bits(dut.core.dpath.csr.io_inst, 31, 20), 9, 8), dut.core.dpath.csr.PRV)
    if (~reset) begin
      assert((~dut__core__dpath__brCond___io_taken_T_14_0) | dut__core__dpath__csr__privValid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace219_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.brCond.io_br_type, UInt<3>("h4")) |-> eq(UInt<3>("h0"), dut.dcache.state)
    if (~reset) begin
      assert((~dut__core__dpath__brCond___io_taken_T_14_0) | dut__dcache___T_25_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace219_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.brCond.io_br_type, UInt<3>("h4")) |-> not(orr(dut.dcache.cpu_mask))
    if (~reset) begin
      assert((~dut__core__dpath__brCond___io_taken_T_14_0) | dut__dcache___io_cpu_resp_valid_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace219_tb.v.bin.vcd after 8 cycles
    // eq(dut.core.dpath.brCond.io_br_type, UInt<3>("h4")) |-> not(or(and(dut.dcache._wen_T_1, dut.dcache._wen_T_2), and(dut.dcache._is_alloc_T, dut.dcache.read_wrap_out)))
    if (~reset) begin
      assert((~dut__core__dpath__brCond___io_taken_T_14_0) | dut__dcache___ren_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace219_tb.v.bin.vcd after 8 cycles
    // eq(dut.core.dpath.brCond.io_br_type, UInt<3>("h4")) |-> not(and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__dpath__brCond___io_taken_T_14_0) | dut__dcache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace219_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.brCond.io_br_type, UInt<3>("h4")) |-> dut.dcache.io_cpu_resp_valid
    if (~reset) begin
      assert((~dut__core__dpath__brCond___io_taken_T_14_0) | dut__dcache__io_cpu_resp_valid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace72_tb.v.bin.vcd after 10 cycles
    // eq(dut.core.dpath.brCond.io_br_type, UInt<3>("h4")) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__dpath__brCond___io_taken_T_14_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace101_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.brCond.io_br_type, UInt<3>("h2")) |-> not(dut.arb.io_dcache_ar_valid)
    if (~reset) begin
      assert((~dut__core__dpath__brCond___io_taken_T_5_0) | dut__arb___io_icache_ar_ready_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace87_tb.v.bin.vcd after 12 cycles
    // eq(dut.core.dpath.brCond.io_br_type, UInt<3>("h2")) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath__brCond___io_taken_T_5_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace469_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.brCond.io_br_type, UInt<3>("h2")) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__dpath__brCond___io_taken_T_5_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace801_tb.v.bin.vcd after 8 cycles
    // eq(dut.core.dpath.brCond.io_br_type, UInt<3>("h2")) |-> leq(bits(bits(dut.core.dpath.csr.io_inst, 31, 20), 9, 8), dut.core.dpath.csr.PRV)
    if (~reset) begin
      assert((~dut__core__dpath__brCond___io_taken_T_5_0) | dut__core__dpath__csr__privValid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace100_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.brCond.io_br_type, UInt<3>("h2")) |-> eq(UInt<3>("h0"), dut.dcache.state)
    if (~reset) begin
      assert((~dut__core__dpath__brCond___io_taken_T_5_0) | dut__dcache___T_25_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace100_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.brCond.io_br_type, UInt<3>("h2")) |-> not(orr(dut.dcache.cpu_mask))
    if (~reset) begin
      assert((~dut__core__dpath__brCond___io_taken_T_5_0) | dut__dcache___io_cpu_resp_valid_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace101_tb.v.bin.vcd after 8 cycles
    // eq(dut.core.dpath.brCond.io_br_type, UInt<3>("h2")) |-> not(or(and(dut.dcache._wen_T_1, dut.dcache._wen_T_2), and(dut.dcache._is_alloc_T, dut.dcache.read_wrap_out)))
    if (~reset) begin
      assert((~dut__core__dpath__brCond___io_taken_T_5_0) | dut__dcache___ren_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace101_tb.v.bin.vcd after 8 cycles
    // eq(dut.core.dpath.brCond.io_br_type, UInt<3>("h2")) |-> not(and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__dpath__brCond___io_taken_T_5_0) | dut__dcache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace100_tb.v.bin.vcd after 6 cycles
    // eq(dut.core.dpath.brCond.io_br_type, UInt<3>("h2")) |-> dut.dcache.io_cpu_resp_valid
    if (~reset) begin
      assert((~dut__core__dpath__brCond___io_taken_T_5_0) | dut__dcache__io_cpu_resp_valid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace70_tb.v.bin.vcd after 10 cycles
    // eq(dut.core.dpath.brCond.io_br_type, UInt<3>("h2")) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__dpath__brCond___io_taken_T_5_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace607_tb.v.bin.vcd after 7 cycles
    // eq(dut.core.dpath.brCond.io_br_type, UInt<3>("h5")) |-> not(dut.arb.io_dcache_ar_valid)
    if (~reset) begin
      assert((~dut__core__dpath__brCond___io_taken_T_8_0) | dut__arb___io_icache_ar_ready_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace93_tb.v.bin.vcd after 12 cycles
    // eq(dut.core.dpath.brCond.io_br_type, UInt<3>("h5")) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath__brCond___io_taken_T_8_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace609_tb.v.bin.vcd after 11 cycles
    // eq(dut.core.dpath.brCond.io_br_type, UInt<3>("h5")) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__dpath__brCond___io_taken_T_8_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace607_tb.v.bin.vcd after 9 cycles
    // eq(dut.core.dpath.brCond.io_br_type, UInt<3>("h5")) |-> not(or(and(dut.dcache._wen_T_1, dut.dcache._wen_T_2), and(dut.dcache._is_alloc_T, dut.dcache.read_wrap_out)))
    if (~reset) begin
      assert((~dut__core__dpath__brCond___io_taken_T_8_0) | dut__dcache___ren_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace607_tb.v.bin.vcd after 9 cycles
    // eq(dut.core.dpath.brCond.io_br_type, UInt<3>("h5")) |-> not(and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__dpath__brCond___io_taken_T_8_0) | dut__dcache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace69_tb.v.bin.vcd after 10 cycles
    // eq(dut.core.dpath.brCond.io_br_type, UInt<3>("h5")) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__dpath__brCond___io_taken_T_8_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace113_tb.v.bin.vcd after 11 cycles
    // andr(dut.core.dpath.csr.time) |-> eq(UInt<3>("h0"), dut.arb.state)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_0) | dut__arb___T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace32_tb.v.bin.vcd after 9 cycles
    // andr(dut.core.dpath.csr.time) |-> not(dut.arb.io_dcache_ar_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_0) | dut__arb___io_icache_ar_ready_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace129_tb.v.bin.vcd after 16 cycles
    // andr(dut.core.dpath.csr.time) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace124_tb.v.bin.vcd after 11 cycles
    // andr(dut.core.dpath.csr.time) |-> not(dut.core.dpath.csr.io_expt)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_0) | dut__core__dpath___T_6_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace113_tb.v.bin.vcd after 11 cycles
    // andr(dut.core.dpath.csr.time) |-> and(not(or(dut.core.dpath._stall_T, dut.core.dpath._stall_T_1)), not(dut.core.dpath.csr.io_expt))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_0) | dut__core__dpath___T_7_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace124_tb.v.bin.vcd after 11 cycles
    // andr(dut.core.dpath.csr.time) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace792_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.time) |-> eq(bits(dut.core.dpath.alu.io_A, 31, 31), bits(dut.core.dpath.alu.io_B, 31, 31))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_0) | dut__core__dpath__alu___cmp_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace25_tb.v.bin.vcd after 9 cycles
    // andr(dut.core.dpath.csr.time) |-> eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h0"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_0) | dut__core__dpath__alu___out_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace25_tb.v.bin.vcd after 9 cycles
    // andr(dut.core.dpath.csr.time) |-> or(eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h0")), eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h1")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_0) | dut__core__dpath__alu___out_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace793_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.time) |-> not(mux(eq(dut.core.dpath.brCond._isSameSign_T, dut.core.dpath.brCond._isSameSign_T_1), bits(dut.core.dpath.brCond.diff, 31, 31), bits(dut.core.dpath.brCond.io_rs2, 31, 31)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_0) | dut__core__dpath__brCond__geu_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace34_tb.v.bin.vcd after 9 cycles
    // andr(dut.core.dpath.csr.time) |-> not(or(or(dut.core.dpath.csr._csrValid_T_83, dut.core.dpath.csr._io_out_T_55), eq(UInt<12>("h300"), dut.core.dpath.csr.csr_addr)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_0) | dut__core__dpath__csr___io_expt_T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace113_tb.v.bin.vcd after 11 cycles
    // andr(dut.core.dpath.csr.time) |-> not(bits(bits(dut.core.dpath.csr.io_inst, 31, 20), 0, 0))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_0) | dut__core__dpath__csr___isEcall_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace110_tb.v.bin.vcd after 14 cycles
    // andr(dut.core.dpath.csr.time) |-> leq(bits(bits(dut.core.dpath.csr.io_inst, 31, 20), 9, 8), dut.core.dpath.csr.PRV)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_0) | dut__core__dpath__csr__privValid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace113_tb.v.bin.vcd after 11 cycles
    // andr(dut.core.dpath.csr.time) |-> eq(UInt<3>("h0"), dut.dcache.state)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_0) | dut__dcache___T_25_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace113_tb.v.bin.vcd after 11 cycles
    // andr(dut.core.dpath.csr.time) |-> not(orr(dut.dcache.cpu_mask))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_0) | dut__dcache___io_cpu_resp_valid_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace129_tb.v.bin.vcd after 16 cycles
    // andr(dut.core.dpath.csr.time) |-> not(and(bits(dut.dcache._hit_T, 0, 0), bits(dut.dcache._is_dirty_T_2, 0, 0)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_0) | dut__dcache___io_nasti_ar_valid_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace113_tb.v.bin.vcd after 11 cycles
    // andr(dut.core.dpath.csr.time) |-> not(or(and(dut.dcache._wen_T_1, dut.dcache._wen_T_2), and(dut.dcache._is_alloc_T, dut.dcache.read_wrap_out)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_0) | dut__dcache___ren_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace113_tb.v.bin.vcd after 11 cycles
    // andr(dut.core.dpath.csr.time) |-> not(and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_0) | dut__dcache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace113_tb.v.bin.vcd after 11 cycles
    // andr(dut.core.dpath.csr.time) |-> dut.dcache.io_cpu_resp_valid
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_0) | dut__dcache__io_cpu_resp_valid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace124_tb.v.bin.vcd after 11 cycles
    // andr(dut.core.dpath.csr.time) |-> eq(UInt<3>("h1"), dut.icache.state)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_0) | dut__icache___T_28_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace124_tb.v.bin.vcd after 11 cycles
    // andr(dut.core.dpath.csr.time) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace124_tb.v.bin.vcd after 11 cycles
    // andr(dut.core.dpath.csr.time) |-> not(and(eq(dut.icache.state, UInt<3>("h6")), and(dut.icache._T, dut.icache.read_count)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_0) | dut__icache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace113_tb.v.bin.vcd after 11 cycles
    // andr(dut.core.dpath.csr.time) |-> and(bits(dshr(dut.icache.v, dut.icache.idx_reg), 0, 0), eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_0) | dut__icache__hit_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace113_tb.v.bin.vcd after 11 cycles
    // andr(dut.core.dpath.csr.time) |-> dut.icache.io_cpu_resp_valid
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_0) | dut__icache__io_cpu_resp_valid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace113_tb.v.bin.vcd after 11 cycles
    // andr(dut.core.dpath.csr.time) |-> and(and(not(dut.icache.wen), or(dut.icache.is_idle, dut.icache.is_read)), dut.icache.io_cpu_req_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_0) | dut__icache__ren_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace113_tb.v.bin.vcd after 11 cycles
    // andr(dut.core.dpath.csr.time) |-> dut.icache.ren_reg
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_0) | dut__icache__ren_reg_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace147_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h701")) |-> not(dut.arb.io_dcache_ar_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_10_0) | dut__arb___io_icache_ar_ready_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace127_tb.v.bin.vcd after 16 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h701")) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_10_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace607_tb.v.bin.vcd after 7 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h701")) |-> eq(bits(dut.core.dpath.brCond.io_rs1, 31, 31), bits(dut.core.dpath.brCond.io_rs2, 31, 31))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_10_0) | dut__core__dpath__brCond__isSameSign_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace147_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h701")) |-> eq(UInt<3>("h0"), dut.dcache.state)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_10_0) | dut__dcache___T_25_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace147_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h701")) |-> not(orr(dut.dcache.cpu_mask))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_10_0) | dut__dcache___io_cpu_resp_valid_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace147_tb.v.bin.vcd after 10 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h701")) |-> not(and(bits(dut.dcache._hit_T, 0, 0), bits(dut.dcache._is_dirty_T_2, 0, 0)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_10_0) | dut__dcache___io_nasti_ar_valid_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace147_tb.v.bin.vcd after 8 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h701")) |-> not(or(and(dut.dcache._wen_T_1, dut.dcache._wen_T_2), and(dut.dcache._is_alloc_T, dut.dcache.read_wrap_out)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_10_0) | dut__dcache___ren_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace147_tb.v.bin.vcd after 8 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h701")) |-> not(and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_10_0) | dut__dcache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace147_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h701")) |-> dut.dcache.io_cpu_resp_valid
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_10_0) | dut__dcache__io_cpu_resp_valid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace230_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h701")) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_10_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace101_tb.v.bin.vcd after 12 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h741")) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_11_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace425_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h741")) |-> not(mux(eq(dut.core.dpath.brCond._isSameSign_T, dut.core.dpath.brCond._isSameSign_T_1), bits(dut.core.dpath.brCond.diff, 31, 31), bits(dut.core.dpath.brCond.io_rs1, 31, 31)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_11_0) | dut__core__dpath__brCond__ge_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace425_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h741")) |-> not(mux(eq(dut.core.dpath.brCond._isSameSign_T, dut.core.dpath.brCond._isSameSign_T_1), bits(dut.core.dpath.brCond.diff, 31, 31), bits(dut.core.dpath.brCond.io_rs2, 31, 31)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_11_0) | dut__core__dpath__brCond__geu_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace623_tb.v.bin.vcd after 7 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h741")) |-> eq(bits(dut.core.dpath.brCond.io_rs1, 31, 31), bits(dut.core.dpath.brCond.io_rs2, 31, 31))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_11_0) | dut__core__dpath__brCond__isSameSign_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace144_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h741")) |-> not(orr(dut.dcache.cpu_mask))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_11_0) | dut__dcache___io_cpu_resp_valid_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace144_tb.v.bin.vcd after 10 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h741")) |-> not(and(bits(dut.dcache._hit_T, 0, 0), bits(dut.dcache._is_dirty_T_2, 0, 0)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_11_0) | dut__dcache___io_nasti_ar_valid_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace19_tb.v.bin.vcd after 12 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h321")) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_12_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace426_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h321")) |-> not(mux(eq(dut.core.dpath.brCond._isSameSign_T, dut.core.dpath.brCond._isSameSign_T_1), bits(dut.core.dpath.brCond.diff, 31, 31), bits(dut.core.dpath.brCond.io_rs2, 31, 31)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_12_0) | dut__core__dpath__brCond__geu_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace141_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h321")) |-> not(orr(dut.dcache.cpu_mask))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_12_0) | dut__dcache___io_cpu_resp_valid_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace141_tb.v.bin.vcd after 10 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h321")) |-> not(and(bits(dut.dcache._hit_T, 0, 0), bits(dut.dcache._is_dirty_T_2, 0, 0)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_12_0) | dut__dcache___io_nasti_ar_valid_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace21_tb.v.bin.vcd after 12 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h340")) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_13_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace630_tb.v.bin.vcd after 7 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h340")) |-> eq(bits(dut.core.dpath.brCond.io_rs1, 31, 31), bits(dut.core.dpath.brCond.io_rs2, 31, 31))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_13_0) | dut__core__dpath__brCond__isSameSign_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace138_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h340")) |-> not(orr(dut.dcache.cpu_mask))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_13_0) | dut__dcache___io_cpu_resp_valid_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace138_tb.v.bin.vcd after 10 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h340")) |-> not(and(bits(dut.dcache._hit_T, 0, 0), bits(dut.dcache._is_dirty_T_2, 0, 0)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_13_0) | dut__dcache___io_nasti_ar_valid_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace233_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h340")) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_13_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace23_tb.v.bin.vcd after 12 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h341")) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_14_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace24_tb.v.bin.vcd after 12 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h342")) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_15_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace429_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h342")) |-> not(mux(eq(dut.core.dpath.brCond._isSameSign_T, dut.core.dpath.brCond._isSameSign_T_1), bits(dut.core.dpath.brCond.diff, 31, 31), bits(dut.core.dpath.brCond.io_rs1, 31, 31)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_15_0) | dut__core__dpath__brCond__ge_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace429_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h342")) |-> not(mux(eq(dut.core.dpath.brCond._isSameSign_T, dut.core.dpath.brCond._isSameSign_T_1), bits(dut.core.dpath.brCond.diff, 31, 31), bits(dut.core.dpath.brCond.io_rs2, 31, 31)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_15_0) | dut__core__dpath__brCond__geu_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace632_tb.v.bin.vcd after 7 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h342")) |-> eq(bits(dut.core.dpath.brCond.io_rs1, 31, 31), bits(dut.core.dpath.brCond.io_rs2, 31, 31))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_15_0) | dut__core__dpath__brCond__isSameSign_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace132_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h342")) |-> not(orr(dut.dcache.cpu_mask))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_15_0) | dut__dcache___io_cpu_resp_valid_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace132_tb.v.bin.vcd after 10 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h342")) |-> not(and(bits(dut.dcache._hit_T, 0, 0), bits(dut.dcache._is_dirty_T_2, 0, 0)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_15_0) | dut__dcache___io_nasti_ar_valid_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace228_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h342")) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_15_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace129_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h343")) |-> not(dut.arb.io_dcache_ar_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_16_0) | dut__arb___io_icache_ar_ready_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace25_tb.v.bin.vcd after 12 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h343")) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_16_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace129_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h343")) |-> eq(UInt<3>("h0"), dut.dcache.state)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_16_0) | dut__dcache___T_25_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace129_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h343")) |-> not(orr(dut.dcache.cpu_mask))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_16_0) | dut__dcache___io_cpu_resp_valid_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace129_tb.v.bin.vcd after 10 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h343")) |-> not(and(bits(dut.dcache._hit_T, 0, 0), bits(dut.dcache._is_dirty_T_2, 0, 0)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_16_0) | dut__dcache___io_nasti_ar_valid_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace129_tb.v.bin.vcd after 8 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h343")) |-> not(or(and(dut.dcache._wen_T_1, dut.dcache._wen_T_2), and(dut.dcache._is_alloc_T, dut.dcache.read_wrap_out)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_16_0) | dut__dcache___ren_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace129_tb.v.bin.vcd after 8 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h343")) |-> not(and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_16_0) | dut__dcache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace129_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h343")) |-> dut.dcache.io_cpu_resp_valid
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_16_0) | dut__dcache__io_cpu_resp_valid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace234_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h343")) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_16_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace26_tb.v.bin.vcd after 12 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h780")) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_17_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace192_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h780")) |-> eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h0"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_17_0) | dut__core__dpath__alu___out_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace192_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h780")) |-> or(eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h0")), eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h1")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_17_0) | dut__core__dpath__alu___out_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace235_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h780")) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_17_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace123_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h781")) |-> not(dut.arb.io_dcache_ar_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_18_0) | dut__arb___io_icache_ar_ready_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace122_tb.v.bin.vcd after 12 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h781")) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_18_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace123_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h781")) |-> eq(UInt<3>("h0"), dut.dcache.state)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_18_0) | dut__dcache___T_25_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace123_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h781")) |-> not(orr(dut.dcache.cpu_mask))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_18_0) | dut__dcache___io_cpu_resp_valid_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace123_tb.v.bin.vcd after 10 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h781")) |-> not(and(bits(dut.dcache._hit_T, 0, 0), bits(dut.dcache._is_dirty_T_2, 0, 0)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_18_0) | dut__dcache___io_nasti_ar_valid_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace123_tb.v.bin.vcd after 8 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h781")) |-> not(or(and(dut.dcache._wen_T_1, dut.dcache._wen_T_2), and(dut.dcache._is_alloc_T, dut.dcache.read_wrap_out)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_18_0) | dut__dcache___ren_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace123_tb.v.bin.vcd after 8 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h781")) |-> not(and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_18_0) | dut__dcache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace123_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h781")) |-> dut.dcache.io_cpu_resp_valid
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_18_0) | dut__dcache__io_cpu_resp_valid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace121_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h900")) |-> not(dut.arb.io_dcache_ar_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_19_0) | dut__arb___io_icache_ar_ready_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace108_tb.v.bin.vcd after 12 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h900")) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_19_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace341_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h900")) |-> not(mux(eq(dut.core.dpath.brCond._isSameSign_T, dut.core.dpath.brCond._isSameSign_T_1), bits(dut.core.dpath.brCond.diff, 31, 31), bits(dut.core.dpath.brCond.io_rs2, 31, 31)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_19_0) | dut__core__dpath__brCond__geu_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace121_tb.v.bin.vcd after 8 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h900")) |-> not(or(and(dut.dcache._wen_T_1, dut.dcache._wen_T_2), and(dut.dcache._is_alloc_T, dut.dcache.read_wrap_out)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_19_0) | dut__dcache___ren_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace121_tb.v.bin.vcd after 8 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h900")) |-> not(and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_19_0) | dut__dcache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> and(and(dut.arb.io_nasti_r_ready, dut.arb.io_nasti_r_valid), dut.arb.io_nasti_r_bits_last)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__arb___T_10_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace110_tb.v.bin.vcd after 11 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<3>("h0"), dut.arb.state)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__arb___T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> and(dut.arb.io_dcache_aw_ready, dut.arb.io_dcache_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__arb___T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> and(dut.arb.io_icache_ar_ready, dut.arb.io_icache_ar_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__arb___T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace36_tb.v.bin.vcd after 9 cycles
    // andr(dut.core.dpath.csr.cycle) |-> not(dut.arb.io_dcache_ar_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__arb___io_icache_ar_ready_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace128_tb.v.bin.vcd after 16 cycles
    // andr(dut.core.dpath.csr.cycle) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> dut.arb.io_dcache_ar_valid
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__arb__io_dcache_ar_valid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<32>("h37"), and(dut.core.ctrl.io_inst, UInt<32>("h7f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__ctrl___ctrlSignals_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<32>("h3"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__ctrl___ctrlSignals_T_21_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<32>("h1003"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__ctrl___ctrlSignals_T_23_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<32>("h2003"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__ctrl___ctrlSignals_T_25_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<32>("h4003"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__ctrl___ctrlSignals_T_27_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<32>("h5003"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__ctrl___ctrlSignals_T_29_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<32>("h23"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__ctrl___ctrlSignals_T_31_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<32>("h1023"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__ctrl___ctrlSignals_T_33_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<32>("h2023"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__ctrl___ctrlSignals_T_35_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<32>("h13"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__ctrl___ctrlSignals_T_37_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<32>("h2013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__ctrl___ctrlSignals_T_39_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<32>("h17"), and(dut.core.ctrl.io_inst, UInt<32>("h7f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__ctrl___ctrlSignals_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<32>("h3013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__ctrl___ctrlSignals_T_41_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<32>("h4013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__ctrl___ctrlSignals_T_43_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<32>("h6013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__ctrl___ctrlSignals_T_45_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<32>("h7013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__ctrl___ctrlSignals_T_47_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<32>("h1013"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__ctrl___ctrlSignals_T_49_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<32>("h5013"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__ctrl___ctrlSignals_T_51_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<32>("h40005013"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__ctrl___ctrlSignals_T_53_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<32>("h33"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__ctrl___ctrlSignals_T_55_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<32>("h1033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__ctrl___ctrlSignals_T_59_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<32>("h2033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__ctrl___ctrlSignals_T_61_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<32>("h3033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__ctrl___ctrlSignals_T_63_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<32>("h4033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__ctrl___ctrlSignals_T_65_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<32>("h5033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__ctrl___ctrlSignals_T_67_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<32>("h40005033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__ctrl___ctrlSignals_T_69_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<32>("h6033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__ctrl___ctrlSignals_T_71_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<32>("h7033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__ctrl___ctrlSignals_T_73_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<32>("hf"), and(dut.core.ctrl.io_inst, UInt<32>("hf00fffff")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__ctrl___ctrlSignals_T_75_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<32>("h100f"), dut.core.ctrl.io_inst)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__ctrl___ctrlSignals_T_77_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<32>("h1073"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__ctrl___ctrlSignals_T_79_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<32>("h67"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__ctrl___ctrlSignals_T_7_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<32>("h2073"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__ctrl___ctrlSignals_T_81_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<32>("h3073"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__ctrl___ctrlSignals_T_83_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace815_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<32>("h5073"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__ctrl___ctrlSignals_T_85_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<32>("h6073"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__ctrl___ctrlSignals_T_87_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<32>("h7073"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__ctrl___ctrlSignals_T_89_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<32>("h73"), dut.core.ctrl.io_inst)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__ctrl___ctrlSignals_T_91_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<32>("h100073"), dut.core.ctrl.io_inst)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__ctrl___ctrlSignals_T_93_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<32>("h10200073"), dut.core.ctrl.io_inst)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__ctrl___ctrlSignals_T_97_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> or(dut.core.dpath.reset, and(not(dut.core.dpath.stall), dut.core.dpath.csr.io_expt))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath___T_4_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace24_tb.v.bin.vcd after 9 cycles
    // andr(dut.core.dpath.csr.cycle) |-> not(dut.core.dpath.csr.io_expt)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath___T_6_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace110_tb.v.bin.vcd after 11 cycles
    // andr(dut.core.dpath.csr.cycle) |-> and(not(or(dut.core.dpath._stall_T, dut.core.dpath._stall_T_1)), not(dut.core.dpath.csr.io_expt))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath___T_7_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace815_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(dut.core.dpath.io_ctrl_imm_sel, UInt<3>("h6"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath___csr_in_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace815_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> or(or(or(dut.core.dpath.started, dut.core.dpath.io_ctrl_inst_kill), dut.core.dpath.brCond.io_taken), dut.core.dpath.csr.io_expt)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath___inst_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<2>("h1"), mux(or(dut.core.dpath._stall_T, dut.core.dpath._stall_T_1), dut.core.dpath.st_type, dut.core.dpath.io_ctrl_st_type))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath___io_dcache_req_bits_mask_T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<2>("h2"), mux(or(dut.core.dpath._stall_T, dut.core.dpath._stall_T_1), dut.core.dpath.st_type, dut.core.dpath.io_ctrl_st_type))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath___io_dcache_req_bits_mask_T_7_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<2>("h3"), mux(or(dut.core.dpath._stall_T, dut.core.dpath._stall_T_1), dut.core.dpath.st_type, dut.core.dpath.io_ctrl_st_type))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath___io_dcache_req_bits_mask_T_9_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<3>("h3"), dut.core.dpath.ld_type)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath___load_T_11_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<3>("h4"), dut.core.dpath.ld_type)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath___load_T_13_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<3>("h5"), dut.core.dpath.ld_type)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath___load_T_15_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<3>("h2"), dut.core.dpath.ld_type)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath___load_T_9_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(dut.core.dpath.io_ctrl_pc_sel, UInt<2>("h3"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath___npc_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(dut.core.dpath.io_ctrl_pc_sel, UInt<2>("h1"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath___npc_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> or(eq(dut.core.dpath.io_ctrl_pc_sel, UInt<2>("h1")), dut.core.dpath.brCond.io_taken)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath___npc_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace815_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(dut.core.dpath.io_ctrl_pc_sel, UInt<2>("h2"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath___npc_T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<2>("h1"), dut.core.dpath.wb_sel)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath___regWrite_T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<2>("h2"), dut.core.dpath.wb_sel)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath___regWrite_T_7_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<2>("h3"), dut.core.dpath.wb_sel)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath___regWrite_T_9_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace111_tb.v.bin.vcd after 11 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> and(eq(dut.core.dpath.wb_sel, UInt<2>("h0")), and(and(dut.core.dpath.wb_en, dut.core.dpath._rs1hazard_T), eq(dut.core.dpath.rs1_addr, dut.core.dpath.wb_rd_addr)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath___rs1_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(bits(dut.core.dpath.fe_inst, 19, 15), bits(dut.core.dpath.ew_inst, 11, 7))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath___rs1hazard_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> and(eq(dut.core.dpath.wb_sel, UInt<2>("h0")), and(and(dut.core.dpath.wb_en, dut.core.dpath._rs2hazard_T), eq(dut.core.dpath.rs2_addr, dut.core.dpath.wb_rd_addr)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath___rs2_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(bits(dut.core.dpath.fe_inst, 24, 20), bits(dut.core.dpath.ew_inst, 11, 7))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath___rs2hazard_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> not(dut.core.dpath.io_icache_resp_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath___stall_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> not(dut.core.dpath.io_dcache_resp_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath___stall_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace815_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(bits(dut.core.dpath.alu.io_A, 31, 31), bits(dut.core.dpath.alu.io_B, 31, 31))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__alu___cmp_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace815_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> bits(dut.core.dpath.alu.io_alu_op, 1, 1)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__alu___cmp_T_4_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h0"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__alu___out_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h2"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__alu___out_T_10_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h3"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__alu___out_T_12_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h4"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__alu___out_T_14_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(dut.core.dpath.alu.io_alu_op, UInt<4>("ha"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__alu___out_T_16_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h1"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__alu___out_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> or(eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h0")), eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h1")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__alu___out_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h5"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__alu___out_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h7"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__alu___out_T_4_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> or(eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h5")), eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h7")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__alu___out_T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h9"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__alu___out_T_6_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h8"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__alu___out_T_7_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> or(eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h9")), eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h8")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__alu___out_T_8_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h6"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__alu___out_T_9_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace815_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> bits(dut.core.dpath.alu.io_alu_op, 3, 3)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__alu___shin_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace815_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> bits(dut.core.dpath.alu.io_alu_op, 0, 0)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__alu___sum_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(dut.core.dpath.brCond.io_br_type, UInt<3>("h3"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__brCond___io_taken_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(dut.core.dpath.brCond.io_br_type, UInt<3>("h1"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__brCond___io_taken_T_11_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(dut.core.dpath.brCond.io_br_type, UInt<3>("h4"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__brCond___io_taken_T_14_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(dut.core.dpath.brCond.io_br_type, UInt<3>("h6"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__brCond___io_taken_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(dut.core.dpath.brCond.io_br_type, UInt<3>("h2"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__brCond___io_taken_T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(dut.core.dpath.brCond.io_br_type, UInt<3>("h5"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__brCond___io_taken_T_8_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace819_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> not(orr(tail(dut.core.dpath.brCond._diff_T, 1)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__brCond__eq_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace98_tb.v.bin.vcd after 13 cycles
    // andr(dut.core.dpath.csr.cycle) |-> not(mux(eq(dut.core.dpath.brCond._isSameSign_T, dut.core.dpath.brCond._isSameSign_T_1), bits(dut.core.dpath.brCond.diff, 31, 31), bits(dut.core.dpath.brCond.io_rs1, 31, 31)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__brCond__ge_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace819_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> not(mux(eq(dut.core.dpath.brCond._isSameSign_T, dut.core.dpath.brCond._isSameSign_T_1), bits(dut.core.dpath.brCond.diff, 31, 31), bits(dut.core.dpath.brCond.io_rs2, 31, 31)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__brCond__geu_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace819_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(bits(dut.core.dpath.brCond.io_rs1, 31, 31), bits(dut.core.dpath.brCond.io_rs2, 31, 31))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__brCond__isSameSign_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> andr(dut.core.dpath.csr.time)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr___T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h701"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr___T_10_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h741"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr___T_11_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h321"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr___T_12_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h340"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr___T_13_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h341"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr___T_14_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h342"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr___T_15_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h343"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr___T_16_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h780"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr___T_17_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h781"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr___T_18_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h900"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr___T_19_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h901"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr___T_20_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h902"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr___T_21_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h980"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr___T_22_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h981"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr___T_23_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h982"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr___T_24_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr___T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> or(or(and(dut.core.dpath.csr.io_pc_check, dut.core.dpath.csr._iaddrInvalid_T), mux(dut.core.dpath.csr._laddrInvalid_T_8, dut.core.dpath.csr._laddrInvalid_T_2, dut.core.dpath.csr._laddrInvalid_T_7)), mux(eq(UInt<2>("h2"), dut.core.dpath.csr.io_st_type), bits(dut.core.dpath.csr.io_addr, 0, 0), and(dut.core.dpath.csr._saddrInvalid_T_3, dut.core.dpath.csr._laddrInvalid_T_1)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr___T_6_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h300"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr___T_7_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h344"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr___T_8_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h304"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr___T_9_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h301"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr___csrRO_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h302"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr___csrRO_T_4_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace37_tb.v.bin.vcd after 9 cycles
    // andr(dut.core.dpath.csr.cycle) |-> not(or(or(dut.core.dpath.csr._csrValid_T_83, dut.core.dpath.csr._io_out_T_55), eq(UInt<12>("h300"), dut.core.dpath.csr.csr_addr)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr___io_expt_T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> not(leq(bits(dut.core.dpath.csr.csr_addr, 9, 8), dut.core.dpath.csr.PRV))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr___io_expt_T_6_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<12>("hc82"), bits(dut.core.dpath.csr.io_inst, 31, 20))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr___io_out_T_11_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<12>("hc00"), bits(dut.core.dpath.csr.io_inst, 31, 20))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr___io_out_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<12>("hf00"), bits(dut.core.dpath.csr.io_inst, 31, 20))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr___io_out_T_25_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<12>("hf01"), bits(dut.core.dpath.csr.io_inst, 31, 20))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr___io_out_T_27_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<12>("hf10"), bits(dut.core.dpath.csr.io_inst, 31, 20))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr___io_out_T_29_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<12>("hc01"), bits(dut.core.dpath.csr.io_inst, 31, 20))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr___io_out_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<12>("hc02"), bits(dut.core.dpath.csr.io_inst, 31, 20))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr___io_out_T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<12>("hc80"), bits(dut.core.dpath.csr.io_inst, 31, 20))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr___io_out_T_7_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<12>("hc81"), bits(dut.core.dpath.csr.io_inst, 31, 20))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr___io_out_T_9_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace26_tb.v.bin.vcd after 9 cycles
    // andr(dut.core.dpath.csr.cycle) |-> not(bits(bits(dut.core.dpath.csr.io_inst, 31, 20), 0, 0))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr___isEcall_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace111_tb.v.bin.vcd after 11 cycles
    // andr(dut.core.dpath.csr.cycle) |-> not(bits(bits(dut.core.dpath.csr.io_inst, 31, 20), 8, 8))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr___isEcall_T_4_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> neq(dut.core.dpath.csr.io_inst, UInt<32>("h13"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr___isInstRet_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<3>("h1"), dut.core.dpath.csr.io_ld_type)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr___laddrInvalid_T_4_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<2>("h1"), dut.core.dpath.csr.io_st_type)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr___saddrInvalid_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<2>("h2"), dut.core.dpath.csr.io_st_type)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr___saddrInvalid_T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<3>("h1"), dut.core.dpath.csr.io_cmd)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr___wdata_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<3>("h2"), dut.core.dpath.csr.io_cmd)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr___wdata_T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<3>("h3"), dut.core.dpath.csr.io_cmd)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr___wdata_T_7_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> and(dut.core.dpath.csr.io_pc_check, bits(dut.core.dpath.csr.io_addr, 1, 1))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr__iaddrInvalid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> dut.core.dpath.csr.io_expt
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr__io_expt);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> and(and(eq(dut.core.dpath.csr.io_cmd, UInt<3>("h4")), bits(dut.core.dpath.csr.csr_addr, 0, 0)), not(bits(dut.core.dpath.csr.csr_addr, 8, 8)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr__isEbreak_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> and(and(eq(dut.core.dpath.csr.io_cmd, UInt<3>("h4")), not(dut.core.dpath.csr._isEcall_T)), not(bits(dut.core.dpath.csr.csr_addr, 8, 8)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr__isEcall_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> and(and(eq(dut.core.dpath.csr.io_cmd, UInt<3>("h4")), not(dut.core.dpath.csr._isEcall_T)), bits(bits(dut.core.dpath.csr.io_inst, 31, 20), 8, 8))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr__isEret_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> and(and(neq(dut.core.dpath.csr.io_inst, UInt<32>("h13")), or(dut.core.dpath.csr._isInstRet_T_2, dut.core.dpath.csr.isEbreak)), not(dut.core.dpath.csr.io_stall))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr__isInstRet_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> mux(eq(UInt<3>("h4"), dut.core.dpath.csr.io_ld_type), bits(dut.core.dpath.csr.io_addr, 0, 0), mux(eq(UInt<3>("h2"), dut.core.dpath.csr.io_ld_type), bits(dut.core.dpath.csr.io_addr, 0, 0), and(dut.core.dpath.csr._laddrInvalid_T_4, dut.core.dpath.csr._laddrInvalid_T_1)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr__laddrInvalid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(dut.core.dpath.csr.io_cmd, UInt<3>("h4"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr__privInst_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace109_tb.v.bin.vcd after 14 cycles
    // andr(dut.core.dpath.csr.cycle) |-> leq(bits(bits(dut.core.dpath.csr.io_inst, 31, 20), 9, 8), dut.core.dpath.csr.PRV)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr__privValid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> mux(eq(UInt<2>("h2"), dut.core.dpath.csr.io_st_type), bits(dut.core.dpath.csr.io_addr, 0, 0), and(eq(UInt<2>("h1"), dut.core.dpath.csr.io_st_type), orr(dut.core.dpath.csr._laddrInvalid_T)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr__saddrInvalid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> or(eq(dut.core.dpath.csr.io_cmd, UInt<3>("h1")), and(bits(dut.core.dpath.csr.io_cmd, 1, 1), orr(dut.core.dpath.csr.rs1_addr)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__csr__wen_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<3>("h4"), dut.core.dpath.immGen.io_sel)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__immGen___io_out_T_10_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<3>("h1"), dut.core.dpath.immGen.io_sel)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__immGen___io_out_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<3>("h2"), dut.core.dpath.immGen.io_sel)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__immGen___io_out_T_4_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<3>("h5"), dut.core.dpath.immGen.io_sel)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__immGen___io_out_T_6_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<3>("h3"), dut.core.dpath.immGen.io_sel)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__immGen___io_out_T_8_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> dut.core.dpath.io_ctrl_A_sel
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__io_ctrl_A_sel_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> dut.core.dpath.io_ctrl_B_sel
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__io_ctrl_B_sel_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> and(dut.core.dpath.regFile.io_wen, orr(dut.core.dpath.regFile.io_waddr))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__regFile___T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace818_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> orr(dut.core.dpath.regFile.io_raddr1)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__regFile___io_rdata1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace815_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> orr(dut.core.dpath.regFile.io_raddr2)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__regFile___io_rdata2_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> or(not(dut.core.dpath.io_icache_resp_valid), not(dut.core.dpath.io_dcache_resp_valid))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__core__dpath__stall_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>("h-1")), 7, 4), 2, 2)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__dcache___T_10_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>("h-1")), 7, 4), 3, 3)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__dcache___T_11_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>("h-1")), 11, 8), 0, 0)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__dcache___T_13_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>("h-1")), 11, 8), 1, 1)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__dcache___T_14_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>("h-1")), 11, 8), 2, 2)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__dcache___T_15_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>("h-1")), 11, 8), 3, 3)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__dcache___T_16_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>("h-1")), 15, 12), 0, 0)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__dcache___T_18_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>("h-1")), 15, 12), 1, 1)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__dcache___T_19_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>("h-1")), 15, 12), 2, 2)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__dcache___T_20_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>("h-1")), 15, 12), 3, 3)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__dcache___T_21_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace110_tb.v.bin.vcd after 11 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<3>("h0"), dut.dcache.state)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__dcache___T_25_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<3>("h1"), dut.dcache.state)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__dcache___T_28_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<3>("h2"), dut.dcache.state)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__dcache___T_33_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> or(or(and(dut.dcache._hit_T_1, dut.dcache._hit_T_2), dut.dcache.is_alloc_reg), dut.dcache.io_cpu_abort)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__dcache___T_35_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>("h-1")), 3, 0), 0, 0)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__dcache___T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<3>("h3"), dut.dcache.state)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__dcache___T_40_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> and(dut.dcache.io_nasti_b_ready, dut.dcache.io_nasti_b_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__dcache___T_44_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<3>("h5"), dut.dcache.state)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__dcache___T_47_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>("h-1")), 3, 0), 1, 1)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__dcache___T_4_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<3>("h6"), dut.dcache.state)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__dcache___T_51_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>("h-1")), 3, 0), 2, 2)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__dcache___T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>("h-1")), 3, 0), 3, 3)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__dcache___T_6_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>("h-1")), 7, 4), 0, 0)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__dcache___T_8_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>("h-1")), 7, 4), 1, 1)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__dcache___T_9_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace27_tb.v.bin.vcd after 9 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(dut.dcache.metaMem_tag.rmeta.data, bits(dut.dcache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__dcache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> orr(dut.dcache.cpu_mask)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__dcache___io_cpu_resp_valid_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace110_tb.v.bin.vcd after 11 cycles
    // andr(dut.core.dpath.csr.cycle) |-> not(orr(dut.dcache.cpu_mask))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__dcache___io_cpu_resp_valid_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace128_tb.v.bin.vcd after 16 cycles
    // andr(dut.core.dpath.csr.cycle) |-> not(and(bits(dut.dcache._hit_T, 0, 0), bits(dut.dcache._is_dirty_T_2, 0, 0)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__dcache___io_nasti_ar_valid_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace110_tb.v.bin.vcd after 11 cycles
    // andr(dut.core.dpath.csr.cycle) |-> not(or(and(dut.dcache._wen_T_1, dut.dcache._wen_T_2), and(dut.dcache._is_alloc_T, dut.dcache.read_wrap_out)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__dcache___ren_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> orr(dut.dcache.io_cpu_req_bits_mask)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__dcache___state_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace110_tb.v.bin.vcd after 11 cycles
    // andr(dut.core.dpath.csr.cycle) |-> not(and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__dcache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> and(bits(dshr(dut.dcache.v, dut.dcache.idx_reg), 0, 0), eq(dut.dcache.metaMem_tag.rmeta.data, bits(dut.dcache.addr_reg, 31, 12)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__dcache__hit_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace110_tb.v.bin.vcd after 11 cycles
    // andr(dut.core.dpath.csr.cycle) |-> dut.dcache.io_cpu_resp_valid
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__dcache__io_cpu_resp_valid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> dut.dcache.is_alloc_reg
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__dcache__is_alloc_reg_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> and(and(dut.dcache.io_nasti_r_ready, dut.dcache.io_nasti_r_valid), dut.dcache.read_count)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__dcache__read_wrap_out_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> and(and(not(dut.dcache.wen), or(dut.dcache.is_idle, dut.dcache.is_read)), dut.dcache.io_cpu_req_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__dcache__ren_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> dut.dcache.ren_reg
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__dcache__ren_reg_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> or(and(and(dut.dcache.is_write, dut.dcache._wen_T), not(dut.dcache.io_cpu_abort)), and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__dcache__wen_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> and(and(dut.dcache.io_nasti_w_ready, dut.dcache.io_nasti_w_valid), dut.dcache.write_count)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__dcache__write_wrap_out_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<3>("h0"), dut.icache.state)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__icache___T_25_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace111_tb.v.bin.vcd after 11 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<3>("h1"), dut.icache.state)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__icache___T_28_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(UInt<3>("h6"), dut.icache.state)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__icache___T_51_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace40_tb.v.bin.vcd after 9 cycles
    // andr(dut.core.dpath.csr.cycle) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace111_tb.v.bin.vcd after 11 cycles
    // andr(dut.core.dpath.csr.cycle) |-> not(and(eq(dut.icache.state, UInt<3>("h6")), and(dut.icache._T, dut.icache.read_count)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__icache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace110_tb.v.bin.vcd after 11 cycles
    // andr(dut.core.dpath.csr.cycle) |-> and(bits(dshr(dut.icache.v, dut.icache.idx_reg), 0, 0), eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__icache__hit_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace110_tb.v.bin.vcd after 11 cycles
    // andr(dut.core.dpath.csr.cycle) |-> dut.icache.io_cpu_resp_valid
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__icache__io_cpu_resp_valid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> dut.icache.is_alloc_reg
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__icache__is_alloc_reg_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace110_tb.v.bin.vcd after 11 cycles
    // andr(dut.core.dpath.csr.cycle) |-> and(and(not(dut.icache.wen), or(dut.icache.is_idle, dut.icache.is_read)), dut.icache.io_cpu_req_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__icache__ren_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace110_tb.v.bin.vcd after 11 cycles
    // andr(dut.core.dpath.csr.cycle) |-> dut.icache.ren_reg
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__icache__ren_reg_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace755_tb.v.bin.vcd after 8 cycles
    // andr(dut.core.dpath.csr.cycle) |-> or(and(eq(dut.icache.state, UInt<3>("h2")), or(dut.icache.hit, dut.icache.is_alloc_reg)), and(eq(dut.icache.state, UInt<3>("h6")), and(dut.icache._T, dut.icache.read_count)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_1_0) | dut__icache__wen_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace37_tb.v.bin.vcd after 12 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h901")) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_20_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace116_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h902")) |-> not(dut.arb.io_dcache_ar_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_21_0) | dut__arb___io_icache_ar_ready_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace12_tb.v.bin.vcd after 12 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h902")) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_21_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace338_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h902")) |-> not(mux(eq(dut.core.dpath.brCond._isSameSign_T, dut.core.dpath.brCond._isSameSign_T_1), bits(dut.core.dpath.brCond.diff, 31, 31), bits(dut.core.dpath.brCond.io_rs2, 31, 31)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_21_0) | dut__core__dpath__brCond__geu_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace116_tb.v.bin.vcd after 8 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h902")) |-> not(or(and(dut.dcache._wen_T_1, dut.dcache._wen_T_2), and(dut.dcache._is_alloc_T, dut.dcache.read_wrap_out)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_21_0) | dut__dcache___ren_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace116_tb.v.bin.vcd after 8 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h902")) |-> not(and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_21_0) | dut__dcache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace239_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h902")) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_21_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace40_tb.v.bin.vcd after 12 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h980")) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_22_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace112_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h981")) |-> not(dut.arb.io_dcache_ar_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_23_0) | dut__arb___io_icache_ar_ready_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace41_tb.v.bin.vcd after 12 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h981")) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_23_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace112_tb.v.bin.vcd after 10 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h981")) |-> not(and(bits(dut.dcache._hit_T, 0, 0), bits(dut.dcache._is_dirty_T_2, 0, 0)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_23_0) | dut__dcache___io_nasti_ar_valid_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace112_tb.v.bin.vcd after 8 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h981")) |-> not(or(and(dut.dcache._wen_T_1, dut.dcache._wen_T_2), and(dut.dcache._is_alloc_T, dut.dcache.read_wrap_out)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_23_0) | dut__dcache___ren_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace112_tb.v.bin.vcd after 8 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h981")) |-> not(and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_23_0) | dut__dcache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace42_tb.v.bin.vcd after 12 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h982")) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_24_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> and(and(dut.arb.io_nasti_r_ready, dut.arb.io_nasti_r_valid), dut.arb.io_nasti_r_bits_last)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__arb___T_10_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> and(dut.arb.io_dcache_aw_ready, dut.arb.io_dcache_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__arb___T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> and(dut.arb.io_icache_ar_ready, dut.arb.io_icache_ar_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__arb___T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> dut.arb.io_dcache_ar_valid
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__arb__io_dcache_ar_valid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<32>("h37"), and(dut.core.ctrl.io_inst, UInt<32>("h7f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__ctrl___ctrlSignals_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<32>("h3"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__ctrl___ctrlSignals_T_21_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<32>("h1003"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__ctrl___ctrlSignals_T_23_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<32>("h2003"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__ctrl___ctrlSignals_T_25_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<32>("h4003"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__ctrl___ctrlSignals_T_27_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<32>("h5003"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__ctrl___ctrlSignals_T_29_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<32>("h23"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__ctrl___ctrlSignals_T_31_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<32>("h1023"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__ctrl___ctrlSignals_T_33_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<32>("h2023"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__ctrl___ctrlSignals_T_35_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<32>("h13"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__ctrl___ctrlSignals_T_37_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<32>("h2013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__ctrl___ctrlSignals_T_39_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<32>("h17"), and(dut.core.ctrl.io_inst, UInt<32>("h7f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__ctrl___ctrlSignals_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<32>("h3013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__ctrl___ctrlSignals_T_41_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<32>("h4013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__ctrl___ctrlSignals_T_43_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<32>("h6013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__ctrl___ctrlSignals_T_45_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<32>("h7013"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__ctrl___ctrlSignals_T_47_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<32>("h1013"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__ctrl___ctrlSignals_T_49_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<32>("h5013"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__ctrl___ctrlSignals_T_51_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<32>("h40005013"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__ctrl___ctrlSignals_T_53_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<32>("h33"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__ctrl___ctrlSignals_T_55_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<32>("h1033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__ctrl___ctrlSignals_T_59_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<32>("h2033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__ctrl___ctrlSignals_T_61_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<32>("h3033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__ctrl___ctrlSignals_T_63_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<32>("h4033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__ctrl___ctrlSignals_T_65_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<32>("h5033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__ctrl___ctrlSignals_T_67_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<32>("h40005033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__ctrl___ctrlSignals_T_69_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<32>("h6033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__ctrl___ctrlSignals_T_71_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<32>("h7033"), and(dut.core.ctrl.io_inst, UInt<32>("hfe00707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__ctrl___ctrlSignals_T_73_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<32>("hf"), and(dut.core.ctrl.io_inst, UInt<32>("hf00fffff")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__ctrl___ctrlSignals_T_75_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<32>("h100f"), dut.core.ctrl.io_inst)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__ctrl___ctrlSignals_T_77_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace39_tb.v.bin.vcd after 9 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<32>("h1073"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__ctrl___ctrlSignals_T_79_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<32>("h67"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__ctrl___ctrlSignals_T_7_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<32>("h2073"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__ctrl___ctrlSignals_T_81_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<32>("h3073"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__ctrl___ctrlSignals_T_83_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<32>("h5073"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__ctrl___ctrlSignals_T_85_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<32>("h6073"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__ctrl___ctrlSignals_T_87_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<32>("h7073"), and(dut.core.ctrl.io_inst, UInt<32>("h707f")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__ctrl___ctrlSignals_T_89_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<32>("h73"), dut.core.ctrl.io_inst)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__ctrl___ctrlSignals_T_91_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<32>("h100073"), dut.core.ctrl.io_inst)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__ctrl___ctrlSignals_T_93_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<32>("h10200073"), dut.core.ctrl.io_inst)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__ctrl___ctrlSignals_T_97_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> or(dut.core.dpath.reset, and(not(dut.core.dpath.stall), dut.core.dpath.csr.io_expt))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath___T_4_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace7_tb.v.bin.vcd after 12 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> not(dut.core.dpath.csr.io_expt)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath___T_6_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace7_tb.v.bin.vcd after 12 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> and(not(or(dut.core.dpath._stall_T, dut.core.dpath._stall_T_1)), not(dut.core.dpath.csr.io_expt))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath___T_7_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(dut.core.dpath.io_ctrl_imm_sel, UInt<3>("h6"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath___csr_in_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace39_tb.v.bin.vcd after 9 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> or(or(or(dut.core.dpath.started, dut.core.dpath.io_ctrl_inst_kill), dut.core.dpath.brCond.io_taken), dut.core.dpath.csr.io_expt)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath___inst_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<2>("h1"), mux(or(dut.core.dpath._stall_T, dut.core.dpath._stall_T_1), dut.core.dpath.st_type, dut.core.dpath.io_ctrl_st_type))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath___io_dcache_req_bits_mask_T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<2>("h2"), mux(or(dut.core.dpath._stall_T, dut.core.dpath._stall_T_1), dut.core.dpath.st_type, dut.core.dpath.io_ctrl_st_type))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath___io_dcache_req_bits_mask_T_7_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<2>("h3"), mux(or(dut.core.dpath._stall_T, dut.core.dpath._stall_T_1), dut.core.dpath.st_type, dut.core.dpath.io_ctrl_st_type))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath___io_dcache_req_bits_mask_T_9_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<3>("h3"), dut.core.dpath.ld_type)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath___load_T_11_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<3>("h4"), dut.core.dpath.ld_type)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath___load_T_13_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<3>("h5"), dut.core.dpath.ld_type)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath___load_T_15_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<3>("h2"), dut.core.dpath.ld_type)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath___load_T_9_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(dut.core.dpath.io_ctrl_pc_sel, UInt<2>("h3"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath___npc_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(dut.core.dpath.io_ctrl_pc_sel, UInt<2>("h1"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath___npc_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> or(eq(dut.core.dpath.io_ctrl_pc_sel, UInt<2>("h1")), dut.core.dpath.brCond.io_taken)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath___npc_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace39_tb.v.bin.vcd after 9 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(dut.core.dpath.io_ctrl_pc_sel, UInt<2>("h2"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath___npc_T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<2>("h1"), dut.core.dpath.wb_sel)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath___regWrite_T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<2>("h2"), dut.core.dpath.wb_sel)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath___regWrite_T_7_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<2>("h3"), dut.core.dpath.wb_sel)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath___regWrite_T_9_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace39_tb.v.bin.vcd after 9 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace39_tb.v.bin.vcd after 9 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> and(eq(dut.core.dpath.wb_sel, UInt<2>("h0")), and(and(dut.core.dpath.wb_en, dut.core.dpath._rs1hazard_T), eq(dut.core.dpath.rs1_addr, dut.core.dpath.wb_rd_addr)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath___rs1_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace44_tb.v.bin.vcd after 9 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(bits(dut.core.dpath.fe_inst, 19, 15), bits(dut.core.dpath.ew_inst, 11, 7))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath___rs1hazard_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> and(eq(dut.core.dpath.wb_sel, UInt<2>("h0")), and(and(dut.core.dpath.wb_en, dut.core.dpath._rs2hazard_T), eq(dut.core.dpath.rs2_addr, dut.core.dpath.wb_rd_addr)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath___rs2_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(bits(dut.core.dpath.fe_inst, 24, 20), bits(dut.core.dpath.ew_inst, 11, 7))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath___rs2hazard_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> not(dut.core.dpath.io_icache_resp_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath___stall_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> not(dut.core.dpath.io_dcache_resp_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath___stall_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace0_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(bits(dut.core.dpath.alu.io_A, 31, 31), bits(dut.core.dpath.alu.io_B, 31, 31))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__alu___cmp_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace39_tb.v.bin.vcd after 9 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> bits(dut.core.dpath.alu.io_alu_op, 1, 1)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__alu___cmp_T_4_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h0"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__alu___out_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h2"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__alu___out_T_10_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h3"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__alu___out_T_12_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h4"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__alu___out_T_14_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace39_tb.v.bin.vcd after 9 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(dut.core.dpath.alu.io_alu_op, UInt<4>("ha"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__alu___out_T_16_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h1"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__alu___out_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> or(eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h0")), eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h1")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__alu___out_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h5"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__alu___out_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h7"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__alu___out_T_4_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> or(eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h5")), eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h7")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__alu___out_T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h9"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__alu___out_T_6_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h8"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__alu___out_T_7_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> or(eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h9")), eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h8")))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__alu___out_T_8_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(dut.core.dpath.alu.io_alu_op, UInt<4>("h6"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__alu___out_T_9_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace39_tb.v.bin.vcd after 9 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> bits(dut.core.dpath.alu.io_alu_op, 3, 3)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__alu___shin_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> bits(dut.core.dpath.alu.io_alu_op, 0, 0)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__alu___sum_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(dut.core.dpath.brCond.io_br_type, UInt<3>("h3"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__brCond___io_taken_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(dut.core.dpath.brCond.io_br_type, UInt<3>("h1"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__brCond___io_taken_T_11_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(dut.core.dpath.brCond.io_br_type, UInt<3>("h4"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__brCond___io_taken_T_14_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(dut.core.dpath.brCond.io_br_type, UInt<3>("h6"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__brCond___io_taken_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(dut.core.dpath.brCond.io_br_type, UInt<3>("h2"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__brCond___io_taken_T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(dut.core.dpath.brCond.io_br_type, UInt<3>("h5"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__brCond___io_taken_T_8_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> not(orr(tail(dut.core.dpath.brCond._diff_T, 1)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__brCond__eq_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> not(mux(eq(dut.core.dpath.brCond._isSameSign_T, dut.core.dpath.brCond._isSameSign_T_1), bits(dut.core.dpath.brCond.diff, 31, 31), bits(dut.core.dpath.brCond.io_rs1, 31, 31)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__brCond__ge_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace1_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> not(mux(eq(dut.core.dpath.brCond._isSameSign_T, dut.core.dpath.brCond._isSameSign_T_1), bits(dut.core.dpath.brCond.diff, 31, 31), bits(dut.core.dpath.brCond.io_rs2, 31, 31)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__brCond__geu_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(bits(dut.core.dpath.brCond.io_rs1, 31, 31), bits(dut.core.dpath.brCond.io_rs2, 31, 31))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__brCond__isSameSign_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> andr(dut.core.dpath.csr.time)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__csr___T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h701"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__csr___T_10_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h741"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__csr___T_11_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h321"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__csr___T_12_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h340"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__csr___T_13_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h341"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__csr___T_14_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h342"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__csr___T_15_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h343"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__csr___T_16_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h780"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__csr___T_17_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h781"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__csr___T_18_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h900"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__csr___T_19_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> andr(dut.core.dpath.csr.cycle)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__csr___T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h901"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__csr___T_20_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h902"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__csr___T_21_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h980"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__csr___T_22_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h981"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__csr___T_23_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h982"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__csr___T_24_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> or(or(and(dut.core.dpath.csr.io_pc_check, dut.core.dpath.csr._iaddrInvalid_T), mux(dut.core.dpath.csr._laddrInvalid_T_8, dut.core.dpath.csr._laddrInvalid_T_2, dut.core.dpath.csr._laddrInvalid_T_7)), mux(eq(UInt<2>("h2"), dut.core.dpath.csr.io_st_type), bits(dut.core.dpath.csr.io_addr, 0, 0), and(dut.core.dpath.csr._saddrInvalid_T_3, dut.core.dpath.csr._laddrInvalid_T_1)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__csr___T_6_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h300"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__csr___T_7_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h344"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__csr___T_8_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h304"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__csr___T_9_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h301"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__csr___csrRO_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h302"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__csr___csrRO_T_4_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace39_tb.v.bin.vcd after 9 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> not(or(or(dut.core.dpath.csr._csrValid_T_83, dut.core.dpath.csr._io_out_T_55), eq(UInt<12>("h300"), dut.core.dpath.csr.csr_addr)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__csr___io_expt_T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> not(leq(bits(dut.core.dpath.csr.csr_addr, 9, 8), dut.core.dpath.csr.PRV))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__csr___io_expt_T_6_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<12>("hc82"), bits(dut.core.dpath.csr.io_inst, 31, 20))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__csr___io_out_T_11_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<12>("hc00"), bits(dut.core.dpath.csr.io_inst, 31, 20))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__csr___io_out_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<12>("hf00"), bits(dut.core.dpath.csr.io_inst, 31, 20))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__csr___io_out_T_25_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<12>("hf01"), bits(dut.core.dpath.csr.io_inst, 31, 20))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__csr___io_out_T_27_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<12>("hf10"), bits(dut.core.dpath.csr.io_inst, 31, 20))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__csr___io_out_T_29_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<12>("hc01"), bits(dut.core.dpath.csr.io_inst, 31, 20))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__csr___io_out_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<12>("hc02"), bits(dut.core.dpath.csr.io_inst, 31, 20))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__csr___io_out_T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<12>("hc80"), bits(dut.core.dpath.csr.io_inst, 31, 20))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__csr___io_out_T_7_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<12>("hc81"), bits(dut.core.dpath.csr.io_inst, 31, 20))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__csr___io_out_T_9_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace41_tb.v.bin.vcd after 9 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> not(bits(bits(dut.core.dpath.csr.io_inst, 31, 20), 0, 0))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__csr___isEcall_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> not(bits(bits(dut.core.dpath.csr.io_inst, 31, 20), 8, 8))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__csr___isEcall_T_4_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<3>("h1"), dut.core.dpath.csr.io_ld_type)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__csr___laddrInvalid_T_4_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<2>("h1"), dut.core.dpath.csr.io_st_type)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__csr___saddrInvalid_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<2>("h2"), dut.core.dpath.csr.io_st_type)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__csr___saddrInvalid_T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<3>("h1"), dut.core.dpath.csr.io_cmd)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__csr___wdata_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<3>("h2"), dut.core.dpath.csr.io_cmd)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__csr___wdata_T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<3>("h3"), dut.core.dpath.csr.io_cmd)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__csr___wdata_T_7_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> and(dut.core.dpath.csr.io_pc_check, bits(dut.core.dpath.csr.io_addr, 1, 1))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__csr__iaddrInvalid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> dut.core.dpath.csr.io_expt
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__csr__io_expt);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> and(and(eq(dut.core.dpath.csr.io_cmd, UInt<3>("h4")), bits(dut.core.dpath.csr.csr_addr, 0, 0)), not(bits(dut.core.dpath.csr.csr_addr, 8, 8)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__csr__isEbreak_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> and(and(eq(dut.core.dpath.csr.io_cmd, UInt<3>("h4")), not(dut.core.dpath.csr._isEcall_T)), not(bits(dut.core.dpath.csr.csr_addr, 8, 8)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__csr__isEcall_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> and(and(eq(dut.core.dpath.csr.io_cmd, UInt<3>("h4")), not(dut.core.dpath.csr._isEcall_T)), bits(bits(dut.core.dpath.csr.io_inst, 31, 20), 8, 8))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__csr__isEret_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> mux(eq(UInt<3>("h4"), dut.core.dpath.csr.io_ld_type), bits(dut.core.dpath.csr.io_addr, 0, 0), mux(eq(UInt<3>("h2"), dut.core.dpath.csr.io_ld_type), bits(dut.core.dpath.csr.io_addr, 0, 0), and(dut.core.dpath.csr._laddrInvalid_T_4, dut.core.dpath.csr._laddrInvalid_T_1)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__csr__laddrInvalid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(dut.core.dpath.csr.io_cmd, UInt<3>("h4"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__csr__privInst_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace112_tb.v.bin.vcd after 14 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> leq(bits(bits(dut.core.dpath.csr.io_inst, 31, 20), 9, 8), dut.core.dpath.csr.PRV)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__csr__privValid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> mux(eq(UInt<2>("h2"), dut.core.dpath.csr.io_st_type), bits(dut.core.dpath.csr.io_addr, 0, 0), and(eq(UInt<2>("h1"), dut.core.dpath.csr.io_st_type), orr(dut.core.dpath.csr._laddrInvalid_T)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__csr__saddrInvalid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> or(eq(dut.core.dpath.csr.io_cmd, UInt<3>("h1")), and(bits(dut.core.dpath.csr.io_cmd, 1, 1), orr(dut.core.dpath.csr.rs1_addr)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__csr__wen_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<3>("h4"), dut.core.dpath.immGen.io_sel)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__immGen___io_out_T_10_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<3>("h1"), dut.core.dpath.immGen.io_sel)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__immGen___io_out_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<3>("h2"), dut.core.dpath.immGen.io_sel)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__immGen___io_out_T_4_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<3>("h5"), dut.core.dpath.immGen.io_sel)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__immGen___io_out_T_6_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<3>("h3"), dut.core.dpath.immGen.io_sel)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__immGen___io_out_T_8_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace5_tb.v.bin.vcd after 12 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> dut.core.dpath.io_ctrl_A_sel
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__io_ctrl_A_sel_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> dut.core.dpath.io_ctrl_B_sel
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__io_ctrl_B_sel_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace39_tb.v.bin.vcd after 9 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> and(dut.core.dpath.regFile.io_wen, orr(dut.core.dpath.regFile.io_waddr))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__regFile___T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace39_tb.v.bin.vcd after 9 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> orr(dut.core.dpath.regFile.io_raddr1)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__regFile___io_rdata1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace39_tb.v.bin.vcd after 9 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> orr(dut.core.dpath.regFile.io_raddr2)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__regFile___io_rdata2_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> or(not(dut.core.dpath.io_icache_resp_valid), not(dut.core.dpath.io_dcache_resp_valid))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__core__dpath__stall_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>("h-1")), 7, 4), 2, 2)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__dcache___T_10_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>("h-1")), 7, 4), 3, 3)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__dcache___T_11_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>("h-1")), 11, 8), 0, 0)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__dcache___T_13_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>("h-1")), 11, 8), 1, 1)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__dcache___T_14_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>("h-1")), 11, 8), 2, 2)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__dcache___T_15_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>("h-1")), 11, 8), 3, 3)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__dcache___T_16_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>("h-1")), 15, 12), 0, 0)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__dcache___T_18_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>("h-1")), 15, 12), 1, 1)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__dcache___T_19_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>("h-1")), 15, 12), 2, 2)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__dcache___T_20_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>("h-1")), 15, 12), 3, 3)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__dcache___T_21_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace96_tb.v.bin.vcd after 13 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<3>("h0"), dut.dcache.state)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__dcache___T_25_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<3>("h1"), dut.dcache.state)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__dcache___T_28_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<3>("h2"), dut.dcache.state)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__dcache___T_33_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> or(or(and(dut.dcache._hit_T_1, dut.dcache._hit_T_2), dut.dcache.is_alloc_reg), dut.dcache.io_cpu_abort)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__dcache___T_35_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>("h-1")), 3, 0), 0, 0)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__dcache___T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<3>("h3"), dut.dcache.state)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__dcache___T_40_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> and(dut.dcache.io_nasti_b_ready, dut.dcache.io_nasti_b_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__dcache___T_44_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<3>("h5"), dut.dcache.state)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__dcache___T_47_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>("h-1")), 3, 0), 1, 1)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__dcache___T_4_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<3>("h6"), dut.dcache.state)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__dcache___T_51_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>("h-1")), 3, 0), 2, 2)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__dcache___T_5_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>("h-1")), 3, 0), 3, 3)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__dcache___T_6_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>("h-1")), 7, 4), 0, 0)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__dcache___T_8_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>("h-1")), 7, 4), 1, 1)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__dcache___T_9_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace39_tb.v.bin.vcd after 9 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(dut.dcache.metaMem_tag.rmeta.data, bits(dut.dcache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__dcache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> orr(dut.dcache.cpu_mask)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__dcache___io_cpu_resp_valid_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace114_tb.v.bin.vcd after 15 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> not(orr(dut.dcache.cpu_mask))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__dcache___io_cpu_resp_valid_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace114_tb.v.bin.vcd after 15 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> not(and(bits(dut.dcache._hit_T, 0, 0), bits(dut.dcache._is_dirty_T_2, 0, 0)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__dcache___io_nasti_ar_valid_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> orr(dut.dcache.io_cpu_req_bits_mask)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__dcache___state_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> and(bits(dshr(dut.dcache.v, dut.dcache.idx_reg), 0, 0), eq(dut.dcache.metaMem_tag.rmeta.data, bits(dut.dcache.addr_reg, 31, 12)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__dcache__hit_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> dut.dcache.is_alloc_reg
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__dcache__is_alloc_reg_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> and(and(dut.dcache.io_nasti_r_ready, dut.dcache.io_nasti_r_valid), dut.dcache.read_count)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__dcache__read_wrap_out_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> and(and(not(dut.dcache.wen), or(dut.dcache.is_idle, dut.dcache.is_read)), dut.dcache.io_cpu_req_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__dcache__ren_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> dut.dcache.ren_reg
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__dcache__ren_reg_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> or(and(and(dut.dcache.is_write, dut.dcache._wen_T), not(dut.dcache.io_cpu_abort)), and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__dcache__wen_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> and(and(dut.dcache.io_nasti_w_ready, dut.dcache.io_nasti_w_valid), dut.dcache.write_count)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__dcache__write_wrap_out_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<3>("h0"), dut.icache.state)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__icache___T_25_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace114_tb.v.bin.vcd after 15 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<3>("h1"), dut.icache.state)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__icache___T_28_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> eq(UInt<3>("h6"), dut.icache.state)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__icache___T_51_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> dut.icache.is_alloc_reg
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__icache__is_alloc_reg_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace114_tb.v.bin.vcd after 15 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> dut.icache.ren_reg
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__icache__ren_reg_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace134_tb.v.bin.vcd after 11 cycles
    // and(and(and(dut.core.dpath.csr._isInstRet_T, dut.core.dpath.csr._isInstRet_T_3), not(dut.core.dpath.csr.io_stall)), andr(dut.core.dpath.csr.instret)) |-> or(and(eq(dut.icache.state, UInt<3>("h2")), or(dut.icache.hit, dut.icache.is_alloc_reg)), and(eq(dut.icache.state, UInt<3>("h6")), and(dut.icache._T, dut.icache.read_count)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_3_0) | dut__icache__wen_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace107_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h300")) |-> not(dut.arb.io_dcache_ar_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_7_0) | dut__arb___io_icache_ar_ready_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace45_tb.v.bin.vcd after 12 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h300")) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_7_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace432_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h300")) |-> not(mux(eq(dut.core.dpath.brCond._isSameSign_T, dut.core.dpath.brCond._isSameSign_T_1), bits(dut.core.dpath.brCond.diff, 31, 31), bits(dut.core.dpath.brCond.io_rs1, 31, 31)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_7_0) | dut__core__dpath__brCond__ge_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace432_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h300")) |-> not(mux(eq(dut.core.dpath.brCond._isSameSign_T, dut.core.dpath.brCond._isSameSign_T_1), bits(dut.core.dpath.brCond.diff, 31, 31), bits(dut.core.dpath.brCond.io_rs2, 31, 31)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_7_0) | dut__core__dpath__brCond__geu_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace635_tb.v.bin.vcd after 7 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h300")) |-> eq(bits(dut.core.dpath.brCond.io_rs1, 31, 31), bits(dut.core.dpath.brCond.io_rs2, 31, 31))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_7_0) | dut__core__dpath__brCond__isSameSign_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace107_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h300")) |-> eq(UInt<3>("h0"), dut.dcache.state)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_7_0) | dut__dcache___T_25_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace107_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h300")) |-> not(orr(dut.dcache.cpu_mask))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_7_0) | dut__dcache___io_cpu_resp_valid_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace107_tb.v.bin.vcd after 10 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h300")) |-> not(and(bits(dut.dcache._hit_T, 0, 0), bits(dut.dcache._is_dirty_T_2, 0, 0)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_7_0) | dut__dcache___io_nasti_ar_valid_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace107_tb.v.bin.vcd after 8 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h300")) |-> not(or(and(dut.dcache._wen_T_1, dut.dcache._wen_T_2), and(dut.dcache._is_alloc_T, dut.dcache.read_wrap_out)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_7_0) | dut__dcache___ren_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace107_tb.v.bin.vcd after 8 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h300")) |-> not(and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_7_0) | dut__dcache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace107_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h300")) |-> dut.dcache.io_cpu_resp_valid
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_7_0) | dut__dcache__io_cpu_resp_valid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace47_tb.v.bin.vcd after 12 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h344")) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_8_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace433_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h344")) |-> not(mux(eq(dut.core.dpath.brCond._isSameSign_T, dut.core.dpath.brCond._isSameSign_T_1), bits(dut.core.dpath.brCond.diff, 31, 31), bits(dut.core.dpath.brCond.io_rs2, 31, 31)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_8_0) | dut__core__dpath__brCond__geu_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace148_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h344")) |-> not(orr(dut.dcache.cpu_mask))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_8_0) | dut__dcache___io_cpu_resp_valid_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace148_tb.v.bin.vcd after 10 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h344")) |-> not(and(bits(dut.dcache._hit_T, 0, 0), bits(dut.dcache._is_dirty_T_2, 0, 0)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_8_0) | dut__dcache___io_nasti_ar_valid_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace244_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h344")) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_8_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace151_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h304")) |-> not(dut.arb.io_dcache_ar_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_9_0) | dut__arb___io_icache_ar_ready_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace48_tb.v.bin.vcd after 12 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h304")) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_9_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace434_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h304")) |-> not(mux(eq(dut.core.dpath.brCond._isSameSign_T, dut.core.dpath.brCond._isSameSign_T_1), bits(dut.core.dpath.brCond.diff, 31, 31), bits(dut.core.dpath.brCond.io_rs1, 31, 31)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_9_0) | dut__core__dpath__brCond__ge_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace434_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h304")) |-> not(mux(eq(dut.core.dpath.brCond._isSameSign_T, dut.core.dpath.brCond._isSameSign_T_1), bits(dut.core.dpath.brCond.diff, 31, 31), bits(dut.core.dpath.brCond.io_rs2, 31, 31)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_9_0) | dut__core__dpath__brCond__geu_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace637_tb.v.bin.vcd after 7 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h304")) |-> eq(bits(dut.core.dpath.brCond.io_rs1, 31, 31), bits(dut.core.dpath.brCond.io_rs2, 31, 31))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_9_0) | dut__core__dpath__brCond__isSameSign_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace151_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h304")) |-> eq(UInt<3>("h0"), dut.dcache.state)
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_9_0) | dut__dcache___T_25_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace151_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h304")) |-> not(orr(dut.dcache.cpu_mask))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_9_0) | dut__dcache___io_cpu_resp_valid_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace151_tb.v.bin.vcd after 8 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h304")) |-> not(or(and(dut.dcache._wen_T_1, dut.dcache._wen_T_2), and(dut.dcache._is_alloc_T, dut.dcache.read_wrap_out)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_9_0) | dut__dcache___ren_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace151_tb.v.bin.vcd after 8 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h304")) |-> not(and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_9_0) | dut__dcache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace151_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h304")) |-> dut.dcache.io_cpu_resp_valid
    if (~reset) begin
      assert((~dut__core__dpath__csr___T_9_0) | dut__dcache__io_cpu_resp_valid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace154_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h301")) |-> not(dut.arb.io_dcache_ar_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___csrRO_T_2_0) | dut__arb___io_icache_ar_ready_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace49_tb.v.bin.vcd after 12 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h301")) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___csrRO_T_2_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace435_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h301")) |-> not(mux(eq(dut.core.dpath.brCond._isSameSign_T, dut.core.dpath.brCond._isSameSign_T_1), bits(dut.core.dpath.brCond.diff, 31, 31), bits(dut.core.dpath.brCond.io_rs1, 31, 31)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___csrRO_T_2_0) | dut__core__dpath__brCond__ge_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace435_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h301")) |-> not(mux(eq(dut.core.dpath.brCond._isSameSign_T, dut.core.dpath.brCond._isSameSign_T_1), bits(dut.core.dpath.brCond.diff, 31, 31), bits(dut.core.dpath.brCond.io_rs2, 31, 31)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___csrRO_T_2_0) | dut__core__dpath__brCond__geu_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace638_tb.v.bin.vcd after 7 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h301")) |-> eq(bits(dut.core.dpath.brCond.io_rs1, 31, 31), bits(dut.core.dpath.brCond.io_rs2, 31, 31))
    if (~reset) begin
      assert((~dut__core__dpath__csr___csrRO_T_2_0) | dut__core__dpath__brCond__isSameSign_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace154_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h301")) |-> eq(UInt<3>("h0"), dut.dcache.state)
    if (~reset) begin
      assert((~dut__core__dpath__csr___csrRO_T_2_0) | dut__dcache___T_25_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace154_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h301")) |-> not(orr(dut.dcache.cpu_mask))
    if (~reset) begin
      assert((~dut__core__dpath__csr___csrRO_T_2_0) | dut__dcache___io_cpu_resp_valid_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace154_tb.v.bin.vcd after 10 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h301")) |-> not(and(bits(dut.dcache._hit_T, 0, 0), bits(dut.dcache._is_dirty_T_2, 0, 0)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___csrRO_T_2_0) | dut__dcache___io_nasti_ar_valid_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace154_tb.v.bin.vcd after 8 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h301")) |-> not(or(and(dut.dcache._wen_T_1, dut.dcache._wen_T_2), and(dut.dcache._is_alloc_T, dut.dcache.read_wrap_out)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___csrRO_T_2_0) | dut__dcache___ren_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace154_tb.v.bin.vcd after 8 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h301")) |-> not(and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___csrRO_T_2_0) | dut__dcache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace154_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h301")) |-> dut.dcache.io_cpu_resp_valid
    if (~reset) begin
      assert((~dut__core__dpath__csr___csrRO_T_2_0) | dut__dcache__io_cpu_resp_valid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace246_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h301")) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__dpath__csr___csrRO_T_2_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace50_tb.v.bin.vcd after 12 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h302")) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___csrRO_T_4_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace436_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h302")) |-> not(mux(eq(dut.core.dpath.brCond._isSameSign_T, dut.core.dpath.brCond._isSameSign_T_1), bits(dut.core.dpath.brCond.diff, 31, 31), bits(dut.core.dpath.brCond.io_rs1, 31, 31)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___csrRO_T_4_0) | dut__core__dpath__brCond__ge_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace436_tb.v.bin.vcd after 6 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h302")) |-> not(mux(eq(dut.core.dpath.brCond._isSameSign_T, dut.core.dpath.brCond._isSameSign_T_1), bits(dut.core.dpath.brCond.diff, 31, 31), bits(dut.core.dpath.brCond.io_rs2, 31, 31)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___csrRO_T_4_0) | dut__core__dpath__brCond__geu_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace622_tb.v.bin.vcd after 7 cycles
    // eq(bits(dut.core.dpath.csr.io_inst, 31, 20), UInt<12>("h302")) |-> eq(bits(dut.core.dpath.brCond.io_rs1, 31, 31), bits(dut.core.dpath.brCond.io_rs2, 31, 31))
    if (~reset) begin
      assert((~dut__core__dpath__csr___csrRO_T_4_0) | dut__core__dpath__brCond__isSameSign_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace100_tb.v.bin.vcd after 13 cycles
    // not(leq(bits(dut.core.dpath.csr.csr_addr, 9, 8), dut.core.dpath.csr.PRV)) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___io_expt_T_6_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace115_tb.v.bin.vcd after 12 cycles
    // eq(UInt<12>("hc82"), bits(dut.core.dpath.csr.io_inst, 31, 20)) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___io_out_T_11_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace158_tb.v.bin.vcd after 10 cycles
    // eq(UInt<12>("hc82"), bits(dut.core.dpath.csr.io_inst, 31, 20)) |-> not(and(bits(dut.dcache._hit_T, 0, 0), bits(dut.dcache._is_dirty_T_2, 0, 0)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___io_out_T_11_0) | dut__dcache___io_nasti_ar_valid_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace227_tb.v.bin.vcd after 6 cycles
    // eq(UInt<12>("hc82"), bits(dut.core.dpath.csr.io_inst, 31, 20)) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__dpath__csr___io_out_T_11_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace104_tb.v.bin.vcd after 6 cycles
    // eq(UInt<12>("hc00"), bits(dut.core.dpath.csr.io_inst, 31, 20)) |-> not(dut.arb.io_dcache_ar_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___io_out_T_1_0) | dut__arb___io_icache_ar_ready_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace43_tb.v.bin.vcd after 12 cycles
    // eq(UInt<12>("hc00"), bits(dut.core.dpath.csr.io_inst, 31, 20)) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___io_out_T_1_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace248_tb.v.bin.vcd after 6 cycles
    // eq(UInt<12>("hc00"), bits(dut.core.dpath.csr.io_inst, 31, 20)) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__dpath__csr___io_out_T_1_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace438_tb.v.bin.vcd after 6 cycles
    // eq(UInt<12>("hc00"), bits(dut.core.dpath.csr.io_inst, 31, 20)) |-> not(mux(eq(dut.core.dpath.brCond._isSameSign_T, dut.core.dpath.brCond._isSameSign_T_1), bits(dut.core.dpath.brCond.diff, 31, 31), bits(dut.core.dpath.brCond.io_rs2, 31, 31)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___io_out_T_1_0) | dut__core__dpath__brCond__geu_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace104_tb.v.bin.vcd after 10 cycles
    // eq(UInt<12>("hc00"), bits(dut.core.dpath.csr.io_inst, 31, 20)) |-> not(and(bits(dut.dcache._hit_T, 0, 0), bits(dut.dcache._is_dirty_T_2, 0, 0)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___io_out_T_1_0) | dut__dcache___io_nasti_ar_valid_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace104_tb.v.bin.vcd after 8 cycles
    // eq(UInt<12>("hc00"), bits(dut.core.dpath.csr.io_inst, 31, 20)) |-> not(or(and(dut.dcache._wen_T_1, dut.dcache._wen_T_2), and(dut.dcache._is_alloc_T, dut.dcache.read_wrap_out)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___io_out_T_1_0) | dut__dcache___ren_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace104_tb.v.bin.vcd after 8 cycles
    // eq(UInt<12>("hc00"), bits(dut.core.dpath.csr.io_inst, 31, 20)) |-> not(and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___io_out_T_1_0) | dut__dcache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace248_tb.v.bin.vcd after 6 cycles
    // eq(UInt<12>("hc00"), bits(dut.core.dpath.csr.io_inst, 31, 20)) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__dpath__csr___io_out_T_1_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace334_tb.v.bin.vcd after 6 cycles
    // eq(UInt<12>("hf00"), bits(dut.core.dpath.csr.io_inst, 31, 20)) |-> not(mux(eq(dut.core.dpath.brCond._isSameSign_T, dut.core.dpath.brCond._isSameSign_T_1), bits(dut.core.dpath.brCond.diff, 31, 31), bits(dut.core.dpath.brCond.io_rs2, 31, 31)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___io_out_T_25_0) | dut__core__dpath__brCond__geu_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace38_tb.v.bin.vcd after 12 cycles
    // eq(UInt<12>("hf01"), bits(dut.core.dpath.csr.io_inst, 31, 20)) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___io_out_T_27_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace386_tb.v.bin.vcd after 6 cycles
    // eq(UInt<12>("hf01"), bits(dut.core.dpath.csr.io_inst, 31, 20)) |-> not(mux(eq(dut.core.dpath.brCond._isSameSign_T, dut.core.dpath.brCond._isSameSign_T_1), bits(dut.core.dpath.brCond.diff, 31, 31), bits(dut.core.dpath.brCond.io_rs1, 31, 31)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___io_out_T_27_0) | dut__core__dpath__brCond__ge_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace203_tb.v.bin.vcd after 10 cycles
    // eq(UInt<12>("hf01"), bits(dut.core.dpath.csr.io_inst, 31, 20)) |-> not(and(bits(dut.dcache._hit_T, 0, 0), bits(dut.dcache._is_dirty_T_2, 0, 0)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___io_out_T_27_0) | dut__dcache___io_nasti_ar_valid_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace250_tb.v.bin.vcd after 6 cycles
    // eq(UInt<12>("hf01"), bits(dut.core.dpath.csr.io_inst, 31, 20)) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__dpath__csr___io_out_T_27_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace32_tb.v.bin.vcd after 12 cycles
    // eq(UInt<12>("hf10"), bits(dut.core.dpath.csr.io_inst, 31, 20)) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___io_out_T_29_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace332_tb.v.bin.vcd after 6 cycles
    // eq(UInt<12>("hf10"), bits(dut.core.dpath.csr.io_inst, 31, 20)) |-> not(mux(eq(dut.core.dpath.brCond._isSameSign_T, dut.core.dpath.brCond._isSameSign_T_1), bits(dut.core.dpath.brCond.diff, 31, 31), bits(dut.core.dpath.brCond.io_rs2, 31, 31)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___io_out_T_29_0) | dut__core__dpath__brCond__geu_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace162_tb.v.bin.vcd after 6 cycles
    // eq(UInt<12>("hc01"), bits(dut.core.dpath.csr.io_inst, 31, 20)) |-> not(dut.arb.io_dcache_ar_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___io_out_T_3_0) | dut__arb___io_icache_ar_ready_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace16_tb.v.bin.vcd after 12 cycles
    // eq(UInt<12>("hc01"), bits(dut.core.dpath.csr.io_inst, 31, 20)) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___io_out_T_3_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace160_tb.v.bin.vcd after 6 cycles
    // eq(UInt<12>("hc01"), bits(dut.core.dpath.csr.io_inst, 31, 20)) |-> eq(UInt<3>("h0"), dut.dcache.state)
    if (~reset) begin
      assert((~dut__core__dpath__csr___io_out_T_3_0) | dut__dcache___T_25_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace160_tb.v.bin.vcd after 6 cycles
    // eq(UInt<12>("hc01"), bits(dut.core.dpath.csr.io_inst, 31, 20)) |-> not(orr(dut.dcache.cpu_mask))
    if (~reset) begin
      assert((~dut__core__dpath__csr___io_out_T_3_0) | dut__dcache___io_cpu_resp_valid_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace162_tb.v.bin.vcd after 10 cycles
    // eq(UInt<12>("hc01"), bits(dut.core.dpath.csr.io_inst, 31, 20)) |-> not(and(bits(dut.dcache._hit_T, 0, 0), bits(dut.dcache._is_dirty_T_2, 0, 0)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___io_out_T_3_0) | dut__dcache___io_nasti_ar_valid_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace162_tb.v.bin.vcd after 8 cycles
    // eq(UInt<12>("hc01"), bits(dut.core.dpath.csr.io_inst, 31, 20)) |-> not(or(and(dut.dcache._wen_T_1, dut.dcache._wen_T_2), and(dut.dcache._is_alloc_T, dut.dcache.read_wrap_out)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___io_out_T_3_0) | dut__dcache___ren_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace162_tb.v.bin.vcd after 8 cycles
    // eq(UInt<12>("hc01"), bits(dut.core.dpath.csr.io_inst, 31, 20)) |-> not(and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___io_out_T_3_0) | dut__dcache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace160_tb.v.bin.vcd after 6 cycles
    // eq(UInt<12>("hc01"), bits(dut.core.dpath.csr.io_inst, 31, 20)) |-> dut.dcache.io_cpu_resp_valid
    if (~reset) begin
      assert((~dut__core__dpath__csr___io_out_T_3_0) | dut__dcache__io_cpu_resp_valid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace225_tb.v.bin.vcd after 6 cycles
    // eq(UInt<12>("hc01"), bits(dut.core.dpath.csr.io_inst, 31, 20)) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__dpath__csr___io_out_T_3_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace407_tb.v.bin.vcd after 6 cycles
    // eq(UInt<12>("hc02"), bits(dut.core.dpath.csr.io_inst, 31, 20)) |-> not(dut.arb.io_dcache_ar_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___io_out_T_5_0) | dut__arb___io_icache_ar_ready_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace15_tb.v.bin.vcd after 12 cycles
    // eq(UInt<12>("hc02"), bits(dut.core.dpath.csr.io_inst, 31, 20)) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___io_out_T_5_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace399_tb.v.bin.vcd after 6 cycles
    // eq(UInt<12>("hc02"), bits(dut.core.dpath.csr.io_inst, 31, 20)) |-> eq(UInt<3>("h0"), dut.dcache.state)
    if (~reset) begin
      assert((~dut__core__dpath__csr___io_out_T_5_0) | dut__dcache___T_25_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace399_tb.v.bin.vcd after 6 cycles
    // eq(UInt<12>("hc02"), bits(dut.core.dpath.csr.io_inst, 31, 20)) |-> not(orr(dut.dcache.cpu_mask))
    if (~reset) begin
      assert((~dut__core__dpath__csr___io_out_T_5_0) | dut__dcache___io_cpu_resp_valid_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace407_tb.v.bin.vcd after 10 cycles
    // eq(UInt<12>("hc02"), bits(dut.core.dpath.csr.io_inst, 31, 20)) |-> not(and(bits(dut.dcache._hit_T, 0, 0), bits(dut.dcache._is_dirty_T_2, 0, 0)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___io_out_T_5_0) | dut__dcache___io_nasti_ar_valid_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace407_tb.v.bin.vcd after 8 cycles
    // eq(UInt<12>("hc02"), bits(dut.core.dpath.csr.io_inst, 31, 20)) |-> not(or(and(dut.dcache._wen_T_1, dut.dcache._wen_T_2), and(dut.dcache._is_alloc_T, dut.dcache.read_wrap_out)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___io_out_T_5_0) | dut__dcache___ren_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace407_tb.v.bin.vcd after 8 cycles
    // eq(UInt<12>("hc02"), bits(dut.core.dpath.csr.io_inst, 31, 20)) |-> not(and(eq(dut.dcache.state, UInt<3>("h6")), and(dut.dcache._T, dut.dcache.read_count)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___io_out_T_5_0) | dut__dcache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace399_tb.v.bin.vcd after 6 cycles
    // eq(UInt<12>("hc02"), bits(dut.core.dpath.csr.io_inst, 31, 20)) |-> dut.dcache.io_cpu_resp_valid
    if (~reset) begin
      assert((~dut__core__dpath__csr___io_out_T_5_0) | dut__dcache__io_cpu_resp_valid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace251_tb.v.bin.vcd after 6 cycles
    // eq(UInt<12>("hc02"), bits(dut.core.dpath.csr.io_inst, 31, 20)) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__dpath__csr___io_out_T_5_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace14_tb.v.bin.vcd after 12 cycles
    // eq(UInt<12>("hc80"), bits(dut.core.dpath.csr.io_inst, 31, 20)) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___io_out_T_7_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace330_tb.v.bin.vcd after 6 cycles
    // eq(UInt<12>("hc80"), bits(dut.core.dpath.csr.io_inst, 31, 20)) |-> not(mux(eq(dut.core.dpath.brCond._isSameSign_T, dut.core.dpath.brCond._isSameSign_T_1), bits(dut.core.dpath.brCond.diff, 31, 31), bits(dut.core.dpath.brCond.io_rs2, 31, 31)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___io_out_T_7_0) | dut__core__dpath__brCond__geu_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace13_tb.v.bin.vcd after 12 cycles
    // eq(UInt<12>("hc81"), bits(dut.core.dpath.csr.io_inst, 31, 20)) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath__csr___io_out_T_9_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace167_tb.v.bin.vcd after 6 cycles
    // eq(UInt<12>("hc81"), bits(dut.core.dpath.csr.io_inst, 31, 20)) |-> not(orr(dut.dcache.cpu_mask))
    if (~reset) begin
      assert((~dut__core__dpath__csr___io_out_T_9_0) | dut__dcache___io_cpu_resp_valid_T_3_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace790_tb.v.bin.vcd after 10 cycles
    // eq(UInt<12>("hc81"), bits(dut.core.dpath.csr.io_inst, 31, 20)) |-> not(and(bits(dut.dcache._hit_T, 0, 0), bits(dut.dcache._is_dirty_T_2, 0, 0)))
    if (~reset) begin
      assert((~dut__core__dpath__csr___io_out_T_9_0) | dut__dcache___io_nasti_ar_valid_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace166_tb.v.bin.vcd after 6 cycles
    // eq(UInt<12>("hc81"), bits(dut.core.dpath.csr.io_inst, 31, 20)) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__dpath__csr___io_out_T_9_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace820_tb.v.bin.vcd after 8 cycles
    // eq(UInt<3>("h1"), dut.core.dpath.csr.io_ld_type) |-> leq(bits(bits(dut.core.dpath.csr.io_inst, 31, 20), 9, 8), dut.core.dpath.csr.PRV)
    if (~reset) begin
      assert((~dut__core__dpath__csr___laddrInvalid_T_4_0) | dut__core__dpath__csr__privValid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace114_tb.v.bin.vcd after 11 cycles
    // eq(UInt<2>("h1"), dut.core.dpath.csr.io_st_type) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__dpath__csr___saddrInvalid_T_3_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace127_tb.v.bin.vcd after 11 cycles
    // eq(UInt<2>("h2"), dut.core.dpath.csr.io_st_type) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__dpath__csr___saddrInvalid_T_5_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace839_tb.v.bin.vcd after 11 cycles
    // and(dut.core.dpath.csr.io_pc_check, bits(dut.core.dpath.csr.io_addr, 1, 1)) |-> not(and(bits(dut.dcache._hit_T, 0, 0), bits(dut.dcache._is_dirty_T_2, 0, 0)))
    if (~reset) begin
      assert((~dut__core__dpath__csr__iaddrInvalid_0) | dut__dcache___io_nasti_ar_valid_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace656_tb.v.bin.vcd after 7 cycles
    // and(and(eq(dut.core.dpath.csr.io_cmd, UInt<3>("h4")), bits(dut.core.dpath.csr.csr_addr, 0, 0)), not(bits(dut.core.dpath.csr.csr_addr, 8, 8))) |-> not(mux(eq(dut.core.dpath.brCond._isSameSign_T, dut.core.dpath.brCond._isSameSign_T_1), bits(dut.core.dpath.brCond.diff, 31, 31), bits(dut.core.dpath.brCond.io_rs1, 31, 31)))
    if (~reset) begin
      assert((~dut__core__dpath__csr__isEbreak_0) | dut__core__dpath__brCond__ge_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace645_tb.v.bin.vcd after 7 cycles
    // and(and(eq(dut.core.dpath.csr.io_cmd, UInt<3>("h4")), bits(dut.core.dpath.csr.csr_addr, 0, 0)), not(bits(dut.core.dpath.csr.csr_addr, 8, 8))) |-> not(mux(eq(dut.core.dpath.brCond._isSameSign_T, dut.core.dpath.brCond._isSameSign_T_1), bits(dut.core.dpath.brCond.diff, 31, 31), bits(dut.core.dpath.brCond.io_rs2, 31, 31)))
    if (~reset) begin
      assert((~dut__core__dpath__csr__isEbreak_0) | dut__core__dpath__brCond__geu_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace645_tb.v.bin.vcd after 7 cycles
    // and(and(eq(dut.core.dpath.csr.io_cmd, UInt<3>("h4")), bits(dut.core.dpath.csr.csr_addr, 0, 0)), not(bits(dut.core.dpath.csr.csr_addr, 8, 8))) |-> eq(bits(dut.core.dpath.brCond.io_rs1, 31, 31), bits(dut.core.dpath.brCond.io_rs2, 31, 31))
    if (~reset) begin
      assert((~dut__core__dpath__csr__isEbreak_0) | dut__core__dpath__brCond__isSameSign_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace751_tb.v.bin.vcd after 11 cycles
    // and(and(eq(dut.core.dpath.csr.io_cmd, UInt<3>("h4")), bits(dut.core.dpath.csr.csr_addr, 0, 0)), not(bits(dut.core.dpath.csr.csr_addr, 8, 8))) |-> not(and(bits(dut.dcache._hit_T, 0, 0), bits(dut.dcache._is_dirty_T_2, 0, 0)))
    if (~reset) begin
      assert((~dut__core__dpath__csr__isEbreak_0) | dut__dcache___io_nasti_ar_valid_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace129_tb.v.bin.vcd after 11 cycles
    // and(and(eq(dut.core.dpath.csr.io_cmd, UInt<3>("h4")), bits(dut.core.dpath.csr.csr_addr, 0, 0)), not(bits(dut.core.dpath.csr.csr_addr, 8, 8))) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__dpath__csr__isEbreak_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace125_tb.v.bin.vcd after 11 cycles
    // and(and(eq(dut.core.dpath.csr.io_cmd, UInt<3>("h4")), not(dut.core.dpath.csr._isEcall_T)), not(bits(dut.core.dpath.csr.csr_addr, 8, 8))) |-> not(and(bits(dut.dcache._hit_T, 0, 0), bits(dut.dcache._is_dirty_T_2, 0, 0)))
    if (~reset) begin
      assert((~dut__core__dpath__csr__isEcall_0) | dut__dcache___io_nasti_ar_valid_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace130_tb.v.bin.vcd after 11 cycles
    // and(and(eq(dut.core.dpath.csr.io_cmd, UInt<3>("h4")), not(dut.core.dpath.csr._isEcall_T)), not(bits(dut.core.dpath.csr.csr_addr, 8, 8))) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__dpath__csr__isEcall_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace114_tb.v.bin.vcd after 11 cycles
    // mux(eq(UInt<2>("h2"), dut.core.dpath.csr.io_st_type), bits(dut.core.dpath.csr.io_addr, 0, 0), and(eq(UInt<2>("h1"), dut.core.dpath.csr.io_st_type), orr(dut.core.dpath.csr._laddrInvalid_T))) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__dpath__csr__saddrInvalid_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace55_tb.v.bin.vcd after 12 cycles
    // eq(UInt<3>("h4"), dut.core.dpath.immGen.io_sel) |-> not(dut.arb.io_nasti_aw_valid)
    if (~reset) begin
      assert((~dut__core__dpath__immGen___io_out_T_10_0) | dut__arb___io_nasti_ar_valid_T_1_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace285_tb.v.bin.vcd after 6 cycles
    // eq(UInt<3>("h2"), dut.core.dpath.immGen.io_sel) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__core__dpath__immGen___io_out_T_4_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace102_tb.v.bin.vcd after 10 cycles
    // eq(UInt<3>("h2"), dut.core.dpath.immGen.io_sel) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__core__dpath__immGen___io_out_T_4_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace36_tb.v.bin.vcd after 12 cycles
    // eq(UInt<3>("h1"), dut.dcache.state) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__dcache___T_28_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace285_tb.v.bin.vcd after 7 cycles
    // eq(UInt<3>("h2"), dut.dcache.state) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__dcache___T_33_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace100_tb.v.bin.vcd after 14 cycles
    // eq(UInt<3>("h3"), dut.dcache.state) |-> leq(bits(bits(dut.core.dpath.csr.io_inst, 31, 20), 9, 8), dut.core.dpath.csr.PRV)
    if (~reset) begin
      assert((~dut__dcache___T_40_0) | dut__core__dpath__csr__privValid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace100_tb.v.bin.vcd after 14 cycles
    // eq(UInt<3>("h3"), dut.dcache.state) |-> eq(UInt<3>("h0"), dut.icache.state)
    if (~reset) begin
      assert((~dut__dcache___T_40_0) | dut__icache___T_25_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace127_tb.v.bin.vcd after 17 cycles
    // eq(UInt<3>("h3"), dut.dcache.state) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__dcache___T_40_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace100_tb.v.bin.vcd after 14 cycles
    // eq(UInt<3>("h3"), dut.dcache.state) |-> and(bits(dshr(dut.icache.v, dut.icache.idx_reg), 0, 0), eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12)))
    if (~reset) begin
      assert((~dut__dcache___T_40_0) | dut__icache__hit_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace100_tb.v.bin.vcd after 14 cycles
    // eq(UInt<3>("h3"), dut.dcache.state) |-> dut.icache.io_cpu_resp_valid
    if (~reset) begin
      assert((~dut__dcache___T_40_0) | dut__icache__io_cpu_resp_valid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace100_tb.v.bin.vcd after 16 cycles
    // and(dut.dcache.io_nasti_b_ready, dut.dcache.io_nasti_b_valid) |-> leq(bits(bits(dut.core.dpath.csr.io_inst, 31, 20), 9, 8), dut.core.dpath.csr.PRV)
    if (~reset) begin
      assert((~dut__dcache___T_44_0) | dut__core__dpath__csr__privValid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace100_tb.v.bin.vcd after 16 cycles
    // and(dut.dcache.io_nasti_b_ready, dut.dcache.io_nasti_b_valid) |-> eq(UInt<3>("h0"), dut.icache.state)
    if (~reset) begin
      assert((~dut__dcache___T_44_0) | dut__icache___T_25_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace127_tb.v.bin.vcd after 19 cycles
    // and(dut.dcache.io_nasti_b_ready, dut.dcache.io_nasti_b_valid) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__dcache___T_44_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace100_tb.v.bin.vcd after 16 cycles
    // and(dut.dcache.io_nasti_b_ready, dut.dcache.io_nasti_b_valid) |-> and(bits(dshr(dut.icache.v, dut.icache.idx_reg), 0, 0), eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12)))
    if (~reset) begin
      assert((~dut__dcache___T_44_0) | dut__icache__hit_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace100_tb.v.bin.vcd after 16 cycles
    // and(dut.dcache.io_nasti_b_ready, dut.dcache.io_nasti_b_valid) |-> dut.icache.io_cpu_resp_valid
    if (~reset) begin
      assert((~dut__dcache___T_44_0) | dut__icache__io_cpu_resp_valid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace100_tb.v.bin.vcd after 17 cycles
    // eq(UInt<3>("h5"), dut.dcache.state) |-> leq(bits(bits(dut.core.dpath.csr.io_inst, 31, 20), 9, 8), dut.core.dpath.csr.PRV)
    if (~reset) begin
      assert((~dut__dcache___T_47_0) | dut__core__dpath__csr__privValid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace100_tb.v.bin.vcd after 17 cycles
    // eq(UInt<3>("h5"), dut.dcache.state) |-> eq(UInt<3>("h0"), dut.icache.state)
    if (~reset) begin
      assert((~dut__dcache___T_47_0) | dut__icache___T_25_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace127_tb.v.bin.vcd after 20 cycles
    // eq(UInt<3>("h5"), dut.dcache.state) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__dcache___T_47_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace100_tb.v.bin.vcd after 17 cycles
    // eq(UInt<3>("h5"), dut.dcache.state) |-> and(bits(dshr(dut.icache.v, dut.icache.idx_reg), 0, 0), eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12)))
    if (~reset) begin
      assert((~dut__dcache___T_47_0) | dut__icache__hit_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace100_tb.v.bin.vcd after 17 cycles
    // eq(UInt<3>("h5"), dut.dcache.state) |-> dut.icache.io_cpu_resp_valid
    if (~reset) begin
      assert((~dut__dcache___T_47_0) | dut__icache__io_cpu_resp_valid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-2/wavedumps/trace114_tb.v.bin.vcd after 13 cycles
    // bits(bits(mux(dut.dcache._wmask_T, dut.dcache._wmask_T_3, SInt<20>("h-1")), 3, 0), 2, 2) |-> not(and(eq(dut.icache.state, UInt<3>("h6")), and(dut.icache._T, dut.icache.read_count)))
    if (~reset) begin
      assert((~dut__dcache___T_5_0) | dut__icache___wmask_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace285_tb.v.bin.vcd after 7 cycles
    // orr(dut.dcache.cpu_mask) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__dcache___io_cpu_resp_valid_T_2_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace285_tb.v.bin.vcd after 6 cycles
    // orr(dut.dcache.io_cpu_req_bits_mask) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__dcache___state_T_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace285_tb.v.bin.vcd after 6 cycles
    // and(and(not(dut.dcache.wen), or(dut.dcache.is_idle, dut.dcache.is_read)), dut.dcache.io_cpu_req_valid) |-> eq(dut.core.dpath.wb_sel, UInt<2>("h0"))
    if (~reset) begin
      assert((~dut__dcache__ren_0) | dut__core__dpath___rs1_T_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace100_tb.v.bin.vcd after 15 cycles
    // and(and(dut.dcache.io_nasti_w_ready, dut.dcache.io_nasti_w_valid), dut.dcache.write_count) |-> leq(bits(bits(dut.core.dpath.csr.io_inst, 31, 20), 9, 8), dut.core.dpath.csr.PRV)
    if (~reset) begin
      assert((~dut__dcache__write_wrap_out_0) | dut__core__dpath__csr__privValid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace100_tb.v.bin.vcd after 15 cycles
    // and(and(dut.dcache.io_nasti_w_ready, dut.dcache.io_nasti_w_valid), dut.dcache.write_count) |-> eq(UInt<3>("h0"), dut.icache.state)
    if (~reset) begin
      assert((~dut__dcache__write_wrap_out_0) | dut__icache___T_25_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace127_tb.v.bin.vcd after 18 cycles
    // and(and(dut.dcache.io_nasti_w_ready, dut.dcache.io_nasti_w_valid), dut.dcache.write_count) |-> eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert((~dut__dcache__write_wrap_out_0) | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace100_tb.v.bin.vcd after 15 cycles
    // and(and(dut.dcache.io_nasti_w_ready, dut.dcache.io_nasti_w_valid), dut.dcache.write_count) |-> and(bits(dshr(dut.icache.v, dut.icache.idx_reg), 0, 0), eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12)))
    if (~reset) begin
      assert((~dut__dcache__write_wrap_out_0) | dut__icache__hit_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace100_tb.v.bin.vcd after 15 cycles
    // and(and(dut.dcache.io_nasti_w_ready, dut.dcache.io_nasti_w_valid), dut.dcache.write_count) |-> dut.icache.io_cpu_resp_valid
    if (~reset) begin
      assert((~dut__dcache__write_wrap_out_0) | dut__icache__io_cpu_resp_valid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace100_tb.v.bin.vcd after 13 cycles
    // not(dut.arb.io_nasti_aw_valid) || leq(bits(bits(dut.core.dpath.csr.io_inst, 31, 20), 9, 8), dut.core.dpath.csr.PRV)
    if (~reset) begin
      assert(dut__arb___io_nasti_ar_valid_T_1_0 | dut__core__dpath__csr__privValid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace127_tb.v.bin.vcd after 16 cycles
    // not(dut.arb.io_nasti_aw_valid) || eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12))
    if (~reset) begin
      assert(dut__arb___io_nasti_ar_valid_T_1_0 | dut__icache___hit_T_2_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace100_tb.v.bin.vcd after 13 cycles
    // not(dut.arb.io_nasti_aw_valid) || and(bits(dshr(dut.icache.v, dut.icache.idx_reg), 0, 0), eq(dut.icache.metaMem_tag.rmeta.data, bits(dut.icache.addr_reg, 31, 12)))
    if (~reset) begin
      assert(dut__arb___io_nasti_ar_valid_T_1_0 | dut__icache__hit_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full-3/wavedumps/trace100_tb.v.bin.vcd after 13 cycles
    // not(dut.arb.io_nasti_aw_valid) || dut.icache.io_cpu_resp_valid
    if (~reset) begin
      assert(dut__arb___io_nasti_ar_valid_T_1_0 | dut__icache__io_cpu_resp_valid_0);
    end
    // falsified in /home/kevin/d/bug-mining-data/data/2022-05-17-cov-full/wavedumps/trace285_tb.v.bin.vcd after 7 cycles
    // eq(dut.core.dpath.wb_sel, UInt<2>("h0")) || not(orr(dut.dcache.cpu_mask))
    if (~reset) begin
      assert(dut__core__dpath___rs1_T_0 | dut__dcache___io_cpu_resp_valid_T_3_0);
    end
  end
endmodule
